C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/23/2020 11:59:28 PAGE 1   


C51 COMPILER V9.53.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src\InitDevice.OBJ
COMPILER INVOKED BY: c:\SiliconLabs\SimplicityStudio\v4\developer\toolchains\keil_8051\9.53\BIN\C51.exe C:\Users\A92862\
                    -SimplicityStudio\v4_workspace\EFM8BB1_BLDC_PORT\src\InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLEVEL(2
                    -) FLOATFUZZY(3) OPTIMIZE(8,SPEED) INTVECTOR(0X0000) INTPROMOTE INCDIR(C:\Users\A92862\SimplicityStudio\v4_workspace\EFM8
                    -BB1_BLDC_PORT\inc;C:\Users\A92862\SimplicityStudio\v4_workspace\EFM8BB1_BLDC_PORT\inc\config;C:/SiliconLabs/SimplicitySt
                    -udio/v4/developer/sdks/8051/v4.1.7//kits/common/drivers/efm8_retargetserial;C:/SiliconLabs/SimplicityStudio/v4/developer
                    -/sdks/8051/v4.1.7//Lib/efm8_assert;C:/SiliconLabs/SimplicityStudio/v4/developer/sdks/8051/v4.1.7//kits/common/bsp;C:/Sil
                    -iconLabs/SimplicityStudio/v4/developer/sdks/8051/v4.1.7//kits/EFM8BB1_LCK/config;C:/SiliconLabs/SimplicityStudio/v4/deve
                    -loper/sdks/8051/v4.1.7//Device/shared/si8051Base;C:/SiliconLabs/SimplicityStudio/v4/developer/sdks/8051/v4.1.7//Device/E
                    -FM8BB1/inc;C:/SiliconLabs/SimplicityStudio/v4/developer/sdks/8051/v4.1.7//Device/EFM8BB1/peripheral_driver/inc) PRINT(.\
                    -src\InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src\InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8BB1_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void enter_DefaultMode_from_RESET(void) {
  23   1              // $[Config Calls]
  24   1              WDT_0_enter_DefaultMode_from_RESET();
  25   1              PORTS_0_enter_DefaultMode_from_RESET();
  26   1              PORTS_1_enter_DefaultMode_from_RESET();
  27   1              PBCFG_0_enter_DefaultMode_from_RESET();
  28   1              ADC_0_enter_DefaultMode_from_RESET();
  29   1              CMP_0_enter_DefaultMode_from_RESET();
  30   1              CLOCK_0_enter_DefaultMode_from_RESET();
  31   1              TIMER01_0_enter_DefaultMode_from_RESET();
  32   1              TIMER16_2_enter_DefaultMode_from_RESET();
  33   1              TIMER16_3_enter_DefaultMode_from_RESET();
  34   1              TIMER_SETUP_0_enter_DefaultMode_from_RESET();
  35   1              PCA_0_enter_DefaultMode_from_RESET();
  36   1              PCACH_0_enter_DefaultMode_from_RESET();
  37   1              UART_0_enter_DefaultMode_from_RESET();
  38   1              INTERRUPT_0_enter_DefaultMode_from_RESET();
  39   1              // [Config Calls]$
  40   1      
  41   1      }
  42          
  43          //================================================================================
  44          // WDT_0_enter_DefaultMode_from_RESET
  45          //================================================================================
  46          extern void WDT_0_enter_DefaultMode_from_RESET(void) {
  47   1              // $[Watchdog Timer Init Variable Declarations]
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/23/2020 11:59:28 PAGE 2   

  48   1              uint32_t i;
  49   1              bool ea;
  50   1              // [Watchdog Timer Init Variable Declarations]$
  51   1      
  52   1              // $[WDTCN - Watchdog Timer Control]
  53   1              // Deprecated
  54   1              // [WDTCN - Watchdog Timer Control]$
  55   1      
  56   1              // $[WDTCN_2 - Watchdog Timer Control]
  57   1      
  58   1              // Feed WDT timer before disabling (Erratum WDT_E102)
  59   1              WDTCN = 0xA5;
  60   1      
  61   1              // Add 2 LFO cycle delay before disabling WDT (Erratum WDT_E102)
  62   1              for (i = 0; i < (2 * 3062500UL) / (10000 * 3); i++) {
  63   2                      NOP();
  64   2              }
  65   1      
  66   1              // Disable WDT
  67   1              ea = IE_EA;
  68   1              IE_EA = 0;
  69   1              WDTCN = 0xDE;
  70   1              WDTCN = 0xAD;
  71   1              IE_EA = ea;
  72   1      
  73   1              // [WDTCN_2 - Watchdog Timer Control]$
  74   1      
  75   1      }
  76          
  77          //================================================================================
  78          // PORTS_0_enter_DefaultMode_from_RESET
  79          //================================================================================
  80          extern void PORTS_0_enter_DefaultMode_from_RESET(void) {
  81   1              // $[P0 - Port 0 Pin Latch]
  82   1              // [P0 - Port 0 Pin Latch]$
  83   1      
  84   1              // $[P0MDOUT - Port 0 Output Mode]
  85   1              /***********************************************************************
  86   1               - P0.0 output is push-pull
  87   1               - P0.1 output is open-drain
  88   1               - P0.2 output is open-drain
  89   1               - P0.3 output is open-drain
  90   1               - P0.4 output is push-pull
  91   1               - P0.5 output is open-drain
  92   1               - P0.6 output is open-drain
  93   1               - P0.7 output is open-drain
  94   1               ***********************************************************************/
  95   1              P0MDOUT = P0MDOUT_B0__PUSH_PULL | P0MDOUT_B1__OPEN_DRAIN
  96   1                              | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN
  97   1                              | P0MDOUT_B4__PUSH_PULL | P0MDOUT_B5__OPEN_DRAIN
  98   1                              | P0MDOUT_B6__OPEN_DRAIN | P0MDOUT_B7__OPEN_DRAIN;
  99   1              // [P0MDOUT - Port 0 Output Mode]$
 100   1      
 101   1              // $[P0MDIN - Port 0 Input Mode]
 102   1              /***********************************************************************
 103   1               - P0.0 pin is configured for digital mode
 104   1               - P0.1 pin is configured for digital mode
 105   1               - P0.2 pin is configured for digital mode
 106   1               - P0.3 pin is configured for digital mode
 107   1               - P0.4 pin is configured for digital mode
 108   1               - P0.5 pin is configured for digital mode
 109   1               - P0.6 pin is configured for analog mode
 110   1               - P0.7 pin is configured for analog mode
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/23/2020 11:59:28 PAGE 3   

 111   1               ***********************************************************************/
 112   1              P0MDIN = P0MDIN_B0__DIGITAL | P0MDIN_B1__DIGITAL | P0MDIN_B2__DIGITAL
 113   1                              | P0MDIN_B3__DIGITAL | P0MDIN_B4__DIGITAL | P0MDIN_B5__DIGITAL
 114   1                              | P0MDIN_B6__ANALOG | P0MDIN_B7__ANALOG;
 115   1              // [P0MDIN - Port 0 Input Mode]$
 116   1      
 117   1              // $[P0SKIP - Port 0 Skip]
 118   1              /***********************************************************************
 119   1               - P0.0 pin is skipped by the crossbar
 120   1               - P0.1 pin is skipped by the crossbar
 121   1               - P0.2 pin is skipped by the crossbar
 122   1               - P0.3 pin is skipped by the crossbar
 123   1               - P0.4 pin is not skipped by the crossbar
 124   1               - P0.5 pin is not skipped by the crossbar
 125   1               - P0.6 pin is skipped by the crossbar
 126   1               - P0.7 pin is skipped by the crossbar
 127   1               ***********************************************************************/
 128   1              P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
 129   1                              | P0SKIP_B3__SKIPPED | P0SKIP_B4__NOT_SKIPPED
 130   1                              | P0SKIP_B5__NOT_SKIPPED | P0SKIP_B6__SKIPPED | P0SKIP_B7__SKIPPED;
 131   1              // [P0SKIP - Port 0 Skip]$
 132   1      
 133   1              // $[P0MASK - Port 0 Mask]
 134   1              /***********************************************************************
 135   1               - P0.0 pin logic value is ignored and will not cause a port mismatch
 136   1               event
 137   1               - P0.1 pin logic value is ignored and will not cause a port mismatch
 138   1               event
 139   1               - P0.2 pin logic value is compared to P0MAT.2
 140   1               - P0.3 pin logic value is ignored and will not cause a port mismatch
 141   1               event
 142   1               - P0.4 pin logic value is ignored and will not cause a port mismatch
 143   1               event
 144   1               - P0.5 pin logic value is ignored and will not cause a port mismatch
 145   1               event
 146   1               - P0.6 pin logic value is ignored and will not cause a port mismatch
 147   1               event
 148   1               - P0.7 pin logic value is ignored and will not cause a port mismatch
 149   1               event
 150   1               ***********************************************************************/
 151   1              P0MASK = P0MASK_B0__IGNORED | P0MASK_B1__IGNORED | P0MASK_B2__COMPARED
 152   1                              | P0MASK_B3__IGNORED | P0MASK_B4__IGNORED | P0MASK_B5__IGNORED
 153   1                              | P0MASK_B6__IGNORED | P0MASK_B7__IGNORED;
 154   1              // [P0MASK - Port 0 Mask]$
 155   1      
 156   1              // $[P0MAT - Port 0 Match]
 157   1              // [P0MAT - Port 0 Match]$
 158   1      
 159   1      }
 160          
 161          //================================================================================
 162          // PORTS_1_enter_DefaultMode_from_RESET
 163          //================================================================================
 164          extern void PORTS_1_enter_DefaultMode_from_RESET(void) {
 165   1              // $[P1 - Port 1 Pin Latch]
 166   1              // [P1 - Port 1 Pin Latch]$
 167   1      
 168   1              // $[P1MDOUT - Port 1 Output Mode]
 169   1              /***********************************************************************
 170   1               - P1.0 output is open-drain
 171   1               - P1.1 output is open-drain
 172   1               - P1.2 output is push-pull
 173   1               - P1.3 output is push-pull
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/23/2020 11:59:28 PAGE 4   

 174   1               - P1.4 output is push-pull
 175   1               - P1.5 output is push-pull
 176   1               - P1.6 output is push-pull
 177   1               - P1.7 output is push-pull
 178   1               ***********************************************************************/
 179   1              P1MDOUT = P1MDOUT_B0__OPEN_DRAIN | P1MDOUT_B1__OPEN_DRAIN
 180   1                              | P1MDOUT_B2__PUSH_PULL | P1MDOUT_B3__PUSH_PULL
 181   1                              | P1MDOUT_B4__PUSH_PULL | P1MDOUT_B5__PUSH_PULL
 182   1                              | P1MDOUT_B6__PUSH_PULL | P1MDOUT_B7__PUSH_PULL;
 183   1              // [P1MDOUT - Port 1 Output Mode]$
 184   1      
 185   1              // $[P1MDIN - Port 1 Input Mode]
 186   1              /***********************************************************************
 187   1               - P1.0 pin is configured for analog mode
 188   1               - P1.1 pin is configured for digital mode
 189   1               - P1.2 pin is configured for digital mode
 190   1               - P1.3 pin is configured for digital mode
 191   1               - P1.4 pin is configured for digital mode
 192   1               - P1.5 pin is configured for digital mode
 193   1               - P1.6 pin is configured for digital mode
 194   1               - P1.7 pin is configured for digital mode
 195   1               ***********************************************************************/
 196   1              P1MDIN = P1MDIN_B0__ANALOG | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
 197   1                              | P1MDIN_B3__DIGITAL | P1MDIN_B4__DIGITAL | P1MDIN_B5__DIGITAL
 198   1                              | P1MDIN_B6__DIGITAL | P1MDIN_B7__DIGITAL;
 199   1              // [P1MDIN - Port 1 Input Mode]$
 200   1      
 201   1              // $[P1SKIP - Port 1 Skip]
 202   1              /***********************************************************************
 203   1               - P1.0 pin is skipped by the crossbar
 204   1               - P1.1 pin is skipped by the crossbar
 205   1               - P1.2 pin is not skipped by the crossbar
 206   1               - P1.3 pin is skipped by the crossbar
 207   1               - P1.4 pin is not skipped by the crossbar
 208   1               - P1.5 pin is skipped by the crossbar
 209   1               - P1.6 pin is skipped by the crossbar
 210   1               - P1.7 pin is skipped by the crossbar
 211   1               ***********************************************************************/
 212   1              P1SKIP = P1SKIP_B0__SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__NOT_SKIPPED
 213   1                              | P1SKIP_B3__SKIPPED | P1SKIP_B4__NOT_SKIPPED | P1SKIP_B5__SKIPPED
 214   1                              | P1SKIP_B6__SKIPPED | P1SKIP_B7__SKIPPED;
 215   1              // [P1SKIP - Port 1 Skip]$
 216   1      
 217   1              // $[P1MASK - Port 1 Mask]
 218   1              /***********************************************************************
 219   1               - P1.0 pin logic value is ignored and will not cause a port mismatch
 220   1               event
 221   1               - P1.1 pin logic value is compared to P1MAT.1
 222   1               - P1.2 pin logic value is ignored and will not cause a port mismatch
 223   1               event
 224   1               - P1.3 pin logic value is ignored and will not cause a port mismatch
 225   1               event
 226   1               - P1.4 pin logic value is ignored and will not cause a port mismatch
 227   1               event
 228   1               - P1.5 pin logic value is ignored and will not cause a port mismatch
 229   1               event
 230   1               - P1.6 pin logic value is ignored and will not cause a port mismatch
 231   1               event
 232   1               - P1.7 pin logic value is ignored and will not cause a port mismatch
 233   1               event
 234   1               ***********************************************************************/
 235   1              P1MASK = P1MASK_B0__IGNORED | P1MASK_B1__COMPARED | P1MASK_B2__IGNORED
 236   1                              | P1MASK_B3__IGNORED | P1MASK_B4__IGNORED | P1MASK_B5__IGNORED
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/23/2020 11:59:28 PAGE 5   

 237   1                              | P1MASK_B6__IGNORED | P1MASK_B7__IGNORED;
 238   1              // [P1MASK - Port 1 Mask]$
 239   1      
 240   1              // $[P1MAT - Port 1 Match]
 241   1              // [P1MAT - Port 1 Match]$
 242   1      
 243   1      }
 244          
 245          //================================================================================
 246          // PBCFG_0_enter_DefaultMode_from_RESET
 247          //================================================================================
 248          extern void PBCFG_0_enter_DefaultMode_from_RESET(void) {
 249   1              // $[XBR2 - Port I/O Crossbar 2]
 250   1              /***********************************************************************
 251   1               - Weak Pullups enabled 
 252   1               - Crossbar enabled
 253   1               ***********************************************************************/
 254   1              XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED;
 255   1              // [XBR2 - Port I/O Crossbar 2]$
 256   1      
 257   1              // $[PRTDRV - Port Drive Strength]
 258   1              // [PRTDRV - Port Drive Strength]$
 259   1      
 260   1              // $[XBR0 - Port I/O Crossbar 0]
 261   1              /***********************************************************************
 262   1               - UART TX, RX routed to Port pins P0.4 and P0.5
 263   1               - SPI I/O unavailable at Port pins
 264   1               - SMBus 0 I/O unavailable at Port pins
 265   1               - CP0 unavailable at Port pin
 266   1               - Asynchronous CP0 unavailable at Port pin
 267   1               - CP1 unavailable at Port pin
 268   1               - Asynchronous CP1 unavailable at Port pin
 269   1               - SYSCLK unavailable at Port pin
 270   1               ***********************************************************************/
 271   1              XBR0 = XBR0_URT0E__ENABLED | XBR0_SPI0E__DISABLED | XBR0_SMB0E__DISABLED
 272   1                              | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
 273   1                              | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
 274   1              // [XBR0 - Port I/O Crossbar 0]$
 275   1      
 276   1              // $[XBR1 - Port I/O Crossbar 1]
 277   1              /***********************************************************************
 278   1               - CEX0, CEX1 routed to Port pins
 279   1               - ECI unavailable at Port pin
 280   1               - T0 unavailable at Port pin
 281   1               - T1 unavailable at Port pin
 282   1               - T2 unavailable at Port pin
 283   1               ***********************************************************************/
 284   1              XBR1 = XBR1_PCA0ME__CEX0_CEX1 | XBR1_ECIE__DISABLED | XBR1_T0E__DISABLED
 285   1                              | XBR1_T1E__DISABLED | XBR1_T2E__DISABLED;
 286   1              // [XBR1 - Port I/O Crossbar 1]$
 287   1      
 288   1      }
 289          
 290          //================================================================================
 291          // CLOCK_0_enter_DefaultMode_from_RESET
 292          //================================================================================
 293          extern void CLOCK_0_enter_DefaultMode_from_RESET(void) {
 294   1              // $[CLKSEL - Clock Select]
 295   1              /***********************************************************************
 296   1               - Clock derived from the Internal High-Frequency Oscillator
 297   1               - SYSCLK is equal to selected clock source divided by 1
 298   1               ***********************************************************************/
 299   1              CLKSEL = CLKSEL_CLKSL__HFOSC | CLKSEL_CLKDIV__SYSCLK_DIV_1;
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/23/2020 11:59:28 PAGE 6   

 300   1              // [CLKSEL - Clock Select]$
 301   1      
 302   1      }
 303          
 304          //================================================================================
 305          // PCA_0_enter_DefaultMode_from_RESET
 306          //================================================================================
 307          extern void PCA_0_enter_DefaultMode_from_RESET(void) {
 308   1              // $[PCA Off]
 309   1              PCA0CN0_CR = PCA0CN0_CR__STOP;
 310   1              // [PCA Off]$
 311   1      
 312   1              // $[PCA0MD - PCA Mode]
 313   1              /***********************************************************************
 314   1               - PCA continues to function normally while the system controller is in
 315   1               Idle Mode
 316   1               - Disable the CF interrupt
 317   1               - System clock
 318   1               ***********************************************************************/
 319   1              PCA0MD = PCA0MD_CIDL__NORMAL | PCA0MD_ECF__OVF_INT_DISABLED
 320   1                              | PCA0MD_CPS__SYSCLK;
 321   1              // [PCA0MD - PCA Mode]$
 322   1      
 323   1              // $[PCA0CENT - PCA Center Alignment Enable]
 324   1              /***********************************************************************
 325   1               - Center-aligned
 326   1               - Edge-aligned
 327   1               - Edge-aligned
 328   1               ***********************************************************************/
 329   1              PCA0CENT = PCA0CENT_CEX0CEN__CENTER | PCA0CENT_CEX1CEN__EDGE
 330   1                              | PCA0CENT_CEX2CEN__EDGE;
 331   1              // [PCA0CENT - PCA Center Alignment Enable]$
 332   1      
 333   1              // $[PCA0CLR - PCA Comparator Clear Control]
 334   1              // [PCA0CLR - PCA Comparator Clear Control]$
 335   1      
 336   1              // $[PCA0L - PCA Counter/Timer Low Byte]
 337   1              // [PCA0L - PCA Counter/Timer Low Byte]$
 338   1      
 339   1              // $[PCA0H - PCA Counter/Timer High Byte]
 340   1              /***********************************************************************
 341   1               - PCA Counter/Timer High Byte = 0x04
 342   1               ***********************************************************************/
 343   1              PCA0H = (0x04 << PCA0H_PCA0H__SHIFT);
 344   1              // [PCA0H - PCA Counter/Timer High Byte]$
 345   1      
 346   1              // $[PCA0POL - PCA Output Polarity]
 347   1              // [PCA0POL - PCA Output Polarity]$
 348   1      
 349   1              // $[PCA0PWM - PCA PWM Configuration]
 350   1              // [PCA0PWM - PCA PWM Configuration]$
 351   1      
 352   1              // $[PCA On]
 353   1              PCA0CN0_CR = PCA0CN0_CR__RUN;
 354   1              // [PCA On]$
 355   1      
 356   1      }
 357          
 358          //================================================================================
 359          // PCACH_0_enter_DefaultMode_from_RESET
 360          //================================================================================
 361          extern void PCACH_0_enter_DefaultMode_from_RESET(void) {
 362   1              // $[PCA0 Settings Save]
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/23/2020 11:59:28 PAGE 7   

 363   1              // Select Capture/Compare register)
 364   1              PCA0PWM &= ~PCA0PWM_ARSEL__BMASK;
 365   1              // [PCA0 Settings Save]$
 366   1      
 367   1              // $[PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]
 368   1              /***********************************************************************
 369   1               - Disable negative edge capture
 370   1               - Enable a Capture/Compare Flag interrupt request when CCF0 is set
 371   1               - Disable match function
 372   1               - 8 to 11-bit PWM selected
 373   1               - Disable positive edge capture
 374   1               - Disable comparator function
 375   1               - Enable PWM function
 376   1               - Disable toggle function
 377   1               ***********************************************************************/
 378   1              PCA0CPM0 = PCA0CPM0_CAPN__DISABLED | PCA0CPM0_ECCF__ENABLED
 379   1                              | PCA0CPM0_MAT__DISABLED | PCA0CPM0_PWM16__8_BIT
 380   1                              | PCA0CPM0_CAPP__DISABLED | PCA0CPM0_ECOM__DISABLED
 381   1                              | PCA0CPM0_PWM__ENABLED | PCA0CPM0_TOG__DISABLED;
 382   1              // [PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]$
 383   1      
 384   1              // $[PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]
 385   1              // [PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]$
 386   1      
 387   1              // $[PCA0CPH0 - PCA Channel 0 Capture Module High Byte]
 388   1              PCA0CPH0 = 0x00;
 389   1              // [PCA0CPH0 - PCA Channel 0 Capture Module High Byte]$
 390   1      
 391   1              // $[Auto-reload]
 392   1              // [Auto-reload]$
 393   1      
 394   1              // $[PCA0 Settings Restore]
 395   1              // [PCA0 Settings Restore]$
 396   1      
 397   1      }
 398          
 399          extern void ADC_0_enter_DefaultMode_from_RESET(void) {
 400   1              // $[ADC0CN1 - ADC0 Control 1]
 401   1              // [ADC0CN1 - ADC0 Control 1]$
 402   1      
 403   1              // $[ADC0MX - ADC0 Multiplexer Selection]
 404   1              /***********************************************************************
 405   1               - Select ADC0.8
 406   1               ***********************************************************************/
 407   1              ADC0MX = ADC0MX_ADC0MX__ADC0P8;
 408   1              // [ADC0MX - ADC0 Multiplexer Selection]$
 409   1      
 410   1              // $[ADC0CF - ADC0 Configuration]
 411   1              // [ADC0CF - ADC0 Configuration]$
 412   1      
 413   1              // $[ADC0AC - ADC0 Accumulator Configuration]
 414   1              // [ADC0AC - ADC0 Accumulator Configuration]$
 415   1      
 416   1              // $[ADC0TK - ADC0 Burst Mode Track Time]
 417   1              // [ADC0TK - ADC0 Burst Mode Track Time]$
 418   1      
 419   1              // $[ADC0PWR - ADC0 Power Control]
 420   1              // [ADC0PWR - ADC0 Power Control]$
 421   1      
 422   1              // $[ADC0GTH - ADC0 Greater-Than High Byte]
 423   1              // [ADC0GTH - ADC0 Greater-Than High Byte]$
 424   1      
 425   1              // $[ADC0GTL - ADC0 Greater-Than Low Byte]
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/23/2020 11:59:28 PAGE 8   

 426   1              // [ADC0GTL - ADC0 Greater-Than Low Byte]$
 427   1      
 428   1              // $[ADC0LTH - ADC0 Less-Than High Byte]
 429   1              // [ADC0LTH - ADC0 Less-Than High Byte]$
 430   1      
 431   1              // $[ADC0LTL - ADC0 Less-Than Low Byte]
 432   1              // [ADC0LTL - ADC0 Less-Than Low Byte]$
 433   1      
 434   1              // $[ADC0CN0 - ADC0 Control 0]
 435   1              /***********************************************************************
 436   1               - Enable ADC0 
 437   1               - Enable ADC0 burst mode
 438   1               - ADC0 conversion initiated on overflow of Timer 2
 439   1               ***********************************************************************/
 440   1              ADC0CN0 &= ~ADC0CN0_ADCM__FMASK;
 441   1              ADC0CN0 |= ADC0CN0_ADEN__ENABLED | ADC0CN0_ADBMEN__BURST_ENABLED
 442   1                              | ADC0CN0_ADCM__TIMER2;
 443   1              // [ADC0CN0 - ADC0 Control 0]$
 444   1      
 445   1      }
 446          
 447          extern void CMP_1_enter_DefaultMode_from_RESET(void) {
 448   1              // $[CMP1MX - Comparator 1 Multiplexer Selection]
 449   1              // [CMP1MX - Comparator 1 Multiplexer Selection]$
 450   1      
 451   1              // $[CMP1MD - Comparator 1 Mode]
 452   1              /***********************************************************************
 453   1               - Mode 0 
 454   1               - Comparator falling-edge interrupt enabled
 455   1               - Comparator rising-edge interrupt enabled
 456   1               ***********************************************************************/
 457   1              CMP1MD &= ~CMP1MD_CPMD__FMASK;
 458   1              CMP1MD |= CMP1MD_CPFIE__FALL_INT_ENABLED | CMP1MD_CPRIE__RISE_INT_ENABLED;
 459   1              // [CMP1MD - Comparator 1 Mode]$
 460   1      
 461   1              // $[CMP1CN0 - Comparator 1 Control 0]
 462   1              /***********************************************************************
 463   1               - Comparator enabled
 464   1               ***********************************************************************/
 465   1              CMP1CN0 |= CMP1CN0_CPEN__ENABLED;
 466   1              // [CMP1CN0 - Comparator 1 Control 0]$
 467   1      
 468   1      }
 469          
 470          extern void TIMER01_0_enter_DefaultMode_from_RESET(void) {
 471   1              // $[Timer Initialization]
 472   1              //Save Timer Configuration
 473   1              uint8_t TCON_save;
 474   1              TCON_save = TCON;
 475   1              //Stop Timers
 476   1              TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 477   1      
 478   1              // [Timer Initialization]$
 479   1      
 480   1              // $[TH0 - Timer 0 High Byte]
 481   1              // [TH0 - Timer 0 High Byte]$
 482   1      
 483   1              // $[TL0 - Timer 0 Low Byte]
 484   1              // [TL0 - Timer 0 Low Byte]$
 485   1      
 486   1              // $[TH1 - Timer 1 High Byte]
 487   1              /***********************************************************************
 488   1               - Timer 1 High Byte = 0x96
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/23/2020 11:59:28 PAGE 9   

 489   1               ***********************************************************************/
 490   1              TH1 = (0x96 << TH1_TH1__SHIFT);
 491   1              // [TH1 - Timer 1 High Byte]$
 492   1      
 493   1              // $[TL1 - Timer 1 Low Byte]
 494   1              // [TL1 - Timer 1 Low Byte]$
 495   1      
 496   1              // $[Timer Restoration]
 497   1              //Restore Timer Configuration
 498   1              TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 499   1      
 500   1              // [Timer Restoration]$
 501   1      
 502   1      }
 503          
 504          extern void TIMER16_2_enter_DefaultMode_from_RESET(void) {
 505   1              // $[Timer Initialization]
 506   1              // Save Timer Configuration
 507   1              uint8_t TMR2CN0_TR2_save;
 508   1              TMR2CN0_TR2_save = TMR2CN0 & TMR2CN0_TR2__BMASK;
 509   1              // Stop Timer
 510   1              TMR2CN0 &= ~(TMR2CN0_TR2__BMASK);
 511   1              // [Timer Initialization]$
 512   1      
 513   1              // $[TMR2CN0 - Timer 2 Control]
 514   1              // [TMR2CN0 - Timer 2 Control]$
 515   1      
 516   1              // $[TMR2H - Timer 2 High Byte]
 517   1              // [TMR2H - Timer 2 High Byte]$
 518   1      
 519   1              // $[TMR2L - Timer 2 Low Byte]
 520   1              // [TMR2L - Timer 2 Low Byte]$
 521   1      
 522   1              // $[TMR2RLH - Timer 2 Reload High Byte]
 523   1              /***********************************************************************
 524   1               - Timer 2 Reload High Byte = 0xFF
 525   1               ***********************************************************************/
 526   1              TMR2RLH = (0xFF << TMR2RLH_TMR2RLH__SHIFT);
 527   1              // [TMR2RLH - Timer 2 Reload High Byte]$
 528   1      
 529   1              // $[TMR2RLL - Timer 2 Reload Low Byte]
 530   1              /***********************************************************************
 531   1               - Timer 2 Reload Low Byte = 0x34
 532   1               ***********************************************************************/
 533   1              TMR2RLL = (0x34 << TMR2RLL_TMR2RLL__SHIFT);
 534   1              // [TMR2RLL - Timer 2 Reload Low Byte]$
 535   1      
 536   1              // $[TMR2CN0]
 537   1              /***********************************************************************
 538   1               - Start Timer 2 running
 539   1               ***********************************************************************/
 540   1              TMR2CN0 |= TMR2CN0_TR2__RUN;
 541   1              // [TMR2CN0]$
 542   1      
 543   1              // $[Timer Restoration]
 544   1              // Restore Timer Configuration
 545   1              TMR2CN0 |= TMR2CN0_TR2_save;
 546   1              // [Timer Restoration]$
 547   1      
 548   1      }
 549          
 550          extern void TIMER_SETUP_0_enter_DefaultMode_from_RESET(void) {
 551   1              // $[CKCON0 - Clock Control 0]
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/23/2020 11:59:28 PAGE 10  

 552   1              /***********************************************************************
 553   1               - System clock divided by 12
 554   1               - Counter/Timer 0 uses the clock defined by the prescale field, SCA
 555   1               - Timer 2 high byte uses the clock defined by T2XCLK in TMR2CN0
 556   1               - Timer 2 low byte uses the clock defined by T2XCLK in TMR2CN0
 557   1               - Timer 3 high byte uses the clock defined by T3XCLK in TMR3CN0
 558   1               - Timer 3 low byte uses the clock defined by T3XCLK in TMR3CN0
 559   1               - Timer 1 uses the system clock
 560   1               ***********************************************************************/
 561   1              CKCON0 = CKCON0_SCA__SYSCLK_DIV_12 | CKCON0_T0M__PRESCALE
 562   1                              | CKCON0_T2MH__EXTERNAL_CLOCK | CKCON0_T2ML__EXTERNAL_CLOCK
 563   1                              | CKCON0_T3MH__EXTERNAL_CLOCK | CKCON0_T3ML__EXTERNAL_CLOCK
 564   1                              | CKCON0_T1M__SYSCLK;
 565   1              // [CKCON0 - Clock Control 0]$
 566   1      
 567   1              // $[TMOD - Timer 0/1 Mode]
 568   1              /***********************************************************************
 569   1               - Mode 0, 13-bit Counter/Timer
 570   1               - Mode 2, 8-bit Counter/Timer with Auto-Reload
 571   1               - Timer Mode
 572   1               - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
 573   1               - Timer Mode
 574   1               - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
 575   1               ***********************************************************************/
 576   1              TMOD = TMOD_T0M__MODE0 | TMOD_T1M__MODE2 | TMOD_CT0__TIMER
 577   1                              | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 578   1              // [TMOD - Timer 0/1 Mode]$
 579   1      
 580   1              // $[TCON - Timer 0/1 Control]
 581   1              /***********************************************************************
 582   1               - Start Timer 1 running
 583   1               ***********************************************************************/
 584   1              TCON |= TCON_TR1__RUN;
 585   1              // [TCON - Timer 0/1 Control]$
 586   1      
 587   1      }
 588          
 589          extern void UART_0_enter_DefaultMode_from_RESET(void) {
 590   1              // $[SCON0 - UART0 Serial Port Control]
 591   1              /***********************************************************************
 592   1               - UART0 reception enabled
 593   1               ***********************************************************************/
 594   1              SCON0 |= SCON0_REN__RECEIVE_ENABLED;
 595   1              // [SCON0 - UART0 Serial Port Control]$
 596   1      
 597   1      }
 598          
 599          extern void INTERRUPT_0_enter_DefaultMode_from_RESET(void) {
 600   1              // $[EIE1 - Extended Interrupt Enable 1]
 601   1              /***********************************************************************
 602   1               - Enable interrupt requests generated by the ADINT flag
 603   1               - Disable ADC0 Window Comparison interrupt
 604   1               - Enable interrupt requests generated by the comparator 0 CPRIF or CPFIF
 605   1               flags
 606   1               - Disable CP1 interrupts
 607   1               - Enable interrupt requests generated by a Port Match
 608   1               - Enable interrupt requests generated by PCA0
 609   1               - Disable all SMB0 interrupts
 610   1               - Enable interrupt requests generated by the TF3L or TF3H flags
 611   1               ***********************************************************************/
 612   1              EIE1 = EIE1_EADC0__ENABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__ENABLED
 613   1                              | EIE1_ECP1__DISABLED | EIE1_EMAT__ENABLED | EIE1_EPCA0__ENABLED
 614   1                              | EIE1_ESMB0__DISABLED | EIE1_ET3__ENABLED;
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/23/2020 11:59:28 PAGE 11  

 615   1              // [EIE1 - Extended Interrupt Enable 1]$
 616   1      
 617   1              // $[EIP1 - Extended Interrupt Priority 1]
 618   1              // [EIP1 - Extended Interrupt Priority 1]$
 619   1      
 620   1              // $[IE - Interrupt Enable]
 621   1              /***********************************************************************
 622   1               - Enable each interrupt according to its individual mask setting
 623   1               - Disable external interrupt 0
 624   1               - Disable external interrupt 1
 625   1               - Disable all SPI0 interrupts
 626   1               - Enable interrupt requests generated by the TF0 flag
 627   1               - Enable interrupt requests generated by the TF1 flag
 628   1               - Disable Timer 2 interrupt
 629   1               - Enable UART0 interrupt
 630   1               ***********************************************************************/
 631   1              IE = IE_EA__ENABLED | IE_EX0__DISABLED | IE_EX1__DISABLED
 632   1                              | IE_ESPI0__DISABLED | IE_ET0__ENABLED | IE_ET1__ENABLED
 633   1                              | IE_ET2__DISABLED | IE_ES0__ENABLED;
 634   1              // [IE - Interrupt Enable]$
 635   1      
 636   1              // $[IP - Interrupt Priority]
 637   1              // [IP - Interrupt Priority]$
 638   1      
 639   1      }
 640          
 641          extern void TIMER16_3_enter_DefaultMode_from_RESET(void) {
 642   1              // $[Timer Initialization]
 643   1              // Save Timer Configuration
 644   1              uint8_t TMR3CN0_TR3_save;
 645   1              TMR3CN0_TR3_save = TMR3CN0 & TMR3CN0_TR3__BMASK;
 646   1              // Stop Timer
 647   1              TMR3CN0 &= ~(TMR3CN0_TR3__BMASK);
 648   1              // [Timer Initialization]$
 649   1      
 650   1              // $[TMR3CN0 - Timer 3 Control]
 651   1              // [TMR3CN0 - Timer 3 Control]$
 652   1      
 653   1              // $[TMR3H - Timer 3 High Byte]
 654   1              // [TMR3H - Timer 3 High Byte]$
 655   1      
 656   1              // $[TMR3L - Timer 3 Low Byte]
 657   1              // [TMR3L - Timer 3 Low Byte]$
 658   1      
 659   1              // $[TMR3RLH - Timer 3 Reload High Byte]
 660   1              // [TMR3RLH - Timer 3 Reload High Byte]$
 661   1      
 662   1              // $[TMR3RLL - Timer 3 Reload Low Byte]
 663   1              // [TMR3RLL - Timer 3 Reload Low Byte]$
 664   1      
 665   1              // $[TMR3CN0]
 666   1              /***********************************************************************
 667   1               - Start Timer 3 running
 668   1               ***********************************************************************/
 669   1              TMR3CN0 |= TMR3CN0_TR3__RUN;
 670   1              // [TMR3CN0]$
 671   1      
 672   1              // $[Timer Restoration]
 673   1              // Restore Timer Configuration
 674   1              TMR3CN0 |= TMR3CN0_TR3_save;
 675   1              // [Timer Restoration]$
 676   1      
 677   1      }
C51 COMPILER V9.53.0.0   INITDEVICE                                                        01/23/2020 11:59:28 PAGE 12  

 678          
 679          extern void PORTS_2_enter_DefaultMode_from_RESET(void) {
 680   1      
 681   1      }
 682          
 683          extern void CMP_0_enter_DefaultMode_from_RESET(void) {
 684   1              // $[CMP0MX - Comparator 0 Multiplexer Selection]
 685   1              // [CMP0MX - Comparator 0 Multiplexer Selection]$
 686   1      
 687   1              // $[CMP0MD - Comparator 0 Mode]
 688   1              /***********************************************************************
 689   1               - Mode 0 
 690   1               - Comparator falling-edge interrupt enabled
 691   1               - Comparator rising-edge interrupt enabled
 692   1               ***********************************************************************/
 693   1              CMP0MD &= ~CMP0MD_CPMD__FMASK;
 694   1              CMP0MD |= CMP0MD_CPFIE__FALL_INT_ENABLED | CMP0MD_CPRIE__RISE_INT_ENABLED;
 695   1              // [CMP0MD - Comparator 0 Mode]$
 696   1      
 697   1              // $[CMP0CN0 - Comparator 0 Control 0]
 698   1              /***********************************************************************
 699   1               - Comparator enabled
 700   1               ***********************************************************************/
 701   1              CMP0CN0 |= CMP0CN0_CPEN__ENABLED;
 702   1              // [CMP0CN0 - Comparator 0 Control 0]$
 703   1      
 704   1      }
 705          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    285    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       4
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----       1
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
