/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright 2021-2023 NXP
 *
 */

#ifndef __DT_BINDINGS_NET_S32G_PFE_H__
#define __DT_BINDINGS_NET_S32G_PFE_H__

#define PFE_HIF_CHANNEL_0		0
#define PFE_HIF_CHANNEL_1		1
#define PFE_HIF_CHANNEL_2		2
#define PFE_HIF_CHANNEL_3		3
#define PFE_HIF_CHANNEL_NOCPY		16

#define PFE_PHYIF_EMAC_0		0
#define PFE_PHYIF_EMAC_1		1
#define PFE_PHYIF_EMAC_2		2
#define PFE_PHYIF_HIF_NOCPY		4
#define PFE_PHYIF_HIF_0			6
#define PFE_PHYIF_HIF_1			7
#define PFE_PHYIF_HIF_2			8
#define PFE_PHYIF_HIF_3			9

#endif /* __DT_BINDINGS_NET_S32G_PFE_H__ */
