parallelismSelector::VERBO: Summary of inputs: 
parallelismSelector::VERBO: Output directory: "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/csim/code_analyzer/output"
parallelismSelector::VERBO: spec:0:0: info: Will use basepath at location /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul
parallelismSelector::VERBO: FPGA clock frequency is set to 100 MHz
parallelismSelector::VERBO: Will use user-driven complete partitioning settings
parallelismSelector::VERBO: Arrays with less than or equal to 4 elements that appear in the codegen directives will be completely partitioned
parallelismSelector::VERBO: spec:0:0: info: Will use IR Module file at location /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/csim/code_analyzer/.internal/instrument/app_0/annotated.bc
parallelismSelector::VERBO: FPGA frequency: 100000000 Hz
parallelismSelector::VERBO: Using FPGA frequency for HLS estimations: 100000000 Hz
parallelismSelector::VERBO: [Model Builder] Extracting logic model object from: /home/spence/Documents/misery/Vivado/Vitis/2024.2/vcxx/data/platform/logic/zynq.logic
parallelismSelector::VERBO: Device characteristics: Area -- (LUTs: 53200, FFs: 106400, DSPs: 220, BRAMs: 280, URAMs: 0)
parallelismSelector::VERBO: Maximum area for the hardware functions: AreaConstraint -- (LUTs: 53200, FFs: 106400, DSPs: 220, BRAMs: 280, URAMs: 0)
parallelismSelector::VERBO: Code Analyzer Id: 2
parallelismSelector::VERBO: Dataflow Hardware Function: _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
parallelismSelector::VERBO: Adding outline as primary transformation
parallelismSelector::VERBO: RecipeFile: "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/csim/code_analyzer/.internal/dataflow/2/recipe.json"
parallelismSelector::VERBO: Applying transformation: (region_outline)
parallelismSelector::VERBO: Applying transformation: (outline)
parallelismSelector::VERBO: Alias Equivalence: (Var <- { Pointees })
                              36 <- {36}
                              37 <- {37}
                              38 <- {38}
                              49 <- {36}
                              50 <- {38}
                              51 <- {37}
                              52 <- {39}
                              53 <- {36}
                              54 <- {41}
                              55 <- {36}
                              56 <- {43}
                              57 <- {36}
                              58 <- {45}
                              59 <- {36}
                              61 <- {38}
                              62 <- {43}
                              63 <- {45}
                              64 <- {41}
                              65 <- {39}
                            
parallelismSelector::VERBO: Distributing pragmas of Var:48
parallelismSelector::VERBO: Var:48 receives VariablePartitionReshapePragma PragmaType=ARRAY_PARTITION Type=complete Dimension=1 Function=217
parallelismSelector::WARNG: WARNING: [HLS 211-200] Invalid pragma detected: Code Analyzer will not display the impact of 'pipeline' (/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:81:5) as loop pipeline pragma is only valid if:
                            - All the subloops of the loop to be pipelined can be fully unrolled
                            - All the subloops are perfectly nested in the loop to be pipelined.
parallelismSelector::VERBO: No optimization objective set
parallelismSelector::VERBO: Variable Infos:
parallelismSelector::VERBO:     'matrix' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:3:0 VariableId 36
                                  ElementBitsize=98400
                                  IsHlsStream=no
                                  FunctionId= 211
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'vector' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:3:0 VariableId 37
                                  ElementBitsize=32800
                                  IsHlsStream=no
                                  FunctionId= 211
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:3:0 VariableId 38
                                  ElementBitsize=32800
                                  IsHlsStream=no
                                  FunctionId= 211
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'local_vector' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:46:0 VariableId 39
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 211
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 1024 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'local_col_indices' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:54:0 VariableId 41
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 211
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 1024 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'local_row_pointers' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:62:0 VariableId 43
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 211
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 1024 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'local_matrix_values' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:70:0 VariableId 45
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 211
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 1024 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'partial_sums' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:83:0 VariableId 48
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 217
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 16 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:3:0 VariableId 50
                                  ElementBitsize=32800
                                  IsHlsStream=no
                                  FunctionId= 212
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'vector' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:3:0 VariableId 51
                                  ElementBitsize=32800
                                  IsHlsStream=no
                                  FunctionId= 213
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'local_vector' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:46:0 VariableId 52
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 213
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  1024 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'matrix' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:3:0 VariableId 53
                                  ElementBitsize=98400
                                  IsHlsStream=no
                                  FunctionId= 214
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'local_col_indices' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:54:0 VariableId 54
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 214
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  1024 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'matrix' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:3:0 VariableId 55
                                  ElementBitsize=98400
                                  IsHlsStream=no
                                  FunctionId= 215
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'local_row_pointers' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:62:0 VariableId 56
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 215
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  1024 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'matrix' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:3:0 VariableId 57
                                  ElementBitsize=98400
                                  IsHlsStream=no
                                  FunctionId= 216
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'local_matrix_values' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:70:0 VariableId 58
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 216
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  1024 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:3:0 VariableId 61
                                  ElementBitsize=32800
                                  IsHlsStream=no
                                  FunctionId= 217
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'local_row_pointers' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:62:0 VariableId 62
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 217
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  1024 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'local_matrix_values' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:70:0 VariableId 63
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 217
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  1024 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'local_col_indices' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:54:0 VariableId 64
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 217
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  1024 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'local_vector' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:46:0 VariableId 65
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 217
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  1024 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO: Equivalence table
                             Object with value: 39 is mapped to the object with value: 39
                             Object with value: 41 is mapped to the object with value: 41
                             Object with value: 43 is mapped to the object with value: 43
                             Object with value: 45 is mapped to the object with value: 45
                             Object with value: 48 is mapped to the object with value: 48
                             Object with value: 52 is mapped to the object with value: 39
                             Object with value: 54 is mapped to the object with value: 41
                             Object with value: 56 is mapped to the object with value: 43
                             Object with value: 58 is mapped to the object with value: 45
                             Object with value: 62 is mapped to the object with value: 43
                             Object with value: 63 is mapped to the object with value: 45
                             Object with value: 64 is mapped to the object with value: 41
                             Object with value: 65 is mapped to the object with value: 39
                            
parallelismSelector::VERBO: Nesting structure:
                            +- Loop with id 16, Label=load_vector, Trip Count: (0<=Static, Dynamic Min/Avg/Max=256/256/256 [x1]), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:48:3, Vars=39,51,
                            +- Loop with id 15, Label=load_col_indices, Trip Count: (0<=Static, Dynamic Min/Avg/Max=102/102/102 [x1]), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:56:3, Vars=41,53,
                            +- Loop with id 14, Label=load_row_pointers, Trip Count: (0<=Static, Dynamic Min/Avg/Max=257/257/257 [x1]), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:64:3, Vars=43,55,
                            +- Loop with id 13, Label=load_matrix_values, Trip Count: (0<=Static, Dynamic Min/Avg/Max=102/102/102 [x1]), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:72:3, Vars=45,57,
                            +- Loop with id 9, Label=every_row, Trip Count: (1<=Static, Dynamic Min/Avg/Max=256/256/256 [x1]), [No Total TC], [RAW], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:79:3, Vars=43,61,
                               +- Loop with id 10, Label=unroll_partial, Trip Count: (1<=Static, Dynamic Min/Avg/Max=0/0/1 [x256]), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:87:5
                                  +- Loop with id 11, Label=partials, Trip Count: (1<=Static, Dynamic Min/Avg/Max=1/1/4 [x85]), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:91:7, Vars=39,41,45,48,
                               +- Loop with id 12, Label=add_all, Trip Count: (Static=16, Dynamic [x256]), [RAW], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:102:5, Vars=48,
                            
parallelismSelector::VERBO: Nesting structure after dynamic trip count update:
                            +- Loop with id 16, Label=load_vector, Trip Count: (0<=Static, Dynamic Min/Avg/Max=256/256/256 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:48:3, Vars=39,51,
                            +- Loop with id 15, Label=load_col_indices, Trip Count: (0<=Static, Dynamic Min/Avg/Max=102/102/102 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:56:3, Vars=41,53,
                            +- Loop with id 14, Label=load_row_pointers, Trip Count: (0<=Static, Dynamic Min/Avg/Max=257/257/257 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:64:3, Vars=43,55,
                            +- Loop with id 13, Label=load_matrix_values, Trip Count: (0<=Static, Dynamic Min/Avg/Max=102/102/102 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:72:3, Vars=45,57,
                            +- Loop with id 9, Label=every_row, Trip Count: (1<=Static, Dynamic Min/Avg/Max=256/256/256 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], [RAW], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:79:3, Vars=43,61,
                               +- Loop with id 10, Label=unroll_partial, Trip Count: (1<=Static, Dynamic Min/Avg/Max=0/0/1 [x256], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:87:5
                                  +- Loop with id 11, Label=partials, Trip Count: (1<=Static, Dynamic Min/Avg/Max=1/1/4 [x85], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:91:7, Vars=39,41,45,48,
                               +- Loop with id 12, Label=add_all, Trip Count: (Static=16, Dynamic [x256]), [RAW], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:102:5, Vars=48,
                            
parallelismSelector::VERBO: Function 'csr_vmul' not inlined as per top-levels
parallelismSelector::VERBO: Function 'Outline_T3_F211_R2_Atomic' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T4_F211_R3_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T5_F211_R15_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T6_F211_R27_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T7_F211_R39_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T8_F211_R51_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Nesting structure after static trip count upper bound calculation for symbolically bounded loops:
                            +- Loop with id 16, Label=load_vector, Trip Count: (0<=Static, Dynamic Min/Avg/Max=256/256/256 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:48:3, Vars=39,51,
                            +- Loop with id 15, Label=load_col_indices, Trip Count: (0<=Static, Dynamic Min/Avg/Max=102/102/102 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:56:3, Vars=41,53,
                            +- Loop with id 14, Label=load_row_pointers, Trip Count: (0<=Static, Dynamic Min/Avg/Max=257/257/257 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:64:3, Vars=43,55,
                            +- Loop with id 13, Label=load_matrix_values, Trip Count: (0<=Static, Dynamic Min/Avg/Max=102/102/102 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:72:3, Vars=45,57,
                            +- Loop with id 9, Label=every_row, Trip Count: (1<=Static, Dynamic Min/Avg/Max=256/256/256 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], [RAW], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:79:3, Vars=43,61,
                               +- Loop with id 10, Label=unroll_partial, Trip Count: (1<=Static, Dynamic Min/Avg/Max=0/0/1 [x256], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:87:5
                                  +- Loop with id 11, Label=partials, Trip Count: (1<=Static, Dynamic Min/Avg/Max=1/1/4 [x85], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:91:7, Vars=39,41,45,48,
                               +- Loop with id 12, Label=add_all, Trip Count: (Static=16, Dynamic [x256]), [RAW], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:102:5, Vars=48,
                            
parallelismSelector::VERBO: 
                            The following user pragmas were detected in the application:
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:81:5: warning: User pragma 'pipeline' found in function Outline_T8_F211_R51_Loop
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:80:5: warning: User pragma 'loop_tripcount' found in function Outline_T8_F211_R51_Loop
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:88:7: warning: User pragma 'loop_tripcount' found in function Outline_T8_F211_R51_Loop
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:93:9: warning: User pragma 'unroll' found in function Outline_T8_F211_R51_Loop
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:92:9: warning: User pragma 'loop_tripcount' found in function Outline_T8_F211_R51_Loop
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:103:7: warning: User pragma 'unroll' found in function Outline_T8_F211_R51_Loop
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:74:5: warning: User pragma 'pipeline' found in function Outline_T7_F211_R39_Loop
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:73:5: warning: User pragma 'loop_tripcount' found in function Outline_T7_F211_R39_Loop
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:66:5: warning: User pragma 'pipeline' found in function Outline_T6_F211_R27_Loop
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:65:5: warning: User pragma 'loop_tripcount' found in function Outline_T6_F211_R27_Loop
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:58:5: warning: User pragma 'pipeline' found in function Outline_T5_F211_R15_Loop
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:57:5: warning: User pragma 'loop_tripcount' found in function Outline_T5_F211_R15_Loop
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:50:5: warning: User pragma 'pipeline' found in function Outline_T4_F211_R3_Loop
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:49:5: warning: User pragma 'loop_tripcount' found in function Outline_T4_F211_R3_Loop
parallelismSelector::VERBO: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:84:5: warning: User pragma 'array_partition' found in function Outline_T8_F211_R51_Loop
parallelismSelector::VERBO: Max iterations for loop 12 are 16
parallelismSelector::VERBO:  - loop 12 is "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp":102:5
parallelismSelector::VERBO: Partitioning variable 'local_vector' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:46:0 VariableId 39
parallelismSelector::VERBO: Partitioning variable 'local_col_indices' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:54:0 VariableId 41
parallelismSelector::VERBO: Partitioning variable 'local_row_pointers' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:62:0 VariableId 43
parallelismSelector::VERBO: Partitioning variable 'local_matrix_values' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:70:0 VariableId 45
parallelismSelector::VERBO: Partitioning variable 'partial_sums' /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:83:0 VariableId 48
parallelismSelector::VERBO: Initial branch:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_vector) (VariableId 39)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_col_indices) (VariableId 41)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_row_pointers) (VariableId 43)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_matrix_values) (VariableId 45)
                            Partition {dim 0: cyclic 1, 2, 4, 8 complete} (VariableName partial_sums) (VariableId 48)
                            +- pipeline, unroll with factors 1 (Label load_vector) (LoopId 16)
                            +- pipeline, unroll with factors 1 (Label load_col_indices) (LoopId 15)
                            +- pipeline, unroll with factors 1 (Label load_row_pointers) (LoopId 14)
                            +- pipeline, unroll with factors 1 (Label load_matrix_values) (LoopId 13)
                            +- pipeline, unroll with factors 1 (Label every_row) (LoopId 9)
                               +- pipeline, unroll with factors 1 (Label unroll_partial) (LoopId 10)
                                  +- pipeline, unroll with factors 1 (Label partials) (LoopId 11)
                               +- pipeline, unroll with factors 1, 16 (Label add_all) (LoopId 12)
                            
parallelismSelector::VERBO: Function pipeline is not legal because the static trip count upper bound of loop 16 is unknown
parallelismSelector::VERBO: Function pipeline is not legal because the static trip count upper bound of loop 16 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 15 is unknown
parallelismSelector::VERBO: Function pipeline is not legal because the static trip count upper bound of loop 16 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 15 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 14 is unknown
parallelismSelector::VERBO: Function pipeline is not legal because the static trip count upper bound of loop 16 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 15 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 14 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 13 is unknown
parallelismSelector::VERBO: Function pipeline is not legal because the static trip count upper bound of loop 16 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 15 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 14 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 13 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 9 is unknown
parallelismSelector::VERBO: Function pipeline is not legal because the static trip count upper bound of loop 16 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 15 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 14 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 13 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 9 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 10 is unknown
parallelismSelector::VERBO: Function pipeline is not legal because the static trip count upper bound of loop 16 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 15 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 14 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 13 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 9 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 10 is unknownFunction pipeline is not legal because the static trip count upper bound of loop 11 is unknown
parallelismSelector::VERBO: Initial branch after first round of constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_vector) (VariableId 39)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_col_indices) (VariableId 41)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_row_pointers) (VariableId 43)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_matrix_values) (VariableId 45)
                            Partition {dim 0: cyclic 1, 2, 4, 8 complete} (VariableName partial_sums) (VariableId 48)
                            +- pipeline, unroll with factors 1 (Label load_vector) (LoopId 16)
                            +- pipeline, unroll with factors 1 (Label load_col_indices) (LoopId 15)
                            +- pipeline, unroll with factors 1 (Label load_row_pointers) (LoopId 14)
                            +- pipeline, unroll with factors 1 (Label load_matrix_values) (LoopId 13)
                            +- pipeline, unroll with factors 1 (Label every_row) (LoopId 9)
                               +- pipeline, unroll with factors 1 (Label unroll_partial) (LoopId 10)
                                  +- pipeline, unroll with factors 1 (Label partials) (LoopId 11)
                               +- pipeline, unroll with factors 1, 16 (Label add_all) (LoopId 12)
                            
parallelismSelector::VERBO: Nesting structure after user pragma constraints:
                            +- Loop with id 16, Label=load_vector, Trip Count: (0<=Static, Dynamic Min/Avg/Max=256/256/256 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], [User Pragma], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:48:3, Vars=39,51,
                            +- Loop with id 15, Label=load_col_indices, Trip Count: (0<=Static, Dynamic Min/Avg/Max=102/102/102 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], [User Pragma], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:56:3, Vars=41,53,
                            +- Loop with id 14, Label=load_row_pointers, Trip Count: (0<=Static, Dynamic Min/Avg/Max=257/257/257 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], [User Pragma], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:64:3, Vars=43,55,
                            +- Loop with id 13, Label=load_matrix_values, Trip Count: (0<=Static, Dynamic Min/Avg/Max=102/102/102 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], [User Pragma], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:72:3, Vars=45,57,
                            +- Loop with id 9, Label=every_row, Trip Count: (1<=Static, Dynamic Min/Avg/Max=256/256/256 [x1], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], [RAW], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:79:3, Vars=43,61,
                               +- Loop with id 10, Label=unroll_partial, Trip Count: (1<=Static, Dynamic Min/Avg/Max=0/0/1 [x256], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:87:5
                                  +- Loop with id 11, Label=partials, Trip Count: (1<=Static, Dynamic Min/Avg/Max=1/1/4 [x85], TripCount pragma Min/Avg/Max=0/512/1024), [No Total TC], [User Pragma], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:91:7, Vars=39,41,45,48,
                               +- Loop with id 12, Label=add_all, Trip Count: (Static=16, Dynamic [x256]), [User Pragma], [RAW], Loc=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp:102:5, Vars=48,
                            
parallelismSelector::VERBO: Initial branch after applying user pragma constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_vector) (VariableId 39)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_col_indices) (VariableId 41)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_row_pointers) (VariableId 43)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_matrix_values) (VariableId 45)
                            Partition {dim 0: complete} (VariableName partial_sums) (VariableId 48)
                            +- pipeline (Label load_vector) (LoopId 16)
                            +- pipeline (Label load_col_indices) (LoopId 15)
                            +- pipeline (Label load_row_pointers) (LoopId 14)
                            +- pipeline (Label load_matrix_values) (LoopId 13)
                            +- pipeline, unroll with factors 1 (Label every_row) (LoopId 9)
                               +- pipeline, unroll with factors 1 (Label unroll_partial) (LoopId 10)
                                  +- unroll with factors 16 (Label partials) (LoopId 11)
                               +- unroll with factors 16 (Label add_all) (LoopId 12)
                            
parallelismSelector::VERBO: Initial branch after applying Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_vector) (VariableId 39)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_col_indices) (VariableId 41)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_row_pointers) (VariableId 43)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_matrix_values) (VariableId 45)
                            Partition {dim 0: complete} (VariableName partial_sums) (VariableId 48)
                            +- pipeline (Label load_vector) (LoopId 16)
                            +- pipeline (Label load_col_indices) (LoopId 15)
                            +- pipeline (Label load_row_pointers) (LoopId 14)
                            +- pipeline (Label load_matrix_values) (LoopId 13)
                            +- unroll with factors 1 (Label every_row) (LoopId 9)
                               +- unroll with factors 1 (Label unroll_partial) (LoopId 10)
                                  +- unroll with factors 16 (Label partials) (LoopId 11)
                               +- unroll with factors 16 (Label add_all) (LoopId 12)
                            
parallelismSelector::VERBO: DataflowConstrainer: Constraining Func/Loop with Id 211
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=36
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=37
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=37
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=36
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=36
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=36
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=36
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=36
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=36
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=36
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=38
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=38
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=39
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=41
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=43
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=45
parallelismSelector::VERBO: Initial branch after applying dataflow constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_vector) (VariableId 39)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_col_indices) (VariableId 41)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_row_pointers) (VariableId 43)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_matrix_values) (VariableId 45)
                            Partition {dim 0: complete} (VariableName partial_sums) (VariableId 48)
                            +- pipeline (Label load_vector) (LoopId 16)
                            +- pipeline (Label load_col_indices) (LoopId 15)
                            +- pipeline (Label load_row_pointers) (LoopId 14)
                            +- pipeline (Label load_matrix_values) (LoopId 13)
                            +- unroll with factors 1 (Label every_row) (LoopId 9)
                               +- unroll with factors 1 (Label unroll_partial) (LoopId 10)
                                  +- unroll with factors 16 (Label partials) (LoopId 11)
                               +- unroll with factors 16 (Label add_all) (LoopId 12)
                            
parallelismSelector::VERBO: Removing reshape options from the design space because optimizing reshape is disabled
                            
parallelismSelector::VERBO: Initial branch after applying heuristic constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_vector) (VariableId 39)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_col_indices) (VariableId 41)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_row_pointers) (VariableId 43)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_matrix_values) (VariableId 45)
                            Partition {dim 0: complete} (VariableName partial_sums) (VariableId 48)
                            +- pipeline (Label load_vector) (LoopId 16)
                            +- pipeline (Label load_col_indices) (LoopId 15)
                            +- pipeline (Label load_row_pointers) (LoopId 14)
                            +- pipeline (Label load_matrix_values) (LoopId 13)
                            +- unroll with factors 1 (Label every_row) (LoopId 9)
                               +- unroll with factors 1 (Label unroll_partial) (LoopId 10)
                                  +- unroll with factors 16 (Label partials) (LoopId 11)
                               +- unroll with factors 16 (Label add_all) (LoopId 12)
                            
parallelismSelector::VERBO: Initial branch after applying second round of Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_vector) (VariableId 39)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_col_indices) (VariableId 41)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_row_pointers) (VariableId 43)
                            Partition {dim 0: cyclic 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 complete} (VariableName local_matrix_values) (VariableId 45)
                            Partition {dim 0: complete} (VariableName partial_sums) (VariableId 48)
                            +- pipeline (Label load_vector) (LoopId 16)
                            +- pipeline (Label load_col_indices) (LoopId 15)
                            +- pipeline (Label load_row_pointers) (LoopId 14)
                            +- pipeline (Label load_matrix_values) (LoopId 13)
                            +- unroll with factors 1 (Label every_row) (LoopId 9)
                               +- unroll with factors 1 (Label unroll_partial) (LoopId 10)
                                  +- unroll with factors 16 (Label partials) (LoopId 11)
                               +- unroll with factors 16 (Label add_all) (LoopId 12)
                            
parallelismSelector::VERBO: Initial branch after performance pragma constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName local_vector) (VariableId 39)
                            Partition {dim 0: cyclic 1} (VariableName local_col_indices) (VariableId 41)
                            Partition {dim 0: cyclic 1} (VariableName local_row_pointers) (VariableId 43)
                            Partition {dim 0: cyclic 1} (VariableName local_matrix_values) (VariableId 45)
                            Partition {dim 0: complete} (VariableName partial_sums) (VariableId 48)
                            +- pipeline (Label load_vector) (LoopId 16)
                            +- pipeline (Label load_col_indices) (LoopId 15)
                            +- pipeline (Label load_row_pointers) (LoopId 14)
                            +- pipeline (Label load_matrix_values) (LoopId 13)
                            +- unroll with factors 1 (Label every_row) (LoopId 9)
                               +- unroll with factors 1 (Label unroll_partial) (LoopId 10)
                                  +- unroll with factors 16 (Label partials) (LoopId 11)
                               +- unroll with factors 16 (Label add_all) (LoopId 12)
                            
parallelismSelector::VERBO: Initial branch after PerfEst evaluation constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName local_vector) (VariableId 39)
                            Partition {dim 0: cyclic 1} (VariableName local_col_indices) (VariableId 41)
                            Partition {dim 0: cyclic 1} (VariableName local_row_pointers) (VariableId 43)
                            Partition {dim 0: cyclic 1} (VariableName local_matrix_values) (VariableId 45)
                            Partition {dim 0: complete} (VariableName partial_sums) (VariableId 48)
                            +- pipeline (Label load_vector) (LoopId 16)
                            +- pipeline (Label load_col_indices) (LoopId 15)
                            +- pipeline (Label load_row_pointers) (LoopId 14)
                            +- pipeline (Label load_matrix_values) (LoopId 13)
                            +- unroll with factors 1 (Label every_row) (LoopId 9)
                               +- unroll with factors 1 (Label unroll_partial) (LoopId 10)
                                  +- unroll with factors 16 (Label partials) (LoopId 11)
                               +- unroll with factors 16 (Label add_all) (LoopId 12)
                            
parallelismSelector::VERBO: Initial constrained branch:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName local_vector) (VariableId 39)
                            Partition {dim 0: cyclic 1} (VariableName local_col_indices) (VariableId 41)
                            Partition {dim 0: cyclic 1} (VariableName local_row_pointers) (VariableId 43)
                            Partition {dim 0: cyclic 1} (VariableName local_matrix_values) (VariableId 45)
                            Partition {dim 0: complete} (VariableName partial_sums) (VariableId 48)
                            +- pipeline (Label load_vector) (LoopId 16)
                            +- pipeline (Label load_col_indices) (LoopId 15)
                            +- pipeline (Label load_row_pointers) (LoopId 14)
                            +- pipeline (Label load_matrix_values) (LoopId 13)
                            +- unroll with factors 1 (Label every_row) (LoopId 9)
                               +- unroll with factors 1 (Label unroll_partial) (LoopId 10)
                                  +- unroll with factors 16 (Label partials) (LoopId 11)
                               +- unroll with factors 16 (Label add_all) (LoopId 12)
                            
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 39)
                            Partition {dim 0: cyclic 1} (VariableId 41)
                            Partition {dim 0: cyclic 1} (VariableId 43)
                            Partition {dim 0: cyclic 1} (VariableId 45)
                            Partition {dim 0: complete} (VariableId 48)
                            +- pipeline (Label load_vector) (LoopId 16)
                            +- pipeline (Label load_col_indices) (LoopId 15)
                            +- pipeline (Label load_row_pointers) (LoopId 14)
                            +- pipeline (Label load_matrix_values) (LoopId 13)
                            +- unroll with factors 1 (Label every_row) (LoopId 9)
                               +- unroll with factors 1 (Label unroll_partial) (LoopId 10)
                                  +- unroll with factors 16 (Label partials) (LoopId 11)
                               +- unroll with factors 16 (Label add_all) (LoopId 12)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: csr_vmul
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(0 F=212) (50->38)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 50 is mapped to the object with value: 38
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F211_R2_Atomic" (FunctionId 212):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F211_R2_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: newFuncRoot
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(1 F=213) (51->37)(52->39)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 51 is mapped to the object with value: 37
                             Object with value: 52 is mapped to the object with value: 39
                            
parallelismSelector::VERBO: Analyzing Loop "load_vector" (LoopId 16):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 16 Label: load_vector
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F211_R3_Loop" (FunctionId 213):
parallelismSelector::VERBO:         LoopId: 16, Label: load_vector, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1026
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 16): 1026
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F211_R3_Loop
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1029}
parallelismSelector::VERBO:          - EndCycles: for.cond.for.end_crit_edge -> {1: 1030}
parallelismSelector::VERBO:          - EndCycles: for.body.lr.ph -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 1030}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1030}
parallelismSelector::VERBO:        - Critical path: for.body, for.cond.for.end_crit_edge, for.body.lr.ph, newFuncRoot, for.end
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(2 F=214) (53->36)(54->41)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 53 is mapped to the object with value: 36
                             Object with value: 54 is mapped to the object with value: 41
                            
parallelismSelector::VERBO: Analyzing Loop "load_col_indices" (LoopId 15):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 15 Label: load_col_indices
parallelismSelector::VERBO:          - EndCycles: for.body14 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body14
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T5_F211_R15_Loop" (FunctionId 214):
parallelismSelector::VERBO:         LoopId: 15, Label: load_col_indices, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1026
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 15): 1026
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T5_F211_R15_Loop
parallelismSelector::VERBO:          - EndCycles: for.end22 -> {1: 1030}
parallelismSelector::VERBO:          - EndCycles: for.body14.lr.ph -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: for.body14 -> {1: 1029}
parallelismSelector::VERBO:          - EndCycles: for.cond11.for.end22_crit_edge -> {1: 1030}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1030}
parallelismSelector::VERBO:        - Critical path: for.end22, for.body14.lr.ph, for.body14, for.cond11.for.end22_crit_edge, newFuncRoot
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(3 F=215) (55->36)(56->43)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 55 is mapped to the object with value: 36
                             Object with value: 56 is mapped to the object with value: 43
                            
parallelismSelector::VERBO: Analyzing Loop "load_row_pointers" (LoopId 14):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 14 Label: load_row_pointers
parallelismSelector::VERBO:          - EndCycles: for.body27 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body27
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T6_F211_R27_Loop" (FunctionId 215):
parallelismSelector::VERBO:         LoopId: 14, Label: load_row_pointers, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1026
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 14): 1026
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T6_F211_R27_Loop
parallelismSelector::VERBO:          - EndCycles: for.cond24.for.end35_crit_edge -> {1: 1030}
parallelismSelector::VERBO:          - EndCycles: for.end35 -> {1: 1030}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.body27.lr.ph -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: for.body27 -> {1: 1029}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1030}
parallelismSelector::VERBO:        - Critical path: for.cond24.for.end35_crit_edge, for.end35, newFuncRoot, for.body27.lr.ph, for.body27
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(4 F=216) (57->36)(58->45)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 57 is mapped to the object with value: 36
                             Object with value: 58 is mapped to the object with value: 45
                            
parallelismSelector::VERBO: Analyzing Loop "load_matrix_values" (LoopId 13):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 13 Label: load_matrix_values
parallelismSelector::VERBO:          - EndCycles: for.body40 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body40
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T7_F211_R39_Loop" (FunctionId 216):
parallelismSelector::VERBO:         LoopId: 13, Label: load_matrix_values, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1026
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 13): 1026
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T7_F211_R39_Loop
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.body40.lr.ph -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: for.body40 -> {1: 1029}
parallelismSelector::VERBO:          - EndCycles: for.cond37.for.end48_crit_edge -> {1: 1030}
parallelismSelector::VERBO:          - EndCycles: for.end48 -> {1: 1030}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1030}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.body40.lr.ph, for.body40, for.cond37.for.end48_crit_edge, for.end48
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(5 F=217) (61->38)(62->43)(63->45)(64->41)(65->39)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 61 is mapped to the object with value: 38
                             Object with value: 62 is mapped to the object with value: 43
                             Object with value: 63 is mapped to the object with value: 45
                             Object with value: 64 is mapped to the object with value: 41
                             Object with value: 65 is mapped to the object with value: 39
                            
parallelismSelector::VERBO: Analyzing Loop "partials" (LoopId 11):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 11 Label: partials
parallelismSelector::VERBO:          - EndCycles: land.end -> {16: 1}
parallelismSelector::VERBO:          - EndCycles: land.rhs -> {16: 1}
parallelismSelector::VERBO:          - EndCycles: for.cond62 -> {16: 1}
parallelismSelector::VERBO:          - EndCycles: for.body69 -> {16: 7}
parallelismSelector::VERBO:        - MaxEndCycle: {16: 7}
parallelismSelector::VERBO:        - Critical path: land.end, land.rhs, for.cond62, for.body69
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {16: 0.5}, OwnedIIMem: {16: 0.5}, NestedIIMem: {16: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "unroll_partial" (LoopId 10):
parallelismSelector::VERBO:         LoopId: 11, Label: partials, TC: 1024, IL: {16: 7}, IIMem: {16: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 16 Cycles: 896
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 11): 896
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 10 Label: unroll_partial
parallelismSelector::VERBO:          - EndCycles: land.end -> {1: 896}
parallelismSelector::VERBO:          - EndCycles: for.body61 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end82 -> {1: 896}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 896}
parallelismSelector::VERBO:        - Critical path: land.end, for.cond62, for.body61, for.end82
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "add_all" (LoopId 12):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 12 Label: add_all
parallelismSelector::VERBO:          - EndCycles: for.body89 -> {16: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {16: 6}
parallelismSelector::VERBO:        - Critical path: for.body89
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=17:1 -> 17:8 -> 17:1
parallelismSelector::VERBO:       distance=4
parallelismSelector::VERBO:        - IIMem: {16: 0}, OwnedIIMem: {16: 0}, NestedIIMem: {16: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "every_row" (LoopId 9):
parallelismSelector::VERBO:         LoopId: 10, Label: unroll_partial, TC: 1024, IL: {1: 896}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 917504
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 10): 917504
parallelismSelector::VERBO:         LoopId: 12, Label: add_all, TC: 16, IL: {16: 6}, IIMem: {16: 0}, IIDep 4
parallelismSelector::VERBO:         	unroll 16 Cycles: 65
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 12): 65
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 9 Label: every_row
parallelismSelector::VERBO:          - EndCycles: for.cond56.for.end85_crit_edge -> {1: 917508}
parallelismSelector::VERBO:          - EndCycles: for.end85 -> {1: 917509}
parallelismSelector::VERBO:          - EndCycles: for.body52_iso1 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.body52_iso0 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end95 -> {1: 917575}
parallelismSelector::VERBO:          - EndCycles: for.body89 -> {1: 917574}
parallelismSelector::VERBO:          - EndCycles: for.body61.lr.ph -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: for.body52 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end82 -> {1: 917507}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 917575}
parallelismSelector::VERBO:        - Critical path: for.cond56.for.end85_crit_edge, for.end85, for.body52_iso1, for.body52_iso0, for.body61, for.end95, for.body89, for.body61.lr.ph, for.body52, for.end82
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=4:0 -> 6:5 -> 4:0
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T8_F211_R51_Loop" (FunctionId 217):
parallelismSelector::VERBO:         LoopId: 9, Label: every_row, TC: 1024, IL: {1: 917575}, IIMem: {1: 1}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 939596800
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 9): 939596800
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T8_F211_R51_Loop
parallelismSelector::VERBO:          - EndCycles: for.cond49.for.end101_crit_edge -> {1: 939596803}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end95 -> {1: 939596802}
parallelismSelector::VERBO:          - EndCycles: for.end101 -> {1: 939596803}
parallelismSelector::VERBO:          - EndCycles: for.body52.lr.ph -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 939596803}
parallelismSelector::VERBO:        - Critical path: for.cond49.for.end101_crit_edge, newFuncRoot, for.end95, for.body52, for.end101, for.body52.lr.ph
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "csr_vmul" (FunctionId 211):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
parallelismSelector::VERBO:          - EndCycles: for.end101_iso18 -> {1: 939600932}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 1034}
parallelismSelector::VERBO:          - EndCycles: codeRepl3 -> {1: 3096}
parallelismSelector::VERBO:          - EndCycles: codeRepl2 -> {1: 2065}
parallelismSelector::VERBO:          - EndCycles: codeRepl5 -> {1: 939600932}
parallelismSelector::VERBO:          - EndCycles: codeRepl4 -> {1: 4127}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 939600932}
parallelismSelector::VERBO:        - Critical path: for.end101_iso18, entry, codeRepl, codeRepl1, codeRepl3, codeRepl2, codeRepl5, codeRepl4
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 16, Label: load_vector, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 16, Label: load_vector, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1026
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 15, Label: load_col_indices, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 15, Label: load_col_indices, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1026
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 14, Label: load_row_pointers, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 14, Label: load_row_pointers, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1026
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 13, Label: load_matrix_values, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 13, Label: load_matrix_values, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1026
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 11, Label: partials, TC: 1024, IL: {16: 7}, IIMem: {16: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 16 Cycles: 14
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 11, Label: partials, TC: 1024, IL: {16: 7}, IIMem: {16: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 16 Cycles: 896
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 10, Label: unroll_partial, TC: 1024, IL: {1: 896}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 896
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 10, Label: unroll_partial, TC: 1024, IL: {1: 896}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 917504
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 12, Label: add_all, TC: 16, IL: {16: 6}, IIMem: {16: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 16 Cycles: 65
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 12, Label: add_all, TC: 16, IL: {16: 6}, IIMem: {16: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 16 Cycles: 65
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 9, Label: every_row, TC: 1024, IL: {1: 917575}, IIMem: {1: 1}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 917575
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 9, Label: every_row, TC: 1024, IL: {1: 917575}, IIMem: {1: 1}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 939596800
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_ : 211
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(0 F=212) (50->38)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 50 is mapped to the object with value: 38
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F211_R2_Atomic : 212
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(1 F=213) (51->37)(52->39)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 51 is mapped to the object with value: 37
                             Object with value: 52 is mapped to the object with value: 39
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F211_R3_Loop : 213
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 16
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {16: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 64 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(2 F=214) (53->36)(54->41)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 53 is mapped to the object with value: 36
                             Object with value: 54 is mapped to the object with value: 41
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T5_F211_R15_Loop : 214
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 15
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {15: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 64 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(3 F=215) (55->36)(56->43)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 55 is mapped to the object with value: 36
                             Object with value: 56 is mapped to the object with value: 43
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T6_F211_R27_Loop : 215
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 14
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {14: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 64 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 108 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 44 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(4 F=216) (57->36)(58->45)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 57 is mapped to the object with value: 36
                             Object with value: 58 is mapped to the object with value: 45
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T7_F211_R39_Loop : 216
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 13
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {13: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 64 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(5 F=217) (61->38)(62->43)(63->45)(64->41)(65->39)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 61 is mapped to the object with value: 38
                             Object with value: 62 is mapped to the object with value: 43
                             Object with value: 63 is mapped to the object with value: 45
                             Object with value: 64 is mapped to the object with value: 41
                             Object with value: 65 is mapped to the object with value: 39
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T8_F211_R51_Loop : 217
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 9
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 10
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 11
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 343 FFs: 147 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {11: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 686 FFs: 294 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 686 FFs: 294 DSPs: 6 BRAMs: 0 Total unshareable area: LUTs: 3144 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 343 FFs: 147 DSPs: 3 BRAMs: 0 Self unshareable area: LUTs: 88 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 11 LUTs: 686 FFs: 294 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 686 FFs: 294 DSPs: 6 BRAMs: 0 Total unshareable area: LUTs: 3156 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 12
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 416 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 192 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 416 FFs: 210 DSPs: 2 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 10 LUTs: 686 FFs: 294 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {12: 16}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 12 LUTs: 416 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {9: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 1102 FFs: 504 DSPs: 8 BRAMs: 0 Total unshareable area: LUTs: 3452 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 24 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 1102 FFs: 504 DSPs: 8 BRAMs: 0 Total unshareable area: LUTs: 3464 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 39
parallelismSelector::VERBO:     Array bits: 32768. Elements: 1024. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 2 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 41
parallelismSelector::VERBO:     Array bits: 32768. Elements: 1024. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 2 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 43
parallelismSelector::VERBO:     Array bits: 32768. Elements: 1024. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 2 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 45
parallelismSelector::VERBO:     Array bits: 32768. Elements: 1024. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 2 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 48
parallelismSelector::VERBO:     Array bits: 512. Elements: 16. Element bits: 32
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 64 LUTs and 512 FFs
parallelismSelector::VERBO: Is valid space because UsedArea.Max <= GlobalConstr.AreaConstr
parallelismSelector::VERBO: Initial constrained branch with estimates:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 39)
                               +- Penalty on LoopId 9: {1: lat/intv 7} (unroll: latency/interval)
                               +- Penalty on LoopId 10: {1: lat/intv 7} (unroll: latency/interval)
                               +- Penalty on LoopId 11: {16: lat/intv 7} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1} (VariableId 41)
                               +- Penalty on LoopId 9: {1: lat/intv 7} (unroll: latency/interval)
                               +- Penalty on LoopId 10: {1: lat/intv 7} (unroll: latency/interval)
                               +- Penalty on LoopId 11: {16: lat/intv 7} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1} (VariableId 43)
                               +- Penalty on LoopId 9: {1: lat/intv 0} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1} (VariableId 45)
                               +- Penalty on LoopId 9: {1: lat/intv 7} (unroll: latency/interval)
                               +- Penalty on LoopId 10: {1: lat/intv 7} (unroll: latency/interval)
                               +- Penalty on LoopId 11: {16: lat/intv 7} (unroll: latency/interval)
                            Partition {dim 0: complete} (VariableId 48)
                               +- Penalty on LoopId 9: {1: lat/intv 0} (unroll: latency/interval)
                            +- pipeline (LoopId 16 [load_vector]), min-max latency/interval: {pipeline: lat/intv 1026}
                               +- Access to VariableId 37: {1: lat/intv 0} (unroll: latency/interval)
                            +- pipeline (LoopId 15 [load_col_indices]), min-max latency/interval: {pipeline: lat/intv 1026}
                               +- Access to VariableId 36: {1: lat/intv 0} (unroll: latency/interval)
                            +- pipeline (LoopId 14 [load_row_pointers]), min-max latency/interval: {pipeline: lat/intv 1026}
                               +- Access to VariableId 36: {1: lat/intv 0} (unroll: latency/interval)
                            +- pipeline (LoopId 13 [load_matrix_values]), min-max latency/interval: {pipeline: lat/intv 1026}
                               +- Access to VariableId 36: {1: lat/intv 0} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 9 [every_row]), min-max latency/interval: {unroll 1: lat/intv 939596800}
                               +- Access to VariableId 38: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 39: {1: lat/intv 7} (unroll: latency/interval)
                               +- Access to VariableId 41: {1: lat/intv 7} (unroll: latency/interval)
                               +- Access to VariableId 43: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 45: {1: lat/intv 7} (unroll: latency/interval)
                               +- Access to VariableId 48: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 10 [unroll_partial]), min-max latency/interval: {unroll 1: lat/intv 917504}
                                  +- Access to VariableId 39: {1: lat/intv 7} (unroll: latency/interval)
                                  +- Access to VariableId 41: {1: lat/intv 7} (unroll: latency/interval)
                                  +- Access to VariableId 45: {1: lat/intv 7} (unroll: latency/interval)
                                  +- unroll with factors 16 (LoopId 11 [partials]), min-max latency/interval: {unroll 16: lat/intv 896}
                                     +- Access to VariableId 39: {16: lat/intv 7} (unroll: latency/interval)
                                     +- Access to VariableId 41: {16: lat/intv 7} (unroll: latency/interval)
                                     +- Access to VariableId 45: {16: lat/intv 7} (unroll: latency/interval)
                               +- unroll with factors 16 (LoopId 12 [add_all]), min-max latency/interval: {unroll 16: lat/intv 65}
                            Id: 0 contains valid solution: --, min-max latency/interval:  lat 939600932 intv 939600933, min-max area:  LUTs: 4966 FFs: 1016 DSPs: 8 BRAMs: 8
parallelismSelector::VERBO: Initial FPGA area occupied (min): Area -- (LUTs: 4966, FFs: 1016, DSPs: 8, BRAMs: 8, URAMs: 0)
parallelismSelector::VERBO: Initial FPGA area occupied (max): Area -- (LUTs: 4966, FFs: 1016, DSPs: 8, BRAMs: 8, URAMs: 0)
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 39)
                            Partition {dim 0: cyclic 1} (VariableId 41)
                            Partition {dim 0: cyclic 1} (VariableId 43)
                            Partition {dim 0: cyclic 1} (VariableId 45)
                            Partition {dim 0: complete} (VariableId 48)
                            +- pipeline (Label load_vector) (LoopId 16)
                            +- pipeline (Label load_col_indices) (LoopId 15)
                            +- pipeline (Label load_row_pointers) (LoopId 14)
                            +- pipeline (Label load_matrix_values) (LoopId 13)
                            +- unroll with factors 1 (Label every_row) (LoopId 9)
                               +- unroll with factors 1 (Label unroll_partial) (LoopId 10)
                                  +- unroll with factors 16 (Label partials) (LoopId 11)
                               +- unroll with factors 16 (Label add_all) (LoopId 12)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: csr_vmul
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(0 F=212) (50->38)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 50 is mapped to the object with value: 38
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F211_R2_Atomic" (FunctionId 212):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F211_R2_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: newFuncRoot
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(1 F=213) (51->37)(52->39)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 51 is mapped to the object with value: 37
                             Object with value: 52 is mapped to the object with value: 39
                            
parallelismSelector::VERBO: Analyzing Loop "load_vector" (LoopId 16):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 16 Label: load_vector
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F211_R3_Loop" (FunctionId 213):
parallelismSelector::VERBO:         LoopId: 16, Label: load_vector, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1026
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 16): 1026
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F211_R3_Loop
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1029}
parallelismSelector::VERBO:          - EndCycles: for.cond.for.end_crit_edge -> {1: 1030}
parallelismSelector::VERBO:          - EndCycles: for.body.lr.ph -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 1030}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1030}
parallelismSelector::VERBO:        - Critical path: for.body, for.cond.for.end_crit_edge, for.body.lr.ph, newFuncRoot, for.end
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(2 F=214) (53->36)(54->41)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 53 is mapped to the object with value: 36
                             Object with value: 54 is mapped to the object with value: 41
                            
parallelismSelector::VERBO: Analyzing Loop "load_col_indices" (LoopId 15):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 15 Label: load_col_indices
parallelismSelector::VERBO:          - EndCycles: for.body14 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body14
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T5_F211_R15_Loop" (FunctionId 214):
parallelismSelector::VERBO:         LoopId: 15, Label: load_col_indices, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1026
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 15): 1026
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T5_F211_R15_Loop
parallelismSelector::VERBO:          - EndCycles: for.end22 -> {1: 1030}
parallelismSelector::VERBO:          - EndCycles: for.body14.lr.ph -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: for.body14 -> {1: 1029}
parallelismSelector::VERBO:          - EndCycles: for.cond11.for.end22_crit_edge -> {1: 1030}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1030}
parallelismSelector::VERBO:        - Critical path: for.end22, for.body14.lr.ph, for.body14, for.cond11.for.end22_crit_edge, newFuncRoot
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(3 F=215) (55->36)(56->43)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 55 is mapped to the object with value: 36
                             Object with value: 56 is mapped to the object with value: 43
                            
parallelismSelector::VERBO: Analyzing Loop "load_row_pointers" (LoopId 14):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 14 Label: load_row_pointers
parallelismSelector::VERBO:          - EndCycles: for.body27 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body27
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T6_F211_R27_Loop" (FunctionId 215):
parallelismSelector::VERBO:         LoopId: 14, Label: load_row_pointers, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1026
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 14): 1026
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T6_F211_R27_Loop
parallelismSelector::VERBO:          - EndCycles: for.cond24.for.end35_crit_edge -> {1: 1030}
parallelismSelector::VERBO:          - EndCycles: for.end35 -> {1: 1030}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.body27.lr.ph -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: for.body27 -> {1: 1029}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1030}
parallelismSelector::VERBO:        - Critical path: for.cond24.for.end35_crit_edge, for.end35, newFuncRoot, for.body27.lr.ph, for.body27
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(4 F=216) (57->36)(58->45)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 57 is mapped to the object with value: 36
                             Object with value: 58 is mapped to the object with value: 45
                            
parallelismSelector::VERBO: Analyzing Loop "load_matrix_values" (LoopId 13):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 13 Label: load_matrix_values
parallelismSelector::VERBO:          - EndCycles: for.body40 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body40
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T7_F211_R39_Loop" (FunctionId 216):
parallelismSelector::VERBO:         LoopId: 13, Label: load_matrix_values, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	pipeline Cycles: 1026
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 13): 1026
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T7_F211_R39_Loop
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.body40.lr.ph -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: for.body40 -> {1: 1029}
parallelismSelector::VERBO:          - EndCycles: for.cond37.for.end48_crit_edge -> {1: 1030}
parallelismSelector::VERBO:          - EndCycles: for.end48 -> {1: 1030}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1030}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.body40.lr.ph, for.body40, for.cond37.for.end48_crit_edge, for.end48
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(5 F=217) (61->38)(62->43)(63->45)(64->41)(65->39)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 61 is mapped to the object with value: 38
                             Object with value: 62 is mapped to the object with value: 43
                             Object with value: 63 is mapped to the object with value: 45
                             Object with value: 64 is mapped to the object with value: 41
                             Object with value: 65 is mapped to the object with value: 39
                            
parallelismSelector::VERBO: Analyzing Loop "partials" (LoopId 11):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 11 Label: partials
parallelismSelector::VERBO:          - EndCycles: land.end -> {16: 1}
parallelismSelector::VERBO:          - EndCycles: land.rhs -> {16: 1}
parallelismSelector::VERBO:          - EndCycles: for.cond62 -> {16: 1}
parallelismSelector::VERBO:          - EndCycles: for.body69 -> {16: 7}
parallelismSelector::VERBO:        - MaxEndCycle: {16: 7}
parallelismSelector::VERBO:        - Critical path: land.end, land.rhs, for.cond62, for.body69
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {16: 0.5}, OwnedIIMem: {16: 0.5}, NestedIIMem: {16: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "unroll_partial" (LoopId 10):
parallelismSelector::VERBO:         LoopId: 11, Label: partials, TC: 1024, IL: {16: 7}, IIMem: {16: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 16 Cycles: 896
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 11): 896
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 10 Label: unroll_partial
parallelismSelector::VERBO:          - EndCycles: land.end -> {1: 896}
parallelismSelector::VERBO:          - EndCycles: for.body61 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end82 -> {1: 896}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 896}
parallelismSelector::VERBO:        - Critical path: land.end, for.cond62, for.body61, for.end82
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "add_all" (LoopId 12):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 12 Label: add_all
parallelismSelector::VERBO:          - EndCycles: for.body89 -> {16: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {16: 6}
parallelismSelector::VERBO:        - Critical path: for.body89
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=17:1 -> 17:8 -> 17:1
parallelismSelector::VERBO:       distance=4
parallelismSelector::VERBO:        - IIMem: {16: 0}, OwnedIIMem: {16: 0}, NestedIIMem: {16: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "every_row" (LoopId 9):
parallelismSelector::VERBO:         LoopId: 10, Label: unroll_partial, TC: 1024, IL: {1: 896}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 917504
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 10): 917504
parallelismSelector::VERBO:         LoopId: 12, Label: add_all, TC: 16, IL: {16: 6}, IIMem: {16: 0}, IIDep 4
parallelismSelector::VERBO:         	unroll 16 Cycles: 65
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 12): 65
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 9 Label: every_row
parallelismSelector::VERBO:          - EndCycles: for.cond56.for.end85_crit_edge -> {1: 917508}
parallelismSelector::VERBO:          - EndCycles: for.end85 -> {1: 917509}
parallelismSelector::VERBO:          - EndCycles: for.body52_iso1 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.body52_iso0 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end95 -> {1: 917575}
parallelismSelector::VERBO:          - EndCycles: for.body89 -> {1: 917574}
parallelismSelector::VERBO:          - EndCycles: for.body61.lr.ph -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: for.body52 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end82 -> {1: 917507}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 917575}
parallelismSelector::VERBO:        - Critical path: for.cond56.for.end85_crit_edge, for.end85, for.body52_iso1, for.body52_iso0, for.body61, for.end95, for.body89, for.body61.lr.ph, for.body52, for.end82
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=4:0 -> 6:5 -> 4:0
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T8_F211_R51_Loop" (FunctionId 217):
parallelismSelector::VERBO:         LoopId: 9, Label: every_row, TC: 1024, IL: {1: 917575}, IIMem: {1: 1}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 939596800
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 9): 939596800
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T8_F211_R51_Loop
parallelismSelector::VERBO:          - EndCycles: for.cond49.for.end101_crit_edge -> {1: 939596803}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end95 -> {1: 939596802}
parallelismSelector::VERBO:          - EndCycles: for.end101 -> {1: 939596803}
parallelismSelector::VERBO:          - EndCycles: for.body52.lr.ph -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 939596803}
parallelismSelector::VERBO:        - Critical path: for.cond49.for.end101_crit_edge, newFuncRoot, for.end95, for.body52, for.end101, for.body52.lr.ph
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "csr_vmul" (FunctionId 211):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_
parallelismSelector::VERBO:          - EndCycles: for.end101_iso18 -> {1: 939600932}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 1034}
parallelismSelector::VERBO:          - EndCycles: codeRepl3 -> {1: 3096}
parallelismSelector::VERBO:          - EndCycles: codeRepl2 -> {1: 2065}
parallelismSelector::VERBO:          - EndCycles: codeRepl5 -> {1: 939600932}
parallelismSelector::VERBO:          - EndCycles: codeRepl4 -> {1: 4127}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 939600932}
parallelismSelector::VERBO:        - Critical path: for.end101_iso18, entry, codeRepl, codeRepl1, codeRepl3, codeRepl2, codeRepl5, codeRepl4
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 16, Label: load_vector, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 16, Label: load_vector, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1026
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 15, Label: load_col_indices, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 15, Label: load_col_indices, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1026
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 14, Label: load_row_pointers, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 14, Label: load_row_pointers, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1026
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 13, Label: load_matrix_values, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 13, Label: load_matrix_values, TC: 1024, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	pipeline Cycles: 1026
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 11, Label: partials, TC: 1024, IL: {16: 7}, IIMem: {16: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 16 Cycles: 14
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 11, Label: partials, TC: 1024, IL: {16: 7}, IIMem: {16: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 16 Cycles: 896
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 10, Label: unroll_partial, TC: 1024, IL: {1: 896}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 896
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 10, Label: unroll_partial, TC: 1024, IL: {1: 896}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 917504
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 12, Label: add_all, TC: 16, IL: {16: 6}, IIMem: {16: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 16 Cycles: 65
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 12, Label: add_all, TC: 16, IL: {16: 6}, IIMem: {16: 0}, IIDep 4
parallelismSelector::VERBO:     	unroll 16 Cycles: 65
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 9, Label: every_row, TC: 1024, IL: {1: 917575}, IIMem: {1: 1}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 917575
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 9, Label: every_row, TC: 1024, IL: {1: 917575}, IIMem: {1: 1}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 939596800
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z8csr_vmulPK10CSR_MatrixPK6VectorPS2_ : 211
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(0 F=212) (50->38)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 50 is mapped to the object with value: 38
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F211_R2_Atomic : 212
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(1 F=213) (51->37)(52->39)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 51 is mapped to the object with value: 37
                             Object with value: 52 is mapped to the object with value: 39
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F211_R3_Loop : 213
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 16
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {16: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 64 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(2 F=214) (53->36)(54->41)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 53 is mapped to the object with value: 36
                             Object with value: 54 is mapped to the object with value: 41
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T5_F211_R15_Loop : 214
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 15
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {15: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 64 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(3 F=215) (55->36)(56->43)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 55 is mapped to the object with value: 36
                             Object with value: 56 is mapped to the object with value: 43
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T6_F211_R27_Loop : 215
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 14
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {14: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 64 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 108 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 44 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(4 F=216) (57->36)(58->45)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 57 is mapped to the object with value: 36
                             Object with value: 58 is mapped to the object with value: 45
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T7_F211_R39_Loop : 216
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 13
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {13: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 64 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(5 F=217) (61->38)(62->43)(63->45)(64->41)(65->39)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 61 is mapped to the object with value: 38
                             Object with value: 62 is mapped to the object with value: 43
                             Object with value: 63 is mapped to the object with value: 45
                             Object with value: 64 is mapped to the object with value: 41
                             Object with value: 65 is mapped to the object with value: 39
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T8_F211_R51_Loop : 217
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 9
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 10
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 11
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 343 FFs: 147 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {11: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 686 FFs: 294 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 686 FFs: 294 DSPs: 6 BRAMs: 0 Total unshareable area: LUTs: 3144 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 343 FFs: 147 DSPs: 3 BRAMs: 0 Self unshareable area: LUTs: 88 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 11 LUTs: 686 FFs: 294 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 686 FFs: 294 DSPs: 6 BRAMs: 0 Total unshareable area: LUTs: 3156 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 12
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 416 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 192 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 416 FFs: 210 DSPs: 2 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 10 LUTs: 686 FFs: 294 DSPs: 6 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {12: 16}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 12 LUTs: 416 FFs: 210 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {9: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 1102 FFs: 504 DSPs: 8 BRAMs: 0 Total unshareable area: LUTs: 3452 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 24 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 1102 FFs: 504 DSPs: 8 BRAMs: 0 Total unshareable area: LUTs: 3464 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 12 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 39
parallelismSelector::VERBO:     Array bits: 32768. Elements: 1024. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 2 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 41
parallelismSelector::VERBO:     Array bits: 32768. Elements: 1024. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 2 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 43
parallelismSelector::VERBO:     Array bits: 32768. Elements: 1024. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 2 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 45
parallelismSelector::VERBO:     Array bits: 32768. Elements: 1024. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 2 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 48
parallelismSelector::VERBO:     Array bits: 512. Elements: 16. Element bits: 32
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 64 LUTs and 512 FFs
parallelismSelector::VERBO: Estimated metrics for the application:
parallelismSelector::VERBO: Loop with Id 9:
parallelismSelector::VERBO:     Circuit: { row.06 add57 }, Cycles: 1
parallelismSelector::VERBO:     Variable with Id 48 (partial_sums):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Variable with Id 61 (out):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Variable with Id 62 (local_row_pointers):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 2 - 2
parallelismSelector::VERBO:     Trip count: 0 - 1024
parallelismSelector::VERBO:     II: 917575 - 917575
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 10:
parallelismSelector::VERBO:     Trip count: 0 - 1024
parallelismSelector::VERBO:     II: 896 - 896
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 11:
parallelismSelector::VERBO:     Variable with Id 48 (partial_sums):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Variable with Id 63 (local_matrix_values):
parallelismSelector::VERBO:         II mem: 1 - 8
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 16
parallelismSelector::VERBO:     Variable with Id 64 (local_col_indices):
parallelismSelector::VERBO:         II mem: 1 - 8
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 16
parallelismSelector::VERBO:     Variable with Id 65 (local_vector):
parallelismSelector::VERBO:         II mem: 1 - 8
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 16
parallelismSelector::VERBO:     Trip count: 0 - 64
parallelismSelector::VERBO:     II: 14 - 14
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 12:
parallelismSelector::VERBO:     Circuit: { true_sum.03 add92 }, Cycles: 4
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 65 - 65
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 13:
parallelismSelector::VERBO:     Variable with Id 57 (matrix):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Variable with Id 58 (local_matrix_values):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 0 - 1024
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 14:
parallelismSelector::VERBO:     Variable with Id 55 (matrix):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Variable with Id 56 (local_row_pointers):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 0 - 1024
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 15:
parallelismSelector::VERBO:     Variable with Id 53 (matrix):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Variable with Id 54 (local_col_indices):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 0 - 1024
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 16:
parallelismSelector::VERBO:     Variable with Id 51 (vector):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Variable with Id 52 (local_vector):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 0 - 1024
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: true
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Function with Id 211:
parallelismSelector::VERBO:     Interval: 939600933 - 939600933
                                Latency: 939600932 - 939600932
parallelismSelector::VERBO: Function with Id 212:
parallelismSelector::VERBO:     Interval: 1 - 1
                                Latency: 0 - 0
parallelismSelector::VERBO: Function with Id 213:
parallelismSelector::VERBO:     Interval: 1031 - 1031
                                Latency: 1030 - 1030
parallelismSelector::VERBO: Function with Id 214:
parallelismSelector::VERBO:     Interval: 1031 - 1031
                                Latency: 1030 - 1030
parallelismSelector::VERBO: Function with Id 215:
parallelismSelector::VERBO:     Interval: 1031 - 1031
                                Latency: 1030 - 1030
parallelismSelector::VERBO: Function with Id 216:
parallelismSelector::VERBO:     Interval: 1031 - 1031
                                Latency: 1030 - 1030
parallelismSelector::VERBO: Function with Id 217:
parallelismSelector::VERBO:     Interval: 939596804 - 939596804
                                Latency: 939596803 - 939596803
