# UVM_ALU_Verification
The Design is a very simple UVM structured in one test to verify the operations of the ALU DUT through the following architecture.
