

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">lm3s_i2c.h File Reference</div>  </div>
</div>
<div class="contents">

<p>LM3S I2C definition.  
<a href="#details">More...</a></p>

<p><a href="lm3s__i2c_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b7ebe980cf785421e614a4b6c22b596"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_MSA" ref="a7b7ebe980cf785421e614a4b6c22b596" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a7b7ebe980cf785421e614a4b6c22b596">I2C_O_MSA</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Slave Address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada75672a63b4e58c8cd657b1a215b880"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_SOAR" ref="ada75672a63b4e58c8cd657b1a215b880" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ada75672a63b4e58c8cd657b1a215b880">I2C_O_SOAR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Own Address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac059f44a03294ef17f352c860288f008"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_SCSR" ref="ac059f44a03294ef17f352c860288f008" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ac059f44a03294ef17f352c860288f008">I2C_O_SCSR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Control/Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c8aa70c3ffd3e146c137fc313734478"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_MCS" ref="a3c8aa70c3ffd3e146c137fc313734478" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a3c8aa70c3ffd3e146c137fc313734478">I2C_O_MCS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Control/Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac68f455119139740a56683a66abceb58"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_SDR" ref="ac68f455119139740a56683a66abceb58" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ac68f455119139740a56683a66abceb58">I2C_O_SDR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Data. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad041f63b6eb6725a7cac755fcace5e19"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_MDR" ref="ad041f63b6eb6725a7cac755fcace5e19" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ad041f63b6eb6725a7cac755fcace5e19">I2C_O_MDR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Data. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b1416b6130c223f3c440aa484ea4de4"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_MTPR" ref="a6b1416b6130c223f3c440aa484ea4de4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a6b1416b6130c223f3c440aa484ea4de4">I2C_O_MTPR</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Period. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada16efc1164ab4c5250ef20d5528f437"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_SIMR" ref="ada16efc1164ab4c5250ef20d5528f437" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ada16efc1164ab4c5250ef20d5528f437">I2C_O_SIMR</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ab1c052d92f438aec3c3b34efefcdb1"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_SRIS" ref="a9ab1c052d92f438aec3c3b34efefcdb1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a9ab1c052d92f438aec3c3b34efefcdb1">I2C_O_SRIS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Raw Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44ae097cc1de2e7d63ddf20820698058"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_MIMR" ref="a44ae097cc1de2e7d63ddf20820698058" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a44ae097cc1de2e7d63ddf20820698058">I2C_O_MIMR</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fbda92058cdf093eea2b761ab9fd4df"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_MRIS" ref="a2fbda92058cdf093eea2b761ab9fd4df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a2fbda92058cdf093eea2b761ab9fd4df">I2C_O_MRIS</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Raw Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#aa73578d90007d135c05303875bdb9805">I2C_O_SMIS</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Masked Interrupt.  <a href="#aa73578d90007d135c05303875bdb9805"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a947ffff71c7c01ade467d0a6985155ac"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_SICR" ref="a947ffff71c7c01ade467d0a6985155ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a947ffff71c7c01ade467d0a6985155ac">I2C_O_SICR</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Interrupt Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a11b9e8820e40998dd686b4be94307472">I2C_O_MMIS</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Masked Interrupt.  <a href="#a11b9e8820e40998dd686b4be94307472"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a707ed8403925aafdf5bb1bce0faaef4e"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_MICR" ref="a707ed8403925aafdf5bb1bce0faaef4e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a707ed8403925aafdf5bb1bce0faaef4e">I2C_O_MICR</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Interrupt Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e17ab51fab8b8b5a4e032704c4dd91b"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_MCR" ref="a5e17ab51fab8b8b5a4e032704c4dd91b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a5e17ab51fab8b8b5a4e032704c4dd91b">I2C_O_MCR</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Configuration. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38438d5cab5618d1a973f045410916be"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MSA_SA_M" ref="a38438d5cab5618d1a973f045410916be" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a38438d5cab5618d1a973f045410916be">I2C_MSA_SA_M</a>&#160;&#160;&#160;0x000000FE</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb09f7cb84b10e77c9adc97b359b558b"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MSA_RS" ref="acb09f7cb84b10e77c9adc97b359b558b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#acb09f7cb84b10e77c9adc97b359b558b">I2C_MSA_RS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive not send. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08802b4dcd5afb03c65f04fa092f336e"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MSA_ADDS" ref="a08802b4dcd5afb03c65f04fa092f336e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a08802b4dcd5afb03c65f04fa092f336e">I2C_MSA_ADDS</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set address write bit. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38aff6ce728ef4ea1759977be1878705"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MSA_ADDR" ref="a38aff6ce728ef4ea1759977be1878705" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a38aff6ce728ef4ea1759977be1878705">I2C_MSA_ADDR</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set address read bit. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a936d25a2651630b37da12616c8040b18"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SOAR_OAR_M" ref="a936d25a2651630b37da12616c8040b18" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a936d25a2651630b37da12616c8040b18">I2C_SOAR_OAR_M</a>&#160;&#160;&#160;0x0000007F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Own Address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3483b0e46cf189ed1d386fa0f18cf328"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SCSR_FBR" ref="a3483b0e46cf189ed1d386fa0f18cf328" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a3483b0e46cf189ed1d386fa0f18cf328">I2C_SCSR_FBR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">First Byte Received. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02ce9f87473f86549ce7ae25ed637979"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SCSR_TREQ" ref="a02ce9f87473f86549ce7ae25ed637979" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a02ce9f87473f86549ce7ae25ed637979">I2C_SCSR_TREQ</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Request. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac103568c30edd776e9242162496c36db"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SCSR_DA" ref="ac103568c30edd776e9242162496c36db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ac103568c30edd776e9242162496c36db">I2C_SCSR_DA</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae84e6eeba8fabe8c31c1ba6fc6cf06b0"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SCSR_RREQ" ref="ae84e6eeba8fabe8c31c1ba6fc6cf06b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ae84e6eeba8fabe8c31c1ba6fc6cf06b0">I2C_SCSR_RREQ</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Request. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b8adb0fc36ae5adb02982df1071e878"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MCS_BUSBSY" ref="a2b8adb0fc36ae5adb02982df1071e878" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a2b8adb0fc36ae5adb02982df1071e878">I2C_MCS_BUSBSY</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus Busy. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a496b0e020fe6450d9a25834382db932e"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MCS_IDLE" ref="a496b0e020fe6450d9a25834382db932e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a496b0e020fe6450d9a25834382db932e">I2C_MCS_IDLE</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Idle. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12f64e16e9462ffedae297bf68566dec"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MCS_ARBLST" ref="a12f64e16e9462ffedae297bf68566dec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a12f64e16e9462ffedae297bf68566dec">I2C_MCS_ARBLST</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Arbitration Lost. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3cafd26f982b8c69702f08b0f6592b7"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MCS_ACK" ref="ac3cafd26f982b8c69702f08b0f6592b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ac3cafd26f982b8c69702f08b0f6592b7">I2C_MCS_ACK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Acknowledge Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a981d18e43fcb5a2ef0d0ac0765f3d632"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MCS_DATACK" ref="a981d18e43fcb5a2ef0d0ac0765f3d632" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a981d18e43fcb5a2ef0d0ac0765f3d632">I2C_MCS_DATACK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge Data. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d470fff9860efdc717e0ff2b8f003fa"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MCS_ADRACK" ref="a9d470fff9860efdc717e0ff2b8f003fa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a9d470fff9860efdc717e0ff2b8f003fa">I2C_MCS_ADRACK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge Address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2a9845789ca7401e680db6540cee7f3"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MCS_STOP" ref="aa2a9845789ca7401e680db6540cee7f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#aa2a9845789ca7401e680db6540cee7f3">I2C_MCS_STOP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate STOP. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add129ac811e354151bd37e6978692db8"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MCS_START" ref="add129ac811e354151bd37e6978692db8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#add129ac811e354151bd37e6978692db8">I2C_MCS_START</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate START. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24cbbb7eff03142f278ad2429baababf"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MCS_ERROR" ref="a24cbbb7eff03142f278ad2429baababf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a24cbbb7eff03142f278ad2429baababf">I2C_MCS_ERROR</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a470a4ad0e4deb6ca24bdc32b32a26ef0"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MCS_RUN" ref="a470a4ad0e4deb6ca24bdc32b32a26ef0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a470a4ad0e4deb6ca24bdc32b32a26ef0">I2C_MCS_RUN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a381c92be97c10c3c9725db74832c46f6"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MCS_BUSY" ref="a381c92be97c10c3c9725db74832c46f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a381c92be97c10c3c9725db74832c46f6">I2C_MCS_BUSY</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Busy. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01e09dc5962c06b1d84cbbcf5df1647e"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SDR_DATA_M" ref="a01e09dc5962c06b1d84cbbcf5df1647e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a01e09dc5962c06b1d84cbbcf5df1647e">I2C_SDR_DATA_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data for Transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2bfa23e6ed33d58b2e1867396c255fae"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MDR_DATA_M" ref="a2bfa23e6ed33d58b2e1867396c255fae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a2bfa23e6ed33d58b2e1867396c255fae">I2C_MDR_DATA_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Transferred. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab3c4b80a2b83c6a405254cf14832910"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MTPR_TPR_M" ref="aab3c4b80a2b83c6a405254cf14832910" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#aab3c4b80a2b83c6a405254cf14832910">I2C_MTPR_TPR_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SCL Clock Period. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed0e2767d9f837cd98097565be0159e8"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SIMR_STOPIM" ref="aed0e2767d9f837cd98097565be0159e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#aed0e2767d9f837cd98097565be0159e8">I2C_SIMR_STOPIM</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop Condition Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b282d20b831b0d7603ddc5638e541cb"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SIMR_STARTIM" ref="a5b282d20b831b0d7603ddc5638e541cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a5b282d20b831b0d7603ddc5638e541cb">I2C_SIMR_STARTIM</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start Condition Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69b55d528b7d32738bf36b7abcc33cb7"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SIMR_DATAIM" ref="a69b55d528b7d32738bf36b7abcc33cb7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a69b55d528b7d32738bf36b7abcc33cb7">I2C_SIMR_DATAIM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ac240d9a73d4216817c1599acd7a83af9">I2C_SRIS_STOPRIS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop Condition Raw Interrupt.  <a href="#ac240d9a73d4216817c1599acd7a83af9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a494d796589ef88013b8a9288d8e18fb3">I2C_SRIS_STARTRIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start Condition Raw Interrupt.  <a href="#a494d796589ef88013b8a9288d8e18fb3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a494bc007fd396e59cd9336cd726f7736"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SRIS_DATARIS" ref="a494bc007fd396e59cd9336cd726f7736" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a494bc007fd396e59cd9336cd726f7736">I2C_SRIS_DATARIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Raw Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf88904c64bf1608f954299b820b79c2"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MIMR_IM" ref="aaf88904c64bf1608f954299b820b79c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#aaf88904c64bf1608f954299b820b79c2">I2C_MIMR_IM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a015371a2988c3489343ca626d0a7af27"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MRIS_RIS" ref="a015371a2988c3489343ca626d0a7af27" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a015371a2988c3489343ca626d0a7af27">I2C_MRIS_RIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a701bf1fe6b81cabd5320fe345d9fa913">I2C_SMIS_STOPMIS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop Condition Masked Interrupt.  <a href="#a701bf1fe6b81cabd5320fe345d9fa913"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ad98abf0ff0cfecd7198823b4262bb212">I2C_SMIS_STARTMIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start Condition Masked Interrupt.  <a href="#ad98abf0ff0cfecd7198823b4262bb212"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4bdc3a701becc9d04ce76daa83fb2b6"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SMIS_DATAMIS" ref="ab4bdc3a701becc9d04ce76daa83fb2b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ab4bdc3a701becc9d04ce76daa83fb2b6">I2C_SMIS_DATAMIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Masked Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adce824b93b9630b2ff536ab71da61e32"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SICR_STOPIC" ref="adce824b93b9630b2ff536ab71da61e32" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#adce824b93b9630b2ff536ab71da61e32">I2C_SICR_STOPIC</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop Condition Interrupt Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d699ff03ddfe9f991a448d853b89b7c"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SICR_STARTIC" ref="a4d699ff03ddfe9f991a448d853b89b7c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a4d699ff03ddfe9f991a448d853b89b7c">I2C_SICR_STARTIC</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start Condition Interrupt Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0de1e1d5485525469027f9e7e5c0949"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SICR_DATAIC" ref="ac0de1e1d5485525469027f9e7e5c0949" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ac0de1e1d5485525469027f9e7e5c0949">I2C_SICR_DATAIC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Interrupt Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ad61c536a592c71d2ee4e9d76ef4ef5"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MMIS_MIS" ref="a2ad61c536a592c71d2ee4e9d76ef4ef5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a2ad61c536a592c71d2ee4e9d76ef4ef5">I2C_MMIS_MIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masked Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4710a62314041659d2dc6e7bd8f8ad92"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MICR_IC" ref="a4710a62314041659d2dc6e7bd8f8ad92" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a4710a62314041659d2dc6e7bd8f8ad92">I2C_MICR_IC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb4062b6e1079cfa7f9e1d1ddf445c26"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MCR_SFE" ref="afb4062b6e1079cfa7f9e1d1ddf445c26" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#afb4062b6e1079cfa7f9e1d1ddf445c26">I2C_MCR_SFE</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Function Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41a8a2195430a009df931da5ed05e39c"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MCR_MFE" ref="a41a8a2195430a009df931da5ed05e39c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a41a8a2195430a009df931da5ed05e39c">I2C_MCR_MFE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Function Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81152c209cb668619b2860ab9fc58076"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MCR_LPBK" ref="a81152c209cb668619b2860ab9fc58076" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a81152c209cb668619b2860ab9fc58076">I2C_MCR_LPBK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Loopback. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c5cb9c435e28f853b9f3ef38ac64685"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_SLAVE" ref="a1c5cb9c435e28f853b9f3ef38ac64685" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a1c5cb9c435e28f853b9f3ef38ac64685">I2C_O_SLAVE</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset from master to slave. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25bf5145434cad9c499e9e246134279d"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SIMR_IM" ref="a25bf5145434cad9c499e9e246134279d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a25bf5145434cad9c499e9e246134279d">I2C_SIMR_IM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe19f4e0889582568e348b1496198e2a"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SRIS_RIS" ref="afe19f4e0889582568e348b1496198e2a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#afe19f4e0889582568e348b1496198e2a">I2C_SRIS_RIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00937f64e2dc1c11cf3e544e8b985de4"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SMIS_MIS" ref="a00937f64e2dc1c11cf3e544e8b985de4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a00937f64e2dc1c11cf3e544e8b985de4">I2C_SMIS_MIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masked Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae30ee02b755417dea0149e70b4bdeb7f"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SICR_IC" ref="ae30ee02b755417dea0149e70b4bdeb7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ae30ee02b755417dea0149e70b4bdeb7f">I2C_SICR_IC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3930119ab58ebdce4ff1677511a8022"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_O_SA" ref="af3930119ab58ebdce4ff1677511a8022" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#af3930119ab58ebdce4ff1677511a8022">I2C_MASTER_O_SA</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave address register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a37158b51a1981e71a8ca0971553e39"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_O_CS" ref="a9a37158b51a1981e71a8ca0971553e39" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a9a37158b51a1981e71a8ca0971553e39">I2C_MASTER_O_CS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control and Status register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74e478271e04bb0219e6f4e25b7c2c03"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_O_DR" ref="a74e478271e04bb0219e6f4e25b7c2c03" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a74e478271e04bb0219e6f4e25b7c2c03">I2C_MASTER_O_DR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ea0d5dd72001f55a15660b15ec164ff"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_O_TPR" ref="a4ea0d5dd72001f55a15660b15ec164ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a4ea0d5dd72001f55a15660b15ec164ff">I2C_MASTER_O_TPR</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> period register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2ffa32ac597267204866f90a43fd66e"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_O_IMR" ref="ac2ffa32ac597267204866f90a43fd66e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ac2ffa32ac597267204866f90a43fd66e">I2C_MASTER_O_IMR</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada645a18c2b814006dfbac070a81d10b"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_O_RIS" ref="ada645a18c2b814006dfbac070a81d10b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ada645a18c2b814006dfbac070a81d10b">I2C_MASTER_O_RIS</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw interrupt status register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a399e7d697f9031e8d3e0355f71750934"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_O_MIS" ref="a399e7d697f9031e8d3e0355f71750934" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a399e7d697f9031e8d3e0355f71750934">I2C_MASTER_O_MIS</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masked interrupt status reg. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa5959311c4846e5ca0c00cf40d75d8c"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_O_MICR" ref="afa5959311c4846e5ca0c00cf40d75d8c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#afa5959311c4846e5ca0c00cf40d75d8c">I2C_MASTER_O_MICR</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt clear register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9689501528fba51785bf142221d27463"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_O_CR" ref="a9689501528fba51785bf142221d27463" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a9689501528fba51785bf142221d27463">I2C_MASTER_O_CR</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b48f784b253269ab8ce48d132f87075"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_O_SICR" ref="a7b48f784b253269ab8ce48d132f87075" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a7b48f784b253269ab8ce48d132f87075">I2C_SLAVE_O_SICR</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt clear register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a150bb3ed454c77555f9f38969041f3fd"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_O_MIS" ref="a150bb3ed454c77555f9f38969041f3fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a150bb3ed454c77555f9f38969041f3fd">I2C_SLAVE_O_MIS</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masked interrupt status reg. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5cda51ace937041c72f22572f89c8f2"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_O_RIS" ref="ae5cda51ace937041c72f22572f89c8f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ae5cda51ace937041c72f22572f89c8f2">I2C_SLAVE_O_RIS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw interrupt status register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa78d453192e1de03588f05425bc07887"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_O_IM" ref="aa78d453192e1de03588f05425bc07887" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#aa78d453192e1de03588f05425bc07887">I2C_SLAVE_O_IM</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1f96a824e274c43ab89ee2fda77767e"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_O_DR" ref="ac1f96a824e274c43ab89ee2fda77767e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ac1f96a824e274c43ab89ee2fda77767e">I2C_SLAVE_O_DR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48d2d7af6db55921b42a2bf9139fd514"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_O_CSR" ref="a48d2d7af6db55921b42a2bf9139fd514" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a48d2d7af6db55921b42a2bf9139fd514">I2C_SLAVE_O_CSR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control/Status register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa1370c2aba963e266482639834dc616"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_O_OAR" ref="afa1370c2aba963e266482639834dc616" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#afa1370c2aba963e266482639834dc616">I2C_SLAVE_O_OAR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Own address register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2561c1ab5f3abcf08552a9f595c57d6"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_SA_SA_MASK" ref="aa2561c1ab5f3abcf08552a9f595c57d6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#aa2561c1ab5f3abcf08552a9f595c57d6">I2C_MASTER_SA_SA_MASK</a>&#160;&#160;&#160;0x000000FE</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1525230c5312ce074dcfb1a13ae13974"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_SA_RS" ref="a1525230c5312ce074dcfb1a13ae13974" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a1525230c5312ce074dcfb1a13ae13974">I2C_MASTER_SA_RS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive/send. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57aa71ca89b909b62bfd5318a73d2832"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_CS_BUS_BUSY" ref="a57aa71ca89b909b62bfd5318a73d2832" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a57aa71ca89b909b62bfd5318a73d2832">I2C_MASTER_CS_BUS_BUSY</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus busy. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab077b970075dbd07b1c5b954ce9341d4"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_CS_IDLE" ref="ab077b970075dbd07b1c5b954ce9341d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ab077b970075dbd07b1c5b954ce9341d4">I2C_MASTER_CS_IDLE</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Idle. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a993449bacd74df06b67e028b06c84a4c"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_CS_BUSY" ref="a993449bacd74df06b67e028b06c84a4c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a993449bacd74df06b67e028b06c84a4c">I2C_MASTER_CS_BUSY</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller is TX/RX data. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3db051b04420448b299cb11f50a6201"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_CS_ERROR" ref="ad3db051b04420448b299cb11f50a6201" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ad3db051b04420448b299cb11f50a6201">I2C_MASTER_CS_ERROR</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Error occurred. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a474adc40e6f63102ea25dfb11e9a3120"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_CS_ADDR_ACK" ref="a474adc40e6f63102ea25dfb11e9a3120" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a474adc40e6f63102ea25dfb11e9a3120">I2C_MASTER_CS_ADDR_ACK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Address byte not acknowledged. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbcdd8f85618a8e5241beae6cc9611fc"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_CS_DATA_ACK" ref="afbcdd8f85618a8e5241beae6cc9611fc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#afbcdd8f85618a8e5241beae6cc9611fc">I2C_MASTER_CS_DATA_ACK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data byte not acknowledged. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45db5edf0b25e264c36f195d0994a517"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_CS_ARB_LOST" ref="a45db5edf0b25e264c36f195d0994a517" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a45db5edf0b25e264c36f195d0994a517">I2C_MASTER_CS_ARB_LOST</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Lost arbitration. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b20060d7377179cef3ce5e095abda7c"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_CS_ACK" ref="a7b20060d7377179cef3ce5e095abda7c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a7b20060d7377179cef3ce5e095abda7c">I2C_MASTER_CS_ACK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowlegde. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c583c4b65b9790ae99ceadcf19563fc"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_CS_STOP" ref="a3c583c4b65b9790ae99ceadcf19563fc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a3c583c4b65b9790ae99ceadcf19563fc">I2C_MASTER_CS_STOP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afefdad80fdfa628bf4f2005966456511"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_CS_START" ref="afefdad80fdfa628bf4f2005966456511" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#afefdad80fdfa628bf4f2005966456511">I2C_MASTER_CS_START</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc7dab8122995aa46fbac1ba81222b40"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_CS_RUN" ref="adc7dab8122995aa46fbac1ba81222b40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#adc7dab8122995aa46fbac1ba81222b40">I2C_MASTER_CS_RUN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Run. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af034ec03e0ecca54ac8b739ef348ff7d"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SCL_FAST" ref="af034ec03e0ecca54ac8b739ef348ff7d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#af034ec03e0ecca54ac8b739ef348ff7d">I2C_SCL_FAST</a>&#160;&#160;&#160;400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SCL fast frequency. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef45160e138c1fb54a1c6560f2c80b9a"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SCL_STANDARD" ref="aef45160e138c1fb54a1c6560f2c80b9a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#aef45160e138c1fb54a1c6560f2c80b9a">I2C_SCL_STANDARD</a>&#160;&#160;&#160;100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SCL standard frequency. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac532dcfb2652b2cd7cb53240727e29b2"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_TPR_SCL_LP" ref="ac532dcfb2652b2cd7cb53240727e29b2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ac532dcfb2652b2cd7cb53240727e29b2">I2C_MASTER_TPR_SCL_LP</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SCL low period. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86c76f1aafd3be6b53cefea86d683b1d"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_TPR_SCL_HP" ref="a86c76f1aafd3be6b53cefea86d683b1d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a86c76f1aafd3be6b53cefea86d683b1d">I2C_MASTER_TPR_SCL_HP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SCL high period. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad46c09389d5b3c5631c0cc23067fd546"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_IMR_IM" ref="ad46c09389d5b3c5631c0cc23067fd546" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ad46c09389d5b3c5631c0cc23067fd546">I2C_MASTER_IMR_IM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master interrupt mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4077467429fecc21783a0f91d3c224db"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_RIS_RIS" ref="a4077467429fecc21783a0f91d3c224db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a4077467429fecc21783a0f91d3c224db">I2C_MASTER_RIS_RIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master raw interrupt status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c95b693668b89da5c561515bc6e9aa4"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_MIS_MIS" ref="a1c95b693668b89da5c561515bc6e9aa4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a1c95b693668b89da5c561515bc6e9aa4">I2C_MASTER_MIS_MIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master masked interrupt status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50ca2f7e6f569d1be4be2ce4b07f8b6d"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_MICR_IC" ref="a50ca2f7e6f569d1be4be2ce4b07f8b6d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a50ca2f7e6f569d1be4be2ce4b07f8b6d">I2C_MASTER_MICR_IC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master interrupt clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ddde0f51b64c0b79f67a1fdbbc7ba28"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_CR_SFE" ref="a3ddde0f51b64c0b79f67a1fdbbc7ba28" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a3ddde0f51b64c0b79f67a1fdbbc7ba28">I2C_MASTER_CR_SFE</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave function enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fefdb35529baef83a22007c78116f0c"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_CR_MFE" ref="a4fefdb35529baef83a22007c78116f0c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a4fefdb35529baef83a22007c78116f0c">I2C_MASTER_CR_MFE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master function enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbb0e1b955cd10c0b1c3b8253c675f41"></a><!-- doxytag: member="lm3s_i2c.h::I2C_MASTER_CR_LPBK" ref="afbb0e1b955cd10c0b1c3b8253c675f41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#afbb0e1b955cd10c0b1c3b8253c675f41">I2C_MASTER_CR_LPBK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Loopback enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9968c6ab41589493e063919e548b02b"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_SOAR_OAR_MASK" ref="ab9968c6ab41589493e063919e548b02b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ab9968c6ab41589493e063919e548b02b">I2C_SLAVE_SOAR_OAR_MASK</a>&#160;&#160;&#160;0x0000007F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67387d63842d16a3a2b65bdfe3d59469"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_CSR_FBR" ref="a67387d63842d16a3a2b65bdfe3d59469" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a67387d63842d16a3a2b65bdfe3d59469">I2C_SLAVE_CSR_FBR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">First byte received from master. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90b4423477500650d1415213565de806"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_CSR_TREQ" ref="a90b4423477500650d1415213565de806" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a90b4423477500650d1415213565de806">I2C_SLAVE_CSR_TREQ</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit request received. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad16f39e776c80c49a801c4e1a91406cf"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_CSR_DA" ref="ad16f39e776c80c49a801c4e1a91406cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ad16f39e776c80c49a801c4e1a91406cf">I2C_SLAVE_CSR_DA</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the device. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a736df73b32dfc40f337069070a1e93ca"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_CSR_RREQ" ref="a736df73b32dfc40f337069070a1e93ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a736df73b32dfc40f337069070a1e93ca">I2C_SLAVE_CSR_RREQ</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data from I2C master. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9be5483457828a8715084ef4d757309f"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_IMR_IM" ref="a9be5483457828a8715084ef4d757309f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#a9be5483457828a8715084ef4d757309f">I2C_SLAVE_IMR_IM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave interrupt mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9a6a8eab76ad736de7b6f034da2ea7d"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_RIS_RIS" ref="ad9a6a8eab76ad736de7b6f034da2ea7d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ad9a6a8eab76ad736de7b6f034da2ea7d">I2C_SLAVE_RIS_RIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave raw interrupt status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada52d67a9cbd8d5808a46cefbf3de39d"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_MIS_MIS" ref="ada52d67a9cbd8d5808a46cefbf3de39d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ada52d67a9cbd8d5808a46cefbf3de39d">I2C_SLAVE_MIS_MIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave masked interrupt status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab13bbf40d498397d6db7b0d72ce5ab6f"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SLAVE_SICR_IC" ref="ab13bbf40d498397d6db7b0d72ce5ab6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__i2c_8h.html#ab13bbf40d498397d6db7b0d72ce5ab6f">I2C_SLAVE_SICR_IC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave interrupt clear. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>LM3S I2C definition. </p>

<p>Definition in file <a class="el" href="lm3s__i2c_8h_source.html">lm3s_i2c.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a11b9e8820e40998dd686b4be94307472"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_MMIS" ref="a11b9e8820e40998dd686b4be94307472" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_O_MMIS&#160;&#160;&#160;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C Master Masked Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__i2c_8h_source.html#l00055">55</a> of file <a class="el" href="lm3s__i2c_8h_source.html">lm3s_i2c.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa73578d90007d135c05303875bdb9805"></a><!-- doxytag: member="lm3s_i2c.h::I2C_O_SMIS" ref="aa73578d90007d135c05303875bdb9805" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_O_SMIS&#160;&#160;&#160;0x00000014</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>I2C Slave Masked Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__i2c_8h_source.html#l00052">52</a> of file <a class="el" href="lm3s__i2c_8h_source.html">lm3s_i2c.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad98abf0ff0cfecd7198823b4262bb212"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SMIS_STARTMIS" ref="ad98abf0ff0cfecd7198823b4262bb212" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SMIS_STARTMIS&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Start Condition Masked Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__i2c_8h_source.html#l00132">132</a> of file <a class="el" href="lm3s__i2c_8h_source.html">lm3s_i2c.h</a>.</p>

</div>
</div>
<a class="anchor" id="a701bf1fe6b81cabd5320fe345d9fa913"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SMIS_STOPMIS" ref="a701bf1fe6b81cabd5320fe345d9fa913" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SMIS_STOPMIS&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stop Condition Masked Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__i2c_8h_source.html#l00130">130</a> of file <a class="el" href="lm3s__i2c_8h_source.html">lm3s_i2c.h</a>.</p>

</div>
</div>
<a class="anchor" id="a494d796589ef88013b8a9288d8e18fb3"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SRIS_STARTRIS" ref="a494d796589ef88013b8a9288d8e18fb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SRIS_STARTRIS&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Start Condition Raw Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__i2c_8h_source.html#l00117">117</a> of file <a class="el" href="lm3s__i2c_8h_source.html">lm3s_i2c.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac240d9a73d4216817c1599acd7a83af9"></a><!-- doxytag: member="lm3s_i2c.h::I2C_SRIS_STOPRIS" ref="ac240d9a73d4216817c1599acd7a83af9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SRIS_STOPRIS&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stop Condition Raw Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__i2c_8h_source.html#l00115">115</a> of file <a class="el" href="lm3s__i2c_8h_source.html">lm3s_i2c.h</a>.</p>

</div>
</div>
</div>


