/* ======================================================================
 *   Copyright (C) 2025 Texas Instruments Incorporated
 *
 *   All rights reserved. Property of Texas Instruments Incorporated.
 *   Restricted rights to use, duplicate or disclose this code are
 *   granted through contract.
 *
 *   The program may not be used without the written permission
 *   of Texas Instruments Incorporated or against the terms and conditions
 *   stipulated in the agreement under which this program has been
 *   supplied.
 * ==================================================================== */

/**
 *  \file     Cdd_Dma_Cfg.c
 *
 *  \brief    This file contains generated pre-compile configuration file
 *            for DMA Complex Device Driver
 */

  /********************************************************************************************************************
  Project: Fls_OSPI_SBL_Support_Cfg


    This file is generated by EB Tresos
    Do not modify this file, otherwise the software may behave in unexpected way.

 *********************************************************************************************************************/
/**********************************************************************************************************************
 *  INCLUDES
 *********************************************************************************************************************/
#include "Cdd_Dma_Cfg.h"
#include "soc.h"
#include "Cdd_Dma_xbar.h"

/**********************************************************************************************************************
 *  VERSION CHECK
 *********************************************************************************************************************/
#if ( (CDD_DMA_MAJOR_VERSION != (10U)) \
    ||(CDD_DMA_MINOR_VERSION != (2U)))
  #error "Version numbers of Cdd_Dma_Cfg.c and Cdd_Dma_Cfg.h are inconsistent!"
#endif

/**********************************************************************************************************************
 *  LOCAL CONSTANT MACROS
 **********************************************************************************************************************/

#define CDD_DMA_SOURCE 1U

/**********************************************************************************************************************
 *  LOCAL FUNCTION MACROS
 **********************************************************************************************************************/

/**********************************************************************************************************************
 *  LOCAL DATA TYPES AND STRUCTURES
 **********************************************************************************************************************/

/**********************************************************************************************************************
 *  LOCAL DATA PROTOTYPES
 **********************************************************************************************************************/

/**********************************************************************************************************************
 *  GLOBAL DATA
 **********************************************************************************************************************/

#define  CDD_DMA_START_SEC_VAR_INIT_UNSPECIFIED
#include "Cdd_Dma_MemMap.h"

/* Runtime Configuration Generation */
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 0,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1 =
{
        .paramId = 1,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_Uart_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 2,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_1_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 3,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_1_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1 =
{
        .paramId = 4,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_1_Uart_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 5,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_2_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 6,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_2_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1 =
{
        .paramId = 7,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_2_Uart_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 8,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_3_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 9,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_3_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1 =
{
        .paramId = 10,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_3_Uart_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 11,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_4_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 12,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_4_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1 =
{
        .paramId = 13,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_4_Uart_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 14,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 15,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_1_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 16,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_2_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 17,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_MemoryTransfer_Interrupt_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 20,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 21,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0_CddDmaParamSets_1 =
{
        .paramId = 22,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_MemoryTransfer_Polling_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 23,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 24,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_1_CddDmaParamSets_0 =
{
        .paramId = 25,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_Spi_0_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 26,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_Spi_0_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1 =
{
        .paramId = 27,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_Spi_0_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 28,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_Spi_1_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 29,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_Spi_1_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1 =
{
        .paramId = 30,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_Spi_1_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 31,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_Spi_2_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 32,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_Spi_2_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1 =
{
        .paramId = 33,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_Spi_2_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 34,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_Spi_3_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 35,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_Spi_3_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1 =
{
        .paramId = 36,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_Spi_3_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 37,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_FsiTx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 41,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_FsiTx_CddDmaChannelGroup_1_CddDmaParamSets_0 =
{
        .paramId = 42,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_FsiRx_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 49,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_FsiRx_CddDmaChannelGroup_1_CddDmaParamSets_0 =
{
        .paramId = 50,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_Fls_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 57,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_Fls_CddDmaChannelGroup_1_CddDmaParamSets_0 =
{
        .paramId = 58,
};


static Cdd_Dma_ParamSets
*CddDmaDriverHandler_0_Uart_Tx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_0_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
        &CddDmaDriverHandler_0_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_0_Uart_Rx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_0_Uart_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_1_Uart_Tx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_1_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
        &CddDmaDriverHandler_1_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_1_Uart_Rx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_1_Uart_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_2_Uart_Tx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_2_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
        &CddDmaDriverHandler_2_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_2_Uart_Rx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_2_Uart_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_3_Uart_Tx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_3_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
        &CddDmaDriverHandler_3_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_3_Uart_Rx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_3_Uart_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_4_Uart_Tx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_4_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
        &CddDmaDriverHandler_4_Uart_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_4_Uart_Rx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_4_Uart_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_0_Adc_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_0_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_1_Adc_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_1_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_2_Adc_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_2_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_MemoryTransfer_Interrupt_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Interrupt_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
        &CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0_CddDmaParamSets_1,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_MemoryTransfer_Polling_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Polling_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_1_ParamList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_1_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_Spi_0_Tx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_Spi_0_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
        &CddDmaDriverHandler_Spi_0_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_Spi_0_Rx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_Spi_0_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_Spi_1_Tx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_Spi_1_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
        &CddDmaDriverHandler_Spi_1_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_Spi_1_Rx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_Spi_1_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_Spi_2_Tx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_Spi_2_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
        &CddDmaDriverHandler_Spi_2_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_Spi_2_Rx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_Spi_2_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_Spi_3_Tx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_Spi_3_Tx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
        &CddDmaDriverHandler_Spi_3_Tx_CddDmaChannelGroup_0_CddDmaParamSets_1,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_Spi_3_Rx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_Spi_3_Rx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_0_FsiTx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_0_FsiTx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_0_FsiTx_CddDmaChannelGroup_1_ParamList[] =
{
    
        &CddDmaDriverHandler_0_FsiTx_CddDmaChannelGroup_1_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_0_FsiRx_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_0_FsiRx_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_0_FsiRx_CddDmaChannelGroup_1_ParamList[] =
{
    
        &CddDmaDriverHandler_0_FsiRx_CddDmaChannelGroup_1_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_0_Fls_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_0_Fls_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_0_Fls_CddDmaChannelGroup_1_ParamList[] =
{
    
        &CddDmaDriverHandler_0_Fls_CddDmaChannelGroup_1_CddDmaParamSets_0,
    
};

static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_0_Uart_Tx_CddDmaChannelGroup_0 =
{
        .channelId = 0,
        .maxParam =  (2U),
         CddDmaDriverHandler_0_Uart_Tx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_0_Uart_Rx_CddDmaChannelGroup_0 =
{
        .channelId = 1,
        .maxParam =  (1U),
         CddDmaDriverHandler_0_Uart_Rx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_1_Uart_Tx_CddDmaChannelGroup_0 =
{
        .channelId = 2,
        .maxParam =  (2U),
         CddDmaDriverHandler_1_Uart_Tx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_1_Uart_Rx_CddDmaChannelGroup_0 =
{
        .channelId = 3,
        .maxParam =  (1U),
         CddDmaDriverHandler_1_Uart_Rx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_2_Uart_Tx_CddDmaChannelGroup_0 =
{
        .channelId = 4,
        .maxParam =  (2U),
         CddDmaDriverHandler_2_Uart_Tx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_2_Uart_Rx_CddDmaChannelGroup_0 =
{
        .channelId = 5,
        .maxParam =  (1U),
         CddDmaDriverHandler_2_Uart_Rx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_3_Uart_Tx_CddDmaChannelGroup_0 =
{
        .channelId = 6,
        .maxParam =  (2U),
         CddDmaDriverHandler_3_Uart_Tx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_3_Uart_Rx_CddDmaChannelGroup_0 =
{
        .channelId = 7,
        .maxParam =  (1U),
         CddDmaDriverHandler_3_Uart_Rx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_4_Uart_Tx_CddDmaChannelGroup_0 =
{
        .channelId = 8,
        .maxParam =  (2U),
         CddDmaDriverHandler_4_Uart_Tx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_4_Uart_Rx_CddDmaChannelGroup_0 =
{
        .channelId = 9,
        .maxParam =  (1U),
         CddDmaDriverHandler_4_Uart_Rx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_0_Adc_CddDmaChannelGroup_0 =
{
        .channelId = 10,
        .maxParam =  (1U),
         CddDmaDriverHandler_0_Adc_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_1_Adc_CddDmaChannelGroup_0 =
{
        .channelId = 11,
        .maxParam =  (1U),
         CddDmaDriverHandler_1_Adc_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_2_Adc_CddDmaChannelGroup_0 =
{
        .channelId = 12,
        .maxParam =  (1U),
         CddDmaDriverHandler_2_Adc_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_MemoryTransfer_Interrupt_CddDmaChannelGroup_0 =
{
        .channelId = 15,
        .maxParam =  (1U),
         CddDmaDriverHandler_MemoryTransfer_Interrupt_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0 =
{
        .channelId = 16,
        .maxParam =  (2U),
         CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_MemoryTransfer_Polling_CddDmaChannelGroup_0 =
{
        .channelId = 17,
        .maxParam =  (1U),
         CddDmaDriverHandler_MemoryTransfer_Polling_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_0 =
{
        .channelId = 18,
        .maxParam =  (1U),
         CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_1 =
{
        .channelId = 19,
        .maxParam =  (1U),
         CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_1_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_Spi_0_Tx_CddDmaChannelGroup_0 =
{
        .channelId = 20,
        .maxParam =  (2U),
         CddDmaDriverHandler_Spi_0_Tx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_Spi_0_Rx_CddDmaChannelGroup_0 =
{
        .channelId = 21,
        .maxParam =  (1U),
         CddDmaDriverHandler_Spi_0_Rx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_Spi_1_Tx_CddDmaChannelGroup_0 =
{
        .channelId = 22,
        .maxParam =  (2U),
         CddDmaDriverHandler_Spi_1_Tx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_Spi_1_Rx_CddDmaChannelGroup_0 =
{
        .channelId = 23,
        .maxParam =  (1U),
         CddDmaDriverHandler_Spi_1_Rx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_Spi_2_Tx_CddDmaChannelGroup_0 =
{
        .channelId = 24,
        .maxParam =  (2U),
         CddDmaDriverHandler_Spi_2_Tx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_Spi_2_Rx_CddDmaChannelGroup_0 =
{
        .channelId = 25,
        .maxParam =  (1U),
         CddDmaDriverHandler_Spi_2_Rx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_Spi_3_Tx_CddDmaChannelGroup_0 =
{
        .channelId = 26,
        .maxParam =  (2U),
         CddDmaDriverHandler_Spi_3_Tx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_Spi_3_Rx_CddDmaChannelGroup_0 =
{
        .channelId = 27,
        .maxParam =  (1U),
         CddDmaDriverHandler_Spi_3_Rx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_0_FsiTx_CddDmaChannelGroup_0 =
{
        .channelId = 30,
        .maxParam =  (1U),
         CddDmaDriverHandler_0_FsiTx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_0_FsiTx_CddDmaChannelGroup_1 =
{
        .channelId = 31,
        .maxParam =  (1U),
         CddDmaDriverHandler_0_FsiTx_CddDmaChannelGroup_1_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_0_FsiRx_CddDmaChannelGroup_0 =
{
        .channelId = 38,
        .maxParam =  (1U),
         CddDmaDriverHandler_0_FsiRx_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_0_FsiRx_CddDmaChannelGroup_1 =
{
        .channelId = 39,
        .maxParam =  (1U),
         CddDmaDriverHandler_0_FsiRx_CddDmaChannelGroup_1_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_0_Fls_CddDmaChannelGroup_0 =
{
        .channelId = 46,
        .maxParam =  (1U),
         CddDmaDriverHandler_0_Fls_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_0_Fls_CddDmaChannelGroup_1 =
{
        .channelId = 47,
        .maxParam =  (1U),
         CddDmaDriverHandler_0_Fls_CddDmaChannelGroup_1_ParamList,
};

static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_0_Uart_Tx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_0_Uart_Tx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_0_Uart_Rx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_0_Uart_Rx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_1_Uart_Tx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_1_Uart_Tx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_1_Uart_Rx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_1_Uart_Rx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_2_Uart_Tx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_2_Uart_Tx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_2_Uart_Rx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_2_Uart_Rx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_3_Uart_Tx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_3_Uart_Tx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_3_Uart_Rx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_3_Uart_Rx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_4_Uart_Tx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_4_Uart_Tx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_4_Uart_Rx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_4_Uart_Rx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_0_Adc_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_0_Adc_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_1_Adc_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_1_Adc_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_2_Adc_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_2_Adc_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_MemoryTransfer_Interrupt_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Interrupt_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_MemoryTransfer_Linking_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Linking_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_MemoryTransfer_Polling_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Polling_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_MemoryTransfer_Chaining_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_0,
    
        &CddDmaDriverHandler_MemoryTransfer_Chaining_CddDmaChannelGroup_1,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_Spi_0_Tx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_Spi_0_Tx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_Spi_0_Rx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_Spi_0_Rx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_Spi_1_Tx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_Spi_1_Tx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_Spi_1_Rx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_Spi_1_Rx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_Spi_2_Tx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_Spi_2_Tx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_Spi_2_Rx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_Spi_2_Rx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_Spi_3_Tx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_Spi_3_Tx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_Spi_3_Rx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_Spi_3_Rx_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_0_FsiTx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_0_FsiTx_CddDmaChannelGroup_0,
    
        &CddDmaDriverHandler_0_FsiTx_CddDmaChannelGroup_1,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_0_FsiRx_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_0_FsiRx_CddDmaChannelGroup_0,
    
        &CddDmaDriverHandler_0_FsiRx_CddDmaChannelGroup_1,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_0_Fls_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_0_Fls_CddDmaChannelGroup_0,
    
        &CddDmaDriverHandler_0_Fls_CddDmaChannelGroup_1,
    
};

/* Requirements : SitaraMCU_MCAL-__, SitaraMCU_MCAL-__ */
static Cdd_Dma_Handler CddDmaDriverHandler_0_Uart_Tx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 0U,
        .transferType = CDD_DMA_TRANSFER_TYPE_UART_TX,
        .transferMode = CDD_DMA_TRANSFER_MODE_LINKING,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_0_Uart_Tx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_0_Uart_Rx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 1U,
        .transferType = CDD_DMA_TRANSFER_TYPE_UART_RX,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_0_Uart_Rx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_1_Uart_Tx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 2U,
        .transferType = CDD_DMA_TRANSFER_TYPE_UART_TX,
        .transferMode = CDD_DMA_TRANSFER_MODE_LINKING,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_1_Uart_Tx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_1_Uart_Rx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 3U,
        .transferType = CDD_DMA_TRANSFER_TYPE_UART_RX,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_1_Uart_Rx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_2_Uart_Tx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 4U,
        .transferType = CDD_DMA_TRANSFER_TYPE_UART_TX,
        .transferMode = CDD_DMA_TRANSFER_MODE_LINKING,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_2_Uart_Tx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_2_Uart_Rx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 5U,
        .transferType = CDD_DMA_TRANSFER_TYPE_UART_RX,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_2_Uart_Rx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_3_Uart_Tx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 6U,
        .transferType = CDD_DMA_TRANSFER_TYPE_UART_TX,
        .transferMode = CDD_DMA_TRANSFER_MODE_LINKING,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_3_Uart_Tx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_3_Uart_Rx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 7U,
        .transferType = CDD_DMA_TRANSFER_TYPE_UART_RX,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_3_Uart_Rx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_4_Uart_Tx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 8U,
        .transferType = CDD_DMA_TRANSFER_TYPE_UART_TX,
        .transferMode = CDD_DMA_TRANSFER_MODE_LINKING,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_4_Uart_Tx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_4_Uart_Rx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 9U,
        .transferType = CDD_DMA_TRANSFER_TYPE_UART_RX,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_4_Uart_Rx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_0_Adc =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 10U,
        .transferType = CDD_DMA_TRANSFER_TYPE_ADC,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_0_Adc_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_1_Adc =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 11U,
        .transferType = CDD_DMA_TRANSFER_TYPE_ADC,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_1_Adc_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_2_Adc =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 12U,
        .transferType = CDD_DMA_TRANSFER_TYPE_ADC,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_2_Adc_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_MemoryTransfer_Interrupt =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 15U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MEMORY_TRANSFER,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_MemoryTransfer_Interrupt_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_MemoryTransfer_Linking =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 16U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MEMORY_TRANSFER,
        .transferMode = CDD_DMA_TRANSFER_MODE_LINKING,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_MemoryTransfer_Linking_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_MemoryTransfer_Polling =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = FALSE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 17U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MEMORY_TRANSFER,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_MemoryTransfer_Polling_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_MemoryTransfer_Chaining =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 18U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MEMORY_TRANSFER,
        .transferMode = CDD_DMA_TRANSFER_MODE_CHAINING,
        .ownResource =
        {
                    .maxChannel =(2U),
                CddDmaDriverHandler_MemoryTransfer_Chaining_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_Spi_0_Tx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 19U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MCSPI,
        .transferMode = CDD_DMA_TRANSFER_MODE_LINKING,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_Spi_0_Tx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_Spi_0_Rx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 20U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MCSPI,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_Spi_0_Rx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_Spi_1_Tx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 21U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MCSPI,
        .transferMode = CDD_DMA_TRANSFER_MODE_LINKING,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_Spi_1_Tx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_Spi_1_Rx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 22U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MCSPI,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_Spi_1_Rx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_Spi_2_Tx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 23U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MCSPI,
        .transferMode = CDD_DMA_TRANSFER_MODE_LINKING,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_Spi_2_Tx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_Spi_2_Rx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 24U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MCSPI,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_Spi_2_Rx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_Spi_3_Tx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 25U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MCSPI,
        .transferMode = CDD_DMA_TRANSFER_MODE_LINKING,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_Spi_3_Tx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_Spi_3_Rx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 26U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MCSPI,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_Spi_3_Rx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_0_FsiTx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 30U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MEMORY_TRANSFER,
        .transferMode = CDD_DMA_TRANSFER_MODE_CHAINING,
        .ownResource =
        {
                    .maxChannel =(2U),
                CddDmaDriverHandler_0_FsiTx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_0_FsiRx =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 34U,
        .transferType = CDD_DMA_TRANSFER_TYPE_MEMORY_TRANSFER,
        .transferMode = CDD_DMA_TRANSFER_MODE_CHAINING,
        .ownResource =
        {
                    .maxChannel =(2U),
                CddDmaDriverHandler_0_FsiRx_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_0_Fls =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FFU & (uint32)(~(2U << 0U)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0U),
        .intrEnable = TRUE,
        .regionId = 0U,
        .queNum = 0U,
        .tcc = 38U,
        .transferType = CDD_DMA_TRANSFER_TYPE_FLS,
        .transferMode = CDD_DMA_TRANSFER_MODE_CHAINING,
        .ownResource =
        {
                    .maxChannel =(2U),
                CddDmaDriverHandler_0_Fls_ChannelGroupList     ,
        },
    }
};


static Cdd_Dma_Handler
*CddDmaDriverHandlerList[] =
{
        &CddDmaDriverHandler_0_Uart_Tx,
        &CddDmaDriverHandler_0_Uart_Rx,
        &CddDmaDriverHandler_1_Uart_Tx,
        &CddDmaDriverHandler_1_Uart_Rx,
        &CddDmaDriverHandler_2_Uart_Tx,
        &CddDmaDriverHandler_2_Uart_Rx,
        &CddDmaDriverHandler_3_Uart_Tx,
        &CddDmaDriverHandler_3_Uart_Rx,
        &CddDmaDriverHandler_4_Uart_Tx,
        &CddDmaDriverHandler_4_Uart_Rx,
        &CddDmaDriverHandler_0_Adc,
        &CddDmaDriverHandler_1_Adc,
        &CddDmaDriverHandler_2_Adc,
        &CddDmaDriverHandler_MemoryTransfer_Interrupt,
        &CddDmaDriverHandler_MemoryTransfer_Linking,
        &CddDmaDriverHandler_MemoryTransfer_Polling,
        &CddDmaDriverHandler_MemoryTransfer_Chaining,
        &CddDmaDriverHandler_Spi_0_Tx,
        &CddDmaDriverHandler_Spi_0_Rx,
        &CddDmaDriverHandler_Spi_1_Tx,
        &CddDmaDriverHandler_Spi_1_Rx,
        &CddDmaDriverHandler_Spi_2_Tx,
        &CddDmaDriverHandler_Spi_2_Rx,
        &CddDmaDriverHandler_Spi_3_Tx,
        &CddDmaDriverHandler_Spi_3_Rx,
        &CddDmaDriverHandler_0_FsiTx,
        &CddDmaDriverHandler_0_FsiRx,
        &CddDmaDriverHandler_0_Fls,
  };
#define  CDD_DMA_STOP_SEC_VAR_INIT_UNSPECIFIED
#include "Cdd_Dma_MemMap.h"

#define  CDD_DMA_START_SEC_CONFIG_DATA
#include "Cdd_Dma_MemMap.h"
CONST(Cdd_Dma_ConfigType, CDD_DMA_CFG) Cdd_Dma_Config =
{
        CddDmaDriverHandlerList     
};
#define  CDD_DMA_STOP_SEC_CONFIG_DATA
#include "Cdd_Dma_MemMap.h"

#define CDD_DMA_START_SEC_CODE
#include "Cdd_Dma_MemMap.h"
/*
*Design:MCAL-19641,MCAL-19639
*/
void Cdd_Dma_TrigXbar(void)
{
   /*
    * DMA TRIGGER XBAR 1
    */

    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_0, CDD_DMA_TRIG_XBAR_EDMA_MODULE_0_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_1, CDD_DMA_TRIG_XBAR_EDMA_MODULE_1_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_2, CDD_DMA_TRIG_XBAR_EDMA_MODULE_2_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_3, CDD_DMA_TRIG_XBAR_EDMA_MODULE_3_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_4, CDD_DMA_TRIG_XBAR_EDMA_MODULE_4_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_5, CDD_DMA_TRIG_XBAR_EDMA_MODULE_5_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_6, CDD_DMA_TRIG_XBAR_EDMA_MODULE_6_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_7, CDD_DMA_TRIG_XBAR_EDMA_MODULE_7_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_8, CDD_DMA_TRIG_XBAR_EDMA_MODULE_8_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_9, CDD_DMA_TRIG_XBAR_EDMA_MODULE_9_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_10, CDD_DMA_TRIG_XBAR_EDMA_MODULE_10_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_11, CDD_DMA_TRIG_XBAR_EDMA_MODULE_11_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_12, CDD_DMA_TRIG_XBAR_EDMA_MODULE_12_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_20, CDD_DMA_TRIG_XBAR_EDMA_MODULE_20_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_21, CDD_DMA_TRIG_XBAR_EDMA_MODULE_21_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_22, CDD_DMA_TRIG_XBAR_EDMA_MODULE_22_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_23, CDD_DMA_TRIG_XBAR_EDMA_MODULE_23_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_24, CDD_DMA_TRIG_XBAR_EDMA_MODULE_24_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_25, CDD_DMA_TRIG_XBAR_EDMA_MODULE_25_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_26, CDD_DMA_TRIG_XBAR_EDMA_MODULE_26_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_27, CDD_DMA_TRIG_XBAR_EDMA_MODULE_27_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_30, CDD_DMA_TRIG_XBAR_EDMA_MODULE_30_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_34, CDD_DMA_TRIG_XBAR_EDMA_MODULE_34_INPUT);
}
/*
*Design:MCAL-19640
*/
void Cdd_Dma_Xbar(void)
{
    /* DMA XBAR */

    Cdd_Dma_Soc_xbarSelectDmaXBarInputSource(MCAL_CSL_CONTROLSS_DMAXBAR_U_BASE, CDD_DMA_XBAR_DMA_TRIG_XBAR_0, 2, 0, 0, CDD_DMA_XBAR_ADC0_INT1, 0, 0, 0);
    Cdd_Dma_Soc_xbarSelectDmaXBarInputSource(MCAL_CSL_CONTROLSS_DMAXBAR_U_BASE, CDD_DMA_XBAR_DMA_TRIG_XBAR_1, 2, 0, 0, CDD_DMA_XBAR_ADC0_INT1, 0, 0, 0);
    Cdd_Dma_Soc_xbarSelectDmaXBarInputSource(MCAL_CSL_CONTROLSS_DMAXBAR_U_BASE, CDD_DMA_XBAR_DMA_TRIG_XBAR_2, 2, 0, 0, CDD_DMA_XBAR_ADC0_INT1, 0, 0, 0);
    Cdd_Dma_Soc_xbarSelectDmaXBarInputSource(MCAL_CSL_CONTROLSS_DMAXBAR_U_BASE, CDD_DMA_XBAR_DMA_TRIG_XBAR_7, 3, 0, 0, 0, CDD_DMA_XBAR_FSI0_TX_DMA_EVT, 0, 0);
    Cdd_Dma_Soc_xbarSelectDmaXBarInputSource(MCAL_CSL_CONTROLSS_DMAXBAR_U_BASE, CDD_DMA_XBAR_DMA_TRIG_XBAR_11, 3, 0, 0, 0, CDD_DMA_XBAR_FSI0_RX_DMA_EVT, 0, 0);
}
#define CDD_DMA_STOP_SEC_CODE
#include "Cdd_Dma_MemMap.h"

/**********************************************************************************************************************
 *  END OF FILE: Cdd_Dma_Cfg.c
 **********************************************************************************************************************/
