

================================================================
== Vitis HLS Report for 'sao_top_Pipeline_VITIS_LOOP_201_5'
================================================================
* Date:           Sun May  7 10:30:15 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.792 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_201_5  |        9|        9|         3|          3|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.79>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_sao_band_position38_3 = alloca i32 1"   --->   Operation 7 'alloca' 'out_sao_band_position38_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_sao_band_position37_3 = alloca i32 1"   --->   Operation 8 'alloca' 'out_sao_band_position37_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_SaoEOClass_3 = alloca i32 1"   --->   Operation 9 'alloca' 'out_SaoEOClass_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_sao_band_position_3 = alloca i32 1"   --->   Operation 10 'alloca' 'out_sao_band_position_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_SaoEOClass36_3 = alloca i32 1"   --->   Operation 11 'alloca' 'out_SaoEOClass36_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_SaoEOClass35_3 = alloca i32 1"   --->   Operation 12 'alloca' 'out_SaoEOClass35_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx34_3 = alloca i32 1"   --->   Operation 13 'alloca' 'out_SaoTypeIdx34_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx33_3 = alloca i32 1"   --->   Operation 14 'alloca' 'out_SaoTypeIdx33_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx_3 = alloca i32 1"   --->   Operation 15 'alloca' 'out_SaoTypeIdx_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 16 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_23 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 17 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_24 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 18 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 19 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_26 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 20 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read2025 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 21 'read' 'p_read2025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_27 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 22 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_28 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 23 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_29 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 24 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_30 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19"   --->   Operation 25 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_31 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18"   --->   Operation 26 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_32 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17"   --->   Operation 27 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_33 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16"   --->   Operation 28 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_34 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15"   --->   Operation 29 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_35 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14"   --->   Operation 30 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_36 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13"   --->   Operation 31 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_37 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12"   --->   Operation 32 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_38 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11"   --->   Operation 33 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read1012 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 34 'read' 'p_read1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read911 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9"   --->   Operation 35 'read' 'p_read911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read810 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8"   --->   Operation 36 'read' 'p_read810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read79 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 37 'read' 'p_read79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read68 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6"   --->   Operation 38 'read' 'p_read68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read57 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5"   --->   Operation 39 'read' 'p_read57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader15"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_2 = load i2 %i" [src/deBin.cpp:201]   --->   Operation 42 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.95ns)   --->   "%icmp_ln201 = icmp_eq  i2 %i_2, i2 3" [src/deBin.cpp:201]   --->   Operation 44 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.56ns)   --->   "%add_ln201 = add i2 %i_2, i2 1" [src/deBin.cpp:201]   --->   Operation 46 'add' 'add_ln201' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %icmp_ln201, void %.split8, void %.loopexit11.loopexit.exitStub" [src/deBin.cpp:201]   --->   Operation 47 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i2 %i_2" [src/deBin.cpp:204]   --->   Operation 48 'zext' 'zext_ln204' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_2, i2 0" [src/deBin.cpp:204]   --->   Operation 49 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln204 = add i4 %tmp_s, i4 %zext_ln204" [src/deBin.cpp:204]   --->   Operation 50 'add' 'add_ln204' <Predicate = (!icmp_ln201)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i4 %add_ln204" [src/deBin.cpp:204]   --->   Operation 51 'zext' 'zext_ln204_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%out_SaoOffsetVal_addr = getelementptr i16 %out_SaoOffsetVal, i64 0, i64 %zext_ln204_1" [src/deBin.cpp:204]   --->   Operation 52 'getelementptr' 'out_SaoOffsetVal_addr' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln205 = add i4 %add_ln204, i4 1" [src/deBin.cpp:205]   --->   Operation 53 'add' 'add_ln205' <Predicate = (!icmp_ln201)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i4 %add_ln205" [src/deBin.cpp:205]   --->   Operation 54 'zext' 'zext_ln205' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%out_SaoOffsetVal_addr_1 = getelementptr i16 %out_SaoOffsetVal, i64 0, i64 %zext_ln205" [src/deBin.cpp:205]   --->   Operation 55 'getelementptr' 'out_SaoOffsetVal_addr_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.70ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %p_read_24, i8 %p_read_23, i8 %p_read, i2 %i_2" [src/deBin.cpp:202]   --->   Operation 56 'mux' 'tmp' <Predicate = (!icmp_ln201)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.70ns)   --->   "%tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %p_read2025, i8 %p_read_26, i8 %p_read_25, i2 %i_2" [src/deBin.cpp:203]   --->   Operation 57 'mux' 'tmp_1' <Predicate = (!icmp_ln201)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.70ns)   --->   "%tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %p_read57, i16 %p_read68, i16 %p_read79, i2 %i_2" [src/deBin.cpp:204]   --->   Operation 58 'mux' 'tmp_4' <Predicate = (!icmp_ln201)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln204 = store i16 %tmp_4, i4 %out_SaoOffsetVal_addr" [src/deBin.cpp:204]   --->   Operation 59 'store' 'store_ln204' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_1 : Operation 60 [1/1] (1.70ns)   --->   "%tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %p_read810, i16 %p_read911, i16 %p_read1012, i2 %i_2" [src/deBin.cpp:205]   --->   Operation 60 'mux' 'tmp_5' <Predicate = (!icmp_ln201)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln205 = store i16 %tmp_5, i4 %out_SaoOffsetVal_addr_1" [src/deBin.cpp:205]   --->   Operation 61 'store' 'store_ln205' <Predicate = (!icmp_ln201)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_1 : Operation 62 [1/1] (1.70ns)   --->   "%tmp_6 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %p_read_38, i16 %p_read_37, i16 %p_read_36, i2 %i_2" [src/deBin.cpp:206]   --->   Operation 62 'mux' 'tmp_6' <Predicate = (!icmp_ln201)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.70ns)   --->   "%tmp_7 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %p_read_35, i16 %p_read_34, i16 %p_read_33, i2 %i_2" [src/deBin.cpp:207]   --->   Operation 63 'mux' 'tmp_7' <Predicate = (!icmp_ln201)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.70ns)   --->   "%tmp_8 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %p_read_32, i16 %p_read_31, i16 %p_read_30, i2 %i_2" [src/deBin.cpp:208]   --->   Operation 64 'mux' 'tmp_8' <Predicate = (!icmp_ln201)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.70ns)   --->   "%tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %p_read_29, i8 %p_read_28, i8 %p_read_27, i2 %i_2" [src/deBin.cpp:209]   --->   Operation 65 'mux' 'tmp_9' <Predicate = (!icmp_ln201)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%out_sao_band_position38_3_load = load i8 %out_sao_band_position38_3"   --->   Operation 94 'load' 'out_sao_band_position38_3_load' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%out_sao_band_position37_3_load = load i8 %out_sao_band_position37_3"   --->   Operation 95 'load' 'out_sao_band_position37_3_load' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%out_SaoEOClass_3_load = load i8 %out_SaoEOClass_3"   --->   Operation 96 'load' 'out_SaoEOClass_3_load' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%out_sao_band_position_3_load = load i8 %out_sao_band_position_3"   --->   Operation 97 'load' 'out_sao_band_position_3_load' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%out_SaoEOClass36_3_load = load i8 %out_SaoEOClass36_3"   --->   Operation 98 'load' 'out_SaoEOClass36_3_load' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%out_SaoEOClass35_3_load = load i8 %out_SaoEOClass35_3"   --->   Operation 99 'load' 'out_SaoEOClass35_3_load' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx34_3_load = load i8 %out_SaoTypeIdx34_3"   --->   Operation 100 'load' 'out_SaoTypeIdx34_3_load' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx33_3_load = load i8 %out_SaoTypeIdx33_3"   --->   Operation 101 'load' 'out_SaoTypeIdx33_3_load' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%out_SaoTypeIdx_3_load = load i8 %out_SaoTypeIdx_3"   --->   Operation 102 'load' 'out_SaoTypeIdx_3_load' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_SaoTypeIdx_3_out, i8 %out_SaoTypeIdx_3_load"   --->   Operation 103 'write' 'write_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_SaoTypeIdx33_3_out, i8 %out_SaoTypeIdx33_3_load"   --->   Operation 104 'write' 'write_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_SaoTypeIdx34_3_out, i8 %out_SaoTypeIdx34_3_load"   --->   Operation 105 'write' 'write_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_SaoEOClass35_3_out, i8 %out_SaoEOClass35_3_load"   --->   Operation 106 'write' 'write_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_SaoEOClass36_3_out, i8 %out_SaoEOClass36_3_load"   --->   Operation 107 'write' 'write_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_sao_band_position_3_out, i8 %out_sao_band_position_3_load"   --->   Operation 108 'write' 'write_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_SaoEOClass_3_out, i8 %out_SaoEOClass_3_load"   --->   Operation 109 'write' 'write_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_sao_band_position37_3_out, i8 %out_sao_band_position37_3_load"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_sao_band_position38_3_out, i8 %out_sao_band_position38_3_load"   --->   Operation 111 'write' 'write_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.05>
ST_2 : Operation 66 [1/1] (1.73ns)   --->   "%add_ln206 = add i4 %add_ln204, i4 2" [src/deBin.cpp:206]   --->   Operation 66 'add' 'add_ln206' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i4 %add_ln206" [src/deBin.cpp:206]   --->   Operation 67 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%out_SaoOffsetVal_addr_2 = getelementptr i16 %out_SaoOffsetVal, i64 0, i64 %zext_ln206" [src/deBin.cpp:206]   --->   Operation 68 'getelementptr' 'out_SaoOffsetVal_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln207 = add i4 %add_ln204, i4 3" [src/deBin.cpp:207]   --->   Operation 69 'add' 'add_ln207' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i4 %add_ln207" [src/deBin.cpp:207]   --->   Operation 70 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%out_SaoOffsetVal_addr_3 = getelementptr i16 %out_SaoOffsetVal, i64 0, i64 %zext_ln207" [src/deBin.cpp:207]   --->   Operation 71 'getelementptr' 'out_SaoOffsetVal_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln206 = store i16 %tmp_6, i4 %out_SaoOffsetVal_addr_2" [src/deBin.cpp:206]   --->   Operation 72 'store' 'store_ln206' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 73 [1/1] (2.32ns)   --->   "%store_ln207 = store i16 %tmp_7, i4 %out_SaoOffsetVal_addr_3" [src/deBin.cpp:207]   --->   Operation 73 'store' 'store_ln207' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln208 = add i4 %add_ln204, i4 4" [src/deBin.cpp:208]   --->   Operation 74 'add' 'add_ln208' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i4 %add_ln208" [src/deBin.cpp:208]   --->   Operation 75 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%out_SaoOffsetVal_addr_4 = getelementptr i16 %out_SaoOffsetVal, i64 0, i64 %zext_ln208" [src/deBin.cpp:208]   --->   Operation 76 'getelementptr' 'out_SaoOffsetVal_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/deBin.cpp:201]   --->   Operation 77 'specloopname' 'specloopname_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (2.32ns)   --->   "%store_ln208 = store i16 %tmp_8, i4 %out_SaoOffsetVal_addr_4" [src/deBin.cpp:208]   --->   Operation 78 'store' 'store_ln208' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 79 [1/1] (1.13ns)   --->   "%switch_ln202 = switch i2 %i_2, void %branch5, i2 0, void %.split8..split8109_crit_edge, i2 1, void %.split8..split8109_crit_edge31" [src/deBin.cpp:202]   --->   Operation 79 'switch' 'switch_ln202' <Predicate = true> <Delay = 1.13>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln202 = store i8 %tmp, i8 %out_SaoTypeIdx33_3" [src/deBin.cpp:202]   --->   Operation 80 'store' 'store_ln202' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln203 = store i8 %tmp_1, i8 %out_SaoEOClass35_3" [src/deBin.cpp:203]   --->   Operation 81 'store' 'store_ln203' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %tmp_9, i8 %out_sao_band_position37_3" [src/deBin.cpp:209]   --->   Operation 82 'store' 'store_ln209' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split8109134156"   --->   Operation 83 'br' 'br_ln0' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln202 = store i8 %tmp, i8 %out_SaoTypeIdx_3" [src/deBin.cpp:202]   --->   Operation 84 'store' 'store_ln202' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln203 = store i8 %tmp_1, i8 %out_SaoEOClass_3" [src/deBin.cpp:203]   --->   Operation 85 'store' 'store_ln203' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %tmp_9, i8 %out_sao_band_position_3" [src/deBin.cpp:209]   --->   Operation 86 'store' 'store_ln209' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split8109134156"   --->   Operation 87 'br' 'br_ln0' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln202 = store i8 %tmp, i8 %out_SaoTypeIdx34_3" [src/deBin.cpp:202]   --->   Operation 88 'store' 'store_ln202' <Predicate = (i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln203 = store i8 %tmp_1, i8 %out_SaoEOClass36_3" [src/deBin.cpp:203]   --->   Operation 89 'store' 'store_ln203' <Predicate = (i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %tmp_9, i8 %out_sao_band_position38_3" [src/deBin.cpp:209]   --->   Operation 90 'store' 'store_ln209' <Predicate = (i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split8109134156"   --->   Operation 91 'br' 'br_ln0' <Predicate = (i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln201 = store i2 %add_ln201, i2 %i" [src/deBin.cpp:201]   --->   Operation 92 'store' 'store_ln201' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader15"   --->   Operation 93 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.79ns
The critical path consists of the following:
	'alloca' operation ('i') [35]  (0 ns)
	'load' operation ('i', src/deBin.cpp:201) on local variable 'i' [72]  (0 ns)
	'add' operation ('add_ln204', src/deBin.cpp:204) [81]  (1.74 ns)
	'add' operation ('add_ln205', src/deBin.cpp:205) [84]  (1.74 ns)
	'getelementptr' operation ('out_SaoOffsetVal_addr_1', src/deBin.cpp:205) [86]  (0 ns)
	'store' operation ('store_ln205', src/deBin.cpp:205) of variable 'tmp_5', src/deBin.cpp:205 on array 'out_SaoOffsetVal' [102]  (2.32 ns)

 <State 2>: 4.06ns
The critical path consists of the following:
	'add' operation ('add_ln206', src/deBin.cpp:206) [87]  (1.74 ns)
	'getelementptr' operation ('out_SaoOffsetVal_addr_2', src/deBin.cpp:206) [89]  (0 ns)
	'store' operation ('store_ln206', src/deBin.cpp:206) of variable 'tmp_6', src/deBin.cpp:206 on array 'out_SaoOffsetVal' [104]  (2.32 ns)

 <State 3>: 4.06ns
The critical path consists of the following:
	'add' operation ('add_ln208', src/deBin.cpp:208) [93]  (1.74 ns)
	'getelementptr' operation ('out_SaoOffsetVal_addr_4', src/deBin.cpp:208) [95]  (0 ns)
	'store' operation ('store_ln208', src/deBin.cpp:208) of variable 'tmp_8', src/deBin.cpp:208 on array 'out_SaoOffsetVal' [108]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
