

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_64u_5u_8u_8u_5u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_64_ap_uint_5_FixedPointWeightsSp_8u_ap_int_32_5u_8u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_s'
================================================================
* Date:           Thu Feb 19 03:55:01 2026

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        convSNN_fc2
* Solution:       xcvu9p-flga2577-2-e (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.255 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_147_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sf = alloca i32 1"   --->   Operation 5 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %out_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reps"   --->   Operation 9 'read' 'reps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = shl i32 %reps_read, i32 3"   --->   Operation 10 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 0, i32 %i" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 11 'store' 'store_ln147' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 0, i32 %sf" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 12 'store' 'store_ln147' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln147 = br void" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 13 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln147 = icmp_eq  i32 %i_1, i32 %empty" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 15 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%i_2 = add i32 %i_1, i32 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 16 'add' 'i_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %.split, void %._crit_edge.loopexit" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 17 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sf_load = load i32 %sf" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 18 'load' 'sf_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln140 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:140]   --->   Operation 19 'specpipeline' 'specpipeline_ln140' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:140]   --->   Operation 20 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.39ns)   --->   "%p_0 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %in_r" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'read' 'p_0' <Predicate = (!icmp_ln147)> <Delay = 1.39> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%sf_1 = add i32 %sf_load, i32 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 22 'add' 'sf_1' <Predicate = (!icmp_ln147)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln197 = icmp_eq  i32 %sf_1, i32 8" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 23 'icmp' 'icmp_ln197' <Predicate = (!icmp_ln147)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %.split._ZNK19FixedPointWeightsSpILj8E6ap_intILi32EELj5ELj8EE9TileIndexixEj.exit.412._crit_edge_crit_edge, void %_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 24 'br' 'br_ln197' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln197 = store i32 %sf_1, i32 %sf" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 25 'store' 'store_ln197' <Predicate = (!icmp_ln147 & !icmp_ln197)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln197 = br void %_ZNK19FixedPointWeightsSpILj8E6ap_intILi32EELj5ELj8EE9TileIndexixEj.exit.412._crit_edge" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 26 'br' 'br_ln197' <Predicate = (!icmp_ln147 & !icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln216 = store i32 0, i32 %sf" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216]   --->   Operation 27 'store' 'store_ln216' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %i_2, i32 %i" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 28 'store' 'store_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln218 = ret" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:218]   --->   Operation 32 'ret' 'ret_ln218' <Predicate = (icmp_ln147)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 30 [1/1] (1.35ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i5P0A, i5 %out_r, i5 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 30 'write' 'write_ln173' <Predicate = (icmp_ln197)> <Delay = 1.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = -1> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln216 = br void %_ZNK19FixedPointWeightsSpILj8E6ap_intILi32EELj5ELj8EE9TileIndexixEj.exit.412._crit_edge" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216]   --->   Operation 31 'br' 'br_ln216' <Predicate = (icmp_ln197)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.25ns
The critical path consists of the following:
	'alloca' operation ('sf') [4]  (0 ns)
	'load' operation ('sf_load', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197) on local variable 'sf' [19]  (0 ns)
	'add' operation ('sf', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197) [23]  (0.88 ns)
	'icmp' operation ('icmp_ln197', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197) [24]  (0.859 ns)
	blocking operation 0.516 ns on control path)

 <State 2>: 1.35ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'out_r' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [30]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
