Analysis & Synthesis report for DRFM
Mon Sep  4 17:10:34 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_next
 12. State Machine - |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_state
 13. State Machine - |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_next
 14. State Machine - |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_state
 15. Registers Protected by Synthesis
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|altsyncram:altsyncram_component|altsyncram_sgl1:auto_generated
 23. Source assignments for Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0
 24. Source assignments for Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Source assignments for Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated
 27. Source assignments for Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated
 28. Source assignments for Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram
 29. Source assignments for sld_signaltap:auto_signaltap_0
 30. Parameter Settings for User Entity Instance: PLL:my_PLL|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0
 32. Parameter Settings for User Entity Instance: Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller
 34. Parameter Settings for User Entity Instance: Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Parameter Settings for User Entity Instance: Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 36. Parameter Settings for User Entity Instance: Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component
 39. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 40. Parameter Settings for Inferred Entity Instance: Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|lpm_mult:Mult1
 42. Parameter Settings for Inferred Entity Instance: Controller:my_Controller|Scaler:my_Scaler|lpm_mult:Mult2
 43. altpll Parameter Settings by Entity Instance
 44. altsyncram Parameter Settings by Entity Instance
 45. scfifo Parameter Settings by Entity Instance
 46. lpm_mult Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "Controller:my_Controller|FIFO:my_FIFO"
 48. Port Connectivity Checks: "Controller:my_Controller|Scaler:my_Scaler"
 49. Port Connectivity Checks: "Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT"
 50. Port Connectivity Checks: "Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 51. Port Connectivity Checks: "Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller"
 52. Port Connectivity Checks: "Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module"
 53. Port Connectivity Checks: "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0"
 54. Port Connectivity Checks: "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write"
 55. SignalTap II Logic Analyzer Settings
 56. Virtual JTAG Settings
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 59. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 60. Elapsed Time Per Partition
 61. Connections to In-System Debugging Instance "auto_signaltap_0"
 62. Analysis & Synthesis Messages
 63. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep  4 17:10:34 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; DRFM                                        ;
; Top-level Entity Name              ; PWM                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,904                                       ;
;     Total combinational functions  ; 2,099                                       ;
;     Dedicated logic registers      ; 4,089                                       ;
; Total registers                    ; 4089                                        ;
; Total pins                         ; 114                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 350,208                                     ;
; Embedded Multiplier 9-bit elements ; 10                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; PWM                ; DRFM               ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Scaler.v                                                           ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Scaler.v                                                           ;             ;
; Arbiter.v                                                          ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Arbiter.v                                                          ;             ;
; Adder.v                                                            ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Adder.v                                                            ;             ;
; NCO.v                                                              ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/NCO.v                                                              ;             ;
; Frequency_Shifter.v                                                ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Frequency_Shifter.v                                                ;             ;
; Qsys/myQsys/synthesis/submodules/altera_reset_controller.v         ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/altera_reset_controller.v         ; myQsys      ;
; Qsys/myQsys/synthesis/submodules/altera_reset_synchronizer.v       ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/altera_reset_synchronizer.v       ; myQsys      ;
; Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v   ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v   ; myQsys      ;
; RAM/RAMRAMAM.v                                                     ; yes             ; User Wizard-Generated File                   ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/RAM/RAMRAMAM.v                                                     ;             ;
; VirtualJTAG_MM_Write.v                                             ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v                                             ;             ;
; Seven_Seg_Driver.v                                                 ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Seven_Seg_Driver.v                                                 ;             ;
; myQsys.v                                                           ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/myQsys.v                                                           ;             ;
; DRFM.v                                                             ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v                                                             ;             ;
; Controller.v                                                       ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v                                                       ;             ;
; PLL/PLL.v                                                          ; yes             ; User Wizard-Generated File                   ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/PLL/PLL.v                                                          ;             ;
; ROM/Sine_LUT.v                                                     ; yes             ; User Wizard-Generated File                   ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/ROM/Sine_LUT.v                                                     ;             ;
; FIFO/FIFO.v                                                        ; yes             ; User Wizard-Generated File                   ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v                                                        ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                                                             ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                         ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                        ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                      ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                      ;             ;
; db/PLL_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/PLL_altpll.v                                                    ;             ;
; sld_virtual_jtag.v                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v                                                                     ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                           ;             ;
; db/altsyncram_sgl1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_sgl1.tdf                                             ;             ;
; db/altsyncram_tpn1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_tpn1.tdf                                             ;             ;
; db/altsyncram_ck22.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_ck22.tdf                                             ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf                                                                             ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                          ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                           ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                           ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                           ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                           ;             ;
; db/scfifo_8d21.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf                                                 ;             ;
; db/a_dpfifo_fj21.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf                                               ;             ;
; db/a_fefifo_t7f.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_fefifo_t7f.tdf                                                ;             ;
; db/cntr_437.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_437.tdf                                                    ;             ;
; db/altsyncram_g2m1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf                                             ;             ;
; db/cntr_o2b.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_o2b.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                                             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                 ;             ;
; db/altsyncram_go14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_go14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                                           ;             ;
; db/mux_f7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/mux_f7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                        ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                ;             ;
; db/cntr_lth.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_lth.tdf                                                    ;             ;
; db/cmpr_krb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cmpr_krb.tdf                                                    ;             ;
; db/cntr_uji.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_uji.tdf                                                    ;             ;
; db/cntr_2rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_2rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                            ; altera_sld  ;
; db/ip/sld6e24906c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                       ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                           ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.inc                                                                           ;             ;
; db/mult_rgs.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/mult_rgs.tdf                                                    ;             ;
; db/mult_6os.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/mult_6os.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,904                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 2099                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 983                                                                           ;
;     -- 3 input functions                    ; 693                                                                           ;
;     -- <=2 input functions                  ; 423                                                                           ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 1777                                                                          ;
;     -- arithmetic mode                      ; 322                                                                           ;
;                                             ;                                                                               ;
; Total registers                             ; 4089                                                                          ;
;     -- Dedicated logic registers            ; 4089                                                                          ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 114                                                                           ;
; Total memory bits                           ; 350208                                                                        ;
;                                             ;                                                                               ;
; Embedded Multiplier 9-bit elements          ; 10                                                                            ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; PLL:my_PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3044                                                                          ;
; Total fan-out                               ; 25150                                                                         ;
; Average fan-out                             ; 3.74                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |PWM                                                                                                                                    ; 2099 (22)           ; 4089 (10)                 ; 350208      ; 0          ; 10           ; 0       ; 5         ; 114  ; 0            ; 0          ; |PWM                                                                                                                                                                                                                                                                                                                                            ; PWM                                              ; work         ;
;    |Controller:my_Controller|                                                                                                           ; 768 (110)           ; 796 (49)                  ; 107520      ; 0          ; 10           ; 0       ; 5         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller                                                                                                                                                                                                                                                                                                                   ; Controller                                       ; work         ;
;       |Arbiter:my_Arbiter|                                                                                                              ; 168 (36)            ; 291 (96)                  ; 65536       ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|Arbiter:my_Arbiter                                                                                                                                                                                                                                                                                                ; Arbiter                                          ; work         ;
;          |Adder:my_Adder|                                                                                                               ; 34 (34)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|Arbiter:my_Arbiter|Adder:my_Adder                                                                                                                                                                                                                                                                                 ; Adder                                            ; work         ;
;          |Frequency_Shifter:my_Frequency_Shifter|                                                                                       ; 64 (64)             ; 130 (130)                 ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter                                                                                                                                                                                                                                                         ; Frequency_Shifter                                ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|lpm_mult:Mult0                                                                                                                                                                                                                                          ; lpm_mult                                         ; work         ;
;                |mult_rgs:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|lpm_mult:Mult0|mult_rgs:auto_generated                                                                                                                                                                                                                  ; mult_rgs                                         ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|lpm_mult:Mult1                                                                                                                                                                                                                                          ; lpm_mult                                         ; work         ;
;                |mult_rgs:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|lpm_mult:Mult1|mult_rgs:auto_generated                                                                                                                                                                                                                  ; mult_rgs                                         ; work         ;
;          |NCO:my_NCO|                                                                                                                   ; 34 (34)             ; 32 (32)                   ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO                                                                                                                                                                                                                                                                                     ; NCO                                              ; work         ;
;             |Sine_LUT:my_Sine_LUT|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT                                                                                                                                                                                                                                                                ; Sine_LUT                                         ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component                                                                                                                                                                                                                                ; altsyncram                                       ; work         ;
;                   |altsyncram_ck22:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated                                                                                                                                                                                                 ; altsyncram_ck22                                  ; work         ;
;       |FIFO:my_FIFO|                                                                                                                    ; 32 (0)              ; 23 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|FIFO:my_FIFO                                                                                                                                                                                                                                                                                                      ; FIFO                                             ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 32 (0)              ; 23 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component                                                                                                                                                                                                                                                                              ; scfifo                                           ; work         ;
;             |scfifo_8d21:auto_generated|                                                                                                ; 32 (0)              ; 23 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated                                                                                                                                                                                                                                                   ; scfifo_8d21                                      ; work         ;
;                |a_dpfifo_fj21:dpfifo|                                                                                                   ; 32 (1)              ; 23 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_fj21                                    ; work         ;
;                   |a_fefifo_t7f:fifo_state|                                                                                             ; 17 (10)             ; 9 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|a_fefifo_t7f:fifo_state                                                                                                                                                                                                      ; a_fefifo_t7f                                     ; work         ;
;                      |cntr_437:count_usedw|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|a_fefifo_t7f:fifo_state|cntr_437:count_usedw                                                                                                                                                                                 ; cntr_437                                         ; work         ;
;                   |altsyncram_g2m1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram                                                                                                                                                                                                      ; altsyncram_g2m1                                  ; work         ;
;                   |cntr_o2b:rd_ptr_count|                                                                                               ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|cntr_o2b:rd_ptr_count                                                                                                                                                                                                        ; cntr_o2b                                         ; work         ;
;                   |cntr_o2b:wr_ptr|                                                                                                     ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|cntr_o2b:wr_ptr                                                                                                                                                                                                              ; cntr_o2b                                         ; work         ;
;       |RAMRAMAM:my_RAM|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|RAMRAMAM:my_RAM                                                                                                                                                                                                                                                                                                   ; RAMRAMAM                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                   ; altsyncram                                       ; work         ;
;             |altsyncram_tpn1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_tpn1                                  ; work         ;
;       |Scaler:my_Scaler|                                                                                                                ; 48 (2)              ; 10 (10)                   ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|Scaler:my_Scaler                                                                                                                                                                                                                                                                                                  ; Scaler                                           ; work         ;
;          |lpm_mult:Mult2|                                                                                                               ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|Scaler:my_Scaler|lpm_mult:Mult2                                                                                                                                                                                                                                                                                   ; lpm_mult                                         ; work         ;
;             |mult_6os:auto_generated|                                                                                                   ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|Scaler:my_Scaler|lpm_mult:Mult2|mult_6os:auto_generated                                                                                                                                                                                                                                                           ; mult_6os                                         ; work         ;
;       |VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|                                                                                    ; 145 (108)           ; 180 (180)                 ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write                                                                                                                                                                                                                                                                      ; VirtualJTAG_MM_Write                             ; work         ;
;          |Seven_Seg_Driver:Seven_Seg_Driver_inst|                                                                                       ; 35 (35)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|Seven_Seg_Driver:Seven_Seg_Driver_inst                                                                                                                                                                                                                               ; Seven_Seg_Driver                                 ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|altsyncram:altsyncram_component                                                                                                                                                                                                                                      ; altsyncram                                       ; work         ;
;             |altsyncram_sgl1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|altsyncram:altsyncram_component|altsyncram_sgl1:auto_generated                                                                                                                                                                                                       ; altsyncram_sgl1                                  ; work         ;
;          |sld_virtual_jtag:virtual_jtag_0|                                                                                              ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0                                                                                                                                                                                                                                      ; sld_virtual_jtag                                 ; work         ;
;             |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                                                                                                   ; sld_virtual_jtag_basic                           ; work         ;
;       |myQsys:my_myQsys|                                                                                                                ; 265 (0)             ; 243 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|myQsys:my_myQsys                                                                                                                                                                                                                                                                                                  ; myQsys                                           ; work         ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                           ; altera_reset_controller                          ; myQsys       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                ; altera_reset_synchronizer                        ; myQsys       ;
;          |myQsys_new_sdram_controller_0:new_sdram_controller_0|                                                                         ; 265 (215)           ; 240 (152)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                             ; myQsys_new_sdram_controller_0                    ; myQsys       ;
;             |myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module|                     ; 50 (50)             ; 88 (88)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module                                                                                                                                       ; myQsys_new_sdram_controller_0_input_efifo_module ; myQsys       ;
;    |PLL:my_PLL|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|PLL:my_PLL                                                                                                                                                                                                                                                                                                                                 ; PLL                                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|PLL:my_PLL|altpll:altpll_component                                                                                                                                                                                                                                                                                                         ; altpll                                           ; work         ;
;          |PLL_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|PLL:my_PLL|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                                               ; PLL_altpll                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 178 (1)             ; 106 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 177 (0)             ; 106 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 177 (0)             ; 106 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 177 (1)             ; 106 (6)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 176 (0)             ; 100 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 176 (133)           ; 100 (72)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                   ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1131 (2)            ; 3177 (474)                ; 242688      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                    ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1129 (0)            ; 2703 (0)                  ; 242688      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                               ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1129 (88)           ; 2703 (1028)               ; 242688      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                              ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                         ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                       ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                                       ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                          ; work         ;
;                   |mux_f7c:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_f7c:auto_generated                                                                                                                              ; mux_f7c                                          ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 242688      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                       ; work         ;
;                |altsyncram_go14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 242688      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_go14:auto_generated                                                                                                                                                 ; altsyncram_go14                                  ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                     ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                     ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                    ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)             ; 59 (59)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                               ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 555 (1)             ; 1201 (1)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                  ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 474 (0)             ; 1185 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 711 (711)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                     ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 474 (0)             ; 474 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 80 (80)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                         ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                                     ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 321 (12)            ; 303 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                           ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                      ; work         ;
;                   |cntr_lth:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lth:auto_generated                                                             ; cntr_lth                                         ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                      ; work         ;
;                   |cntr_uji:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_uji:auto_generated                                                                                      ; cntr_uji                                         ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                      ; work         ;
;                   |cntr_2rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_2rh:auto_generated                                                                            ; cntr_2rh                                         ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                      ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                     ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 237 (237)           ; 237 (237)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                     ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|ALTSYNCRAM                                                 ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None ;
; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 128          ; 64           ; 128          ; 64           ; 8192   ; None ;
; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768  ; None ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|altsyncram:altsyncram_component|altsyncram_sgl1:auto_generated|ALTSYNCRAM                                                       ; M9K  ; Simple Dual Port ; 8192         ; 1            ; 512          ; 16           ; 8192   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_go14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 237          ; 1024         ; 237          ; 242688 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 5           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 10          ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File  ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                  ;
; Altera ; ROM: 2-PORT                        ; 16.1    ; N/A          ; N/A          ; |PWM|Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT                                                                                                                                                                                         ; ROM/Sine_LUT.v   ;
; Altera ; FIFO                               ; 16.1    ; N/A          ; N/A          ; |PWM|Controller:my_Controller|FIFO:my_FIFO                                                                                                                                                                                                                               ; FIFO/FIFO.v      ;
; Altera ; RAM: 2-PORT                        ; 16.1    ; N/A          ; N/A          ; |PWM|Controller:my_Controller|RAMRAMAM:my_RAM                                                                                                                                                                                                                            ; RAM/RAMRAMAM.v   ;
; Altera ; altera_avalon_new_sdram_controller ; 16.1    ; N/A          ; N/A          ; |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                      ; Qsys/myQsys.qsys ;
; Altera ; altera_reset_controller            ; 16.1    ; N/A          ; N/A          ; |PWM|Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller                                                                                                                                                                                    ; Qsys/myQsys.qsys ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+------------------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                               ;
+------------------+------------------+------------------+------------------+------------------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                              ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                              ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                              ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                              ;
+------------------+------------------+------------------+------------------+------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                           ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+------------------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                             ;
+------------+------------+------------+------------+------------------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                                      ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                                      ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                                      ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                                      ;
+------------+------------+------------+------------+------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                             ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                                       ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                                       ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                                       ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                                       ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                                       ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                                       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                                                           ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------------------+------------------------+
; Latch Name                                                                ; Latch Enable Signal                   ; Free of Timing Hazards ;
+---------------------------------------------------------------------------+---------------------------------------+------------------------+
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|TDO ; Controller:my_Controller|MasterSelect ; yes                    ;
; Number of user-specified and inferred latches = 1                         ;                                       ;                        ;
+---------------------------------------------------------------------------+---------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; Controller:my_Controller|Scaler:my_Scaler|temp_sum_result[32..55,64..95]                                                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module|entry_0[16,17] ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module|entry_1[16,17] ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Controller:my_Controller|Arbiter:my_Arbiter|local_reset                                                                                                                                                             ; Merged with Controller:my_Controller|Scaler:my_Scaler|local_reset                                                                                                                                  ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|local_reset                                                                                                                                                  ; Merged with Controller:my_Controller|Scaler:my_Scaler|local_reset                                                                                                                                  ;
; Controller:my_Controller|Arbiter:my_Arbiter|Adder:my_Adder|local_reset                                                                                                                                              ; Merged with Controller:my_Controller|Scaler:my_Scaler|local_reset                                                                                                                                  ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                   ; Merged with Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                              ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]                                                                                                        ; Merged with Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                           ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                           ; Lost fanout                                                                                                                                                                                        ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                           ; Lost fanout                                                                                                                                                                                        ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                           ; Lost fanout                                                                                                                                                                                        ;
; Controller:my_Controller|Arbiter:my_Arbiter|state                                                                                                                                                                   ; Merged with Controller:my_Controller|Arbiter:my_Arbiter|Adder:my_Adder|output_ready                                                                                                                ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0,1]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 92                                                                                                                                                                              ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 24                                                                                                                                                                              ;                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module|entry_0[16] ; Stuck at GND              ; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0],                                                 ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                       ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module|entry_0[17] ; Stuck at GND              ; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                       ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                     ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4089  ;
; Number of registers using Synchronous Clear  ; 196   ;
; Number of registers using Synchronous Load   ; 80    ;
; Number of registers using Asynchronous Clear ; 1232  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1515  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                         ; 2       ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                         ; 1       ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                         ; 2       ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                         ; 2       ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                       ; 11      ;
; Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                             ; 115     ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                         ; 2       ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                         ; 2       ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                         ; 2       ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                         ; 2       ;
; Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                              ; 1       ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                              ; 2       ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                               ; 2       ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                               ; 2       ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                               ; 2       ;
; Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                               ; 2       ;
; Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 30                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PWM|Controller:my_Controller|Scaler:my_Scaler|temp_sum_result[63]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|WrAddress[7]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |PWM|Controller:my_Controller|wraddress[8]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|WrAddress_Sync[5]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|Avalon_Address[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |PWM|Controller:my_Controller|Address_counter[23]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                                                                                                                                                                 ;
; 7:1                ; 42 bits   ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[9]                                                                                                                                                                                                                                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|state[3]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PWM|Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[7]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|Seven_Seg_Driver:Seven_Seg_Driver_inst|SS1[0]                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|Seven_Seg_Driver:Seven_Seg_Driver_inst|SS2[5]                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|Seven_Seg_Driver:Seven_Seg_Driver_inst|SS3                                                                                                                                                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|Seven_Seg_Driver:Seven_Seg_Driver_inst|SS1[3]                                                                                                                                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|Seven_Seg_Driver:Seven_Seg_Driver_inst|SS0[6]                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|Seven_Seg_Driver:Seven_Seg_Driver_inst|SS2[0]                                                                                                                                                                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|Seven_Seg_Driver:Seven_Seg_Driver_inst|SS2[2]                                                                                                                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|Selector34                                                                                                                                                                                                                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|Selector27                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |PWM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 44 LEs               ; 28 LEs                 ; Yes        ; |PWM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|altsyncram:altsyncram_component|altsyncram_sgl1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                       ;
+-----------------------------+-------+------+--------------------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                                          ;
+-----------------------------+-------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:my_PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------+
; Parameter Name                ; Value                 ; Type                    ;
+-------------------------------+-----------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                 ;
; PLL_TYPE                      ; AUTO                  ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                 ;
; LOCK_HIGH                     ; 1                     ; Untyped                 ;
; LOCK_LOW                      ; 1                     ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                 ;
; SKIP_VCO                      ; OFF                   ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                 ;
; BANDWIDTH                     ; 0                     ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                 ;
; DOWN_SPREAD                   ; 0                     ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer          ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 64                    ; Signed Integer          ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; -2500                 ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                 ;
; DPA_DIVIDER                   ; 0                     ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; VCO_MIN                       ; 0                     ; Untyped                 ;
; VCO_MAX                       ; 0                     ; Untyped                 ;
; VCO_CENTER                    ; 0                     ; Untyped                 ;
; PFD_MIN                       ; 0                     ; Untyped                 ;
; PFD_MAX                       ; 0                     ; Untyped                 ;
; M_INITIAL                     ; 0                     ; Untyped                 ;
; M                             ; 0                     ; Untyped                 ;
; N                             ; 1                     ; Untyped                 ;
; M2                            ; 1                     ; Untyped                 ;
; N2                            ; 1                     ; Untyped                 ;
; SS                            ; 1                     ; Untyped                 ;
; C0_HIGH                       ; 0                     ; Untyped                 ;
; C1_HIGH                       ; 0                     ; Untyped                 ;
; C2_HIGH                       ; 0                     ; Untyped                 ;
; C3_HIGH                       ; 0                     ; Untyped                 ;
; C4_HIGH                       ; 0                     ; Untyped                 ;
; C5_HIGH                       ; 0                     ; Untyped                 ;
; C6_HIGH                       ; 0                     ; Untyped                 ;
; C7_HIGH                       ; 0                     ; Untyped                 ;
; C8_HIGH                       ; 0                     ; Untyped                 ;
; C9_HIGH                       ; 0                     ; Untyped                 ;
; C0_LOW                        ; 0                     ; Untyped                 ;
; C1_LOW                        ; 0                     ; Untyped                 ;
; C2_LOW                        ; 0                     ; Untyped                 ;
; C3_LOW                        ; 0                     ; Untyped                 ;
; C4_LOW                        ; 0                     ; Untyped                 ;
; C5_LOW                        ; 0                     ; Untyped                 ;
; C6_LOW                        ; 0                     ; Untyped                 ;
; C7_LOW                        ; 0                     ; Untyped                 ;
; C8_LOW                        ; 0                     ; Untyped                 ;
; C9_LOW                        ; 0                     ; Untyped                 ;
; C0_INITIAL                    ; 0                     ; Untyped                 ;
; C1_INITIAL                    ; 0                     ; Untyped                 ;
; C2_INITIAL                    ; 0                     ; Untyped                 ;
; C3_INITIAL                    ; 0                     ; Untyped                 ;
; C4_INITIAL                    ; 0                     ; Untyped                 ;
; C5_INITIAL                    ; 0                     ; Untyped                 ;
; C6_INITIAL                    ; 0                     ; Untyped                 ;
; C7_INITIAL                    ; 0                     ; Untyped                 ;
; C8_INITIAL                    ; 0                     ; Untyped                 ;
; C9_INITIAL                    ; 0                     ; Untyped                 ;
; C0_MODE                       ; BYPASS                ; Untyped                 ;
; C1_MODE                       ; BYPASS                ; Untyped                 ;
; C2_MODE                       ; BYPASS                ; Untyped                 ;
; C3_MODE                       ; BYPASS                ; Untyped                 ;
; C4_MODE                       ; BYPASS                ; Untyped                 ;
; C5_MODE                       ; BYPASS                ; Untyped                 ;
; C6_MODE                       ; BYPASS                ; Untyped                 ;
; C7_MODE                       ; BYPASS                ; Untyped                 ;
; C8_MODE                       ; BYPASS                ; Untyped                 ;
; C9_MODE                       ; BYPASS                ; Untyped                 ;
; C0_PH                         ; 0                     ; Untyped                 ;
; C1_PH                         ; 0                     ; Untyped                 ;
; C2_PH                         ; 0                     ; Untyped                 ;
; C3_PH                         ; 0                     ; Untyped                 ;
; C4_PH                         ; 0                     ; Untyped                 ;
; C5_PH                         ; 0                     ; Untyped                 ;
; C6_PH                         ; 0                     ; Untyped                 ;
; C7_PH                         ; 0                     ; Untyped                 ;
; C8_PH                         ; 0                     ; Untyped                 ;
; C9_PH                         ; 0                     ; Untyped                 ;
; L0_HIGH                       ; 1                     ; Untyped                 ;
; L1_HIGH                       ; 1                     ; Untyped                 ;
; G0_HIGH                       ; 1                     ; Untyped                 ;
; G1_HIGH                       ; 1                     ; Untyped                 ;
; G2_HIGH                       ; 1                     ; Untyped                 ;
; G3_HIGH                       ; 1                     ; Untyped                 ;
; E0_HIGH                       ; 1                     ; Untyped                 ;
; E1_HIGH                       ; 1                     ; Untyped                 ;
; E2_HIGH                       ; 1                     ; Untyped                 ;
; E3_HIGH                       ; 1                     ; Untyped                 ;
; L0_LOW                        ; 1                     ; Untyped                 ;
; L1_LOW                        ; 1                     ; Untyped                 ;
; G0_LOW                        ; 1                     ; Untyped                 ;
; G1_LOW                        ; 1                     ; Untyped                 ;
; G2_LOW                        ; 1                     ; Untyped                 ;
; G3_LOW                        ; 1                     ; Untyped                 ;
; E0_LOW                        ; 1                     ; Untyped                 ;
; E1_LOW                        ; 1                     ; Untyped                 ;
; E2_LOW                        ; 1                     ; Untyped                 ;
; E3_LOW                        ; 1                     ; Untyped                 ;
; L0_INITIAL                    ; 1                     ; Untyped                 ;
; L1_INITIAL                    ; 1                     ; Untyped                 ;
; G0_INITIAL                    ; 1                     ; Untyped                 ;
; G1_INITIAL                    ; 1                     ; Untyped                 ;
; G2_INITIAL                    ; 1                     ; Untyped                 ;
; G3_INITIAL                    ; 1                     ; Untyped                 ;
; E0_INITIAL                    ; 1                     ; Untyped                 ;
; E1_INITIAL                    ; 1                     ; Untyped                 ;
; E2_INITIAL                    ; 1                     ; Untyped                 ;
; E3_INITIAL                    ; 1                     ; Untyped                 ;
; L0_MODE                       ; BYPASS                ; Untyped                 ;
; L1_MODE                       ; BYPASS                ; Untyped                 ;
; G0_MODE                       ; BYPASS                ; Untyped                 ;
; G1_MODE                       ; BYPASS                ; Untyped                 ;
; G2_MODE                       ; BYPASS                ; Untyped                 ;
; G3_MODE                       ; BYPASS                ; Untyped                 ;
; E0_MODE                       ; BYPASS                ; Untyped                 ;
; E1_MODE                       ; BYPASS                ; Untyped                 ;
; E2_MODE                       ; BYPASS                ; Untyped                 ;
; E3_MODE                       ; BYPASS                ; Untyped                 ;
; L0_PH                         ; 0                     ; Untyped                 ;
; L1_PH                         ; 0                     ; Untyped                 ;
; G0_PH                         ; 0                     ; Untyped                 ;
; G1_PH                         ; 0                     ; Untyped                 ;
; G2_PH                         ; 0                     ; Untyped                 ;
; G3_PH                         ; 0                     ; Untyped                 ;
; E0_PH                         ; 0                     ; Untyped                 ;
; E1_PH                         ; 0                     ; Untyped                 ;
; E2_PH                         ; 0                     ; Untyped                 ;
; E3_PH                         ; 0                     ; Untyped                 ;
; M_PH                          ; 0                     ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; CLK0_COUNTER                  ; G0                    ; Untyped                 ;
; CLK1_COUNTER                  ; G0                    ; Untyped                 ;
; CLK2_COUNTER                  ; G0                    ; Untyped                 ;
; CLK3_COUNTER                  ; G0                    ; Untyped                 ;
; CLK4_COUNTER                  ; G0                    ; Untyped                 ;
; CLK5_COUNTER                  ; G0                    ; Untyped                 ;
; CLK6_COUNTER                  ; E0                    ; Untyped                 ;
; CLK7_COUNTER                  ; E1                    ; Untyped                 ;
; CLK8_COUNTER                  ; E2                    ; Untyped                 ;
; CLK9_COUNTER                  ; E3                    ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; M_TIME_DELAY                  ; 0                     ; Untyped                 ;
; N_TIME_DELAY                  ; 0                     ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                 ;
; VCO_POST_SCALE                ; 0                     ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                 ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                 ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE          ;
+-------------------------------+-----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0 ;
+-------------------------+------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                                                  ;
+-------------------------+------------------+-------------------------------------------------------------------------------------------------------+
; sld_auto_instance_index ; NO               ; String                                                                                                ;
; sld_instance_index      ; 0                ; Signed Integer                                                                                        ;
; sld_ir_width            ; 1                ; Signed Integer                                                                                        ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                                        ;
; sld_sim_action          ; UNUSED           ; String                                                                                                ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                                        ;
; lpm_type                ; sld_virtual_jtag ; String                                                                                                ;
; lpm_hint                ; UNUSED           ; String                                                                                                ;
+-------------------------+------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                         ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                         ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_sgl1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                   ;
+---------------------------+----------+----------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                         ;
+---------------------------+----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                            ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 16                   ; Signed Integer                                            ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                            ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_tpn1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                     ;
+------------------------------------+--------------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT          ; Untyped                                                                                  ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 12                       ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 4096                     ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                  ;
; WIDTH_B                            ; 16                       ; Signed Integer                                                                           ;
; WIDTHAD_B                          ; 12                       ; Signed Integer                                                                           ;
; NUMWORDS_B                         ; 4096                     ; Signed Integer                                                                           ;
; INDATA_REG_B                       ; CLOCK0                   ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                   ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK0                   ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                        ; Signed Integer                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                  ;
; INIT_FILE                          ; ./Matlab scripts/sin.mif ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                   ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                   ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ck22          ; Untyped                                                                                  ;
+------------------------------------+--------------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; lpm_width               ; 64          ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                            ;
; CBXI_PARAMETER          ; scfifo_8d21 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 237                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 237                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 735                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 237                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|lpm_mult:Mult0 ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                   ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                                ;
; LPM_WIDTHB                                     ; 17       ; Untyped                                                                                ;
; LPM_WIDTHP                                     ; 33       ; Untyped                                                                                ;
; LPM_WIDTHR                                     ; 33       ; Untyped                                                                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                ;
; CBXI_PARAMETER                                 ; mult_rgs ; Untyped                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|lpm_mult:Mult1 ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                   ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                                                ;
; LPM_WIDTHB                                     ; 17       ; Untyped                                                                                ;
; LPM_WIDTHP                                     ; 33       ; Untyped                                                                                ;
; LPM_WIDTHR                                     ; 33       ; Untyped                                                                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                ;
; CBXI_PARAMETER                                 ; mult_rgs ; Untyped                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Controller:my_Controller|Scaler:my_Scaler|lpm_mult:Mult2 ;
+------------------------------------------------+----------+-----------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                          ;
+------------------------------------------------+----------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 48       ; Untyped                                       ;
; LPM_WIDTHB                                     ; 16       ; Untyped                                       ;
; LPM_WIDTHP                                     ; 64       ; Untyped                                       ;
; LPM_WIDTHR                                     ; 64       ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                       ;
; LATENCY                                        ; 0        ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                       ;
; CBXI_PARAMETER                                 ; mult_6os ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                       ;
+------------------------------------------------+----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; PLL:my_PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                           ;
; Entity Instance                           ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                   ;
;     -- WIDTH_A                            ; 1                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                          ;
;     -- NUMWORDS_B                         ; 512                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                          ;
;     -- NUMWORDS_B                         ; 4096                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                               ;
+----------------------------+---------------------------------------------------------------+
; Name                       ; Value                                                         ;
+----------------------------+---------------------------------------------------------------+
; Number of entity instances ; 1                                                             ;
; Entity Instance            ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                  ;
;     -- lpm_width           ; 64                                                            ;
;     -- LPM_NUMWORDS        ; 128                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                           ;
;     -- USE_EAB             ; ON                                                            ;
+----------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                            ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                             ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                                 ;
; Entity Instance                       ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                ;
;     -- LPM_WIDTHB                     ; 17                                                                                                ;
;     -- LPM_WIDTHP                     ; 33                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                ;
; Entity Instance                       ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                ;
;     -- LPM_WIDTHB                     ; 17                                                                                                ;
;     -- LPM_WIDTHP                     ; 33                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                ;
; Entity Instance                       ; Controller:my_Controller|Scaler:my_Scaler|lpm_mult:Mult2                                          ;
;     -- LPM_WIDTHA                     ; 48                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:my_Controller|FIFO:my_FIFO"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; empty     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[63..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[23..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:my_Controller|Scaler:my_Scaler"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_scaled ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_scaled ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT"                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q_a  ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; q_b  ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                       ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0"                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; virtual_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_rti     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write"                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; state_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; time_delay ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 237                 ; 237              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                                                   ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                                                    ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------+
; 0              ; NO         ; NO               ; 1        ; 0x400   ; 12              ; 0x00B                   ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0 ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 376                         ;
; cycloneiii_ff         ; 806                         ;
;     CLR               ; 93                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 394                         ;
;     ENA CLR           ; 9                           ;
;     ENA CLR SLD       ; 10                          ;
;     ENA SCLR          ; 72                          ;
;     SCLR              ; 75                          ;
;     plain             ; 152                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 801                         ;
;     arith             ; 232                         ;
;         2 data inputs ; 123                         ;
;         3 data inputs ; 109                         ;
;     normal            ; 569                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 107                         ;
;         3 data inputs ; 189                         ;
;         4 data inputs ; 236                         ;
; cycloneiii_mac_mult   ; 5                           ;
; cycloneiii_mac_out    ; 5                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 41                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.21                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 1269                                                   ;
; cycloneiii_ff         ; 3177                                                   ;
;     CLR               ; 283                                                    ;
;     ENA               ; 124                                                    ;
;     ENA CLR           ; 783                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 11                                                     ;
;     SLD               ; 13                                                     ;
;     plain             ; 1927                                                   ;
; cycloneiii_lcell_comb ; 1131                                                   ;
;     arith             ; 82                                                     ;
;         2 data inputs ; 81                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 1049                                                   ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 32                                                     ;
;         3 data inputs ; 342                                                    ;
;         4 data inputs ; 664                                                    ;
; cycloneiii_ram_block  ; 237                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 5.00                                                   ;
; Average LUT depth     ; 1.48                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 173                                      ;
; cycloneiii_ff         ; 106                                      ;
;     CLR               ; 7                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 45                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 178                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 170                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 28                                       ;
;         3 data inputs ; 52                                       ;
;         4 data inputs ; 83                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.08                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:06     ;
; Top                            ; 00:00:03     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                    ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                  ; Details ;
+-----------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Controller:my_Controller|Address_counter[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[0]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[0]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[10]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[10]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[10]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[10]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[11]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[11]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[11]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[11]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[12]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[12]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[12]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[12]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[13]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[13]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[13]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[13]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[14]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[14]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[14]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[14]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[15]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[15]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[15]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[15]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[16]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[16]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[16]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[16]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[17]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[17]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[17]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[17]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[18]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[18]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[18]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[18]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[19]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[19]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[19]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[19]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[1]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[1]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[20]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[20]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[20]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[20]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[21]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[21]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[21]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[21]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[22]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[22]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[22]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[22]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[23]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[23]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[23]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[23]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[24]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[24]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[24]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[24]                                                                                                       ; N/A     ;
; Controller:my_Controller|Address_counter[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[2]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[2]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[3]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[3]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[4]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[4]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[5]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[5]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[6]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[6]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[7]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[7]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[8]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[8]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[8]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[8]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[9]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[9]                                                                                                        ; N/A     ;
; Controller:my_Controller|Address_counter[9]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Address_counter[9]                                                                                                        ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[0]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[0]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[10] ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[10] ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[11] ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[11] ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[12] ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[12] ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[13] ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[13] ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[14] ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[14] ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[15] ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[15] ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[1]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[1]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[2]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[2]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[3]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[3]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[4]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[4]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[5]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[5]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[6]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[6]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[7]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[7]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[8]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[8]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[9]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|sin[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|q_a[9]  ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|arbiter_ready                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Adder:my_Adder|output_ready                                                                            ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|arbiter_ready                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Adder:my_Adder|output_ready                                                                            ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[0]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[0]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[10]                                    ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[10]                                    ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[11]                                    ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[11]                                    ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[12]                                    ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[12]                                    ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[13]                                    ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[13]                                    ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[14]                                    ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[14]                                    ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[15]                                    ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[15]                                    ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[1]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[1]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[2]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[2]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[3]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[3]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[4]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[4]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[5]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[5]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[6]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[6]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[7]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[7]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[8]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[8]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[9]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|data_in[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated|q_b[9]                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[0]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[0]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[10]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[10]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[11]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[11]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[12]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[12]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[13]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[13]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[14]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[14]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[15]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[15]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[16]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[16]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[17]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[17]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[18]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[18]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[19]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[19]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[1]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[1]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[20]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[20]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[21]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[21]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[22]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[22]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[23]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[23]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[24]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[24]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[25]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[25]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[26]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[26]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[27]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[27]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[28]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[28]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[29]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[29]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[2]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[2]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[30]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[30]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[31]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[31]                                                                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[3]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[3]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[4]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[4]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[5]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[5]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[6]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[6]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[7]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[7]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[8]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[8]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[9]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|shifted_output[9]                                                                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[0]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[0]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[10]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[10]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[11]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[11]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[12]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[12]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[13]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[13]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[14]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[14]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[15]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[15]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[16]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[16]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[16]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[17]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[17]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[17]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[18]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[18]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[18]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[19]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[19]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[19]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[1]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[1]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[20]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[20]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[20]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[21]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[21]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[21]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[22]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[22]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[22]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[23]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[23]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[23]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[24]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[24]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[24]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[25]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[25]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[25]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[26]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[26]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[26]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[27]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[27]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[27]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[28]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[28]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[28]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[29]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[29]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[29]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[2]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[2]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[30]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[30]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[30]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[31]~_wirecell                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[31]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[31]~_wirecell                                      ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[3]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[3]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[4]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[4]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[5]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[5]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[6]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[6]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[7]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[7]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[8]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[8]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[9]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_i_shited[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|i_shited_val[9]                                                 ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[0]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[0]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[10]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[10]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[11]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[11]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[12]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[12]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[13]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[13]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[14]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[14]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[15]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[15]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[16]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[16]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[17]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[17]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[18]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[18]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[19]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[19]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[1]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[1]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[20]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[20]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[21]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[21]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[22]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[22]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[23]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[23]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[24]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[24]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[25]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[25]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[26]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[26]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[27]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[27]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[28]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[28]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[29]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[29]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[2]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[2]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[30]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[30]                                               ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[31]~_wirecell                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[31]~_wirecell                                     ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[3]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[3]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[4]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[4]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[5]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[5]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[6]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[6]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[7]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[7]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[8]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[8]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[9]                                                ; N/A     ;
; Controller:my_Controller|Arbiter:my_Arbiter|u_q_shifted[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|q_shifted_val[9]                                                ; N/A     ;
; Controller:my_Controller|Read_Read                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_Read                                                                                                                 ; N/A     ;
; Controller:my_Controller|Read_Read                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_Read                                                                                                                 ; N/A     ;
; Controller:my_Controller|Read_ReadDataValid                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadDataValid~0                                                                                                      ; N/A     ;
; Controller:my_Controller|Read_ReadDataValid                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadDataValid~0                                                                                                      ; N/A     ;
; Controller:my_Controller|Read_ReadData[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[0]~0                                                                                                        ; N/A     ;
; Controller:my_Controller|Read_ReadData[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[0]~0                                                                                                        ; N/A     ;
; Controller:my_Controller|Read_ReadData[10]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[10]~1                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[10]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[10]~1                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[11]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[11]~2                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[11]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[11]~2                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[12]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[12]~3                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[12]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[12]~3                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[13]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[13]~4                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[13]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[13]~4                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[14]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[14]~5                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[14]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[14]~5                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[15]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[15]~6                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[15]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[15]~6                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[1]~7                                                                                                        ; N/A     ;
; Controller:my_Controller|Read_ReadData[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[1]~7                                                                                                        ; N/A     ;
; Controller:my_Controller|Read_ReadData[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[2]~8                                                                                                        ; N/A     ;
; Controller:my_Controller|Read_ReadData[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[2]~8                                                                                                        ; N/A     ;
; Controller:my_Controller|Read_ReadData[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[3]~9                                                                                                        ; N/A     ;
; Controller:my_Controller|Read_ReadData[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[3]~9                                                                                                        ; N/A     ;
; Controller:my_Controller|Read_ReadData[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[4]~10                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[4]~10                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[5]~11                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[5]~11                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[6]~12                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[6]~12                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[7]~13                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[7]~13                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[8]~14                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[8]~14                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[9]~15                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_ReadData[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_ReadData[9]~15                                                                                                       ; N/A     ;
; Controller:my_Controller|Read_WaitRequest                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_WaitRequest~0                                                                                                        ; N/A     ;
; Controller:my_Controller|Read_WaitRequest                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|Read_WaitRequest~0                                                                                                        ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[0]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[0]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[10]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[10]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[11]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[11]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[12]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[12]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[13]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[13]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[14]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[14]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[15]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[15]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[16]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[16]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[17]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[17]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[18]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[18]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[19]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[19]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[1]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[1]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[20]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[20]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[21]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[21]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[22]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[22]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[23]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[23]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[24]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[24]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[25]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[25]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[26]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[26]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[27]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[27]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[28]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[28]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[29]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[29]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[2]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[2]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[30]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[30]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[31]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[31]                                                            ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[3]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[3]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[4]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[4]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[5]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[5]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[6]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[6]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[7]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[7]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[8]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[8]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[9]                                                             ; N/A     ;
; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|doppler_shift[9]                                                             ; N/A     ;
; Controller:my_Controller|data_out[0]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[24]      ; N/A     ;
; Controller:my_Controller|data_out[0]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[24]      ; N/A     ;
; Controller:my_Controller|data_out[1]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[25]      ; N/A     ;
; Controller:my_Controller|data_out[1]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[25]      ; N/A     ;
; Controller:my_Controller|data_out[2]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[26]      ; N/A     ;
; Controller:my_Controller|data_out[2]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[26]      ; N/A     ;
; Controller:my_Controller|data_out[3]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[27]      ; N/A     ;
; Controller:my_Controller|data_out[3]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[27]      ; N/A     ;
; Controller:my_Controller|data_out[4]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[28]      ; N/A     ;
; Controller:my_Controller|data_out[4]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[28]      ; N/A     ;
; Controller:my_Controller|data_out[5]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[29]      ; N/A     ;
; Controller:my_Controller|data_out[5]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[29]      ; N/A     ;
; Controller:my_Controller|data_out[6]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[30]      ; N/A     ;
; Controller:my_Controller|data_out[6]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[30]      ; N/A     ;
; Controller:my_Controller|data_out[7]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[31]      ; N/A     ;
; Controller:my_Controller|data_out[7]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[31]      ; N/A     ;
; Controller:my_Controller|rdaddress[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[0]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[0]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[10]                                                                                                             ; N/A     ;
; Controller:my_Controller|rdaddress[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[10]                                                                                                             ; N/A     ;
; Controller:my_Controller|rdaddress[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[1]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[1]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[2]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[2]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[3]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[3]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[4]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[4]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[5]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[5]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[6]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[6]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[7]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[7]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[8]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[8]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[9]                                                                                                              ; N/A     ;
; Controller:my_Controller|rdaddress[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|rdaddress[9]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[0]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[0]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[10]                                                                                                             ; N/A     ;
; Controller:my_Controller|wraddress[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[10]                                                                                                             ; N/A     ;
; Controller:my_Controller|wraddress[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[1]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[1]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[2]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[2]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[3]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[3]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[4]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[4]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[5]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[5]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[6]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[6]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[7]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[7]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[8]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[8]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[9]                                                                                                              ; N/A     ;
; Controller:my_Controller|wraddress[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Controller:my_Controller|wraddress[9]                                                                                                              ; N/A     ;
; request                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; request                                                                                                                                            ; N/A     ;
; request                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; request                                                                                                                                            ; N/A     ;
; PLL:my_PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; PLL:my_PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
+-----------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Sep  4 17:09:37 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DRFM -c DRFM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Scaler.v
    Info (12023): Found entity 1: Scaler File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Scaler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Arbiter.v
    Info (12023): Found entity 1: Arbiter File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Arbiter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Adder.v
    Info (12023): Found entity 1: Adder File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file NCO.v
    Info (12023): Found entity 1: NCO File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/NCO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Frequency_Shifter.v
    Info (12023): Found entity 1: Frequency_Shifter File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Frequency_Shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/myQsys/synthesis/myQsys.v
    Info (12023): Found entity 1: myQsys File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/myQsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/myQsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/myQsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v
    Info (12023): Found entity 1: myQsys_new_sdram_controller_0_input_efifo_module File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: myQsys_new_sdram_controller_0 File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v
    Info (12023): Found entity 1: myQsys_new_sdram_controller_0_test_component_ram_module File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v Line: 21
    Info (12023): Found entity 2: myQsys_new_sdram_controller_0_test_component File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file RAM/RAMRAMAM.v
    Info (12023): Found entity 1: RAMRAMAM File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/RAM/RAMRAMAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file VirtualJTAG_MM_Write.v
    Info (12023): Found entity 1: VirtualJTAG_MM_Write File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Seven_Seg_Driver.v
    Info (12023): Found entity 1: Seven_Seg_Driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Seven_Seg_Driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file myQsys.v
    Info (12023): Found entity 1: myQsys File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/myQsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file DRFM.v
    Info (12023): Found entity 1: PWM File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Controller.v
    Info (12023): Found entity 1: Controller File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PLL/PLL.v
    Info (12023): Found entity 1: PLL File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/PLL/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ROM/Sine_LUT.v
    Info (12023): Found entity 1: Sine_LUT File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/ROM/Sine_LUT.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file FIFO/FIFO.v
    Info (12023): Found entity 1: FIFO File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at Arbiter.v(41): created implicit net for "ready" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Arbiter.v Line: 41
Warning (10037): Verilog HDL or VHDL warning at myQsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at myQsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at myQsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at myQsys_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "PWM" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:my_PLL" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 43
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:my_PLL|altpll:altpll_component" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/PLL/PLL.v Line: 103
Info (12130): Elaborated megafunction instantiation "PLL:my_PLL|altpll:altpll_component" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/PLL/PLL.v Line: 103
Info (12133): Instantiated megafunction "PLL:my_PLL|altpll:altpll_component" with the following parameter: File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/PLL/PLL.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "clk2_divide_by" = "64"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/PLL_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:my_PLL|altpll:altpll_component|PLL_altpll:auto_generated" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:my_Controller" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 72
Warning (10858): Verilog HDL warning at Controller.v(53): object Read_WriteData used but never assigned File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v Line: 53
Warning (10030): Net "Read_WriteData" at Controller.v(53) has no driver or initial value, using a default initial value '0' File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v Line: 53
Info (12128): Elaborating entity "VirtualJTAG_MM_Write" for hierarchy "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v Line: 104
Warning (10036): Verilog HDL or VHDL warning at VirtualJTAG_MM_Write.v(159): object "JTAG_Busy" assigned a value but never read File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v Line: 159
Warning (10240): Verilog HDL Always Construct warning at VirtualJTAG_MM_Write.v(201): inferring latch(es) for variable "TDO", which holds its previous value in one or more paths through the always construct File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v Line: 201
Info (10041): Inferred latch for "TDO" at VirtualJTAG_MM_Write.v(201) File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v Line: 201
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v Line: 89
Info (12130): Elaborated megafunction instantiation "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v Line: 89
Info (12133): Instantiated megafunction "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0" with the following parameter: File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v Line: 89
    Info (12134): Parameter "sld_auto_instance_index" = "NO"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "1"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsyncram" for hierarchy "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|altsyncram:altsyncram_component" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v Line: 151
Info (12130): Elaborated megafunction instantiation "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|altsyncram:altsyncram_component" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v Line: 151
Info (12133): Instantiated megafunction "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|altsyncram:altsyncram_component" with the following parameter: File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v Line: 151
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_b" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sgl1.tdf
    Info (12023): Found entity 1: altsyncram_sgl1 File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_sgl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sgl1" for hierarchy "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|altsyncram:altsyncram_component|altsyncram_sgl1:auto_generated" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Seven_Seg_Driver" for hierarchy "Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|Seven_Seg_Driver:Seven_Seg_Driver_inst" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/VirtualJTAG_MM_Write.v Line: 155
Info (12128): Elaborating entity "myQsys" for hierarchy "Controller:my_Controller|myQsys:my_myQsys" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v Line: 128
Info (12128): Elaborating entity "myQsys_new_sdram_controller_0" for hierarchy "Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/myQsys.v Line: 52
Info (12128): Elaborating entity "myQsys_new_sdram_controller_0_input_efifo_module" for hierarchy "Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/myQsys.v Line: 115
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "RAMRAMAM" for hierarchy "Controller:my_Controller|RAMRAMAM:my_RAM" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v Line: 136
Info (12128): Elaborating entity "altsyncram" for hierarchy "Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/RAM/RAMRAMAM.v Line: 89
Info (12130): Elaborated megafunction instantiation "Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/RAM/RAMRAMAM.v Line: 89
Info (12133): Instantiated megafunction "Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component" with the following parameter: File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/RAM/RAMRAMAM.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tpn1.tdf
    Info (12023): Found entity 1: altsyncram_tpn1 File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_tpn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tpn1" for hierarchy "Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Arbiter" for hierarchy "Controller:my_Controller|Arbiter:my_Arbiter" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v Line: 146
Warning (10230): Verilog HDL assignment warning at Arbiter.v(61): truncated value with size 33 to match size of target (32) File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Arbiter.v Line: 61
Info (12128): Elaborating entity "NCO" for hierarchy "Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Arbiter.v Line: 39
Info (12128): Elaborating entity "Sine_LUT" for hierarchy "Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/NCO.v Line: 16
Info (12128): Elaborating entity "altsyncram" for hierarchy "Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/ROM/Sine_LUT.v Line: 94
Info (12130): Elaborated megafunction instantiation "Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/ROM/Sine_LUT.v Line: 94
Info (12133): Instantiated megafunction "Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component" with the following parameter: File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/ROM/Sine_LUT.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./Matlab scripts/sin.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ck22.tdf
    Info (12023): Found entity 1: altsyncram_ck22 File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_ck22.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ck22" for hierarchy "Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./Matlab scripts/sin.mif -- setting all initial values to 0 File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/ROM/Sine_LUT.v Line: 94
Info (12128): Elaborating entity "Frequency_Shifter" for hierarchy "Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Arbiter.v Line: 41
Info (12128): Elaborating entity "Adder" for hierarchy "Controller:my_Controller|Arbiter:my_Arbiter|Adder:my_Adder" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Arbiter.v Line: 43
Info (12128): Elaborating entity "Scaler" for hierarchy "Controller:my_Controller|Scaler:my_Scaler" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v Line: 153
Info (12128): Elaborating entity "FIFO" for hierarchy "Controller:my_Controller|FIFO:my_FIFO" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Controller.v Line: 161
Info (12128): Elaborating entity "scfifo" for hierarchy "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v Line: 81
Info (12130): Elaborated megafunction instantiation "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v Line: 81
Info (12133): Instantiated megafunction "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component" with the following parameter: File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/FIFO/FIFO.v Line: 81
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8d21.tdf
    Info (12023): Found entity 1: scfifo_8d21 File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8d21" for hierarchy "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_fj21.tdf
    Info (12023): Found entity 1: a_dpfifo_fj21 File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_fj21" for hierarchy "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/scfifo_8d21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_t7f.tdf
    Info (12023): Found entity 1: a_fefifo_t7f File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_fefifo_t7f.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_t7f" for hierarchy "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|a_fefifo_t7f:fifo_state" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_437.tdf
    Info (12023): Found entity 1: cntr_437 File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_437.tdf Line: 26
Info (12128): Elaborating entity "cntr_437" for hierarchy "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|a_fefifo_t7f:fifo_state|cntr_437:count_usedw" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_fefifo_t7f.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g2m1.tdf
    Info (12023): Found entity 1: altsyncram_g2m1 File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_g2m1" for hierarchy "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o2b.tdf
    Info (12023): Found entity 1: cntr_o2b File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_o2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_o2b" for hierarchy "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|cntr_o2b:rd_ptr_count" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/a_dpfifo_fj21.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_go14.tdf
    Info (12023): Found entity 1: altsyncram_go14 File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_go14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf
    Info (12023): Found entity 1: mux_f7c File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/mux_f7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lth.tdf
    Info (12023): Found entity 1: cntr_lth File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_lth.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf
    Info (12023): Found entity 1: cmpr_krb File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cmpr_krb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uji.tdf
    Info (12023): Found entity 1: cntr_uji File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_uji.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf
    Info (12023): Found entity 1: cntr_2rh File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_2rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.09.04.17:10:09 Progress: Loading sld6e24906c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[0]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 40
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[1]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 70
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[2]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 100
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[3]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 130
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[4]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 160
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[5]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 190
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[6]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 220
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[7]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 250
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[8]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 280
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[9]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 310
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[10]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 340
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[11]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 370
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[12]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 400
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[13]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 430
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[14]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 460
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[15]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 490
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[16]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 520
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[17]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 550
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[18]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 580
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[19]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 610
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[20]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 640
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[21]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 670
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[22]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 700
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[23]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 730
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[32]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1000
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[33]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1030
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[34]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1060
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[35]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1090
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[36]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1120
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[37]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1150
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[38]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1180
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[39]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1210
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[40]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1240
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[41]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1270
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[42]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1300
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[43]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1330
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[44]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1360
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[45]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1390
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[46]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1420
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[47]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1450
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[48]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1480
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[49]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1510
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[50]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1540
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[51]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1570
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[52]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1600
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[53]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1630
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[54]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1660
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[55]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1690
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[56]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1720
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[57]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1750
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[58]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1780
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[59]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1810
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[60]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1840
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[61]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1870
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[62]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1900
        Warning (14320): Synthesized away node "Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|q_b[63]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/altsyncram_g2m1.tdf Line: 1930
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|Mult0" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Frequency_Shifter.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|Mult1" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Frequency_Shifter.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Controller:my_Controller|Scaler:my_Scaler|Mult2" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Scaler.v Line: 54
Info (12130): Elaborated megafunction instantiation "Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|lpm_mult:Mult0" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Frequency_Shifter.v Line: 29
Info (12133): Instantiated megafunction "Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter|lpm_mult:Mult0" with the following parameter: File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Frequency_Shifter.v Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rgs.tdf
    Info (12023): Found entity 1: mult_rgs File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/mult_rgs.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Controller:my_Controller|Scaler:my_Scaler|lpm_mult:Mult2" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Scaler.v Line: 54
Info (12133): Instantiated megafunction "Controller:my_Controller|Scaler:my_Scaler|lpm_mult:Mult2" with the following parameter: File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Scaler.v Line: 54
    Info (12134): Parameter "LPM_WIDTHA" = "48"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6os.tdf
    Info (12023): Found entity 1: mult_6os File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/db/mult_6os.tdf Line: 31
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 86 buffer(s)
    Info (13019): Ignored 86 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OP_DRAM_Clock_Enable" is stuck at VCC File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 19
    Warning (13410): Pin "OP_DRAM_Data_Mask[0]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 22
    Warning (13410): Pin "OP_DRAM_Data_Mask[1]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 22
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 67 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/output_files/DRFM.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 507 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 2
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 2
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 2
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 2
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 2
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 2
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 2
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 2
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 2
    Warning (15610): No output dependent on input pin "reset_n" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/DRFM.v Line: 3
Info (21057): Implemented 5433 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 87 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 5025 logic cells
    Info (21064): Implemented 278 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 10 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 1138 megabytes
    Info: Processing ended: Mon Sep  4 17:10:34 2017
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM/DRFM_Source/output_files/DRFM.map.smsg.


