{
  "module_name": "pistachio-clk.h",
  "hash_id": "15c8ed69fdd31721be378cc42fcc974abff78a6247e4a337b5cba7e3c1d43c0d",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/pistachio-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_PISTACHIO_H\n#define _DT_BINDINGS_CLOCK_PISTACHIO_H\n\n \n#define CLK_MIPS_PLL\t\t\t0\n#define CLK_AUDIO_PLL\t\t\t1\n#define CLK_RPU_V_PLL\t\t\t2\n#define CLK_RPU_L_PLL\t\t\t3\n#define CLK_SYS_PLL\t\t\t4\n#define CLK_WIFI_PLL\t\t\t5\n#define CLK_BT_PLL\t\t\t6\n\n \n#define CLK_WIFI_DIV4\t\t\t16\n#define CLK_WIFI_DIV8\t\t\t17\n\n \n#define CLK_MIPS\t\t\t32\n#define CLK_AUDIO_IN\t\t\t33\n#define CLK_AUDIO\t\t\t34\n#define CLK_I2S\t\t\t\t35\n#define CLK_SPDIF\t\t\t36\n#define CLK_AUDIO_DAC\t\t\t37\n#define CLK_RPU_V\t\t\t38\n#define CLK_RPU_L\t\t\t39\n#define CLK_RPU_SLEEP\t\t\t40\n#define CLK_WIFI_PLL_GATE\t\t41\n#define CLK_RPU_CORE\t\t\t42\n#define CLK_WIFI_ADC\t\t\t43\n#define CLK_WIFI_DAC\t\t\t44\n#define CLK_USB_PHY\t\t\t45\n#define CLK_ENET_IN\t\t\t46\n#define CLK_ENET\t\t\t47\n#define CLK_UART0\t\t\t48\n#define CLK_UART1\t\t\t49\n#define CLK_PERIPH_SYS\t\t\t50\n#define CLK_SPI0\t\t\t51\n#define CLK_SPI1\t\t\t52\n#define CLK_EVENT_TIMER\t\t\t53\n#define CLK_AUX_ADC_INTERNAL\t\t54\n#define CLK_AUX_ADC\t\t\t55\n#define CLK_SD_HOST\t\t\t56\n#define CLK_BT\t\t\t\t57\n#define CLK_BT_DIV4\t\t\t58\n#define CLK_BT_DIV8\t\t\t59\n#define CLK_BT_1MHZ\t\t\t60\n\n \n#define CLK_MIPS_INTERNAL_DIV\t\t64\n#define CLK_MIPS_DIV\t\t\t65\n#define CLK_AUDIO_DIV\t\t\t66\n#define CLK_I2S_DIV\t\t\t67\n#define CLK_SPDIF_DIV\t\t\t68\n#define CLK_AUDIO_DAC_DIV\t\t69\n#define CLK_RPU_V_DIV\t\t\t70\n#define CLK_RPU_L_DIV\t\t\t71\n#define CLK_RPU_SLEEP_DIV\t\t72\n#define CLK_RPU_CORE_DIV\t\t73\n#define CLK_USB_PHY_DIV\t\t\t74\n#define CLK_ENET_DIV\t\t\t75\n#define CLK_UART0_INTERNAL_DIV\t\t76\n#define CLK_UART0_DIV\t\t\t77\n#define CLK_UART1_INTERNAL_DIV\t\t78\n#define CLK_UART1_DIV\t\t\t79\n#define CLK_SYS_INTERNAL_DIV\t\t80\n#define CLK_SPI0_INTERNAL_DIV\t\t81\n#define CLK_SPI0_DIV\t\t\t82\n#define CLK_SPI1_INTERNAL_DIV\t\t83\n#define CLK_SPI1_DIV\t\t\t84\n#define CLK_EVENT_TIMER_INTERNAL_DIV\t85\n#define CLK_EVENT_TIMER_DIV\t\t86\n#define CLK_AUX_ADC_INTERNAL_DIV\t87\n#define CLK_AUX_ADC_DIV\t\t\t88\n#define CLK_SD_HOST_DIV\t\t\t89\n#define CLK_BT_DIV\t\t\t90\n#define CLK_BT_DIV4_DIV\t\t\t91\n#define CLK_BT_DIV8_DIV\t\t\t92\n#define CLK_BT_1MHZ_INTERNAL_DIV\t93\n#define CLK_BT_1MHZ_DIV\t\t\t94\n\n \n#define CLK_AUDIO_REF_MUX\t\t96\n#define CLK_MIPS_PLL_MUX\t\t97\n#define CLK_AUDIO_PLL_MUX\t\t98\n#define CLK_AUDIO_MUX\t\t\t99\n#define CLK_RPU_V_PLL_MUX\t\t100\n#define CLK_RPU_L_PLL_MUX\t\t101\n#define CLK_RPU_L_MUX\t\t\t102\n#define CLK_WIFI_PLL_MUX\t\t103\n#define CLK_WIFI_DIV4_MUX\t\t104\n#define CLK_WIFI_DIV8_MUX\t\t105\n#define CLK_RPU_CORE_MUX\t\t106\n#define CLK_SYS_PLL_MUX\t\t\t107\n#define CLK_ENET_MUX\t\t\t108\n#define CLK_EVENT_TIMER_MUX\t\t109\n#define CLK_SD_HOST_MUX\t\t\t110\n#define CLK_BT_PLL_MUX\t\t\t111\n#define CLK_DEBUG_MUX\t\t\t112\n\n#define CLK_NR_CLKS\t\t\t113\n\n \n#define PERIPH_CLK_SYS\t\t\t0\n#define PERIPH_CLK_SYS_BUS\t\t1\n#define PERIPH_CLK_DDR\t\t\t2\n#define PERIPH_CLK_ROM\t\t\t3\n#define PERIPH_CLK_COUNTER_FAST\t\t4\n#define PERIPH_CLK_COUNTER_SLOW\t\t5\n#define PERIPH_CLK_IR\t\t\t6\n#define PERIPH_CLK_WD\t\t\t7\n#define PERIPH_CLK_PDM\t\t\t8\n#define PERIPH_CLK_PWM\t\t\t9\n#define PERIPH_CLK_I2C0\t\t\t10\n#define PERIPH_CLK_I2C1\t\t\t11\n#define PERIPH_CLK_I2C2\t\t\t12\n#define PERIPH_CLK_I2C3\t\t\t13\n\n \n#define PERIPH_CLK_ROM_DIV\t\t32\n#define PERIPH_CLK_COUNTER_FAST_DIV\t33\n#define PERIPH_CLK_COUNTER_SLOW_PRE_DIV\t34\n#define PERIPH_CLK_COUNTER_SLOW_DIV\t35\n#define PERIPH_CLK_IR_PRE_DIV\t\t36\n#define PERIPH_CLK_IR_DIV\t\t37\n#define PERIPH_CLK_WD_PRE_DIV\t\t38\n#define PERIPH_CLK_WD_DIV\t\t39\n#define PERIPH_CLK_PDM_PRE_DIV\t\t40\n#define PERIPH_CLK_PDM_DIV\t\t41\n#define PERIPH_CLK_PWM_PRE_DIV\t\t42\n#define PERIPH_CLK_PWM_DIV\t\t43\n#define PERIPH_CLK_I2C0_PRE_DIV\t\t44\n#define PERIPH_CLK_I2C0_DIV\t\t45\n#define PERIPH_CLK_I2C1_PRE_DIV\t\t46\n#define PERIPH_CLK_I2C1_DIV\t\t47\n#define PERIPH_CLK_I2C2_PRE_DIV\t\t48\n#define PERIPH_CLK_I2C2_DIV\t\t49\n#define PERIPH_CLK_I2C3_PRE_DIV\t\t50\n#define PERIPH_CLK_I2C3_DIV\t\t51\n\n#define PERIPH_CLK_NR_CLKS\t\t52\n\n \n#define SYS_CLK_I2C0\t\t\t0\n#define SYS_CLK_I2C1\t\t\t1\n#define SYS_CLK_I2C2\t\t\t2\n#define SYS_CLK_I2C3\t\t\t3\n#define SYS_CLK_I2S_IN\t\t\t4\n#define SYS_CLK_PAUD_OUT\t\t5\n#define SYS_CLK_SPDIF_OUT\t\t6\n#define SYS_CLK_SPI0_MASTER\t\t7\n#define SYS_CLK_SPI0_SLAVE\t\t8\n#define SYS_CLK_PWM\t\t\t9\n#define SYS_CLK_UART0\t\t\t10\n#define SYS_CLK_UART1\t\t\t11\n#define SYS_CLK_SPI1\t\t\t12\n#define SYS_CLK_MDC\t\t\t13\n#define SYS_CLK_SD_HOST\t\t\t14\n#define SYS_CLK_ENET\t\t\t15\n#define SYS_CLK_IR\t\t\t16\n#define SYS_CLK_WD\t\t\t17\n#define SYS_CLK_TIMER\t\t\t18\n#define SYS_CLK_I2S_OUT\t\t\t24\n#define SYS_CLK_SPDIF_IN\t\t25\n#define SYS_CLK_EVENT_TIMER\t\t26\n#define SYS_CLK_HASH\t\t\t27\n\n#define SYS_CLK_NR_CLKS\t\t\t28\n\n \n#define EXT_CLK_AUDIO_IN\t\t0\n#define EXT_CLK_ENET_IN\t\t\t1\n\n#define EXT_CLK_NR_CLKS\t\t\t2\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}