 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGIN
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Sun Mar 15 19:35:23 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 29.83%

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 r
  core/fe_queue_fifo/wptr/reset_i (net)               309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/U7/IN1 (NOR2X0)                         0.3348    0.1004 @   0.2004 r
  core/fe_queue_fifo/wptr/U7/QN (NOR2X0)                          0.0436    0.0578     0.2582 f
  core/fe_queue_fifo/wptr/n12 (net)             1       2.1890              0.0000     0.2582 f
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/D (DFFX1)                  0.0436    0.0000 &   0.2582 f
  data arrival time                                                                    0.2582

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3938     0.3938
  clock reconvergence pessimism                                             0.0000     0.3938
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.3938 r
  library hold time                                                         0.0153     0.4091
  data required time                                                                   0.4091
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4091
  data arrival time                                                                   -0.2582
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1509


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (net)       309.5153              0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (net) 309.5153    0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (net) 309.5153   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_2)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (net) 309.5153           0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U12/IN2 (NOR2X0)       0.3253    0.0817 @   0.1817 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U12/QN (NOR2X0)        0.0333    0.0748     0.2565 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/n3 (net)     1   2.2526          0.0000     0.2565 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_1_/D (DFFX1)   0.0333   0.0000 &   0.2565 f
  data arrival time                                                                    0.2565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3903     0.3903
  clock reconvergence pessimism                                             0.0000     0.3903
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_1_/CLK (DFFX1)         0.0000     0.3903 r
  library hold time                                                         0.0169     0.4071
  data required time                                                                   0.4071
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4071
  data arrival time                                                                   -0.2565
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1506


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (net)       309.5153              0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (net) 309.5153    0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (net) 309.5153   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_2)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (net) 309.5153           0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U8/IN2 (NOR2X0)        0.3254    0.0818 @   0.1818 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U8/QN (NOR2X0)         0.0344    0.0762     0.2580 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/n5 (net)     1   2.4921          0.0000     0.2580 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_0_/D (DFFX1)   0.0344   0.0000 &   0.2581 f
  data arrival time                                                                    0.2581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  clock reconvergence pessimism                                             0.0000     0.3904
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_0_/CLK (DFFX1)         0.0000     0.3904 r
  library hold time                                                         0.0166     0.4070
  data required time                                                                   0.4070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4070
  data arrival time                                                                   -0.2581
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1490


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 r
  core/fe_queue_fifo/wptr/reset_i (net)               309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/U12/IN1 (NOR2X0)                        0.3348    0.1004 @   0.2004 r
  core/fe_queue_fifo/wptr/U12/QN (NOR2X0)                         0.0445    0.0601     0.2605 f
  core/fe_queue_fifo/wptr/n8 (net)              1       2.5166              0.0000     0.2605 f
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/D (DFFX1)                  0.0445    0.0000 &   0.2605 f
  data arrival time                                                                    0.2605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3936     0.3936
  clock reconvergence pessimism                                             0.0000     0.3936
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.3936 r
  library hold time                                                         0.0151     0.4086
  data required time                                                                   0.4086
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4086
  data arrival time                                                                   -0.2605
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1481


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 r
  core/fe_queue_fifo/wptr/reset_i (net)               309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/U16/IN1 (NOR2X0)                        0.3345    0.1005 @   0.2005 r
  core/fe_queue_fifo/wptr/U16/QN (NOR2X0)                         0.0454    0.0613     0.2618 f
  core/fe_queue_fifo/wptr/n6 (net)              1       2.6769              0.0000     0.2618 f
  core/fe_queue_fifo/wptr/ptr_r_reg_3_/D (DFFX1)                  0.0454    0.0000 &   0.2618 f
  data arrival time                                                                    0.2618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3938     0.3938
  clock reconvergence pessimism                                             0.0000     0.3938
  core/fe_queue_fifo/wptr/ptr_r_reg_3_/CLK (DFFX1)                          0.0000     0.3938 r
  library hold time                                                         0.0148     0.4086
  data required time                                                                   0.4086
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4086
  data arrival time                                                                   -0.2618
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1468


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (net)       309.5153              0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (net) 309.5153    0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (net) 309.5153   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_3)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (net) 309.5153           0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U8/IN2 (NOR2X0)        0.3272    0.0843 @   0.1843 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U8/QN (NOR2X0)         0.0350    0.0772     0.2615 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/n9 (net)     1   2.6402          0.0000     0.2615 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_/D (DFFX1)   0.0350   0.0000 &   0.2615 f
  data arrival time                                                                    0.2615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  clock reconvergence pessimism                                             0.0000     0.3904
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_/CLK (DFFX1)         0.0000     0.3904 r
  library hold time                                                         0.0165     0.4069
  data required time                                                                   0.4069
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4069
  data arrival time                                                                   -0.2615
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1454


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/cptr/reset_i (net)               309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/U6/IN1 (NOR2X0)                         0.3360    0.1012 @   0.2012 r
  core/fe_queue_fifo/cptr/U6/QN (NOR2X0)                          0.0433    0.0588     0.2600 f
  core/fe_queue_fifo/cptr/n13 (net)             1       2.3196              0.0000     0.2600 f
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/D (DFFX1)                  0.0433    0.0000 &   0.2600 f
  data arrival time                                                                    0.2600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  clock reconvergence pessimism                                             0.0000     0.3904
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.3904 r
  library hold time                                                         0.0145     0.4049
  data required time                                                                   0.4049
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4049
  data arrival time                                                                   -0.2600
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1449


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/U7/IN1 (NOR2X0)                0.3360    0.1013 @   0.2013 r
  core/fe_queue_fifo/rptr_circ_ptr/U7/QN (NOR2X0)                 0.0436    0.0579     0.2592 f
  core/fe_queue_fifo/rptr_circ_ptr/n13 (net)     1      2.1966              0.0000     0.2592 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/D (DFFX1)         0.0436    0.0000 &   0.2592 f
  data arrival time                                                                    0.2592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  clock reconvergence pessimism                                             0.0000     0.3891
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/CLK (DFFX1)                 0.0000     0.3891 r
  library hold time                                                         0.0144     0.4035
  data required time                                                                   0.4035
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4035
  data arrival time                                                                   -0.2592
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1444


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/cptr/reset_i (net)               309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/U11/IN1 (NOR2X0)                        0.3360    0.1013 @   0.2013 r
  core/fe_queue_fifo/cptr/U11/QN (NOR2X0)                         0.0445    0.0603     0.2616 f
  core/fe_queue_fifo/cptr/n11 (net)             1       2.5364              0.0000     0.2616 f
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/D (DFFX1)                  0.0445    0.0000 &   0.2616 f
  data arrival time                                                                    0.2616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  clock reconvergence pessimism                                             0.0000     0.3892
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.3892 r
  library hold time                                                         0.0142     0.4034
  data required time                                                                   0.4034
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4034
  data arrival time                                                                   -0.2616
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1418


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (net)       300.2010              0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (net) 300.2010    0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (net) 300.2010   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_2)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (net) 300.2010           0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U12/IN2 (NOR2X0)       0.3127    0.0788 @   0.1788 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U12/QN (NOR2X0)        0.0497    0.0396     0.2184 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/n3 (net)     1   2.4250          0.0000     0.2184 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_1_/D (DFFX1)   0.0497   0.0000 &   0.2184 r
  data arrival time                                                                    0.2184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3903     0.3903
  clock reconvergence pessimism                                             0.0000     0.3903
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_1_/CLK (DFFX1)         0.0000     0.3903 r
  library hold time                                                        -0.0302     0.3600
  data required time                                                                   0.3600
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3600
  data arrival time                                                                   -0.2184
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1417


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/U16/IN1 (NOR2X0)               0.3360    0.1012 @   0.2012 r
  core/fe_queue_fifo/rptr_circ_ptr/U16/QN (NOR2X0)                0.0448    0.0608     0.2620 f
  core/fe_queue_fifo/rptr_circ_ptr/n16 (net)     1      2.6004              0.0000     0.2620 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/D (DFFX1)         0.0448    0.0000 &   0.2621 f
  data arrival time                                                                    0.2621

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3888     0.3888
  clock reconvergence pessimism                                             0.0000     0.3888
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/CLK (DFFX1)                 0.0000     0.3888 r
  library hold time                                                         0.0142     0.4030
  data required time                                                                   0.4030
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4030
  data arrival time                                                                   -0.2621
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1409


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (net)       309.5153              0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (net) 309.5153    0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (net) 309.5153   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_3)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (net) 309.5153           0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U12/IN2 (NOR2X0)       0.3262    0.0830 @   0.1830 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U12/QN (NOR2X0)        0.0410    0.0832     0.2662 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/n10 (net)     1   3.6752         0.0000     0.2662 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_/D (DFFX1)   0.0410  -0.0010 &   0.2651 f
  data arrival time                                                                    0.2651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  clock reconvergence pessimism                                             0.0000     0.3896
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_/CLK (DFFX1)         0.0000     0.3896 r
  library hold time                                                         0.0150     0.4047
  data required time                                                                   0.4047
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4047
  data arrival time                                                                   -0.2651
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1395


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (net)       300.2010              0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (net) 300.2010    0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (net) 300.2010   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_2)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (net) 300.2010           0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U8/IN2 (NOR2X0)        0.3128    0.0789 @   0.1789 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U8/QN (NOR2X0)         0.0522    0.0410     0.2199 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/n5 (net)     1   2.6645          0.0000     0.2199 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_0_/D (DFFX1)   0.0522   0.0000 &   0.2199 r
  data arrival time                                                                    0.2199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  clock reconvergence pessimism                                             0.0000     0.3904
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_0_/CLK (DFFX1)         0.0000     0.3904 r
  library hold time                                                        -0.0310     0.3594
  data required time                                                                   0.3594
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3594
  data arrival time                                                                   -0.2199
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1395


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/cptr/reset_i (net)               309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/U18/IN1 (NOR2X0)                        0.3360    0.1011 @   0.2011 r
  core/fe_queue_fifo/cptr/U18/QN (NOR2X0)                         0.0470    0.0604     0.2615 f
  core/fe_queue_fifo/cptr/n7 (net)              1       2.5400              0.0000     0.2615 f
  core/fe_queue_fifo/cptr/ptr_r_reg_3_/D (DFFX1)                  0.0470    0.0000 &   0.2615 f
  data arrival time                                                                    0.2615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3848     0.3848
  clock reconvergence pessimism                                             0.0000     0.3848
  core/fe_queue_fifo/cptr/ptr_r_reg_3_/CLK (DFFX1)                          0.0000     0.3848 r
  library hold time                                                         0.0136     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.2615
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1369


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/U12/IN1 (NOR2X0)               0.3360    0.1012 @   0.2012 r
  core/fe_queue_fifo/rptr_circ_ptr/U12/QN (NOR2X0)                0.0460    0.0616     0.2628 f
  core/fe_queue_fifo/rptr_circ_ptr/n15 (net)     1      2.7108              0.0000     0.2628 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/D (DFFX1)         0.0460    0.0000 &   0.2628 f
  data arrival time                                                                    0.2628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  clock reconvergence pessimism                                             0.0000     0.3856
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/CLK (DFFX1)                 0.0000     0.3856 r
  library hold time                                                         0.0139     0.3995
  data required time                                                                   0.3995
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3995
  data arrival time                                                                   -0.2628
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1367


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/cptr/reset_i (net)               309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/U16/IN1 (NOR2X0)                        0.3360    0.1012 @   0.2012 r
  core/fe_queue_fifo/cptr/U16/QN (NOR2X0)                         0.0461    0.0620     0.2632 f
  core/fe_queue_fifo/cptr/n9 (net)              1       2.7749              0.0000     0.2632 f
  core/fe_queue_fifo/cptr/ptr_r_reg_2_/D (DFFX1)                  0.0461    0.0000 &   0.2632 f
  data arrival time                                                                    0.2632

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  clock reconvergence pessimism                                             0.0000     0.3857
  core/fe_queue_fifo/cptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.3857 r
  library hold time                                                         0.0138     0.3995
  data required time                                                                   0.3995
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3995
  data arrival time                                                                   -0.2632
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1363


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 r
  core/fe_queue_fifo/wptr/reset_i (net)               309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/U9/IN1 (NOR2X0)                         0.3347    0.1004 @   0.2004 r
  core/fe_queue_fifo/wptr/U9/QN (NOR2X0)                          0.0463    0.0622     0.2626 f
  core/fe_queue_fifo/wptr/n10 (net)             1       2.8016              0.0000     0.2626 f
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/D (DFFX1)                  0.0463    0.0000 &   0.2626 f
  data arrival time                                                                    0.2626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3848     0.3848
  clock reconvergence pessimism                                             0.0000     0.3848
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.3848 r
  library hold time                                                         0.0138     0.3986
  data required time                                                                   0.3986
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3986
  data arrival time                                                                   -0.2626
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1360


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (net)       300.2010              0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (net) 300.2010    0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (net) 300.2010   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_3)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (net) 300.2010           0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U8/IN2 (NOR2X0)        0.3145    0.0812 @   0.1812 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U8/QN (NOR2X0)         0.0530    0.0420     0.2231 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/n9 (net)     1   2.8126          0.0000     0.2231 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_/D (DFFX1)   0.0530   0.0000 &   0.2232 r
  data arrival time                                                                    0.2232

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  clock reconvergence pessimism                                             0.0000     0.3904
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_/CLK (DFFX1)         0.0000     0.3904 r
  library hold time                                                        -0.0312     0.3592
  data required time                                                                   0.3592
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3592
  data arrival time                                                                   -0.2232
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1360


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      309.5153              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/U9/IN1 (NOR2X0)                0.3360    0.1008 @   0.2008 r
  core/fe_queue_fifo/rptr_circ_ptr/U9/QN (NOR2X0)                 0.0462    0.0628     0.2636 f
  core/fe_queue_fifo/rptr_circ_ptr/n14 (net)     1      2.8788              0.0000     0.2636 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/D (DFFX1)         0.0462    0.0000 &   0.2637 f
  data arrival time                                                                    0.2637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3847     0.3847
  clock reconvergence pessimism                                             0.0000     0.3847
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/CLK (DFFX1)                 0.0000     0.3847 r
  library hold time                                                         0.0138     0.3985
  data required time                                                                   0.3985
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3985
  data arrival time                                                                   -0.2637
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1348


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_40 (net)       300.2010              0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_42 (net) 300.2010    0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_44 (net) 300.2010   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_3)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (net) 300.2010           0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U12/IN2 (NOR2X0)       0.3136    0.0799 @   0.1799 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U12/QN (NOR2X0)        0.0600    0.0482     0.2281 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/n10 (net)     1   3.8476         0.0000     0.2281 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_/D (DFFX1)   0.0600  -0.0017 &   0.2264 r
  data arrival time                                                                    0.2264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  clock reconvergence pessimism                                             0.0000     0.3896
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_/CLK (DFFX1)         0.0000     0.3896 r
  library hold time                                                        -0.0333     0.3563
  data required time                                                                   0.3563
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3563
  data arrival time                                                                   -0.2264
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1299


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 f
  core/fe_queue_fifo/wptr/reset_i (net)               300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/U7/IN1 (NOR2X0)                         0.3215    0.0966 @   0.1966 f
  core/fe_queue_fifo/wptr/U7/QN (NOR2X0)                          0.0486    0.0490     0.2455 r
  core/fe_queue_fifo/wptr/n12 (net)             1       2.3614              0.0000     0.2455 r
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/D (DFFX1)                  0.0486    0.0000 &   0.2455 r
  data arrival time                                                                    0.2455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3938     0.3938
  clock reconvergence pessimism                                             0.0000     0.3938
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.3938 r
  library hold time                                                        -0.0300     0.3638
  data required time                                                                   0.3638
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3638
  data arrival time                                                                   -0.2455
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1183


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 f
  core/fe_queue_fifo/wptr/reset_i (net)               300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/U12/IN1 (NOR2X0)                        0.3215    0.0965 @   0.1965 f
  core/fe_queue_fifo/wptr/U12/QN (NOR2X0)                         0.0499    0.0513     0.2478 r
  core/fe_queue_fifo/wptr/n8 (net)              1       2.6890              0.0000     0.2478 r
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/D (DFFX1)                  0.0499    0.0000 &   0.2479 r
  data arrival time                                                                    0.2479

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3936     0.3936
  clock reconvergence pessimism                                             0.0000     0.3936
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.3936 r
  library hold time                                                        -0.0303     0.3633
  data required time                                                                   0.3633
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3633
  data arrival time                                                                   -0.2479
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1154


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 f
  core/fe_queue_fifo/wptr/reset_i (net)               300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/U16/IN1 (NOR2X0)                        0.3230    0.0967 @   0.1967 f
  core/fe_queue_fifo/wptr/U16/QN (NOR2X0)                         0.0511    0.0525     0.2492 r
  core/fe_queue_fifo/wptr/n6 (net)              1       2.8493              0.0000     0.2492 r
  core/fe_queue_fifo/wptr/ptr_r_reg_3_/D (DFFX1)                  0.0511    0.0000 &   0.2492 r
  data arrival time                                                                    0.2492

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3938     0.3938
  clock reconvergence pessimism                                             0.0000     0.3938
  core/fe_queue_fifo/wptr/ptr_r_reg_3_/CLK (DFFX1)                          0.0000     0.3938 r
  library hold time                                                        -0.0307     0.3631
  data required time                                                                   0.3631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3631
  data arrival time                                                                   -0.2492
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1138


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/cptr/reset_i (net)               300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/U6/IN1 (NOR2X0)                         0.3230    0.0973 @   0.1973 f
  core/fe_queue_fifo/cptr/U6/QN (NOR2X0)                          0.0485    0.0500     0.2473 r
  core/fe_queue_fifo/cptr/n13 (net)             1       2.4920              0.0000     0.2473 r
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/D (DFFX1)                  0.0485    0.0000 &   0.2473 r
  data arrival time                                                                    0.2473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  clock reconvergence pessimism                                             0.0000     0.3904
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.3904 r
  library hold time                                                        -0.0299     0.3605
  data required time                                                                   0.3605
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3605
  data arrival time                                                                   -0.2473
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1133


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/U7/IN1 (NOR2X0)                0.3230    0.0973 @   0.1973 f
  core/fe_queue_fifo/rptr_circ_ptr/U7/QN (NOR2X0)                 0.0486    0.0491     0.2464 r
  core/fe_queue_fifo/rptr_circ_ptr/n13 (net)     1      2.3690              0.0000     0.2464 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/D (DFFX1)         0.0486    0.0000 &   0.2464 r
  data arrival time                                                                    0.2464

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  clock reconvergence pessimism                                             0.0000     0.3891
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/CLK (DFFX1)                 0.0000     0.3891 r
  library hold time                                                        -0.0299     0.3592
  data required time                                                                   0.3592
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3592
  data arrival time                                                                   -0.2464
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1128


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/cptr/reset_i (net)               300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/U11/IN1 (NOR2X0)                        0.3230    0.0973 @   0.1973 f
  core/fe_queue_fifo/cptr/U11/QN (NOR2X0)                         0.0501    0.0515     0.2489 r
  core/fe_queue_fifo/cptr/n11 (net)             1       2.7088              0.0000     0.2489 r
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/D (DFFX1)                  0.0501    0.0000 &   0.2489 r
  data arrival time                                                                    0.2489

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  clock reconvergence pessimism                                             0.0000     0.3892
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.3892 r
  library hold time                                                        -0.0303     0.3589
  data required time                                                                   0.3589
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3589
  data arrival time                                                                   -0.2489
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1100


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/U16/IN1 (NOR2X0)               0.3230    0.0973 @   0.1973 f
  core/fe_queue_fifo/rptr_circ_ptr/U16/QN (NOR2X0)                0.0505    0.0520     0.2493 r
  core/fe_queue_fifo/rptr_circ_ptr/n16 (net)     1      2.7728              0.0000     0.2493 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/D (DFFX1)         0.0505    0.0000 &   0.2493 r
  data arrival time                                                                    0.2493

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3888     0.3888
  clock reconvergence pessimism                                             0.0000     0.3888
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/CLK (DFFX1)                 0.0000     0.3888 r
  library hold time                                                        -0.0305     0.3584
  data required time                                                                   0.3584
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3584
  data arrival time                                                                   -0.2493
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1090


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/cptr/reset_i (net)               300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/U18/IN1 (NOR2X0)                        0.3230    0.0972 @   0.1972 f
  core/fe_queue_fifo/cptr/U18/QN (NOR2X0)                         0.0525    0.0515     0.2488 r
  core/fe_queue_fifo/cptr/n7 (net)              1       2.7124              0.0000     0.2488 r
  core/fe_queue_fifo/cptr/ptr_r_reg_3_/D (DFFX1)                  0.0525    0.0000 &   0.2488 r
  data arrival time                                                                    0.2488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3848     0.3848
  clock reconvergence pessimism                                             0.0000     0.3848
  core/fe_queue_fifo/cptr/ptr_r_reg_3_/CLK (DFFX1)                          0.0000     0.3848 r
  library hold time                                                        -0.0310     0.3538
  data required time                                                                   0.3538
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3538
  data arrival time                                                                   -0.2488
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1050


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/U12/IN1 (NOR2X0)               0.3230    0.0973 @   0.1973 f
  core/fe_queue_fifo/rptr_circ_ptr/U12/QN (NOR2X0)                0.0516    0.0528     0.2501 r
  core/fe_queue_fifo/rptr_circ_ptr/n15 (net)     1      2.8832              0.0000     0.2501 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/D (DFFX1)         0.0516    0.0000 &   0.2501 r
  data arrival time                                                                    0.2501

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  clock reconvergence pessimism                                             0.0000     0.3856
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/CLK (DFFX1)                 0.0000     0.3856 r
  library hold time                                                        -0.0308     0.3549
  data required time                                                                   0.3549
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3549
  data arrival time                                                                   -0.2501
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1048


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/cptr/reset_i (net)               300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/U16/IN1 (NOR2X0)                        0.3230    0.0972 @   0.1972 f
  core/fe_queue_fifo/cptr/U16/QN (NOR2X0)                         0.0520    0.0533     0.2505 r
  core/fe_queue_fifo/cptr/n9 (net)              1       2.9473              0.0000     0.2505 r
  core/fe_queue_fifo/cptr/ptr_r_reg_2_/D (DFFX1)                  0.0520    0.0000 &   0.2505 r
  data arrival time                                                                    0.2505

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  clock reconvergence pessimism                                             0.0000     0.3857
  core/fe_queue_fifo/cptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.3857 r
  library hold time                                                        -0.0309     0.3548
  data required time                                                                   0.3548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3548
  data arrival time                                                                   -0.2505
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1043


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 f
  core/fe_queue_fifo/wptr/reset_i (net)               300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/U9/IN1 (NOR2X0)                         0.3215    0.0966 @   0.1966 f
  core/fe_queue_fifo/wptr/U9/QN (NOR2X0)                          0.0521    0.0534     0.2500 r
  core/fe_queue_fifo/wptr/n10 (net)             1       2.9740              0.0000     0.2500 r
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/D (DFFX1)                  0.0521    0.0000 &   0.2500 r
  data arrival time                                                                    0.2500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3848     0.3848
  clock reconvergence pessimism                                             0.0000     0.3848
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.3848 r
  library hold time                                                        -0.0309     0.3539
  data required time                                                                   0.3539
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3539
  data arrival time                                                                   -0.2500
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1039


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      300.2010              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/U9/IN1 (NOR2X0)                0.3230    0.0970 @   0.1970 f
  core/fe_queue_fifo/rptr_circ_ptr/U9/QN (NOR2X0)                 0.0525    0.0540     0.2510 r
  core/fe_queue_fifo/rptr_circ_ptr/n14 (net)     1      3.0512              0.0000     0.2510 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/D (DFFX1)         0.0525    0.0000 &   0.2510 r
  data arrival time                                                                    0.2510

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3847     0.3847
  clock reconvergence pessimism                                             0.0000     0.3847
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/CLK (DFFX1)                 0.0000     0.3847 r
  library hold time                                                        -0.0311     0.3536
  data required time                                                                   0.3536
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3536
  data arrival time                                                                   -0.2510
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1026


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[91] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[91] (net)                           2      15.5031              0.0000     0.1000 f
  U3239/IN5 (AO222X1)                                             0.0012    0.0000 @   0.1000 f
  U3239/Q (AO222X1)                                               0.1167    0.1105     0.2105 f
  mem_resp_li[661] (net)                        1      32.1705              0.0000     0.2105 f
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2105 f
  uce_1__uce/mem_resp_i[91] (net)                      32.1705              0.0000     0.2105 f
  uce_1__uce/U137/IN2 (AND2X1)                                    0.1167   -0.0325 &   0.1780 f
  uce_1__uce/U137/Q (AND2X1)                                      0.2105    0.1669 @   0.3449 f
  uce_1__uce/data_mem_pkt_o[35] (net)           3      60.9540              0.0000     0.3449 f
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.3449 f
  data_mem_pkt_li[557] (net)                           60.9540              0.0000     0.3449 f
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.3449 f
  core/data_mem_pkt_i[558] (net)                       60.9540              0.0000     0.3449 f
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.3449 f
  core/be/data_mem_pkt_i[35] (net)                     60.9540              0.0000     0.3449 f
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.3449 f
  core/be/be_mem/data_mem_pkt_i[35] (net)              60.9540              0.0000     0.3449 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.3449 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       60.9540              0.0000     0.3449 f
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.2105   -0.0451 @   0.2998 f
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0364    0.0892     0.3890 f
  core/be/be_mem/dcache/n2284 (net)             1       2.4386              0.0000     0.3890 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0364    0.0000 &   0.3890 f
  data arrival time                                                                    0.3890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                             0.0000     0.4116
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.4116 r
  library hold time                                                         0.0167     0.4282
  data required time                                                                   0.4282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4282
  data arrival time                                                                   -0.3890
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0392


  Startpoint: io_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[99] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[99] (net)                           2      15.2102              0.0000     0.1000 f
  U3248/IN5 (AO222X1)                                             0.0012    0.0003 @   0.1003 f
  U3248/Q (AO222X1)                                               0.1013    0.1016     0.2019 f
  mem_resp_li[669] (net)                        1      26.5434              0.0000     0.2019 f
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2019 f
  uce_1__uce/mem_resp_i[99] (net)                      26.5434              0.0000     0.2019 f
  uce_1__uce/U146/IN2 (AND2X1)                                    0.1013   -0.0255 &   0.1764 f
  uce_1__uce/U146/Q (AND2X1)                                      0.2116    0.1641 @   0.3405 f
  uce_1__uce/data_mem_pkt_o[43] (net)           3      61.0593              0.0000     0.3405 f
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3405 f
  data_mem_pkt_li[565] (net)                           61.0593              0.0000     0.3405 f
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3405 f
  core/data_mem_pkt_i[566] (net)                       61.0593              0.0000     0.3405 f
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3405 f
  core/be/data_mem_pkt_i[43] (net)                     61.0593              0.0000     0.3405 f
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3405 f
  core/be/be_mem/data_mem_pkt_i[43] (net)              61.0593              0.0000     0.3405 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3405 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       61.0593              0.0000     0.3405 f
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.2116   -0.0349 @   0.3056 f
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0377    0.0903     0.3959 f
  core/be/be_mem/dcache/n2276 (net)             1       2.8728              0.0000     0.3959 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0377    0.0000 &   0.3960 f
  data arrival time                                                                    0.3960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.4112 r
  library hold time                                                         0.0163     0.4276
  data required time                                                                   0.4276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4276
  data arrival time                                                                   -0.3960
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0316


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[67] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[67] (net)                           2      15.1562              0.0000     0.1000 f
  U3211/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3211/Q (AO222X1)                                               0.1293    0.1150 @   0.2151 f
  mem_resp_li[637] (net)                        1      35.4140              0.0000     0.2151 f
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2151 f
  uce_1__uce/mem_resp_i[67] (net)                      35.4140              0.0000     0.2151 f
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1293   -0.0353 @   0.1797 f
  uce_1__uce/U111/Q (AND2X1)                                      0.1415    0.1352 @   0.3149 f
  uce_1__uce/data_mem_pkt_o[11] (net)           3      39.4339              0.0000     0.3149 f
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.3149 f
  data_mem_pkt_li[533] (net)                           39.4339              0.0000     0.3149 f
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.3149 f
  core/data_mem_pkt_i[534] (net)                       39.4339              0.0000     0.3149 f
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.3149 f
  core/be/data_mem_pkt_i[11] (net)                     39.4339              0.0000     0.3149 f
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.3149 f
  core/be/be_mem/data_mem_pkt_i[11] (net)              39.4339              0.0000     0.3149 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.3149 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       39.4339              0.0000     0.3149 f
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.1415   -0.0288 @   0.2861 f
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0376    0.0829     0.3690 f
  core/be/be_mem/dcache/n2308 (net)             1       2.9706              0.0000     0.3690 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0376    0.0000 &   0.3691 f
  data arrival time                                                                    0.3691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  clock reconvergence pessimism                                             0.0000     0.3856
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.3856 r
  library hold time                                                         0.0148     0.4004
  data required time                                                                   0.4004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4004
  data arrival time                                                                   -0.3691
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0314


  Startpoint: io_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[60] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[60] (net)                           2      14.5762              0.0000     0.1000 f
  U3204/IN6 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3204/Q (AO222X1)                                               0.1149    0.1120     0.2122 f
  mem_resp_li[630] (net)                        1      31.2302              0.0000     0.2122 f
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2122 f
  uce_1__uce/mem_resp_i[60] (net)                      31.2302              0.0000     0.2122 f
  uce_1__uce/U104/IN2 (AND2X1)                                    0.1149   -0.0297 &   0.1825 f
  uce_1__uce/U104/Q (AND2X1)                                      0.1898    0.1574 @   0.3399 f
  uce_1__uce/data_mem_pkt_o[4] (net)            3      55.0271              0.0000     0.3399 f
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.3399 f
  data_mem_pkt_li[526] (net)                           55.0271              0.0000     0.3399 f
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.3399 f
  core/data_mem_pkt_i[527] (net)                       55.0271              0.0000     0.3399 f
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.3399 f
  core/be/data_mem_pkt_i[4] (net)                      55.0271              0.0000     0.3399 f
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.3399 f
  core/be/be_mem/data_mem_pkt_i[4] (net)               55.0271              0.0000     0.3399 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.3399 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        55.0271              0.0000     0.3399 f
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.1898   -0.0516 @   0.2883 f
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0361    0.0868     0.3751 f
  core/be/be_mem/dcache/n2315 (net)             1       2.3939              0.0000     0.3751 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0361    0.0000 &   0.3752 f
  data arrival time                                                                    0.3752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.3922 r
  library hold time                                                         0.0140     0.4061
  data required time                                                                   0.4061
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4061
  data arrival time                                                                   -0.3752
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0310


  Startpoint: io_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[70] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[70] (net)                           2      15.4877              0.0000     0.1000 f
  U3215/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3215/Q (AO222X1)                                               0.1351    0.1180 @   0.2181 f
  mem_resp_li[640] (net)                        1      37.3650              0.0000     0.2181 f
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2181 f
  uce_1__uce/mem_resp_i[70] (net)                      37.3650              0.0000     0.2181 f
  uce_1__uce/U115/IN2 (AND2X1)                                    0.1351   -0.0378 @   0.1803 f
  uce_1__uce/U115/Q (AND2X1)                                      0.1416    0.1359 @   0.3162 f
  uce_1__uce/data_mem_pkt_o[14] (net)           3      39.4577              0.0000     0.3162 f
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.3162 f
  data_mem_pkt_li[536] (net)                           39.4577              0.0000     0.3162 f
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.3162 f
  core/data_mem_pkt_i[537] (net)                       39.4577              0.0000     0.3162 f
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.3162 f
  core/be/data_mem_pkt_i[14] (net)                     39.4577              0.0000     0.3162 f
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.3162 f
  core/be/be_mem/data_mem_pkt_i[14] (net)              39.4577              0.0000     0.3162 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.3162 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       39.4577              0.0000     0.3162 f
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.1416   -0.0285 @   0.2877 f
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0372    0.0827     0.3704 f
  core/be/be_mem/dcache/n2305 (net)             1       2.8711              0.0000     0.3704 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0372    0.0000 &   0.3704 f
  data arrival time                                                                    0.3704

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  clock reconvergence pessimism                                             0.0000     0.3856
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.3856 r
  library hold time                                                         0.0149     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.3704
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0301


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[76] (net)                           2      15.4010              0.0000     0.1000 f
  U3222/IN5 (AO222X1)                                             0.0012    0.0002 @   0.1002 f
  U3222/Q (AO222X1)                                               0.1194    0.1120     0.2122 f
  mem_resp_li[646] (net)                        1      33.1422              0.0000     0.2122 f
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.2122 f
  uce_1__uce/mem_resp_i[76] (net)                      33.1422              0.0000     0.2122 f
  uce_1__uce/U121/IN2 (AND2X1)                                    0.1194   -0.0301 &   0.1821 f
  uce_1__uce/U121/Q (AND2X1)                                      0.1626    0.1437 @   0.3258 f
  uce_1__uce/data_mem_pkt_o[20] (net)           3      46.0146              0.0000     0.3258 f
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.3258 f
  data_mem_pkt_li[542] (net)                           46.0146              0.0000     0.3258 f
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.3258 f
  core/data_mem_pkt_i[543] (net)                       46.0146              0.0000     0.3258 f
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.3258 f
  core/be/data_mem_pkt_i[20] (net)                     46.0146              0.0000     0.3258 f
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.3258 f
  core/be/be_mem/data_mem_pkt_i[20] (net)              46.0146              0.0000     0.3258 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.3258 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       46.0146              0.0000     0.3258 f
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.1626   -0.0389 @   0.2870 f
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0366    0.0843     0.3713 f
  core/be/be_mem/dcache/n2299 (net)             1       2.5753              0.0000     0.3713 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0366    0.0000 &   0.3713 f
  data arrival time                                                                    0.3713

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3862     0.3862
  clock reconvergence pessimism                                             0.0000     0.3862
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.3862 r
  library hold time                                                         0.0150     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.3713
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0299


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[68] (net)                           2      16.0868              0.0000     0.1000 f
  U3213/IN6 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3213/Q (AO222X1)                                               0.1143    0.1116     0.2119 f
  mem_resp_li[638] (net)                        1      30.9950              0.0000     0.2119 f
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.2119 f
  uce_1__uce/mem_resp_i[68] (net)                      30.9950              0.0000     0.2119 f
  uce_1__uce/U112/IN2 (AND2X1)                                    0.1143   -0.0243 &   0.1875 f
  uce_1__uce/U112/Q (AND2X1)                                      0.1414    0.1327 @   0.3202 f
  uce_1__uce/data_mem_pkt_o[12] (net)           3      39.4980              0.0000     0.3202 f
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.3202 f
  data_mem_pkt_li[534] (net)                           39.4980              0.0000     0.3202 f
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.3202 f
  core/data_mem_pkt_i[535] (net)                       39.4980              0.0000     0.3202 f
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.3202 f
  core/be/data_mem_pkt_i[12] (net)                     39.4980              0.0000     0.3202 f
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.3202 f
  core/be/be_mem/data_mem_pkt_i[12] (net)              39.4980              0.0000     0.3202 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.3202 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       39.4980              0.0000     0.3202 f
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.1414   -0.0310 @   0.2892 f
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0374    0.0828     0.3720 f
  core/be/be_mem/dcache/n2307 (net)             1       2.9181              0.0000     0.3720 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0374    0.0000 &   0.3720 f
  data arrival time                                                                    0.3720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  clock reconvergence pessimism                                             0.0000     0.3857
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.3857 r
  library hold time                                                         0.0148     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.3720
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0285


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[66] (net)                           2      15.7542              0.0000     0.1000 f
  U3210/IN5 (AO222X1)                                             0.0013    0.0002 @   0.1002 f
  U3210/Q (AO222X1)                                               0.1320    0.1165 @   0.2168 f
  mem_resp_li[636] (net)                        1      36.3737              0.0000     0.2168 f
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2168 f
  uce_1__uce/mem_resp_i[66] (net)                      36.3737              0.0000     0.2168 f
  uce_1__uce/U110/IN2 (AND2X1)                                    0.1320   -0.0319 @   0.1849 f
  uce_1__uce/U110/Q (AND2X1)                                      0.1407    0.1352 @   0.3201 f
  uce_1__uce/data_mem_pkt_o[10] (net)           3      39.2419              0.0000     0.3201 f
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.3201 f
  data_mem_pkt_li[532] (net)                           39.2419              0.0000     0.3201 f
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.3201 f
  core/data_mem_pkt_i[533] (net)                       39.2419              0.0000     0.3201 f
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.3201 f
  core/be/data_mem_pkt_i[10] (net)                     39.2419              0.0000     0.3201 f
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.3201 f
  core/be/be_mem/data_mem_pkt_i[10] (net)              39.2419              0.0000     0.3201 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.3201 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       39.2419              0.0000     0.3201 f
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.1407   -0.0292 @   0.2909 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0365    0.0819     0.3728 f
  core/be/be_mem/dcache/n2309 (net)             1       2.5910              0.0000     0.3728 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0365    0.0000 &   0.3728 f
  data arrival time                                                                    0.3728

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  clock reconvergence pessimism                                             0.0000     0.3856
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3856 r
  library hold time                                                         0.0150     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.3728
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0279


  Startpoint: io_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[117] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[117] (net)                          2      12.2260              0.0000     0.1000 f
  U3267/IN6 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3267/Q (AO222X1)                                               0.1271    0.1190     0.2193 f
  mem_resp_li[687] (net)                        1      35.6972              0.0000     0.2193 f
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.2193 f
  uce_1__uce/mem_resp_i[117] (net)                     35.6972              0.0000     0.2193 f
  uce_1__uce/U165/IN2 (AND2X1)                                    0.1271   -0.0397 &   0.1796 f
  uce_1__uce/U165/Q (AND2X1)                                      0.2001    0.1618 @   0.3413 f
  uce_1__uce/data_mem_pkt_o[61] (net)           3      57.9967              0.0000     0.3413 f
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.3413 f
  data_mem_pkt_li[583] (net)                           57.9967              0.0000     0.3413 f
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.3413 f
  core/data_mem_pkt_i[584] (net)                       57.9967              0.0000     0.3413 f
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.3413 f
  core/be/data_mem_pkt_i[61] (net)                     57.9967              0.0000     0.3413 f
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.3413 f
  core/be/be_mem/data_mem_pkt_i[61] (net)              57.9967              0.0000     0.3413 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.3413 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       57.9967              0.0000     0.3413 f
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.2001   -0.0268 @   0.3145 f
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0359    0.0876     0.4021 f
  core/be/be_mem/dcache/n2258 (net)             1       2.2420              0.0000     0.4021 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0359    0.0000 &   0.4021 f
  data arrival time                                                                    0.4021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.4113 r
  library hold time                                                         0.0168     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.4021
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0259


  Startpoint: io_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[89] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[89] (net)                           2      15.5039              0.0000     0.1000 f
  U3237/IN6 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3237/Q (AO222X1)                                               0.1124    0.1105     0.2107 f
  mem_resp_li[659] (net)                        1      30.2952              0.0000     0.2107 f
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2107 f
  uce_1__uce/mem_resp_i[89] (net)                      30.2952              0.0000     0.2107 f
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1124   -0.0245 &   0.1862 f
  uce_1__uce/U135/Q (AND2X1)                                      0.2062    0.1649 @   0.3511 f
  uce_1__uce/data_mem_pkt_o[33] (net)           3      60.0633              0.0000     0.3511 f
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.3511 f
  data_mem_pkt_li[555] (net)                           60.0633              0.0000     0.3511 f
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.3511 f
  core/data_mem_pkt_i[556] (net)                       60.0633              0.0000     0.3511 f
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.3511 f
  core/be/data_mem_pkt_i[33] (net)                     60.0633              0.0000     0.3511 f
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.3511 f
  core/be/be_mem/data_mem_pkt_i[33] (net)              60.0633              0.0000     0.3511 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.3511 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       60.0633              0.0000     0.3511 f
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.2062   -0.0362 @   0.3148 f
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0360    0.0887     0.4035 f
  core/be/be_mem/dcache/n2286 (net)             1       2.4150              0.0000     0.4035 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0360    0.0000 &   0.4035 f
  data arrival time                                                                    0.4035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.4115 r
  library hold time                                                         0.0168     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.4035
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0248


  Startpoint: io_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[93] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[93] (net)                           2      15.7162              0.0000     0.1000 f
  U3241/IN6 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3241/Q (AO222X1)                                               0.1048    0.1062     0.2062 f
  mem_resp_li[663] (net)                        1      27.5317              0.0000     0.2062 f
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2062 f
  uce_1__uce/mem_resp_i[93] (net)                      27.5317              0.0000     0.2062 f
  uce_1__uce/U139/IN2 (AND2X1)                                    0.1048   -0.0342 &   0.1720 f
  uce_1__uce/U139/Q (AND2X1)                                      0.2196    0.1688 @   0.3408 f
  uce_1__uce/data_mem_pkt_o[37] (net)           3      63.6034              0.0000     0.3408 f
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.3408 f
  data_mem_pkt_li[559] (net)                           63.6034              0.0000     0.3408 f
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.3408 f
  core/data_mem_pkt_i[560] (net)                       63.6034              0.0000     0.3408 f
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.3408 f
  core/be/data_mem_pkt_i[37] (net)                     63.6034              0.0000     0.3408 f
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.3408 f
  core/be/be_mem/data_mem_pkt_i[37] (net)              63.6034              0.0000     0.3408 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.3408 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       63.6034              0.0000     0.3408 f
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.2196   -0.0281 @   0.3128 f
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0371    0.0908     0.4035 f
  core/be/be_mem/dcache/n2282 (net)             1       2.6788              0.0000     0.4035 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0371    0.0000 &   0.4036 f
  data arrival time                                                                    0.4036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                             0.0000     0.4110
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.4110 r
  library hold time                                                         0.0165     0.4274
  data required time                                                                   0.4274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4274
  data arrival time                                                                   -0.4036
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0239


  Startpoint: io_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[101] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[101] (net)                          2      18.2551              0.0000     0.1000 f
  U3250/IN5 (AO222X1)                                             0.0017    0.0004 @   0.1004 f
  U3250/Q (AO222X1)                                               0.1083    0.1057     0.2061 f
  mem_resp_li[671] (net)                        1      29.0989              0.0000     0.2061 f
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2061 f
  uce_1__uce/mem_resp_i[101] (net)                     29.0989              0.0000     0.2061 f
  uce_1__uce/U148/IN2 (AND2X1)                                    0.1083   -0.0220 &   0.1841 f
  uce_1__uce/U148/Q (AND2X1)                                      0.2167    0.1660 @   0.3501 f
  uce_1__uce/data_mem_pkt_o[45] (net)           3      63.1308              0.0000     0.3501 f
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3501 f
  data_mem_pkt_li[567] (net)                           63.1308              0.0000     0.3501 f
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3501 f
  core/data_mem_pkt_i[568] (net)                       63.1308              0.0000     0.3501 f
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3501 f
  core/be/data_mem_pkt_i[45] (net)                     63.1308              0.0000     0.3501 f
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3501 f
  core/be/be_mem/data_mem_pkt_i[45] (net)              63.1308              0.0000     0.3501 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3501 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       63.1308              0.0000     0.3501 f
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.2167   -0.0363 @   0.3138 f
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0416    0.0943     0.4081 f
  core/be/be_mem/dcache/n2274 (net)             1       4.2722              0.0000     0.4081 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0416   -0.0018 &   0.4062 f
  data arrival time                                                                    0.4062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.4121 r
  library hold time                                                         0.0155     0.4275
  data required time                                                                   0.4275
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4275
  data arrival time                                                                   -0.4062
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0213


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[72] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[72] (net)                           2      13.6769              0.0000     0.1000 f
  U3217/IN6 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3217/Q (AO222X1)                                               0.1225    0.1164     0.2165 f
  mem_resp_li[642] (net)                        1      34.0207              0.0000     0.2165 f
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2165 f
  uce_1__uce/mem_resp_i[72] (net)                      34.0207              0.0000     0.2165 f
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1225   -0.0329 &   0.1836 f
  uce_1__uce/U117/Q (AND2X1)                                      0.1536    0.1400 @   0.3236 f
  uce_1__uce/data_mem_pkt_o[16] (net)           3      43.2274              0.0000     0.3236 f
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3236 f
  data_mem_pkt_li[538] (net)                           43.2274              0.0000     0.3236 f
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3236 f
  core/data_mem_pkt_i[539] (net)                       43.2274              0.0000     0.3236 f
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3236 f
  core/be/data_mem_pkt_i[16] (net)                     43.2274              0.0000     0.3236 f
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3236 f
  core/be/be_mem/data_mem_pkt_i[16] (net)              43.2274              0.0000     0.3236 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3236 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       43.2274              0.0000     0.3236 f
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.1536   -0.0287 @   0.2949 f
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0378    0.0844     0.3793 f
  core/be/be_mem/dcache/n2303 (net)             1       3.0562              0.0000     0.3793 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0378    0.0000 &   0.3794 f
  data arrival time                                                                    0.3794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3849     0.3849
  clock reconvergence pessimism                                             0.0000     0.3849
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.3849 r
  library hold time                                                         0.0147     0.3997
  data required time                                                                   0.3997
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3997
  data arrival time                                                                   -0.3794
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0203


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/director/npc/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN44 (net)                                  300.2010              0.0000     0.1000 f
  core/be/icc_place13/INP (NBUFFX2)                               0.3251    0.0983 @   0.1983 f
  core/be/icc_place13/Z (NBUFFX2)                                 0.0851    0.1124 @   0.3107 f
  core/be/n18 (net)                            11      41.0162              0.0000     0.3107 f
  core/be/be_checker/reset_i_hfs_netlink_288 (bp_be_checker_top_02_0)       0.0000     0.3107 f
  core/be/be_checker/reset_i_hfs_netlink_288 (net)     41.0162              0.0000     0.3107 f
  core/be/be_checker/director/reset_i_hfs_netlink_292 (bp_be_director_02_0)   0.0000   0.3107 f
  core/be/be_checker/director/reset_i_hfs_netlink_292 (net)  41.0162        0.0000     0.3107 f
  core/be/be_checker/director/npc/IN0 (bsg_dff_reset_en_39_80000000_0)      0.0000     0.3107 f
  core/be/be_checker/director/npc/IN0 (net)            41.0162              0.0000     0.3107 f
  core/be/be_checker/director/npc/U51/IN5 (AO221X1)               0.0855    0.0004 @   0.3111 f
  core/be/be_checker/director/npc/U51/Q (AO221X1)                 0.0352    0.0663     0.3774 f
  core/be/be_checker/director/npc/n1 (net)      1       3.0737              0.0000     0.3774 f
  core/be/be_checker/director/npc/data_r_reg_31_/D (DFFX1)        0.0352    0.0000 &   0.3775 f
  data arrival time                                                                    0.3775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  clock reconvergence pessimism                                             0.0000     0.3814
  core/be/be_checker/director/npc/data_r_reg_31_/CLK (DFFX1)                0.0000     0.3814 r
  library hold time                                                         0.0161     0.3975
  data required time                                                                   0.3975
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3975
  data arrival time                                                                   -0.3775
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0200


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[96] (net)                           2      13.7973              0.0000     0.1000 f
  U3245/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3245/Q (AO222X1)                                               0.1242    0.1148     0.2149 f
  mem_resp_li[666] (net)                        1      34.9100              0.0000     0.2149 f
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2149 f
  uce_1__uce/mem_resp_i[96] (net)                      34.9100              0.0000     0.2149 f
  uce_1__uce/U143/IN2 (AND2X1)                                    0.1242   -0.0395 &   0.1754 f
  uce_1__uce/U143/Q (AND2X1)                                      0.2338    0.1781 @   0.3535 f
  uce_1__uce/data_mem_pkt_o[40] (net)           3      68.8215              0.0000     0.3535 f
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.3535 f
  data_mem_pkt_li[562] (net)                           68.8215              0.0000     0.3535 f
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.3535 f
  core/data_mem_pkt_i[563] (net)                       68.8215              0.0000     0.3535 f
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.3535 f
  core/be/data_mem_pkt_i[40] (net)                     68.8215              0.0000     0.3535 f
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.3535 f
  core/be/be_mem/data_mem_pkt_i[40] (net)              68.8215              0.0000     0.3535 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.3535 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       68.8215              0.0000     0.3535 f
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.2338   -0.0471 @   0.3064 f
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0459    0.0996     0.4060 f
  core/be/be_mem/dcache/n2279 (net)             1       5.7015              0.0000     0.4060 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0459   -0.0009 &   0.4051 f
  data arrival time                                                                    0.4051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                         0.0144     0.4250
  data required time                                                                   0.4250
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4250
  data arrival time                                                                   -0.4051
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0199


  Startpoint: io_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[100] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[100] (net)                          2      15.6515              0.0000     0.1000 f
  U3249/IN5 (AO222X1)                                             0.0012    0.0002 @   0.1002 f
  U3249/Q (AO222X1)                                               0.1127    0.1082     0.2084 f
  mem_resp_li[670] (net)                        1      30.6943              0.0000     0.2084 f
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2084 f
  uce_1__uce/mem_resp_i[100] (net)                     30.6943              0.0000     0.2084 f
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1127   -0.0278 &   0.1806 f
  uce_1__uce/U147/Q (AND2X1)                                      0.2032    0.1607 @   0.3413 f
  uce_1__uce/data_mem_pkt_o[44] (net)           3      59.0075              0.0000     0.3413 f
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.3413 f
  data_mem_pkt_li[566] (net)                           59.0075              0.0000     0.3413 f
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.3413 f
  core/data_mem_pkt_i[567] (net)                       59.0075              0.0000     0.3413 f
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.3413 f
  core/be/data_mem_pkt_i[44] (net)                     59.0075              0.0000     0.3413 f
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.3413 f
  core/be/be_mem/data_mem_pkt_i[44] (net)              59.0075              0.0000     0.3413 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.3413 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       59.0075              0.0000     0.3413 f
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.2032   -0.0222 @   0.3191 f
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0369    0.0887     0.4079 f
  core/be/be_mem/dcache/n2275 (net)             1       2.5826              0.0000     0.4079 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0369    0.0000 &   0.4079 f
  data arrival time                                                                    0.4079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                         0.0165     0.4277
  data required time                                                                   0.4277
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4277
  data arrival time                                                                   -0.4079
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0198


  Startpoint: io_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[88] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[88] (net)                           2      14.6121              0.0000     0.1000 f
  U3236/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 f
  U3236/Q (AO222X1)                                               0.1068    0.1048     0.2050 f
  mem_resp_li[658] (net)                        1      28.5541              0.0000     0.2050 f
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2050 f
  uce_1__uce/mem_resp_i[88] (net)                      28.5541              0.0000     0.2050 f
  uce_1__uce/U134/IN2 (AND2X1)                                    0.1068   -0.0322 &   0.1728 f
  uce_1__uce/U134/Q (AND2X1)                                      0.2028    0.1618 @   0.3347 f
  uce_1__uce/data_mem_pkt_o[32] (net)           3      58.7851              0.0000     0.3347 f
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.3347 f
  data_mem_pkt_li[554] (net)                           58.7851              0.0000     0.3347 f
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.3347 f
  core/data_mem_pkt_i[555] (net)                       58.7851              0.0000     0.3347 f
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.3347 f
  core/be/data_mem_pkt_i[32] (net)                     58.7851              0.0000     0.3347 f
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.3347 f
  core/be/be_mem/data_mem_pkt_i[32] (net)              58.7851              0.0000     0.3347 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.3347 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       58.7851              0.0000     0.3347 f
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.2028   -0.0130 @   0.3217 f
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0354    0.0879     0.4096 f
  core/be/be_mem/dcache/n2287 (net)             1       2.2451              0.0000     0.4096 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0354    0.0000 &   0.4096 f
  data arrival time                                                                    0.4096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.4117 r
  library hold time                                                         0.0169     0.4286
  data required time                                                                   0.4286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4286
  data arrival time                                                                   -0.4096
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0191


  Startpoint: io_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[80] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[80] (net)                           2      15.2111              0.0000     0.1000 f
  U3226/IN5 (AO222X1)                                             0.0013    0.0003 @   0.1003 f
  U3226/Q (AO222X1)                                               0.1283    0.1147 @   0.2150 f
  mem_resp_li[650] (net)                        1      35.1444              0.0000     0.2150 f
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.2150 f
  uce_1__uce/mem_resp_i[80] (net)                      35.1444              0.0000     0.2150 f
  uce_1__uce/U125/IN2 (AND2X1)                                    0.1283   -0.0436 @   0.1714 f
  uce_1__uce/U125/Q (AND2X1)                                      0.1597    0.1439 @   0.3153 f
  uce_1__uce/data_mem_pkt_o[24] (net)           3      45.0643              0.0000     0.3153 f
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.3153 f
  data_mem_pkt_li[546] (net)                           45.0643              0.0000     0.3153 f
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.3153 f
  core/data_mem_pkt_i[547] (net)                       45.0643              0.0000     0.3153 f
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.3153 f
  core/be/data_mem_pkt_i[24] (net)                     45.0643              0.0000     0.3153 f
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.3153 f
  core/be/be_mem/data_mem_pkt_i[24] (net)              45.0643              0.0000     0.3153 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.3153 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       45.0643              0.0000     0.3153 f
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.1597   -0.0181 @   0.2972 f
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0357    0.0835     0.3806 f
  core/be/be_mem/dcache/n2295 (net)             1       2.3617              0.0000     0.3806 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0357    0.0000 &   0.3806 f
  data arrival time                                                                    0.3806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3840     0.3840
  clock reconvergence pessimism                                             0.0000     0.3840
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.3840 r
  library hold time                                                         0.0152     0.3992
  data required time                                                                   0.3992
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3992
  data arrival time                                                                   -0.3806
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0186


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[71] (net)                           2      17.0864              0.0000     0.1000 f
  U3216/IN5 (AO222X1)                                             0.0013    0.0001 @   0.1001 f
  U3216/Q (AO222X1)                                               0.1054    0.1040     0.2041 f
  mem_resp_li[641] (net)                        1      28.0312              0.0000     0.2041 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2041 f
  uce_1__uce/mem_resp_i[71] (net)                      28.0312              0.0000     0.2041 f
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1054   -0.0119 &   0.1922 f
  uce_1__uce/U116/Q (AND2X1)                                      0.1363    0.1282 @   0.3203 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3      37.6894              0.0000     0.3203 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.3203 f
  data_mem_pkt_li[537] (net)                           37.6894              0.0000     0.3203 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.3203 f
  core/data_mem_pkt_i[538] (net)                       37.6894              0.0000     0.3203 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.3203 f
  core/be/data_mem_pkt_i[15] (net)                     37.6894              0.0000     0.3203 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.3203 f
  core/be/be_mem/data_mem_pkt_i[15] (net)              37.6894              0.0000     0.3203 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.3203 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       37.6894              0.0000     0.3203 f
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.1363   -0.0197 @   0.3006 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0367    0.0817     0.3823 f
  core/be/be_mem/dcache/n2304 (net)             1       2.6887              0.0000     0.3823 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0367    0.0000 &   0.3823 f
  data arrival time                                                                    0.3823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  clock reconvergence pessimism                                             0.0000     0.3857
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3857 r
  library hold time                                                         0.0150     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.3823
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0184


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[77] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[77] (net)                           2      12.8950              0.0000     0.1000 f
  U3223/IN6 (AO222X1)                                             0.0009    0.0003 @   0.1003 f
  U3223/Q (AO222X1)                                               0.1590    0.1375     0.2377 f
  mem_resp_li[647] (net)                        1      47.3837              0.0000     0.2377 f
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2377 f
  uce_1__uce/mem_resp_i[77] (net)                      47.3837              0.0000     0.2377 f
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1590   -0.0465 &   0.1912 f
  uce_1__uce/U122/Q (AND2X1)                                      0.1613    0.1482 @   0.3394 f
  uce_1__uce/data_mem_pkt_o[21] (net)           3      45.5410              0.0000     0.3394 f
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.3394 f
  data_mem_pkt_li[543] (net)                           45.5410              0.0000     0.3394 f
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.3394 f
  core/data_mem_pkt_i[544] (net)                       45.5410              0.0000     0.3394 f
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.3394 f
  core/be/data_mem_pkt_i[21] (net)                     45.5410              0.0000     0.3394 f
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.3394 f
  core/be/be_mem/data_mem_pkt_i[21] (net)              45.5410              0.0000     0.3394 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.3394 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       45.5410              0.0000     0.3394 f
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.1613   -0.0420 @   0.2974 f
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0382    0.0856     0.3830 f
  core/be/be_mem/dcache/n2298 (net)             1       3.1753              0.0000     0.3830 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0382    0.0000 &   0.3830 f
  data arrival time                                                                    0.3830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3858     0.3858
  clock reconvergence pessimism                                             0.0000     0.3858
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.3858 r
  library hold time                                                         0.0146     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.3830
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0175


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/icc_place13/INP (NBUFFX2)                               0.3383    0.1021 @   0.2021 r
  core/be/icc_place13/Z (NBUFFX2)                                 0.0951    0.1316 @   0.3337 r
  core/be/n18 (net)                            11      43.3565              0.0000     0.3337 r
  core/be/be_mem/reset_i_hfs_netlink_314 (bp_be_mem_top_02_0)               0.0000     0.3337 r
  core/be/be_mem/reset_i_hfs_netlink_314 (net)         43.3565              0.0000     0.3337 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_330 (bp_be_ptw_02_64_3_0)          0.0000     0.3337 r
  core/be/be_mem/ptw/reset_i_hfs_netlink_330 (net)     43.3565              0.0000     0.3337 r
  core/be/be_mem/ptw/tlb_sel_reg/reset_i (bsg_dff_reset_en_width_p1_9)      0.0000     0.3337 r
  core/be/be_mem/ptw/tlb_sel_reg/reset_i (net)         43.3565              0.0000     0.3337 r
  core/be/be_mem/ptw/tlb_sel_reg/U6/IN3 (NOR3X0)                  0.0955    0.0012 @   0.3349 r
  core/be/be_mem/ptw/tlb_sel_reg/U6/QN (NOR3X0)                   0.0544    0.0654     0.4003 f
  core/be/be_mem/ptw/tlb_sel_reg/n5 (net)       1       2.1158              0.0000     0.4003 f
  core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_/D (DFFX1)          0.0544    0.0000 &   0.4003 f
  data arrival time                                                                    0.4003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4036     0.4036
  clock reconvergence pessimism                                             0.0000     0.4036
  core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.4036 r
  library hold time                                                         0.0133     0.4169
  data required time                                                                   0.4169
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4169
  data arrival time                                                                   -0.4003
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0166


  Startpoint: io_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[110] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[110] (net)                          2      14.1510              0.0000     0.1000 f
  U3260/IN5 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3260/Q (AO222X1)                                               0.1255    0.1155     0.2155 f
  mem_resp_li[680] (net)                        1      35.3791              0.0000     0.2155 f
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2155 f
  uce_1__uce/mem_resp_i[110] (net)                     35.3791              0.0000     0.2155 f
  uce_1__uce/U158/IN2 (AND2X1)                                    0.1255   -0.0294 &   0.1861 f
  uce_1__uce/U158/Q (AND2X1)                                      0.1998    0.1615 @   0.3476 f
  uce_1__uce/data_mem_pkt_o[54] (net)           3      58.0116              0.0000     0.3476 f
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3476 f
  data_mem_pkt_li[576] (net)                           58.0116              0.0000     0.3476 f
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3476 f
  core/data_mem_pkt_i[577] (net)                       58.0116              0.0000     0.3476 f
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3476 f
  core/be/data_mem_pkt_i[54] (net)                     58.0116              0.0000     0.3476 f
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3476 f
  core/be/be_mem/data_mem_pkt_i[54] (net)              58.0116              0.0000     0.3476 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3476 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       58.0116              0.0000     0.3476 f
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1998   -0.0267 @   0.3209 f
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0402    0.0911     0.4120 f
  core/be/be_mem/dcache/n2265 (net)             1       3.7244              0.0000     0.4120 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0402   -0.0008 &   0.4112 f
  data arrival time                                                                    0.4112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                         0.0158     0.4266
  data required time                                                                   0.4266
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4266
  data arrival time                                                                   -0.4112
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0154


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/icc_place13/INP (NBUFFX2)                               0.3383    0.1021 @   0.2021 r
  core/be/icc_place13/Z (NBUFFX2)                                 0.0951    0.1316 @   0.3337 r
  core/be/n18 (net)                            11      43.3565              0.0000     0.3337 r
  core/be/be_mem/reset_i_hfs_netlink_314 (bp_be_mem_top_02_0)               0.0000     0.3337 r
  core/be/be_mem/reset_i_hfs_netlink_314 (net)         43.3565              0.0000     0.3337 r
  core/be/be_mem/dtlb/reset_i_hfs_netlink_335 (bp_tlb_02_8_3)               0.0000     0.3337 r
  core/be/be_mem/dtlb/reset_i_hfs_netlink_335 (net)    43.3565              0.0000     0.3337 r
  core/be/be_mem/dtlb/r_v_reg/reset_i (bsg_dff_reset_width_p1_15)           0.0000     0.3337 r
  core/be/be_mem/dtlb/r_v_reg/reset_i (net)            43.3565              0.0000     0.3337 r
  core/be/be_mem/dtlb/r_v_reg/U4/IN1 (NOR2X0)                     0.0955    0.0004 @   0.3341 r
  core/be/be_mem/dtlb/r_v_reg/U4/QN (NOR2X0)                      0.0519    0.0448     0.3789 f
  core/be/be_mem/dtlb/r_v_reg/n3 (net)          1       3.6685              0.0000     0.3789 f
  core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_/D (DFFX1)             0.0519   -0.0014 &   0.3775 f
  data arrival time                                                                    0.3775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3804     0.3804
  clock reconvergence pessimism                                             0.0000     0.3804
  core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_/CLK (DFFX1)                     0.0000     0.3804 r
  library hold time                                                         0.0121     0.3925
  data required time                                                                   0.3925
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3925
  data arrival time                                                                   -0.3775
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0150


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[64] (net)                           2      16.4837              0.0000     0.1000 f
  U3208/IN6 (AO222X1)                                             0.0013    0.0003 @   0.1003 f
  U3208/Q (AO222X1)                                               0.1002    0.1035     0.2038 f
  mem_resp_li[634] (net)                        1      25.8529              0.0000     0.2038 f
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2038 f
  uce_1__uce/mem_resp_i[64] (net)                      25.8529              0.0000     0.2038 f
  uce_1__uce/U108/IN2 (AND2X1)                                    0.1002   -0.0236 &   0.1802 f
  uce_1__uce/U108/Q (AND2X1)                                      0.2289    0.1733 @   0.3534 f
  uce_1__uce/data_mem_pkt_o[8] (net)            3      66.8124              0.0000     0.3534 f
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.3534 f
  data_mem_pkt_li[530] (net)                           66.8124              0.0000     0.3534 f
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.3534 f
  core/data_mem_pkt_i[531] (net)                       66.8124              0.0000     0.3534 f
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.3534 f
  core/be/data_mem_pkt_i[8] (net)                      66.8124              0.0000     0.3534 f
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.3534 f
  core/be/be_mem/data_mem_pkt_i[8] (net)               66.8124              0.0000     0.3534 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.3534 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        66.8124              0.0000     0.3534 f
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.2289   -0.0318 @   0.3217 f
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0365    0.0917     0.4134 f
  core/be/be_mem/dcache/n2311 (net)             1       2.6446              0.0000     0.4134 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0365    0.0000 &   0.4134 f
  data arrival time                                                                    0.4134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.4115 r
  library hold time                                                         0.0166     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.4134
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0147


  Startpoint: io_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[121] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[121] (net)                          2      12.7530              0.0000     0.1000 f
  U3271/IN5 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3271/Q (AO222X1)                                               0.1033    0.1026     0.2028 f
  mem_resp_li[691] (net)                        1      27.2508              0.0000     0.2028 f
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2028 f
  uce_1__uce/mem_resp_i[121] (net)                     27.2508              0.0000     0.2028 f
  uce_1__uce/U170/IN2 (AND2X1)                                    0.1033   -0.0264 &   0.1764 f
  uce_1__uce/U170/Q (AND2X1)                                      0.2341    0.1733 @   0.3497 f
  uce_1__uce/data_mem_pkt_o[65] (net)           3      68.5960              0.0000     0.3497 f
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.3497 f
  data_mem_pkt_li[587] (net)                           68.5960              0.0000     0.3497 f
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.3497 f
  core/data_mem_pkt_i[588] (net)                       68.5960              0.0000     0.3497 f
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.3497 f
  core/be/data_mem_pkt_i[65] (net)                     68.5960              0.0000     0.3497 f
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.3497 f
  core/be/be_mem/data_mem_pkt_i[65] (net)              68.5960              0.0000     0.3497 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.3497 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       68.5960              0.0000     0.3497 f
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.2341   -0.0273 @   0.3224 f
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0366    0.0922     0.4146 f
  core/be/be_mem/dcache/n2254 (net)             1       2.6161              0.0000     0.4146 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0366    0.0000 &   0.4146 f
  data arrival time                                                                    0.4146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.4126 r
  library hold time                                                         0.0166     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.4146
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0146


  Startpoint: io_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[85] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[85] (net)                           2      14.8350              0.0000     0.1000 f
  U3232/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 f
  U3232/Q (AO222X1)                                               0.1079    0.1054     0.2057 f
  mem_resp_li[655] (net)                        1      28.9381              0.0000     0.2057 f
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.2057 f
  uce_1__uce/mem_resp_i[85] (net)                      28.9381              0.0000     0.2057 f
  uce_1__uce/U131/IN2 (AND2X1)                                    0.1079   -0.0187 &   0.1871 f
  uce_1__uce/U131/Q (AND2X1)                                      0.1799    0.1507 @   0.3377 f
  uce_1__uce/data_mem_pkt_o[29] (net)           3      51.6368              0.0000     0.3377 f
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.3377 f
  data_mem_pkt_li[551] (net)                           51.6368              0.0000     0.3377 f
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.3377 f
  core/data_mem_pkt_i[552] (net)                       51.6368              0.0000     0.3377 f
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.3377 f
  core/be/data_mem_pkt_i[29] (net)                     51.6368              0.0000     0.3377 f
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.3377 f
  core/be/be_mem/data_mem_pkt_i[29] (net)              51.6368              0.0000     0.3377 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.3377 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       51.6368              0.0000     0.3377 f
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.1799   -0.0340 @   0.3037 f
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0380    0.0875     0.3913 f
  core/be/be_mem/dcache/n2290 (net)             1       3.1493              0.0000     0.3913 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0380    0.0000 &   0.3913 f
  data arrival time                                                                    0.3913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3921     0.3921
  clock reconvergence pessimism                                             0.0000     0.3921
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.3921 r
  library hold time                                                         0.0135     0.4056
  data required time                                                                   0.4056
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4056
  data arrival time                                                                   -0.3913
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0143


  Startpoint: io_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[119] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[119] (net)                          2      14.4715              0.0000     0.1000 f
  U3269/IN5 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3269/Q (AO222X1)                                               0.1173    0.1108     0.2108 f
  mem_resp_li[689] (net)                        1      32.4006              0.0000     0.2108 f
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.2108 f
  uce_1__uce/mem_resp_i[119] (net)                     32.4006              0.0000     0.2108 f
  uce_1__uce/U168/IN2 (AND2X1)                                    0.1173   -0.0279 &   0.1829 f
  uce_1__uce/U168/Q (AND2X1)                                      0.2006    0.1603 @   0.3432 f
  uce_1__uce/data_mem_pkt_o[63] (net)           3      58.2378              0.0000     0.3432 f
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.3432 f
  data_mem_pkt_li[585] (net)                           58.2378              0.0000     0.3432 f
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.3432 f
  core/data_mem_pkt_i[586] (net)                       58.2378              0.0000     0.3432 f
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.3432 f
  core/be/data_mem_pkt_i[63] (net)                     58.2378              0.0000     0.3432 f
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.3432 f
  core/be/be_mem/data_mem_pkt_i[63] (net)              58.2378              0.0000     0.3432 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.3432 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       58.2378              0.0000     0.3432 f
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.2006   -0.0282 @   0.3150 f
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0474    0.0968     0.4118 f
  core/be/be_mem/dcache/n2256 (net)             1       6.0698              0.0000     0.4118 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0474    0.0001 &   0.4119 f
  data arrival time                                                                    0.4119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                             0.0000     0.4104
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.4104 r
  library hold time                                                         0.0141     0.4245
  data required time                                                                   0.4245
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4245
  data arrival time                                                                   -0.4119
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0126


  Startpoint: io_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[109] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[109] (net)                          2      15.4744              0.0000     0.1000 f
  U3259/IN5 (AO222X1)                                             0.0010    0.0000 @   0.1000 f
  U3259/Q (AO222X1)                                               0.1147    0.1093     0.2093 f
  mem_resp_li[679] (net)                        1      31.4220              0.0000     0.2093 f
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2093 f
  uce_1__uce/mem_resp_i[109] (net)                     31.4220              0.0000     0.2093 f
  uce_1__uce/U157/IN2 (AND2X1)                                    0.1147   -0.0385 &   0.1708 f
  uce_1__uce/U157/Q (AND2X1)                                      0.2251    0.1705 @   0.3413 f
  uce_1__uce/data_mem_pkt_o[53] (net)           3      65.6171              0.0000     0.3413 f
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3413 f
  data_mem_pkt_li[575] (net)                           65.6171              0.0000     0.3413 f
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3413 f
  core/data_mem_pkt_i[576] (net)                       65.6171              0.0000     0.3413 f
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3413 f
  core/be/data_mem_pkt_i[53] (net)                     65.6171              0.0000     0.3413 f
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3413 f
  core/be/be_mem/data_mem_pkt_i[53] (net)              65.6171              0.0000     0.3413 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3413 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       65.6171              0.0000     0.3413 f
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.2251   -0.0165 @   0.3248 f
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0385    0.0928     0.4176 f
  core/be/be_mem/dcache/n2266 (net)             1       3.2860              0.0000     0.4176 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0385   -0.0006 &   0.4170 f
  data arrival time                                                                    0.4170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                         0.0162     0.4295
  data required time                                                                   0.4295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4295
  data arrival time                                                                   -0.4170
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0124


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[63] (net)                           2      15.5853              0.0000     0.1000 f
  U3207/IN5 (AO222X1)                                             0.0010   -0.0001 @   0.0999 f
  U3207/Q (AO222X1)                                               0.1054    0.1039     0.2038 f
  mem_resp_li[633] (net)                        1      28.0173              0.0000     0.2038 f
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.2038 f
  uce_1__uce/mem_resp_i[63] (net)                      28.0173              0.0000     0.2038 f
  uce_1__uce/U107/IN2 (AND2X1)                                    0.1054   -0.0232 &   0.1806 f
  uce_1__uce/U107/Q (AND2X1)                                      0.2222    0.1706 @   0.3512 f
  uce_1__uce/data_mem_pkt_o[7] (net)            3      64.5979              0.0000     0.3512 f
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.3512 f
  data_mem_pkt_li[529] (net)                           64.5979              0.0000     0.3512 f
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.3512 f
  core/data_mem_pkt_i[530] (net)                       64.5979              0.0000     0.3512 f
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.3512 f
  core/be/data_mem_pkt_i[7] (net)                      64.5979              0.0000     0.3512 f
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.3512 f
  core/be/be_mem/data_mem_pkt_i[7] (net)               64.5979              0.0000     0.3512 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.3512 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        64.5979              0.0000     0.3512 f
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.2222   -0.0253 @   0.3259 f
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0364    0.0909     0.4168 f
  core/be/be_mem/dcache/n2312 (net)             1       2.6098              0.0000     0.4168 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0364    0.0000 &   0.4168 f
  data arrival time                                                                    0.4168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.4115 r
  library hold time                                                         0.0166     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.4168
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0113


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/icc_place13/INP (NBUFFX2)                               0.3383    0.1021 @   0.2021 r
  core/be/icc_place13/Z (NBUFFX2)                                 0.0951    0.1316 @   0.3337 r
  core/be/n18 (net)                            11      43.3565              0.0000     0.3337 r
  core/be/be_mem/reset_i_hfs_netlink_314 (bp_be_mem_top_02_0)               0.0000     0.3337 r
  core/be/be_mem/reset_i_hfs_netlink_314 (net)         43.3565              0.0000     0.3337 r
  core/be/be_mem/dtlb/reset_i_hfs_netlink_335 (bp_tlb_02_8_3)               0.0000     0.3337 r
  core/be/be_mem/dtlb/reset_i_hfs_netlink_335 (net)    43.3565              0.0000     0.3337 r
  core/be/be_mem/dtlb/miss_v_reg/reset_i (bsg_dff_reset_width_p1_14)        0.0000     0.3337 r
  core/be/be_mem/dtlb/miss_v_reg/reset_i (net)         43.3565              0.0000     0.3337 r
  core/be/be_mem/dtlb/miss_v_reg/U4/IN1 (NOR2X0)                  0.0954    0.0005 @   0.3342 r
  core/be/be_mem/dtlb/miss_v_reg/U4/QN (NOR2X0)                   0.0592    0.0470     0.3812 f
  core/be/be_mem/dtlb/miss_v_reg/n3 (net)       1       4.2223              0.0000     0.3812 f
  core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/D (DFFX1)          0.0592   -0.0012 &   0.3800 f
  data arrival time                                                                    0.3800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3806     0.3806
  clock reconvergence pessimism                                             0.0000     0.3806
  core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3806 r
  library hold time                                                         0.0104     0.3910
  data required time                                                                   0.3910
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3910
  data arrival time                                                                   -0.3800
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0110


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[59] (net)                           2      15.2107              0.0000     0.1000 f
  U3203/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3203/Q (AO222X1)                                               0.1055    0.1040     0.2042 f
  mem_resp_li[629] (net)                        1      28.0616              0.0000     0.2042 f
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2042 f
  uce_1__uce/mem_resp_i[59] (net)                      28.0616              0.0000     0.2042 f
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1055   -0.0194 &   0.1848 f
  uce_1__uce/U103/Q (AND2X1)                                      0.2067    0.1635 @   0.3483 f
  uce_1__uce/data_mem_pkt_o[3] (net)            3      59.9872              0.0000     0.3483 f
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.3483 f
  data_mem_pkt_li[525] (net)                           59.9872              0.0000     0.3483 f
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.3483 f
  core/data_mem_pkt_i[526] (net)                       59.9872              0.0000     0.3483 f
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.3483 f
  core/be/data_mem_pkt_i[3] (net)                      59.9872              0.0000     0.3483 f
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.3483 f
  core/be/be_mem/data_mem_pkt_i[3] (net)               59.9872              0.0000     0.3483 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.3483 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        59.9872              0.0000     0.3483 f
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.2067   -0.0189 @   0.3294 f
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0355    0.0882     0.4176 f
  core/be/be_mem/dcache/n2316 (net)             1       2.2010              0.0000     0.4176 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0355    0.0000 &   0.4176 f
  data arrival time                                                                    0.4176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                             0.0000     0.4116
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.4116 r
  library hold time                                                         0.0169     0.4284
  data required time                                                                   0.4284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4284
  data arrival time                                                                   -0.4176
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0108


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN44 (net)                                  300.2010              0.0000     0.1000 f
  core/be/icc_place13/INP (NBUFFX2)                               0.3251    0.0983 @   0.1983 f
  core/be/icc_place13/Z (NBUFFX2)                                 0.0851    0.1124 @   0.3107 f
  core/be/n18 (net)                            11      41.0162              0.0000     0.3107 f
  core/be/be_mem/reset_i_hfs_netlink_314 (bp_be_mem_top_02_0)               0.0000     0.3107 f
  core/be/be_mem/reset_i_hfs_netlink_314 (net)         41.0162              0.0000     0.3107 f
  core/be/be_mem/U368/IN3 (AO22X1)                                0.0852    0.0008 @   0.3115 f
  core/be/be_mem/U368/Q (AO22X1)                                  0.0341    0.0754     0.3869 f
  core/be/be_mem/n36 (net)                      1       2.9311              0.0000     0.3869 f
  core/be/be_mem/is_store_rr_reg/D (DFFX1)                        0.0341    0.0000 &   0.3869 f
  data arrival time                                                                    0.3869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  clock reconvergence pessimism                                             0.0000     0.3796
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)                                0.0000     0.3796 r
  library hold time                                                         0.0163     0.3960
  data required time                                                                   0.3960
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3960
  data arrival time                                                                   -0.3869
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0091


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[83] (net)                           2      13.9604              0.0000     0.1000 f
  U3229/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3229/Q (AO222X1)                                               0.1273    0.1166     0.2168 f
  mem_resp_li[653] (net)                        1      36.0575              0.0000     0.2168 f
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.2168 f
  uce_1__uce/mem_resp_i[83] (net)                      36.0575              0.0000     0.2168 f
  uce_1__uce/U129/IN2 (AND2X1)                                    0.1273   -0.0286 &   0.1881 f
  uce_1__uce/U129/Q (AND2X1)                                      0.1797    0.1539 @   0.3420 f
  uce_1__uce/data_mem_pkt_o[27] (net)           3      51.4674              0.0000     0.3420 f
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.3420 f
  data_mem_pkt_li[549] (net)                           51.4674              0.0000     0.3420 f
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.3420 f
  core/data_mem_pkt_i[550] (net)                       51.4674              0.0000     0.3420 f
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.3420 f
  core/be/data_mem_pkt_i[27] (net)                     51.4674              0.0000     0.3420 f
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.3420 f
  core/be/be_mem/data_mem_pkt_i[27] (net)              51.4674              0.0000     0.3420 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.3420 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       51.4674              0.0000     0.3420 f
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.1797   -0.0319 @   0.3101 f
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0375    0.0871     0.3973 f
  core/be/be_mem/dcache/n2292 (net)             1       2.9751              0.0000     0.3973 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0375    0.0000 &   0.3973 f
  data arrival time                                                                    0.3973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3920     0.3920
  clock reconvergence pessimism                                             0.0000     0.3920
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.3920 r
  library hold time                                                         0.0136     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.3973
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0084


  Startpoint: io_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[115] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[115] (net)                          2      15.6040              0.0000     0.1000 f
  U3265/IN5 (AO222X1)                                             0.0012    0.0001 @   0.1001 f
  U3265/Q (AO222X1)                                               0.1145    0.1092     0.2094 f
  mem_resp_li[685] (net)                        1      31.3808              0.0000     0.2094 f
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2094 f
  uce_1__uce/mem_resp_i[115] (net)                     31.3808              0.0000     0.2094 f
  uce_1__uce/U163/IN2 (AND2X1)                                    0.1145   -0.0314 &   0.1780 f
  uce_1__uce/U163/Q (AND2X1)                                      0.2184    0.1677 @   0.3456 f
  uce_1__uce/data_mem_pkt_o[59] (net)           3      63.6335              0.0000     0.3456 f
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3456 f
  data_mem_pkt_li[581] (net)                           63.6335              0.0000     0.3456 f
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3456 f
  core/data_mem_pkt_i[582] (net)                       63.6335              0.0000     0.3456 f
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3456 f
  core/be/data_mem_pkt_i[59] (net)                     63.6335              0.0000     0.3456 f
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3456 f
  core/be/be_mem/data_mem_pkt_i[59] (net)              63.6335              0.0000     0.3456 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3456 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       63.6335              0.0000     0.3456 f
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.2184   -0.0166 @   0.3290 f
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0373    0.0909     0.4200 f
  core/be/be_mem/dcache/n2260 (net)             1       2.8064              0.0000     0.4200 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0373    0.0000 &   0.4200 f
  data arrival time                                                                    0.4200

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4119     0.4119
  clock reconvergence pessimism                                             0.0000     0.4119
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.4119 r
  library hold time                                                         0.0165     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.4200
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0083


  Startpoint: io_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[92] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[92] (net)                           2      16.3828              0.0000     0.1000 f
  U3240/IN6 (AO222X1)                                             0.0013    0.0001 @   0.1001 f
  U3240/Q (AO222X1)                                               0.1116    0.1101     0.2102 f
  mem_resp_li[662] (net)                        1      30.0068              0.0000     0.2102 f
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2102 f
  uce_1__uce/mem_resp_i[92] (net)                      30.0068              0.0000     0.2102 f
  uce_1__uce/U138/IN2 (AND2X1)                                    0.1116   -0.0309 &   0.1793 f
  uce_1__uce/U138/Q (AND2X1)                                      0.2203    0.1706 @   0.3499 f
  uce_1__uce/data_mem_pkt_o[36] (net)           3      63.9259              0.0000     0.3499 f
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.3499 f
  data_mem_pkt_li[558] (net)                           63.9259              0.0000     0.3499 f
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.3499 f
  core/data_mem_pkt_i[559] (net)                       63.9259              0.0000     0.3499 f
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.3499 f
  core/be/data_mem_pkt_i[36] (net)                     63.9259              0.0000     0.3499 f
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.3499 f
  core/be/be_mem/data_mem_pkt_i[36] (net)              63.9259              0.0000     0.3499 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.3499 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       63.9259              0.0000     0.3499 f
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.2203   -0.0305 @   0.3193 f
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0462    0.0982     0.4176 f
  core/be/be_mem/dcache/n2283 (net)             1       5.7626              0.0000     0.4176 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0462   -0.0005 &   0.4171 f
  data arrival time                                                                    0.4171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                         0.0144     0.4252
  data required time                                                                   0.4252
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4252
  data arrival time                                                                   -0.4171
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0082


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[73] (net)                           2      15.4915              0.0000     0.1000 f
  U3219/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 f
  U3219/Q (AO222X1)                                               0.1193    0.1089 @   0.2092 f
  mem_resp_li[643] (net)                        1      31.5281              0.0000     0.2092 f
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2092 f
  uce_1__uce/mem_resp_i[73] (net)                      31.5281              0.0000     0.2092 f
  uce_1__uce/U118/IN2 (AND2X1)                                    0.1194   -0.0118 @   0.1974 f
  uce_1__uce/U118/Q (AND2X1)                                      0.1424    0.1337 @   0.3310 f
  uce_1__uce/data_mem_pkt_o[17] (net)           3      39.6010              0.0000     0.3310 f
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.3310 f
  data_mem_pkt_li[539] (net)                           39.6010              0.0000     0.3310 f
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.3310 f
  core/data_mem_pkt_i[540] (net)                       39.6010              0.0000     0.3310 f
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.3310 f
  core/be/data_mem_pkt_i[17] (net)                     39.6010              0.0000     0.3310 f
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.3310 f
  core/be/be_mem/data_mem_pkt_i[17] (net)              39.6010              0.0000     0.3310 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.3310 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       39.6010              0.0000     0.3310 f
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.1424   -0.0216 @   0.3095 f
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0373    0.0829     0.3923 f
  core/be/be_mem/dcache/n2302 (net)             1       2.9136              0.0000     0.3923 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0373    0.0000 &   0.3924 f
  data arrival time                                                                    0.3924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3849     0.3849
  clock reconvergence pessimism                                             0.0000     0.3849
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3849 r
  library hold time                                                         0.0149     0.3998
  data required time                                                                   0.3998
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3998
  data arrival time                                                                   -0.3924
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0074


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[91] (net)                          2      15.4486              0.0000     0.1000 f
  U3239/IN4 (AO222X1)                                             0.0013    0.0004 @   0.1004 f
  U3239/Q (AO222X1)                                               0.1167    0.1426     0.2430 f
  mem_resp_li[661] (net)                        1      32.1705              0.0000     0.2430 f
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2430 f
  uce_1__uce/mem_resp_i[91] (net)                      32.1705              0.0000     0.2430 f
  uce_1__uce/U137/IN2 (AND2X1)                                    0.1167   -0.0325 &   0.2105 f
  uce_1__uce/U137/Q (AND2X1)                                      0.2105    0.1669 @   0.3774 f
  uce_1__uce/data_mem_pkt_o[35] (net)           3      60.9540              0.0000     0.3774 f
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.3774 f
  data_mem_pkt_li[557] (net)                           60.9540              0.0000     0.3774 f
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.3774 f
  core/data_mem_pkt_i[558] (net)                       60.9540              0.0000     0.3774 f
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.3774 f
  core/be/data_mem_pkt_i[35] (net)                     60.9540              0.0000     0.3774 f
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.3774 f
  core/be/be_mem/data_mem_pkt_i[35] (net)              60.9540              0.0000     0.3774 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.3774 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       60.9540              0.0000     0.3774 f
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.2105   -0.0451 @   0.3323 f
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0364    0.0892     0.4215 f
  core/be/be_mem/dcache/n2284 (net)             1       2.4386              0.0000     0.4215 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0364    0.0000 &   0.4215 f
  data arrival time                                                                    0.4215

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                             0.0000     0.4116
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.4116 r
  library hold time                                                         0.0167     0.4282
  data required time                                                                   0.4282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4282
  data arrival time                                                                   -0.4215
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0067


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN44 (net)                                  300.2010              0.0000     0.1000 f
  core/be/icc_place13/INP (NBUFFX2)                               0.3251    0.0983 @   0.1983 f
  core/be/icc_place13/Z (NBUFFX2)                                 0.0851    0.1124 @   0.3107 f
  core/be/n18 (net)                            11      41.0162              0.0000     0.3107 f
  core/be/be_mem/reset_i_hfs_netlink_314 (bp_be_mem_top_02_0)               0.0000     0.3107 f
  core/be/be_mem/reset_i_hfs_netlink_314 (net)         41.0162              0.0000     0.3107 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_330 (bp_be_ptw_02_64_3_0)          0.0000     0.3107 f
  core/be/be_mem/ptw/reset_i_hfs_netlink_330 (net)     41.0162              0.0000     0.3107 f
  core/be/be_mem/ptw/tlb_sel_reg/reset_i (bsg_dff_reset_en_width_p1_9)      0.0000     0.3107 f
  core/be/be_mem/ptw/tlb_sel_reg/reset_i (net)         41.0162              0.0000     0.3107 f
  core/be/be_mem/ptw/tlb_sel_reg/U6/IN3 (NOR3X0)                  0.0851    0.0011 @   0.3118 f
  core/be/be_mem/ptw/tlb_sel_reg/U6/QN (NOR3X0)                   0.0768    0.0487     0.3605 r
  core/be/be_mem/ptw/tlb_sel_reg/n5 (net)       1       2.2882              0.0000     0.3605 r
  core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_/D (DFFX1)          0.0768    0.0000 &   0.3605 r
  data arrival time                                                                    0.3605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4036     0.4036
  clock reconvergence pessimism                                             0.0000     0.4036
  core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.4036 r
  library hold time                                                        -0.0368     0.3668
  data required time                                                                   0.3668
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3668
  data arrival time                                                                   -0.3605
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0063


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[69] (net)                           2      17.9114              0.0000     0.1000 f
  U3214/IN5 (AO222X1)                                             0.0015    0.0002 @   0.1002 f
  U3214/Q (AO222X1)                                               0.1206    0.1093 @   0.2096 f
  mem_resp_li[639] (net)                        1      31.8359              0.0000     0.2096 f
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2096 f
  uce_1__uce/mem_resp_i[69] (net)                      31.8359              0.0000     0.2096 f
  uce_1__uce/U113/IN2 (AND2X1)                                    0.1208   -0.0126 @   0.1969 f
  uce_1__uce/U113/Q (AND2X1)                                      0.1329    0.1295 @   0.3265 f
  uce_1__uce/data_mem_pkt_o[13] (net)           3      36.7502              0.0000     0.3265 f
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.3265 f
  data_mem_pkt_li[535] (net)                           36.7502              0.0000     0.3265 f
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.3265 f
  core/data_mem_pkt_i[536] (net)                       36.7502              0.0000     0.3265 f
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.3265 f
  core/be/data_mem_pkt_i[13] (net)                     36.7502              0.0000     0.3265 f
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.3265 f
  core/be/be_mem/data_mem_pkt_i[13] (net)              36.7502              0.0000     0.3265 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.3265 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       36.7502              0.0000     0.3265 f
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.1329   -0.0160 @   0.3104 f
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0390    0.0831     0.3936 f
  core/be/be_mem/dcache/n2306 (net)             1       3.4669              0.0000     0.3936 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0390    0.0000 &   0.3936 f
  data arrival time                                                                    0.3936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3854     0.3854
  clock reconvergence pessimism                                             0.0000     0.3854
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.3854 r
  library hold time                                                         0.0145     0.3998
  data required time                                                                   0.3998
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3998
  data arrival time                                                                   -0.3936
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0062


  Startpoint: io_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[105] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[105] (net)                          2      17.3007              0.0000     0.1000 f
  U3254/IN5 (AO222X1)                                             0.0013    0.0002 @   0.1002 f
  U3254/Q (AO222X1)                                               0.1170    0.1107     0.2109 f
  mem_resp_li[675] (net)                        1      32.2769              0.0000     0.2109 f
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.2109 f
  uce_1__uce/mem_resp_i[105] (net)                     32.2769              0.0000     0.2109 f
  uce_1__uce/U152/IN2 (AND2X1)                                    0.1170   -0.0324 &   0.1785 f
  uce_1__uce/U152/Q (AND2X1)                                      0.2256    0.1714 @   0.3499 f
  uce_1__uce/data_mem_pkt_o[49] (net)           3      65.8478              0.0000     0.3499 f
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.3499 f
  data_mem_pkt_li[571] (net)                           65.8478              0.0000     0.3499 f
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.3499 f
  core/data_mem_pkt_i[572] (net)                       65.8478              0.0000     0.3499 f
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.3499 f
  core/be/data_mem_pkt_i[49] (net)                     65.8478              0.0000     0.3499 f
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.3499 f
  core/be/be_mem/data_mem_pkt_i[49] (net)              65.8478              0.0000     0.3499 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.3499 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       65.8478              0.0000     0.3499 f
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.2256   -0.0156 @   0.3343 f
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0356    0.0905     0.4247 f
  core/be/be_mem/dcache/n2270 (net)             1       2.2778              0.0000     0.4247 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0356    0.0000 &   0.4247 f
  data arrival time                                                                    0.4247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  clock reconvergence pessimism                                             0.0000     0.4128
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.4128 r
  library hold time                                                         0.0169     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.4247
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0049


  Startpoint: io_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[94] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[94] (net)                           2      14.6206              0.0000     0.1000 f
  U3242/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3242/Q (AO222X1)                                               0.1077    0.1052     0.2054 f
  mem_resp_li[664] (net)                        1      28.8621              0.0000     0.2054 f
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.2054 f
  uce_1__uce/mem_resp_i[94] (net)                      28.8621              0.0000     0.2054 f
  uce_1__uce/U141/IN2 (AND2X1)                                    0.1077   -0.0342 &   0.1711 f
  uce_1__uce/U141/Q (AND2X1)                                      0.2167    0.1678 @   0.3389 f
  uce_1__uce/data_mem_pkt_o[38] (net)           3      62.6788              0.0000     0.3389 f
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.3389 f
  data_mem_pkt_li[560] (net)                           62.6788              0.0000     0.3389 f
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.3389 f
  core/data_mem_pkt_i[561] (net)                       62.6788              0.0000     0.3389 f
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.3389 f
  core/be/data_mem_pkt_i[38] (net)                     62.6788              0.0000     0.3389 f
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.3389 f
  core/be/be_mem/data_mem_pkt_i[38] (net)              62.6788              0.0000     0.3389 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.3389 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       62.6788              0.0000     0.3389 f
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.2167   -0.0138 @   0.3251 f
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0446    0.0966     0.4217 f
  core/be/be_mem/dcache/n2281 (net)             1       5.2352              0.0000     0.4217 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0446   -0.0011 &   0.4206 f
  data arrival time                                                                    0.4206

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                             0.0000     0.4104
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.4104 r
  library hold time                                                         0.0148     0.4252
  data required time                                                                   0.4252
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4252
  data arrival time                                                                   -0.4206
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0046


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[91] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[91] (net)                           2      15.7831              0.0000     0.1000 r
  U3239/IN5 (AO222X1)                                             0.0012    0.0000 @   0.1000 r
  U3239/Q (AO222X1)                                               0.1159    0.1021     0.2022 r
  mem_resp_li[661] (net)                        1      32.1754              0.0000     0.2022 r
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2022 r
  uce_1__uce/mem_resp_i[91] (net)                      32.1754              0.0000     0.2022 r
  uce_1__uce/U137/IN2 (AND2X1)                                    0.1159   -0.0309 &   0.1713 r
  uce_1__uce/U137/Q (AND2X1)                                      0.2102    0.1453 @   0.3165 r
  uce_1__uce/data_mem_pkt_o[35] (net)           3      61.8555              0.0000     0.3165 r
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.3165 r
  data_mem_pkt_li[557] (net)                           61.8555              0.0000     0.3165 r
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.3165 r
  core/data_mem_pkt_i[558] (net)                       61.8555              0.0000     0.3165 r
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.3165 r
  core/be/data_mem_pkt_i[35] (net)                     61.8555              0.0000     0.3165 r
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.3165 r
  core/be/be_mem/data_mem_pkt_i[35] (net)              61.8555              0.0000     0.3165 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.3165 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       61.8555              0.0000     0.3165 r
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.2110   -0.0412 @   0.2753 r
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0348    0.1058     0.3811 r
  core/be/be_mem/dcache/n2284 (net)             1       2.6110              0.0000     0.3811 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0348    0.0000 &   0.3812 r
  data arrival time                                                                    0.3812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                             0.0000     0.4116
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.4116 r
  library hold time                                                        -0.0259     0.3857
  data required time                                                                   0.3857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3857
  data arrival time                                                                   -0.3812
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0045


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[58] (net)                           2      14.1340              0.0000     0.1000 f
  U3202/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3202/Q (AO222X1)                                               0.1048    0.1035     0.2037 f
  mem_resp_li[628] (net)                        1      27.7934              0.0000     0.2037 f
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.2037 f
  uce_1__uce/mem_resp_i[58] (net)                      27.7934              0.0000     0.2037 f
  uce_1__uce/U102/IN2 (AND2X1)                                    0.1048   -0.0176 &   0.1861 f
  uce_1__uce/U102/Q (AND2X1)                                      0.2226    0.1710 @   0.3570 f
  uce_1__uce/data_mem_pkt_o[2] (net)            3      64.8416              0.0000     0.3570 f
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.3570 f
  data_mem_pkt_li[524] (net)                           64.8416              0.0000     0.3570 f
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.3570 f
  core/data_mem_pkt_i[525] (net)                       64.8416              0.0000     0.3570 f
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.3570 f
  core/be/data_mem_pkt_i[2] (net)                      64.8416              0.0000     0.3570 f
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.3570 f
  core/be/be_mem/data_mem_pkt_i[2] (net)               64.8416              0.0000     0.3570 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.3570 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        64.8416              0.0000     0.3570 f
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.2226   -0.0252 @   0.3319 f
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0374    0.0916     0.4235 f
  core/be/be_mem/dcache/n2317 (net)             1       2.9082              0.0000     0.4235 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0374    0.0000 &   0.4235 f
  data arrival time                                                                    0.4235

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.4115 r
  library hold time                                                         0.0164     0.4279
  data required time                                                                   0.4279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4279
  data arrival time                                                                   -0.4235
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0043


  Startpoint: io_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[90] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[90] (net)                           2      15.7774              0.0000     0.1000 f
  U3238/IN5 (AO222X1)                                             0.0013    0.0004 @   0.1004 f
  U3238/Q (AO222X1)                                               0.1054    0.1040     0.2043 f
  mem_resp_li[660] (net)                        1      28.0306              0.0000     0.2043 f
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2043 f
  uce_1__uce/mem_resp_i[90] (net)                      28.0306              0.0000     0.2043 f
  uce_1__uce/U136/IN2 (AND2X1)                                    0.1054   -0.0082 &   0.1962 f
  uce_1__uce/U136/Q (AND2X1)                                      0.2094    0.1645 @   0.3606 f
  uce_1__uce/data_mem_pkt_o[34] (net)           3      60.7146              0.0000     0.3606 f
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.3606 f
  data_mem_pkt_li[556] (net)                           60.7146              0.0000     0.3606 f
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.3606 f
  core/data_mem_pkt_i[557] (net)                       60.7146              0.0000     0.3606 f
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.3606 f
  core/be/data_mem_pkt_i[34] (net)                     60.7146              0.0000     0.3606 f
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.3606 f
  core/be/be_mem/data_mem_pkt_i[34] (net)              60.7146              0.0000     0.3606 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.3606 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       60.7146              0.0000     0.3606 f
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.2094   -0.0251 @   0.3356 f
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0360    0.0888     0.4244 f
  core/be/be_mem/dcache/n2285 (net)             1       2.3214              0.0000     0.4244 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0360    0.0000 &   0.4244 f
  data arrival time                                                                    0.4244

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.4113 r
  library hold time                                                         0.0168     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.4244
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0037


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN50 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN50 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN48 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN48 (net)                                  300.2010              0.0000     0.1000 f
  core/be/icc_place10/INP (NBUFFX2)                               0.3338    0.1130 @   0.2130 f
  core/be/icc_place10/Z (NBUFFX2)                                 0.1624    0.1527 @   0.3657 f
  core/be/n6 (net)                             17      95.0904              0.0000     0.3657 f
  core/be/be_mem/reset_i_hfs_netlink_318 (bp_be_mem_top_02_0)               0.0000     0.3657 f
  core/be/be_mem/reset_i_hfs_netlink_318 (net)         95.0904              0.0000     0.3657 f
  core/be/be_mem/csr/reset_i_hfs_netlink_347 (bp_be_csr_02_0)               0.0000     0.3657 f
  core/be/be_mem/csr/reset_i_hfs_netlink_347 (net)     95.0904              0.0000     0.3657 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.3657 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)       95.0904              0.0000     0.3657 f
  core/be/be_mem/csr/priv_mode_reg/U3/IN2 (OR2X1)                 0.1624    0.0027 @   0.3684 f
  core/be/be_mem/csr/priv_mode_reg/U3/Q (OR2X1)                   0.0316    0.0606     0.4290 f
  core/be/be_mem/csr/priv_mode_reg/n1 (net)     1       3.0996              0.0000     0.4290 f
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/D (DFFX1)        0.0316    0.0000 &   0.4291 f
  data arrival time                                                                    0.4291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/CLK (DFFX1)                0.0000     0.4126 r
  library hold time                                                         0.0196     0.4322
  data required time                                                                   0.4322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4322
  data arrival time                                                                   -0.4291
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0032


  Startpoint: io_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[87] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[87] (net)                           2      14.5189              0.0000     0.1000 f
  U3235/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3235/Q (AO222X1)                                               0.1150    0.1095     0.2097 f
  mem_resp_li[657] (net)                        1      31.5567              0.0000     0.2097 f
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2097 f
  uce_1__uce/mem_resp_i[87] (net)                      31.5567              0.0000     0.2097 f
  uce_1__uce/U133/IN2 (AND2X1)                                    0.1150   -0.0283 &   0.1813 f
  uce_1__uce/U133/Q (AND2X1)                                      0.2210    0.1724 @   0.3538 f
  uce_1__uce/data_mem_pkt_o[31] (net)           3      64.5391              0.0000     0.3538 f
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.3538 f
  data_mem_pkt_li[553] (net)                           64.5391              0.0000     0.3538 f
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.3538 f
  core/data_mem_pkt_i[554] (net)                       64.5391              0.0000     0.3538 f
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.3538 f
  core/be/data_mem_pkt_i[31] (net)                     64.5391              0.0000     0.3538 f
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.3538 f
  core/be/be_mem/data_mem_pkt_i[31] (net)              64.5391              0.0000     0.3538 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.3538 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       64.5391              0.0000     0.3538 f
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.2210   -0.0187 @   0.3350 f
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0358    0.0902     0.4252 f
  core/be/be_mem/dcache/n2288 (net)             1       2.3642              0.0000     0.4252 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0358    0.0000 &   0.4252 f
  data arrival time                                                                    0.4252

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.4115 r
  library hold time                                                         0.0168     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.4252
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0031


  Startpoint: io_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[120] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[120] (net)                          2      13.0830              0.0000     0.1000 f
  U3270/IN6 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3270/Q (AO222X1)                                               0.1220    0.1160     0.2161 f
  mem_resp_li[690] (net)                        1      33.8223              0.0000     0.2161 f
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.2161 f
  uce_1__uce/mem_resp_i[120] (net)                     33.8223              0.0000     0.2161 f
  uce_1__uce/U169/IN2 (AND2X1)                                    0.1220   -0.0335 &   0.1826 f
  uce_1__uce/U169/Q (AND2X1)                                      0.2204    0.1699 @   0.3526 f
  uce_1__uce/data_mem_pkt_o[64] (net)           3      64.2367              0.0000     0.3526 f
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.3526 f
  data_mem_pkt_li[586] (net)                           64.2367              0.0000     0.3526 f
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.3526 f
  core/data_mem_pkt_i[587] (net)                       64.2367              0.0000     0.3526 f
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.3526 f
  core/be/data_mem_pkt_i[64] (net)                     64.2367              0.0000     0.3526 f
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.3526 f
  core/be/be_mem/data_mem_pkt_i[64] (net)              64.2367              0.0000     0.3526 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.3526 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       64.2367              0.0000     0.3526 f
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.2204   -0.0223 @   0.3302 f
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0411    0.0942     0.4244 f
  core/be/be_mem/dcache/n2255 (net)             1       4.0729              0.0000     0.4244 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0411    0.0001 &   0.4245 f
  data arrival time                                                                    0.4245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.4117 r
  library hold time                                                         0.0156     0.4273
  data required time                                                                   0.4273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4273
  data arrival time                                                                   -0.4245
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0028


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[60] (net)                          2      15.9821              0.0000     0.1000 f
  U3204/IN4 (AO222X1)                                             0.0013    0.0002 @   0.1002 f
  U3204/Q (AO222X1)                                               0.1149    0.1410     0.2413 f
  mem_resp_li[630] (net)                        1      31.2302              0.0000     0.2413 f
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2413 f
  uce_1__uce/mem_resp_i[60] (net)                      31.2302              0.0000     0.2413 f
  uce_1__uce/U104/IN2 (AND2X1)                                    0.1149   -0.0297 &   0.2116 f
  uce_1__uce/U104/Q (AND2X1)                                      0.1898    0.1574 @   0.3690 f
  uce_1__uce/data_mem_pkt_o[4] (net)            3      55.0271              0.0000     0.3690 f
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.3690 f
  data_mem_pkt_li[526] (net)                           55.0271              0.0000     0.3690 f
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.3690 f
  core/data_mem_pkt_i[527] (net)                       55.0271              0.0000     0.3690 f
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.3690 f
  core/be/data_mem_pkt_i[4] (net)                      55.0271              0.0000     0.3690 f
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.3690 f
  core/be/be_mem/data_mem_pkt_i[4] (net)               55.0271              0.0000     0.3690 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.3690 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        55.0271              0.0000     0.3690 f
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.1898   -0.0516 @   0.3174 f
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0361    0.0868     0.4042 f
  core/be/be_mem/dcache/n2315 (net)             1       2.3939              0.0000     0.4042 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0361    0.0000 &   0.4043 f
  data arrival time                                                                    0.4043

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.3922 r
  library hold time                                                         0.0140     0.4061
  data required time                                                                   0.4061
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4061
  data arrival time                                                                   -0.4043
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0019


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN50 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN50 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN48 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN48 (net)                                  300.2010              0.0000     0.1000 f
  core/be/icc_place10/INP (NBUFFX2)                               0.3338    0.1130 @   0.2130 f
  core/be/icc_place10/Z (NBUFFX2)                                 0.1624    0.1527 @   0.3657 f
  core/be/n6 (net)                             17      95.0904              0.0000     0.3657 f
  core/be/be_mem/reset_i_hfs_netlink_318 (bp_be_mem_top_02_0)               0.0000     0.3657 f
  core/be/be_mem/reset_i_hfs_netlink_318 (net)         95.0904              0.0000     0.3657 f
  core/be/be_mem/csr/reset_i_hfs_netlink_347 (bp_be_csr_02_0)               0.0000     0.3657 f
  core/be/be_mem/csr/reset_i_hfs_netlink_347 (net)     95.0904              0.0000     0.3657 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.3657 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)       95.0904              0.0000     0.3657 f
  core/be/be_mem/csr/priv_mode_reg/U4/IN1 (OR2X1)                 0.1624    0.0026 @   0.3684 f
  core/be/be_mem/csr/priv_mode_reg/U4/Q (OR2X1)                   0.0306    0.0627     0.4310 f
  core/be/be_mem/csr/priv_mode_reg/n2 (net)     1       2.2737              0.0000     0.4310 f
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/D (DFFX1)        0.0306    0.0000 &   0.4310 f
  data arrival time                                                                    0.4310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/CLK (DFFX1)                0.0000     0.4126 r
  library hold time                                                         0.0199     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.4310
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0015


  Startpoint: io_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[108] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[108] (net)                          2      12.6437              0.0000     0.1000 f
  U3258/IN5 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3258/Q (AO222X1)                                               0.1169    0.1105     0.2108 f
  mem_resp_li[678] (net)                        1      32.2377              0.0000     0.2108 f
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2108 f
  uce_1__uce/mem_resp_i[108] (net)                     32.2377              0.0000     0.2108 f
  uce_1__uce/U156/IN2 (AND2X1)                                    0.1169   -0.0320 &   0.1788 f
  uce_1__uce/U156/Q (AND2X1)                                      0.2129    0.1657 @   0.3445 f
  uce_1__uce/data_mem_pkt_o[52] (net)           3      61.9618              0.0000     0.3445 f
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.3445 f
  data_mem_pkt_li[574] (net)                           61.9618              0.0000     0.3445 f
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.3445 f
  core/data_mem_pkt_i[575] (net)                       61.9618              0.0000     0.3445 f
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.3445 f
  core/be/data_mem_pkt_i[52] (net)                     61.9618              0.0000     0.3445 f
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.3445 f
  core/be/be_mem/data_mem_pkt_i[52] (net)              61.9618              0.0000     0.3445 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.3445 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       61.9618              0.0000     0.3445 f
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.2129   -0.0075 @   0.3370 f
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0367    0.0896     0.4266 f
  core/be/be_mem/dcache/n2267 (net)             1       2.5190              0.0000     0.4266 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0367    0.0000 &   0.4266 f
  data arrival time                                                                    0.4266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                         0.0166     0.4272
  data required time                                                                   0.4272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4272
  data arrival time                                                                   -0.4266
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0006


  Startpoint: io_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[104] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[104] (net)                          2      19.0520              0.0000     0.1000 f
  U3253/IN5 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3253/Q (AO222X1)                                               0.1087    0.1059     0.2062 f
  mem_resp_li[674] (net)                        1      29.2469              0.0000     0.2062 f
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.2062 f
  uce_1__uce/mem_resp_i[104] (net)                     29.2469              0.0000     0.2062 f
  uce_1__uce/U151/IN2 (AND2X1)                                    0.1087   -0.0124 &   0.1939 f
  uce_1__uce/U151/Q (AND2X1)                                      0.1980    0.1577 @   0.3516 f
  uce_1__uce/data_mem_pkt_o[48] (net)           3      57.4334              0.0000     0.3516 f
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.3516 f
  data_mem_pkt_li[570] (net)                           57.4334              0.0000     0.3516 f
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.3516 f
  core/data_mem_pkt_i[571] (net)                       57.4334              0.0000     0.3516 f
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.3516 f
  core/be/data_mem_pkt_i[48] (net)                     57.4334              0.0000     0.3516 f
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.3516 f
  core/be/be_mem/data_mem_pkt_i[48] (net)              57.4334              0.0000     0.3516 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.3516 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       57.4334              0.0000     0.3516 f
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1980   -0.0131 @   0.3385 f
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0373    0.0886     0.4271 f
  core/be/be_mem/dcache/n2271 (net)             1       2.7572              0.0000     0.4271 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0373    0.0000 &   0.4271 f
  data arrival time                                                                    0.4271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                         0.0164     0.4273
  data required time                                                                   0.4273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4273
  data arrival time                                                                   -0.4271
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0002


  Startpoint: mem_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[99] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[99] (net)                          2      15.8272              0.0000     0.1000 f
  U3248/IN4 (AO222X1)                                             0.0012    0.0002 @   0.1002 f
  U3248/Q (AO222X1)                                               0.1013    0.1334     0.2336 f
  mem_resp_li[669] (net)                        1      26.5434              0.0000     0.2336 f
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2336 f
  uce_1__uce/mem_resp_i[99] (net)                      26.5434              0.0000     0.2336 f
  uce_1__uce/U146/IN2 (AND2X1)                                    0.1013   -0.0255 &   0.2081 f
  uce_1__uce/U146/Q (AND2X1)                                      0.2116    0.1641 @   0.3722 f
  uce_1__uce/data_mem_pkt_o[43] (net)           3      61.0593              0.0000     0.3722 f
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3722 f
  data_mem_pkt_li[565] (net)                           61.0593              0.0000     0.3722 f
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3722 f
  core/data_mem_pkt_i[566] (net)                       61.0593              0.0000     0.3722 f
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3722 f
  core/be/data_mem_pkt_i[43] (net)                     61.0593              0.0000     0.3722 f
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3722 f
  core/be/be_mem/data_mem_pkt_i[43] (net)              61.0593              0.0000     0.3722 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3722 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       61.0593              0.0000     0.3722 f
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.2116   -0.0349 @   0.3373 f
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0377    0.0903     0.4276 f
  core/be/be_mem/dcache/n2276 (net)             1       2.8728              0.0000     0.4276 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0377    0.0000 &   0.4277 f
  data arrival time                                                                    0.4277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.4112 r
  library hold time                                                         0.0163     0.4276
  data required time                                                                   0.4276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4276
  data arrival time                                                                   -0.4277
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0001


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[68] (net)                          2      15.3144              0.0000     0.1000 f
  U3213/IN4 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3213/Q (AO222X1)                                               0.1143    0.1406     0.2409 f
  mem_resp_li[638] (net)                        1      30.9950              0.0000     0.2409 f
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.2409 f
  uce_1__uce/mem_resp_i[68] (net)                      30.9950              0.0000     0.2409 f
  uce_1__uce/U112/IN2 (AND2X1)                                    0.1143   -0.0243 &   0.2165 f
  uce_1__uce/U112/Q (AND2X1)                                      0.1414    0.1327 @   0.3492 f
  uce_1__uce/data_mem_pkt_o[12] (net)           3      39.4980              0.0000     0.3492 f
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.3492 f
  data_mem_pkt_li[534] (net)                           39.4980              0.0000     0.3492 f
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.3492 f
  core/data_mem_pkt_i[535] (net)                       39.4980              0.0000     0.3492 f
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.3492 f
  core/be/data_mem_pkt_i[12] (net)                     39.4980              0.0000     0.3492 f
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.3492 f
  core/be/be_mem/data_mem_pkt_i[12] (net)              39.4980              0.0000     0.3492 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.3492 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       39.4980              0.0000     0.3492 f
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.1414   -0.0310 @   0.3182 f
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0374    0.0828     0.4009 f
  core/be/be_mem/dcache/n2307 (net)             1       2.9181              0.0000     0.4009 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0374    0.0000 &   0.4010 f
  data arrival time                                                                    0.4010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  clock reconvergence pessimism                                             0.0000     0.3857
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.3857 r
  library hold time                                                         0.0148     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.4010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0005


  Startpoint: io_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[95] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[95] (net)                           2      19.1466              0.0000     0.1000 f
  U3243/IN5 (AO222X1)                                             0.0016    0.0002 @   0.1002 f
  U3243/Q (AO222X1)                                               0.1111    0.1073     0.2076 f
  mem_resp_li[665] (net)                        1      30.1202              0.0000     0.2076 f
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2076 f
  uce_1__uce/mem_resp_i[95] (net)                      30.1202              0.0000     0.2076 f
  uce_1__uce/U142/IN2 (AND2X1)                                    0.1111   -0.0326 &   0.1750 f
  uce_1__uce/U142/Q (AND2X1)                                      0.2300    0.1737 @   0.3487 f
  uce_1__uce/data_mem_pkt_o[39] (net)           3      67.5693              0.0000     0.3487 f
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.3487 f
  data_mem_pkt_li[561] (net)                           67.5693              0.0000     0.3487 f
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.3487 f
  core/data_mem_pkt_i[562] (net)                       67.5693              0.0000     0.3487 f
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.3487 f
  core/be/data_mem_pkt_i[39] (net)                     67.5693              0.0000     0.3487 f
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.3487 f
  core/be/be_mem/data_mem_pkt_i[39] (net)              67.5693              0.0000     0.3487 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.3487 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       67.5693              0.0000     0.3487 f
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.2300   -0.0180 @   0.3307 f
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0415    0.0956     0.4263 f
  core/be/be_mem/dcache/n2280 (net)             1       4.2122              0.0000     0.4263 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0415    0.0001 &   0.4263 f
  data arrival time                                                                    0.4263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4103     0.4103
  clock reconvergence pessimism                                             0.0000     0.4103
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.4103 r
  library hold time                                                         0.0155     0.4257
  data required time                                                                   0.4257
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4257
  data arrival time                                                                   -0.4263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0006


  Startpoint: io_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[106] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[106] (net)                          2      15.2987              0.0000     0.1000 f
  U3255/IN6 (AO222X1)                                             0.0010    0.0000 @   0.1000 f
  U3255/Q (AO222X1)                                               0.1164    0.1129     0.2129 f
  mem_resp_li[676] (net)                        1      31.7849              0.0000     0.2129 f
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2129 f
  uce_1__uce/mem_resp_i[106] (net)                     31.7849              0.0000     0.2129 f
  uce_1__uce/U154/IN2 (AND2X1)                                    0.1164   -0.0332 &   0.1797 f
  uce_1__uce/U154/Q (AND2X1)                                      0.2384    0.1773 @   0.3570 f
  uce_1__uce/data_mem_pkt_o[50] (net)           3      69.8256              0.0000     0.3570 f
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3570 f
  data_mem_pkt_li[572] (net)                           69.8256              0.0000     0.3570 f
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3570 f
  core/data_mem_pkt_i[573] (net)                       69.8256              0.0000     0.3570 f
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3570 f
  core/be/data_mem_pkt_i[50] (net)                     69.8256              0.0000     0.3570 f
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3570 f
  core/be/be_mem/data_mem_pkt_i[50] (net)              69.8256              0.0000     0.3570 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3570 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       69.8256              0.0000     0.3570 f
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.2384   -0.0200 @   0.3370 f
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0374    0.0935     0.4305 f
  core/be/be_mem/dcache/n2269 (net)             1       2.9531              0.0000     0.4305 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0374    0.0000 &   0.4305 f
  data arrival time                                                                    0.4305

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                         0.0164     0.4298
  data required time                                                                   0.4298
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4298
  data arrival time                                                                   -0.4305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0007


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[67] (net)                          2      15.4293              0.0000     0.1000 f
  U3211/IN4 (AO222X1)                                             0.0012    0.0001 @   0.1001 f
  U3211/Q (AO222X1)                                               0.1293    0.1472 @   0.2474 f
  mem_resp_li[637] (net)                        1      35.4140              0.0000     0.2474 f
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2474 f
  uce_1__uce/mem_resp_i[67] (net)                      35.4140              0.0000     0.2474 f
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1293   -0.0353 @   0.2120 f
  uce_1__uce/U111/Q (AND2X1)                                      0.1415    0.1352 @   0.3472 f
  uce_1__uce/data_mem_pkt_o[11] (net)           3      39.4339              0.0000     0.3472 f
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.3472 f
  data_mem_pkt_li[533] (net)                           39.4339              0.0000     0.3472 f
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.3472 f
  core/data_mem_pkt_i[534] (net)                       39.4339              0.0000     0.3472 f
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.3472 f
  core/be/data_mem_pkt_i[11] (net)                     39.4339              0.0000     0.3472 f
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.3472 f
  core/be/be_mem/data_mem_pkt_i[11] (net)              39.4339              0.0000     0.3472 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.3472 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       39.4339              0.0000     0.3472 f
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.1415   -0.0288 @   0.3184 f
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0376    0.0829     0.4013 f
  core/be/be_mem/dcache/n2308 (net)             1       2.9706              0.0000     0.4013 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0376    0.0000 &   0.4014 f
  data arrival time                                                                    0.4014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  clock reconvergence pessimism                                             0.0000     0.3856
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.3856 r
  library hold time                                                         0.0148     0.4004
  data required time                                                                   0.4004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4004
  data arrival time                                                                   -0.4014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0010


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[67] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[67] (net)                           2      15.4362              0.0000     0.1000 r
  U3211/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 r
  U3211/Q (AO222X1)                                               0.1302    0.1056 @   0.2057 r
  mem_resp_li[637] (net)                        1      35.4189              0.0000     0.2057 r
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2057 r
  uce_1__uce/mem_resp_i[67] (net)                      35.4189              0.0000     0.2057 r
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1305   -0.0340 @   0.1718 r
  uce_1__uce/U111/Q (AND2X1)                                      0.1456    0.1207 @   0.2924 r
  uce_1__uce/data_mem_pkt_o[11] (net)           3      40.3353              0.0000     0.2924 r
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.2924 r
  data_mem_pkt_li[533] (net)                           40.3353              0.0000     0.2924 r
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.2924 r
  core/data_mem_pkt_i[534] (net)                       40.3353              0.0000     0.2924 r
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.2924 r
  core/be/data_mem_pkt_i[11] (net)                     40.3353              0.0000     0.2924 r
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.2924 r
  core/be/be_mem/data_mem_pkt_i[11] (net)              40.3353              0.0000     0.2924 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.2924 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       40.3353              0.0000     0.2924 r
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.1460   -0.0274 @   0.2650 r
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0365    0.0959     0.3609 r
  core/be/be_mem/dcache/n2308 (net)             1       3.1430              0.0000     0.3609 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0365    0.0000 &   0.3610 r
  data arrival time                                                                    0.3610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  clock reconvergence pessimism                                             0.0000     0.3856
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.3856 r
  library hold time                                                        -0.0261     0.3596
  data required time                                                                   0.3596
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3596
  data arrival time                                                                   -0.3610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0014


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[61] (net)                           2      14.6594              0.0000     0.1000 f
  U3205/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3205/Q (AO222X1)                                               0.1125    0.1080     0.2082 f
  mem_resp_li[631] (net)                        1      30.6183              0.0000     0.2082 f
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2082 f
  uce_1__uce/mem_resp_i[61] (net)                      30.6183              0.0000     0.2082 f
  uce_1__uce/U105/IN2 (AND2X1)                                    0.1125   -0.0188 &   0.1894 f
  uce_1__uce/U105/Q (AND2X1)                                      0.1784    0.1508 @   0.3402 f
  uce_1__uce/data_mem_pkt_o[5] (net)            3      51.1541              0.0000     0.3402 f
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.3402 f
  data_mem_pkt_li[527] (net)                           51.1541              0.0000     0.3402 f
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.3402 f
  core/data_mem_pkt_i[528] (net)                       51.1541              0.0000     0.3402 f
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.3402 f
  core/be/data_mem_pkt_i[5] (net)                      51.1541              0.0000     0.3402 f
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.3402 f
  core/be/be_mem/data_mem_pkt_i[5] (net)               51.1541              0.0000     0.3402 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.3402 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        51.1541              0.0000     0.3402 f
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.1784   -0.0203 @   0.3200 f
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0377    0.0870     0.4069 f
  core/be/be_mem/dcache/n2314 (net)             1       2.9812              0.0000     0.4069 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0377    0.0000 &   0.4070 f
  data arrival time                                                                    0.4070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3920     0.3920
  clock reconvergence pessimism                                             0.0000     0.3920
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3920 r
  library hold time                                                         0.0136     0.4055
  data required time                                                                   0.4055
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4055
  data arrival time                                                                   -0.4070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0014


  Startpoint: io_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[60] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[60] (net)                           2      14.8392              0.0000     0.1000 r
  U3204/IN6 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3204/Q (AO222X1)                                               0.1135    0.1035     0.2037 r
  mem_resp_li[630] (net)                        1      31.2350              0.0000     0.2037 r
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2037 r
  uce_1__uce/mem_resp_i[60] (net)                      31.2350              0.0000     0.2037 r
  uce_1__uce/U104/IN2 (AND2X1)                                    0.1135   -0.0282 &   0.1755 r
  uce_1__uce/U104/Q (AND2X1)                                      0.1905    0.1379 @   0.3134 r
  uce_1__uce/data_mem_pkt_o[4] (net)            3      55.9286              0.0000     0.3134 r
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.3134 r
  data_mem_pkt_li[526] (net)                           55.9286              0.0000     0.3134 r
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.3134 r
  core/data_mem_pkt_i[527] (net)                       55.9286              0.0000     0.3134 r
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.3134 r
  core/be/data_mem_pkt_i[4] (net)                      55.9286              0.0000     0.3134 r
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.3134 r
  core/be/be_mem/data_mem_pkt_i[4] (net)               55.9286              0.0000     0.3134 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.3134 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        55.9286              0.0000     0.3134 r
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.1909   -0.0472 @   0.2662 r
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0347    0.1023     0.3685 r
  core/be/be_mem/dcache/n2315 (net)             1       2.5663              0.0000     0.3685 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0347    0.0000 &   0.3685 r
  data arrival time                                                                    0.3685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.3922 r
  library hold time                                                        -0.0253     0.3668
  data required time                                                                   0.3668
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3668
  data arrival time                                                                   -0.3685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0016


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[76] (net)                          2      14.9513              0.0000     0.1000 f
  U3222/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3222/Q (AO222X1)                                               0.1194    0.1441     0.2443 f
  mem_resp_li[646] (net)                        1      33.1422              0.0000     0.2443 f
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.2443 f
  uce_1__uce/mem_resp_i[76] (net)                      33.1422              0.0000     0.2443 f
  uce_1__uce/U121/IN2 (AND2X1)                                    0.1194   -0.0301 &   0.2142 f
  uce_1__uce/U121/Q (AND2X1)                                      0.1626    0.1437 @   0.3579 f
  uce_1__uce/data_mem_pkt_o[20] (net)           3      46.0146              0.0000     0.3579 f
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.3579 f
  data_mem_pkt_li[542] (net)                           46.0146              0.0000     0.3579 f
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.3579 f
  core/data_mem_pkt_i[543] (net)                       46.0146              0.0000     0.3579 f
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.3579 f
  core/be/data_mem_pkt_i[20] (net)                     46.0146              0.0000     0.3579 f
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.3579 f
  core/be/be_mem/data_mem_pkt_i[20] (net)              46.0146              0.0000     0.3579 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.3579 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       46.0146              0.0000     0.3579 f
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.1626   -0.0389 @   0.3191 f
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0366    0.0843     0.4034 f
  core/be/be_mem/dcache/n2299 (net)             1       2.5753              0.0000     0.4034 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0366    0.0000 &   0.4034 f
  data arrival time                                                                    0.4034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3862     0.3862
  clock reconvergence pessimism                                             0.0000     0.3862
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.3862 r
  library hold time                                                         0.0150     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.4034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0022


  Startpoint: io_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[70] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[70] (net)                           2      15.7677              0.0000     0.1000 r
  U3215/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 r
  U3215/Q (AO222X1)                                               0.1364    0.1081 @   0.2083 r
  mem_resp_li[640] (net)                        1      37.3698              0.0000     0.2083 r
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2083 r
  uce_1__uce/mem_resp_i[70] (net)                      37.3698              0.0000     0.2083 r
  uce_1__uce/U115/IN2 (AND2X1)                                    0.1366   -0.0365 @   0.1718 r
  uce_1__uce/U115/Q (AND2X1)                                      0.1459    0.1213 @   0.2931 r
  uce_1__uce/data_mem_pkt_o[14] (net)           3      40.3591              0.0000     0.2931 r
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.2931 r
  data_mem_pkt_li[536] (net)                           40.3591              0.0000     0.2931 r
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.2931 r
  core/data_mem_pkt_i[537] (net)                       40.3591              0.0000     0.2931 r
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.2931 r
  core/be/data_mem_pkt_i[14] (net)                     40.3591              0.0000     0.2931 r
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.2931 r
  core/be/be_mem/data_mem_pkt_i[14] (net)              40.3591              0.0000     0.2931 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.2931 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       40.3591              0.0000     0.2931 r
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.1463   -0.0270 @   0.2661 r
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0362    0.0957     0.3618 r
  core/be/be_mem/dcache/n2305 (net)             1       3.0435              0.0000     0.3618 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0362    0.0000 &   0.3619 r
  data arrival time                                                                    0.3619

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  clock reconvergence pessimism                                             0.0000     0.3856
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.3856 r
  library hold time                                                        -0.0260     0.3596
  data required time                                                                   0.3596
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3596
  data arrival time                                                                   -0.3619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0022


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[70] (net)                          2      16.6374              0.0000     0.1000 f
  U3215/IN4 (AO222X1)                                             0.0012    0.0003 @   0.1003 f
  U3215/Q (AO222X1)                                               0.1351    0.1503 @   0.2506 f
  mem_resp_li[640] (net)                        1      37.3650              0.0000     0.2506 f
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2506 f
  uce_1__uce/mem_resp_i[70] (net)                      37.3650              0.0000     0.2506 f
  uce_1__uce/U115/IN2 (AND2X1)                                    0.1351   -0.0378 @   0.2128 f
  uce_1__uce/U115/Q (AND2X1)                                      0.1416    0.1359 @   0.3487 f
  uce_1__uce/data_mem_pkt_o[14] (net)           3      39.4577              0.0000     0.3487 f
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.3487 f
  data_mem_pkt_li[536] (net)                           39.4577              0.0000     0.3487 f
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.3487 f
  core/data_mem_pkt_i[537] (net)                       39.4577              0.0000     0.3487 f
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.3487 f
  core/be/data_mem_pkt_i[14] (net)                     39.4577              0.0000     0.3487 f
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.3487 f
  core/be/be_mem/data_mem_pkt_i[14] (net)              39.4577              0.0000     0.3487 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.3487 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       39.4577              0.0000     0.3487 f
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.1416   -0.0285 @   0.3202 f
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0372    0.0827     0.4029 f
  core/be/be_mem/dcache/n2305 (net)             1       2.8711              0.0000     0.4029 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0372    0.0000 &   0.4029 f
  data arrival time                                                                    0.4029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  clock reconvergence pessimism                                             0.0000     0.3856
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.3856 r
  library hold time                                                         0.0149     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.4029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0024


  Startpoint: mem_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[117] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[117] (net)                         2      13.1342              0.0000     0.1000 f
  U3267/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3267/Q (AO222X1)                                               0.1271    0.1482     0.2483 f
  mem_resp_li[687] (net)                        1      35.6972              0.0000     0.2483 f
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.2483 f
  uce_1__uce/mem_resp_i[117] (net)                     35.6972              0.0000     0.2483 f
  uce_1__uce/U165/IN2 (AND2X1)                                    0.1271   -0.0397 &   0.2086 f
  uce_1__uce/U165/Q (AND2X1)                                      0.2001    0.1618 @   0.3703 f
  uce_1__uce/data_mem_pkt_o[61] (net)           3      57.9967              0.0000     0.3703 f
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.3703 f
  data_mem_pkt_li[583] (net)                           57.9967              0.0000     0.3703 f
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.3703 f
  core/data_mem_pkt_i[584] (net)                       57.9967              0.0000     0.3703 f
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.3703 f
  core/be/data_mem_pkt_i[61] (net)                     57.9967              0.0000     0.3703 f
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.3703 f
  core/be/be_mem/data_mem_pkt_i[61] (net)              57.9967              0.0000     0.3703 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.3703 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       57.9967              0.0000     0.3703 f
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.2001   -0.0268 @   0.3435 f
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0359    0.0876     0.4311 f
  core/be/be_mem/dcache/n2258 (net)             1       2.2420              0.0000     0.4311 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0359    0.0000 &   0.4311 f
  data arrival time                                                                    0.4311

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.4113 r
  library hold time                                                         0.0168     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.4311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0031


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[76] (net)                           2      15.6810              0.0000     0.1000 r
  U3222/IN5 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3222/Q (AO222X1)                                               0.1186    0.1035     0.2037 r
  mem_resp_li[646] (net)                        1      33.1470              0.0000     0.2037 r
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.2037 r
  uce_1__uce/mem_resp_i[76] (net)                      33.1470              0.0000     0.2037 r
  uce_1__uce/U121/IN2 (AND2X1)                                    0.1186   -0.0284 &   0.1752 r
  uce_1__uce/U121/Q (AND2X1)                                      0.1650    0.1264 @   0.3017 r
  uce_1__uce/data_mem_pkt_o[20] (net)           3      46.9160              0.0000     0.3017 r
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.3017 r
  data_mem_pkt_li[542] (net)                           46.9160              0.0000     0.3017 r
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.3017 r
  core/data_mem_pkt_i[543] (net)                       46.9160              0.0000     0.3017 r
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.3017 r
  core/be/data_mem_pkt_i[20] (net)                     46.9160              0.0000     0.3017 r
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.3017 r
  core/be/be_mem/data_mem_pkt_i[20] (net)              46.9160              0.0000     0.3017 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.3017 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       46.9160              0.0000     0.3017 r
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.1656   -0.0363 @   0.2654 r
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0353    0.0984     0.3638 r
  core/be/be_mem/dcache/n2299 (net)             1       2.7477              0.0000     0.3638 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0353    0.0000 &   0.3638 r
  data arrival time                                                                    0.3638

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3862     0.3862
  clock reconvergence pessimism                                             0.0000     0.3862
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.3862 r
  library hold time                                                        -0.0257     0.3605
  data required time                                                                   0.3605
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3605
  data arrival time                                                                   -0.3638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0033


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[81] (net)                           2      13.0403              0.0000     0.1000 f
  U3227/IN6 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3227/Q (AO222X1)                                               0.1243    0.1139 @   0.2142 f
  mem_resp_li[651] (net)                        1      32.9002              0.0000     0.2142 f
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2142 f
  uce_1__uce/mem_resp_i[81] (net)                      32.9002              0.0000     0.2142 f
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1245   -0.0218 @   0.1925 f
  uce_1__uce/U126/Q (AND2X1)                                      0.1657    0.1463 @   0.3387 f
  uce_1__uce/data_mem_pkt_o[25] (net)           3      46.9999              0.0000     0.3387 f
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.3387 f
  data_mem_pkt_li[547] (net)                           46.9999              0.0000     0.3387 f
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.3387 f
  core/data_mem_pkt_i[548] (net)                       46.9999              0.0000     0.3387 f
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.3387 f
  core/be/data_mem_pkt_i[25] (net)                     46.9999              0.0000     0.3387 f
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.3387 f
  core/be/be_mem/data_mem_pkt_i[25] (net)              46.9999              0.0000     0.3387 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.3387 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       46.9999              0.0000     0.3387 f
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.1657   -0.0134 @   0.3254 f
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0358    0.0842     0.4096 f
  core/be/be_mem/dcache/n2294 (net)             1       2.4064              0.0000     0.4096 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0358    0.0000 &   0.4096 f
  data arrival time                                                                    0.4096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3919     0.3919
  clock reconvergence pessimism                                             0.0000     0.3919
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.3919 r
  library hold time                                                         0.0140     0.4060
  data required time                                                                   0.4060
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4060
  data arrival time                                                                   -0.4096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0036


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN44 (net)                                  300.2010              0.0000     0.1000 f
  core/be/icc_place13/INP (NBUFFX2)                               0.3251    0.0983 @   0.1983 f
  core/be/icc_place13/Z (NBUFFX2)                                 0.0851    0.1124 @   0.3107 f
  core/be/n18 (net)                            11      41.0162              0.0000     0.3107 f
  core/be/be_mem/reset_i_hfs_netlink_314 (bp_be_mem_top_02_0)               0.0000     0.3107 f
  core/be/be_mem/reset_i_hfs_netlink_314 (net)         41.0162              0.0000     0.3107 f
  core/be/be_mem/dtlb/reset_i_hfs_netlink_335 (bp_tlb_02_8_3)               0.0000     0.3107 f
  core/be/be_mem/dtlb/reset_i_hfs_netlink_335 (net)    41.0162              0.0000     0.3107 f
  core/be/be_mem/dtlb/r_v_reg/reset_i (bsg_dff_reset_width_p1_15)           0.0000     0.3107 f
  core/be/be_mem/dtlb/r_v_reg/reset_i (net)            41.0162              0.0000     0.3107 f
  core/be/be_mem/dtlb/r_v_reg/U4/IN1 (NOR2X0)                     0.0851    0.0004 @   0.3111 f
  core/be/be_mem/dtlb/r_v_reg/U4/QN (NOR2X0)                      0.0592    0.0417     0.3528 r
  core/be/be_mem/dtlb/r_v_reg/n3 (net)          1       3.8409              0.0000     0.3528 r
  core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_/D (DFFX1)             0.0592   -0.0016 &   0.3512 r
  data arrival time                                                                    0.3512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3804     0.3804
  clock reconvergence pessimism                                             0.0000     0.3804
  core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_/CLK (DFFX1)                     0.0000     0.3804 r
  library hold time                                                        -0.0331     0.3473
  data required time                                                                   0.3473
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3473
  data arrival time                                                                   -0.3512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0038


  Startpoint: mem_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[89] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[89] (net)                          2      15.2073              0.0000     0.1000 f
  U3237/IN4 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3237/Q (AO222X1)                                               0.1124    0.1395     0.2396 f
  mem_resp_li[659] (net)                        1      30.2952              0.0000     0.2396 f
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2396 f
  uce_1__uce/mem_resp_i[89] (net)                      30.2952              0.0000     0.2396 f
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1124   -0.0245 &   0.2150 f
  uce_1__uce/U135/Q (AND2X1)                                      0.2062    0.1649 @   0.3799 f
  uce_1__uce/data_mem_pkt_o[33] (net)           3      60.0633              0.0000     0.3799 f
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.3799 f
  data_mem_pkt_li[555] (net)                           60.0633              0.0000     0.3799 f
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.3799 f
  core/data_mem_pkt_i[556] (net)                       60.0633              0.0000     0.3799 f
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.3799 f
  core/be/data_mem_pkt_i[33] (net)                     60.0633              0.0000     0.3799 f
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.3799 f
  core/be/be_mem/data_mem_pkt_i[33] (net)              60.0633              0.0000     0.3799 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.3799 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       60.0633              0.0000     0.3799 f
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.2062   -0.0362 @   0.3437 f
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0360    0.0887     0.4324 f
  core/be/be_mem/dcache/n2286 (net)             1       2.4150              0.0000     0.4324 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0360    0.0000 &   0.4324 f
  data arrival time                                                                    0.4324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.4115 r
  library hold time                                                         0.0168     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.4324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0041


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[66] (net)                           2      16.0342              0.0000     0.1000 r
  U3210/IN5 (AO222X1)                                             0.0013    0.0003 @   0.1003 r
  U3210/Q (AO222X1)                                               0.1331    0.1070 @   0.2072 r
  mem_resp_li[636] (net)                        1      36.3785              0.0000     0.2072 r
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2072 r
  uce_1__uce/mem_resp_i[66] (net)                      36.3785              0.0000     0.2072 r
  uce_1__uce/U110/IN2 (AND2X1)                                    0.1333   -0.0307 @   0.1765 r
  uce_1__uce/U110/Q (AND2X1)                                      0.1449    0.1208 @   0.2973 r
  uce_1__uce/data_mem_pkt_o[10] (net)           3      40.1433              0.0000     0.2973 r
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2973 r
  data_mem_pkt_li[532] (net)                           40.1433              0.0000     0.2973 r
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2973 r
  core/data_mem_pkt_i[533] (net)                       40.1433              0.0000     0.2973 r
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2973 r
  core/be/data_mem_pkt_i[10] (net)                     40.1433              0.0000     0.2973 r
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2973 r
  core/be/be_mem/data_mem_pkt_i[10] (net)              40.1433              0.0000     0.2973 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2973 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       40.1433              0.0000     0.2973 r
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.1452   -0.0279 @   0.2694 r
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0353    0.0950     0.3644 r
  core/be/be_mem/dcache/n2309 (net)             1       2.7635              0.0000     0.3644 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0353    0.0000 &   0.3644 r
  data arrival time                                                                    0.3644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  clock reconvergence pessimism                                             0.0000     0.3856
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3856 r
  library hold time                                                        -0.0257     0.3599
  data required time                                                                   0.3599
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3599
  data arrival time                                                                   -0.3644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0045


  Startpoint: io_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[86] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[86] (net)                           2      16.0557              0.0000     0.1000 f
  U3233/IN5 (AO222X1)                                             0.0013    0.0005 @   0.1005 f
  U3233/Q (AO222X1)                                               0.1205    0.1103 @   0.2108 f
  mem_resp_li[656] (net)                        1      32.3653              0.0000     0.2108 f
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.2108 f
  uce_1__uce/mem_resp_i[86] (net)                      32.3653              0.0000     0.2108 f
  uce_1__uce/U132/IN2 (AND2X1)                                    0.1205   -0.0308 @   0.1800 f
  uce_1__uce/U132/Q (AND2X1)                                      0.1949    0.1611 @   0.3411 f
  uce_1__uce/data_mem_pkt_o[30] (net)           3      56.6993              0.0000     0.3411 f
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.3411 f
  data_mem_pkt_li[552] (net)                           56.6993              0.0000     0.3411 f
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.3411 f
  core/data_mem_pkt_i[553] (net)                       56.6993              0.0000     0.3411 f
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.3411 f
  core/be/data_mem_pkt_i[30] (net)                     56.6993              0.0000     0.3411 f
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.3411 f
  core/be/be_mem/data_mem_pkt_i[30] (net)              56.6993              0.0000     0.3411 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.3411 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       56.6993              0.0000     0.3411 f
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.1949   -0.0175 @   0.3236 f
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0369    0.0882     0.4118 f
  core/be/be_mem/dcache/n2289 (net)             1       2.7393              0.0000     0.4118 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0369   -0.0013 &   0.4105 f
  data arrival time                                                                    0.4105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.3922 r
  library hold time                                                         0.0138     0.4060
  data required time                                                                   0.4060
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4060
  data arrival time                                                                   -0.4105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0045


  Startpoint: io_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[102] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[102] (net)                          2      15.5809              0.0000     0.1000 f
  U3251/IN6 (AO222X1)                                             0.0013    0.0005 @   0.1005 f
  U3251/Q (AO222X1)                                               0.1047    0.1061     0.2066 f
  mem_resp_li[672] (net)                        1      27.4797              0.0000     0.2066 f
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.2066 f
  uce_1__uce/mem_resp_i[102] (net)                     27.4797              0.0000     0.2066 f
  uce_1__uce/U149/IN2 (AND2X1)                                    0.1047   -0.0262 &   0.1804 f
  uce_1__uce/U149/Q (AND2X1)                                      0.2107    0.1624 @   0.3428 f
  uce_1__uce/data_mem_pkt_o[46] (net)           3      61.2618              0.0000     0.3428 f
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.3428 f
  data_mem_pkt_li[568] (net)                           61.2618              0.0000     0.3428 f
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.3428 f
  core/data_mem_pkt_i[569] (net)                       61.2618              0.0000     0.3428 f
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.3428 f
  core/be/data_mem_pkt_i[46] (net)                     61.2618              0.0000     0.3428 f
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.3428 f
  core/be/be_mem/data_mem_pkt_i[46] (net)              61.2618              0.0000     0.3428 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.3428 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       61.2618              0.0000     0.3428 f
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.2107    0.0014 @   0.3442 f
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0366    0.0896     0.4338 f
  core/be/be_mem/dcache/n2273 (net)             1       2.6196              0.0000     0.4338 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0366    0.0000 &   0.4338 f
  data arrival time                                                                    0.4338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.4126 r
  library hold time                                                         0.0166     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.4338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0047


  Startpoint: io_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[99] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[99] (net)                           2      15.4902              0.0000     0.1000 r
  U3248/IN5 (AO222X1)                                             0.0012    0.0003 @   0.1003 r
  U3248/Q (AO222X1)                                               0.0999    0.0946     0.1948 r
  mem_resp_li[669] (net)                        1      26.5483              0.0000     0.1948 r
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.1948 r
  uce_1__uce/mem_resp_i[99] (net)                      26.5483              0.0000     0.1948 r
  uce_1__uce/U146/IN2 (AND2X1)                                    0.0999   -0.0239 &   0.1709 r
  uce_1__uce/U146/Q (AND2X1)                                      0.2071    0.1438 @   0.3148 r
  uce_1__uce/data_mem_pkt_o[43] (net)           3      61.9607              0.0000     0.3148 r
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3148 r
  data_mem_pkt_li[565] (net)                           61.9607              0.0000     0.3148 r
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3148 r
  core/data_mem_pkt_i[566] (net)                       61.9607              0.0000     0.3148 r
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3148 r
  core/be/data_mem_pkt_i[43] (net)                     61.9607              0.0000     0.3148 r
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3148 r
  core/be/be_mem/data_mem_pkt_i[43] (net)              61.9607              0.0000     0.3148 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3148 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       61.9607              0.0000     0.3148 r
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.2071   -0.0311 @   0.2837 r
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0362    0.1061     0.3897 r
  core/be/be_mem/dcache/n2276 (net)             1       3.0452              0.0000     0.3897 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0362    0.0000 &   0.3898 r
  data arrival time                                                                    0.3898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.4112 r
  library hold time                                                        -0.0263     0.3849
  data required time                                                                   0.3849
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3849
  data arrival time                                                                   -0.3898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0048


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[66] (net)                          2      18.3650              0.0000     0.1000 f
  U3210/IN4 (AO222X1)                                             0.0017    0.0006 @   0.1006 f
  U3210/Q (AO222X1)                                               0.1320    0.1489 @   0.2495 f
  mem_resp_li[636] (net)                        1      36.3737              0.0000     0.2495 f
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2495 f
  uce_1__uce/mem_resp_i[66] (net)                      36.3737              0.0000     0.2495 f
  uce_1__uce/U110/IN2 (AND2X1)                                    0.1320   -0.0319 @   0.2176 f
  uce_1__uce/U110/Q (AND2X1)                                      0.1407    0.1352 @   0.3529 f
  uce_1__uce/data_mem_pkt_o[10] (net)           3      39.2419              0.0000     0.3529 f
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.3529 f
  data_mem_pkt_li[532] (net)                           39.2419              0.0000     0.3529 f
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.3529 f
  core/data_mem_pkt_i[533] (net)                       39.2419              0.0000     0.3529 f
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.3529 f
  core/be/data_mem_pkt_i[10] (net)                     39.2419              0.0000     0.3529 f
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.3529 f
  core/be/be_mem/data_mem_pkt_i[10] (net)              39.2419              0.0000     0.3529 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.3529 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       39.2419              0.0000     0.3529 f
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.1407   -0.0292 @   0.3236 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0365    0.0819     0.4056 f
  core/be/be_mem/dcache/n2309 (net)             1       2.5910              0.0000     0.4056 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0365    0.0000 &   0.4056 f
  data arrival time                                                                    0.4056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  clock reconvergence pessimism                                             0.0000     0.3856
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3856 r
  library hold time                                                         0.0150     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.4056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0049


  Startpoint: io_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[75] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[75] (net)                           2      17.0316              0.0000     0.1000 f
  U3221/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 f
  U3221/Q (AO222X1)                                               0.1352    0.1181 @   0.2184 f
  mem_resp_li[645] (net)                        1      37.4162              0.0000     0.2184 f
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2184 f
  uce_1__uce/mem_resp_i[75] (net)                      37.4162              0.0000     0.2184 f
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1352   -0.0301 @   0.1883 f
  uce_1__uce/U120/Q (AND2X1)                                      0.1460    0.1381 @   0.3265 f
  uce_1__uce/data_mem_pkt_o[19] (net)           3      40.8652              0.0000     0.3265 f
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.3265 f
  data_mem_pkt_li[541] (net)                           40.8652              0.0000     0.3265 f
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.3265 f
  core/data_mem_pkt_i[542] (net)                       40.8652              0.0000     0.3265 f
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.3265 f
  core/be/data_mem_pkt_i[19] (net)                     40.8652              0.0000     0.3265 f
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.3265 f
  core/be/be_mem/data_mem_pkt_i[19] (net)              40.8652              0.0000     0.3265 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.3265 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       40.8652              0.0000     0.3265 f
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.1460   -0.0074 @   0.3191 f
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0390    0.0846     0.4037 f
  core/be/be_mem/dcache/n2300 (net)             1       3.4645              0.0000     0.4037 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0390    0.0000 &   0.4037 f
  data arrival time                                                                    0.4037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3843     0.3843
  clock reconvergence pessimism                                             0.0000     0.3843
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.3843 r
  library hold time                                                         0.0145     0.3987
  data required time                                                                   0.3987
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3987
  data arrival time                                                                   -0.4037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0050


  Startpoint: io_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[78] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[78] (net)                           2      13.8304              0.0000     0.1000 f
  U3224/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 f
  U3224/Q (AO222X1)                                               0.1290    0.1151 @   0.2154 f
  mem_resp_li[648] (net)                        1      35.4488              0.0000     0.2154 f
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2154 f
  uce_1__uce/mem_resp_i[78] (net)                      35.4488              0.0000     0.2154 f
  uce_1__uce/U123/IN2 (AND2X1)                                    0.1290   -0.0255 @   0.1899 f
  uce_1__uce/U123/Q (AND2X1)                                      0.1680    0.1480 @   0.3379 f
  uce_1__uce/data_mem_pkt_o[22] (net)           3      47.6655              0.0000     0.3379 f
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.3379 f
  data_mem_pkt_li[544] (net)                           47.6655              0.0000     0.3379 f
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.3379 f
  core/data_mem_pkt_i[545] (net)                       47.6655              0.0000     0.3379 f
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.3379 f
  core/be/data_mem_pkt_i[22] (net)                     47.6655              0.0000     0.3379 f
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.3379 f
  core/be/be_mem/data_mem_pkt_i[22] (net)              47.6655              0.0000     0.3379 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.3379 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       47.6655              0.0000     0.3379 f
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.1680   -0.0116 @   0.3263 f
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0360    0.0846     0.4109 f
  core/be/be_mem/dcache/n2297 (net)             1       2.4700              0.0000     0.4109 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0360    0.0000 &   0.4109 f
  data arrival time                                                                    0.4109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3919     0.3919
  clock reconvergence pessimism                                             0.0000     0.3919
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.3919 r
  library hold time                                                         0.0140     0.4059
  data required time                                                                   0.4059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4059
  data arrival time                                                                   -0.4109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0050


  Startpoint: mem_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[93] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[93] (net)                          2      16.0802              0.0000     0.1000 f
  U3241/IN4 (AO222X1)                                             0.0012    0.0002 @   0.1002 f
  U3241/Q (AO222X1)                                               0.1048    0.1350     0.2353 f
  mem_resp_li[663] (net)                        1      27.5317              0.0000     0.2353 f
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2353 f
  uce_1__uce/mem_resp_i[93] (net)                      27.5317              0.0000     0.2353 f
  uce_1__uce/U139/IN2 (AND2X1)                                    0.1048   -0.0342 &   0.2011 f
  uce_1__uce/U139/Q (AND2X1)                                      0.2196    0.1688 @   0.3699 f
  uce_1__uce/data_mem_pkt_o[37] (net)           3      63.6034              0.0000     0.3699 f
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.3699 f
  data_mem_pkt_li[559] (net)                           63.6034              0.0000     0.3699 f
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.3699 f
  core/data_mem_pkt_i[560] (net)                       63.6034              0.0000     0.3699 f
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.3699 f
  core/be/data_mem_pkt_i[37] (net)                     63.6034              0.0000     0.3699 f
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.3699 f
  core/be/be_mem/data_mem_pkt_i[37] (net)              63.6034              0.0000     0.3699 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.3699 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       63.6034              0.0000     0.3699 f
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.2196   -0.0281 @   0.3418 f
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0371    0.0908     0.4326 f
  core/be/be_mem/dcache/n2282 (net)             1       2.6788              0.0000     0.4326 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0371    0.0000 &   0.4326 f
  data arrival time                                                                    0.4326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                             0.0000     0.4110
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.4110 r
  library hold time                                                         0.0165     0.4274
  data required time                                                                   0.4274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4274
  data arrival time                                                                   -0.4326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0052


  Startpoint: io_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[97] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[97] (net)                           2      14.7292              0.0000     0.1000 f
  U3246/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3246/Q (AO222X1)                                               0.1333    0.1201     0.2202 f
  mem_resp_li[667] (net)                        1      38.2522              0.0000     0.2202 f
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2202 f
  uce_1__uce/mem_resp_i[97] (net)                      38.2522              0.0000     0.2202 f
  uce_1__uce/U144/IN2 (AND2X1)                                    0.1333   -0.0447 &   0.1755 f
  uce_1__uce/U144/Q (AND2X1)                                      0.2280    0.1792 @   0.3547 f
  uce_1__uce/data_mem_pkt_o[41] (net)           3      66.9089              0.0000     0.3547 f
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.3547 f
  data_mem_pkt_li[563] (net)                           66.9089              0.0000     0.3547 f
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.3547 f
  core/data_mem_pkt_i[564] (net)                       66.9089              0.0000     0.3547 f
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.3547 f
  core/be/data_mem_pkt_i[41] (net)                     66.9089              0.0000     0.3547 f
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.3547 f
  core/be/be_mem/data_mem_pkt_i[41] (net)              66.9089              0.0000     0.3547 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.3547 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       66.9089              0.0000     0.3547 f
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.2280   -0.0176 @   0.3370 f
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0397    0.0939     0.4309 f
  core/be/be_mem/dcache/n2278 (net)             1       3.6055              0.0000     0.4309 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0397    0.0000 &   0.4310 f
  data arrival time                                                                    0.4310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4096     0.4096
  clock reconvergence pessimism                                             0.0000     0.4096
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.4096 r
  library hold time                                                         0.0159     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.4310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0055


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[68] (net)                           2      16.3498              0.0000     0.1000 r
  U3213/IN6 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3213/Q (AO222X1)                                               0.1128    0.1032     0.2034 r
  mem_resp_li[638] (net)                        1      30.9998              0.0000     0.2034 r
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.2034 r
  uce_1__uce/mem_resp_i[68] (net)                      30.9998              0.0000     0.2034 r
  uce_1__uce/U112/IN2 (AND2X1)                                    0.1128   -0.0229 &   0.1805 r
  uce_1__uce/U112/Q (AND2X1)                                      0.1450    0.1187 @   0.2992 r
  uce_1__uce/data_mem_pkt_o[12] (net)           3      40.3995              0.0000     0.2992 r
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2992 r
  data_mem_pkt_li[534] (net)                           40.3995              0.0000     0.2992 r
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2992 r
  core/data_mem_pkt_i[535] (net)                       40.3995              0.0000     0.2992 r
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2992 r
  core/be/data_mem_pkt_i[12] (net)                     40.3995              0.0000     0.2992 r
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2992 r
  core/be/be_mem/data_mem_pkt_i[12] (net)              40.3995              0.0000     0.2992 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2992 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       40.3995              0.0000     0.2992 r
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.1453   -0.0296 @   0.2696 r
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0363    0.0957     0.3653 r
  core/be/be_mem/dcache/n2307 (net)             1       3.0905              0.0000     0.3653 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0363    0.0000 &   0.3653 r
  data arrival time                                                                    0.3653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  clock reconvergence pessimism                                             0.0000     0.3857
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.3857 r
  library hold time                                                        -0.0260     0.3596
  data required time                                                                   0.3596
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3596
  data arrival time                                                                   -0.3653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0056


  Startpoint: io_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[103] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[103] (net)                          2      16.7415              0.0000     0.1000 f
  U3252/IN5 (AO222X1)                                             0.0014    0.0002 @   0.1002 f
  U3252/Q (AO222X1)                                               0.1023    0.1022     0.2024 f
  mem_resp_li[673] (net)                        1      26.9041              0.0000     0.2024 f
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2024 f
  uce_1__uce/mem_resp_i[103] (net)                     26.9041              0.0000     0.2024 f
  uce_1__uce/U150/IN2 (AND2X1)                                    0.1023   -0.0215 &   0.1809 f
  uce_1__uce/U150/Q (AND2X1)                                      0.2011    0.1568 @   0.3377 f
  uce_1__uce/data_mem_pkt_o[47] (net)           3      58.0300              0.0000     0.3377 f
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3377 f
  data_mem_pkt_li[569] (net)                           58.0300              0.0000     0.3377 f
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3377 f
  core/data_mem_pkt_i[570] (net)                       58.0300              0.0000     0.3377 f
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3377 f
  core/be/data_mem_pkt_i[47] (net)                     58.0300              0.0000     0.3377 f
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3377 f
  core/be/be_mem/data_mem_pkt_i[47] (net)              58.0300              0.0000     0.3377 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3377 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       58.0300              0.0000     0.3377 f
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.2011    0.0097 @   0.3474 f
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0359    0.0880     0.4354 f
  core/be/be_mem/dcache/n2272 (net)             1       2.3582              0.0000     0.4354 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0359    0.0000 &   0.4354 f
  data arrival time                                                                    0.4354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                             0.0000     0.4125
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.4125 r
  library hold time                                                         0.0168     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.4354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0061


  Startpoint: io_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[118] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[118] (net)                          2      12.2446              0.0000     0.1000 f
  U3268/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 f
  U3268/Q (AO222X1)                                               0.1411    0.1245     0.2245 f
  mem_resp_li[688] (net)                        1      41.0941              0.0000     0.2245 f
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2245 f
  uce_1__uce/mem_resp_i[118] (net)                     41.0941              0.0000     0.2245 f
  uce_1__uce/U167/IN2 (AND2X1)                                    0.1411   -0.0440 &   0.1805 f
  uce_1__uce/U167/Q (AND2X1)                                      0.2266    0.1748 @   0.3553 f
  uce_1__uce/data_mem_pkt_o[62] (net)           3      66.0009              0.0000     0.3553 f
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.3553 f
  data_mem_pkt_li[584] (net)                           66.0009              0.0000     0.3553 f
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.3553 f
  core/data_mem_pkt_i[585] (net)                       66.0009              0.0000     0.3553 f
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.3553 f
  core/be/data_mem_pkt_i[62] (net)                     66.0009              0.0000     0.3553 f
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.3553 f
  core/be/be_mem/data_mem_pkt_i[62] (net)              66.0009              0.0000     0.3553 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.3553 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       66.0009              0.0000     0.3553 f
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.2266   -0.0093 @   0.3460 f
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0352    0.0903     0.4362 f
  core/be/be_mem/dcache/n2257 (net)             1       2.1466              0.0000     0.4362 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0352    0.0000 &   0.4363 f
  data arrival time                                                                    0.4363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.4126 r
  library hold time                                                         0.0170     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.4363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0067


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN44 (net)                                  300.2010              0.0000     0.1000 f
  core/be/icc_place13/INP (NBUFFX2)                               0.3251    0.0983 @   0.1983 f
  core/be/icc_place13/Z (NBUFFX2)                                 0.0851    0.1124 @   0.3107 f
  core/be/n18 (net)                            11      41.0162              0.0000     0.3107 f
  core/be/be_mem/reset_i_hfs_netlink_314 (bp_be_mem_top_02_0)               0.0000     0.3107 f
  core/be/be_mem/reset_i_hfs_netlink_314 (net)         41.0162              0.0000     0.3107 f
  core/be/be_mem/dtlb/reset_i_hfs_netlink_335 (bp_tlb_02_8_3)               0.0000     0.3107 f
  core/be/be_mem/dtlb/reset_i_hfs_netlink_335 (net)    41.0162              0.0000     0.3107 f
  core/be/be_mem/dtlb/miss_v_reg/reset_i (bsg_dff_reset_width_p1_14)        0.0000     0.3107 f
  core/be/be_mem/dtlb/miss_v_reg/reset_i (net)         41.0162              0.0000     0.3107 f
  core/be/be_mem/dtlb/miss_v_reg/U4/IN1 (NOR2X0)                  0.0854    0.0005 @   0.3112 f
  core/be/be_mem/dtlb/miss_v_reg/U4/QN (NOR2X0)                   0.0671    0.0440     0.3552 r
  core/be/be_mem/dtlb/miss_v_reg/n3 (net)       1       4.3947              0.0000     0.3552 r
  core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/D (DFFX1)          0.0671   -0.0015 &   0.3537 r
  data arrival time                                                                    0.3537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3806     0.3806
  clock reconvergence pessimism                                             0.0000     0.3806
  core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3806 r
  library hold time                                                        -0.0351     0.3455
  data required time                                                                   0.3455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3455
  data arrival time                                                                   -0.3537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0082


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[72] (net)                          2      13.9290              0.0000     0.1000 f
  U3217/IN4 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3217/Q (AO222X1)                                               0.1225    0.1455     0.2456 f
  mem_resp_li[642] (net)                        1      34.0207              0.0000     0.2456 f
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2456 f
  uce_1__uce/mem_resp_i[72] (net)                      34.0207              0.0000     0.2456 f
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1225   -0.0329 &   0.2127 f
  uce_1__uce/U117/Q (AND2X1)                                      0.1536    0.1400 @   0.3527 f
  uce_1__uce/data_mem_pkt_o[16] (net)           3      43.2274              0.0000     0.3527 f
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3527 f
  data_mem_pkt_li[538] (net)                           43.2274              0.0000     0.3527 f
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3527 f
  core/data_mem_pkt_i[539] (net)                       43.2274              0.0000     0.3527 f
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3527 f
  core/be/data_mem_pkt_i[16] (net)                     43.2274              0.0000     0.3527 f
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3527 f
  core/be/be_mem/data_mem_pkt_i[16] (net)              43.2274              0.0000     0.3527 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3527 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       43.2274              0.0000     0.3527 f
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.1536   -0.0287 @   0.3240 f
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0378    0.0844     0.4084 f
  core/be/be_mem/dcache/n2303 (net)             1       3.0562              0.0000     0.4084 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0378    0.0000 &   0.4085 f
  data arrival time                                                                    0.4085

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3849     0.3849
  clock reconvergence pessimism                                             0.0000     0.3849
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.3849 r
  library hold time                                                         0.0147     0.3997
  data required time                                                                   0.3997
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3997
  data arrival time                                                                   -0.4085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0088


  Startpoint: io_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[113] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[113] (net)                          2      15.6491              0.0000     0.1000 f
  U3263/IN5 (AO222X1)                                             0.0011    0.0000 @   0.1000 f
  U3263/Q (AO222X1)                                               0.1168    0.1105     0.2105 f
  mem_resp_li[683] (net)                        1      32.2049              0.0000     0.2105 f
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.2105 f
  uce_1__uce/mem_resp_i[113] (net)                     32.2049              0.0000     0.2105 f
  uce_1__uce/U161/IN2 (AND2X1)                                    0.1168   -0.0281 &   0.1824 f
  uce_1__uce/U161/Q (AND2X1)                                      0.2344    0.1749 @   0.3572 f
  uce_1__uce/data_mem_pkt_o[57] (net)           3      68.4146              0.0000     0.3572 f
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.3572 f
  data_mem_pkt_li[579] (net)                           68.4146              0.0000     0.3572 f
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.3572 f
  core/data_mem_pkt_i[580] (net)                       68.4146              0.0000     0.3572 f
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.3572 f
  core/be/data_mem_pkt_i[57] (net)                     68.4146              0.0000     0.3572 f
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.3572 f
  core/be/be_mem/data_mem_pkt_i[57] (net)              68.4146              0.0000     0.3572 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.3572 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       68.4146              0.0000     0.3572 f
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.2344   -0.0092 @   0.3481 f
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0351    0.0911     0.4392 f
  core/be/be_mem/dcache/n2262 (net)             1       2.1424              0.0000     0.4392 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0351    0.0000 &   0.4392 f
  data arrival time                                                                    0.4392

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                         0.0170     0.4304
  data required time                                                                   0.4304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4304
  data arrival time                                                                   -0.4392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0088


  Startpoint: io_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[117] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[117] (net)                          2      12.4890              0.0000     0.1000 r
  U3267/IN6 (AO222X1)                                             0.0008    0.0003 @   0.1003 r
  U3267/Q (AO222X1)                                               0.1261    0.1095     0.2098 r
  mem_resp_li[687] (net)                        1      35.7020              0.0000     0.2098 r
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.2098 r
  uce_1__uce/mem_resp_i[117] (net)                     35.7020              0.0000     0.2098 r
  uce_1__uce/U165/IN2 (AND2X1)                                    0.1261   -0.0371 &   0.1726 r
  uce_1__uce/U165/Q (AND2X1)                                      0.1993    0.1430 @   0.3156 r
  uce_1__uce/data_mem_pkt_o[61] (net)           3      58.8982              0.0000     0.3156 r
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.3156 r
  data_mem_pkt_li[583] (net)                           58.8982              0.0000     0.3156 r
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.3156 r
  core/data_mem_pkt_i[584] (net)                       58.8982              0.0000     0.3156 r
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.3156 r
  core/be/data_mem_pkt_i[61] (net)                     58.8982              0.0000     0.3156 r
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.3156 r
  core/be/be_mem/data_mem_pkt_i[61] (net)              58.8982              0.0000     0.3156 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.3156 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       58.8982              0.0000     0.3156 r
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.1993   -0.0245 @   0.2911 r
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0344    0.1034     0.3945 r
  core/be/be_mem/dcache/n2258 (net)             1       2.4144              0.0000     0.3945 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0344    0.0000 &   0.3945 r
  data arrival time                                                                    0.3945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.4113 r
  library hold time                                                        -0.0258     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.3945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0090


  Startpoint: io_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[82] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[82] (net)                           2      14.7491              0.0000     0.1000 f
  U3228/IN5 (AO222X1)                                             0.0012    0.0004 @   0.1004 f
  U3228/Q (AO222X1)                                               0.1207    0.1106 @   0.2110 f
  mem_resp_li[652] (net)                        1      32.5386              0.0000     0.2110 f
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2110 f
  uce_1__uce/mem_resp_i[82] (net)                      32.5386              0.0000     0.2110 f
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1207   -0.0148 @   0.1963 f
  uce_1__uce/U128/Q (AND2X1)                                      0.1727    0.1498 @   0.3460 f
  uce_1__uce/data_mem_pkt_o[26] (net)           3      49.5440              0.0000     0.3460 f
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.3460 f
  data_mem_pkt_li[548] (net)                           49.5440              0.0000     0.3460 f
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.3460 f
  core/data_mem_pkt_i[549] (net)                       49.5440              0.0000     0.3460 f
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.3460 f
  core/be/data_mem_pkt_i[26] (net)                     49.5440              0.0000     0.3460 f
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.3460 f
  core/be/be_mem/data_mem_pkt_i[26] (net)              49.5440              0.0000     0.3460 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.3460 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       49.5440              0.0000     0.3460 f
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.1727   -0.0172 @   0.3288 f
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0371    0.0860     0.4149 f
  core/be/be_mem/dcache/n2293 (net)             1       2.8429              0.0000     0.4149 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0371    0.0000 &   0.4149 f
  data arrival time                                                                    0.4149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.3922 r
  library hold time                                                         0.0137     0.4059
  data required time                                                                   0.4059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4059
  data arrival time                                                                   -0.4149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0090


  Startpoint: io_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[89] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[89] (net)                           2      15.7670              0.0000     0.1000 r
  U3237/IN6 (AO222X1)                                             0.0011    0.0000 @   0.1000 r
  U3237/Q (AO222X1)                                               0.1109    0.1022     0.2023 r
  mem_resp_li[659] (net)                        1      30.3000              0.0000     0.2023 r
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2023 r
  uce_1__uce/mem_resp_i[89] (net)                      30.3000              0.0000     0.2023 r
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1109   -0.0231 &   0.1792 r
  uce_1__uce/U135/Q (AND2X1)                                      0.2063    0.1437 @   0.3229 r
  uce_1__uce/data_mem_pkt_o[33] (net)           3      60.9648              0.0000     0.3229 r
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.3229 r
  data_mem_pkt_li[555] (net)                           60.9648              0.0000     0.3229 r
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.3229 r
  core/data_mem_pkt_i[556] (net)                       60.9648              0.0000     0.3229 r
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.3229 r
  core/be/data_mem_pkt_i[33] (net)                     60.9648              0.0000     0.3229 r
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.3229 r
  core/be/be_mem/data_mem_pkt_i[33] (net)              60.9648              0.0000     0.3229 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.3229 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       60.9648              0.0000     0.3229 r
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.2069   -0.0331 @   0.2897 r
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0348    0.1051     0.3948 r
  core/be/be_mem/dcache/n2286 (net)             1       2.5875              0.0000     0.3948 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0348    0.0000 &   0.3948 r
  data arrival time                                                                    0.3948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.4115 r
  library hold time                                                        -0.0259     0.3857
  data required time                                                                   0.3857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3857
  data arrival time                                                                   -0.3948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0092


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/translation_en_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN50 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN50 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN48 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN48 (net)                                  309.5153              0.0000     0.1000 r
  core/be/icc_place10/INP (NBUFFX2)                               0.3471    0.1173 @   0.2173 r
  core/be/icc_place10/Z (NBUFFX2)                                 0.1776    0.1667 @   0.3840 r
  core/be/n6 (net)                             17      98.9351              0.0000     0.3840 r
  core/be/be_mem/reset_i_hfs_netlink_318 (bp_be_mem_top_02_0)               0.0000     0.3840 r
  core/be/be_mem/reset_i_hfs_netlink_318 (net)         98.9351              0.0000     0.3840 r
  core/be/be_mem/csr/reset_i_hfs_netlink_347 (bp_be_csr_02_0)               0.0000     0.3840 r
  core/be/be_mem/csr/reset_i_hfs_netlink_347 (net)     98.9351              0.0000     0.3840 r
  core/be/be_mem/csr/translation_en_reg/reset_i (bsg_dff_reset_width_p1_16)   0.0000   0.3840 r
  core/be/be_mem/csr/translation_en_reg/reset_i (net)  98.9351              0.0000     0.3840 r
  core/be/be_mem/csr/translation_en_reg/U4/IN1 (NOR2X0)           0.1780    0.0036 @   0.3876 r
  core/be/be_mem/csr/translation_en_reg/U4/QN (NOR2X0)            0.0496    0.0504     0.4380 f
  core/be/be_mem/csr/translation_en_reg/n3 (net)     1   2.9145             0.0000     0.4380 f
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/D (DFFX1)   0.0496   -0.0019 &   0.4361 f
  data arrival time                                                                    0.4361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.4111 r
  library hold time                                                         0.0155     0.4266
  data required time                                                                   0.4266
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4266
  data arrival time                                                                   -0.4361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0095


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[101] (net)                         2      20.5937              0.0000     0.1000 f
  U3250/IN4 (AO222X1)                                             0.0017    0.0003 @   0.1003 f
  U3250/Q (AO222X1)                                               0.1083    0.1377     0.2380 f
  mem_resp_li[671] (net)                        1      29.0989              0.0000     0.2380 f
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2380 f
  uce_1__uce/mem_resp_i[101] (net)                     29.0989              0.0000     0.2380 f
  uce_1__uce/U148/IN2 (AND2X1)                                    0.1083   -0.0220 &   0.2159 f
  uce_1__uce/U148/Q (AND2X1)                                      0.2167    0.1660 @   0.3820 f
  uce_1__uce/data_mem_pkt_o[45] (net)           3      63.1308              0.0000     0.3820 f
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3820 f
  data_mem_pkt_li[567] (net)                           63.1308              0.0000     0.3820 f
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3820 f
  core/data_mem_pkt_i[568] (net)                       63.1308              0.0000     0.3820 f
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3820 f
  core/be/data_mem_pkt_i[45] (net)                     63.1308              0.0000     0.3820 f
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3820 f
  core/be/be_mem/data_mem_pkt_i[45] (net)              63.1308              0.0000     0.3820 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3820 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       63.1308              0.0000     0.3820 f
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.2167   -0.0363 @   0.3457 f
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0416    0.0943     0.4399 f
  core/be/be_mem/dcache/n2274 (net)             1       4.2722              0.0000     0.4399 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0416   -0.0018 &   0.4381 f
  data arrival time                                                                    0.4381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.4121 r
  library hold time                                                         0.0155     0.4275
  data required time                                                                   0.4275
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4275
  data arrival time                                                                   -0.4381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0106


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[84] (net)                           2      16.2720              0.0000     0.1000 f
  U3230/IN5 (AO222X1)                                             0.0012    0.0001 @   0.1001 f
  U3230/Q (AO222X1)                                               0.1296    0.1151 @   0.2152 f
  mem_resp_li[654] (net)                        1      35.5029              0.0000     0.2152 f
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2152 f
  uce_1__uce/mem_resp_i[84] (net)                      35.5029              0.0000     0.2152 f
  uce_1__uce/U130/IN2 (AND2X1)                                    0.1296   -0.0373 @   0.1779 f
  uce_1__uce/U130/Q (AND2X1)                                      0.1886    0.1588 @   0.3367 f
  uce_1__uce/data_mem_pkt_o[28] (net)           3      54.3335              0.0000     0.3367 f
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.3367 f
  data_mem_pkt_li[550] (net)                           54.3335              0.0000     0.3367 f
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.3367 f
  core/data_mem_pkt_i[551] (net)                       54.3335              0.0000     0.3367 f
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.3367 f
  core/be/data_mem_pkt_i[28] (net)                     54.3335              0.0000     0.3367 f
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.3367 f
  core/be/be_mem/data_mem_pkt_i[28] (net)              54.3335              0.0000     0.3367 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.3367 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       54.3335              0.0000     0.3367 f
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.1886   -0.0065 @   0.3302 f
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0358    0.0866     0.4168 f
  core/be/be_mem/dcache/n2291 (net)             1       2.3513              0.0000     0.4168 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0358    0.0000 &   0.4168 f
  data arrival time                                                                    0.4168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.3922 r
  library hold time                                                         0.0140     0.4063
  data required time                                                                   0.4063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4063
  data arrival time                                                                   -0.4168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0106


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/deq_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/icc_place7/INP (INVX0)                                     0.3221    0.0944 @   0.1944 f
  core/icc_place7/ZN (INVX0)                                      0.3465    0.2049     0.3993 r
  core/n54 (net)                                9      45.0498              0.0000     0.3993 r
  core/fe_cmd_fifo/reset_i (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.3993 r
  core/fe_cmd_fifo/reset_i (net)                       45.0498              0.0000     0.3993 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.3993 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i (net)       45.0498              0.0000     0.3993 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i (bsg_fifo_tracker_els_p4_0)   0.0000     0.3993 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i (net)    45.0498              0.0000     0.3993 r
  core/fe_cmd_fifo/unhardened_fifo/ft/U12/IN2 (NAND3X0)           0.3465   -0.0315 &   0.3678 r
  core/fe_cmd_fifo/unhardened_fifo/ft/U12/QN (NAND3X0)            0.0498    0.0476     0.4153 f
  core/fe_cmd_fifo/unhardened_fifo/ft/n9 (net)     1    2.6892              0.0000     0.4153 f
  core/fe_cmd_fifo/unhardened_fifo/ft/deq_r_reg/D (DFFX1)         0.0498    0.0000 &   0.4154 f
  data arrival time                                                                    0.4154

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  clock reconvergence pessimism                                             0.0000     0.3905
  core/fe_cmd_fifo/unhardened_fifo/ft/deq_r_reg/CLK (DFFX1)                 0.0000     0.3905 r
  library hold time                                                         0.0130     0.4035
  data required time                                                                   0.4035
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4035
  data arrival time                                                                   -0.4154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0118


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[72] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[72] (net)                           2      13.9399              0.0000     0.1000 r
  U3217/IN6 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3217/Q (AO222X1)                                               0.1214    0.1072     0.2074 r
  mem_resp_li[642] (net)                        1      34.0255              0.0000     0.2074 r
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2074 r
  uce_1__uce/mem_resp_i[72] (net)                      34.0255              0.0000     0.2074 r
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1214   -0.0311 &   0.1763 r
  uce_1__uce/U117/Q (AND2X1)                                      0.1562    0.1233 @   0.2996 r
  uce_1__uce/data_mem_pkt_o[16] (net)           3      44.1288              0.0000     0.2996 r
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.2996 r
  data_mem_pkt_li[538] (net)                           44.1288              0.0000     0.2996 r
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.2996 r
  core/data_mem_pkt_i[539] (net)                       44.1288              0.0000     0.2996 r
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.2996 r
  core/be/data_mem_pkt_i[16] (net)                     44.1288              0.0000     0.2996 r
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.2996 r
  core/be/be_mem/data_mem_pkt_i[16] (net)              44.1288              0.0000     0.2996 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.2996 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       44.1288              0.0000     0.2996 r
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.1567   -0.0266 @   0.2730 r
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0367    0.0979     0.3709 r
  core/be/be_mem/dcache/n2303 (net)             1       3.2286              0.0000     0.3709 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0367    0.0000 &   0.3709 r
  data arrival time                                                                    0.3709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3849     0.3849
  clock reconvergence pessimism                                             0.0000     0.3849
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.3849 r
  library hold time                                                        -0.0262     0.3588
  data required time                                                                   0.3588
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3588
  data arrival time                                                                   -0.3709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0121


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[77] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[77] (net)                           2      13.1580              0.0000     0.1000 r
  U3223/IN6 (AO222X1)                                             0.0009    0.0003 @   0.1003 r
  U3223/Q (AO222X1)                                               0.1592    0.1252     0.2255 r
  mem_resp_li[647] (net)                        1      47.3885              0.0000     0.2255 r
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2255 r
  uce_1__uce/mem_resp_i[77] (net)                      47.3885              0.0000     0.2255 r
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1592   -0.0441 &   0.1813 r
  uce_1__uce/U122/Q (AND2X1)                                      0.1640    0.1302 @   0.3115 r
  uce_1__uce/data_mem_pkt_o[21] (net)           3      46.4425              0.0000     0.3115 r
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.3115 r
  data_mem_pkt_li[543] (net)                           46.4425              0.0000     0.3115 r
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.3115 r
  core/data_mem_pkt_i[544] (net)                       46.4425              0.0000     0.3115 r
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.3115 r
  core/be/data_mem_pkt_i[21] (net)                     46.4425              0.0000     0.3115 r
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.3115 r
  core/be/be_mem/data_mem_pkt_i[21] (net)              46.4425              0.0000     0.3115 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.3115 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       46.4425              0.0000     0.3115 r
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.1647   -0.0393 @   0.2722 r
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0370    0.0995     0.3717 r
  core/be/be_mem/dcache/n2298 (net)             1       3.3477              0.0000     0.3717 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0370    0.0000 &   0.3717 r
  data arrival time                                                                    0.3717

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3858     0.3858
  clock reconvergence pessimism                                             0.0000     0.3858
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.3858 r
  library hold time                                                        -0.0263     0.3596
  data required time                                                                   0.3596
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3596
  data arrival time                                                                   -0.3717
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0121


  Startpoint: mem_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[100] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[100] (net)                         2      16.9012              0.0000     0.1000 f
  U3249/IN4 (AO222X1)                                             0.0012    0.0002 @   0.1002 f
  U3249/Q (AO222X1)                                               0.1127    0.1402     0.2403 f
  mem_resp_li[670] (net)                        1      30.6943              0.0000     0.2403 f
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2403 f
  uce_1__uce/mem_resp_i[100] (net)                     30.6943              0.0000     0.2403 f
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1127   -0.0278 &   0.2125 f
  uce_1__uce/U147/Q (AND2X1)                                      0.2032    0.1607 @   0.3733 f
  uce_1__uce/data_mem_pkt_o[44] (net)           3      59.0075              0.0000     0.3733 f
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.3733 f
  data_mem_pkt_li[566] (net)                           59.0075              0.0000     0.3733 f
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.3733 f
  core/data_mem_pkt_i[567] (net)                       59.0075              0.0000     0.3733 f
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.3733 f
  core/be/data_mem_pkt_i[44] (net)                     59.0075              0.0000     0.3733 f
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.3733 f
  core/be/be_mem/data_mem_pkt_i[44] (net)              59.0075              0.0000     0.3733 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.3733 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       59.0075              0.0000     0.3733 f
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.2032   -0.0222 @   0.3511 f
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0369    0.0887     0.4398 f
  core/be/be_mem/dcache/n2275 (net)             1       2.5826              0.0000     0.4398 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0369    0.0000 &   0.4398 f
  data arrival time                                                                    0.4398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                         0.0165     0.4277
  data required time                                                                   0.4277
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4277
  data arrival time                                                                   -0.4398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0121


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[96] (net)                          2      14.0508              0.0000     0.1000 f
  U3245/IN4 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3245/Q (AO222X1)                                               0.1242    0.1470     0.2469 f
  mem_resp_li[666] (net)                        1      34.9100              0.0000     0.2469 f
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2469 f
  uce_1__uce/mem_resp_i[96] (net)                      34.9100              0.0000     0.2469 f
  uce_1__uce/U143/IN2 (AND2X1)                                    0.1242   -0.0395 &   0.2074 f
  uce_1__uce/U143/Q (AND2X1)                                      0.2338    0.1781 @   0.3855 f
  uce_1__uce/data_mem_pkt_o[40] (net)           3      68.8215              0.0000     0.3855 f
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.3855 f
  data_mem_pkt_li[562] (net)                           68.8215              0.0000     0.3855 f
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.3855 f
  core/data_mem_pkt_i[563] (net)                       68.8215              0.0000     0.3855 f
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.3855 f
  core/be/data_mem_pkt_i[40] (net)                     68.8215              0.0000     0.3855 f
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.3855 f
  core/be/be_mem/data_mem_pkt_i[40] (net)              68.8215              0.0000     0.3855 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.3855 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       68.8215              0.0000     0.3855 f
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.2338   -0.0471 @   0.3384 f
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0459    0.0996     0.4380 f
  core/be/be_mem/dcache/n2279 (net)             1       5.7015              0.0000     0.4380 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0459   -0.0009 &   0.4372 f
  data arrival time                                                                    0.4372

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                         0.0144     0.4250
  data required time                                                                   0.4250
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4250
  data arrival time                                                                   -0.4372
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0121


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[77] (net)                          2      13.1800              0.0000     0.1000 f
  U3223/IN4 (AO222X1)                                             0.0010    0.0004 @   0.1004 f
  U3223/Q (AO222X1)                                               0.1590    0.1673     0.2676 f
  mem_resp_li[647] (net)                        1      47.3837              0.0000     0.2676 f
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2676 f
  uce_1__uce/mem_resp_i[77] (net)                      47.3837              0.0000     0.2676 f
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1590   -0.0465 &   0.2211 f
  uce_1__uce/U122/Q (AND2X1)                                      0.1613    0.1482 @   0.3694 f
  uce_1__uce/data_mem_pkt_o[21] (net)           3      45.5410              0.0000     0.3694 f
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.3694 f
  data_mem_pkt_li[543] (net)                           45.5410              0.0000     0.3694 f
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.3694 f
  core/data_mem_pkt_i[544] (net)                       45.5410              0.0000     0.3694 f
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.3694 f
  core/be/data_mem_pkt_i[21] (net)                     45.5410              0.0000     0.3694 f
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.3694 f
  core/be/be_mem/data_mem_pkt_i[21] (net)              45.5410              0.0000     0.3694 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.3694 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       45.5410              0.0000     0.3694 f
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.1613   -0.0420 @   0.3273 f
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0382    0.0856     0.4129 f
  core/be/be_mem/dcache/n2298 (net)             1       3.1753              0.0000     0.4129 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0382    0.0000 &   0.4129 f
  data arrival time                                                                    0.4129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3858     0.3858
  clock reconvergence pessimism                                             0.0000     0.3858
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.3858 r
  library hold time                                                         0.0146     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.4129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0124


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[88] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[88] (net)                          2      15.2840              0.0000     0.1000 f
  U3236/IN4 (AO222X1)                                             0.0013    0.0005 @   0.1005 f
  U3236/Q (AO222X1)                                               0.1068    0.1367     0.2372 f
  mem_resp_li[658] (net)                        1      28.5541              0.0000     0.2372 f
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2372 f
  uce_1__uce/mem_resp_i[88] (net)                      28.5541              0.0000     0.2372 f
  uce_1__uce/U134/IN2 (AND2X1)                                    0.1068   -0.0322 &   0.2050 f
  uce_1__uce/U134/Q (AND2X1)                                      0.2028    0.1618 @   0.3668 f
  uce_1__uce/data_mem_pkt_o[32] (net)           3      58.7851              0.0000     0.3668 f
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.3668 f
  data_mem_pkt_li[554] (net)                           58.7851              0.0000     0.3668 f
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.3668 f
  core/data_mem_pkt_i[555] (net)                       58.7851              0.0000     0.3668 f
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.3668 f
  core/be/data_mem_pkt_i[32] (net)                     58.7851              0.0000     0.3668 f
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.3668 f
  core/be/be_mem/data_mem_pkt_i[32] (net)              58.7851              0.0000     0.3668 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.3668 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       58.7851              0.0000     0.3668 f
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.2028   -0.0130 @   0.3538 f
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0354    0.0879     0.4417 f
  core/be/be_mem/dcache/n2287 (net)             1       2.2451              0.0000     0.4417 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0354    0.0000 &   0.4417 f
  data arrival time                                                                    0.4417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.4117 r
  library hold time                                                         0.0169     0.4286
  data required time                                                                   0.4286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4286
  data arrival time                                                                   -0.4417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0131


  Startpoint: io_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[114] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[114] (net)                          2      15.3524              0.0000     0.1000 f
  U3264/IN5 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3264/Q (AO222X1)                                               0.1300    0.1181     0.2183 f
  mem_resp_li[684] (net)                        1      37.0535              0.0000     0.2183 f
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2183 f
  uce_1__uce/mem_resp_i[114] (net)                     37.0535              0.0000     0.2183 f
  uce_1__uce/U162/IN2 (AND2X1)                                    0.1300   -0.0324 &   0.1859 f
  uce_1__uce/U162/Q (AND2X1)                                      0.2246    0.1727 @   0.3586 f
  uce_1__uce/data_mem_pkt_o[58] (net)           3      65.4076              0.0000     0.3586 f
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.3586 f
  data_mem_pkt_li[580] (net)                           65.4076              0.0000     0.3586 f
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.3586 f
  core/data_mem_pkt_i[581] (net)                       65.4076              0.0000     0.3586 f
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.3586 f
  core/be/data_mem_pkt_i[58] (net)                     65.4076              0.0000     0.3586 f
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.3586 f
  core/be/be_mem/data_mem_pkt_i[58] (net)              65.4076              0.0000     0.3586 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.3586 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       65.4076              0.0000     0.3586 f
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.2246   -0.0080 @   0.3506 f
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0377    0.0921     0.4427 f
  core/be/be_mem/dcache/n2261 (net)             1       3.0055              0.0000     0.4427 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0377    0.0000 &   0.4427 f
  data arrival time                                                                    0.4427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                         0.0164     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.4427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0131


  Startpoint: io_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[93] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[93] (net)                           2      15.9793              0.0000     0.1000 r
  U3241/IN6 (AO222X1)                                             0.0012    0.0001 @   0.1001 r
  U3241/Q (AO222X1)                                               0.1031    0.0985     0.1986 r
  mem_resp_li[663] (net)                        1      27.5365              0.0000     0.1986 r
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.1986 r
  uce_1__uce/mem_resp_i[93] (net)                      27.5365              0.0000     0.1986 r
  uce_1__uce/U139/IN2 (AND2X1)                                    0.1031   -0.0320 &   0.1666 r
  uce_1__uce/U139/Q (AND2X1)                                      0.2147    0.1476 @   0.3142 r
  uce_1__uce/data_mem_pkt_o[37] (net)           3      64.5048              0.0000     0.3142 r
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.3142 r
  data_mem_pkt_li[559] (net)                           64.5048              0.0000     0.3142 r
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.3142 r
  core/data_mem_pkt_i[560] (net)                       64.5048              0.0000     0.3142 r
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.3142 r
  core/be/data_mem_pkt_i[37] (net)                     64.5048              0.0000     0.3142 r
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.3142 r
  core/be/be_mem/data_mem_pkt_i[37] (net)              64.5048              0.0000     0.3142 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.3142 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       64.5048              0.0000     0.3142 r
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.2147   -0.0231 @   0.2910 r
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0355    0.1070     0.3980 r
  core/be/be_mem/dcache/n2282 (net)             1       2.8512              0.0000     0.3980 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0355    0.0000 &   0.3980 r
  data arrival time                                                                    0.3980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                             0.0000     0.4110
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.4110 r
  library hold time                                                        -0.0261     0.3848
  data required time                                                                   0.3848
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3848
  data arrival time                                                                   -0.3980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0132


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[71] (net)                          2      16.8558              0.0000     0.1000 f
  U3216/IN4 (AO222X1)                                             0.0014    0.0002 @   0.1002 f
  U3216/Q (AO222X1)                                               0.1054    0.1359     0.2360 f
  mem_resp_li[641] (net)                        1      28.0312              0.0000     0.2360 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2360 f
  uce_1__uce/mem_resp_i[71] (net)                      28.0312              0.0000     0.2360 f
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1054   -0.0119 &   0.2241 f
  uce_1__uce/U116/Q (AND2X1)                                      0.1363    0.1282 @   0.3523 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3      37.6894              0.0000     0.3523 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.3523 f
  data_mem_pkt_li[537] (net)                           37.6894              0.0000     0.3523 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.3523 f
  core/data_mem_pkt_i[538] (net)                       37.6894              0.0000     0.3523 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.3523 f
  core/be/data_mem_pkt_i[15] (net)                     37.6894              0.0000     0.3523 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.3523 f
  core/be/be_mem/data_mem_pkt_i[15] (net)              37.6894              0.0000     0.3523 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.3523 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       37.6894              0.0000     0.3523 f
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.1363   -0.0197 @   0.3326 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0367    0.0817     0.4142 f
  core/be/be_mem/dcache/n2304 (net)             1       2.6887              0.0000     0.4142 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0367    0.0000 &   0.4143 f
  data arrival time                                                                    0.4143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  clock reconvergence pessimism                                             0.0000     0.3857
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3857 r
  library hold time                                                         0.0150     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.4143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0136


  Startpoint: io_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[62] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[62] (net)                           2      11.3185              0.0000     0.1000 f
  U3206/IN6 (AO222X1)                                             0.0007    0.0002 @   0.1002 f
  U3206/Q (AO222X1)                                               0.1271    0.1189     0.2192 f
  mem_resp_li[632] (net)                        1      35.6750              0.0000     0.2192 f
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.2192 f
  uce_1__uce/mem_resp_i[62] (net)                      35.6750              0.0000     0.2192 f
  uce_1__uce/U106/IN2 (AND2X1)                                    0.1271   -0.0333 &   0.1859 f
  uce_1__uce/U106/Q (AND2X1)                                      0.1999    0.1639 @   0.3498 f
  uce_1__uce/data_mem_pkt_o[6] (net)            3      57.8336              0.0000     0.3498 f
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.3498 f
  data_mem_pkt_li[528] (net)                           57.8336              0.0000     0.3498 f
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.3498 f
  core/data_mem_pkt_i[529] (net)                       57.8336              0.0000     0.3498 f
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.3498 f
  core/be/data_mem_pkt_i[6] (net)                      57.8336              0.0000     0.3498 f
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.3498 f
  core/be/be_mem/data_mem_pkt_i[6] (net)               57.8336              0.0000     0.3498 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.3498 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        57.8336              0.0000     0.3498 f
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.1999   -0.0178 @   0.3320 f
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0360    0.0879     0.4198 f
  core/be/be_mem/dcache/n2313 (net)             1       2.3620              0.0000     0.4198 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0360    0.0000 &   0.4198 f
  data arrival time                                                                    0.4198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  clock reconvergence pessimism                                             0.0000     0.3923
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.3923 r
  library hold time                                                         0.0140     0.4063
  data required time                                                                   0.4063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4063
  data arrival time                                                                   -0.4198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0136


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[80] (net)                          2      15.8832              0.0000     0.1000 f
  U3226/IN4 (AO222X1)                                             0.0013    0.0003 @   0.1003 f
  U3226/Q (AO222X1)                                               0.1283    0.1469 @   0.2472 f
  mem_resp_li[650] (net)                        1      35.1444              0.0000     0.2472 f
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.2472 f
  uce_1__uce/mem_resp_i[80] (net)                      35.1444              0.0000     0.2472 f
  uce_1__uce/U125/IN2 (AND2X1)                                    0.1283   -0.0436 @   0.2036 f
  uce_1__uce/U125/Q (AND2X1)                                      0.1597    0.1439 @   0.3475 f
  uce_1__uce/data_mem_pkt_o[24] (net)           3      45.0643              0.0000     0.3475 f
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.3475 f
  data_mem_pkt_li[546] (net)                           45.0643              0.0000     0.3475 f
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.3475 f
  core/data_mem_pkt_i[547] (net)                       45.0643              0.0000     0.3475 f
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.3475 f
  core/be/data_mem_pkt_i[24] (net)                     45.0643              0.0000     0.3475 f
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.3475 f
  core/be/be_mem/data_mem_pkt_i[24] (net)              45.0643              0.0000     0.3475 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.3475 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       45.0643              0.0000     0.3475 f
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.1597   -0.0181 @   0.3293 f
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0357    0.0835     0.4128 f
  core/be/be_mem/dcache/n2295 (net)             1       2.3617              0.0000     0.4128 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0357    0.0000 &   0.4128 f
  data arrival time                                                                    0.4128

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3840     0.3840
  clock reconvergence pessimism                                             0.0000     0.3840
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.3840 r
  library hold time                                                         0.0152     0.3992
  data required time                                                                   0.3992
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3992
  data arrival time                                                                   -0.4128
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0136


  Startpoint: mem_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[64] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[64] (net)                          2      15.7759              0.0000     0.1000 f
  U3208/IN4 (AO222X1)                                             0.0012    0.0004 @   0.1004 f
  U3208/Q (AO222X1)                                               0.1002    0.1323     0.2327 f
  mem_resp_li[634] (net)                        1      25.8529              0.0000     0.2327 f
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2327 f
  uce_1__uce/mem_resp_i[64] (net)                      25.8529              0.0000     0.2327 f
  uce_1__uce/U108/IN2 (AND2X1)                                    0.1002   -0.0236 &   0.2091 f
  uce_1__uce/U108/Q (AND2X1)                                      0.2289    0.1733 @   0.3824 f
  uce_1__uce/data_mem_pkt_o[8] (net)            3      66.8124              0.0000     0.3824 f
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.3824 f
  data_mem_pkt_li[530] (net)                           66.8124              0.0000     0.3824 f
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.3824 f
  core/data_mem_pkt_i[531] (net)                       66.8124              0.0000     0.3824 f
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.3824 f
  core/be/data_mem_pkt_i[8] (net)                      66.8124              0.0000     0.3824 f
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.3824 f
  core/be/be_mem/data_mem_pkt_i[8] (net)               66.8124              0.0000     0.3824 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.3824 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        66.8124              0.0000     0.3824 f
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.2289   -0.0318 @   0.3506 f
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0365    0.0917     0.4423 f
  core/be/be_mem/dcache/n2311 (net)             1       2.6446              0.0000     0.4423 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0365    0.0000 &   0.4423 f
  data arrival time                                                                    0.4423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.4115 r
  library hold time                                                         0.0166     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.4423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0142


  Startpoint: io_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[80] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[80] (net)                           2      15.4911              0.0000     0.1000 r
  U3226/IN5 (AO222X1)                                             0.0013    0.0003 @   0.1003 r
  U3226/Q (AO222X1)                                               0.1291    0.1054 @   0.2057 r
  mem_resp_li[650] (net)                        1      35.1493              0.0000     0.2057 r
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.2057 r
  uce_1__uce/mem_resp_i[80] (net)                      35.1493              0.0000     0.2057 r
  uce_1__uce/U125/IN2 (AND2X1)                                    0.1293   -0.0412 @   0.1646 r
  uce_1__uce/U125/Q (AND2X1)                                      0.1623    0.1266 @   0.2912 r
  uce_1__uce/data_mem_pkt_o[24] (net)           3      45.9657              0.0000     0.2912 r
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.2912 r
  data_mem_pkt_li[546] (net)                           45.9657              0.0000     0.2912 r
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.2912 r
  core/data_mem_pkt_i[547] (net)                       45.9657              0.0000     0.2912 r
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.2912 r
  core/be/data_mem_pkt_i[24] (net)                     45.9657              0.0000     0.2912 r
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.2912 r
  core/be/be_mem/data_mem_pkt_i[24] (net)              45.9657              0.0000     0.2912 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.2912 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       45.9657              0.0000     0.2912 r
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.1628   -0.0150 @   0.2762 r
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0347    0.0975     0.3737 r
  core/be/be_mem/dcache/n2295 (net)             1       2.5341              0.0000     0.3737 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0347    0.0000 &   0.3738 r
  data arrival time                                                                    0.3738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3840     0.3840
  clock reconvergence pessimism                                             0.0000     0.3840
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.3840 r
  library hold time                                                        -0.0255     0.3584
  data required time                                                                   0.3584
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3584
  data arrival time                                                                   -0.3738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0153


  Startpoint: io_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[100] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[100] (net)                          2      15.9316              0.0000     0.1000 r
  U3249/IN5 (AO222X1)                                             0.0013    0.0002 @   0.1002 r
  U3249/Q (AO222X1)                                               0.1117    0.1002     0.2004 r
  mem_resp_li[670] (net)                        1      30.6992              0.0000     0.2004 r
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2004 r
  uce_1__uce/mem_resp_i[100] (net)                     30.6992              0.0000     0.2004 r
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1117   -0.0264 &   0.1740 r
  uce_1__uce/U147/Q (AND2X1)                                      0.2020    0.1424 @   0.3164 r
  uce_1__uce/data_mem_pkt_o[44] (net)           3      59.9089              0.0000     0.3164 r
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.3164 r
  data_mem_pkt_li[566] (net)                           59.9089              0.0000     0.3164 r
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.3164 r
  core/data_mem_pkt_i[567] (net)                       59.9089              0.0000     0.3164 r
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.3164 r
  core/be/data_mem_pkt_i[44] (net)                     59.9089              0.0000     0.3164 r
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.3164 r
  core/be/be_mem/data_mem_pkt_i[44] (net)              59.9089              0.0000     0.3164 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.3164 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       59.9089              0.0000     0.3164 r
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.2020   -0.0201 @   0.2963 r
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0355    0.1046     0.4009 r
  core/be/be_mem/dcache/n2275 (net)             1       2.7550              0.0000     0.4009 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0355    0.0000 &   0.4009 r
  data arrival time                                                                    0.4009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                        -0.0261     0.3851
  data required time                                                                   0.3851
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3851
  data arrival time                                                                   -0.4009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0158


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[96] (net)                           2      14.0773              0.0000     0.1000 r
  U3245/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3245/Q (AO222X1)                                               0.1236    0.1058     0.2059 r
  mem_resp_li[666] (net)                        1      34.9148              0.0000     0.2059 r
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2059 r
  uce_1__uce/mem_resp_i[96] (net)                      34.9148              0.0000     0.2059 r
  uce_1__uce/U143/IN2 (AND2X1)                                    0.1236   -0.0371 &   0.1688 r
  uce_1__uce/U143/Q (AND2X1)                                      0.2314    0.1565 @   0.3254 r
  uce_1__uce/data_mem_pkt_o[40] (net)           3      69.7230              0.0000     0.3254 r
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.3254 r
  data_mem_pkt_li[562] (net)                           69.7230              0.0000     0.3254 r
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.3254 r
  core/data_mem_pkt_i[563] (net)                       69.7230              0.0000     0.3254 r
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.3254 r
  core/be/data_mem_pkt_i[40] (net)                     69.7230              0.0000     0.3254 r
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.3254 r
  core/be/be_mem/data_mem_pkt_i[40] (net)              69.7230              0.0000     0.3254 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.3254 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       69.7230              0.0000     0.3254 r
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.2314   -0.0434 @   0.2819 r
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0444    0.1163     0.3982 r
  core/be/be_mem/dcache/n2279 (net)             1       5.8740              0.0000     0.3982 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0444    0.0001 &   0.3983 r
  data arrival time                                                                    0.3983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                        -0.0287     0.3818
  data required time                                                                   0.3818
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3818
  data arrival time                                                                   -0.3983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0164


  Startpoint: io_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[107] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[107] (net)                          2      16.9329              0.0000     0.1000 f
  U3256/IN6 (AO222X1)                                             0.0013    0.0002 @   0.1002 f
  U3256/Q (AO222X1)                                               0.1066    0.1072     0.2074 f
  mem_resp_li[677] (net)                        1      28.1686              0.0000     0.2074 f
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2074 f
  uce_1__uce/mem_resp_i[107] (net)                     28.1686              0.0000     0.2074 f
  uce_1__uce/U155/IN2 (AND2X1)                                    0.1066   -0.0262 &   0.1812 f
  uce_1__uce/U155/Q (AND2X1)                                      0.2123    0.1628 @   0.3441 f
  uce_1__uce/data_mem_pkt_o[51] (net)           3      61.5845              0.0000     0.3441 f
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.3441 f
  data_mem_pkt_li[573] (net)                           61.5845              0.0000     0.3441 f
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.3441 f
  core/data_mem_pkt_i[574] (net)                       61.5845              0.0000     0.3441 f
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.3441 f
  core/be/data_mem_pkt_i[51] (net)                     61.5845              0.0000     0.3441 f
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.3441 f
  core/be/be_mem/data_mem_pkt_i[51] (net)              61.5845              0.0000     0.3441 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.3441 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       61.5845              0.0000     0.3441 f
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.2123    0.0099 @   0.3540 f
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0389    0.0918     0.4458 f
  core/be/be_mem/dcache/n2268 (net)             1       3.4345              0.0000     0.4458 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0389    0.0000 &   0.4458 f
  data arrival time                                                                    0.4458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                         0.0161     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.4458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0164


  Startpoint: io_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[112] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[112] (net)                          2      15.0048              0.0000     0.1000 f
  U3262/IN6 (AO222X1)                                             0.0011    0.0003 @   0.1003 f
  U3262/Q (AO222X1)                                               0.1330    0.1224     0.2228 f
  mem_resp_li[682] (net)                        1      37.8339              0.0000     0.2228 f
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.2228 f
  uce_1__uce/mem_resp_i[112] (net)                     37.8339              0.0000     0.2228 f
  uce_1__uce/U160/IN2 (AND2X1)                                    0.1330   -0.0379 &   0.1848 f
  uce_1__uce/U160/Q (AND2X1)                                      0.2262    0.1741 @   0.3589 f
  uce_1__uce/data_mem_pkt_o[56] (net)           3      65.9818              0.0000     0.3589 f
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.3589 f
  data_mem_pkt_li[578] (net)                           65.9818              0.0000     0.3589 f
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.3589 f
  core/data_mem_pkt_i[579] (net)                       65.9818              0.0000     0.3589 f
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.3589 f
  core/be/data_mem_pkt_i[56] (net)                     65.9818              0.0000     0.3589 f
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.3589 f
  core/be/be_mem/data_mem_pkt_i[56] (net)              65.9818              0.0000     0.3589 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.3589 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       65.9818              0.0000     0.3589 f
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.2262   -0.0059 @   0.3530 f
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0385    0.0929     0.4459 f
  core/be/be_mem/dcache/n2263 (net)             1       3.2900              0.0000     0.4459 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0385    0.0000 &   0.4460 f
  data arrival time                                                                    0.4460

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.4132 r
  library hold time                                                         0.0162     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.4460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0166


  Startpoint: mem_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[110] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[110] (net)                         2      14.6158              0.0000     0.1000 f
  U3260/IN4 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3260/Q (AO222X1)                                               0.1255    0.1477     0.2477 f
  mem_resp_li[680] (net)                        1      35.3791              0.0000     0.2477 f
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2477 f
  uce_1__uce/mem_resp_i[110] (net)                     35.3791              0.0000     0.2477 f
  uce_1__uce/U158/IN2 (AND2X1)                                    0.1255   -0.0294 &   0.2184 f
  uce_1__uce/U158/Q (AND2X1)                                      0.1998    0.1615 @   0.3799 f
  uce_1__uce/data_mem_pkt_o[54] (net)           3      58.0116              0.0000     0.3799 f
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3799 f
  data_mem_pkt_li[576] (net)                           58.0116              0.0000     0.3799 f
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3799 f
  core/data_mem_pkt_i[577] (net)                       58.0116              0.0000     0.3799 f
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3799 f
  core/be/data_mem_pkt_i[54] (net)                     58.0116              0.0000     0.3799 f
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3799 f
  core/be/be_mem/data_mem_pkt_i[54] (net)              58.0116              0.0000     0.3799 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3799 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       58.0116              0.0000     0.3799 f
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1998   -0.0267 @   0.3531 f
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0402    0.0911     0.4442 f
  core/be/be_mem/dcache/n2265 (net)             1       3.7244              0.0000     0.4442 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0402   -0.0008 &   0.4434 f
  data arrival time                                                                    0.4434

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                         0.0158     0.4266
  data required time                                                                   0.4266
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4266
  data arrival time                                                                   -0.4434
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0168


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[71] (net)                           2      17.3664              0.0000     0.1000 r
  U3216/IN5 (AO222X1)                                             0.0013    0.0001 @   0.1001 r
  U3216/Q (AO222X1)                                               0.1041    0.0966     0.1967 r
  mem_resp_li[641] (net)                        1      28.0360              0.0000     0.1967 r
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.1967 r
  uce_1__uce/mem_resp_i[71] (net)                      28.0360              0.0000     0.1967 r
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1041   -0.0098 &   0.1870 r
  uce_1__uce/U116/Q (AND2X1)                                      0.1392    0.1141 @   0.3010 r
  uce_1__uce/data_mem_pkt_o[15] (net)           3      38.5908              0.0000     0.3010 r
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.3010 r
  data_mem_pkt_li[537] (net)                           38.5908              0.0000     0.3010 r
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.3010 r
  core/data_mem_pkt_i[538] (net)                       38.5908              0.0000     0.3010 r
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.3010 r
  core/be/data_mem_pkt_i[15] (net)                     38.5908              0.0000     0.3010 r
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.3010 r
  core/be/be_mem/data_mem_pkt_i[15] (net)              38.5908              0.0000     0.3010 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.3010 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       38.5908              0.0000     0.3010 r
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.1395   -0.0184 @   0.2826 r
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0356    0.0942     0.3768 r
  core/be/be_mem/dcache/n2304 (net)             1       2.8611              0.0000     0.3768 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0356    0.0000 &   0.3768 r
  data arrival time                                                                    0.3768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  clock reconvergence pessimism                                             0.0000     0.3857
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3857 r
  library hold time                                                        -0.0258     0.3599
  data required time                                                                   0.3599
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3599
  data arrival time                                                                   -0.3768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0169


  Startpoint: io_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[101] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[101] (net)                          2      18.5351              0.0000     0.1000 r
  U3250/IN5 (AO222X1)                                             0.0017    0.0004 @   0.1004 r
  U3250/Q (AO222X1)                                               0.1072    0.0981     0.1985 r
  mem_resp_li[671] (net)                        1      29.1037              0.0000     0.1985 r
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.1985 r
  uce_1__uce/mem_resp_i[101] (net)                     29.1037              0.0000     0.1985 r
  uce_1__uce/U148/IN2 (AND2X1)                                    0.1072   -0.0205 &   0.1780 r
  uce_1__uce/U148/Q (AND2X1)                                      0.2149    0.1468 @   0.3248 r
  uce_1__uce/data_mem_pkt_o[45] (net)           3      64.0323              0.0000     0.3248 r
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3248 r
  data_mem_pkt_li[567] (net)                           64.0323              0.0000     0.3248 r
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3248 r
  core/data_mem_pkt_i[568] (net)                       64.0323              0.0000     0.3248 r
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3248 r
  core/be/data_mem_pkt_i[45] (net)                     64.0323              0.0000     0.3248 r
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3248 r
  core/be/be_mem/data_mem_pkt_i[45] (net)              64.0323              0.0000     0.3248 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3248 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       64.0323              0.0000     0.3248 r
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.2149   -0.0317 @   0.2931 r
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0402    0.1104     0.4034 r
  core/be/be_mem/dcache/n2274 (net)             1       4.4446              0.0000     0.4034 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0402   -0.0015 &   0.4020 r
  data arrival time                                                                    0.4020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.4121 r
  library hold time                                                        -0.0275     0.3846
  data required time                                                                   0.3846
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3846
  data arrival time                                                                   -0.4020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0174


  Startpoint: mem_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[121] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[121] (net)                         2      12.4589              0.0000     0.1000 f
  U3271/IN4 (AO222X1)                                             0.0009    0.0003 @   0.1003 f
  U3271/Q (AO222X1)                                               0.1033    0.1345     0.2348 f
  mem_resp_li[691] (net)                        1      27.2508              0.0000     0.2348 f
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2348 f
  uce_1__uce/mem_resp_i[121] (net)                     27.2508              0.0000     0.2348 f
  uce_1__uce/U170/IN2 (AND2X1)                                    0.1033   -0.0264 &   0.2084 f
  uce_1__uce/U170/Q (AND2X1)                                      0.2341    0.1733 @   0.3817 f
  uce_1__uce/data_mem_pkt_o[65] (net)           3      68.5960              0.0000     0.3817 f
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.3817 f
  data_mem_pkt_li[587] (net)                           68.5960              0.0000     0.3817 f
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.3817 f
  core/data_mem_pkt_i[588] (net)                       68.5960              0.0000     0.3817 f
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.3817 f
  core/be/data_mem_pkt_i[65] (net)                     68.5960              0.0000     0.3817 f
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.3817 f
  core/be/be_mem/data_mem_pkt_i[65] (net)              68.5960              0.0000     0.3817 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.3817 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       68.5960              0.0000     0.3817 f
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.2341   -0.0273 @   0.3544 f
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0366    0.0922     0.4466 f
  core/be/be_mem/dcache/n2254 (net)             1       2.6161              0.0000     0.4466 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0366    0.0000 &   0.4466 f
  data arrival time                                                                    0.4466

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.4126 r
  library hold time                                                         0.0166     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.4466
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0174


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[58] (net)                          2      14.0876              0.0000     0.1000 f
  U3352/IN5 (AO222X1)                                             0.0011    0.0004 @   0.1004 f
  U3352/Q (AO222X1)                                               0.1418    0.1213 @   0.2217 f
  mem_resp_li[58] (net)                         1      39.5458              0.0000     0.2217 f
  uce_0__uce/mem_resp_i[58] (bp_uce_02_2)                                   0.0000     0.2217 f
  uce_0__uce/mem_resp_i[58] (net)                      39.5458              0.0000     0.2217 f
  uce_0__uce/U153/IN2 (AND2X1)                                    0.1418   -0.0274 @   0.1943 f
  uce_0__uce/U153/Q (AND2X1)                                      0.2429    0.1886 @   0.3829 f
  uce_0__uce/data_mem_pkt_o[2] (net)            3      72.0333              0.0000     0.3829 f
  uce_0__uce/data_mem_pkt_o[2] (bp_uce_02_2)                                0.0000     0.3829 f
  data_mem_pkt_li[1] (net)                             72.0333              0.0000     0.3829 f
  core/data_mem_pkt_i[2] (bp_core_minimal_02_0)                             0.0000     0.3829 f
  core/data_mem_pkt_i[2] (net)                         72.0333              0.0000     0.3829 f
  core/fe/data_mem_pkt_i[2] (bp_fe_top_02_0)                                0.0000     0.3829 f
  core/fe/data_mem_pkt_i[2] (net)                      72.0333              0.0000     0.3829 f
  core/fe/mem/data_mem_pkt_i[2] (bp_fe_mem_02_0)                            0.0000     0.3829 f
  core/fe/mem/data_mem_pkt_i[2] (net)                  72.0333              0.0000     0.3829 f
  core/fe/mem/icache/data_mem_pkt_i[2] (bp_fe_icache_02_0)                  0.0000     0.3829 f
  core/fe/mem/icache/data_mem_pkt_i[2] (net)           72.0333              0.0000     0.3829 f
  core/fe/mem/icache/U947/IN1 (MUX21X1)                           0.2429   -0.0537 @   0.3292 f
  core/fe/mem/icache/U947/Q (MUX21X1)                             0.0360    0.0942     0.4234 f
  core/fe/mem/icache/n494 (net)                 1       3.0542              0.0000     0.4234 f
  core/fe/mem/icache/uncached_load_data_r_reg_0_/D (DFFX1)        0.0360   -0.0006 &   0.4228 f
  data arrival time                                                                    0.4228

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3907     0.3907
  clock reconvergence pessimism                                             0.0000     0.3907
  core/fe/mem/icache/uncached_load_data_r_reg_0_/CLK (DFFX1)                0.0000     0.3907 r
  library hold time                                                         0.0147     0.4054
  data required time                                                                   0.4054
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4054
  data arrival time                                                                   -0.4228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0175


  Startpoint: io_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[85] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[85] (net)                           2      15.1150              0.0000     0.1000 r
  U3232/IN5 (AO222X1)                                             0.0012    0.0004 @   0.1004 r
  U3232/Q (AO222X1)                                               0.1067    0.0978     0.1981 r
  mem_resp_li[655] (net)                        1      28.9430              0.0000     0.1981 r
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.1981 r
  uce_1__uce/mem_resp_i[85] (net)                      28.9430              0.0000     0.1981 r
  uce_1__uce/U131/IN2 (AND2X1)                                    0.1067   -0.0177 &   0.1805 r
  uce_1__uce/U131/Q (AND2X1)                                      0.1809    0.1322 @   0.3127 r
  uce_1__uce/data_mem_pkt_o[29] (net)           3      52.5383              0.0000     0.3127 r
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.3127 r
  data_mem_pkt_li[551] (net)                           52.5383              0.0000     0.3127 r
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.3127 r
  core/data_mem_pkt_i[552] (net)                       52.5383              0.0000     0.3127 r
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.3127 r
  core/be/data_mem_pkt_i[29] (net)                     52.5383              0.0000     0.3127 r
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.3127 r
  core/be/be_mem/data_mem_pkt_i[29] (net)              52.5383              0.0000     0.3127 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.3127 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       52.5383              0.0000     0.3127 r
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.1815   -0.0313 @   0.2814 r
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0370    0.1023     0.3837 r
  core/be/be_mem/dcache/n2290 (net)             1       3.3217              0.0000     0.3837 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0370    0.0000 &   0.3837 r
  data arrival time                                                                    0.3837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3921     0.3921
  clock reconvergence pessimism                                             0.0000     0.3921
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.3921 r
  library hold time                                                        -0.0260     0.3660
  data required time                                                                   0.3660
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3660
  data arrival time                                                                   -0.3837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0177


  Startpoint: io_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[88] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[88] (net)                           2      14.8921              0.0000     0.1000 r
  U3236/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3236/Q (AO222X1)                                               0.1056    0.0973     0.1976 r
  mem_resp_li[658] (net)                        1      28.5589              0.0000     0.1976 r
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.1976 r
  uce_1__uce/mem_resp_i[88] (net)                      28.5589              0.0000     0.1976 r
  uce_1__uce/U134/IN2 (AND2X1)                                    0.1056   -0.0303 &   0.1672 r
  uce_1__uce/U134/Q (AND2X1)                                      0.2025    0.1413 @   0.3086 r
  uce_1__uce/data_mem_pkt_o[32] (net)           3      59.6866              0.0000     0.3086 r
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.3086 r
  data_mem_pkt_li[554] (net)                           59.6866              0.0000     0.3086 r
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.3086 r
  core/data_mem_pkt_i[555] (net)                       59.6866              0.0000     0.3086 r
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.3086 r
  core/be/data_mem_pkt_i[32] (net)                     59.6866              0.0000     0.3086 r
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.3086 r
  core/be/be_mem/data_mem_pkt_i[32] (net)              59.6866              0.0000     0.3086 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.3086 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       59.6866              0.0000     0.3086 r
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.2030   -0.0088 @   0.2998 r
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0343    0.1041     0.4038 r
  core/be/be_mem/dcache/n2287 (net)             1       2.4175              0.0000     0.4038 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0343    0.0000 &   0.4038 r
  data arrival time                                                                    0.4038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.4117 r
  library hold time                                                        -0.0258     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.4038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0179


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[85] (net)                          2      15.8713              0.0000     0.1000 f
  U3232/IN4 (AO222X1)                                             0.0014    0.0005 @   0.1005 f
  U3232/Q (AO222X1)                                               0.1079    0.1373     0.2379 f
  mem_resp_li[655] (net)                        1      28.9381              0.0000     0.2379 f
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.2379 f
  uce_1__uce/mem_resp_i[85] (net)                      28.9381              0.0000     0.2379 f
  uce_1__uce/U131/IN2 (AND2X1)                                    0.1079   -0.0187 &   0.2192 f
  uce_1__uce/U131/Q (AND2X1)                                      0.1799    0.1507 @   0.3699 f
  uce_1__uce/data_mem_pkt_o[29] (net)           3      51.6368              0.0000     0.3699 f
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.3699 f
  data_mem_pkt_li[551] (net)                           51.6368              0.0000     0.3699 f
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.3699 f
  core/data_mem_pkt_i[552] (net)                       51.6368              0.0000     0.3699 f
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.3699 f
  core/be/data_mem_pkt_i[29] (net)                     51.6368              0.0000     0.3699 f
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.3699 f
  core/be/be_mem/data_mem_pkt_i[29] (net)              51.6368              0.0000     0.3699 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.3699 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       51.6368              0.0000     0.3699 f
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.1799   -0.0340 @   0.3359 f
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0380    0.0875     0.4234 f
  core/be/be_mem/dcache/n2290 (net)             1       3.1493              0.0000     0.4234 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0380    0.0000 &   0.4235 f
  data arrival time                                                                    0.4235

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3921     0.3921
  clock reconvergence pessimism                                             0.0000     0.3921
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.3921 r
  library hold time                                                         0.0135     0.4056
  data required time                                                                   0.4056
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4056
  data arrival time                                                                   -0.4235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0179


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[66] (net)                          2      18.3650              0.0000     0.1000 f
  U3362/IN5 (AO222X1)                                             0.0017    0.0007 @   0.1007 f
  U3362/Q (AO222X1)                                               0.0959    0.0983     0.1990 f
  mem_resp_li[66] (net)                         1      24.5438              0.0000     0.1990 f
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                                   0.0000     0.1990 f
  uce_0__uce/mem_resp_i[66] (net)                      24.5438              0.0000     0.1990 f
  uce_0__uce/U162/IN2 (AND2X1)                                    0.0959   -0.0018 &   0.1972 f
  uce_0__uce/U162/Q (AND2X1)                                      0.2379    0.1833     0.3805 f
  uce_0__uce/data_mem_pkt_o[10] (net)           3      72.6611              0.0000     0.3805 f
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                               0.0000     0.3805 f
  data_mem_pkt_li[9] (net)                             72.6611              0.0000     0.3805 f
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                            0.0000     0.3805 f
  core/data_mem_pkt_i[10] (net)                        72.6611              0.0000     0.3805 f
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                               0.0000     0.3805 f
  core/fe/data_mem_pkt_i[10] (net)                     72.6611              0.0000     0.3805 f
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                           0.0000     0.3805 f
  core/fe/mem/data_mem_pkt_i[10] (net)                 72.6611              0.0000     0.3805 f
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)                 0.0000     0.3805 f
  core/fe/mem/icache/data_mem_pkt_i[10] (net)          72.6611              0.0000     0.3805 f
  core/fe/mem/icache/U1545/IN1 (MUX21X1)                          0.2379   -0.0507 &   0.3299 f
  core/fe/mem/icache/U1545/Q (MUX21X1)                            0.0358    0.0935     0.4233 f
  core/fe/mem/icache/n502 (net)                 1       2.9664              0.0000     0.4233 f
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)        0.0358    0.0000 &   0.4233 f
  data arrival time                                                                    0.4233

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3906     0.3906
  clock reconvergence pessimism                                             0.0000     0.3906
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)                0.0000     0.3906 r
  library hold time                                                         0.0148     0.4054
  data required time                                                                   0.4054
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4054
  data arrival time                                                                   -0.4233
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0179


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[65] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[65] (net)                           2      13.7533              0.0000     0.1000 f
  U3209/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3209/Q (AO222X1)                                               0.1040    0.1031     0.2032 f
  mem_resp_li[635] (net)                        1      27.5076              0.0000     0.2032 f
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.2032 f
  uce_1__uce/mem_resp_i[65] (net)                      27.5076              0.0000     0.2032 f
  uce_1__uce/U109/IN2 (AND2X1)                                    0.1040   -0.0183 &   0.1849 f
  uce_1__uce/U109/Q (AND2X1)                                      0.1840    0.1525 @   0.3373 f
  uce_1__uce/data_mem_pkt_o[9] (net)            3      53.1409              0.0000     0.3373 f
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.3373 f
  data_mem_pkt_li[531] (net)                           53.1409              0.0000     0.3373 f
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.3373 f
  core/data_mem_pkt_i[532] (net)                       53.1409              0.0000     0.3373 f
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.3373 f
  core/be/data_mem_pkt_i[9] (net)                      53.1409              0.0000     0.3373 f
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.3373 f
  core/be/be_mem/data_mem_pkt_i[9] (net)               53.1409              0.0000     0.3373 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.3373 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        53.1409              0.0000     0.3373 f
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.1840   -0.0002 @   0.3371 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0369    0.0869     0.4240 f
  core/be/be_mem/dcache/n2310 (net)             1       2.7037              0.0000     0.4240 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0369    0.0000 &   0.4240 f
  data arrival time                                                                    0.4240

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  clock reconvergence pessimism                                             0.0000     0.3923
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.3923 r
  library hold time                                                         0.0138     0.4060
  data required time                                                                   0.4060
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4060
  data arrival time                                                                   -0.4240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0180


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U164/IN2 (AND2X1)   0.2163   0.0041 @   0.3723 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U164/Q (AND2X1)    0.0261    0.0818     0.4541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n28 (net)     1   2.1459     0.0000     0.4541 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__6_/D (DFFX1)   0.0261   0.0000 &   0.4541 f
  data arrival time                                                                    0.4541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4138     0.4138
  clock reconvergence pessimism                                             0.0000     0.4138
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__6_/CLK (DFFX1)   0.0000   0.4138 r
  library hold time                                                         0.0213     0.4351
  data required time                                                                   0.4351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4351
  data arrival time                                                                   -0.4541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0190


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U157/IN2 (AND2X1)   0.2163   0.0041 @   0.3723 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U157/Q (AND2X1)    0.0262    0.0818     0.4540 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n40 (net)     1   2.1374     0.0000     0.4540 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__9_/D (DFFX1)   0.0262   0.0000 &   0.4540 f
  data arrival time                                                                    0.4540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4138     0.4138
  clock reconvergence pessimism                                             0.0000     0.4138
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__9_/CLK (DFFX1)   0.0000   0.4138 r
  library hold time                                                         0.0213     0.4350
  data required time                                                                   0.4350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4350
  data arrival time                                                                   -0.4540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0190


  Startpoint: io_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[110] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[110] (net)                          2      14.4310              0.0000     0.1000 r
  U3260/IN5 (AO222X1)                                             0.0010    0.0000 @   0.1000 r
  U3260/Q (AO222X1)                                               0.1250    0.1064     0.2065 r
  mem_resp_li[680] (net)                        1      35.3839              0.0000     0.2065 r
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2065 r
  uce_1__uce/mem_resp_i[110] (net)                     35.3839              0.0000     0.2065 r
  uce_1__uce/U158/IN2 (AND2X1)                                    0.1250   -0.0276 &   0.1788 r
  uce_1__uce/U158/Q (AND2X1)                                      0.1992    0.1429 @   0.3217 r
  uce_1__uce/data_mem_pkt_o[54] (net)           3      58.9131              0.0000     0.3217 r
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3217 r
  data_mem_pkt_li[576] (net)                           58.9131              0.0000     0.3217 r
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3217 r
  core/data_mem_pkt_i[577] (net)                       58.9131              0.0000     0.3217 r
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3217 r
  core/be/data_mem_pkt_i[54] (net)                     58.9131              0.0000     0.3217 r
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3217 r
  core/be/be_mem/data_mem_pkt_i[54] (net)              58.9131              0.0000     0.3217 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3217 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       58.9131              0.0000     0.3217 r
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1992   -0.0244 @   0.2973 r
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0387    0.1065     0.4038 r
  core/be/be_mem/dcache/n2265 (net)             1       3.8968              0.0000     0.4038 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0387   -0.0007 &   0.4031 r
  data arrival time                                                                    0.4031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                        -0.0270     0.3837
  data required time                                                                   0.3837
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3837
  data arrival time                                                                   -0.4031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0194


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[119] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[119] (net)                         2      14.2183              0.0000     0.1000 f
  U3269/IN4 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3269/Q (AO222X1)                                               0.1173    0.1429     0.2429 f
  mem_resp_li[689] (net)                        1      32.4006              0.0000     0.2429 f
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.2429 f
  uce_1__uce/mem_resp_i[119] (net)                     32.4006              0.0000     0.2429 f
  uce_1__uce/U168/IN2 (AND2X1)                                    0.1173   -0.0279 &   0.2150 f
  uce_1__uce/U168/Q (AND2X1)                                      0.2006    0.1603 @   0.3754 f
  uce_1__uce/data_mem_pkt_o[63] (net)           3      58.2378              0.0000     0.3754 f
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.3754 f
  data_mem_pkt_li[585] (net)                           58.2378              0.0000     0.3754 f
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.3754 f
  core/data_mem_pkt_i[586] (net)                       58.2378              0.0000     0.3754 f
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.3754 f
  core/be/data_mem_pkt_i[63] (net)                     58.2378              0.0000     0.3754 f
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.3754 f
  core/be/be_mem/data_mem_pkt_i[63] (net)              58.2378              0.0000     0.3754 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.3754 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       58.2378              0.0000     0.3754 f
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.2006   -0.0282 @   0.3471 f
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0474    0.0968     0.4439 f
  core/be/be_mem/dcache/n2256 (net)             1       6.0698              0.0000     0.4439 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0474    0.0001 &   0.4441 f
  data arrival time                                                                    0.4441

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                             0.0000     0.4104
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.4104 r
  library hold time                                                         0.0141     0.4245
  data required time                                                                   0.4245
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4245
  data arrival time                                                                   -0.4441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0196


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U166/IN2 (AND2X1)   0.2163   0.0041 @   0.3722 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U166/Q (AND2X1)    0.0270    0.0824     0.4546 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n24 (net)     1   2.4239     0.0000     0.4546 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__5_/D (DFFX1)   0.0270   0.0000 &   0.4546 f
  data arrival time                                                                    0.4546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4139     0.4139
  clock reconvergence pessimism                                             0.0000     0.4139
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__5_/CLK (DFFX1)   0.0000   0.4139 r
  library hold time                                                         0.0211     0.4349
  data required time                                                                   0.4349
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4349
  data arrival time                                                                   -0.4546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0197


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U167/IN2 (AND2X1)   0.2163   0.0028 @   0.3709 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U167/Q (AND2X1)    0.0280    0.0838     0.4548 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n22 (net)     1   3.0978     0.0000     0.4548 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__5_/D (DFFX1)   0.0280  -0.0009 &   0.4539 f
  data arrival time                                                                    0.4539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__5_/CLK (DFFX1)   0.0000   0.4133 r
  library hold time                                                         0.0209     0.4342
  data required time                                                                   0.4342
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4342
  data arrival time                                                                   -0.4539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0197


  Startpoint: io_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[98] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[98] (net)                           2      16.6723              0.0000     0.1000 f
  U3247/IN5 (AO222X1)                                             0.0012    0.0001 @   0.1001 f
  U3247/Q (AO222X1)                                               0.1447    0.1239 @   0.2240 f
  mem_resp_li[668] (net)                        1      41.0240              0.0000     0.2240 f
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.2240 f
  uce_1__uce/mem_resp_i[98] (net)                      41.0240              0.0000     0.2240 f
  uce_1__uce/U145/IN2 (AND2X1)                                    0.1447   -0.0504 @   0.1736 f
  uce_1__uce/U145/Q (AND2X1)                                      0.2178    0.1751 @   0.3487 f
  uce_1__uce/data_mem_pkt_o[42] (net)           3      63.8231              0.0000     0.3487 f
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.3487 f
  data_mem_pkt_li[564] (net)                           63.8231              0.0000     0.3487 f
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.3487 f
  core/data_mem_pkt_i[565] (net)                       63.8231              0.0000     0.3487 f
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.3487 f
  core/be/data_mem_pkt_i[42] (net)                     63.8231              0.0000     0.3487 f
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.3487 f
  core/be/be_mem/data_mem_pkt_i[42] (net)              63.8231              0.0000     0.3487 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.3487 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       63.8231              0.0000     0.3487 f
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.2178    0.0081 @   0.3569 f
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0372    0.0907     0.4475 f
  core/be/be_mem/dcache/n2277 (net)             1       2.7181              0.0000     0.4475 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0372    0.0000 &   0.4476 f
  data arrival time                                                                    0.4476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.4113 r
  library hold time                                                         0.0165     0.4278
  data required time                                                                   0.4278
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4278
  data arrival time                                                                   -0.4476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0198


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[109] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[109] (net)                         2      18.8192              0.0000     0.1000 f
  U3259/IN4 (AO222X1)                                             0.0012    0.0001 @   0.1001 f
  U3259/Q (AO222X1)                                               0.1147    0.1413     0.2415 f
  mem_resp_li[679] (net)                        1      31.4220              0.0000     0.2415 f
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2415 f
  uce_1__uce/mem_resp_i[109] (net)                     31.4220              0.0000     0.2415 f
  uce_1__uce/U157/IN2 (AND2X1)                                    0.1147   -0.0385 &   0.2030 f
  uce_1__uce/U157/Q (AND2X1)                                      0.2251    0.1705 @   0.3735 f
  uce_1__uce/data_mem_pkt_o[53] (net)           3      65.6171              0.0000     0.3735 f
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3735 f
  data_mem_pkt_li[575] (net)                           65.6171              0.0000     0.3735 f
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3735 f
  core/data_mem_pkt_i[576] (net)                       65.6171              0.0000     0.3735 f
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3735 f
  core/be/data_mem_pkt_i[53] (net)                     65.6171              0.0000     0.3735 f
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3735 f
  core/be/be_mem/data_mem_pkt_i[53] (net)              65.6171              0.0000     0.3735 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3735 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       65.6171              0.0000     0.3735 f
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.2251   -0.0165 @   0.3570 f
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0385    0.0928     0.4498 f
  core/be/be_mem/dcache/n2266 (net)             1       3.2860              0.0000     0.4498 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0385   -0.0006 &   0.4492 f
  data arrival time                                                                    0.4492

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                         0.0162     0.4295
  data required time                                                                   0.4295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4295
  data arrival time                                                                   -0.4492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0198


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[74] (net)                           2      18.3342              0.0000     0.1000 f
  U3220/IN6 (AO222X1)                                             0.0013    0.0002 @   0.1002 f
  U3220/Q (AO222X1)                                               0.1545    0.1350     0.2351 f
  mem_resp_li[644] (net)                        1      45.7360              0.0000     0.2351 f
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2351 f
  uce_1__uce/mem_resp_i[74] (net)                      45.7360              0.0000     0.2351 f
  uce_1__uce/U119/IN2 (AND2X1)                                    0.1545   -0.0432 &   0.1920 f
  uce_1__uce/U119/Q (AND2X1)                                      0.1647    0.1493 @   0.3413 f
  uce_1__uce/data_mem_pkt_o[18] (net)           3      46.5700              0.0000     0.3413 f
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.3413 f
  data_mem_pkt_li[540] (net)                           46.5700              0.0000     0.3413 f
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.3413 f
  core/data_mem_pkt_i[541] (net)                       46.5700              0.0000     0.3413 f
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.3413 f
  core/be/data_mem_pkt_i[18] (net)                     46.5700              0.0000     0.3413 f
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.3413 f
  core/be/be_mem/data_mem_pkt_i[18] (net)              46.5700              0.0000     0.3413 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.3413 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       46.5700              0.0000     0.3413 f
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.1647   -0.0089 @   0.3324 f
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0376    0.0856     0.4179 f
  core/be/be_mem/dcache/n2301 (net)             1       3.0141              0.0000     0.4179 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0376    0.0000 &   0.4180 f
  data arrival time                                                                    0.4180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clock reconvergence pessimism                                             0.0000     0.3827
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.3827 r
  library hold time                                                         0.0148     0.3975
  data required time                                                                   0.3975
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3975
  data arrival time                                                                   -0.4180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0205


  Startpoint: mem_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[92] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[92] (net)                          2      16.9595              0.0000     0.1000 f
  U3240/IN4 (AO222X1)                                             0.0013    0.0001 @   0.1001 f
  U3240/Q (AO222X1)                                               0.1116    0.1391     0.2392 f
  mem_resp_li[662] (net)                        1      30.0068              0.0000     0.2392 f
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2392 f
  uce_1__uce/mem_resp_i[92] (net)                      30.0068              0.0000     0.2392 f
  uce_1__uce/U138/IN2 (AND2X1)                                    0.1116   -0.0309 &   0.2083 f
  uce_1__uce/U138/Q (AND2X1)                                      0.2203    0.1706 @   0.3789 f
  uce_1__uce/data_mem_pkt_o[36] (net)           3      63.9259              0.0000     0.3789 f
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.3789 f
  data_mem_pkt_li[558] (net)                           63.9259              0.0000     0.3789 f
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.3789 f
  core/data_mem_pkt_i[559] (net)                       63.9259              0.0000     0.3789 f
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.3789 f
  core/be/data_mem_pkt_i[36] (net)                     63.9259              0.0000     0.3789 f
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.3789 f
  core/be/be_mem/data_mem_pkt_i[36] (net)              63.9259              0.0000     0.3789 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.3789 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       63.9259              0.0000     0.3789 f
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.2203   -0.0305 @   0.3483 f
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0462    0.0982     0.4465 f
  core/be/be_mem/dcache/n2283 (net)             1       5.7626              0.0000     0.4465 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0462   -0.0005 &   0.4460 f
  data arrival time                                                                    0.4460

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                         0.0144     0.4252
  data required time                                                                   0.4252
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4252
  data arrival time                                                                   -0.4460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0208


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[63] (net)                          2      13.2369              0.0000     0.1000 f
  U3207/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3207/Q (AO222X1)                                               0.1054    0.1358     0.2360 f
  mem_resp_li[633] (net)                        1      28.0173              0.0000     0.2360 f
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.2360 f
  uce_1__uce/mem_resp_i[63] (net)                      28.0173              0.0000     0.2360 f
  uce_1__uce/U107/IN2 (AND2X1)                                    0.1054   -0.0232 &   0.2128 f
  uce_1__uce/U107/Q (AND2X1)                                      0.2222    0.1706 @   0.3834 f
  uce_1__uce/data_mem_pkt_o[7] (net)            3      64.5979              0.0000     0.3834 f
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.3834 f
  data_mem_pkt_li[529] (net)                           64.5979              0.0000     0.3834 f
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.3834 f
  core/data_mem_pkt_i[530] (net)                       64.5979              0.0000     0.3834 f
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.3834 f
  core/be/data_mem_pkt_i[7] (net)                      64.5979              0.0000     0.3834 f
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.3834 f
  core/be/be_mem/data_mem_pkt_i[7] (net)               64.5979              0.0000     0.3834 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.3834 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        64.5979              0.0000     0.3834 f
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.2222   -0.0253 @   0.3581 f
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0364    0.0909     0.4489 f
  core/be/be_mem/dcache/n2312 (net)             1       2.6098              0.0000     0.4489 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0364    0.0000 &   0.4490 f
  data arrival time                                                                    0.4490

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.4115 r
  library hold time                                                         0.0166     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.4490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0208


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U172/IN2 (AND2X1)   0.2163   0.0041 @   0.3722 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U172/Q (AND2X1)    0.0287    0.0838     0.4561 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n12 (net)     1   3.0998     0.0000     0.4561 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__2_/D (DFFX1)   0.0287  -0.0004 &   0.4556 f
  data arrival time                                                                    0.4556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4138     0.4138
  clock reconvergence pessimism                                             0.0000     0.4138
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__2_/CLK (DFFX1)   0.0000   0.4138 r
  library hold time                                                         0.0207     0.4345
  data required time                                                                   0.4345
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4345
  data arrival time                                                                   -0.4556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0211


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[59] (net)                          2      14.9932              0.0000     0.1000 f
  U3203/IN4 (AO222X1)                                             0.0012    0.0003 @   0.1003 f
  U3203/Q (AO222X1)                                               0.1055    0.1359     0.2362 f
  mem_resp_li[629] (net)                        1      28.0616              0.0000     0.2362 f
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2362 f
  uce_1__uce/mem_resp_i[59] (net)                      28.0616              0.0000     0.2362 f
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1055   -0.0194 &   0.2168 f
  uce_1__uce/U103/Q (AND2X1)                                      0.2067    0.1635 @   0.3803 f
  uce_1__uce/data_mem_pkt_o[3] (net)            3      59.9872              0.0000     0.3803 f
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.3803 f
  data_mem_pkt_li[525] (net)                           59.9872              0.0000     0.3803 f
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.3803 f
  core/data_mem_pkt_i[526] (net)                       59.9872              0.0000     0.3803 f
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.3803 f
  core/be/data_mem_pkt_i[3] (net)                      59.9872              0.0000     0.3803 f
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.3803 f
  core/be/be_mem/data_mem_pkt_i[3] (net)               59.9872              0.0000     0.3803 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.3803 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        59.9872              0.0000     0.3803 f
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.2067   -0.0189 @   0.3614 f
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0355    0.0882     0.4496 f
  core/be/be_mem/dcache/n2316 (net)             1       2.2010              0.0000     0.4496 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0355    0.0000 &   0.4496 f
  data arrival time                                                                    0.4496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                             0.0000     0.4116
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.4116 r
  library hold time                                                         0.0169     0.4284
  data required time                                                                   0.4284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4284
  data arrival time                                                                   -0.4496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0212


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U170/IN2 (AND2X1)   0.2163   0.0038 @   0.3719 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U170/Q (AND2X1)    0.0288    0.0840     0.4560 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n16 (net)     1   3.1774     0.0000     0.4560 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__3_/D (DFFX1)   0.0288   0.0000 &   0.4560 f
  data arrival time                                                                    0.4560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4139     0.4139
  clock reconvergence pessimism                                             0.0000     0.4139
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__3_/CLK (DFFX1)   0.0000   0.4139 r
  library hold time                                                         0.0207     0.4345
  data required time                                                                   0.4345
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4345
  data arrival time                                                                   -0.4560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0215


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[116] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[116] (net)                          2      14.2445              0.0000     0.1000 f
  U3266/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3266/Q (AO222X1)                                               0.1258    0.1157     0.2158 f
  mem_resp_li[686] (net)                        1      35.4930              0.0000     0.2158 f
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.2158 f
  uce_1__uce/mem_resp_i[116] (net)                     35.4930              0.0000     0.2158 f
  uce_1__uce/U164/IN2 (AND2X1)                                    0.1258   -0.0311 &   0.1847 f
  uce_1__uce/U164/Q (AND2X1)                                      0.2234    0.1716 @   0.3563 f
  uce_1__uce/data_mem_pkt_o[60] (net)           3      65.0646              0.0000     0.3563 f
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.3563 f
  data_mem_pkt_li[582] (net)                           65.0646              0.0000     0.3563 f
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.3563 f
  core/data_mem_pkt_i[583] (net)                       65.0646              0.0000     0.3563 f
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.3563 f
  core/be/data_mem_pkt_i[60] (net)                     65.0646              0.0000     0.3563 f
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.3563 f
  core/be/be_mem/data_mem_pkt_i[60] (net)              65.0646              0.0000     0.3563 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.3563 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       65.0646              0.0000     0.3563 f
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.2234    0.0031 @   0.3594 f
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0366    0.0909     0.4503 f
  core/be/be_mem/dcache/n2259 (net)             1       2.5836              0.0000     0.4503 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0366    0.0000 &   0.4503 f
  data arrival time                                                                    0.4503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.4121 r
  library hold time                                                         0.0166     0.4287
  data required time                                                                   0.4287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4287
  data arrival time                                                                   -0.4503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0217


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[64] (net)                           2      16.7468              0.0000     0.1000 r
  U3208/IN6 (AO222X1)                                             0.0013    0.0001 @   0.1001 r
  U3208/Q (AO222X1)                                               0.0983    0.0963     0.1964 r
  mem_resp_li[634] (net)                        1      25.8578              0.0000     0.1964 r
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.1964 r
  uce_1__uce/mem_resp_i[64] (net)                      25.8578              0.0000     0.1964 r
  uce_1__uce/U108/IN2 (AND2X1)                                    0.0983   -0.0219 &   0.1745 r
  uce_1__uce/U108/Q (AND2X1)                                      0.2277    0.1505 @   0.3251 r
  uce_1__uce/data_mem_pkt_o[8] (net)            3      67.7139              0.0000     0.3251 r
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.3251 r
  data_mem_pkt_li[530] (net)                           67.7139              0.0000     0.3251 r
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.3251 r
  core/data_mem_pkt_i[531] (net)                       67.7139              0.0000     0.3251 r
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.3251 r
  core/be/data_mem_pkt_i[8] (net)                      67.7139              0.0000     0.3251 r
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.3251 r
  core/be/be_mem/data_mem_pkt_i[8] (net)               67.7139              0.0000     0.3251 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.3251 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        67.7139              0.0000     0.3251 r
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.2285   -0.0272 @   0.2979 r
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0355    0.1092     0.4071 r
  core/be/be_mem/dcache/n2311 (net)             1       2.8170              0.0000     0.4071 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0355    0.0000 &   0.4071 r
  data arrival time                                                                    0.4071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.4115 r
  library hold time                                                        -0.0261     0.3854
  data required time                                                                   0.3854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3854
  data arrival time                                                                   -0.4071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0218


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[83] (net)                           2      14.2404              0.0000     0.1000 r
  U3229/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3229/Q (AO222X1)                                               0.1269    0.1073     0.2075 r
  mem_resp_li[653] (net)                        1      36.0624              0.0000     0.2075 r
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.2075 r
  uce_1__uce/mem_resp_i[83] (net)                      36.0624              0.0000     0.2075 r
  uce_1__uce/U129/IN2 (AND2X1)                                    0.1269   -0.0268 &   0.1807 r
  uce_1__uce/U129/Q (AND2X1)                                      0.1806    0.1347 @   0.3154 r
  uce_1__uce/data_mem_pkt_o[27] (net)           3      52.3688              0.0000     0.3154 r
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.3154 r
  data_mem_pkt_li[549] (net)                           52.3688              0.0000     0.3154 r
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.3154 r
  core/data_mem_pkt_i[550] (net)                       52.3688              0.0000     0.3154 r
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.3154 r
  core/be/data_mem_pkt_i[27] (net)                     52.3688              0.0000     0.3154 r
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.3154 r
  core/be/be_mem/data_mem_pkt_i[27] (net)              52.3688              0.0000     0.3154 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.3154 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       52.3688              0.0000     0.3154 r
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.1811   -0.0290 @   0.2864 r
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0365    0.1019     0.3882 r
  core/be/be_mem/dcache/n2292 (net)             1       3.1475              0.0000     0.3882 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0365    0.0000 &   0.3883 r
  data arrival time                                                                    0.3883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3920     0.3920
  clock reconvergence pessimism                                             0.0000     0.3920
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.3920 r
  library hold time                                                        -0.0259     0.3662
  data required time                                                                   0.3662
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3662
  data arrival time                                                                   -0.3883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0221


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_8__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11854/IN5 (AO221X1)   0.2977   0.0139 @   0.3539 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11854/Q (AO221X1)   0.0374   0.0802   0.4341 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n694 (net)     1   2.2242   0.0000   0.4341 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_8__0_/D (DFFX1)   0.0374   0.0000 &   0.4341 f
  data arrival time                                                                    0.4341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3963     0.3963
  clock reconvergence pessimism                                             0.0000     0.3963
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_8__0_/CLK (DFFX1)   0.0000   0.3963 r
  library hold time                                                         0.0152     0.4115
  data required time                                                                   0.4115
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4115
  data arrival time                                                                   -0.4341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0226


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U150/IN2 (AND2X1)   0.2163   0.0024 @   0.3706 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U150/Q (AND2X1)    0.0311    0.0862     0.4567 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n54 (net)     1   4.1802     0.0000     0.4567 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_/D (DFFX1)   0.0311  -0.0005 &   0.4563 f
  data arrival time                                                                    0.4563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_/CLK (DFFX1)   0.0000   0.4133 r
  library hold time                                                         0.0201     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.4563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0229


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[63] (net)                           2      15.8653              0.0000     0.1000 r
  U3207/IN5 (AO222X1)                                             0.0010    0.0000 @   0.1000 r
  U3207/Q (AO222X1)                                               0.1041    0.0965     0.1965 r
  mem_resp_li[633] (net)                        1      28.0222              0.0000     0.1965 r
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.1965 r
  uce_1__uce/mem_resp_i[63] (net)                      28.0222              0.0000     0.1965 r
  uce_1__uce/U107/IN2 (AND2X1)                                    0.1041   -0.0217 &   0.1748 r
  uce_1__uce/U107/Q (AND2X1)                                      0.2214    0.1483 @   0.3230 r
  uce_1__uce/data_mem_pkt_o[7] (net)            3      65.4994              0.0000     0.3230 r
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.3230 r
  data_mem_pkt_li[529] (net)                           65.4994              0.0000     0.3230 r
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.3230 r
  core/data_mem_pkt_i[530] (net)                       65.4994              0.0000     0.3230 r
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.3230 r
  core/be/data_mem_pkt_i[7] (net)                      65.4994              0.0000     0.3230 r
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.3230 r
  core/be/be_mem/data_mem_pkt_i[7] (net)               65.4994              0.0000     0.3230 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.3230 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        65.4994              0.0000     0.3230 r
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.2222   -0.0223 @   0.3007 r
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0354    0.1081     0.4088 r
  core/be/be_mem/dcache/n2312 (net)             1       2.7823              0.0000     0.4088 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0354    0.0000 &   0.4088 r
  data arrival time                                                                    0.4088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.4115 r
  library hold time                                                        -0.0261     0.3854
  data required time                                                                   0.3854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3854
  data arrival time                                                                   -0.4088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0234


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U165/IN2 (AND2X1)   0.2163   0.0028 @   0.3709 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U165/Q (AND2X1)    0.0317    0.0866     0.4575 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n26 (net)     1   4.3760     0.0000     0.4575 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__6_/D (DFFX1)   0.0317  -0.0007 &   0.4568 f
  data arrival time                                                                    0.4568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__6_/CLK (DFFX1)   0.0000   0.4132 r
  library hold time                                                         0.0201     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.4568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0236


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[115] (net)                         2      14.2137              0.0000     0.1000 f
  U3265/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3265/Q (AO222X1)                                               0.1145    0.1412     0.2414 f
  mem_resp_li[685] (net)                        1      31.3808              0.0000     0.2414 f
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2414 f
  uce_1__uce/mem_resp_i[115] (net)                     31.3808              0.0000     0.2414 f
  uce_1__uce/U163/IN2 (AND2X1)                                    0.1145   -0.0314 &   0.2099 f
  uce_1__uce/U163/Q (AND2X1)                                      0.2184    0.1677 @   0.3776 f
  uce_1__uce/data_mem_pkt_o[59] (net)           3      63.6335              0.0000     0.3776 f
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3776 f
  data_mem_pkt_li[581] (net)                           63.6335              0.0000     0.3776 f
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3776 f
  core/data_mem_pkt_i[582] (net)                       63.6335              0.0000     0.3776 f
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3776 f
  core/be/data_mem_pkt_i[59] (net)                     63.6335              0.0000     0.3776 f
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3776 f
  core/be/be_mem/data_mem_pkt_i[59] (net)              63.6335              0.0000     0.3776 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3776 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       63.6335              0.0000     0.3776 f
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.2184   -0.0166 @   0.3610 f
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0373    0.0909     0.4520 f
  core/be/be_mem/dcache/n2260 (net)             1       2.8064              0.0000     0.4520 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0373    0.0000 &   0.4520 f
  data arrival time                                                                    0.4520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4119     0.4119
  clock reconvergence pessimism                                             0.0000     0.4119
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.4119 r
  library hold time                                                         0.0165     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.4520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0237


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U149/IN2 (AND2X1)   0.2163   0.0041 @   0.3722 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U149/Q (AND2X1)    0.0310    0.0856     0.4578 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n56 (net)     1   3.8908     0.0000     0.4578 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_/D (DFFX1)   0.0310   0.0000 &   0.4578 f
  data arrival time                                                                    0.4578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4139     0.4139
  clock reconvergence pessimism                                             0.0000     0.4139
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_/CLK (DFFX1)   0.0000   0.4139 r
  library hold time                                                         0.0202     0.4340
  data required time                                                                   0.4340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4340
  data arrival time                                                                   -0.4578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0238


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[83] (net)                          2      14.8202              0.0000     0.1000 f
  U3229/IN4 (AO222X1)                                             0.0012    0.0004 @   0.1004 f
  U3229/Q (AO222X1)                                               0.1273    0.1489     0.2492 f
  mem_resp_li[653] (net)                        1      36.0575              0.0000     0.2492 f
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.2492 f
  uce_1__uce/mem_resp_i[83] (net)                      36.0575              0.0000     0.2492 f
  uce_1__uce/U129/IN2 (AND2X1)                                    0.1273   -0.0286 &   0.2206 f
  uce_1__uce/U129/Q (AND2X1)                                      0.1797    0.1539 @   0.3745 f
  uce_1__uce/data_mem_pkt_o[27] (net)           3      51.4674              0.0000     0.3745 f
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.3745 f
  data_mem_pkt_li[549] (net)                           51.4674              0.0000     0.3745 f
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.3745 f
  core/data_mem_pkt_i[550] (net)                       51.4674              0.0000     0.3745 f
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.3745 f
  core/be/data_mem_pkt_i[27] (net)                     51.4674              0.0000     0.3745 f
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.3745 f
  core/be/be_mem/data_mem_pkt_i[27] (net)              51.4674              0.0000     0.3745 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.3745 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       51.4674              0.0000     0.3745 f
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.1797   -0.0319 @   0.3426 f
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0375    0.0871     0.4297 f
  core/be/be_mem/dcache/n2292 (net)             1       2.9751              0.0000     0.4297 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0375    0.0000 &   0.4298 f
  data arrival time                                                                    0.4298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3920     0.3920
  clock reconvergence pessimism                                             0.0000     0.3920
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.3920 r
  library hold time                                                         0.0136     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.4298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0241


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[73] (net)                          2      14.7739              0.0000     0.1000 f
  U3219/IN4 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3219/Q (AO222X1)                                               0.1193    0.1409 @   0.2412 f
  mem_resp_li[643] (net)                        1      31.5281              0.0000     0.2412 f
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2412 f
  uce_1__uce/mem_resp_i[73] (net)                      31.5281              0.0000     0.2412 f
  uce_1__uce/U118/IN2 (AND2X1)                                    0.1194   -0.0118 @   0.2293 f
  uce_1__uce/U118/Q (AND2X1)                                      0.1424    0.1337 @   0.3630 f
  uce_1__uce/data_mem_pkt_o[17] (net)           3      39.6010              0.0000     0.3630 f
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.3630 f
  data_mem_pkt_li[539] (net)                           39.6010              0.0000     0.3630 f
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.3630 f
  core/data_mem_pkt_i[540] (net)                       39.6010              0.0000     0.3630 f
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.3630 f
  core/be/data_mem_pkt_i[17] (net)                     39.6010              0.0000     0.3630 f
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.3630 f
  core/be/be_mem/data_mem_pkt_i[17] (net)              39.6010              0.0000     0.3630 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.3630 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       39.6010              0.0000     0.3630 f
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.1424   -0.0216 @   0.3414 f
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0373    0.0829     0.4243 f
  core/be/be_mem/dcache/n2302 (net)             1       2.9136              0.0000     0.4243 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0373    0.0000 &   0.4243 f
  data arrival time                                                                    0.4243

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3849     0.3849
  clock reconvergence pessimism                                             0.0000     0.3849
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3849 r
  library hold time                                                         0.0149     0.3998
  data required time                                                                   0.3998
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3998
  data arrival time                                                                   -0.4243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0245


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_10__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11850/IN5 (AO221X1)   0.2977   0.0139 @   0.3539 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11850/Q (AO221X1)   0.0395   0.0818   0.4357 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n696 (net)     1   2.9252   0.0000   0.4357 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_10__0_/D (DFFX1)   0.0395   0.0000 &   0.4357 f
  data arrival time                                                                    0.4357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3963     0.3963
  clock reconvergence pessimism                                             0.0000     0.3963
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_10__0_/CLK (DFFX1)   0.0000   0.3963 r
  library hold time                                                         0.0147     0.4110
  data required time                                                                   0.4110
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4110
  data arrival time                                                                   -0.4357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0247


  Startpoint: io_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[109] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[109] (net)                          2      15.7545              0.0000     0.1000 r
  U3259/IN5 (AO222X1)                                             0.0011    0.0000 @   0.1000 r
  U3259/Q (AO222X1)                                               0.1137    0.1011     0.2011 r
  mem_resp_li[679] (net)                        1      31.4268              0.0000     0.2011 r
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2011 r
  uce_1__uce/mem_resp_i[109] (net)                     31.4268              0.0000     0.2011 r
  uce_1__uce/U157/IN2 (AND2X1)                                    0.1137   -0.0361 &   0.1650 r
  uce_1__uce/U157/Q (AND2X1)                                      0.2233    0.1504 @   0.3154 r
  uce_1__uce/data_mem_pkt_o[53] (net)           3      66.5186              0.0000     0.3154 r
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3154 r
  data_mem_pkt_li[575] (net)                           66.5186              0.0000     0.3154 r
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3154 r
  core/data_mem_pkt_i[576] (net)                       66.5186              0.0000     0.3154 r
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3154 r
  core/be/data_mem_pkt_i[53] (net)                     66.5186              0.0000     0.3154 r
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3154 r
  core/be/be_mem/data_mem_pkt_i[53] (net)              66.5186              0.0000     0.3154 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3154 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       66.5186              0.0000     0.3154 r
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.2233   -0.0132 @   0.3022 r
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0374    0.1097     0.4119 r
  core/be/be_mem/dcache/n2266 (net)             1       3.4584              0.0000     0.4119 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0374   -0.0005 &   0.4114 r
  data arrival time                                                                    0.4114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                        -0.0266     0.3866
  data required time                                                                   0.3866
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3866
  data arrival time                                                                   -0.4114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0248


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[73] (net)                           2      15.7716              0.0000     0.1000 r
  U3219/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3219/Q (AO222X1)                                               0.1182    0.1006 @   0.2009 r
  mem_resp_li[643] (net)                        1      31.5330              0.0000     0.2009 r
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2009 r
  uce_1__uce/mem_resp_i[73] (net)                      31.5330              0.0000     0.2009 r
  uce_1__uce/U118/IN2 (AND2X1)                                    0.1183   -0.0111 @   0.1899 r
  uce_1__uce/U118/Q (AND2X1)                                      0.1454    0.1182 @   0.3081 r
  uce_1__uce/data_mem_pkt_o[17] (net)           3      40.5025              0.0000     0.3081 r
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.3081 r
  data_mem_pkt_li[539] (net)                           40.5025              0.0000     0.3081 r
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.3081 r
  core/data_mem_pkt_i[540] (net)                       40.5025              0.0000     0.3081 r
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.3081 r
  core/be/data_mem_pkt_i[17] (net)                     40.5025              0.0000     0.3081 r
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.3081 r
  core/be/be_mem/data_mem_pkt_i[17] (net)              40.5025              0.0000     0.3081 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.3081 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       40.5025              0.0000     0.3081 r
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.1459   -0.0200 @   0.2880 r
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0363    0.0957     0.3838 r
  core/be/be_mem/dcache/n2302 (net)             1       3.0860              0.0000     0.3838 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0363    0.0000 &   0.3838 r
  data arrival time                                                                    0.3838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3849     0.3849
  clock reconvergence pessimism                                             0.0000     0.3849
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3849 r
  library hold time                                                        -0.0260     0.3589
  data required time                                                                   0.3589
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3589
  data arrival time                                                                   -0.3838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0249


  Startpoint: io_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[119] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[119] (net)                          2      14.7515              0.0000     0.1000 r
  U3269/IN5 (AO222X1)                                             0.0009    0.0000 @   0.1000 r
  U3269/Q (AO222X1)                                               0.1165    0.1024     0.2024 r
  mem_resp_li[689] (net)                        1      32.4055              0.0000     0.2024 r
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.2024 r
  uce_1__uce/mem_resp_i[119] (net)                     32.4055              0.0000     0.2024 r
  uce_1__uce/U168/IN2 (AND2X1)                                    0.1165   -0.0261 &   0.1763 r
  uce_1__uce/U168/Q (AND2X1)                                      0.1999    0.1420 @   0.3183 r
  uce_1__uce/data_mem_pkt_o[63] (net)           3      59.1393              0.0000     0.3183 r
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.3183 r
  data_mem_pkt_li[585] (net)                           59.1393              0.0000     0.3183 r
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.3183 r
  core/data_mem_pkt_i[586] (net)                       59.1393              0.0000     0.3183 r
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.3183 r
  core/be/data_mem_pkt_i[63] (net)                     59.1393              0.0000     0.3183 r
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.3183 r
  core/be/be_mem/data_mem_pkt_i[63] (net)              59.1393              0.0000     0.3183 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.3183 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       59.1393              0.0000     0.3183 r
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1999   -0.0235 @   0.2948 r
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0463    0.1116     0.4064 r
  core/be/be_mem/dcache/n2256 (net)             1       6.2422              0.0000     0.4064 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0463    0.0001 &   0.4065 r
  data arrival time                                                                    0.4065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                             0.0000     0.4104
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.4104 r
  library hold time                                                        -0.0293     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.4065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0254


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[69] (net)                          2      17.4253              0.0000     0.1000 f
  U3214/IN4 (AO222X1)                                             0.0016    0.0005 @   0.1005 f
  U3214/Q (AO222X1)                                               0.1206    0.1414 @   0.2419 f
  mem_resp_li[639] (net)                        1      31.8359              0.0000     0.2419 f
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2419 f
  uce_1__uce/mem_resp_i[69] (net)                      31.8359              0.0000     0.2419 f
  uce_1__uce/U113/IN2 (AND2X1)                                    0.1208   -0.0126 @   0.2293 f
  uce_1__uce/U113/Q (AND2X1)                                      0.1329    0.1295 @   0.3588 f
  uce_1__uce/data_mem_pkt_o[13] (net)           3      36.7502              0.0000     0.3588 f
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.3588 f
  data_mem_pkt_li[535] (net)                           36.7502              0.0000     0.3588 f
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.3588 f
  core/data_mem_pkt_i[536] (net)                       36.7502              0.0000     0.3588 f
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.3588 f
  core/be/data_mem_pkt_i[13] (net)                     36.7502              0.0000     0.3588 f
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.3588 f
  core/be/be_mem/data_mem_pkt_i[13] (net)              36.7502              0.0000     0.3588 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.3588 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       36.7502              0.0000     0.3588 f
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.1329   -0.0160 @   0.3428 f
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0390    0.0831     0.4259 f
  core/be/be_mem/dcache/n2306 (net)             1       3.4669              0.0000     0.4259 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0390    0.0000 &   0.4260 f
  data arrival time                                                                    0.4260

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3854     0.3854
  clock reconvergence pessimism                                             0.0000     0.3854
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.3854 r
  library hold time                                                         0.0145     0.3998
  data required time                                                                   0.3998
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3998
  data arrival time                                                                   -0.4260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0261


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[69] (net)                          2      17.4253              0.0000     0.1000 f
  U3365/IN5 (AO222X1)                                             0.0016    0.0005 @   0.1005 f
  U3365/Q (AO222X1)                                               0.0999    0.1009     0.2014 f
  mem_resp_li[69] (net)                         1      26.0104              0.0000     0.2014 f
  uce_0__uce/mem_resp_i[69] (bp_uce_02_2)                                   0.0000     0.2014 f
  uce_0__uce/mem_resp_i[69] (net)                      26.0104              0.0000     0.2014 f
  uce_0__uce/U165/IN2 (AND2X1)                                    0.0999   -0.0040 &   0.1973 f
  uce_0__uce/U165/Q (AND2X1)                                      0.2431    0.1765 @   0.3738 f
  uce_0__uce/data_mem_pkt_o[13] (net)           3      71.2066              0.0000     0.3738 f
  uce_0__uce/data_mem_pkt_o[13] (bp_uce_02_2)                               0.0000     0.3738 f
  data_mem_pkt_li[12] (net)                            71.2066              0.0000     0.3738 f
  core/data_mem_pkt_i[13] (bp_core_minimal_02_0)                            0.0000     0.3738 f
  core/data_mem_pkt_i[13] (net)                        71.2066              0.0000     0.3738 f
  core/fe/data_mem_pkt_i[13] (bp_fe_top_02_0)                               0.0000     0.3738 f
  core/fe/data_mem_pkt_i[13] (net)                     71.2066              0.0000     0.3738 f
  core/fe/mem/data_mem_pkt_i[13] (bp_fe_mem_02_0)                           0.0000     0.3738 f
  core/fe/mem/data_mem_pkt_i[13] (net)                 71.2066              0.0000     0.3738 f
  core/fe/mem/icache/data_mem_pkt_i[13] (bp_fe_icache_02_0)                 0.0000     0.3738 f
  core/fe/mem/icache/data_mem_pkt_i[13] (net)          71.2066              0.0000     0.3738 f
  core/fe/mem/icache/U1542/IN1 (MUX21X1)                          0.2431   -0.0352 @   0.3386 f
  core/fe/mem/icache/U1542/Q (MUX21X1)                            0.0348    0.0931     0.4317 f
  core/fe/mem/icache/n505 (net)                 1       2.6009              0.0000     0.4317 f
  core/fe/mem/icache/uncached_load_data_r_reg_11_/D (DFFX1)       0.0348    0.0000 &   0.4317 f
  data arrival time                                                                    0.4317

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  clock reconvergence pessimism                                             0.0000     0.3905
  core/fe/mem/icache/uncached_load_data_r_reg_11_/CLK (DFFX1)               0.0000     0.3905 r
  library hold time                                                         0.0150     0.4055
  data required time                                                                   0.4055
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4055
  data arrival time                                                                   -0.4317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0262


  Startpoint: io_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[121] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[121] (net)                          2      13.0330              0.0000     0.1000 r
  U3271/IN5 (AO222X1)                                             0.0008    0.0002 @   0.1002 r
  U3271/Q (AO222X1)                                               0.1019    0.0954     0.1956 r
  mem_resp_li[691] (net)                        1      27.2556              0.0000     0.1956 r
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.1956 r
  uce_1__uce/mem_resp_i[121] (net)                     27.2556              0.0000     0.1956 r
  uce_1__uce/U170/IN2 (AND2X1)                                    0.1019   -0.0243 &   0.1713 r
  uce_1__uce/U170/Q (AND2X1)                                      0.2318    0.1528 @   0.3241 r
  uce_1__uce/data_mem_pkt_o[65] (net)           3      69.4975              0.0000     0.3241 r
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.3241 r
  data_mem_pkt_li[587] (net)                           69.4975              0.0000     0.3241 r
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.3241 r
  core/data_mem_pkt_i[588] (net)                       69.4975              0.0000     0.3241 r
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.3241 r
  core/be/data_mem_pkt_i[65] (net)                     69.4975              0.0000     0.3241 r
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.3241 r
  core/be/be_mem/data_mem_pkt_i[65] (net)              69.4975              0.0000     0.3241 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.3241 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       69.4975              0.0000     0.3241 r
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.2318   -0.0211 @   0.3030 r
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0354    0.1097     0.4127 r
  core/be/be_mem/dcache/n2254 (net)             1       2.7885              0.0000     0.4127 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0354    0.0000 &   0.4128 r
  data arrival time                                                                    0.4128

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.4126 r
  library hold time                                                        -0.0261     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.4128
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0262


  Startpoint: mem_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[120] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[120] (net)                         2      13.3803              0.0000     0.1000 f
  U3270/IN4 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3270/Q (AO222X1)                                               0.1220    0.1452     0.2453 f
  mem_resp_li[690] (net)                        1      33.8223              0.0000     0.2453 f
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.2453 f
  uce_1__uce/mem_resp_i[120] (net)                     33.8223              0.0000     0.2453 f
  uce_1__uce/U169/IN2 (AND2X1)                                    0.1220   -0.0335 &   0.2118 f
  uce_1__uce/U169/Q (AND2X1)                                      0.2204    0.1699 @   0.3817 f
  uce_1__uce/data_mem_pkt_o[64] (net)           3      64.2367              0.0000     0.3817 f
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.3817 f
  data_mem_pkt_li[586] (net)                           64.2367              0.0000     0.3817 f
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.3817 f
  core/data_mem_pkt_i[587] (net)                       64.2367              0.0000     0.3817 f
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.3817 f
  core/be/data_mem_pkt_i[64] (net)                     64.2367              0.0000     0.3817 f
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.3817 f
  core/be/be_mem/data_mem_pkt_i[64] (net)              64.2367              0.0000     0.3817 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.3817 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       64.2367              0.0000     0.3817 f
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.2204   -0.0223 @   0.3594 f
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0411    0.0942     0.4536 f
  core/be/be_mem/dcache/n2255 (net)             1       4.0729              0.0000     0.4536 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0411    0.0001 &   0.4536 f
  data arrival time                                                                    0.4536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.4117 r
  library hold time                                                         0.0156     0.4273
  data required time                                                                   0.4273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4273
  data arrival time                                                                   -0.4536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0263


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[79] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[79] (net)                           2      20.0915              0.0000     0.1000 f
  U3225/IN5 (AO222X1)                                             0.0013    0.0003 @   0.1003 f
  U3225/Q (AO222X1)                                               0.1295    0.1150 @   0.2153 f
  mem_resp_li[649] (net)                        1      35.4108              0.0000     0.2153 f
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2153 f
  uce_1__uce/mem_resp_i[79] (net)                      35.4108              0.0000     0.2153 f
  uce_1__uce/U124/IN2 (AND2X1)                                    0.1295   -0.0213 @   0.1940 f
  uce_1__uce/U124/Q (AND2X1)                                      0.1746    0.1511 @   0.3452 f
  uce_1__uce/data_mem_pkt_o[23] (net)           3      49.6414              0.0000     0.3452 f
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.3452 f
  data_mem_pkt_li[545] (net)                           49.6414              0.0000     0.3452 f
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.3452 f
  core/data_mem_pkt_i[546] (net)                       49.6414              0.0000     0.3452 f
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.3452 f
  core/be/data_mem_pkt_i[23] (net)                     49.6414              0.0000     0.3452 f
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.3452 f
  core/be/be_mem/data_mem_pkt_i[23] (net)              49.6414              0.0000     0.3452 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.3452 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       49.6414              0.0000     0.3452 f
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.1746   -0.0066 @   0.3386 f
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0377    0.0867     0.4252 f
  core/be/be_mem/dcache/n2296 (net)             1       3.0314              0.0000     0.4252 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0377    0.0000 &   0.4253 f
  data arrival time                                                                    0.4253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  clock reconvergence pessimism                                             0.0000     0.3838
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.3838 r
  library hold time                                                         0.0148     0.3985
  data required time                                                                   0.3985
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3985
  data arrival time                                                                   -0.4253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0267


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_21__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11827/IN5 (AO221X1)   0.2977   0.0162 @   0.3563 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11827/Q (AO221X1)   0.0383   0.0809   0.4371 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n707 (net)     1   2.5235   0.0000   0.4371 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_21__0_/D (DFFX1)   0.0383   0.0000 &   0.4372 f
  data arrival time                                                                    0.4372

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3954     0.3954
  clock reconvergence pessimism                                             0.0000     0.3954
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_21__0_/CLK (DFFX1)   0.0000   0.3954 r
  library hold time                                                         0.0150     0.4104
  data required time                                                                   0.4104
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4104
  data arrival time                                                                   -0.4372
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0268


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[105] (net)                         2      19.2131              0.0000     0.1000 f
  U3254/IN4 (AO222X1)                                             0.0015    0.0002 @   0.1002 f
  U3254/Q (AO222X1)                                               0.1170    0.1428     0.2430 f
  mem_resp_li[675] (net)                        1      32.2769              0.0000     0.2430 f
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.2430 f
  uce_1__uce/mem_resp_i[105] (net)                     32.2769              0.0000     0.2430 f
  uce_1__uce/U152/IN2 (AND2X1)                                    0.1170   -0.0324 &   0.2106 f
  uce_1__uce/U152/Q (AND2X1)                                      0.2256    0.1714 @   0.3820 f
  uce_1__uce/data_mem_pkt_o[49] (net)           3      65.8478              0.0000     0.3820 f
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.3820 f
  data_mem_pkt_li[571] (net)                           65.8478              0.0000     0.3820 f
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.3820 f
  core/data_mem_pkt_i[572] (net)                       65.8478              0.0000     0.3820 f
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.3820 f
  core/be/data_mem_pkt_i[49] (net)                     65.8478              0.0000     0.3820 f
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.3820 f
  core/be/be_mem/data_mem_pkt_i[49] (net)              65.8478              0.0000     0.3820 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.3820 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       65.8478              0.0000     0.3820 f
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.2256   -0.0156 @   0.3664 f
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0356    0.0905     0.4568 f
  core/be/be_mem/dcache/n2270 (net)             1       2.2778              0.0000     0.4568 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0356    0.0000 &   0.4569 f
  data arrival time                                                                    0.4569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  clock reconvergence pessimism                                             0.0000     0.4128
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.4128 r
  library hold time                                                         0.0169     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.4569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0272


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U115/IN2 (AND2X1)   0.2163   0.0043 @   0.3725 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U115/Q (AND2X1)    0.0336    0.0878     0.4603 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n120 (net)     1   4.9320    0.0000     0.4603 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__29_/D (DFFX1)   0.0336   0.0001 &   0.4603 f
  data arrival time                                                                    0.4603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  clock reconvergence pessimism                                             0.0000     0.4135
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__29_/CLK (DFFX1)   0.0000   0.4135 r
  library hold time                                                         0.0196     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.4603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0272


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[94] (net)                          2      15.3558              0.0000     0.1000 f
  U3242/IN4 (AO222X1)                                             0.0011    0.0003 @   0.1003 f
  U3242/Q (AO222X1)                                               0.1077    0.1372     0.2374 f
  mem_resp_li[664] (net)                        1      28.8621              0.0000     0.2374 f
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.2374 f
  uce_1__uce/mem_resp_i[94] (net)                      28.8621              0.0000     0.2374 f
  uce_1__uce/U141/IN2 (AND2X1)                                    0.1077   -0.0342 &   0.2032 f
  uce_1__uce/U141/Q (AND2X1)                                      0.2167    0.1678 @   0.3710 f
  uce_1__uce/data_mem_pkt_o[38] (net)           3      62.6788              0.0000     0.3710 f
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.3710 f
  data_mem_pkt_li[560] (net)                           62.6788              0.0000     0.3710 f
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.3710 f
  core/data_mem_pkt_i[561] (net)                       62.6788              0.0000     0.3710 f
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.3710 f
  core/be/data_mem_pkt_i[38] (net)                     62.6788              0.0000     0.3710 f
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.3710 f
  core/be/be_mem/data_mem_pkt_i[38] (net)              62.6788              0.0000     0.3710 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.3710 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       62.6788              0.0000     0.3710 f
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.2167   -0.0138 @   0.3572 f
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0446    0.0966     0.4538 f
  core/be/be_mem/dcache/n2281 (net)             1       5.2352              0.0000     0.4538 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0446   -0.0011 &   0.4526 f
  data arrival time                                                                    0.4526

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                             0.0000     0.4104
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.4104 r
  library hold time                                                         0.0148     0.4252
  data required time                                                                   0.4252
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4252
  data arrival time                                                                   -0.4526
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0275


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_23__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11823/IN5 (AO221X1)   0.2977   0.0164 @   0.3564 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11823/Q (AO221X1)   0.0391   0.0814   0.4379 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n709 (net)     1   2.7757   0.0000   0.4379 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_23__0_/D (DFFX1)   0.0391   0.0000 &   0.4379 f
  data arrival time                                                                    0.4379

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3956     0.3956
  clock reconvergence pessimism                                             0.0000     0.3956
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_23__0_/CLK (DFFX1)   0.0000   0.3956 r
  library hold time                                                         0.0148     0.4104
  data required time                                                                   0.4104
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4104
  data arrival time                                                                   -0.4379
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0275


  Startpoint: io_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[115] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[115] (net)                          2      15.8840              0.0000     0.1000 r
  U3265/IN5 (AO222X1)                                             0.0013    0.0001 @   0.1001 r
  U3265/Q (AO222X1)                                               0.1136    0.1011     0.2012 r
  mem_resp_li[685] (net)                        1      31.3856              0.0000     0.2012 r
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2012 r
  uce_1__uce/mem_resp_i[115] (net)                     31.3856              0.0000     0.2012 r
  uce_1__uce/U163/IN2 (AND2X1)                                    0.1136   -0.0296 &   0.1716 r
  uce_1__uce/U163/Q (AND2X1)                                      0.2170    0.1480 @   0.3196 r
  uce_1__uce/data_mem_pkt_o[59] (net)           3      64.5349              0.0000     0.3196 r
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3196 r
  data_mem_pkt_li[581] (net)                           64.5349              0.0000     0.3196 r
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3196 r
  core/data_mem_pkt_i[582] (net)                       64.5349              0.0000     0.3196 r
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3196 r
  core/be/data_mem_pkt_i[59] (net)                     64.5349              0.0000     0.3196 r
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3196 r
  core/be/be_mem/data_mem_pkt_i[59] (net)              64.5349              0.0000     0.3196 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3196 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       64.5349              0.0000     0.3196 r
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.2170   -0.0141 @   0.3055 r
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0359    0.1076     0.4132 r
  core/be/be_mem/dcache/n2260 (net)             1       2.9788              0.0000     0.4132 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0359    0.0000 &   0.4132 r
  data arrival time                                                                    0.4132

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4119     0.4119
  clock reconvergence pessimism                                             0.0000     0.4119
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.4119 r
  library hold time                                                        -0.0262     0.3857
  data required time                                                                   0.3857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3857
  data arrival time                                                                   -0.4132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0275


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_19__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11831/IN5 (AO221X1)   0.2977   0.0162 @   0.3562 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11831/Q (AO221X1)   0.0393   0.0816   0.4378 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n705 (net)     1   2.8371   0.0000   0.4378 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_19__0_/D (DFFX1)   0.0393   0.0000 &   0.4378 f
  data arrival time                                                                    0.4378

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3954     0.3954
  clock reconvergence pessimism                                             0.0000     0.3954
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_19__0_/CLK (DFFX1)   0.0000   0.3954 r
  library hold time                                                         0.0148     0.4102
  data required time                                                                   0.4102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4102
  data arrival time                                                                   -0.4378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0277


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_25__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11819/IN5 (AO221X1)   0.2977   0.0165 @   0.3565 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11819/Q (AO221X1)   0.0393   0.0815   0.4380 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n711 (net)     1   2.8266   0.0000   0.4380 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_25__0_/D (DFFX1)   0.0393   0.0000 &   0.4381 f
  data arrival time                                                                    0.4381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3956     0.3956
  clock reconvergence pessimism                                             0.0000     0.3956
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_25__0_/CLK (DFFX1)   0.0000   0.3956 r
  library hold time                                                         0.0148     0.4104
  data required time                                                                   0.4104
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4104
  data arrival time                                                                   -0.4381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0277


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_26__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11817/IN5 (AO221X1)   0.2977   0.0163 @   0.3563 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11817/Q (AO221X1)   0.0390   0.0814   0.4377 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n712 (net)     1   2.7649   0.0000   0.4377 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_26__0_/D (DFFX1)   0.0390   0.0000 &   0.4378 f
  data arrival time                                                                    0.4378

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3952     0.3952
  clock reconvergence pessimism                                             0.0000     0.3952
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_26__0_/CLK (DFFX1)   0.0000   0.3952 r
  library hold time                                                         0.0148     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.4378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0277


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[58] (net)                          2      14.0876              0.0000     0.1000 f
  U3202/IN4 (AO222X1)                                             0.0011    0.0004 @   0.1004 f
  U3202/Q (AO222X1)                                               0.1048    0.1354     0.2358 f
  mem_resp_li[628] (net)                        1      27.7934              0.0000     0.2358 f
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.2358 f
  uce_1__uce/mem_resp_i[58] (net)                      27.7934              0.0000     0.2358 f
  uce_1__uce/U102/IN2 (AND2X1)                                    0.1048   -0.0176 &   0.2182 f
  uce_1__uce/U102/Q (AND2X1)                                      0.2226    0.1710 @   0.3891 f
  uce_1__uce/data_mem_pkt_o[2] (net)            3      64.8416              0.0000     0.3891 f
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.3891 f
  data_mem_pkt_li[524] (net)                           64.8416              0.0000     0.3891 f
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.3891 f
  core/data_mem_pkt_i[525] (net)                       64.8416              0.0000     0.3891 f
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.3891 f
  core/be/data_mem_pkt_i[2] (net)                      64.8416              0.0000     0.3891 f
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.3891 f
  core/be/be_mem/data_mem_pkt_i[2] (net)               64.8416              0.0000     0.3891 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.3891 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        64.8416              0.0000     0.3891 f
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.2226   -0.0252 @   0.3640 f
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0374    0.0916     0.4556 f
  core/be/be_mem/dcache/n2317 (net)             1       2.9082              0.0000     0.4556 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0374    0.0000 &   0.4556 f
  data arrival time                                                                    0.4556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.4115 r
  library hold time                                                         0.0164     0.4279
  data required time                                                                   0.4279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4279
  data arrival time                                                                   -0.4556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0277


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_16__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11838/IN5 (AO221X1)   0.2977   0.0164 @   0.3565 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11838/Q (AO221X1)   0.0379   0.0805   0.4370 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n702 (net)     1   2.3663   0.0000   0.4370 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_16__0_/D (DFFX1)   0.0379   0.0000 &   0.4370 f
  data arrival time                                                                    0.4370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3941     0.3941
  clock reconvergence pessimism                                             0.0000     0.3941
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_16__0_/CLK (DFFX1)   0.0000   0.3941 r
  library hold time                                                         0.0151     0.4092
  data required time                                                                   0.4092
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4092
  data arrival time                                                                   -0.4370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0278


  Startpoint: io_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[92] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[92] (net)                           2      16.6459              0.0000     0.1000 r
  U3240/IN6 (AO222X1)                                             0.0013    0.0001 @   0.1001 r
  U3240/Q (AO222X1)                                               0.1101    0.1019     0.2020 r
  mem_resp_li[662] (net)                        1      30.0116              0.0000     0.2020 r
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2020 r
  uce_1__uce/mem_resp_i[92] (net)                      30.0116              0.0000     0.2020 r
  uce_1__uce/U138/IN2 (AND2X1)                                    0.1101   -0.0290 &   0.1730 r
  uce_1__uce/U138/Q (AND2X1)                                      0.2200    0.1479 @   0.3209 r
  uce_1__uce/data_mem_pkt_o[36] (net)           3      64.8274              0.0000     0.3209 r
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.3209 r
  data_mem_pkt_li[558] (net)                           64.8274              0.0000     0.3209 r
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.3209 r
  core/data_mem_pkt_i[559] (net)                       64.8274              0.0000     0.3209 r
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.3209 r
  core/be/data_mem_pkt_i[36] (net)                     64.8274              0.0000     0.3209 r
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.3209 r
  core/be/be_mem/data_mem_pkt_i[36] (net)              64.8274              0.0000     0.3209 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.3209 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       64.8274              0.0000     0.3209 r
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.2208   -0.0254 @   0.2955 r
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0449    0.1146     0.4101 r
  core/be/be_mem/dcache/n2283 (net)             1       5.9350              0.0000     0.4101 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0449    0.0001 &   0.4102 r
  data arrival time                                                                    0.4102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                        -0.0288     0.3820
  data required time                                                                   0.3820
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3820
  data arrival time                                                                   -0.4102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0282


  Startpoint: io_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[111] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[111] (net)                          2      13.6298              0.0000     0.1000 f
  U3261/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3261/Q (AO222X1)                                               0.1383    0.1229     0.2230 f
  mem_resp_li[681] (net)                        1      40.0679              0.0000     0.2230 f
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.2230 f
  uce_1__uce/mem_resp_i[111] (net)                     40.0679              0.0000     0.2230 f
  uce_1__uce/U159/IN2 (AND2X1)                                    0.1383   -0.0445 &   0.1786 f
  uce_1__uce/U159/Q (AND2X1)                                      0.2284    0.1756 @   0.3541 f
  uce_1__uce/data_mem_pkt_o[55] (net)           3      66.6222              0.0000     0.3541 f
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.3541 f
  data_mem_pkt_li[577] (net)                           66.6222              0.0000     0.3541 f
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.3541 f
  core/data_mem_pkt_i[578] (net)                       66.6222              0.0000     0.3541 f
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.3541 f
  core/be/data_mem_pkt_i[55] (net)                     66.6222              0.0000     0.3541 f
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.3541 f
  core/be/be_mem/data_mem_pkt_i[55] (net)              66.6222              0.0000     0.3541 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.3541 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       66.6222              0.0000     0.3541 f
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.2284    0.0111 @   0.3653 f
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0377    0.0925     0.4578 f
  core/be/be_mem/dcache/n2264 (net)             1       3.0230              0.0000     0.4578 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0377    0.0000 &   0.4578 f
  data arrival time                                                                    0.4578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                         0.0164     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.4578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0282


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[59] (net)                           2      15.4907              0.0000     0.1000 r
  U3203/IN5 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3203/Q (AO222X1)                                               0.1042    0.0966     0.1968 r
  mem_resp_li[629] (net)                        1      28.0664              0.0000     0.1968 r
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.1968 r
  uce_1__uce/mem_resp_i[59] (net)                      28.0664              0.0000     0.1968 r
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1042   -0.0181 &   0.1787 r
  uce_1__uce/U103/Q (AND2X1)                                      0.2063    0.1426 @   0.3213 r
  uce_1__uce/data_mem_pkt_o[3] (net)            3      60.8887              0.0000     0.3213 r
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.3213 r
  data_mem_pkt_li[525] (net)                           60.8887              0.0000     0.3213 r
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.3213 r
  core/data_mem_pkt_i[526] (net)                       60.8887              0.0000     0.3213 r
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.3213 r
  core/be/data_mem_pkt_i[3] (net)                      60.8887              0.0000     0.3213 r
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.3213 r
  core/be/be_mem/data_mem_pkt_i[3] (net)               60.8887              0.0000     0.3213 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.3213 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        60.8887              0.0000     0.3213 r
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.2069   -0.0119 @   0.3094 r
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0342    0.1046     0.4140 r
  core/be/be_mem/dcache/n2316 (net)             1       2.3734              0.0000     0.4140 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0342    0.0000 &   0.4140 r
  data arrival time                                                                    0.4140

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                             0.0000     0.4116
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.4116 r
  library hold time                                                        -0.0257     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.4140
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0282


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[90] (net)                          2      17.2736              0.0000     0.1000 f
  U3238/IN4 (AO222X1)                                             0.0015    0.0005 @   0.1005 f
  U3238/Q (AO222X1)                                               0.1054    0.1359     0.2364 f
  mem_resp_li[660] (net)                        1      28.0306              0.0000     0.2364 f
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2364 f
  uce_1__uce/mem_resp_i[90] (net)                      28.0306              0.0000     0.2364 f
  uce_1__uce/U136/IN2 (AND2X1)                                    0.1054   -0.0082 &   0.2282 f
  uce_1__uce/U136/Q (AND2X1)                                      0.2094    0.1645 @   0.3927 f
  uce_1__uce/data_mem_pkt_o[34] (net)           3      60.7146              0.0000     0.3927 f
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.3927 f
  data_mem_pkt_li[556] (net)                           60.7146              0.0000     0.3927 f
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.3927 f
  core/data_mem_pkt_i[557] (net)                       60.7146              0.0000     0.3927 f
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.3927 f
  core/be/data_mem_pkt_i[34] (net)                     60.7146              0.0000     0.3927 f
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.3927 f
  core/be/be_mem/data_mem_pkt_i[34] (net)              60.7146              0.0000     0.3927 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.3927 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       60.7146              0.0000     0.3927 f
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.2094   -0.0251 @   0.3676 f
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0360    0.0888     0.4564 f
  core/be/be_mem/dcache/n2285 (net)             1       2.3214              0.0000     0.4564 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0360    0.0000 &   0.4564 f
  data arrival time                                                                    0.4564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.4113 r
  library hold time                                                         0.0168     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.4564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0283


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_27__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11815/IN5 (AO221X1)   0.2977   0.0164 @   0.3565 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11815/Q (AO221X1)   0.0400   0.0821   0.4386 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n713 (net)     1   3.0852   0.0000   0.4386 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_27__0_/D (DFFX1)   0.0400   0.0000 &   0.4386 f
  data arrival time                                                                    0.4386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3956     0.3956
  clock reconvergence pessimism                                             0.0000     0.3956
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_27__0_/CLK (DFFX1)   0.0000   0.3956 r
  library hold time                                                         0.0146     0.4102
  data required time                                                                   0.4102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4102
  data arrival time                                                                   -0.4386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0284


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_17__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11835/IN5 (AO221X1)   0.2977   0.0162 @   0.3563 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11835/Q (AO221X1)   0.0402   0.0822   0.4385 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n703 (net)     1   3.1471   0.0000   0.4385 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_17__0_/D (DFFX1)   0.0402   0.0000 &   0.4386 f
  data arrival time                                                                    0.4386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3954     0.3954
  clock reconvergence pessimism                                             0.0000     0.3954
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_17__0_/CLK (DFFX1)   0.0000   0.3954 r
  library hold time                                                         0.0146     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.4386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0286


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_22__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11825/IN5 (AO221X1)   0.2977   0.0164 @   0.3565 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11825/Q (AO221X1)   0.0387   0.0812   0.4376 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n708 (net)     1   2.6580   0.0000   0.4376 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_22__0_/D (DFFX1)   0.0387   0.0000 &   0.4377 f
  data arrival time                                                                    0.4377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3940     0.3940
  clock reconvergence pessimism                                             0.0000     0.3940
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_22__0_/CLK (DFFX1)   0.0000   0.3940 r
  library hold time                                                         0.0149     0.4089
  data required time                                                                   0.4089
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4089
  data arrival time                                                                   -0.4377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0288


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_24__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11821/IN5 (AO221X1)   0.2977   0.0164 @   0.3565 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11821/Q (AO221X1)   0.0399   0.0820   0.4385 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n710 (net)     1   3.0461   0.0000   0.4385 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_24__0_/D (DFFX1)   0.0399   0.0000 &   0.4385 f
  data arrival time                                                                    0.4385

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3951     0.3951
  clock reconvergence pessimism                                             0.0000     0.3951
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_24__0_/CLK (DFFX1)   0.0000   0.3951 r
  library hold time                                                         0.0146     0.4097
  data required time                                                                   0.4097
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4097
  data arrival time                                                                   -0.4385
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0288


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[69] (net)                           2      18.1914              0.0000     0.1000 r
  U3214/IN5 (AO222X1)                                             0.0016    0.0002 @   0.1002 r
  U3214/Q (AO222X1)                                               0.1195    0.1010 @   0.2012 r
  mem_resp_li[639] (net)                        1      31.8408              0.0000     0.2012 r
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2012 r
  uce_1__uce/mem_resp_i[69] (net)                      31.8408              0.0000     0.2012 r
  uce_1__uce/U113/IN2 (AND2X1)                                    0.1197   -0.0098 @   0.1914 r
  uce_1__uce/U113/Q (AND2X1)                                      0.1370    0.1159 @   0.3073 r
  uce_1__uce/data_mem_pkt_o[13] (net)           3      37.6517              0.0000     0.3073 r
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.3073 r
  data_mem_pkt_li[535] (net)                           37.6517              0.0000     0.3073 r
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.3073 r
  core/data_mem_pkt_i[536] (net)                       37.6517              0.0000     0.3073 r
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.3073 r
  core/be/data_mem_pkt_i[13] (net)                     37.6517              0.0000     0.3073 r
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.3073 r
  core/be/be_mem/data_mem_pkt_i[13] (net)              37.6517              0.0000     0.3073 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.3073 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       37.6517              0.0000     0.3073 r
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.1372   -0.0151 @   0.2922 r
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0379    0.0954     0.3876 r
  core/be/be_mem/dcache/n2306 (net)             1       3.6393              0.0000     0.3876 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0379    0.0000 &   0.3877 r
  data arrival time                                                                    0.3877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3854     0.3854
  clock reconvergence pessimism                                             0.0000     0.3854
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.3854 r
  library hold time                                                        -0.0265     0.3588
  data required time                                                                   0.3588
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3588
  data arrival time                                                                   -0.3877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0288


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[87] (net)                          2      15.5853              0.0000     0.1000 f
  U3235/IN4 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3235/Q (AO222X1)                                               0.1150    0.1415     0.2417 f
  mem_resp_li[657] (net)                        1      31.5567              0.0000     0.2417 f
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2417 f
  uce_1__uce/mem_resp_i[87] (net)                      31.5567              0.0000     0.2417 f
  uce_1__uce/U133/IN2 (AND2X1)                                    0.1150   -0.0283 &   0.2133 f
  uce_1__uce/U133/Q (AND2X1)                                      0.2210    0.1724 @   0.3858 f
  uce_1__uce/data_mem_pkt_o[31] (net)           3      64.5391              0.0000     0.3858 f
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.3858 f
  data_mem_pkt_li[553] (net)                           64.5391              0.0000     0.3858 f
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.3858 f
  core/data_mem_pkt_i[554] (net)                       64.5391              0.0000     0.3858 f
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.3858 f
  core/be/data_mem_pkt_i[31] (net)                     64.5391              0.0000     0.3858 f
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.3858 f
  core/be/be_mem/data_mem_pkt_i[31] (net)              64.5391              0.0000     0.3858 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.3858 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       64.5391              0.0000     0.3858 f
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.2210   -0.0187 @   0.3670 f
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0358    0.0902     0.4572 f
  core/be/be_mem/dcache/n2288 (net)             1       2.3642              0.0000     0.4572 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0358    0.0000 &   0.4572 f
  data arrival time                                                                    0.4572

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.4115 r
  library hold time                                                         0.0168     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.4572
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0289


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_18__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11833/IN5 (AO221X1)   0.2977   0.0164 @   0.3565 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11833/Q (AO221X1)   0.0401   0.0822   0.4386 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n704 (net)     1   3.1086   0.0000   0.4386 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_18__0_/D (DFFX1)   0.0401   0.0000 &   0.4387 f
  data arrival time                                                                    0.4387

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3946     0.3946
  clock reconvergence pessimism                                             0.0000     0.3946
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_18__0_/CLK (DFFX1)   0.0000   0.3946 r
  library hold time                                                         0.0146     0.4092
  data required time                                                                   0.4092
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4092
  data arrival time                                                                   -0.4387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0295


  Startpoint: io_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[87] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[87] (net)                           2      14.7989              0.0000     0.1000 r
  U3235/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3235/Q (AO222X1)                                               0.1141    0.1013     0.2015 r
  mem_resp_li[657] (net)                        1      31.5616              0.0000     0.2015 r
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2015 r
  uce_1__uce/mem_resp_i[87] (net)                      31.5616              0.0000     0.2015 r
  uce_1__uce/U133/IN2 (AND2X1)                                    0.1141   -0.0269 &   0.1746 r
  uce_1__uce/U133/Q (AND2X1)                                      0.2201    0.1497 @   0.3244 r
  uce_1__uce/data_mem_pkt_o[31] (net)           3      65.4406              0.0000     0.3244 r
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.3244 r
  data_mem_pkt_li[553] (net)                           65.4406              0.0000     0.3244 r
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.3244 r
  core/data_mem_pkt_i[554] (net)                       65.4406              0.0000     0.3244 r
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.3244 r
  core/be/data_mem_pkt_i[31] (net)                     65.4406              0.0000     0.3244 r
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.3244 r
  core/be/be_mem/data_mem_pkt_i[31] (net)              65.4406              0.0000     0.3244 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.3244 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       65.4406              0.0000     0.3244 r
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.2208   -0.0165 @   0.3078 r
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0347    0.1073     0.4152 r
  core/be/be_mem/dcache/n2288 (net)             1       2.5366              0.0000     0.4152 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0347    0.0000 &   0.4152 r
  data arrival time                                                                    0.4152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.4115 r
  library hold time                                                        -0.0259     0.3857
  data required time                                                                   0.3857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3857
  data arrival time                                                                   -0.4152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0295


  Startpoint: mem_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[106] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[106] (net)                         2      14.7923              0.0000     0.1000 f
  U3255/IN4 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3255/Q (AO222X1)                                               0.1164    0.1419     0.2420 f
  mem_resp_li[676] (net)                        1      31.7849              0.0000     0.2420 f
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2420 f
  uce_1__uce/mem_resp_i[106] (net)                     31.7849              0.0000     0.2420 f
  uce_1__uce/U154/IN2 (AND2X1)                                    0.1164   -0.0332 &   0.2088 f
  uce_1__uce/U154/Q (AND2X1)                                      0.2384    0.1773 @   0.3861 f
  uce_1__uce/data_mem_pkt_o[50] (net)           3      69.8256              0.0000     0.3861 f
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3861 f
  data_mem_pkt_li[572] (net)                           69.8256              0.0000     0.3861 f
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3861 f
  core/data_mem_pkt_i[573] (net)                       69.8256              0.0000     0.3861 f
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3861 f
  core/be/data_mem_pkt_i[50] (net)                     69.8256              0.0000     0.3861 f
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3861 f
  core/be/be_mem/data_mem_pkt_i[50] (net)              69.8256              0.0000     0.3861 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3861 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       69.8256              0.0000     0.3861 f
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.2384   -0.0200 @   0.3661 f
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0374    0.0935     0.4596 f
  core/be/be_mem/dcache/n2269 (net)             1       2.9531              0.0000     0.4596 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0374    0.0000 &   0.4596 f
  data arrival time                                                                    0.4596

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                         0.0164     0.4298
  data required time                                                                   0.4298
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4298
  data arrival time                                                                   -0.4596
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0298


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_32__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11805/IN5 (AO221X1)   0.2977   0.0136 @   0.3537 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11805/Q (AO221X1)   0.0383   0.0808   0.4345 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n718 (net)     1   2.5176   0.0000   0.4345 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_32__0_/D (DFFX1)   0.0383   0.0000 &   0.4345 f
  data arrival time                                                                    0.4345

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3900     0.3900
  clock reconvergence pessimism                                             0.0000     0.3900
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_32__0_/CLK (DFFX1)   0.0000   0.3900 r
  library hold time                                                         0.0140     0.4040
  data required time                                                                   0.4040
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4040
  data arrival time                                                                   -0.4345
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0305


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[61] (net)                          2      15.0359              0.0000     0.1000 f
  U3355/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3355/Q (AO222X1)                                               0.1644    0.1341 @   0.2344 f
  mem_resp_li[61] (net)                         1      47.7003              0.0000     0.2344 f
  uce_0__uce/mem_resp_i[61] (bp_uce_02_2)                                   0.0000     0.2344 f
  uce_0__uce/mem_resp_i[61] (net)                      47.7003              0.0000     0.2344 f
  uce_0__uce/U156/IN2 (AND2X1)                                    0.1644   -0.0452 @   0.1892 f
  uce_0__uce/U156/Q (AND2X1)                                      0.2730    0.1974 @   0.3866 f
  uce_0__uce/data_mem_pkt_o[5] (net)            3      79.5915              0.0000     0.3866 f
  uce_0__uce/data_mem_pkt_o[5] (bp_uce_02_2)                                0.0000     0.3866 f
  data_mem_pkt_li[4] (net)                             79.5915              0.0000     0.3866 f
  core/data_mem_pkt_i[5] (bp_core_minimal_02_0)                             0.0000     0.3866 f
  core/data_mem_pkt_i[5] (net)                         79.5915              0.0000     0.3866 f
  core/fe/data_mem_pkt_i[5] (bp_fe_top_02_0)                                0.0000     0.3866 f
  core/fe/data_mem_pkt_i[5] (net)                      79.5915              0.0000     0.3866 f
  core/fe/mem/data_mem_pkt_i[5] (bp_fe_mem_02_0)                            0.0000     0.3866 f
  core/fe/mem/data_mem_pkt_i[5] (net)                  79.5915              0.0000     0.3866 f
  core/fe/mem/icache/data_mem_pkt_i[5] (bp_fe_icache_02_0)                  0.0000     0.3866 f
  core/fe/mem/icache/data_mem_pkt_i[5] (net)           79.5915              0.0000     0.3866 f
  core/fe/mem/icache/U950/IN1 (MUX21X1)                           0.2730   -0.0593 @   0.3273 f
  core/fe/mem/icache/U950/Q (MUX21X1)                             0.0353    0.0962     0.4235 f
  core/fe/mem/icache/n497 (net)                 1       2.8121              0.0000     0.4235 f
  core/fe/mem/icache/uncached_load_data_r_reg_3_/D (DFFX1)        0.0353    0.0000 &   0.4235 f
  data arrival time                                                                    0.4235

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  clock reconvergence pessimism                                             0.0000     0.3796
  core/fe/mem/icache/uncached_load_data_r_reg_3_/CLK (DFFX1)                0.0000     0.3796 r
  library hold time                                                         0.0134     0.3930
  data required time                                                                   0.3930
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3930
  data arrival time                                                                   -0.4235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0305


  Startpoint: io_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[105] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[105] (net)                          2      17.5807              0.0000     0.1000 r
  U3254/IN5 (AO222X1)                                             0.0013    0.0002 @   0.1002 r
  U3254/Q (AO222X1)                                               0.1162    0.1023     0.2025 r
  mem_resp_li[675] (net)                        1      32.2817              0.0000     0.2025 r
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.2025 r
  uce_1__uce/mem_resp_i[105] (net)                     32.2817              0.0000     0.2025 r
  uce_1__uce/U152/IN2 (AND2X1)                                    0.1162   -0.0307 &   0.1718 r
  uce_1__uce/U152/Q (AND2X1)                                      0.2238    0.1511 @   0.3229 r
  uce_1__uce/data_mem_pkt_o[49] (net)           3      66.7492              0.0000     0.3229 r
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.3229 r
  data_mem_pkt_li[571] (net)                           66.7492              0.0000     0.3229 r
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.3229 r
  core/data_mem_pkt_i[572] (net)                       66.7492              0.0000     0.3229 r
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.3229 r
  core/be/data_mem_pkt_i[49] (net)                     66.7492              0.0000     0.3229 r
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.3229 r
  core/be/be_mem/data_mem_pkt_i[49] (net)              66.7492              0.0000     0.3229 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.3229 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       66.7492              0.0000     0.3229 r
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.2238   -0.0131 @   0.3099 r
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0344    0.1077     0.4175 r
  core/be/be_mem/dcache/n2270 (net)             1       2.4502              0.0000     0.4175 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0344    0.0000 &   0.4175 r
  data arrival time                                                                    0.4175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  clock reconvergence pessimism                                             0.0000     0.4128
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.4128 r
  library hold time                                                        -0.0258     0.3870
  data required time                                                                   0.3870
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3870
  data arrival time                                                                   -0.4175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0305


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_34__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11800/IN5 (AO221X1)   0.2977   0.0131 @   0.3532 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11800/Q (AO221X1)   0.0413   0.0831   0.4363 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n720 (net)     1   3.5191   0.0000   0.4363 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_34__0_/D (DFFX1)   0.0413  -0.0022 &   0.4341 f
  data arrival time                                                                    0.4341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3900     0.3900
  clock reconvergence pessimism                                             0.0000     0.3900
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_34__0_/CLK (DFFX1)   0.0000   0.3900 r
  library hold time                                                         0.0133     0.4033
  data required time                                                                   0.4033
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4033
  data arrival time                                                                   -0.4341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0308


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_15__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11840/IN5 (AO221X1)   0.2977   0.0138 @   0.3539 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11840/Q (AO221X1)   0.0387   0.0811   0.4350 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n701 (net)     1   2.6476   0.0000   0.4350 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_15__0_/D (DFFX1)   0.0387   0.0000 &   0.4350 f
  data arrival time                                                                    0.4350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3902     0.3902
  clock reconvergence pessimism                                             0.0000     0.3902
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_15__0_/CLK (DFFX1)   0.0000   0.3902 r
  library hold time                                                         0.0139     0.4041
  data required time                                                                   0.4041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4041
  data arrival time                                                                   -0.4350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0309


  Startpoint: io_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[94] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[94] (net)                           2      14.9006              0.0000     0.1000 r
  U3242/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3242/Q (AO222X1)                                               0.1065    0.0976     0.1978 r
  mem_resp_li[664] (net)                        1      28.8670              0.0000     0.1978 r
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.1978 r
  uce_1__uce/mem_resp_i[94] (net)                      28.8670              0.0000     0.1978 r
  uce_1__uce/U141/IN2 (AND2X1)                                    0.1065   -0.0323 &   0.1655 r
  uce_1__uce/U141/Q (AND2X1)                                      0.2120    0.1468 @   0.3123 r
  uce_1__uce/data_mem_pkt_o[38] (net)           3      63.5803              0.0000     0.3123 r
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.3123 r
  data_mem_pkt_li[560] (net)                           63.5803              0.0000     0.3123 r
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.3123 r
  core/data_mem_pkt_i[561] (net)                       63.5803              0.0000     0.3123 r
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.3123 r
  core/be/data_mem_pkt_i[38] (net)                     63.5803              0.0000     0.3123 r
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.3123 r
  core/be/be_mem/data_mem_pkt_i[38] (net)              63.5803              0.0000     0.3123 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.3123 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       63.5803              0.0000     0.3123 r
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.2120   -0.0105 @   0.3018 r
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0431    0.1119     0.4137 r
  core/be/be_mem/dcache/n2281 (net)             1       5.4076              0.0000     0.4137 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0431   -0.0005 &   0.4132 r
  data arrival time                                                                    0.4132

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                             0.0000     0.4104
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.4104 r
  library hold time                                                        -0.0283     0.3821
  data required time                                                                   0.3821
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3821
  data arrival time                                                                   -0.4132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0311


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[108] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[108] (net)                         2      13.6614              0.0000     0.1000 f
  U3258/IN4 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3258/Q (AO222X1)                                               0.1169    0.1426     0.2426 f
  mem_resp_li[678] (net)                        1      32.2377              0.0000     0.2426 f
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2426 f
  uce_1__uce/mem_resp_i[108] (net)                     32.2377              0.0000     0.2426 f
  uce_1__uce/U156/IN2 (AND2X1)                                    0.1169   -0.0320 &   0.2106 f
  uce_1__uce/U156/Q (AND2X1)                                      0.2129    0.1657 @   0.3764 f
  uce_1__uce/data_mem_pkt_o[52] (net)           3      61.9618              0.0000     0.3764 f
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.3764 f
  data_mem_pkt_li[574] (net)                           61.9618              0.0000     0.3764 f
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.3764 f
  core/data_mem_pkt_i[575] (net)                       61.9618              0.0000     0.3764 f
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.3764 f
  core/be/data_mem_pkt_i[52] (net)                     61.9618              0.0000     0.3764 f
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.3764 f
  core/be/be_mem/data_mem_pkt_i[52] (net)              61.9618              0.0000     0.3764 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.3764 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       61.9618              0.0000     0.3764 f
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.2129   -0.0075 @   0.3688 f
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0367    0.0896     0.4585 f
  core/be/be_mem/dcache/n2267 (net)             1       2.5190              0.0000     0.4585 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0367    0.0000 &   0.4585 f
  data arrival time                                                                    0.4585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                         0.0166     0.4272
  data required time                                                                   0.4272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4272
  data arrival time                                                                   -0.4585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0313


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U116/IN2 (AND2X1)   0.2163   0.0028 @   0.3709 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U116/Q (AND2X1)    0.0387    0.0918     0.4627 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n118 (net)     1   6.7763    0.0000     0.4627 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__29_/D (DFFX1)   0.0387   0.0002 &   0.4628 f
  data arrival time                                                                    0.4628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4130     0.4130
  clock reconvergence pessimism                                             0.0000     0.4130
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__29_/CLK (DFFX1)   0.0000   0.4130 r
  library hold time                                                         0.0185     0.4315
  data required time                                                                   0.4315
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4315
  data arrival time                                                                   -0.4628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0314


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[114] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[114] (net)                         2      16.5333              0.0000     0.1000 f
  U3418/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3418/Q (AO222X1)                                               0.1257    0.1134 @   0.2136 f
  mem_resp_li[114] (net)                        1      34.3752              0.0000     0.2136 f
  uce_0__uce/mem_resp_i[114] (bp_uce_02_2)                                  0.0000     0.2136 f
  uce_0__uce/mem_resp_i[114] (net)                     34.3752              0.0000     0.2136 f
  uce_0__uce/U215/IN2 (AND2X1)                                    0.1257   -0.0445 @   0.1690 f
  uce_0__uce/U215/Q (AND2X1)                                      0.2724    0.1921 @   0.3612 f
  uce_0__uce/data_mem_pkt_o[58] (net)           3      79.3753              0.0000     0.3612 f
  uce_0__uce/data_mem_pkt_o[58] (bp_uce_02_2)                               0.0000     0.3612 f
  data_mem_pkt_li[57] (net)                            79.3753              0.0000     0.3612 f
  core/data_mem_pkt_i[58] (bp_core_minimal_02_0)                            0.0000     0.3612 f
  core/data_mem_pkt_i[58] (net)                        79.3753              0.0000     0.3612 f
  core/fe/data_mem_pkt_i[58] (bp_fe_top_02_0)                               0.0000     0.3612 f
  core/fe/data_mem_pkt_i[58] (net)                     79.3753              0.0000     0.3612 f
  core/fe/mem/data_mem_pkt_i[58] (bp_fe_mem_02_0)                           0.0000     0.3612 f
  core/fe/mem/data_mem_pkt_i[58] (net)                 79.3753              0.0000     0.3612 f
  core/fe/mem/icache/data_mem_pkt_i[58] (bp_fe_icache_02_0)                 0.0000     0.3612 f
  core/fe/mem/icache/data_mem_pkt_i[58] (net)          79.3753              0.0000     0.3612 f
  core/fe/mem/icache/U1502/IN1 (MUX21X1)                          0.2724   -0.0398 @   0.3214 f
  core/fe/mem/icache/U1502/Q (MUX21X1)                            0.0375    0.0963     0.4177 f
  core/fe/mem/icache/n550 (net)                 1       2.8637              0.0000     0.4177 f
  core/fe/mem/icache/uncached_load_data_r_reg_56_/D (DFFX1)       0.0375    0.0000 &   0.4177 f
  data arrival time                                                                    0.4177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/fe/mem/icache/uncached_load_data_r_reg_56_/CLK (DFFX1)               0.0000     0.3679 r
  library hold time                                                         0.0185     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.4177
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0314


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_13__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11844/IN5 (AO221X1)   0.2977   0.0138 @   0.3539 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11844/Q (AO221X1)   0.0396   0.0818   0.4357 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n699 (net)     1   2.9453   0.0000   0.4357 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_13__0_/D (DFFX1)   0.0396   0.0000 &   0.4357 f
  data arrival time                                                                    0.4357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3901     0.3901
  clock reconvergence pessimism                                             0.0000     0.3901
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_13__0_/CLK (DFFX1)   0.0000   0.3901 r
  library hold time                                                         0.0137     0.4038
  data required time                                                                   0.4038
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4038
  data arrival time                                                                   -0.4357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0319


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[104] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[104] (net)                         2      23.2827              0.0000     0.1000 f
  U3253/IN4 (AO222X1)                                             0.0019    0.0004 @   0.1004 f
  U3253/Q (AO222X1)                                               0.1087    0.1379     0.2384 f
  mem_resp_li[674] (net)                        1      29.2469              0.0000     0.2384 f
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.2384 f
  uce_1__uce/mem_resp_i[104] (net)                     29.2469              0.0000     0.2384 f
  uce_1__uce/U151/IN2 (AND2X1)                                    0.1087   -0.0124 &   0.2260 f
  uce_1__uce/U151/Q (AND2X1)                                      0.1980    0.1577 @   0.3838 f
  uce_1__uce/data_mem_pkt_o[48] (net)           3      57.4334              0.0000     0.3838 f
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.3838 f
  data_mem_pkt_li[570] (net)                           57.4334              0.0000     0.3838 f
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.3838 f
  core/data_mem_pkt_i[571] (net)                       57.4334              0.0000     0.3838 f
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.3838 f
  core/be/data_mem_pkt_i[48] (net)                     57.4334              0.0000     0.3838 f
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.3838 f
  core/be/be_mem/data_mem_pkt_i[48] (net)              57.4334              0.0000     0.3838 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.3838 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       57.4334              0.0000     0.3838 f
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1980   -0.0131 @   0.3706 f
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0373    0.0886     0.4592 f
  core/be/be_mem/dcache/n2271 (net)             1       2.7572              0.0000     0.4592 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0373    0.0000 &   0.4592 f
  data arrival time                                                                    0.4592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                         0.0164     0.4273
  data required time                                                                   0.4273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4273
  data arrival time                                                                   -0.4592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0319


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[58] (net)                           2      14.4140              0.0000     0.1000 r
  U3202/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3202/Q (AO222X1)                                               0.1035    0.0962     0.1964 r
  mem_resp_li[628] (net)                        1      27.7983              0.0000     0.1964 r
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.1964 r
  uce_1__uce/mem_resp_i[58] (net)                      27.7983              0.0000     0.1964 r
  uce_1__uce/U102/IN2 (AND2X1)                                    0.1035   -0.0162 &   0.1802 r
  uce_1__uce/U102/Q (AND2X1)                                      0.2217    0.1487 @   0.3289 r
  uce_1__uce/data_mem_pkt_o[2] (net)            3      65.7431              0.0000     0.3289 r
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.3289 r
  data_mem_pkt_li[524] (net)                           65.7431              0.0000     0.3289 r
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.3289 r
  core/data_mem_pkt_i[525] (net)                       65.7431              0.0000     0.3289 r
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.3289 r
  core/be/data_mem_pkt_i[2] (net)                      65.7431              0.0000     0.3289 r
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.3289 r
  core/be/be_mem/data_mem_pkt_i[2] (net)               65.7431              0.0000     0.3289 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.3289 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        65.7431              0.0000     0.3289 r
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.2225   -0.0203 @   0.3086 r
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0363    0.1088     0.4174 r
  core/be/be_mem/dcache/n2317 (net)             1       3.0806              0.0000     0.4174 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0363    0.0000 &   0.4174 r
  data arrival time                                                                    0.4174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.4115 r
  library hold time                                                        -0.0263     0.3851
  data required time                                                                   0.3851
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3851
  data arrival time                                                                   -0.4174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0322


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[81] (net)                          2      13.3981              0.0000     0.1000 f
  U3227/IN4 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3227/Q (AO222X1)                                               0.1243    0.1430 @   0.2430 f
  mem_resp_li[651] (net)                        1      32.9002              0.0000     0.2430 f
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2430 f
  uce_1__uce/mem_resp_i[81] (net)                      32.9002              0.0000     0.2430 f
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1245   -0.0218 @   0.2213 f
  uce_1__uce/U126/Q (AND2X1)                                      0.1657    0.1463 @   0.3675 f
  uce_1__uce/data_mem_pkt_o[25] (net)           3      46.9999              0.0000     0.3675 f
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.3675 f
  data_mem_pkt_li[547] (net)                           46.9999              0.0000     0.3675 f
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.3675 f
  core/data_mem_pkt_i[548] (net)                       46.9999              0.0000     0.3675 f
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.3675 f
  core/be/data_mem_pkt_i[25] (net)                     46.9999              0.0000     0.3675 f
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.3675 f
  core/be/be_mem/data_mem_pkt_i[25] (net)              46.9999              0.0000     0.3675 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.3675 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       46.9999              0.0000     0.3675 f
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.1657   -0.0134 @   0.3542 f
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0358    0.0842     0.4384 f
  core/be/be_mem/dcache/n2294 (net)             1       2.4064              0.0000     0.4384 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0358    0.0000 &   0.4384 f
  data arrival time                                                                    0.4384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3919     0.3919
  clock reconvergence pessimism                                             0.0000     0.3919
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.3919 r
  library hold time                                                         0.0140     0.4060
  data required time                                                                   0.4060
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4060
  data arrival time                                                                   -0.4384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0324


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[95] (net)                          2      17.9079              0.0000     0.1000 f
  U3243/IN4 (AO222X1)                                             0.0015    0.0002 @   0.1002 f
  U3243/Q (AO222X1)                                               0.1111    0.1393     0.2395 f
  mem_resp_li[665] (net)                        1      30.1202              0.0000     0.2395 f
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2395 f
  uce_1__uce/mem_resp_i[95] (net)                      30.1202              0.0000     0.2395 f
  uce_1__uce/U142/IN2 (AND2X1)                                    0.1111   -0.0326 &   0.2069 f
  uce_1__uce/U142/Q (AND2X1)                                      0.2300    0.1737 @   0.3806 f
  uce_1__uce/data_mem_pkt_o[39] (net)           3      67.5693              0.0000     0.3806 f
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.3806 f
  data_mem_pkt_li[561] (net)                           67.5693              0.0000     0.3806 f
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.3806 f
  core/data_mem_pkt_i[562] (net)                       67.5693              0.0000     0.3806 f
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.3806 f
  core/be/data_mem_pkt_i[39] (net)                     67.5693              0.0000     0.3806 f
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.3806 f
  core/be/be_mem/data_mem_pkt_i[39] (net)              67.5693              0.0000     0.3806 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.3806 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       67.5693              0.0000     0.3806 f
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.2300   -0.0180 @   0.3626 f
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0415    0.0956     0.4582 f
  core/be/be_mem/dcache/n2280 (net)             1       4.2122              0.0000     0.4582 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0415    0.0001 &   0.4582 f
  data arrival time                                                                    0.4582

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4103     0.4103
  clock reconvergence pessimism                                             0.0000     0.4103
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.4103 r
  library hold time                                                         0.0155     0.4257
  data required time                                                                   0.4257
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4257
  data arrival time                                                                   -0.4582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0325


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/translation_en_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN50 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN50 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN48 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN48 (net)                                  300.2010              0.0000     0.1000 f
  core/be/icc_place10/INP (NBUFFX2)                               0.3338    0.1130 @   0.2130 f
  core/be/icc_place10/Z (NBUFFX2)                                 0.1624    0.1527 @   0.3657 f
  core/be/n6 (net)                             17      95.0904              0.0000     0.3657 f
  core/be/be_mem/reset_i_hfs_netlink_318 (bp_be_mem_top_02_0)               0.0000     0.3657 f
  core/be/be_mem/reset_i_hfs_netlink_318 (net)         95.0904              0.0000     0.3657 f
  core/be/be_mem/csr/reset_i_hfs_netlink_347 (bp_be_csr_02_0)               0.0000     0.3657 f
  core/be/be_mem/csr/reset_i_hfs_netlink_347 (net)     95.0904              0.0000     0.3657 f
  core/be/be_mem/csr/translation_en_reg/reset_i (bsg_dff_reset_width_p1_16)   0.0000   0.3657 f
  core/be/be_mem/csr/translation_en_reg/reset_i (net)  95.0904              0.0000     0.3657 f
  core/be/be_mem/csr/translation_en_reg/U4/IN1 (NOR2X0)           0.1624    0.0033 @   0.3691 f
  core/be/be_mem/csr/translation_en_reg/U4/QN (NOR2X0)            0.0550    0.0448     0.4139 r
  core/be/be_mem/csr/translation_en_reg/n3 (net)     1   3.0869             0.0000     0.4139 r
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/D (DFFX1)   0.0550   -0.0021 &   0.4117 r
  data arrival time                                                                    0.4117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.4111 r
  library hold time                                                        -0.0319     0.3792
  data required time                                                                   0.3792
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3792
  data arrival time                                                                   -0.4117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0325


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[91] (net)                          2      15.7083              0.0000     0.1000 r
  U3239/IN4 (AO222X1)                                             0.0014    0.0004 @   0.1004 r
  U3239/Q (AO222X1)                                               0.1159    0.1388     0.2392 r
  mem_resp_li[661] (net)                        1      32.1754              0.0000     0.2392 r
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2392 r
  uce_1__uce/mem_resp_i[91] (net)                      32.1754              0.0000     0.2392 r
  uce_1__uce/U137/IN2 (AND2X1)                                    0.1159   -0.0309 &   0.2083 r
  uce_1__uce/U137/Q (AND2X1)                                      0.2102    0.1453 @   0.3536 r
  uce_1__uce/data_mem_pkt_o[35] (net)           3      61.8555              0.0000     0.3536 r
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.3536 r
  data_mem_pkt_li[557] (net)                           61.8555              0.0000     0.3536 r
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.3536 r
  core/data_mem_pkt_i[558] (net)                       61.8555              0.0000     0.3536 r
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.3536 r
  core/be/data_mem_pkt_i[35] (net)                     61.8555              0.0000     0.3536 r
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.3536 r
  core/be/be_mem/data_mem_pkt_i[35] (net)              61.8555              0.0000     0.3536 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.3536 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       61.8555              0.0000     0.3536 r
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.2110   -0.0412 @   0.3124 r
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0348    0.1058     0.4182 r
  core/be/be_mem/dcache/n2284 (net)             1       2.6110              0.0000     0.4182 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0348    0.0000 &   0.4182 r
  data arrival time                                                                    0.4182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                             0.0000     0.4116
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.4116 r
  library hold time                                                        -0.0259     0.3857
  data required time                                                                   0.3857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3857
  data arrival time                                                                   -0.4182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0325


  Startpoint: io_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[120] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[120] (net)                          2      13.3460              0.0000     0.1000 r
  U3270/IN6 (AO222X1)                                             0.0009    0.0001 @   0.1001 r
  U3270/Q (AO222X1)                                               0.1208    0.1069     0.2071 r
  mem_resp_li[690] (net)                        1      33.8271              0.0000     0.2071 r
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.2071 r
  uce_1__uce/mem_resp_i[120] (net)                     33.8271              0.0000     0.2071 r
  uce_1__uce/U169/IN2 (AND2X1)                                    0.1208   -0.0312 &   0.1758 r
  uce_1__uce/U169/Q (AND2X1)                                      0.2189    0.1497 @   0.3256 r
  uce_1__uce/data_mem_pkt_o[64] (net)           3      65.1382              0.0000     0.3256 r
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.3256 r
  data_mem_pkt_li[586] (net)                           65.1382              0.0000     0.3256 r
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.3256 r
  core/data_mem_pkt_i[587] (net)                       65.1382              0.0000     0.3256 r
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.3256 r
  core/be/data_mem_pkt_i[64] (net)                     65.1382              0.0000     0.3256 r
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.3256 r
  core/be/be_mem/data_mem_pkt_i[64] (net)              65.1382              0.0000     0.3256 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.3256 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       65.1382              0.0000     0.3256 r
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.2189   -0.0191 @   0.3064 r
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0396    0.1106     0.4171 r
  core/be/be_mem/dcache/n2255 (net)             1       4.2453              0.0000     0.4171 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0396    0.0001 &   0.4171 r
  data arrival time                                                                    0.4171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.4117 r
  library hold time                                                        -0.0273     0.3844
  data required time                                                                   0.3844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3844
  data arrival time                                                                   -0.4171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0327


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U174/IN2 (AND2X1)   0.2163   0.0044 @   0.3725 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U174/Q (AND2X1)    0.0455    0.0960     0.4685 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n8 (net)     1   9.0066      0.0000     0.4685 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__1_/D (DFFX1)   0.0455  -0.0055 &   0.4630 f
  data arrival time                                                                    0.4630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4130     0.4130
  clock reconvergence pessimism                                             0.0000     0.4130
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__1_/CLK (DFFX1)   0.0000   0.4130 r
  library hold time                                                         0.0170     0.4299
  data required time                                                                   0.4299
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4299
  data arrival time                                                                   -0.4630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0331


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U171/IN2 (AND2X1)   0.2163   0.0026 @   0.3707 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U171/Q (AND2X1)    0.0430    0.0946     0.4654 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n14 (net)     1   8.2507     0.0000     0.4654 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__3_/D (DFFX1)   0.0430  -0.0017 &   0.4637 f
  data arrival time                                                                    0.4637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4129     0.4129
  clock reconvergence pessimism                                             0.0000     0.4129
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__3_/CLK (DFFX1)   0.0000   0.4129 r
  library hold time                                                         0.0175     0.4304
  data required time                                                                   0.4304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4304
  data arrival time                                                                   -0.4637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0333


  Startpoint: mem_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[102] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[102] (net)                         2      14.7251              0.0000     0.1000 f
  U3251/IN4 (AO222X1)                                             0.0012    0.0003 @   0.1003 f
  U3251/Q (AO222X1)                                               0.1047    0.1349     0.2353 f
  mem_resp_li[672] (net)                        1      27.4797              0.0000     0.2353 f
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.2353 f
  uce_1__uce/mem_resp_i[102] (net)                     27.4797              0.0000     0.2353 f
  uce_1__uce/U149/IN2 (AND2X1)                                    0.1047   -0.0262 &   0.2090 f
  uce_1__uce/U149/Q (AND2X1)                                      0.2107    0.1624 @   0.3714 f
  uce_1__uce/data_mem_pkt_o[46] (net)           3      61.2618              0.0000     0.3714 f
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.3714 f
  data_mem_pkt_li[568] (net)                           61.2618              0.0000     0.3714 f
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.3714 f
  core/data_mem_pkt_i[569] (net)                       61.2618              0.0000     0.3714 f
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.3714 f
  core/be/data_mem_pkt_i[46] (net)                     61.2618              0.0000     0.3714 f
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.3714 f
  core/be/be_mem/data_mem_pkt_i[46] (net)              61.2618              0.0000     0.3714 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.3714 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       61.2618              0.0000     0.3714 f
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.2107    0.0014 @   0.3728 f
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0366    0.0896     0.4625 f
  core/be/be_mem/dcache/n2273 (net)             1       2.6196              0.0000     0.4625 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0366    0.0000 &   0.4625 f
  data arrival time                                                                    0.4625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.4126 r
  library hold time                                                         0.0166     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.4625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0333


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[104] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[104] (net)                         2      23.2827              0.0000     0.1000 f
  U3407/IN5 (AO222X1)                                             0.0019    0.0005 @   0.1005 f
  U3407/Q (AO222X1)                                               0.0991    0.1004     0.2009 f
  mem_resp_li[104] (net)                        1      25.7193              0.0000     0.2009 f
  uce_0__uce/mem_resp_i[104] (bp_uce_02_2)                                  0.0000     0.2009 f
  uce_0__uce/mem_resp_i[104] (net)                     25.7193              0.0000     0.2009 f
  uce_0__uce/U204/IN2 (AND2X1)                                    0.0991   -0.0261 &   0.1748 f
  uce_0__uce/U204/Q (AND2X1)                                      0.2840    0.1943 @   0.3691 f
  uce_0__uce/data_mem_pkt_o[48] (net)           3      83.4136              0.0000     0.3691 f
  uce_0__uce/data_mem_pkt_o[48] (bp_uce_02_2)                               0.0000     0.3691 f
  data_mem_pkt_li[47] (net)                            83.4136              0.0000     0.3691 f
  core/data_mem_pkt_i[48] (bp_core_minimal_02_0)                            0.0000     0.3691 f
  core/data_mem_pkt_i[48] (net)                        83.4136              0.0000     0.3691 f
  core/fe/data_mem_pkt_i[48] (bp_fe_top_02_0)                               0.0000     0.3691 f
  core/fe/data_mem_pkt_i[48] (net)                     83.4136              0.0000     0.3691 f
  core/fe/mem/data_mem_pkt_i[48] (bp_fe_mem_02_0)                           0.0000     0.3691 f
  core/fe/mem/data_mem_pkt_i[48] (net)                 83.4136              0.0000     0.3691 f
  core/fe/mem/icache/data_mem_pkt_i[48] (bp_fe_icache_02_0)                 0.0000     0.3691 f
  core/fe/mem/icache/data_mem_pkt_i[48] (net)          83.4136              0.0000     0.3691 f
  core/fe/mem/icache/U1513/IN1 (MUX21X1)                          0.2840   -0.0460 @   0.3231 f
  core/fe/mem/icache/U1513/Q (MUX21X1)                            0.0370    0.0965     0.4196 f
  core/fe/mem/icache/n540 (net)                 1       2.6119              0.0000     0.4196 f
  core/fe/mem/icache/uncached_load_data_r_reg_46_/D (DFFX1)       0.0370    0.0000 &   0.4196 f
  data arrival time                                                                    0.4196

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/fe/mem/icache/uncached_load_data_r_reg_46_/CLK (DFFX1)               0.0000     0.3676 r
  library hold time                                                         0.0186     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.4196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0334


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[61] (net)                          2      15.0359              0.0000     0.1000 f
  U3205/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3205/Q (AO222X1)                                               0.1125    0.1400     0.2402 f
  mem_resp_li[631] (net)                        1      30.6183              0.0000     0.2402 f
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2402 f
  uce_1__uce/mem_resp_i[61] (net)                      30.6183              0.0000     0.2402 f
  uce_1__uce/U105/IN2 (AND2X1)                                    0.1125   -0.0188 &   0.2215 f
  uce_1__uce/U105/Q (AND2X1)                                      0.1784    0.1508 @   0.3723 f
  uce_1__uce/data_mem_pkt_o[5] (net)            3      51.1541              0.0000     0.3723 f
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.3723 f
  data_mem_pkt_li[527] (net)                           51.1541              0.0000     0.3723 f
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.3723 f
  core/data_mem_pkt_i[528] (net)                       51.1541              0.0000     0.3723 f
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.3723 f
  core/be/data_mem_pkt_i[5] (net)                      51.1541              0.0000     0.3723 f
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.3723 f
  core/be/be_mem/data_mem_pkt_i[5] (net)               51.1541              0.0000     0.3723 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.3723 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        51.1541              0.0000     0.3723 f
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.1784   -0.0203 @   0.3520 f
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0377    0.0870     0.4390 f
  core/be/be_mem/dcache/n2314 (net)             1       2.9812              0.0000     0.4390 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0377    0.0000 &   0.4390 f
  data arrival time                                                                    0.4390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3920     0.3920
  clock reconvergence pessimism                                             0.0000     0.3920
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3920 r
  library hold time                                                         0.0136     0.4055
  data required time                                                                   0.4055
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4055
  data arrival time                                                                   -0.4390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0335


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U158/IN2 (AND2X1)   0.2163   0.0044 @   0.3725 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U158/Q (AND2X1)    0.0407    0.0932     0.4657 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n38 (net)     1   7.4493     0.0000     0.4657 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__9_/D (DFFX1)   0.0407  -0.0010 &   0.4648 f
  data arrival time                                                                    0.4648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__9_/CLK (DFFX1)   0.0000   0.4132 r
  library hold time                                                         0.0180     0.4312
  data required time                                                                   0.4312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4312
  data arrival time                                                                   -0.4648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0335


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[61] (net)                           2      14.9394              0.0000     0.1000 r
  U3205/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3205/Q (AO222X1)                                               0.1115    0.1000     0.2002 r
  mem_resp_li[631] (net)                        1      30.6231              0.0000     0.2002 r
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2002 r
  uce_1__uce/mem_resp_i[61] (net)                      30.6231              0.0000     0.2002 r
  uce_1__uce/U105/IN2 (AND2X1)                                    0.1115   -0.0177 &   0.1825 r
  uce_1__uce/U105/Q (AND2X1)                                      0.1790    0.1325 @   0.3150 r
  uce_1__uce/data_mem_pkt_o[5] (net)            3      52.0556              0.0000     0.3150 r
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.3150 r
  data_mem_pkt_li[527] (net)                           52.0556              0.0000     0.3150 r
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.3150 r
  core/data_mem_pkt_i[528] (net)                       52.0556              0.0000     0.3150 r
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.3150 r
  core/be/data_mem_pkt_i[5] (net)                      52.0556              0.0000     0.3150 r
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.3150 r
  core/be/be_mem/data_mem_pkt_i[5] (net)               52.0556              0.0000     0.3150 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.3150 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        52.0556              0.0000     0.3150 r
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.1794   -0.0167 @   0.2983 r
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0364    0.1016     0.3999 r
  core/be/be_mem/dcache/n2314 (net)             1       3.1536              0.0000     0.3999 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0364    0.0000 &   0.4000 r
  data arrival time                                                                    0.4000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3920     0.3920
  clock reconvergence pessimism                                             0.0000     0.3920
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3920 r
  library hold time                                                        -0.0259     0.3661
  data required time                                                                   0.3661
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3661
  data arrival time                                                                   -0.4000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0339


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U152/IN2 (AND2X1)   0.2163   0.0034 @   0.3715 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U152/Q (AND2X1)    0.0266    0.0828     0.4543 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n50 (net)     1   2.6219     0.0000     0.4543 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__12_/D (DFFX1)   0.0266   0.0000 &   0.4544 f
  data arrival time                                                                    0.4544

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  clock reconvergence pessimism                                             0.0000     0.4012
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__12_/CLK (DFFX1)   0.0000   0.4012 r
  library hold time                                                         0.0193     0.4205
  data required time                                                                   0.4205
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4205
  data arrival time                                                                   -0.4544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0339


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U169/IN2 (AND2X1)   0.2163   0.0021 @   0.3703 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U169/Q (AND2X1)    0.0463    0.0967     0.4670 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n18 (net)     1   9.4126     0.0000     0.4670 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__4_/D (DFFX1)   0.0463  -0.0033 &   0.4636 f
  data arrival time                                                                    0.4636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4130     0.4130
  clock reconvergence pessimism                                             0.0000     0.4130
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__4_/CLK (DFFX1)   0.0000   0.4130 r
  library hold time                                                         0.0168     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.4636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0339


  Startpoint: io_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[108] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[108] (net)                          2      12.9237              0.0000     0.1000 r
  U3258/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3258/Q (AO222X1)                                               0.1161    0.1022     0.2024 r
  mem_resp_li[678] (net)                        1      32.2426              0.0000     0.2024 r
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2024 r
  uce_1__uce/mem_resp_i[108] (net)                     32.2426              0.0000     0.2024 r
  uce_1__uce/U156/IN2 (AND2X1)                                    0.1161   -0.0302 &   0.1722 r
  uce_1__uce/U156/Q (AND2X1)                                      0.2116    0.1464 @   0.3186 r
  uce_1__uce/data_mem_pkt_o[52] (net)           3      62.8633              0.0000     0.3186 r
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.3186 r
  data_mem_pkt_li[574] (net)                           62.8633              0.0000     0.3186 r
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.3186 r
  core/data_mem_pkt_i[575] (net)                       62.8633              0.0000     0.3186 r
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.3186 r
  core/be/data_mem_pkt_i[52] (net)                     62.8633              0.0000     0.3186 r
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.3186 r
  core/be/be_mem/data_mem_pkt_i[52] (net)              62.8633              0.0000     0.3186 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.3186 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       62.8633              0.0000     0.3186 r
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.2116   -0.0061 @   0.3125 r
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0351    0.1061     0.4186 r
  core/be/be_mem/dcache/n2267 (net)             1       2.6914              0.0000     0.4186 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0351    0.0000 &   0.4186 r
  data arrival time                                                                    0.4186

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                        -0.0260     0.3846
  data required time                                                                   0.3846
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3846
  data arrival time                                                                   -0.4186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0340


  Startpoint: io_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[78] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[78] (net)                           2      14.1104              0.0000     0.1000 r
  U3224/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3224/Q (AO222X1)                                               0.1299    0.1058 @   0.2061 r
  mem_resp_li[648] (net)                        1      35.4536              0.0000     0.2061 r
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2061 r
  uce_1__uce/mem_resp_i[78] (net)                      35.4536              0.0000     0.2061 r
  uce_1__uce/U123/IN2 (AND2X1)                                    0.1301   -0.0242 @   0.1819 r
  uce_1__uce/U123/Q (AND2X1)                                      0.1702    0.1300 @   0.3119 r
  uce_1__uce/data_mem_pkt_o[22] (net)           3      48.5669              0.0000     0.3119 r
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.3119 r
  data_mem_pkt_li[544] (net)                           48.5669              0.0000     0.3119 r
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.3119 r
  core/data_mem_pkt_i[545] (net)                       48.5669              0.0000     0.3119 r
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.3119 r
  core/be/data_mem_pkt_i[22] (net)                     48.5669              0.0000     0.3119 r
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.3119 r
  core/be/be_mem/data_mem_pkt_i[22] (net)              48.5669              0.0000     0.3119 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.3119 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       48.5669              0.0000     0.3119 r
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.1708   -0.0103 @   0.3016 r
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0350    0.0991     0.4007 r
  core/be/be_mem/dcache/n2297 (net)             1       2.6424              0.0000     0.4007 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0350    0.0000 &   0.4007 r
  data arrival time                                                                    0.4007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3919     0.3919
  clock reconvergence pessimism                                             0.0000     0.3919
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.3919 r
  library hold time                                                        -0.0254     0.3665
  data required time                                                                   0.3665
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3665
  data arrival time                                                                   -0.4007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0341


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[81] (net)                           2      13.3034              0.0000     0.1000 r
  U3227/IN6 (AO222X1)                                             0.0009    0.0003 @   0.1003 r
  U3227/Q (AO222X1)                                               0.1229    0.1049 @   0.2053 r
  mem_resp_li[651] (net)                        1      32.9051              0.0000     0.2053 r
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2053 r
  uce_1__uce/mem_resp_i[81] (net)                      32.9051              0.0000     0.2053 r
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1230   -0.0194 @   0.1858 r
  uce_1__uce/U126/Q (AND2X1)                                      0.1678    0.1284 @   0.3142 r
  uce_1__uce/data_mem_pkt_o[25] (net)           3      47.9014              0.0000     0.3142 r
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.3142 r
  data_mem_pkt_li[547] (net)                           47.9014              0.0000     0.3142 r
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.3142 r
  core/data_mem_pkt_i[548] (net)                       47.9014              0.0000     0.3142 r
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.3142 r
  core/be/data_mem_pkt_i[25] (net)                     47.9014              0.0000     0.3142 r
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.3142 r
  core/be/be_mem/data_mem_pkt_i[25] (net)              47.9014              0.0000     0.3142 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.3142 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       47.9014              0.0000     0.3142 r
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.1684   -0.0118 @   0.3024 r
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0348    0.0985     0.4009 r
  core/be/be_mem/dcache/n2294 (net)             1       2.5788              0.0000     0.4009 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0348    0.0000 &   0.4009 r
  data arrival time                                                                    0.4009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3919     0.3919
  clock reconvergence pessimism                                             0.0000     0.3919
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.3919 r
  library hold time                                                        -0.0253     0.3666
  data required time                                                                   0.3666
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3666
  data arrival time                                                                   -0.4009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0344


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U173/IN2 (AND2X1)   0.2163   0.0028 @   0.3709 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U173/Q (AND2X1)    0.0424    0.0943     0.4652 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n10 (net)     1   8.0459     0.0000     0.4652 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__2_/D (DFFX1)   0.0424   0.0002 &   0.4654 f
  data arrival time                                                                    0.4654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  clock reconvergence pessimism                                             0.0000     0.4131
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__2_/CLK (DFFX1)   0.0000   0.4131 r
  library hold time                                                         0.0177     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.4654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0347


  Startpoint: io_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[75] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[75] (net)                           2      17.3116              0.0000     0.1000 r
  U3221/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 r
  U3221/Q (AO222X1)                                               0.1364    0.1083 @   0.2086 r
  mem_resp_li[645] (net)                        1      37.4211              0.0000     0.2086 r
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2086 r
  uce_1__uce/mem_resp_i[75] (net)                      37.4211              0.0000     0.2086 r
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1367   -0.0290 @   0.1796 r
  uce_1__uce/U120/Q (AND2X1)                                      0.1493    0.1222 @   0.3018 r
  uce_1__uce/data_mem_pkt_o[19] (net)           3      41.7667              0.0000     0.3018 r
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.3018 r
  data_mem_pkt_li[541] (net)                           41.7667              0.0000     0.3018 r
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.3018 r
  core/data_mem_pkt_i[542] (net)                       41.7667              0.0000     0.3018 r
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.3018 r
  core/be/data_mem_pkt_i[19] (net)                     41.7667              0.0000     0.3018 r
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.3018 r
  core/be/be_mem/data_mem_pkt_i[19] (net)              41.7667              0.0000     0.3018 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.3018 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       41.7667              0.0000     0.3018 r
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.1497   -0.0065 @   0.2953 r
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0379    0.0975     0.3928 r
  core/be/be_mem/dcache/n2300 (net)             1       3.6369              0.0000     0.3928 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0379    0.0000 &   0.3929 r
  data arrival time                                                                    0.3929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3843     0.3843
  clock reconvergence pessimism                                             0.0000     0.3843
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.3843 r
  library hold time                                                        -0.0265     0.3577
  data required time                                                                   0.3577
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3577
  data arrival time                                                                   -0.3929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0351


  Startpoint: io_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[86] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[86] (net)                           2      16.3358              0.0000     0.1000 r
  U3233/IN5 (AO222X1)                                             0.0014    0.0005 @   0.1005 r
  U3233/Q (AO222X1)                                               0.1210    0.1017 @   0.2022 r
  mem_resp_li[656] (net)                        1      32.3701              0.0000     0.2022 r
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.2022 r
  uce_1__uce/mem_resp_i[86] (net)                      32.3701              0.0000     0.2022 r
  uce_1__uce/U132/IN2 (AND2X1)                                    0.1212   -0.0294 @   0.1728 r
  uce_1__uce/U132/Q (AND2X1)                                      0.1955    0.1412 @   0.3140 r
  uce_1__uce/data_mem_pkt_o[30] (net)           3      57.6007              0.0000     0.3140 r
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.3140 r
  data_mem_pkt_li[552] (net)                           57.6007              0.0000     0.3140 r
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.3140 r
  core/data_mem_pkt_i[553] (net)                       57.6007              0.0000     0.3140 r
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.3140 r
  core/be/data_mem_pkt_i[30] (net)                     57.6007              0.0000     0.3140 r
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.3140 r
  core/be/be_mem/data_mem_pkt_i[30] (net)              57.6007              0.0000     0.3140 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.3140 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       57.6007              0.0000     0.3140 r
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.1959   -0.0156 @   0.2983 r
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0358    0.1039     0.4022 r
  core/be/be_mem/dcache/n2289 (net)             1       2.9117              0.0000     0.4022 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0358    0.0000 &   0.4023 r
  data arrival time                                                                    0.4023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.3922 r
  library hold time                                                        -0.0256     0.3666
  data required time                                                                   0.3666
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3666
  data arrival time                                                                   -0.4023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0357


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[60] (net)                          2      16.2037              0.0000     0.1000 r
  U3204/IN4 (AO222X1)                                             0.0013    0.0002 @   0.1002 r
  U3204/Q (AO222X1)                                               0.1135    0.1375     0.2377 r
  mem_resp_li[630] (net)                        1      31.2350              0.0000     0.2377 r
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2377 r
  uce_1__uce/mem_resp_i[60] (net)                      31.2350              0.0000     0.2377 r
  uce_1__uce/U104/IN2 (AND2X1)                                    0.1135   -0.0282 &   0.2095 r
  uce_1__uce/U104/Q (AND2X1)                                      0.1905    0.1379 @   0.3474 r
  uce_1__uce/data_mem_pkt_o[4] (net)            3      55.9286              0.0000     0.3474 r
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.3474 r
  data_mem_pkt_li[526] (net)                           55.9286              0.0000     0.3474 r
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.3474 r
  core/data_mem_pkt_i[527] (net)                       55.9286              0.0000     0.3474 r
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.3474 r
  core/be/data_mem_pkt_i[4] (net)                      55.9286              0.0000     0.3474 r
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.3474 r
  core/be/be_mem/data_mem_pkt_i[4] (net)               55.9286              0.0000     0.3474 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.3474 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        55.9286              0.0000     0.3474 r
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.1909   -0.0472 @   0.3002 r
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0347    0.1023     0.4025 r
  core/be/be_mem/dcache/n2315 (net)             1       2.5663              0.0000     0.4025 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0347    0.0000 &   0.4025 r
  data arrival time                                                                    0.4025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.3922 r
  library hold time                                                        -0.0253     0.3668
  data required time                                                                   0.3668
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3668
  data arrival time                                                                   -0.4025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0357


  Startpoint: io_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[90] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[90] (net)                           2      16.0575              0.0000     0.1000 r
  U3238/IN5 (AO222X1)                                             0.0013    0.0004 @   0.1004 r
  U3238/Q (AO222X1)                                               0.1041    0.0966     0.1970 r
  mem_resp_li[660] (net)                        1      28.0355              0.0000     0.1970 r
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.1970 r
  uce_1__uce/mem_resp_i[90] (net)                      28.0355              0.0000     0.1970 r
  uce_1__uce/U136/IN2 (AND2X1)                                    0.1041   -0.0019 &   0.1951 r
  uce_1__uce/U136/Q (AND2X1)                                      0.2095    0.1433 @   0.3384 r
  uce_1__uce/data_mem_pkt_o[34] (net)           3      61.6160              0.0000     0.3384 r
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.3384 r
  data_mem_pkt_li[556] (net)                           61.6160              0.0000     0.3384 r
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.3384 r
  core/data_mem_pkt_i[557] (net)                       61.6160              0.0000     0.3384 r
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.3384 r
  core/be/data_mem_pkt_i[34] (net)                     61.6160              0.0000     0.3384 r
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.3384 r
  core/be/be_mem/data_mem_pkt_i[34] (net)              61.6160              0.0000     0.3384 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.3384 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       61.6160              0.0000     0.3384 r
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.2103   -0.0224 @   0.3161 r
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0345    0.1054     0.4215 r
  core/be/be_mem/dcache/n2285 (net)             1       2.4939              0.0000     0.4215 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0345    0.0000 &   0.4215 r
  data arrival time                                                                    0.4215

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.4113 r
  library hold time                                                        -0.0258     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.4215
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0360


  Startpoint: io_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[106] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[106] (net)                          2      15.5618              0.0000     0.1000 r
  U3255/IN6 (AO222X1)                                             0.0011    0.0000 @   0.1000 r
  U3255/Q (AO222X1)                                               0.1151    0.1042     0.2042 r
  mem_resp_li[676] (net)                        1      31.7898              0.0000     0.2042 r
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2042 r
  uce_1__uce/mem_resp_i[106] (net)                     31.7898              0.0000     0.2042 r
  uce_1__uce/U154/IN2 (AND2X1)                                    0.1151   -0.0311 &   0.1731 r
  uce_1__uce/U154/Q (AND2X1)                                      0.2361    0.1558 @   0.3289 r
  uce_1__uce/data_mem_pkt_o[50] (net)           3      70.7271              0.0000     0.3289 r
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3289 r
  data_mem_pkt_li[572] (net)                           70.7271              0.0000     0.3289 r
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3289 r
  core/data_mem_pkt_i[573] (net)                       70.7271              0.0000     0.3289 r
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3289 r
  core/be/data_mem_pkt_i[50] (net)                     70.7271              0.0000     0.3289 r
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3289 r
  core/be/be_mem/data_mem_pkt_i[50] (net)              70.7271              0.0000     0.3289 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3289 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       70.7271              0.0000     0.3289 r
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.2361   -0.0169 @   0.3121 r
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0364    0.1112     0.4232 r
  core/be/be_mem/dcache/n2269 (net)             1       3.1255              0.0000     0.4232 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0364    0.0000 &   0.4233 r
  data arrival time                                                                    0.4233

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                        -0.0264     0.3871
  data required time                                                                   0.3871
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3871
  data arrival time                                                                   -0.4233
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0362


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[86] (net)                          2      15.4332              0.0000     0.1000 f
  U3233/IN4 (AO222X1)                                             0.0012    0.0003 @   0.1003 f
  U3233/Q (AO222X1)                                               0.1205    0.1422 @   0.2426 f
  mem_resp_li[656] (net)                        1      32.3653              0.0000     0.2426 f
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.2426 f
  uce_1__uce/mem_resp_i[86] (net)                      32.3653              0.0000     0.2426 f
  uce_1__uce/U132/IN2 (AND2X1)                                    0.1205   -0.0308 @   0.2117 f
  uce_1__uce/U132/Q (AND2X1)                                      0.1949    0.1611 @   0.3729 f
  uce_1__uce/data_mem_pkt_o[30] (net)           3      56.6993              0.0000     0.3729 f
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.3729 f
  data_mem_pkt_li[552] (net)                           56.6993              0.0000     0.3729 f
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.3729 f
  core/data_mem_pkt_i[553] (net)                       56.6993              0.0000     0.3729 f
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.3729 f
  core/be/data_mem_pkt_i[30] (net)                     56.6993              0.0000     0.3729 f
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.3729 f
  core/be/be_mem/data_mem_pkt_i[30] (net)              56.6993              0.0000     0.3729 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.3729 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       56.6993              0.0000     0.3729 f
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.1949   -0.0175 @   0.3554 f
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0369    0.0882     0.4436 f
  core/be/be_mem/dcache/n2289 (net)             1       2.7393              0.0000     0.4436 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0369   -0.0013 &   0.4423 f
  data arrival time                                                                    0.4423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.3922 r
  library hold time                                                         0.0138     0.4060
  data required time                                                                   0.4060
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4060
  data arrival time                                                                   -0.4423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0362


  Startpoint: io_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[97] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[97] (net)                           2      15.0092              0.0000     0.1000 r
  U3246/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 r
  U3246/Q (AO222X1)                                               0.1331    0.1103     0.2105 r
  mem_resp_li[667] (net)                        1      38.2570              0.0000     0.2105 r
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2105 r
  uce_1__uce/mem_resp_i[97] (net)                      38.2570              0.0000     0.2105 r
  uce_1__uce/U144/IN2 (AND2X1)                                    0.1331   -0.0418 &   0.1686 r
  uce_1__uce/U144/Q (AND2X1)                                      0.2274    0.1552 @   0.3239 r
  uce_1__uce/data_mem_pkt_o[41] (net)           3      67.8104              0.0000     0.3239 r
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.3239 r
  data_mem_pkt_li[563] (net)                           67.8104              0.0000     0.3239 r
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.3239 r
  core/data_mem_pkt_i[564] (net)                       67.8104              0.0000     0.3239 r
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.3239 r
  core/be/data_mem_pkt_i[41] (net)                     67.8104              0.0000     0.3239 r
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.3239 r
  core/be/be_mem/data_mem_pkt_i[41] (net)              67.8104              0.0000     0.3239 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.3239 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       67.8104              0.0000     0.3239 r
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.2279   -0.0154 @   0.3085 r
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0383    0.1112     0.4197 r
  core/be/be_mem/dcache/n2278 (net)             1       3.7779              0.0000     0.4197 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0383    0.0000 &   0.4197 r
  data arrival time                                                                    0.4197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4096     0.4096
  clock reconvergence pessimism                                             0.0000     0.4096
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.4096 r
  library hold time                                                        -0.0269     0.3827
  data required time                                                                   0.3827
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3827
  data arrival time                                                                   -0.4197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0370


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[75] (net)                          2      17.1605              0.0000     0.1000 f
  U3221/IN4 (AO222X1)                                             0.0013    0.0001 @   0.1001 f
  U3221/Q (AO222X1)                                               0.1352    0.1505 @   0.2506 f
  mem_resp_li[645] (net)                        1      37.4162              0.0000     0.2506 f
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2506 f
  uce_1__uce/mem_resp_i[75] (net)                      37.4162              0.0000     0.2506 f
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1352   -0.0301 @   0.2205 f
  uce_1__uce/U120/Q (AND2X1)                                      0.1460    0.1381 @   0.3586 f
  uce_1__uce/data_mem_pkt_o[19] (net)           3      40.8652              0.0000     0.3586 f
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.3586 f
  data_mem_pkt_li[541] (net)                           40.8652              0.0000     0.3586 f
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.3586 f
  core/data_mem_pkt_i[542] (net)                       40.8652              0.0000     0.3586 f
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.3586 f
  core/be/data_mem_pkt_i[19] (net)                     40.8652              0.0000     0.3586 f
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.3586 f
  core/be/be_mem/data_mem_pkt_i[19] (net)              40.8652              0.0000     0.3586 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.3586 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       40.8652              0.0000     0.3586 f
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.1460   -0.0074 @   0.3512 f
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0390    0.0846     0.4358 f
  core/be/be_mem/dcache/n2300 (net)             1       3.4645              0.0000     0.4358 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0390    0.0000 &   0.4358 f
  data arrival time                                                                    0.4358

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3843     0.3843
  clock reconvergence pessimism                                             0.0000     0.3843
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.3843 r
  library hold time                                                         0.0145     0.3987
  data required time                                                                   0.3987
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3987
  data arrival time                                                                   -0.4358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0371


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U121/IN2 (AND2X1)   0.2163   0.0011 @   0.3692 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U121/Q (AND2X1)    0.0341    0.0880     0.4572 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n108 (net)     1   5.0125    0.0000     0.4572 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__26_/D (DFFX1)   0.0341  -0.0013 &   0.4559 f
  data arrival time                                                                    0.4559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4011     0.4011
  clock reconvergence pessimism                                             0.0000     0.4011
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__26_/CLK (DFFX1)   0.0000   0.4011 r
  library hold time                                                         0.0176     0.4188
  data required time                                                                   0.4188
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4188
  data arrival time                                                                   -0.4559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0371


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[78] (net)                          2      15.3974              0.0000     0.1000 f
  U3224/IN4 (AO222X1)                                             0.0012    0.0003 @   0.1003 f
  U3224/Q (AO222X1)                                               0.1290    0.1474 @   0.2477 f
  mem_resp_li[648] (net)                        1      35.4488              0.0000     0.2477 f
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2477 f
  uce_1__uce/mem_resp_i[78] (net)                      35.4488              0.0000     0.2477 f
  uce_1__uce/U123/IN2 (AND2X1)                                    0.1290   -0.0255 @   0.2222 f
  uce_1__uce/U123/Q (AND2X1)                                      0.1680    0.1480 @   0.3702 f
  uce_1__uce/data_mem_pkt_o[22] (net)           3      47.6655              0.0000     0.3702 f
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.3702 f
  data_mem_pkt_li[544] (net)                           47.6655              0.0000     0.3702 f
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.3702 f
  core/data_mem_pkt_i[545] (net)                       47.6655              0.0000     0.3702 f
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.3702 f
  core/be/data_mem_pkt_i[22] (net)                     47.6655              0.0000     0.3702 f
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.3702 f
  core/be/be_mem/data_mem_pkt_i[22] (net)              47.6655              0.0000     0.3702 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.3702 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       47.6655              0.0000     0.3702 f
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.1680   -0.0116 @   0.3586 f
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0360    0.0846     0.4432 f
  core/be/be_mem/dcache/n2297 (net)             1       2.4700              0.0000     0.4432 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0360    0.0000 &   0.4433 f
  data arrival time                                                                    0.4433

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3919     0.3919
  clock reconvergence pessimism                                             0.0000     0.3919
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.3919 r
  library hold time                                                         0.0140     0.4059
  data required time                                                                   0.4059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4059
  data arrival time                                                                   -0.4433
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0374


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U145/IN2 (AND2X1)   0.2163   0.0053 @   0.3734 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U145/Q (AND2X1)    0.0291    0.0839     0.4573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n64 (net)     1   3.1411     0.0000     0.4573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__15_/D (DFFX1)   0.0291  -0.0004 &   0.4569 f
  data arrival time                                                                    0.4569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  clock reconvergence pessimism                                             0.0000     0.4006
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__15_/CLK (DFFX1)   0.0000   0.4006 r
  library hold time                                                         0.0187     0.4194
  data required time                                                                   0.4194
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4194
  data arrival time                                                                   -0.4569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0375


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[103] (net)                         2      16.7027              0.0000     0.1000 f
  U3252/IN4 (AO222X1)                                             0.0014    0.0003 @   0.1003 f
  U3252/Q (AO222X1)                                               0.1023    0.1340     0.2343 f
  mem_resp_li[673] (net)                        1      26.9041              0.0000     0.2343 f
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2343 f
  uce_1__uce/mem_resp_i[103] (net)                     26.9041              0.0000     0.2343 f
  uce_1__uce/U150/IN2 (AND2X1)                                    0.1023   -0.0215 &   0.2128 f
  uce_1__uce/U150/Q (AND2X1)                                      0.2011    0.1568 @   0.3695 f
  uce_1__uce/data_mem_pkt_o[47] (net)           3      58.0300              0.0000     0.3695 f
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3695 f
  data_mem_pkt_li[569] (net)                           58.0300              0.0000     0.3695 f
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3695 f
  core/data_mem_pkt_i[570] (net)                       58.0300              0.0000     0.3695 f
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3695 f
  core/be/data_mem_pkt_i[47] (net)                     58.0300              0.0000     0.3695 f
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3695 f
  core/be/be_mem/data_mem_pkt_i[47] (net)              58.0300              0.0000     0.3695 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3695 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       58.0300              0.0000     0.3695 f
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.2011    0.0097 @   0.3793 f
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0359    0.0880     0.4672 f
  core/be/be_mem/dcache/n2272 (net)             1       2.3582              0.0000     0.4672 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0359    0.0000 &   0.4672 f
  data arrival time                                                                    0.4672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                             0.0000     0.4125
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.4125 r
  library hold time                                                         0.0168     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.4672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0379


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[97] (net)                          2      17.0346              0.0000     0.1000 f
  U3246/IN4 (AO222X1)                                             0.0013    0.0002 @   0.1002 f
  U3246/Q (AO222X1)                                               0.1333    0.1525     0.2527 f
  mem_resp_li[667] (net)                        1      38.2522              0.0000     0.2527 f
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2527 f
  uce_1__uce/mem_resp_i[97] (net)                      38.2522              0.0000     0.2527 f
  uce_1__uce/U144/IN2 (AND2X1)                                    0.1333   -0.0447 &   0.2080 f
  uce_1__uce/U144/Q (AND2X1)                                      0.2280    0.1792 @   0.3872 f
  uce_1__uce/data_mem_pkt_o[41] (net)           3      66.9089              0.0000     0.3872 f
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.3872 f
  data_mem_pkt_li[563] (net)                           66.9089              0.0000     0.3872 f
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.3872 f
  core/data_mem_pkt_i[564] (net)                       66.9089              0.0000     0.3872 f
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.3872 f
  core/be/data_mem_pkt_i[41] (net)                     66.9089              0.0000     0.3872 f
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.3872 f
  core/be/be_mem/data_mem_pkt_i[41] (net)              66.9089              0.0000     0.3872 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.3872 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       66.9089              0.0000     0.3872 f
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.2280   -0.0176 @   0.3696 f
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0397    0.0939     0.4635 f
  core/be/be_mem/dcache/n2278 (net)             1       3.6055              0.0000     0.4635 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0397    0.0000 &   0.4635 f
  data arrival time                                                                    0.4635

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4096     0.4096
  clock reconvergence pessimism                                             0.0000     0.4096
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.4096 r
  library hold time                                                         0.0159     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.4635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0380


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[84] (net)                           2      16.5520              0.0000     0.1000 r
  U3230/IN5 (AO222X1)                                             0.0012    0.0001 @   0.1001 r
  U3230/Q (AO222X1)                                               0.1306    0.1058 @   0.2059 r
  mem_resp_li[654] (net)                        1      35.5078              0.0000     0.2059 r
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2059 r
  uce_1__uce/mem_resp_i[84] (net)                      35.5078              0.0000     0.2059 r
  uce_1__uce/U130/IN2 (AND2X1)                                    0.1308   -0.0362 @   0.1697 r
  uce_1__uce/U130/Q (AND2X1)                                      0.1893    0.1389 @   0.3086 r
  uce_1__uce/data_mem_pkt_o[28] (net)           3      55.2350              0.0000     0.3086 r
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.3086 r
  data_mem_pkt_li[550] (net)                           55.2350              0.0000     0.3086 r
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.3086 r
  core/data_mem_pkt_i[551] (net)                       55.2350              0.0000     0.3086 r
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.3086 r
  core/be/data_mem_pkt_i[28] (net)                     55.2350              0.0000     0.3086 r
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.3086 r
  core/be/be_mem/data_mem_pkt_i[28] (net)              55.2350              0.0000     0.3086 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.3086 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       55.2350              0.0000     0.3086 r
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.1898   -0.0056 @   0.3030 r
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0346    0.1020     0.4051 r
  core/be/be_mem/dcache/n2291 (net)             1       2.5237              0.0000     0.4051 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0346    0.0000 &   0.4051 r
  data arrival time                                                                    0.4051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.3922 r
  library hold time                                                        -0.0253     0.3669
  data required time                                                                   0.3669
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3669
  data arrival time                                                                   -0.4051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0381


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[67] (net)                          2      15.6890              0.0000     0.1000 r
  U3211/IN4 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3211/Q (AO222X1)                                               0.1302    0.1424 @   0.2426 r
  mem_resp_li[637] (net)                        1      35.4189              0.0000     0.2426 r
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2426 r
  uce_1__uce/mem_resp_i[67] (net)                      35.4189              0.0000     0.2426 r
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1305   -0.0340 @   0.2086 r
  uce_1__uce/U111/Q (AND2X1)                                      0.1456    0.1207 @   0.3293 r
  uce_1__uce/data_mem_pkt_o[11] (net)           3      40.3353              0.0000     0.3293 r
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.3293 r
  data_mem_pkt_li[533] (net)                           40.3353              0.0000     0.3293 r
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.3293 r
  core/data_mem_pkt_i[534] (net)                       40.3353              0.0000     0.3293 r
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.3293 r
  core/be/data_mem_pkt_i[11] (net)                     40.3353              0.0000     0.3293 r
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.3293 r
  core/be/be_mem/data_mem_pkt_i[11] (net)              40.3353              0.0000     0.3293 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.3293 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       40.3353              0.0000     0.3293 r
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.1460   -0.0274 @   0.3019 r
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0365    0.0959     0.3978 r
  core/be/be_mem/dcache/n2308 (net)             1       3.1430              0.0000     0.3978 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0365    0.0000 &   0.3978 r
  data arrival time                                                                    0.3978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  clock reconvergence pessimism                                             0.0000     0.3856
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.3856 r
  library hold time                                                        -0.0261     0.3596
  data required time                                                                   0.3596
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3596
  data arrival time                                                                   -0.3978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0382


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U162/IN2 (AND2X1)   0.2163   0.0052 @   0.3734 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U162/Q (AND2X1)    0.0305    0.0854     0.4588 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n32 (net)     1   3.8188     0.0000     0.4588 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__7_/D (DFFX1)   0.0305  -0.0010 &   0.4577 f
  data arrival time                                                                    0.4577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  clock reconvergence pessimism                                             0.0000     0.4006
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__7_/CLK (DFFX1)   0.0000   0.4006 r
  library hold time                                                         0.0184     0.4191
  data required time                                                                   0.4191
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4191
  data arrival time                                                                   -0.4577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0386


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN50 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN50 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN48 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN48 (net)                                  309.5153              0.0000     0.1000 r
  core/be/icc_place10/INP (NBUFFX2)                               0.3471    0.1173 @   0.2173 r
  core/be/icc_place10/Z (NBUFFX2)                                 0.1776    0.1667 @   0.3840 r
  core/be/n6 (net)                             17      98.9351              0.0000     0.3840 r
  core/be/be_mem/reset_i_hfs_netlink_318 (bp_be_mem_top_02_0)               0.0000     0.3840 r
  core/be/be_mem/reset_i_hfs_netlink_318 (net)         98.9351              0.0000     0.3840 r
  core/be/be_mem/csr/reset_i_hfs_netlink_347 (bp_be_csr_02_0)               0.0000     0.3840 r
  core/be/be_mem/csr/reset_i_hfs_netlink_347 (net)     98.9351              0.0000     0.3840 r
  core/be/be_mem/csr/debug_mode_reg/reset_i (bsg_dff_reset_width_p1_17)     0.0000     0.3840 r
  core/be/be_mem/csr/debug_mode_reg/reset_i (net)      98.9351              0.0000     0.3840 r
  core/be/be_mem/csr/debug_mode_reg/U4/IN1 (NOR2X0)               0.1781    0.0031 @   0.3872 r
  core/be/be_mem/csr/debug_mode_reg/U4/QN (NOR2X0)                0.0421    0.0460     0.4332 f
  core/be/be_mem/csr/debug_mode_reg/n3 (net)     1      2.1524              0.0000     0.4332 f
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/D (DFFX1)       0.0421    0.0000 &   0.4332 f
  data arrival time                                                                    0.4332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3799     0.3799
  clock reconvergence pessimism                                             0.0000     0.3799
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/CLK (DFFX1)               0.0000     0.3799 r
  library hold time                                                         0.0146     0.3945
  data required time                                                                   0.3945
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3945
  data arrival time                                                                   -0.4332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0387


  Startpoint: io_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[82] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[82] (net)                           2      15.0291              0.0000     0.1000 r
  U3228/IN5 (AO222X1)                                             0.0012    0.0004 @   0.1004 r
  U3228/Q (AO222X1)                                               0.1211    0.1020 @   0.2024 r
  mem_resp_li[652] (net)                        1      32.5434              0.0000     0.2024 r
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2024 r
  uce_1__uce/mem_resp_i[82] (net)                      32.5434              0.0000     0.2024 r
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1213   -0.0140 @   0.1884 r
  uce_1__uce/U128/Q (AND2X1)                                      0.1743    0.1318 @   0.3202 r
  uce_1__uce/data_mem_pkt_o[26] (net)           3      50.4454              0.0000     0.3202 r
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.3202 r
  data_mem_pkt_li[548] (net)                           50.4454              0.0000     0.3202 r
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.3202 r
  core/data_mem_pkt_i[549] (net)                       50.4454              0.0000     0.3202 r
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.3202 r
  core/be/data_mem_pkt_i[26] (net)                     50.4454              0.0000     0.3202 r
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.3202 r
  core/be/be_mem/data_mem_pkt_i[26] (net)              50.4454              0.0000     0.3202 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.3202 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       50.4454              0.0000     0.3202 r
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.1747   -0.0154 @   0.3048 r
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0361    0.1005     0.4053 r
  core/be/be_mem/dcache/n2293 (net)             1       3.0153              0.0000     0.4053 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0361    0.0000 &   0.4053 r
  data arrival time                                                                    0.4053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.3922 r
  library hold time                                                        -0.0257     0.3664
  data required time                                                                   0.3664
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3664
  data arrival time                                                                   -0.4053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0389


  Startpoint: io_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[95] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[95] (net)                           2      19.4266              0.0000     0.1000 r
  U3243/IN5 (AO222X1)                                             0.0016    0.0002 @   0.1002 r
  U3243/Q (AO222X1)                                               0.1101    0.0995     0.1997 r
  mem_resp_li[665] (net)                        1      30.1250              0.0000     0.1997 r
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.1997 r
  uce_1__uce/mem_resp_i[95] (net)                      30.1250              0.0000     0.1997 r
  uce_1__uce/U142/IN2 (AND2X1)                                    0.1101   -0.0301 &   0.1696 r
  uce_1__uce/U142/Q (AND2X1)                                      0.2276    0.1531 @   0.3227 r
  uce_1__uce/data_mem_pkt_o[39] (net)           3      68.4708              0.0000     0.3227 r
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.3227 r
  data_mem_pkt_li[561] (net)                           68.4708              0.0000     0.3227 r
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.3227 r
  core/data_mem_pkt_i[562] (net)                       68.4708              0.0000     0.3227 r
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.3227 r
  core/be/data_mem_pkt_i[39] (net)                     68.4708              0.0000     0.3227 r
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.3227 r
  core/be/be_mem/data_mem_pkt_i[39] (net)              68.4708              0.0000     0.3227 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.3227 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       68.4708              0.0000     0.3227 r
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.2276   -0.0134 @   0.3093 r
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0401    0.1124     0.4218 r
  core/be/be_mem/dcache/n2280 (net)             1       4.3846              0.0000     0.4218 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0401    0.0001 &   0.4218 r
  data arrival time                                                                    0.4218

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4103     0.4103
  clock reconvergence pessimism                                             0.0000     0.4103
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.4103 r
  library hold time                                                        -0.0274     0.3828
  data required time                                                                   0.3828
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3828
  data arrival time                                                                   -0.4218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0390


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[70] (net)                          2      16.8971              0.0000     0.1000 r
  U3215/IN4 (AO222X1)                                             0.0012    0.0003 @   0.1003 r
  U3215/Q (AO222X1)                                               0.1364    0.1450 @   0.2453 r
  mem_resp_li[640] (net)                        1      37.3698              0.0000     0.2453 r
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2453 r
  uce_1__uce/mem_resp_i[70] (net)                      37.3698              0.0000     0.2453 r
  uce_1__uce/U115/IN2 (AND2X1)                                    0.1366   -0.0365 @   0.2088 r
  uce_1__uce/U115/Q (AND2X1)                                      0.1459    0.1213 @   0.3301 r
  uce_1__uce/data_mem_pkt_o[14] (net)           3      40.3591              0.0000     0.3301 r
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.3301 r
  data_mem_pkt_li[536] (net)                           40.3591              0.0000     0.3301 r
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.3301 r
  core/data_mem_pkt_i[537] (net)                       40.3591              0.0000     0.3301 r
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.3301 r
  core/be/data_mem_pkt_i[14] (net)                     40.3591              0.0000     0.3301 r
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.3301 r
  core/be/be_mem/data_mem_pkt_i[14] (net)              40.3591              0.0000     0.3301 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.3301 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       40.3591              0.0000     0.3301 r
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.1463   -0.0270 @   0.3031 r
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0362    0.0957     0.3988 r
  core/be/be_mem/dcache/n2305 (net)             1       3.0435              0.0000     0.3988 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0362    0.0000 &   0.3989 r
  data arrival time                                                                    0.3989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  clock reconvergence pessimism                                             0.0000     0.3856
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.3856 r
  library hold time                                                        -0.0260     0.3596
  data required time                                                                   0.3596
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3596
  data arrival time                                                                   -0.3989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0392


  Startpoint: mem_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[118] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[118] (net)                         2      12.3548              0.0000     0.1000 f
  U3268/IN4 (AO222X1)                                             0.0007    0.0000 @   0.1000 f
  U3268/Q (AO222X1)                                               0.1411    0.1570     0.2570 f
  mem_resp_li[688] (net)                        1      41.0941              0.0000     0.2570 f
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2570 f
  uce_1__uce/mem_resp_i[118] (net)                     41.0941              0.0000     0.2570 f
  uce_1__uce/U167/IN2 (AND2X1)                                    0.1411   -0.0440 &   0.2131 f
  uce_1__uce/U167/Q (AND2X1)                                      0.2266    0.1748 @   0.3879 f
  uce_1__uce/data_mem_pkt_o[62] (net)           3      66.0009              0.0000     0.3879 f
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.3879 f
  data_mem_pkt_li[584] (net)                           66.0009              0.0000     0.3879 f
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.3879 f
  core/data_mem_pkt_i[585] (net)                       66.0009              0.0000     0.3879 f
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.3879 f
  core/be/data_mem_pkt_i[62] (net)                     66.0009              0.0000     0.3879 f
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.3879 f
  core/be/be_mem/data_mem_pkt_i[62] (net)              66.0009              0.0000     0.3879 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.3879 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       66.0009              0.0000     0.3879 f
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.2266   -0.0093 @   0.3785 f
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0352    0.0903     0.4688 f
  core/be/be_mem/dcache/n2257 (net)             1       2.1466              0.0000     0.4688 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0352    0.0000 &   0.4688 f
  data arrival time                                                                    0.4688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.4126 r
  library hold time                                                         0.0170     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.4688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0392


  Startpoint: io_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[104] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[104] (net)                          2      19.3320              0.0000     0.1000 r
  U3253/IN5 (AO222X1)                                             0.0016    0.0003 @   0.1003 r
  U3253/Q (AO222X1)                                               0.1076    0.0983     0.1986 r
  mem_resp_li[674] (net)                        1      29.2517              0.0000     0.1986 r
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.1986 r
  uce_1__uce/mem_resp_i[104] (net)                     29.2517              0.0000     0.1986 r
  uce_1__uce/U151/IN2 (AND2X1)                                    0.1076   -0.0072 &   0.1914 r
  uce_1__uce/U151/Q (AND2X1)                                      0.1970    0.1400 @   0.3314 r
  uce_1__uce/data_mem_pkt_o[48] (net)           3      58.3349              0.0000     0.3314 r
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.3314 r
  data_mem_pkt_li[570] (net)                           58.3349              0.0000     0.3314 r
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.3314 r
  core/data_mem_pkt_i[571] (net)                       58.3349              0.0000     0.3314 r
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.3314 r
  core/be/data_mem_pkt_i[48] (net)                     58.3349              0.0000     0.3314 r
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.3314 r
  core/be/be_mem/data_mem_pkt_i[48] (net)              58.3349              0.0000     0.3314 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.3314 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       58.3349              0.0000     0.3314 r
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1970   -0.0115 @   0.3199 r
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0358    0.1041     0.4240 r
  core/be/be_mem/dcache/n2271 (net)             1       2.9296              0.0000     0.4240 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0358    0.0000 &   0.4241 r
  data arrival time                                                                    0.4241

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                        -0.0262     0.3847
  data required time                                                                   0.3847
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3847
  data arrival time                                                                   -0.4241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0393


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U119/IN2 (AND2X1)   0.2163   0.0038 @   0.3719 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U119/Q (AND2X1)    0.0322    0.0868     0.4587 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n112 (net)     1   4.4529    0.0000     0.4587 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__27_/D (DFFX1)   0.0322  -0.0007 &   0.4580 f
  data arrival time                                                                    0.4580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  clock reconvergence pessimism                                             0.0000     0.4005
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__27_/CLK (DFFX1)   0.0000   0.4005 r
  library hold time                                                         0.0180     0.4186
  data required time                                                                   0.4186
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4186
  data arrival time                                                                   -0.4580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0394


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[68] (net)                          2      15.5360              0.0000     0.1000 r
  U3213/IN4 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3213/Q (AO222X1)                                               0.1128    0.1371     0.2374 r
  mem_resp_li[638] (net)                        1      30.9998              0.0000     0.2374 r
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.2374 r
  uce_1__uce/mem_resp_i[68] (net)                      30.9998              0.0000     0.2374 r
  uce_1__uce/U112/IN2 (AND2X1)                                    0.1128   -0.0229 &   0.2144 r
  uce_1__uce/U112/Q (AND2X1)                                      0.1450    0.1187 @   0.3331 r
  uce_1__uce/data_mem_pkt_o[12] (net)           3      40.3995              0.0000     0.3331 r
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.3331 r
  data_mem_pkt_li[534] (net)                           40.3995              0.0000     0.3331 r
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.3331 r
  core/data_mem_pkt_i[535] (net)                       40.3995              0.0000     0.3331 r
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.3331 r
  core/be/data_mem_pkt_i[12] (net)                     40.3995              0.0000     0.3331 r
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.3331 r
  core/be/be_mem/data_mem_pkt_i[12] (net)              40.3995              0.0000     0.3331 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.3331 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       40.3995              0.0000     0.3331 r
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.1453   -0.0296 @   0.3035 r
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0363    0.0957     0.3992 r
  core/be/be_mem/dcache/n2307 (net)             1       3.0905              0.0000     0.3992 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0363    0.0000 &   0.3992 r
  data arrival time                                                                    0.3992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  clock reconvergence pessimism                                             0.0000     0.3857
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.3857 r
  library hold time                                                        -0.0260     0.3596
  data required time                                                                   0.3596
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3596
  data arrival time                                                                   -0.3992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0396


  Startpoint: io_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[118] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[118] (net)                          2      12.5246              0.0000     0.1000 r
  U3268/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 r
  U3268/Q (AO222X1)                                               0.1412    0.1141     0.2141 r
  mem_resp_li[688] (net)                        1      41.0989              0.0000     0.2141 r
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2141 r
  uce_1__uce/mem_resp_i[118] (net)                     41.0989              0.0000     0.2141 r
  uce_1__uce/U167/IN2 (AND2X1)                                    0.1412   -0.0413 &   0.1728 r
  uce_1__uce/U167/Q (AND2X1)                                      0.2262    0.1539 @   0.3267 r
  uce_1__uce/data_mem_pkt_o[62] (net)           3      66.9024              0.0000     0.3267 r
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.3267 r
  data_mem_pkt_li[584] (net)                           66.9024              0.0000     0.3267 r
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.3267 r
  core/data_mem_pkt_i[585] (net)                       66.9024              0.0000     0.3267 r
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.3267 r
  core/be/data_mem_pkt_i[62] (net)                     66.9024              0.0000     0.3267 r
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.3267 r
  core/be/be_mem/data_mem_pkt_i[62] (net)              66.9024              0.0000     0.3267 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.3267 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       66.9024              0.0000     0.3267 r
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.2262   -0.0079 @   0.3188 r
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0340    0.1078     0.4266 r
  core/be/be_mem/dcache/n2257 (net)             1       2.3190              0.0000     0.4266 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0340    0.0000 &   0.4266 r
  data arrival time                                                                    0.4266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.4126 r
  library hold time                                                        -0.0257     0.3869
  data required time                                                                   0.3869
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3869
  data arrival time                                                                   -0.4266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0396


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[17] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[17] (net)                           2      20.3542              0.0000     0.1000 r
  U3158/IN5 (AO222X1)                                             0.0018    0.0006 @   0.1006 r
  U3158/Q (AO222X1)                                               0.2588    0.1557 @   0.2563 r
  mem_resp_li[587] (net)                        1      77.0095              0.0000     0.2563 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                                   0.0000     0.2563 r
  uce_1__uce/mem_resp_i[17] (net)                      77.0095              0.0000     0.2563 r
  uce_1__uce/U791/IN2 (AND2X1)                                    0.2588   -0.0520 @   0.2042 r
  uce_1__uce/U791/Q (AND2X1)                                      0.1426    0.1317 @   0.3359 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2      38.5447              0.0000     0.3359 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                                 0.0000     0.3359 r
  tag_mem_pkt_li[43] (net)                             38.5447              0.0000     0.3359 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                             0.0000     0.3359 r
  core/tag_mem_pkt_i[47] (net)                         38.5447              0.0000     0.3359 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                                 0.0000     0.3359 r
  core/be/tag_mem_pkt_i[4] (net)                       38.5447              0.0000     0.3359 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)                      0.0000     0.3359 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                38.5447              0.0000     0.3359 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)              0.0000     0.3359 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)         38.5447              0.0000     0.3359 r
  core/be/be_mem/dcache/U1212/IN1 (AND2X1)                        0.1429   -0.0330 @   0.3029 r
  core/be/be_mem/dcache/U1212/Q (AND2X1)                          0.0703    0.0944     0.3973 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     2  15.1019             0.0000     0.3973 r
  core/be/be_mem/dcache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3973 r
  core/be/be_mem/dcache/tag_mem/data_i[125] (net)      15.1019              0.0000     0.3973 r
  core/be/be_mem/dcache/tag_mem/icc_place51/INP (NBUFFX2)         0.0703   -0.0119 &   0.3854 r
  core/be/be_mem/dcache/tag_mem/icc_place51/Z (NBUFFX2)           0.0253    0.0569     0.4423 r
  core/be/be_mem/dcache/tag_mem/n185 (net)      1       2.7423              0.0000     0.4423 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[1] (saed90_248x64_1P_bit)   0.0253  -0.0021 &   0.4401 r d 
  data arrival time                                                                    0.4401

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  clock reconvergence pessimism                                             0.0000     0.3504
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3504 r
  library hold time                                                         0.0500     0.4004
  data required time                                                                   0.4004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4004
  data arrival time                                                                   -0.4401
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0397


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[76] (net)                          2      15.2110              0.0000     0.1000 r
  U3222/IN4 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3222/Q (AO222X1)                                               0.1186    0.1401     0.2403 r
  mem_resp_li[646] (net)                        1      33.1470              0.0000     0.2403 r
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.2403 r
  uce_1__uce/mem_resp_i[76] (net)                      33.1470              0.0000     0.2403 r
  uce_1__uce/U121/IN2 (AND2X1)                                    0.1186   -0.0284 &   0.2119 r
  uce_1__uce/U121/Q (AND2X1)                                      0.1650    0.1264 @   0.3383 r
  uce_1__uce/data_mem_pkt_o[20] (net)           3      46.9160              0.0000     0.3383 r
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.3383 r
  data_mem_pkt_li[542] (net)                           46.9160              0.0000     0.3383 r
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.3383 r
  core/data_mem_pkt_i[543] (net)                       46.9160              0.0000     0.3383 r
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.3383 r
  core/be/data_mem_pkt_i[20] (net)                     46.9160              0.0000     0.3383 r
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.3383 r
  core/be/be_mem/data_mem_pkt_i[20] (net)              46.9160              0.0000     0.3383 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.3383 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       46.9160              0.0000     0.3383 r
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.1656   -0.0363 @   0.3020 r
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0353    0.0984     0.4004 r
  core/be/be_mem/dcache/n2299 (net)             1       2.7477              0.0000     0.4004 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0353    0.0000 &   0.4005 r
  data arrival time                                                                    0.4005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3862     0.3862
  clock reconvergence pessimism                                             0.0000     0.3862
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.3862 r
  library hold time                                                        -0.0257     0.3605
  data required time                                                                   0.3605
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3605
  data arrival time                                                                   -0.4005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0400


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U147/IN2 (AND2X1)   0.2163   0.0053 @   0.3734 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U147/Q (AND2X1)    0.0310    0.0856     0.4590 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n60 (net)     1   3.9341     0.0000     0.4590 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__14_/D (DFFX1)   0.0310   0.0000 &   0.4591 f
  data arrival time                                                                    0.4591

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  clock reconvergence pessimism                                             0.0000     0.4007
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__14_/CLK (DFFX1)   0.0000   0.4007 r
  library hold time                                                         0.0183     0.4190
  data required time                                                                   0.4190
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4190
  data arrival time                                                                   -0.4591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0401


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U151/IN2 (AND2X1)   0.2163   0.0050 @   0.3732 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U151/Q (AND2X1)    0.0322    0.0865     0.4597 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n52 (net)     1   4.3470     0.0000     0.4597 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__12_/D (DFFX1)   0.0322   0.0001 &   0.4598 f
  data arrival time                                                                    0.4598

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  clock reconvergence pessimism                                             0.0000     0.4012
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__12_/CLK (DFFX1)   0.0000   0.4012 r
  library hold time                                                         0.0181     0.4193
  data required time                                                                   0.4193
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4193
  data arrival time                                                                   -0.4598
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0405


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[82] (net)                          2      15.6453              0.0000     0.1000 f
  U3228/IN4 (AO222X1)                                             0.0012    0.0003 @   0.1003 f
  U3228/Q (AO222X1)                                               0.1207    0.1426 @   0.2429 f
  mem_resp_li[652] (net)                        1      32.5386              0.0000     0.2429 f
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2429 f
  uce_1__uce/mem_resp_i[82] (net)                      32.5386              0.0000     0.2429 f
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1207   -0.0148 @   0.2281 f
  uce_1__uce/U128/Q (AND2X1)                                      0.1727    0.1498 @   0.3779 f
  uce_1__uce/data_mem_pkt_o[26] (net)           3      49.5440              0.0000     0.3779 f
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.3779 f
  data_mem_pkt_li[548] (net)                           49.5440              0.0000     0.3779 f
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.3779 f
  core/data_mem_pkt_i[549] (net)                       49.5440              0.0000     0.3779 f
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.3779 f
  core/be/data_mem_pkt_i[26] (net)                     49.5440              0.0000     0.3779 f
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.3779 f
  core/be/be_mem/data_mem_pkt_i[26] (net)              49.5440              0.0000     0.3779 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.3779 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       49.5440              0.0000     0.3779 f
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.1727   -0.0172 @   0.3607 f
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0371    0.0860     0.4467 f
  core/be/be_mem/dcache/n2293 (net)             1       2.8429              0.0000     0.4467 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0371    0.0000 &   0.4467 f
  data arrival time                                                                    0.4467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.3922 r
  library hold time                                                         0.0137     0.4059
  data required time                                                                   0.4059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4059
  data arrival time                                                                   -0.4467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0408


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U168/IN2 (AND2X1)   0.2163   0.0041 @   0.3722 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U168/Q (AND2X1)    0.0336    0.0876     0.4598 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n20 (net)     1   4.8214     0.0000     0.4598 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__4_/D (DFFX1)   0.0336   0.0001 &   0.4599 f
  data arrival time                                                                    0.4599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  clock reconvergence pessimism                                             0.0000     0.4012
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__4_/CLK (DFFX1)   0.0000   0.4012 r
  library hold time                                                         0.0177     0.4189
  data required time                                                                   0.4189
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4189
  data arrival time                                                                   -0.4599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0409


  Startpoint: mem_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[113] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[113] (net)                         2      15.2976              0.0000     0.1000 f
  U3263/IN4 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3263/Q (AO222X1)                                               0.1168    0.1426     0.2427 f
  mem_resp_li[683] (net)                        1      32.2049              0.0000     0.2427 f
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.2427 f
  uce_1__uce/mem_resp_i[113] (net)                     32.2049              0.0000     0.2427 f
  uce_1__uce/U161/IN2 (AND2X1)                                    0.1168   -0.0281 &   0.2146 f
  uce_1__uce/U161/Q (AND2X1)                                      0.2344    0.1749 @   0.3894 f
  uce_1__uce/data_mem_pkt_o[57] (net)           3      68.4146              0.0000     0.3894 f
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.3894 f
  data_mem_pkt_li[579] (net)                           68.4146              0.0000     0.3894 f
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.3894 f
  core/data_mem_pkt_i[580] (net)                       68.4146              0.0000     0.3894 f
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.3894 f
  core/be/data_mem_pkt_i[57] (net)                     68.4146              0.0000     0.3894 f
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.3894 f
  core/be/be_mem/data_mem_pkt_i[57] (net)              68.4146              0.0000     0.3894 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.3894 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       68.4146              0.0000     0.3894 f
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.2344   -0.0092 @   0.3803 f
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0351    0.0911     0.4713 f
  core/be/be_mem/dcache/n2262 (net)             1       2.1424              0.0000     0.4713 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0351    0.0000 &   0.4714 f
  data arrival time                                                                    0.4714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                         0.0170     0.4304
  data required time                                                                   0.4304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4304
  data arrival time                                                                   -0.4714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0410


  Startpoint: io_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[102] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[102] (net)                          2      15.8439              0.0000     0.1000 r
  U3251/IN6 (AO222X1)                                             0.0013    0.0005 @   0.1005 r
  U3251/Q (AO222X1)                                               0.1029    0.0985     0.1990 r
  mem_resp_li[672] (net)                        1      27.4846              0.0000     0.1990 r
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.1990 r
  uce_1__uce/mem_resp_i[102] (net)                     27.4846              0.0000     0.1990 r
  uce_1__uce/U149/IN2 (AND2X1)                                    0.1029   -0.0239 &   0.1750 r
  uce_1__uce/U149/Q (AND2X1)                                      0.2093    0.1438 @   0.3188 r
  uce_1__uce/data_mem_pkt_o[46] (net)           3      62.1633              0.0000     0.3188 r
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.3188 r
  data_mem_pkt_li[568] (net)                           62.1633              0.0000     0.3188 r
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.3188 r
  core/data_mem_pkt_i[569] (net)                       62.1633              0.0000     0.3188 r
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.3188 r
  core/be/data_mem_pkt_i[46] (net)                     62.1633              0.0000     0.3188 r
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.3188 r
  core/be/be_mem/data_mem_pkt_i[46] (net)              62.1633              0.0000     0.3188 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.3188 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       62.1633              0.0000     0.3188 r
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.2093    0.0028 @   0.3216 r
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0354    0.1059     0.4276 r
  core/be/be_mem/dcache/n2273 (net)             1       2.7920              0.0000     0.4276 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0354    0.0000 &   0.4276 r
  data arrival time                                                                    0.4276

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.4126 r
  library hold time                                                        -0.0261     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.4276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0411


  Startpoint: mem_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[99] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[99] (net)                          2      16.0869              0.0000     0.1000 r
  U3248/IN4 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3248/Q (AO222X1)                                               0.0999    0.1310     0.2312 r
  mem_resp_li[669] (net)                        1      26.5483              0.0000     0.2312 r
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2312 r
  uce_1__uce/mem_resp_i[99] (net)                      26.5483              0.0000     0.2312 r
  uce_1__uce/U146/IN2 (AND2X1)                                    0.0999   -0.0239 &   0.2073 r
  uce_1__uce/U146/Q (AND2X1)                                      0.2071    0.1438 @   0.3511 r
  uce_1__uce/data_mem_pkt_o[43] (net)           3      61.9607              0.0000     0.3511 r
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3511 r
  data_mem_pkt_li[565] (net)                           61.9607              0.0000     0.3511 r
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3511 r
  core/data_mem_pkt_i[566] (net)                       61.9607              0.0000     0.3511 r
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3511 r
  core/be/data_mem_pkt_i[43] (net)                     61.9607              0.0000     0.3511 r
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3511 r
  core/be/be_mem/data_mem_pkt_i[43] (net)              61.9607              0.0000     0.3511 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3511 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       61.9607              0.0000     0.3511 r
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.2071   -0.0311 @   0.3200 r
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0362    0.1061     0.4261 r
  core/be/be_mem/dcache/n2276 (net)             1       3.0452              0.0000     0.4261 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0362    0.0000 &   0.4261 r
  data arrival time                                                                    0.4261

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.4112 r
  library hold time                                                        -0.0263     0.3849
  data required time                                                                   0.3849
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3849
  data arrival time                                                                   -0.4261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0412


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_cmd_ready_i (in)                                             0.0000    0.0000 @   0.1000 r
  io_cmd_ready_i (net)                          1      14.5256              0.0000     0.1000 r
  U3121/IN1 (AND3X1)                                              0.0011    0.0004 @   0.1004 r
  U3121/Q (AND3X1)                                                0.2413    0.1586 @   0.2590 r
  arb_ready_li (net)                            2      69.6921              0.0000     0.2590 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2590 r
  mem_arbiter/ready_i (net)                            69.6921              0.0000     0.2590 r
  mem_arbiter/U1/IN1 (AND2X1)                                     0.2413   -0.0413 @   0.2177 r
  mem_arbiter/U1/Q (AND2X1)                                       0.0531    0.0951     0.3128 r
  mem_arbiter/grants_o[1] (net)                 2       6.9075              0.0000     0.3128 r
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3128 r
  fifo_yumi_li[1] (net)                                 6.9075              0.0000     0.3128 r
  fifo_1__mem_fifo/yumi_i (bsg_one_fifo_width_p570_3)                       0.0000     0.3128 r
  fifo_1__mem_fifo/yumi_i (net)                         6.9075              0.0000     0.3128 r
  fifo_1__mem_fifo/U5/IN1 (NOR2X0)                                0.0531    0.0001 &   0.3128 r
  fifo_1__mem_fifo/U5/QN (NOR2X0)                                 0.0401    0.0341     0.3470 f
  fifo_1__mem_fifo/n1 (net)                     1       2.7660              0.0000     0.3470 f
  fifo_1__mem_fifo/U6/IN1 (OR2X1)                                 0.0401    0.0000 &   0.3470 f
  fifo_1__mem_fifo/U6/Q (OR2X1)                                   0.0259    0.0494     0.3964 f
  fifo_1__mem_fifo/n_0_net_ (net)               1       2.5993              0.0000     0.3964 f
  fifo_1__mem_fifo/dff_full/data_i[0] (bsg_dff_reset_width_p1_21)           0.0000     0.3964 f
  fifo_1__mem_fifo/dff_full/data_i[0] (net)             2.5993              0.0000     0.3964 f
  fifo_1__mem_fifo/dff_full/U3/INP (INVX0)                        0.0259    0.0000 &   0.3964 f
  fifo_1__mem_fifo/dff_full/U3/ZN (INVX0)                         0.0349    0.0219     0.4183 r
  fifo_1__mem_fifo/dff_full/n1 (net)            1       3.1014              0.0000     0.4183 r
  fifo_1__mem_fifo/dff_full/U4/IN2 (NOR2X0)                       0.0349    0.0000 &   0.4183 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0489    0.0378     0.4561 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1       3.3132              0.0000     0.4561 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0489   -0.0012 &   0.4549 f
  data arrival time                                                                    0.4549

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3948 r
  library hold time                                                         0.0187     0.4135
  data required time                                                                   0.4135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4135
  data arrival time                                                                   -0.4549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0414


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U163/IN2 (AND2X1)   0.2163   0.0012 @   0.3694 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U163/Q (AND2X1)    0.0424    0.0943     0.4636 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n30 (net)     1   8.0287     0.0000     0.4636 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__7_/D (DFFX1)   0.0424  -0.0030 &   0.4606 f
  data arrival time                                                                    0.4606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  clock reconvergence pessimism                                             0.0000     0.4033
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__7_/CLK (DFFX1)   0.0000   0.4033 r
  library hold time                                                         0.0157     0.4190
  data required time                                                                   0.4190
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4190
  data arrival time                                                                   -0.4606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0416


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[66] (net)                          2      18.6247              0.0000     0.1000 r
  U3210/IN4 (AO222X1)                                             0.0018    0.0007 @   0.1007 r
  U3210/Q (AO222X1)                                               0.1331    0.1438 @   0.2444 r
  mem_resp_li[636] (net)                        1      36.3785              0.0000     0.2444 r
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2444 r
  uce_1__uce/mem_resp_i[66] (net)                      36.3785              0.0000     0.2444 r
  uce_1__uce/U110/IN2 (AND2X1)                                    0.1333   -0.0307 @   0.2137 r
  uce_1__uce/U110/Q (AND2X1)                                      0.1449    0.1208 @   0.3345 r
  uce_1__uce/data_mem_pkt_o[10] (net)           3      40.1433              0.0000     0.3345 r
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.3345 r
  data_mem_pkt_li[532] (net)                           40.1433              0.0000     0.3345 r
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.3345 r
  core/data_mem_pkt_i[533] (net)                       40.1433              0.0000     0.3345 r
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.3345 r
  core/be/data_mem_pkt_i[10] (net)                     40.1433              0.0000     0.3345 r
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.3345 r
  core/be/be_mem/data_mem_pkt_i[10] (net)              40.1433              0.0000     0.3345 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.3345 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       40.1433              0.0000     0.3345 r
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.1452   -0.0279 @   0.3066 r
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0353    0.0950     0.4016 r
  core/be/be_mem/dcache/n2309 (net)             1       2.7635              0.0000     0.4016 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0353    0.0000 &   0.4016 r
  data arrival time                                                                    0.4016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  clock reconvergence pessimism                                             0.0000     0.3856
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3856 r
  library hold time                                                        -0.0257     0.3599
  data required time                                                                   0.3599
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3599
  data arrival time                                                                   -0.4016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0417


  Startpoint: io_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[103] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[103] (net)                          2      17.0215              0.0000     0.1000 r
  U3252/IN5 (AO222X1)                                             0.0014    0.0002 @   0.1002 r
  U3252/Q (AO222X1)                                               0.1009    0.0951     0.1953 r
  mem_resp_li[673] (net)                        1      26.9090              0.0000     0.1953 r
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.1953 r
  uce_1__uce/mem_resp_i[103] (net)                     26.9090              0.0000     0.1953 r
  uce_1__uce/U150/IN2 (AND2X1)                                    0.1009   -0.0199 &   0.1754 r
  uce_1__uce/U150/Q (AND2X1)                                      0.1999    0.1393 @   0.3147 r
  uce_1__uce/data_mem_pkt_o[47] (net)           3      58.9315              0.0000     0.3147 r
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3147 r
  data_mem_pkt_li[569] (net)                           58.9315              0.0000     0.3147 r
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3147 r
  core/data_mem_pkt_i[570] (net)                       58.9315              0.0000     0.3147 r
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3147 r
  core/be/data_mem_pkt_i[47] (net)                     58.9315              0.0000     0.3147 r
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3147 r
  core/be/be_mem/data_mem_pkt_i[47] (net)              58.9315              0.0000     0.3147 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3147 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       58.9315              0.0000     0.3147 r
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.1999    0.0100 @   0.3246 r
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0346    0.1038     0.4284 r
  core/be/be_mem/dcache/n2272 (net)             1       2.5306              0.0000     0.4284 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0346    0.0000 &   0.4284 r
  data arrival time                                                                    0.4284

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                             0.0000     0.4125
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.4125 r
  library hold time                                                        -0.0258     0.3867
  data required time                                                                   0.3867
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3867
  data arrival time                                                                   -0.4284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0417


  Startpoint: io_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[62] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[62] (net)                           2      11.5816              0.0000     0.1000 r
  U3206/IN6 (AO222X1)                                             0.0007    0.0002 @   0.1002 r
  U3206/Q (AO222X1)                                               0.1261    0.1094     0.2097 r
  mem_resp_li[632] (net)                        1      35.6798              0.0000     0.2097 r
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.2097 r
  uce_1__uce/mem_resp_i[62] (net)                      35.6798              0.0000     0.2097 r
  uce_1__uce/U106/IN2 (AND2X1)                                    0.1261   -0.0312 &   0.1785 r
  uce_1__uce/U106/Q (AND2X1)                                      0.2001    0.1427 @   0.3212 r
  uce_1__uce/data_mem_pkt_o[6] (net)            3      58.7351              0.0000     0.3212 r
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.3212 r
  data_mem_pkt_li[528] (net)                           58.7351              0.0000     0.3212 r
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.3212 r
  core/data_mem_pkt_i[529] (net)                       58.7351              0.0000     0.3212 r
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.3212 r
  core/be/data_mem_pkt_i[6] (net)                      58.7351              0.0000     0.3212 r
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.3212 r
  core/be/be_mem/data_mem_pkt_i[6] (net)               58.7351              0.0000     0.3212 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.3212 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        58.7351              0.0000     0.3212 r
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.2007   -0.0157 @   0.3055 r
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0346    0.1039     0.4094 r
  core/be/be_mem/dcache/n2313 (net)             1       2.5344              0.0000     0.4094 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0346    0.0000 &   0.4094 r
  data arrival time                                                                    0.4094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  clock reconvergence pessimism                                             0.0000     0.3923
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.3923 r
  library hold time                                                        -0.0253     0.3670
  data required time                                                                   0.3670
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3670
  data arrival time                                                                   -0.4094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0424


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U130/IN2 (AND2X1)   0.2163   0.0028 @   0.3709 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U130/Q (AND2X1)    0.0408    0.0930     0.4639 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n92 (net)     1   7.3328     0.0000     0.4639 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__22_/D (DFFX1)   0.0408  -0.0038 &   0.4600 f
  data arrival time                                                                    0.4600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  clock reconvergence pessimism                                             0.0000     0.4014
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__22_/CLK (DFFX1)   0.0000   0.4014 r
  library hold time                                                         0.0161     0.4175
  data required time                                                                   0.4175
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4175
  data arrival time                                                                   -0.4600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0426


  Startpoint: mem_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[62] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[62] (net)                          2      12.0187              0.0000     0.1000 f
  U3206/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3206/Q (AO222X1)                                               0.1271    0.1482     0.2483 f
  mem_resp_li[632] (net)                        1      35.6750              0.0000     0.2483 f
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.2483 f
  uce_1__uce/mem_resp_i[62] (net)                      35.6750              0.0000     0.2483 f
  uce_1__uce/U106/IN2 (AND2X1)                                    0.1271   -0.0333 &   0.2150 f
  uce_1__uce/U106/Q (AND2X1)                                      0.1999    0.1639 @   0.3789 f
  uce_1__uce/data_mem_pkt_o[6] (net)            3      57.8336              0.0000     0.3789 f
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.3789 f
  data_mem_pkt_li[528] (net)                           57.8336              0.0000     0.3789 f
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.3789 f
  core/data_mem_pkt_i[529] (net)                       57.8336              0.0000     0.3789 f
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.3789 f
  core/be/data_mem_pkt_i[6] (net)                      57.8336              0.0000     0.3789 f
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.3789 f
  core/be/be_mem/data_mem_pkt_i[6] (net)               57.8336              0.0000     0.3789 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.3789 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        57.8336              0.0000     0.3789 f
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.1999   -0.0178 @   0.3611 f
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0360    0.0879     0.4490 f
  core/be/be_mem/dcache/n2313 (net)             1       2.3620              0.0000     0.4490 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0360    0.0000 &   0.4490 f
  data arrival time                                                                    0.4490

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  clock reconvergence pessimism                                             0.0000     0.3923
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.3923 r
  library hold time                                                         0.0140     0.4063
  data required time                                                                   0.4063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4063
  data arrival time                                                                   -0.4490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0427


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[84] (net)                          2      15.8265              0.0000     0.1000 f
  U3230/IN4 (AO222X1)                                             0.0012    0.0001 @   0.1001 f
  U3230/Q (AO222X1)                                               0.1296    0.1474 @   0.2474 f
  mem_resp_li[654] (net)                        1      35.5029              0.0000     0.2474 f
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2474 f
  uce_1__uce/mem_resp_i[84] (net)                      35.5029              0.0000     0.2474 f
  uce_1__uce/U130/IN2 (AND2X1)                                    0.1296   -0.0373 @   0.2101 f
  uce_1__uce/U130/Q (AND2X1)                                      0.1886    0.1588 @   0.3689 f
  uce_1__uce/data_mem_pkt_o[28] (net)           3      54.3335              0.0000     0.3689 f
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.3689 f
  data_mem_pkt_li[550] (net)                           54.3335              0.0000     0.3689 f
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.3689 f
  core/data_mem_pkt_i[551] (net)                       54.3335              0.0000     0.3689 f
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.3689 f
  core/be/data_mem_pkt_i[28] (net)                     54.3335              0.0000     0.3689 f
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.3689 f
  core/be/be_mem/data_mem_pkt_i[28] (net)              54.3335              0.0000     0.3689 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.3689 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       54.3335              0.0000     0.3689 f
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.1886   -0.0065 @   0.3624 f
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0358    0.0866     0.4490 f
  core/be/be_mem/dcache/n2291 (net)             1       2.3513              0.0000     0.4490 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0358    0.0000 &   0.4491 f
  data arrival time                                                                    0.4491

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.3922 r
  library hold time                                                         0.0140     0.4063
  data required time                                                                   0.4063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4063
  data arrival time                                                                   -0.4491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0428


  Startpoint: mem_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[117] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[117] (net)                         2      13.3558              0.0000     0.1000 r
  U3267/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3267/Q (AO222X1)                                               0.1261    0.1436     0.2437 r
  mem_resp_li[687] (net)                        1      35.7020              0.0000     0.2437 r
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.2437 r
  uce_1__uce/mem_resp_i[117] (net)                     35.7020              0.0000     0.2437 r
  uce_1__uce/U165/IN2 (AND2X1)                                    0.1261   -0.0371 &   0.2065 r
  uce_1__uce/U165/Q (AND2X1)                                      0.1993    0.1430 @   0.3495 r
  uce_1__uce/data_mem_pkt_o[61] (net)           3      58.8982              0.0000     0.3495 r
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.3495 r
  data_mem_pkt_li[583] (net)                           58.8982              0.0000     0.3495 r
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.3495 r
  core/data_mem_pkt_i[584] (net)                       58.8982              0.0000     0.3495 r
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.3495 r
  core/be/data_mem_pkt_i[61] (net)                     58.8982              0.0000     0.3495 r
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.3495 r
  core/be/be_mem/data_mem_pkt_i[61] (net)              58.8982              0.0000     0.3495 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.3495 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       58.8982              0.0000     0.3495 r
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.1993   -0.0245 @   0.3250 r
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0344    0.1034     0.4284 r
  core/be/be_mem/dcache/n2258 (net)             1       2.4144              0.0000     0.4284 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0344    0.0000 &   0.4284 r
  data arrival time                                                                    0.4284

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.4113 r
  library hold time                                                        -0.0258     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.4284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0429


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[63] (net)                          2      13.2369              0.0000     0.1000 f
  U3359/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3359/Q (AO222X1)                                               0.1300    0.1149 @   0.2151 f
  mem_resp_li[63] (net)                         1      35.4232              0.0000     0.2151 f
  uce_0__uce/mem_resp_i[63] (bp_uce_02_2)                                   0.0000     0.2151 f
  uce_0__uce/mem_resp_i[63] (net)                      35.4232              0.0000     0.2151 f
  uce_0__uce/U158/IN2 (AND2X1)                                    0.1300   -0.0020 @   0.2131 f
  uce_0__uce/U158/Q (AND2X1)                                      0.2557    0.1955 @   0.4085 f
  uce_0__uce/data_mem_pkt_o[7] (net)            3      76.9548              0.0000     0.4085 f
  uce_0__uce/data_mem_pkt_o[7] (bp_uce_02_2)                                0.0000     0.4085 f
  data_mem_pkt_li[6] (net)                             76.9548              0.0000     0.4085 f
  core/data_mem_pkt_i[7] (bp_core_minimal_02_0)                             0.0000     0.4085 f
  core/data_mem_pkt_i[7] (net)                         76.9548              0.0000     0.4085 f
  core/fe/data_mem_pkt_i[7] (bp_fe_top_02_0)                                0.0000     0.4085 f
  core/fe/data_mem_pkt_i[7] (net)                      76.9548              0.0000     0.4085 f
  core/fe/mem/data_mem_pkt_i[7] (bp_fe_mem_02_0)                            0.0000     0.4085 f
  core/fe/mem/data_mem_pkt_i[7] (net)                  76.9548              0.0000     0.4085 f
  core/fe/mem/icache/data_mem_pkt_i[7] (bp_fe_icache_02_0)                  0.0000     0.4085 f
  core/fe/mem/icache/data_mem_pkt_i[7] (net)           76.9548              0.0000     0.4085 f
  core/fe/mem/icache/U952/IN1 (MUX21X1)                           0.2557   -0.0660 @   0.3425 f
  core/fe/mem/icache/U952/Q (MUX21X1)                             0.0339    0.0938     0.4363 f
  core/fe/mem/icache/n499 (net)                 1       2.3030              0.0000     0.4363 f
  core/fe/mem/icache/uncached_load_data_r_reg_5_/D (DFFX1)        0.0339    0.0000 &   0.4363 f
  data arrival time                                                                    0.4363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  clock reconvergence pessimism                                             0.0000     0.3795
  core/fe/mem/icache/uncached_load_data_r_reg_5_/CLK (DFFX1)                0.0000     0.3795 r
  library hold time                                                         0.0137     0.3933
  data required time                                                                   0.3933
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3933
  data arrival time                                                                   -0.4363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0430


  Startpoint: mem_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[89] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[89] (net)                          2      15.4289              0.0000     0.1000 r
  U3237/IN4 (AO222X1)                                             0.0011    0.0001 @   0.1001 r
  U3237/Q (AO222X1)                                               0.1109    0.1362     0.2362 r
  mem_resp_li[659] (net)                        1      30.3000              0.0000     0.2362 r
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2362 r
  uce_1__uce/mem_resp_i[89] (net)                      30.3000              0.0000     0.2362 r
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1109   -0.0231 &   0.2131 r
  uce_1__uce/U135/Q (AND2X1)                                      0.2063    0.1437 @   0.3568 r
  uce_1__uce/data_mem_pkt_o[33] (net)           3      60.9648              0.0000     0.3568 r
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.3568 r
  data_mem_pkt_li[555] (net)                           60.9648              0.0000     0.3568 r
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.3568 r
  core/data_mem_pkt_i[556] (net)                       60.9648              0.0000     0.3568 r
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.3568 r
  core/be/data_mem_pkt_i[33] (net)                     60.9648              0.0000     0.3568 r
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.3568 r
  core/be/be_mem/data_mem_pkt_i[33] (net)              60.9648              0.0000     0.3568 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.3568 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       60.9648              0.0000     0.3568 r
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.2069   -0.0331 @   0.3237 r
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0348    0.1051     0.4288 r
  core/be/be_mem/dcache/n2286 (net)             1       2.5875              0.0000     0.4288 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0348    0.0000 &   0.4288 r
  data arrival time                                                                    0.4288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.4115 r
  library hold time                                                        -0.0259     0.3857
  data required time                                                                   0.3857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3857
  data arrival time                                                                   -0.4288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0431


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U146/IN2 (AND2X1)   0.2163   0.0006 @   0.3687 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U146/Q (AND2X1)    0.0425    0.0942     0.4630 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n62 (net)     1   8.0183     0.0000     0.4630 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__15_/D (DFFX1)   0.0425  -0.0005 &   0.4624 f
  data arrival time                                                                    0.4624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4032     0.4032
  clock reconvergence pessimism                                             0.0000     0.4032
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__15_/CLK (DFFX1)   0.0000   0.4032 r
  library hold time                                                         0.0157     0.4189
  data required time                                                                   0.4189
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4189
  data arrival time                                                                   -0.4624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0435


  Startpoint: mem_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[107] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[107] (net)                         2      19.2738              0.0000     0.1000 f
  U3256/IN4 (AO222X1)                                             0.0016    0.0002 @   0.1002 f
  U3256/Q (AO222X1)                                               0.1066    0.1361     0.2363 f
  mem_resp_li[677] (net)                        1      28.1686              0.0000     0.2363 f
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2363 f
  uce_1__uce/mem_resp_i[107] (net)                     28.1686              0.0000     0.2363 f
  uce_1__uce/U155/IN2 (AND2X1)                                    0.1066   -0.0262 &   0.2102 f
  uce_1__uce/U155/Q (AND2X1)                                      0.2123    0.1628 @   0.3730 f
  uce_1__uce/data_mem_pkt_o[51] (net)           3      61.5845              0.0000     0.3730 f
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.3730 f
  data_mem_pkt_li[573] (net)                           61.5845              0.0000     0.3730 f
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.3730 f
  core/data_mem_pkt_i[574] (net)                       61.5845              0.0000     0.3730 f
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.3730 f
  core/be/data_mem_pkt_i[51] (net)                     61.5845              0.0000     0.3730 f
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.3730 f
  core/be/be_mem/data_mem_pkt_i[51] (net)              61.5845              0.0000     0.3730 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.3730 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       61.5845              0.0000     0.3730 f
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.2123    0.0099 @   0.3829 f
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0389    0.0918     0.4747 f
  core/be/be_mem/dcache/n2268 (net)             1       3.4345              0.0000     0.4747 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0389    0.0000 &   0.4747 f
  data arrival time                                                                    0.4747

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                         0.0161     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.4747
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0454


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[114] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[114] (net)                         2      16.5333              0.0000     0.1000 f
  U3264/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3264/Q (AO222X1)                                               0.1300    0.1504     0.2506 f
  mem_resp_li[684] (net)                        1      37.0535              0.0000     0.2506 f
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2506 f
  uce_1__uce/mem_resp_i[114] (net)                     37.0535              0.0000     0.2506 f
  uce_1__uce/U162/IN2 (AND2X1)                                    0.1300   -0.0324 &   0.2182 f
  uce_1__uce/U162/Q (AND2X1)                                      0.2246    0.1727 @   0.3909 f
  uce_1__uce/data_mem_pkt_o[58] (net)           3      65.4076              0.0000     0.3909 f
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.3909 f
  data_mem_pkt_li[580] (net)                           65.4076              0.0000     0.3909 f
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.3909 f
  core/data_mem_pkt_i[581] (net)                       65.4076              0.0000     0.3909 f
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.3909 f
  core/be/data_mem_pkt_i[58] (net)                     65.4076              0.0000     0.3909 f
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.3909 f
  core/be/be_mem/data_mem_pkt_i[58] (net)              65.4076              0.0000     0.3909 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.3909 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       65.4076              0.0000     0.3909 f
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.2246   -0.0080 @   0.3829 f
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0377    0.0921     0.4750 f
  core/be/be_mem/dcache/n2261 (net)             1       3.0055              0.0000     0.4750 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0377    0.0000 &   0.4750 f
  data arrival time                                                                    0.4750

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                         0.0164     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.4750
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0454


  Startpoint: mem_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[112] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[112] (net)                         2      18.2027              0.0000     0.1000 f
  U3262/IN4 (AO222X1)                                             0.0014    0.0003 @   0.1003 f
  U3262/Q (AO222X1)                                               0.1330    0.1518     0.2521 f
  mem_resp_li[682] (net)                        1      37.8339              0.0000     0.2521 f
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.2521 f
  uce_1__uce/mem_resp_i[112] (net)                     37.8339              0.0000     0.2521 f
  uce_1__uce/U160/IN2 (AND2X1)                                    0.1330   -0.0379 &   0.2142 f
  uce_1__uce/U160/Q (AND2X1)                                      0.2262    0.1741 @   0.3883 f
  uce_1__uce/data_mem_pkt_o[56] (net)           3      65.9818              0.0000     0.3883 f
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.3883 f
  data_mem_pkt_li[578] (net)                           65.9818              0.0000     0.3883 f
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.3883 f
  core/data_mem_pkt_i[579] (net)                       65.9818              0.0000     0.3883 f
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.3883 f
  core/be/data_mem_pkt_i[56] (net)                     65.9818              0.0000     0.3883 f
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.3883 f
  core/be/be_mem/data_mem_pkt_i[56] (net)              65.9818              0.0000     0.3883 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.3883 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       65.9818              0.0000     0.3883 f
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.2262   -0.0059 @   0.3824 f
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0385    0.0929     0.4753 f
  core/be/be_mem/dcache/n2263 (net)             1       3.2900              0.0000     0.4753 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0385    0.0000 &   0.4753 f
  data arrival time                                                                    0.4753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.4132 r
  library hold time                                                         0.0162     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.4753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0460


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[94] (net)                          2      15.3558              0.0000     0.1000 f
  U3395/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 f
  U3395/Q (AO222X1)                                               0.1408    0.1216 @   0.2219 f
  mem_resp_li[94] (net)                         1      39.6154              0.0000     0.2219 f
  uce_0__uce/mem_resp_i[94] (bp_uce_02_2)                                   0.0000     0.2219 f
  uce_0__uce/mem_resp_i[94] (net)                      39.6154              0.0000     0.2219 f
  uce_0__uce/U193/IN2 (AND2X1)                                    0.1408   -0.0367 @   0.1852 f
  uce_0__uce/U193/Q (AND2X1)                                      0.2830    0.1988 @   0.3840 f
  uce_0__uce/data_mem_pkt_o[38] (net)           3      82.5793              0.0000     0.3840 f
  uce_0__uce/data_mem_pkt_o[38] (bp_uce_02_2)                               0.0000     0.3840 f
  data_mem_pkt_li[37] (net)                            82.5793              0.0000     0.3840 f
  core/data_mem_pkt_i[38] (bp_core_minimal_02_0)                            0.0000     0.3840 f
  core/data_mem_pkt_i[38] (net)                        82.5793              0.0000     0.3840 f
  core/fe/data_mem_pkt_i[38] (bp_fe_top_02_0)                               0.0000     0.3840 f
  core/fe/data_mem_pkt_i[38] (net)                     82.5793              0.0000     0.3840 f
  core/fe/mem/data_mem_pkt_i[38] (bp_fe_mem_02_0)                           0.0000     0.3840 f
  core/fe/mem/data_mem_pkt_i[38] (net)                 82.5793              0.0000     0.3840 f
  core/fe/mem/icache/data_mem_pkt_i[38] (bp_fe_icache_02_0)                 0.0000     0.3840 f
  core/fe/mem/icache/data_mem_pkt_i[38] (net)          82.5793              0.0000     0.3840 f
  core/fe/mem/icache/U959/IN1 (MUX21X1)                           0.2830   -0.0471 @   0.3369 f
  core/fe/mem/icache/U959/Q (MUX21X1)                             0.0364    0.0962     0.4331 f
  core/fe/mem/icache/n530 (net)                 1       2.5224              0.0000     0.4331 f
  core/fe/mem/icache/uncached_load_data_r_reg_36_/D (DFFX1)       0.0364    0.0000 &   0.4331 f
  data arrival time                                                                    0.4331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3684     0.3684
  clock reconvergence pessimism                                             0.0000     0.3684
  core/fe/mem/icache/uncached_load_data_r_reg_36_/CLK (DFFX1)               0.0000     0.3684 r
  library hold time                                                         0.0187     0.3871
  data required time                                                                   0.3871
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3871
  data arrival time                                                                   -0.4331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0461


  Startpoint: io_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[113] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[113] (net)                          2      15.9292              0.0000     0.1000 r
  U3263/IN5 (AO222X1)                                             0.0011    0.0000 @   0.1000 r
  U3263/Q (AO222X1)                                               0.1160    0.1022     0.2022 r
  mem_resp_li[683] (net)                        1      32.2097              0.0000     0.2022 r
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.2022 r
  uce_1__uce/mem_resp_i[113] (net)                     32.2097              0.0000     0.2022 r
  uce_1__uce/U161/IN2 (AND2X1)                                    0.1160   -0.0263 &   0.1759 r
  uce_1__uce/U161/Q (AND2X1)                                      0.2331    0.1539 @   0.3298 r
  uce_1__uce/data_mem_pkt_o[57] (net)           3      69.3161              0.0000     0.3298 r
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.3298 r
  data_mem_pkt_li[579] (net)                           69.3161              0.0000     0.3298 r
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.3298 r
  core/data_mem_pkt_i[580] (net)                       69.3161              0.0000     0.3298 r
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.3298 r
  core/be/data_mem_pkt_i[57] (net)                     69.3161              0.0000     0.3298 r
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.3298 r
  core/be/be_mem/data_mem_pkt_i[57] (net)              69.3161              0.0000     0.3298 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.3298 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       69.3161              0.0000     0.3298 r
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.2331   -0.0049 @   0.3249 r
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0340    0.1089     0.4338 r
  core/be/be_mem/dcache/n2262 (net)             1       2.3148              0.0000     0.4338 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0340    0.0000 &   0.4338 r
  data arrival time                                                                    0.4338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                        -0.0257     0.3878
  data required time                                                                   0.3878
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3878
  data arrival time                                                                   -0.4338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0461


  Startpoint: io_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[114] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[114] (net)                          2      15.6324              0.0000     0.1000 r
  U3264/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3264/Q (AO222X1)                                               0.1297    0.1087     0.2088 r
  mem_resp_li[684] (net)                        1      37.0583              0.0000     0.2088 r
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2088 r
  uce_1__uce/mem_resp_i[114] (net)                     37.0583              0.0000     0.2088 r
  uce_1__uce/U162/IN2 (AND2X1)                                    0.1297   -0.0306 &   0.1782 r
  uce_1__uce/U162/Q (AND2X1)                                      0.2232    0.1520 @   0.3302 r
  uce_1__uce/data_mem_pkt_o[58] (net)           3      66.3091              0.0000     0.3302 r
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.3302 r
  data_mem_pkt_li[580] (net)                           66.3091              0.0000     0.3302 r
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.3302 r
  core/data_mem_pkt_i[581] (net)                       66.3091              0.0000     0.3302 r
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.3302 r
  core/be/data_mem_pkt_i[58] (net)                     66.3091              0.0000     0.3302 r
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.3302 r
  core/be/be_mem/data_mem_pkt_i[58] (net)              66.3091              0.0000     0.3302 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.3302 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       66.3091              0.0000     0.3302 r
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.2232   -0.0064 @   0.3238 r
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0366    0.1091     0.4329 r
  core/be/be_mem/dcache/n2261 (net)             1       3.1779              0.0000     0.4329 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0366    0.0000 &   0.4329 r
  data arrival time                                                                    0.4329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                        -0.0264     0.3869
  data required time                                                                   0.3869
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3869
  data arrival time                                                                   -0.4329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0461


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[72] (net)                          2      14.1506              0.0000     0.1000 r
  U3217/IN4 (AO222X1)                                             0.0009    0.0001 @   0.1001 r
  U3217/Q (AO222X1)                                               0.1214    0.1413     0.2414 r
  mem_resp_li[642] (net)                        1      34.0255              0.0000     0.2414 r
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2414 r
  uce_1__uce/mem_resp_i[72] (net)                      34.0255              0.0000     0.2414 r
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1214   -0.0311 &   0.2103 r
  uce_1__uce/U117/Q (AND2X1)                                      0.1562    0.1233 @   0.3336 r
  uce_1__uce/data_mem_pkt_o[16] (net)           3      44.1288              0.0000     0.3336 r
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3336 r
  data_mem_pkt_li[538] (net)                           44.1288              0.0000     0.3336 r
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3336 r
  core/data_mem_pkt_i[539] (net)                       44.1288              0.0000     0.3336 r
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3336 r
  core/be/data_mem_pkt_i[16] (net)                     44.1288              0.0000     0.3336 r
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3336 r
  core/be/be_mem/data_mem_pkt_i[16] (net)              44.1288              0.0000     0.3336 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3336 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       44.1288              0.0000     0.3336 r
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.1567   -0.0266 @   0.3070 r
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0367    0.0979     0.4049 r
  core/be/be_mem/dcache/n2303 (net)             1       3.2286              0.0000     0.4049 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0367    0.0000 &   0.4049 r
  data arrival time                                                                    0.4049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3849     0.3849
  clock reconvergence pessimism                                             0.0000     0.3849
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.3849 r
  library hold time                                                        -0.0262     0.3588
  data required time                                                                   0.3588
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3588
  data arrival time                                                                   -0.4049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0461


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_cmd_ready_i (in)                                             0.0000    0.0000 @   0.1000 r
  io_cmd_ready_i (net)                          1      14.5256              0.0000     0.1000 r
  U3121/IN1 (AND3X1)                                              0.0011    0.0004 @   0.1004 r
  U3121/Q (AND3X1)                                                0.2413    0.1586 @   0.2590 r
  arb_ready_li (net)                            2      69.6921              0.0000     0.2590 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2590 r
  mem_arbiter/ready_i (net)                            69.6921              0.0000     0.2590 r
  mem_arbiter/U2/IN1 (AND2X1)                                     0.2413   -0.0413 @   0.2177 r
  mem_arbiter/U2/Q (AND2X1)                                       0.0663    0.1087     0.3264 r
  mem_arbiter/grants_o[0] (net)                 2      15.2155              0.0000     0.3264 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3264 r
  fifo_yumi_li[0] (net)                                15.2155              0.0000     0.3264 r
  fifo_0__mem_fifo/yumi_i (bsg_one_fifo_width_p570_2)                       0.0000     0.3264 r
  fifo_0__mem_fifo/yumi_i (net)                        15.2155              0.0000     0.3264 r
  fifo_0__mem_fifo/U6/IN1 (NOR2X0)                                0.0663   -0.0085 &   0.3179 r
  fifo_0__mem_fifo/U6/QN (NOR2X0)                                 0.0455    0.0383     0.3562 f
  fifo_0__mem_fifo/n2 (net)                     1       3.1464              0.0000     0.3562 f
  fifo_0__mem_fifo/U7/IN1 (OR2X1)                                 0.0455    0.0000 &   0.3562 f
  fifo_0__mem_fifo/U7/Q (OR2X1)                                   0.0251    0.0495     0.4058 f
  fifo_0__mem_fifo/n_0_net_ (net)               1       2.1571              0.0000     0.4058 f
  fifo_0__mem_fifo/dff_full/data_i[0] (bsg_dff_reset_width_p1_11)           0.0000     0.4058 f
  fifo_0__mem_fifo/dff_full/data_i[0] (net)             2.1571              0.0000     0.4058 f
  fifo_0__mem_fifo/dff_full/U3/INP (INVX0)                        0.0251    0.0000 &   0.4058 f
  fifo_0__mem_fifo/dff_full/U3/ZN (INVX0)                         0.0332    0.0208     0.4266 r
  fifo_0__mem_fifo/dff_full/n1 (net)            1       2.8211              0.0000     0.4266 r
  fifo_0__mem_fifo/dff_full/U4/IN2 (NOR2X0)                       0.0332    0.0000 &   0.4266 r
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0442    0.0349     0.4615 f
  fifo_0__mem_fifo/dff_full/n2 (net)            1       2.5537              0.0000     0.4615 f
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0442    0.0000 &   0.4615 f
  data arrival time                                                                    0.4615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3956     0.3956
  clock reconvergence pessimism                                             0.0000     0.3956
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3956 r
  library hold time                                                         0.0197     0.4152
  data required time                                                                   0.4152
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4152
  data arrival time                                                                   -0.4615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0463


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U117/IN2 (AND2X1)   0.2163   0.0046 @   0.3728 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U117/Q (AND2X1)    0.0402    0.0925     0.4653 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n116 (net)     1   7.1380    0.0000     0.4653 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__28_/D (DFFX1)   0.0402  -0.0010 &   0.4643 f
  data arrival time                                                                    0.4643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  clock reconvergence pessimism                                             0.0000     0.4013
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__28_/CLK (DFFX1)   0.0000   0.4013 r
  library hold time                                                         0.0162     0.4175
  data required time                                                                   0.4175
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4175
  data arrival time                                                                   -0.4643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0468


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[77] (net)                          2      13.4016              0.0000     0.1000 r
  U3223/IN4 (AO222X1)                                             0.0010    0.0004 @   0.1004 r
  U3223/Q (AO222X1)                                               0.1592    0.1598     0.2602 r
  mem_resp_li[647] (net)                        1      47.3885              0.0000     0.2602 r
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2602 r
  uce_1__uce/mem_resp_i[77] (net)                      47.3885              0.0000     0.2602 r
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1592   -0.0441 &   0.2160 r
  uce_1__uce/U122/Q (AND2X1)                                      0.1640    0.1302 @   0.3462 r
  uce_1__uce/data_mem_pkt_o[21] (net)           3      46.4425              0.0000     0.3462 r
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.3462 r
  data_mem_pkt_li[543] (net)                           46.4425              0.0000     0.3462 r
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.3462 r
  core/data_mem_pkt_i[544] (net)                       46.4425              0.0000     0.3462 r
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.3462 r
  core/be/data_mem_pkt_i[21] (net)                     46.4425              0.0000     0.3462 r
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.3462 r
  core/be/be_mem/data_mem_pkt_i[21] (net)              46.4425              0.0000     0.3462 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.3462 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       46.4425              0.0000     0.3462 r
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.1647   -0.0393 @   0.3069 r
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0370    0.0995     0.4064 r
  core/be/be_mem/dcache/n2298 (net)             1       3.3477              0.0000     0.4064 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0370    0.0000 &   0.4064 r
  data arrival time                                                                    0.4064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3858     0.3858
  clock reconvergence pessimism                                             0.0000     0.3858
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.3858 r
  library hold time                                                        -0.0263     0.3596
  data required time                                                                   0.3596
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3596
  data arrival time                                                                   -0.4064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0468


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U125/IN2 (AND2X1)   0.2163   0.0047 @   0.3728 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U125/Q (AND2X1)    0.0449    0.0955     0.4684 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n100 (net)     1   8.7508    0.0000     0.4684 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__24_/D (DFFX1)   0.0449  -0.0048 &   0.4635 f
  data arrival time                                                                    0.4635

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  clock reconvergence pessimism                                             0.0000     0.4012
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__24_/CLK (DFFX1)   0.0000   0.4012 r
  library hold time                                                         0.0151     0.4164
  data required time                                                                   0.4164
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4164
  data arrival time                                                                   -0.4635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0472


  Startpoint: mem_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[93] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[93] (net)                          2      16.3018              0.0000     0.1000 r
  U3241/IN4 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3241/Q (AO222X1)                                               0.1031    0.1324     0.2326 r
  mem_resp_li[663] (net)                        1      27.5365              0.0000     0.2326 r
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2326 r
  uce_1__uce/mem_resp_i[93] (net)                      27.5365              0.0000     0.2326 r
  uce_1__uce/U139/IN2 (AND2X1)                                    0.1031   -0.0320 &   0.2006 r
  uce_1__uce/U139/Q (AND2X1)                                      0.2147    0.1476 @   0.3482 r
  uce_1__uce/data_mem_pkt_o[37] (net)           3      64.5048              0.0000     0.3482 r
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.3482 r
  data_mem_pkt_li[559] (net)                           64.5048              0.0000     0.3482 r
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.3482 r
  core/data_mem_pkt_i[560] (net)                       64.5048              0.0000     0.3482 r
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.3482 r
  core/be/data_mem_pkt_i[37] (net)                     64.5048              0.0000     0.3482 r
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.3482 r
  core/be/be_mem/data_mem_pkt_i[37] (net)              64.5048              0.0000     0.3482 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.3482 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       64.5048              0.0000     0.3482 r
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.2147   -0.0231 @   0.3251 r
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0355    0.1070     0.4320 r
  core/be/be_mem/dcache/n2282 (net)             1       2.8512              0.0000     0.4320 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0355    0.0000 &   0.4320 r
  data arrival time                                                                    0.4320

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                             0.0000     0.4110
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.4110 r
  library hold time                                                        -0.0261     0.3848
  data required time                                                                   0.3848
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3848
  data arrival time                                                                   -0.4320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0472


  Startpoint: mem_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_cmd_ready_i (in)                                            0.0000    0.0000 @   0.1000 r
  mem_cmd_ready_i (net)                         1      13.9054              0.0000     0.1000 r
  U3121/IN2 (AND3X1)                                              0.0009    0.0003 @   0.1003 r
  U3121/Q (AND3X1)                                                0.2413    0.1646 @   0.2649 r
  arb_ready_li (net)                            2      69.6921              0.0000     0.2649 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2649 r
  mem_arbiter/ready_i (net)                            69.6921              0.0000     0.2649 r
  mem_arbiter/U1/IN1 (AND2X1)                                     0.2413   -0.0413 @   0.2236 r
  mem_arbiter/U1/Q (AND2X1)                                       0.0531    0.0951     0.3187 r
  mem_arbiter/grants_o[1] (net)                 2       6.9075              0.0000     0.3187 r
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3187 r
  fifo_yumi_li[1] (net)                                 6.9075              0.0000     0.3187 r
  fifo_1__mem_fifo/yumi_i (bsg_one_fifo_width_p570_3)                       0.0000     0.3187 r
  fifo_1__mem_fifo/yumi_i (net)                         6.9075              0.0000     0.3187 r
  fifo_1__mem_fifo/U5/IN1 (NOR2X0)                                0.0531    0.0001 &   0.3187 r
  fifo_1__mem_fifo/U5/QN (NOR2X0)                                 0.0401    0.0341     0.3529 f
  fifo_1__mem_fifo/n1 (net)                     1       2.7660              0.0000     0.3529 f
  fifo_1__mem_fifo/U6/IN1 (OR2X1)                                 0.0401    0.0000 &   0.3529 f
  fifo_1__mem_fifo/U6/Q (OR2X1)                                   0.0259    0.0494     0.4023 f
  fifo_1__mem_fifo/n_0_net_ (net)               1       2.5993              0.0000     0.4023 f
  fifo_1__mem_fifo/dff_full/data_i[0] (bsg_dff_reset_width_p1_21)           0.0000     0.4023 f
  fifo_1__mem_fifo/dff_full/data_i[0] (net)             2.5993              0.0000     0.4023 f
  fifo_1__mem_fifo/dff_full/U3/INP (INVX0)                        0.0259    0.0000 &   0.4023 f
  fifo_1__mem_fifo/dff_full/U3/ZN (INVX0)                         0.0349    0.0219     0.4242 r
  fifo_1__mem_fifo/dff_full/n1 (net)            1       3.1014              0.0000     0.4242 r
  fifo_1__mem_fifo/dff_full/U4/IN2 (NOR2X0)                       0.0349    0.0000 &   0.4242 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0489    0.0378     0.4620 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1       3.3132              0.0000     0.4620 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0489   -0.0012 &   0.4608 f
  data arrival time                                                                    0.4608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3948 r
  library hold time                                                         0.0187     0.4135
  data required time                                                                   0.4135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4135
  data arrival time                                                                   -0.4608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0473


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[70] (net)                          2      16.6374              0.0000     0.1000 f
  U3366/IN5 (AO222X1)                                             0.0012    0.0003 @   0.1003 f
  U3366/Q (AO222X1)                                               0.1122    0.1049 @   0.2052 f
  mem_resp_li[70] (net)                         1      29.0176              0.0000     0.2052 f
  uce_0__uce/mem_resp_i[70] (bp_uce_02_2)                                   0.0000     0.2052 f
  uce_0__uce/mem_resp_i[70] (net)                      29.0176              0.0000     0.2052 f
  uce_0__uce/U166/IN2 (AND2X1)                                    0.1124    0.0023 @   0.2075 f
  uce_0__uce/U166/Q (AND2X1)                                      0.2350    0.1845     0.3921 f
  uce_0__uce/data_mem_pkt_o[14] (net)           3      71.5921              0.0000     0.3921 f
  uce_0__uce/data_mem_pkt_o[14] (bp_uce_02_2)                               0.0000     0.3921 f
  data_mem_pkt_li[13] (net)                            71.5921              0.0000     0.3921 f
  core/data_mem_pkt_i[14] (bp_core_minimal_02_0)                            0.0000     0.3921 f
  core/data_mem_pkt_i[14] (net)                        71.5921              0.0000     0.3921 f
  core/fe/data_mem_pkt_i[14] (bp_fe_top_02_0)                               0.0000     0.3921 f
  core/fe/data_mem_pkt_i[14] (net)                     71.5921              0.0000     0.3921 f
  core/fe/mem/data_mem_pkt_i[14] (bp_fe_mem_02_0)                           0.0000     0.3921 f
  core/fe/mem/data_mem_pkt_i[14] (net)                 71.5921              0.0000     0.3921 f
  core/fe/mem/icache/data_mem_pkt_i[14] (bp_fe_icache_02_0)                 0.0000     0.3921 f
  core/fe/mem/icache/data_mem_pkt_i[14] (net)          71.5921              0.0000     0.3921 f
  core/fe/mem/icache/U1541/IN1 (MUX21X1)                          0.2350   -0.0447 &   0.3474 f
  core/fe/mem/icache/U1541/Q (MUX21X1)                            0.0351    0.0925     0.4399 f
  core/fe/mem/icache/n506 (net)                 1       2.7135              0.0000     0.4399 f
  core/fe/mem/icache/uncached_load_data_r_reg_12_/D (DFFX1)       0.0351    0.0000 &   0.4399 f
  data arrival time                                                                    0.4399

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3791     0.3791
  clock reconvergence pessimism                                             0.0000     0.3791
  core/fe/mem/icache/uncached_load_data_r_reg_12_/CLK (DFFX1)               0.0000     0.3791 r
  library hold time                                                         0.0135     0.3926
  data required time                                                                   0.3926
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3926
  data arrival time                                                                   -0.4399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0474


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U160/IN2 (AND2X1)   0.2163   0.0054 @   0.3736 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U160/Q (AND2X1)    0.0430    0.0942     0.4678 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n36 (net)     1   8.0248     0.0000     0.4678 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__8_/D (DFFX1)   0.0430  -0.0012 &   0.4667 f
  data arrival time                                                                    0.4667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4036     0.4036
  clock reconvergence pessimism                                             0.0000     0.4036
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__8_/CLK (DFFX1)   0.0000   0.4036 r
  library hold time                                                         0.0156     0.4192
  data required time                                                                   0.4192
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4192
  data arrival time                                                                   -0.4667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0475


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U155/IN2 (AND2X1)   0.2163   0.0050 @   0.3731 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U155/Q (AND2X1)    0.0431    0.0946     0.4677 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n44 (net)     1   8.2211     0.0000     0.4677 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__10_/D (DFFX1)   0.0431  -0.0006 &   0.4671 f
  data arrival time                                                                    0.4671

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4039     0.4039
  clock reconvergence pessimism                                             0.0000     0.4039
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__10_/CLK (DFFX1)   0.0000   0.4039 r
  library hold time                                                         0.0156     0.4195
  data required time                                                                   0.4195
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4195
  data arrival time                                                                   -0.4671
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0477


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U142/IN2 (AND2X1)   0.2163   0.0048 @   0.3730 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U142/Q (AND2X1)    0.0412    0.0934     0.4663 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n68 (net)     1   7.5244     0.0000     0.4663 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__16_/D (DFFX1)   0.0412   0.0002 &   0.4665 f
  data arrival time                                                                    0.4665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  clock reconvergence pessimism                                             0.0000     0.4028
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__16_/CLK (DFFX1)   0.0000   0.4028 r
  library hold time                                                         0.0160     0.4188
  data required time                                                                   0.4188
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4188
  data arrival time                                                                   -0.4665
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0478


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U144/IN2 (AND2X1)   0.2163   0.0055 @   0.3737 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U144/Q (AND2X1)    0.0670    0.1091     0.4827 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n66 (net)     1  16.5108     0.0000     0.4827 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__16_/D (DFFX1)   0.0670  -0.0075 &   0.4752 f
  data arrival time                                                                    0.4752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  clock reconvergence pessimism                                             0.0000     0.4178
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__16_/CLK (DFFX1)   0.0000   0.4178 r
  library hold time                                                         0.0094     0.4272
  data required time                                                                   0.4272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4272
  data arrival time                                                                   -0.4752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0480


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[74] (net)                           2      18.5973              0.0000     0.1000 r
  U3220/IN6 (AO222X1)                                             0.0013    0.0002 @   0.1002 r
  U3220/Q (AO222X1)                                               0.1545    0.1230     0.2232 r
  mem_resp_li[644] (net)                        1      45.7409              0.0000     0.2232 r
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2232 r
  uce_1__uce/mem_resp_i[74] (net)                      45.7409              0.0000     0.2232 r
  uce_1__uce/U119/IN2 (AND2X1)                                    0.1545   -0.0410 &   0.1822 r
  uce_1__uce/U119/Q (AND2X1)                                      0.1673    0.1311 @   0.3133 r
  uce_1__uce/data_mem_pkt_o[18] (net)           3      47.4715              0.0000     0.3133 r
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.3133 r
  data_mem_pkt_li[540] (net)                           47.4715              0.0000     0.3133 r
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.3133 r
  core/data_mem_pkt_i[541] (net)                       47.4715              0.0000     0.3133 r
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.3133 r
  core/be/data_mem_pkt_i[18] (net)                     47.4715              0.0000     0.3133 r
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.3133 r
  core/be/be_mem/data_mem_pkt_i[18] (net)              47.4715              0.0000     0.3133 r
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.3133 r
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       47.4715              0.0000     0.3133 r
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.1680   -0.0079 @   0.3054 r
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0366    0.0997     0.4051 r
  core/be/be_mem/dcache/n2301 (net)             1       3.1865              0.0000     0.4051 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0366    0.0000 &   0.4052 r
  data arrival time                                                                    0.4052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clock reconvergence pessimism                                             0.0000     0.3827
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.3827 r
  library hold time                                                        -0.0261     0.3566
  data required time                                                                   0.3566
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3566
  data arrival time                                                                   -0.4052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0486


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[71] (net)                          2      16.8558              0.0000     0.1000 f
  U3367/IN5 (AO222X1)                                             0.0014    0.0001 @   0.1001 f
  U3367/Q (AO222X1)                                               0.1353    0.1182 @   0.2183 f
  mem_resp_li[71] (net)                         1      37.4498              0.0000     0.2183 f
  uce_0__uce/mem_resp_i[71] (bp_uce_02_2)                                   0.0000     0.2183 f
  uce_0__uce/mem_resp_i[71] (net)                      37.4498              0.0000     0.2183 f
  uce_0__uce/U167/IN2 (AND2X1)                                    0.1353   -0.0197 @   0.1986 f
  uce_0__uce/U167/Q (AND2X1)                                      0.2277    0.1843     0.3829 f
  uce_0__uce/data_mem_pkt_o[15] (net)           3      69.1951              0.0000     0.3829 f
  uce_0__uce/data_mem_pkt_o[15] (bp_uce_02_2)                               0.0000     0.3829 f
  data_mem_pkt_li[14] (net)                            69.1951              0.0000     0.3829 f
  core/data_mem_pkt_i[15] (bp_core_minimal_02_0)                            0.0000     0.3829 f
  core/data_mem_pkt_i[15] (net)                        69.1951              0.0000     0.3829 f
  core/fe/data_mem_pkt_i[15] (bp_fe_top_02_0)                               0.0000     0.3829 f
  core/fe/data_mem_pkt_i[15] (net)                     69.1951              0.0000     0.3829 f
  core/fe/mem/data_mem_pkt_i[15] (bp_fe_mem_02_0)                           0.0000     0.3829 f
  core/fe/mem/data_mem_pkt_i[15] (net)                 69.1951              0.0000     0.3829 f
  core/fe/mem/icache/data_mem_pkt_i[15] (bp_fe_icache_02_0)                 0.0000     0.3829 f
  core/fe/mem/icache/data_mem_pkt_i[15] (net)          69.1951              0.0000     0.3829 f
  core/fe/mem/icache/U1540/IN1 (MUX21X1)                          0.2277   -0.0346 &   0.3483 f
  core/fe/mem/icache/U1540/Q (MUX21X1)                            0.0363    0.0928     0.4411 f
  core/fe/mem/icache/n507 (net)                 1       3.1553              0.0000     0.4411 f
  core/fe/mem/icache/uncached_load_data_r_reg_13_/D (DFFX1)       0.0363    0.0000 &   0.4411 f
  data arrival time                                                                    0.4411

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3794     0.3794
  clock reconvergence pessimism                                             0.0000     0.3794
  core/fe/mem/icache/uncached_load_data_r_reg_13_/CLK (DFFX1)               0.0000     0.3794 r
  library hold time                                                         0.0132     0.3926
  data required time                                                                   0.3926
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3926
  data arrival time                                                                   -0.4411
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0486


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[65] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[65] (net)                           2      14.0333              0.0000     0.1000 r
  U3209/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3209/Q (AO222X1)                                               0.1026    0.0958     0.1960 r
  mem_resp_li[635] (net)                        1      27.5124              0.0000     0.1960 r
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.1960 r
  uce_1__uce/mem_resp_i[65] (net)                      27.5124              0.0000     0.1960 r
  uce_1__uce/U109/IN2 (AND2X1)                                    0.1026   -0.0171 &   0.1788 r
  uce_1__uce/U109/Q (AND2X1)                                      0.1848    0.1340 @   0.3129 r
  uce_1__uce/data_mem_pkt_o[9] (net)            3      54.0424              0.0000     0.3129 r
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.3129 r
  data_mem_pkt_li[531] (net)                           54.0424              0.0000     0.3129 r
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.3129 r
  core/data_mem_pkt_i[532] (net)                       54.0424              0.0000     0.3129 r
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.3129 r
  core/be/data_mem_pkt_i[9] (net)                      54.0424              0.0000     0.3129 r
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.3129 r
  core/be/be_mem/data_mem_pkt_i[9] (net)               54.0424              0.0000     0.3129 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.3129 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        54.0424              0.0000     0.3129 r
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.1852    0.0004 @   0.3132 r
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0357    0.1020     0.4152 r
  core/be/be_mem/dcache/n2310 (net)             1       2.8761              0.0000     0.4152 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0357    0.0000 &   0.4153 r
  data arrival time                                                                    0.4153

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  clock reconvergence pessimism                                             0.0000     0.3923
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.3923 r
  library hold time                                                        -0.0256     0.3667
  data required time                                                                   0.3667
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3667
  data arrival time                                                                   -0.4153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0486


  Startpoint: io_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[98] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[98] (net)                           2      16.9523              0.0000     0.1000 r
  U3247/IN5 (AO222X1)                                             0.0013    0.0001 @   0.1001 r
  U3247/Q (AO222X1)                                               0.1463    0.1133 @   0.2134 r
  mem_resp_li[668] (net)                        1      41.0289              0.0000     0.2134 r
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.2134 r
  uce_1__uce/mem_resp_i[98] (net)                      41.0289              0.0000     0.2134 r
  uce_1__uce/U145/IN2 (AND2X1)                                    0.1465   -0.0480 @   0.1654 r
  uce_1__uce/U145/Q (AND2X1)                                      0.2166    0.1528 @   0.3181 r
  uce_1__uce/data_mem_pkt_o[42] (net)           3      64.7246              0.0000     0.3181 r
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.3181 r
  data_mem_pkt_li[564] (net)                           64.7246              0.0000     0.3181 r
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.3181 r
  core/data_mem_pkt_i[565] (net)                       64.7246              0.0000     0.3181 r
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.3181 r
  core/be/data_mem_pkt_i[42] (net)                     64.7246              0.0000     0.3181 r
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.3181 r
  core/be/be_mem/data_mem_pkt_i[42] (net)              64.7246              0.0000     0.3181 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.3181 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       64.7246              0.0000     0.3181 r
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.2166    0.0083 @   0.3265 r
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0357    0.1074     0.4338 r
  core/be/be_mem/dcache/n2277 (net)             1       2.8906              0.0000     0.4338 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0357    0.0000 &   0.4338 r
  data arrival time                                                                    0.4338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.4113 r
  library hold time                                                        -0.0261     0.3852
  data required time                                                                   0.3852
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3852
  data arrival time                                                                   -0.4338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0487


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  icc_place1850/INP (NBUFFX2)                                     0.2665    0.0299 @   0.1299 r
  icc_place1850/Z (NBUFFX2)                                       0.3281    0.2190 @   0.3489 r
  n2491 (net)                                  40     201.4260              0.0000     0.3489 r
  core/IN48 (bp_core_minimal_02_0)                                          0.0000     0.3489 r
  core/IN48 (net)                                     201.4260              0.0000     0.3489 r
  core/fe/IN13 (bp_fe_top_02_0)                                             0.0000     0.3489 r
  core/fe/IN13 (net)                                  201.4260              0.0000     0.3489 r
  core/fe/pc_gen/IN14 (bp_fe_pc_gen_02_0)                                   0.0000     0.3489 r
  core/fe/pc_gen/IN14 (net)                           201.4260              0.0000     0.3489 r
  core/fe/pc_gen/U196/IN1 (NOR2X0)                                0.3281    0.0232 @   0.3721 r
  core/fe/pc_gen/U196/QN (NOR2X0)                                 0.0435    0.0582     0.4302 f
  core/fe/pc_gen/n214 (net)                     1       2.2992              0.0000     0.4302 f
  core/fe/pc_gen/state_r_reg_1_/D (DFFX1)                         0.0435    0.0000 &   0.4303 f
  data arrival time                                                                    0.4303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  clock reconvergence pessimism                                             0.0000     0.3719
  core/fe/pc_gen/state_r_reg_1_/CLK (DFFX1)                                 0.0000     0.3719 r
  library hold time                                                         0.0095     0.3814
  data required time                                                                   0.3814
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3814
  data arrival time                                                                   -0.4303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0488


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[75] (net)                          2      17.1605              0.0000     0.1000 f
  U3372/IN5 (AO222X1)                                             0.0013    0.0001 @   0.1001 f
  U3372/Q (AO222X1)                                               0.1049    0.1037     0.2038 f
  mem_resp_li[75] (net)                         1      27.8620              0.0000     0.2038 f
  uce_0__uce/mem_resp_i[75] (bp_uce_02_2)                                   0.0000     0.2038 f
  uce_0__uce/mem_resp_i[75] (net)                      27.8620              0.0000     0.2038 f
  uce_0__uce/U171/IN2 (AND2X1)                                    0.1049   -0.0129 &   0.1910 f
  uce_0__uce/U171/Q (AND2X1)                                      0.2454    0.1771 @   0.3680 f
  uce_0__uce/data_mem_pkt_o[19] (net)           3      71.3508              0.0000     0.3680 f
  uce_0__uce/data_mem_pkt_o[19] (bp_uce_02_2)                               0.0000     0.3680 f
  data_mem_pkt_li[18] (net)                            71.3508              0.0000     0.3680 f
  core/data_mem_pkt_i[19] (bp_core_minimal_02_0)                            0.0000     0.3680 f
  core/data_mem_pkt_i[19] (net)                        71.3508              0.0000     0.3680 f
  core/fe/data_mem_pkt_i[19] (bp_fe_top_02_0)                               0.0000     0.3680 f
  core/fe/data_mem_pkt_i[19] (net)                     71.3508              0.0000     0.3680 f
  core/fe/mem/data_mem_pkt_i[19] (bp_fe_mem_02_0)                           0.0000     0.3680 f
  core/fe/mem/data_mem_pkt_i[19] (net)                 71.3508              0.0000     0.3680 f
  core/fe/mem/icache/data_mem_pkt_i[19] (bp_fe_icache_02_0)                 0.0000     0.3680 f
  core/fe/mem/icache/data_mem_pkt_i[19] (net)          71.3508              0.0000     0.3680 f
  core/fe/mem/icache/U1536/IN1 (MUX21X1)                          0.2454   -0.0196 @   0.3484 f
  core/fe/mem/icache/U1536/Q (MUX21X1)                            0.0363    0.0948     0.4432 f
  core/fe/mem/icache/n511 (net)                 1       3.1728              0.0000     0.4432 f
  core/fe/mem/icache/uncached_load_data_r_reg_17_/D (DFFX1)       0.0363   -0.0007 &   0.4425 f
  data arrival time                                                                    0.4425

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  clock reconvergence pessimism                                             0.0000     0.3801
  core/fe/mem/icache/uncached_load_data_r_reg_17_/CLK (DFFX1)               0.0000     0.3801 r
  library hold time                                                         0.0132     0.3933
  data required time                                                                   0.3933
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3933
  data arrival time                                                                   -0.4425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0492


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[58] (net)                          2      14.3473              0.0000     0.1000 r
  U3352/IN5 (AO222X1)                                             0.0011    0.0004 @   0.1004 r
  U3352/Q (AO222X1)                                               0.1427    0.1099 @   0.2103 r
  mem_resp_li[58] (net)                         1      39.5506              0.0000     0.2103 r
  uce_0__uce/mem_resp_i[58] (bp_uce_02_2)                                   0.0000     0.2103 r
  uce_0__uce/mem_resp_i[58] (net)                      39.5506              0.0000     0.2103 r
  uce_0__uce/U153/IN2 (AND2X1)                                    0.1431   -0.0231 @   0.1872 r
  uce_0__uce/U153/Q (AND2X1)                                      0.2427    0.1650 @   0.3523 r
  uce_0__uce/data_mem_pkt_o[2] (net)            3      72.9348              0.0000     0.3523 r
  uce_0__uce/data_mem_pkt_o[2] (bp_uce_02_2)                                0.0000     0.3523 r
  data_mem_pkt_li[1] (net)                             72.9348              0.0000     0.3523 r
  core/data_mem_pkt_i[2] (bp_core_minimal_02_0)                             0.0000     0.3523 r
  core/data_mem_pkt_i[2] (net)                         72.9348              0.0000     0.3523 r
  core/fe/data_mem_pkt_i[2] (bp_fe_top_02_0)                                0.0000     0.3523 r
  core/fe/data_mem_pkt_i[2] (net)                      72.9348              0.0000     0.3523 r
  core/fe/mem/data_mem_pkt_i[2] (bp_fe_mem_02_0)                            0.0000     0.3523 r
  core/fe/mem/data_mem_pkt_i[2] (net)                  72.9348              0.0000     0.3523 r
  core/fe/mem/icache/data_mem_pkt_i[2] (bp_fe_icache_02_0)                  0.0000     0.3523 r
  core/fe/mem/icache/data_mem_pkt_i[2] (net)           72.9348              0.0000     0.3523 r
  core/fe/mem/icache/U947/IN1 (MUX21X1)                           0.2430   -0.0501 @   0.3021 r
  core/fe/mem/icache/U947/Q (MUX21X1)                             0.0367    0.1126     0.4147 r
  core/fe/mem/icache/n494 (net)                 1       3.2266              0.0000     0.4147 r
  core/fe/mem/icache/uncached_load_data_r_reg_0_/D (DFFX1)        0.0367   -0.0007 &   0.4141 r
  data arrival time                                                                    0.4141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3907     0.3907
  clock reconvergence pessimism                                             0.0000     0.3907
  core/fe/mem/icache/uncached_load_data_r_reg_0_/CLK (DFFX1)                0.0000     0.3907 r
  library hold time                                                        -0.0261     0.3646
  data required time                                                                   0.3646
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3646
  data arrival time                                                                   -0.4141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0495


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[65] (net)                          2      14.2902              0.0000     0.1000 f
  U3209/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3209/Q (AO222X1)                                               0.1040    0.1349     0.2352 f
  mem_resp_li[635] (net)                        1      27.5076              0.0000     0.2352 f
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.2352 f
  uce_1__uce/mem_resp_i[65] (net)                      27.5076              0.0000     0.2352 f
  uce_1__uce/U109/IN2 (AND2X1)                                    0.1040   -0.0183 &   0.2168 f
  uce_1__uce/U109/Q (AND2X1)                                      0.1840    0.1525 @   0.3693 f
  uce_1__uce/data_mem_pkt_o[9] (net)            3      53.1409              0.0000     0.3693 f
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.3693 f
  data_mem_pkt_li[531] (net)                           53.1409              0.0000     0.3693 f
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.3693 f
  core/data_mem_pkt_i[532] (net)                       53.1409              0.0000     0.3693 f
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.3693 f
  core/be/data_mem_pkt_i[9] (net)                      53.1409              0.0000     0.3693 f
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.3693 f
  core/be/be_mem/data_mem_pkt_i[9] (net)               53.1409              0.0000     0.3693 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.3693 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        53.1409              0.0000     0.3693 f
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.1840   -0.0002 @   0.3691 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0369    0.0869     0.4560 f
  core/be/be_mem/dcache/n2310 (net)             1       2.7037              0.0000     0.4560 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0369    0.0000 &   0.4560 f
  data arrival time                                                                    0.4560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  clock reconvergence pessimism                                             0.0000     0.3923
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.3923 r
  library hold time                                                         0.0138     0.4060
  data required time                                                                   0.4060
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4060
  data arrival time                                                                   -0.4560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0500


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (bsg_dff_reset_width_p39_3)              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/U7/IN2 (AND2X1)                    0.1503    0.0021 @   0.4114 f
  core/be/be_mem/csr/mtvec_reg/U7/Q (AND2X1)                      0.0254    0.0745     0.4859 f
  core/be/be_mem/csr/mtvec_reg/n13 (net)        1       2.2216              0.0000     0.4859 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_35_/D (DFFX1)           0.0254    0.0000 &   0.4859 f
  data arrival time                                                                    0.4859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                             0.0000     0.4170
  core/be/be_mem/csr/mtvec_reg/data_r_reg_35_/CLK (DFFX1)                   0.0000     0.4170 r
  library hold time                                                         0.0188     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.4859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0500


  Startpoint: mem_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[74] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[74] (net)                          2      16.8418              0.0000     0.1000 f
  U3220/IN4 (AO222X1)                                             0.0012    0.0001 @   0.1001 f
  U3220/Q (AO222X1)                                               0.1545    0.1646     0.2647 f
  mem_resp_li[644] (net)                        1      45.7360              0.0000     0.2647 f
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2647 f
  uce_1__uce/mem_resp_i[74] (net)                      45.7360              0.0000     0.2647 f
  uce_1__uce/U119/IN2 (AND2X1)                                    0.1545   -0.0432 &   0.2215 f
  uce_1__uce/U119/Q (AND2X1)                                      0.1647    0.1493 @   0.3709 f
  uce_1__uce/data_mem_pkt_o[18] (net)           3      46.5700              0.0000     0.3709 f
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.3709 f
  data_mem_pkt_li[540] (net)                           46.5700              0.0000     0.3709 f
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.3709 f
  core/data_mem_pkt_i[541] (net)                       46.5700              0.0000     0.3709 f
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.3709 f
  core/be/data_mem_pkt_i[18] (net)                     46.5700              0.0000     0.3709 f
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.3709 f
  core/be/be_mem/data_mem_pkt_i[18] (net)              46.5700              0.0000     0.3709 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.3709 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       46.5700              0.0000     0.3709 f
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.1647   -0.0089 @   0.3620 f
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0376    0.0856     0.4475 f
  core/be/be_mem/dcache/n2301 (net)             1       3.0141              0.0000     0.4475 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0376    0.0000 &   0.4476 f
  data arrival time                                                                    0.4476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clock reconvergence pessimism                                             0.0000     0.3827
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.3827 r
  library hold time                                                         0.0148     0.3975
  data required time                                                                   0.3975
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3975
  data arrival time                                                                   -0.4476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0501


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U120/IN2 (AND2X1)   0.2163   0.0003 @   0.3685 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U120/Q (AND2X1)    0.0431    0.0947     0.4632 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n110 (net)     1   8.3013    0.0000     0.4632 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__27_/D (DFFX1)   0.0431  -0.0013 &   0.4619 f
  data arrival time                                                                    0.4619

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3975     0.3975
  clock reconvergence pessimism                                             0.0000     0.3975
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__27_/CLK (DFFX1)   0.0000   0.3975 r
  library hold time                                                         0.0143     0.4118
  data required time                                                                   0.4118
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4118
  data arrival time                                                                   -0.4619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0501


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (bsg_dff_reset_width_p39_3)              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/U4/IN2 (AND2X1)                    0.1503    0.0022 @   0.4115 f
  core/be/be_mem/csr/mtvec_reg/U4/Q (AND2X1)                      0.0260    0.0748     0.4864 f
  core/be/be_mem/csr/mtvec_reg/n7 (net)         1       2.3993              0.0000     0.4864 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_38_/D (DFFX1)           0.0260    0.0000 &   0.4864 f
  data arrival time                                                                    0.4864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  core/be/be_mem/csr/mtvec_reg/data_r_reg_38_/CLK (DFFX1)                   0.0000     0.4173 r
  library hold time                                                         0.0187     0.4360
  data required time                                                                   0.4360
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4360
  data arrival time                                                                   -0.4864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0503


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stvec_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (bsg_dff_reset_width_p39_2)              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/U5/IN2 (AND2X1)                    0.1503    0.0021 @   0.4114 f
  core/be/be_mem/csr/stvec_reg/U5/Q (AND2X1)                      0.0262    0.0750     0.4865 f
  core/be/be_mem/csr/stvec_reg/n76 (net)        1       2.4917              0.0000     0.4865 f
  core/be/be_mem/csr/stvec_reg/data_r_reg_37_/D (DFFX1)           0.0262    0.0000 &   0.4865 f
  data arrival time                                                                    0.4865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                             0.0000     0.4174
  core/be/be_mem/csr/stvec_reg/data_r_reg_37_/CLK (DFFX1)                   0.0000     0.4174 r
  library hold time                                                         0.0187     0.4361
  data required time                                                                   0.4361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4361
  data arrival time                                                                   -0.4865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0504


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stvec_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (bsg_dff_reset_width_p39_2)              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/U4/IN2 (AND2X1)                    0.1503    0.0023 @   0.4116 f
  core/be/be_mem/csr/stvec_reg/U4/Q (AND2X1)                      0.0256    0.0746     0.4862 f
  core/be/be_mem/csr/stvec_reg/n78 (net)        1       2.2714              0.0000     0.4862 f
  core/be/be_mem/csr/stvec_reg/data_r_reg_38_/D (DFFX1)           0.0256    0.0000 &   0.4862 f
  data arrival time                                                                    0.4862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/be/be_mem/csr/stvec_reg/data_r_reg_38_/CLK (DFFX1)                   0.0000     0.4169 r
  library hold time                                                         0.0188     0.4357
  data required time                                                                   0.4357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4357
  data arrival time                                                                   -0.4862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0505


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U164/IN2 (AND2X1)   0.2394   0.0043 @   0.3638 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U164/Q (AND2X1)    0.0299    0.0753     0.4392 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n28 (net)     1   2.3183     0.0000     0.4392 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__6_/D (DFFX1)   0.0299   0.0000 &   0.4392 r
  data arrival time                                                                    0.4392

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4138     0.4138
  clock reconvergence pessimism                                             0.0000     0.4138
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__6_/CLK (DFFX1)   0.0000   0.4138 r
  library hold time                                                        -0.0251     0.3887
  data required time                                                                   0.3887
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3887
  data arrival time                                                                   -0.4392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0505


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U157/IN2 (AND2X1)   0.2394   0.0043 @   0.3638 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U157/Q (AND2X1)    0.0301    0.0753     0.4392 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n40 (net)     1   2.3098     0.0000     0.4392 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__9_/D (DFFX1)   0.0301   0.0000 &   0.4392 r
  data arrival time                                                                    0.4392

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4138     0.4138
  clock reconvergence pessimism                                             0.0000     0.4138
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__9_/CLK (DFFX1)   0.0000   0.4138 r
  library hold time                                                        -0.0252     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.4392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0505


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/sscratch_reg/reset_i_hfs_netlink_398 (bsg_dff_reset_width_p64_2)   0.0000   0.4093 f
  core/be/be_mem/csr/sscratch_reg/reset_i_hfs_netlink_398 (net)  92.2662    0.0000     0.4093 f
  core/be/be_mem/csr/sscratch_reg/U30/IN2 (AND2X1)                0.1503    0.0025 @   0.4119 f
  core/be/be_mem/csr/sscratch_reg/U30/Q (AND2X1)                  0.0252    0.0743     0.4861 f
  core/be/be_mem/csr/sscratch_reg/n80 (net)     1       2.1307              0.0000     0.4861 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_39_/D (DFFX1)        0.0252    0.0000 &   0.4861 f
  data arrival time                                                                    0.4861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  clock reconvergence pessimism                                             0.0000     0.4164
  core/be/be_mem/csr/sscratch_reg/data_r_reg_39_/CLK (DFFX1)                0.0000     0.4164 r
  library hold time                                                         0.0189     0.4353
  data required time                                                                   0.4353
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4353
  data arrival time                                                                   -0.4861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0508


  Startpoint: io_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[107] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[107] (net)                          2      17.1959              0.0000     0.1000 r
  U3256/IN6 (AO222X1)                                             0.0014    0.0002 @   0.1002 r
  U3256/Q (AO222X1)                                               0.1049    0.0994     0.1996 r
  mem_resp_li[677] (net)                        1      28.1734              0.0000     0.1996 r
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.1996 r
  uce_1__uce/mem_resp_i[107] (net)                     28.1734              0.0000     0.1996 r
  uce_1__uce/U155/IN2 (AND2X1)                                    0.1049   -0.0247 &   0.1749 r
  uce_1__uce/U155/Q (AND2X1)                                      0.2110    0.1441 @   0.3190 r
  uce_1__uce/data_mem_pkt_o[51] (net)           3      62.4860              0.0000     0.3190 r
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.3190 r
  data_mem_pkt_li[573] (net)                           62.4860              0.0000     0.3190 r
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.3190 r
  core/data_mem_pkt_i[574] (net)                       62.4860              0.0000     0.3190 r
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.3190 r
  core/be/data_mem_pkt_i[51] (net)                     62.4860              0.0000     0.3190 r
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.3190 r
  core/be/be_mem/data_mem_pkt_i[51] (net)              62.4860              0.0000     0.3190 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.3190 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       62.4860              0.0000     0.3190 r
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.2110    0.0103 @   0.3294 r
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0378    0.1079     0.4373 r
  core/be/be_mem/dcache/n2268 (net)             1       3.6069              0.0000     0.4373 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0378    0.0000 &   0.4373 r
  data arrival time                                                                    0.4373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                        -0.0268     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.4373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0508


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U167/IN2 (AND2X1)   0.2388   0.0029 @   0.3624 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U167/Q (AND2X1)    0.0321    0.0772     0.4397 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n22 (net)     1   3.2702     0.0000     0.4397 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__5_/D (DFFX1)   0.0321  -0.0010 &   0.4387 r
  data arrival time                                                                    0.4387

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__5_/CLK (DFFX1)   0.0000   0.4133 r
  library hold time                                                        -0.0256     0.3877
  data required time                                                                   0.3877
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3877
  data arrival time                                                                   -0.4387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0509


  Startpoint: io_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[112] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[112] (net)                          2      15.2679              0.0000     0.1000 r
  U3262/IN6 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3262/Q (AO222X1)                                               0.1322    0.1124     0.2127 r
  mem_resp_li[682] (net)                        1      37.8387              0.0000     0.2127 r
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.2127 r
  uce_1__uce/mem_resp_i[112] (net)                     37.8387              0.0000     0.2127 r
  uce_1__uce/U160/IN2 (AND2X1)                                    0.1322   -0.0355 &   0.1772 r
  uce_1__uce/U160/Q (AND2X1)                                      0.2247    0.1531 @   0.3304 r
  uce_1__uce/data_mem_pkt_o[56] (net)           3      66.8833              0.0000     0.3304 r
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.3304 r
  data_mem_pkt_li[578] (net)                           66.8833              0.0000     0.3304 r
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.3304 r
  core/data_mem_pkt_i[579] (net)                       66.8833              0.0000     0.3304 r
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.3304 r
  core/be/data_mem_pkt_i[56] (net)                     66.8833              0.0000     0.3304 r
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.3304 r
  core/be/be_mem/data_mem_pkt_i[56] (net)              66.8833              0.0000     0.3304 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.3304 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       66.8833              0.0000     0.3304 r
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.2247   -0.0029 @   0.3275 r
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0374    0.1100     0.4375 r
  core/be/be_mem/dcache/n2263 (net)             1       3.4624              0.0000     0.4375 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0374    0.0000 &   0.4375 r
  data arrival time                                                                    0.4375

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.4132 r
  library hold time                                                        -0.0267     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.4375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0510


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[95] (net)                          2      17.9079              0.0000     0.1000 f
  U3396/IN5 (AO222X1)                                             0.0015    0.0002 @   0.1002 f
  U3396/Q (AO222X1)                                               0.1051    0.1039     0.2041 f
  mem_resp_li[95] (net)                         1      27.9363              0.0000     0.2041 f
  uce_0__uce/mem_resp_i[95] (bp_uce_02_2)                                   0.0000     0.2041 f
  uce_0__uce/mem_resp_i[95] (net)                      27.9363              0.0000     0.2041 f
  uce_0__uce/U194/IN2 (AND2X1)                                    0.1051   -0.0256 &   0.1785 f
  uce_0__uce/U194/Q (AND2X1)                                      0.2711    0.1883 @   0.3668 f
  uce_0__uce/data_mem_pkt_o[39] (net)           3      79.0650              0.0000     0.3668 f
  uce_0__uce/data_mem_pkt_o[39] (bp_uce_02_2)                               0.0000     0.3668 f
  data_mem_pkt_li[38] (net)                            79.0650              0.0000     0.3668 f
  core/data_mem_pkt_i[39] (bp_core_minimal_02_0)                            0.0000     0.3668 f
  core/data_mem_pkt_i[39] (net)                        79.0650              0.0000     0.3668 f
  core/fe/data_mem_pkt_i[39] (bp_fe_top_02_0)                               0.0000     0.3668 f
  core/fe/data_mem_pkt_i[39] (net)                     79.0650              0.0000     0.3668 f
  core/fe/mem/data_mem_pkt_i[39] (bp_fe_mem_02_0)                           0.0000     0.3668 f
  core/fe/mem/data_mem_pkt_i[39] (net)                 79.0650              0.0000     0.3668 f
  core/fe/mem/icache/data_mem_pkt_i[39] (bp_fe_icache_02_0)                 0.0000     0.3668 f
  core/fe/mem/icache/data_mem_pkt_i[39] (net)          79.0650              0.0000     0.3668 f
  core/fe/mem/icache/U960/IN1 (MUX21X1)                           0.2711   -0.0250 @   0.3418 f
  core/fe/mem/icache/U960/Q (MUX21X1)                             0.0368    0.0954     0.4373 f
  core/fe/mem/icache/n531 (net)                 1       2.5436              0.0000     0.4373 f
  core/fe/mem/icache/uncached_load_data_r_reg_37_/D (DFFX1)       0.0368    0.0000 &   0.4373 f
  data arrival time                                                                    0.4373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/fe/mem/icache/uncached_load_data_r_reg_37_/CLK (DFFX1)               0.0000     0.3676 r
  library hold time                                                         0.0186     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.4373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0511


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U166/IN2 (AND2X1)   0.2394   0.0043 @   0.3638 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U166/Q (AND2X1)    0.0308    0.0759     0.4397 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n24 (net)     1   2.5963     0.0000     0.4397 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__5_/D (DFFX1)   0.0308   0.0000 &   0.4397 r
  data arrival time                                                                    0.4397

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4139     0.4139
  clock reconvergence pessimism                                             0.0000     0.4139
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__5_/CLK (DFFX1)   0.0000   0.4139 r
  library hold time                                                        -0.0253     0.3885
  data required time                                                                   0.3885
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3885
  data arrival time                                                                   -0.4397
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0512


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_356 (bsg_dff_reset_width_p64_3)   0.0000   0.4093 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_356 (net)  92.2662    0.0000     0.4093 f
  core/be/be_mem/csr/mscratch_reg/U29/IN2 (AND2X1)                0.1503    0.0026 @   0.4119 f
  core/be/be_mem/csr/mscratch_reg/U29/Q (AND2X1)                  0.0256    0.0746     0.4865 f
  core/be/be_mem/csr/mscratch_reg/n57 (net)     1       2.2828              0.0000     0.4865 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_40_/D (DFFX1)        0.0256    0.0000 &   0.4865 f
  data arrival time                                                                    0.4865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                             0.0000     0.4162
  core/be/be_mem/csr/mscratch_reg/data_r_reg_40_/CLK (DFFX1)                0.0000     0.4162 r
  library hold time                                                         0.0188     0.4350
  data required time                                                                   0.4350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4350
  data arrival time                                                                   -0.4865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0515


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/sscratch_reg/reset_i_hfs_netlink_398 (bsg_dff_reset_width_p64_2)   0.0000   0.4093 f
  core/be/be_mem/csr/sscratch_reg/reset_i_hfs_netlink_398 (net)  92.2662    0.0000     0.4093 f
  core/be/be_mem/csr/sscratch_reg/U31/IN2 (AND2X1)                0.1503    0.0025 @   0.4118 f
  core/be/be_mem/csr/sscratch_reg/U31/Q (AND2X1)                  0.0263    0.0751     0.4869 f
  core/be/be_mem/csr/sscratch_reg/n78 (net)     1       2.5292              0.0000     0.4869 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_38_/D (DFFX1)        0.0263    0.0000 &   0.4869 f
  data arrival time                                                                    0.4869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/be/be_mem/csr/sscratch_reg/data_r_reg_38_/CLK (DFFX1)                0.0000     0.4167 r
  library hold time                                                         0.0187     0.4354
  data required time                                                                   0.4354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4354
  data arrival time                                                                   -0.4869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0515


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  icc_place1850/INP (NBUFFX2)                                     0.2665    0.0299 @   0.1299 r
  icc_place1850/Z (NBUFFX2)                                       0.3281    0.2190 @   0.3489 r
  n2491 (net)                                  40     201.4260              0.0000     0.3489 r
  core/IN48 (bp_core_minimal_02_0)                                          0.0000     0.3489 r
  core/IN48 (net)                                     201.4260              0.0000     0.3489 r
  core/fe/IN13 (bp_fe_top_02_0)                                             0.0000     0.3489 r
  core/fe/IN13 (net)                                  201.4260              0.0000     0.3489 r
  core/fe/pc_gen/IN14 (bp_fe_pc_gen_02_0)                                   0.0000     0.3489 r
  core/fe/pc_gen/IN14 (net)                           201.4260              0.0000     0.3489 r
  core/fe/pc_gen/U192/IN1 (NOR2X0)                                0.3281    0.0232 @   0.3721 r
  core/fe/pc_gen/U192/QN (NOR2X0)                                 0.0445    0.0606     0.4326 f
  core/fe/pc_gen/n212 (net)                     1       2.6375              0.0000     0.4326 f
  core/fe/pc_gen/state_r_reg_0_/D (DFFX1)                         0.0445    0.0000 &   0.4327 f
  data arrival time                                                                    0.4327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  clock reconvergence pessimism                                             0.0000     0.3718
  core/fe/pc_gen/state_r_reg_0_/CLK (DFFX1)                                 0.0000     0.3718 r
  library hold time                                                         0.0093     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.4327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0516


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[76] (net)                          2      14.9513              0.0000     0.1000 f
  U3373/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3373/Q (AO222X1)                                               0.1327    0.1167 @   0.2169 f
  mem_resp_li[76] (net)                         1      36.5428              0.0000     0.2169 f
  uce_0__uce/mem_resp_i[76] (bp_uce_02_2)                                   0.0000     0.2169 f
  uce_0__uce/mem_resp_i[76] (net)                      36.5428              0.0000     0.2169 f
  uce_0__uce/U172/IN2 (AND2X1)                                    0.1327   -0.0265 @   0.1904 f
  uce_0__uce/U172/Q (AND2X1)                                      0.2342    0.1832 @   0.3736 f
  uce_0__uce/data_mem_pkt_o[20] (net)           3      69.3066              0.0000     0.3736 f
  uce_0__uce/data_mem_pkt_o[20] (bp_uce_02_2)                               0.0000     0.3736 f
  data_mem_pkt_li[19] (net)                            69.3066              0.0000     0.3736 f
  core/data_mem_pkt_i[20] (bp_core_minimal_02_0)                            0.0000     0.3736 f
  core/data_mem_pkt_i[20] (net)                        69.3066              0.0000     0.3736 f
  core/fe/data_mem_pkt_i[20] (bp_fe_top_02_0)                               0.0000     0.3736 f
  core/fe/data_mem_pkt_i[20] (net)                     69.3066              0.0000     0.3736 f
  core/fe/mem/data_mem_pkt_i[20] (bp_fe_mem_02_0)                           0.0000     0.3736 f
  core/fe/mem/data_mem_pkt_i[20] (net)                 69.3066              0.0000     0.3736 f
  core/fe/mem/icache/data_mem_pkt_i[20] (bp_fe_icache_02_0)                 0.0000     0.3736 f
  core/fe/mem/icache/data_mem_pkt_i[20] (net)          69.3066              0.0000     0.3736 f
  core/fe/mem/icache/U1535/IN1 (MUX21X1)                          0.2342   -0.0214 @   0.3522 f
  core/fe/mem/icache/U1535/Q (MUX21X1)                            0.0349    0.0923     0.4445 f
  core/fe/mem/icache/n512 (net)                 1       2.6380              0.0000     0.4445 f
  core/fe/mem/icache/uncached_load_data_r_reg_18_/D (DFFX1)       0.0349    0.0000 &   0.4445 f
  data arrival time                                                                    0.4445

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3793     0.3793
  clock reconvergence pessimism                                             0.0000     0.3793
  core/fe/mem/icache/uncached_load_data_r_reg_18_/CLK (DFFX1)               0.0000     0.3793 r
  library hold time                                                         0.0135     0.3928
  data required time                                                                   0.3928
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3928
  data arrival time                                                                   -0.4445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0516


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U153/IN2 (AND2X1)   0.2163   0.0049 @   0.3730 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U153/Q (AND2X1)    0.0440    0.0951     0.4681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n48 (net)     1   8.5127     0.0000     0.4681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__11_/D (DFFX1)   0.0440  -0.0005 &   0.4677 f
  data arrival time                                                                    0.4677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  clock reconvergence pessimism                                             0.0000     0.4007
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__11_/CLK (DFFX1)   0.0000   0.4007 r
  library hold time                                                         0.0153     0.4160
  data required time                                                                   0.4160
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4160
  data arrival time                                                                   -0.4677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0517


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[66] (net)                          2      18.6247              0.0000     0.1000 r
  U3362/IN5 (AO222X1)                                             0.0018    0.0007 @   0.1007 r
  U3362/Q (AO222X1)                                               0.0945    0.0918     0.1925 r
  mem_resp_li[66] (net)                         1      24.5487              0.0000     0.1925 r
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                                   0.0000     0.1925 r
  uce_0__uce/mem_resp_i[66] (net)                      24.5487              0.0000     0.1925 r
  uce_0__uce/U162/IN2 (AND2X1)                                    0.0945   -0.0016 &   0.1909 r
  uce_0__uce/U162/Q (AND2X1)                                      0.2340    0.1614     0.3523 r
  uce_0__uce/data_mem_pkt_o[10] (net)           3      73.5626              0.0000     0.3523 r
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                               0.0000     0.3523 r
  data_mem_pkt_li[9] (net)                             73.5626              0.0000     0.3523 r
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                            0.0000     0.3523 r
  core/data_mem_pkt_i[10] (net)                        73.5626              0.0000     0.3523 r
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                               0.0000     0.3523 r
  core/fe/data_mem_pkt_i[10] (net)                     73.5626              0.0000     0.3523 r
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                           0.0000     0.3523 r
  core/fe/mem/data_mem_pkt_i[10] (net)                 73.5626              0.0000     0.3523 r
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)                 0.0000     0.3523 r
  core/fe/mem/icache/data_mem_pkt_i[10] (net)          73.5626              0.0000     0.3523 r
  core/fe/mem/icache/U1545/IN1 (MUX21X1)                          0.2340   -0.0466 &   0.3057 r
  core/fe/mem/icache/U1545/Q (MUX21X1)                            0.0364    0.1109     0.4165 r
  core/fe/mem/icache/n502 (net)                 1       3.1388              0.0000     0.4165 r
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)        0.0364    0.0000 &   0.4165 r
  data arrival time                                                                    0.4165

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3906     0.3906
  clock reconvergence pessimism                                             0.0000     0.3906
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)                0.0000     0.3906 r
  library hold time                                                        -0.0260     0.3647
  data required time                                                                   0.3647
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3647
  data arrival time                                                                   -0.4165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0519


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[80] (net)                          2      16.1429              0.0000     0.1000 r
  U3226/IN4 (AO222X1)                                             0.0013    0.0003 @   0.1003 r
  U3226/Q (AO222X1)                                               0.1291    0.1421 @   0.2424 r
  mem_resp_li[650] (net)                        1      35.1493              0.0000     0.2424 r
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.2424 r
  uce_1__uce/mem_resp_i[80] (net)                      35.1493              0.0000     0.2424 r
  uce_1__uce/U125/IN2 (AND2X1)                                    0.1293   -0.0412 @   0.2012 r
  uce_1__uce/U125/Q (AND2X1)                                      0.1623    0.1266 @   0.3279 r
  uce_1__uce/data_mem_pkt_o[24] (net)           3      45.9657              0.0000     0.3279 r
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.3279 r
  data_mem_pkt_li[546] (net)                           45.9657              0.0000     0.3279 r
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.3279 r
  core/data_mem_pkt_i[547] (net)                       45.9657              0.0000     0.3279 r
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.3279 r
  core/be/data_mem_pkt_i[24] (net)                     45.9657              0.0000     0.3279 r
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.3279 r
  core/be/be_mem/data_mem_pkt_i[24] (net)              45.9657              0.0000     0.3279 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.3279 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       45.9657              0.0000     0.3279 r
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.1628   -0.0150 @   0.3129 r
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0347    0.0975     0.4104 r
  core/be/be_mem/dcache/n2295 (net)             1       2.5341              0.0000     0.4104 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0347    0.0000 &   0.4104 r
  data arrival time                                                                    0.4104

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3840     0.3840
  clock reconvergence pessimism                                             0.0000     0.3840
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.3840 r
  library hold time                                                        -0.0255     0.3584
  data required time                                                                   0.3584
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3584
  data arrival time                                                                   -0.4104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0520


  Startpoint: mem_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_cmd_ready_i (in)                                            0.0000    0.0000 @   0.1000 r
  mem_cmd_ready_i (net)                         1      13.9054              0.0000     0.1000 r
  U3121/IN2 (AND3X1)                                              0.0009    0.0003 @   0.1003 r
  U3121/Q (AND3X1)                                                0.2413    0.1646 @   0.2649 r
  arb_ready_li (net)                            2      69.6921              0.0000     0.2649 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2649 r
  mem_arbiter/ready_i (net)                            69.6921              0.0000     0.2649 r
  mem_arbiter/U2/IN1 (AND2X1)                                     0.2413   -0.0413 @   0.2236 r
  mem_arbiter/U2/Q (AND2X1)                                       0.0663    0.1087     0.3323 r
  mem_arbiter/grants_o[0] (net)                 2      15.2155              0.0000     0.3323 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3323 r
  fifo_yumi_li[0] (net)                                15.2155              0.0000     0.3323 r
  fifo_0__mem_fifo/yumi_i (bsg_one_fifo_width_p570_2)                       0.0000     0.3323 r
  fifo_0__mem_fifo/yumi_i (net)                        15.2155              0.0000     0.3323 r
  fifo_0__mem_fifo/U6/IN1 (NOR2X0)                                0.0663   -0.0085 &   0.3238 r
  fifo_0__mem_fifo/U6/QN (NOR2X0)                                 0.0455    0.0383     0.3621 f
  fifo_0__mem_fifo/n2 (net)                     1       3.1464              0.0000     0.3621 f
  fifo_0__mem_fifo/U7/IN1 (OR2X1)                                 0.0455    0.0000 &   0.3621 f
  fifo_0__mem_fifo/U7/Q (OR2X1)                                   0.0251    0.0495     0.4117 f
  fifo_0__mem_fifo/n_0_net_ (net)               1       2.1571              0.0000     0.4117 f
  fifo_0__mem_fifo/dff_full/data_i[0] (bsg_dff_reset_width_p1_11)           0.0000     0.4117 f
  fifo_0__mem_fifo/dff_full/data_i[0] (net)             2.1571              0.0000     0.4117 f
  fifo_0__mem_fifo/dff_full/U3/INP (INVX0)                        0.0251    0.0000 &   0.4117 f
  fifo_0__mem_fifo/dff_full/U3/ZN (INVX0)                         0.0332    0.0208     0.4325 r
  fifo_0__mem_fifo/dff_full/n1 (net)            1       2.8211              0.0000     0.4325 r
  fifo_0__mem_fifo/dff_full/U4/IN2 (NOR2X0)                       0.0332    0.0000 &   0.4325 r
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0442    0.0349     0.4674 f
  fifo_0__mem_fifo/dff_full/n2 (net)            1       2.5537              0.0000     0.4674 f
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0442    0.0000 &   0.4674 f
  data arrival time                                                                    0.4674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3956     0.3956
  clock reconvergence pessimism                                             0.0000     0.3956
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3956 r
  library hold time                                                         0.0197     0.4152
  data required time                                                                   0.4152
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4152
  data arrival time                                                                   -0.4674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0522


  Startpoint: mem_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[100] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[100] (net)                         2      17.1609              0.0000     0.1000 r
  U3249/IN4 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3249/Q (AO222X1)                                               0.1117    0.1367     0.2369 r
  mem_resp_li[670] (net)                        1      30.6992              0.0000     0.2369 r
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2369 r
  uce_1__uce/mem_resp_i[100] (net)                     30.6992              0.0000     0.2369 r
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1117   -0.0264 &   0.2105 r
  uce_1__uce/U147/Q (AND2X1)                                      0.2020    0.1424 @   0.3529 r
  uce_1__uce/data_mem_pkt_o[44] (net)           3      59.9089              0.0000     0.3529 r
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.3529 r
  data_mem_pkt_li[566] (net)                           59.9089              0.0000     0.3529 r
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.3529 r
  core/data_mem_pkt_i[567] (net)                       59.9089              0.0000     0.3529 r
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.3529 r
  core/be/data_mem_pkt_i[44] (net)                     59.9089              0.0000     0.3529 r
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.3529 r
  core/be/be_mem/data_mem_pkt_i[44] (net)              59.9089              0.0000     0.3529 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.3529 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       59.9089              0.0000     0.3529 r
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.2020   -0.0201 @   0.3327 r
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0355    0.1046     0.4373 r
  core/be/be_mem/dcache/n2275 (net)             1       2.7550              0.0000     0.4373 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0355    0.0000 &   0.4374 r
  data arrival time                                                                    0.4374

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                        -0.0261     0.3851
  data required time                                                                   0.3851
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3851
  data arrival time                                                                   -0.4374
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0523


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U172/IN2 (AND2X1)   0.2394   0.0043 @   0.3638 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U172/Q (AND2X1)    0.0326    0.0773     0.4411 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n12 (net)     1   3.2722     0.0000     0.4411 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__2_/D (DFFX1)   0.0326  -0.0005 &   0.4406 r
  data arrival time                                                                    0.4406

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4138     0.4138
  clock reconvergence pessimism                                             0.0000     0.4138
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__2_/CLK (DFFX1)   0.0000   0.4138 r
  library hold time                                                        -0.0258     0.3881
  data required time                                                                   0.3881
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3881
  data arrival time                                                                   -0.4406
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0525


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U148/IN2 (AND2X1)   0.2163   0.0049 @   0.3730 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U148/Q (AND2X1)    0.0537    0.1011     0.4742 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n58 (net)     1  11.9217     0.0000     0.4742 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__14_/D (DFFX1)   0.0537  -0.0049 &   0.4692 f
  data arrival time                                                                    0.4692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4036     0.4036
  clock reconvergence pessimism                                             0.0000     0.4036
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__14_/CLK (DFFX1)   0.0000   0.4036 r
  library hold time                                                         0.0131     0.4167
  data required time                                                                   0.4167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4167
  data arrival time                                                                   -0.4692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0525


  Startpoint: mem_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[98] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[98] (net)                          2      16.8633              0.0000     0.1000 f
  U3247/IN4 (AO222X1)                                             0.0015    0.0005 @   0.1005 f
  U3247/Q (AO222X1)                                               0.1447    0.1564 @   0.2569 f
  mem_resp_li[668] (net)                        1      41.0240              0.0000     0.2569 f
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.2569 f
  uce_1__uce/mem_resp_i[98] (net)                      41.0240              0.0000     0.2569 f
  uce_1__uce/U145/IN2 (AND2X1)                                    0.1447   -0.0504 @   0.2066 f
  uce_1__uce/U145/Q (AND2X1)                                      0.2178    0.1751 @   0.3817 f
  uce_1__uce/data_mem_pkt_o[42] (net)           3      63.8231              0.0000     0.3817 f
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.3817 f
  data_mem_pkt_li[564] (net)                           63.8231              0.0000     0.3817 f
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.3817 f
  core/data_mem_pkt_i[565] (net)                       63.8231              0.0000     0.3817 f
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.3817 f
  core/be/data_mem_pkt_i[42] (net)                     63.8231              0.0000     0.3817 f
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.3817 f
  core/be/be_mem/data_mem_pkt_i[42] (net)              63.8231              0.0000     0.3817 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.3817 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       63.8231              0.0000     0.3817 f
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.2178    0.0081 @   0.3898 f
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0372    0.0907     0.4805 f
  core/be/be_mem/dcache/n2277 (net)             1       2.7181              0.0000     0.4805 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0372    0.0000 &   0.4805 f
  data arrival time                                                                    0.4805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.4113 r
  library hold time                                                         0.0165     0.4278
  data required time                                                                   0.4278
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4278
  data arrival time                                                                   -0.4805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0527


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U170/IN2 (AND2X1)   0.2397   0.0040 @   0.3635 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U170/Q (AND2X1)    0.0327    0.0775     0.4410 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n16 (net)     1   3.3498     0.0000     0.4410 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__3_/D (DFFX1)   0.0327   0.0000 &   0.4410 r
  data arrival time                                                                    0.4410

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4139     0.4139
  clock reconvergence pessimism                                             0.0000     0.4139
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__3_/CLK (DFFX1)   0.0000   0.4139 r
  library hold time                                                        -0.0258     0.3881
  data required time                                                                   0.3881
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3881
  data arrival time                                                                   -0.4410
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0529


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U124/IN2 (AND2X1)   0.2163   0.0002 @   0.3684 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U124/Q (AND2X1)    0.0530    0.1008     0.4691 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n102 (net)     1  11.7114    0.0000     0.4691 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__25_/D (DFFX1)   0.0530  -0.0066 &   0.4625 f
  data arrival time                                                                    0.4625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3976     0.3976
  clock reconvergence pessimism                                             0.0000     0.3976
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__25_/CLK (DFFX1)   0.0000   0.3976 r
  library hold time                                                         0.0120     0.4096
  data required time                                                                   0.4096
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4096
  data arrival time                                                                   -0.4625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0530


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[96] (net)                          2      14.3105              0.0000     0.1000 r
  U3245/IN4 (AO222X1)                                             0.0009    0.0000 @   0.1000 r
  U3245/Q (AO222X1)                                               0.1236    0.1425     0.2425 r
  mem_resp_li[666] (net)                        1      34.9148              0.0000     0.2425 r
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2425 r
  uce_1__uce/mem_resp_i[96] (net)                      34.9148              0.0000     0.2425 r
  uce_1__uce/U143/IN2 (AND2X1)                                    0.1236   -0.0371 &   0.2054 r
  uce_1__uce/U143/Q (AND2X1)                                      0.2314    0.1565 @   0.3619 r
  uce_1__uce/data_mem_pkt_o[40] (net)           3      69.7230              0.0000     0.3619 r
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.3619 r
  data_mem_pkt_li[562] (net)                           69.7230              0.0000     0.3619 r
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.3619 r
  core/data_mem_pkt_i[563] (net)                       69.7230              0.0000     0.3619 r
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.3619 r
  core/be/data_mem_pkt_i[40] (net)                     69.7230              0.0000     0.3619 r
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.3619 r
  core/be/be_mem/data_mem_pkt_i[40] (net)              69.7230              0.0000     0.3619 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.3619 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       69.7230              0.0000     0.3619 r
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.2314   -0.0434 @   0.3185 r
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0444    0.1163     0.4348 r
  core/be/be_mem/dcache/n2279 (net)             1       5.8740              0.0000     0.4348 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0444    0.0001 &   0.4349 r
  data arrival time                                                                    0.4349

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                        -0.0287     0.3818
  data required time                                                                   0.3818
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3818
  data arrival time                                                                   -0.4349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0530


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN46 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 r
  core/be/be_calculator/IN166 (net)                   309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/IN5 (net)            309.5153              0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 309.5153           0.0000     0.1000 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3504   0.1288 @   0.2288 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2163   0.1394 @   0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.8089     0.0000     0.3681 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U154/IN2 (AND2X1)   0.2163   0.0055 @   0.3737 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U154/Q (AND2X1)    0.0580    0.1037     0.4774 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n46 (net)     1  13.3939     0.0000     0.4774 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__11_/D (DFFX1)   0.0580  -0.0076 &   0.4698 f
  data arrival time                                                                    0.4698

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  clock reconvergence pessimism                                             0.0000     0.4043
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__11_/CLK (DFFX1)   0.0000   0.4043 r
  library hold time                                                         0.0121     0.4164
  data required time                                                                   0.4164
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4164
  data arrival time                                                                   -0.4698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0534


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[71] (net)                          2      17.1155              0.0000     0.1000 r
  U3216/IN4 (AO222X1)                                             0.0014    0.0002 @   0.1002 r
  U3216/Q (AO222X1)                                               0.1041    0.1331     0.2332 r
  mem_resp_li[641] (net)                        1      28.0360              0.0000     0.2332 r
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2332 r
  uce_1__uce/mem_resp_i[71] (net)                      28.0360              0.0000     0.2332 r
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1041   -0.0098 &   0.2235 r
  uce_1__uce/U116/Q (AND2X1)                                      0.1392    0.1141 @   0.3375 r
  uce_1__uce/data_mem_pkt_o[15] (net)           3      38.5908              0.0000     0.3375 r
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.3375 r
  data_mem_pkt_li[537] (net)                           38.5908              0.0000     0.3375 r
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.3375 r
  core/data_mem_pkt_i[538] (net)                       38.5908              0.0000     0.3375 r
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.3375 r
  core/be/data_mem_pkt_i[15] (net)                     38.5908              0.0000     0.3375 r
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.3375 r
  core/be/be_mem/data_mem_pkt_i[15] (net)              38.5908              0.0000     0.3375 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.3375 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       38.5908              0.0000     0.3375 r
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.1395   -0.0184 @   0.3191 r
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0356    0.0942     0.4133 r
  core/be/be_mem/dcache/n2304 (net)             1       2.8611              0.0000     0.4133 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0356    0.0000 &   0.4134 r
  data arrival time                                                                    0.4134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  clock reconvergence pessimism                                             0.0000     0.3857
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3857 r
  library hold time                                                        -0.0258     0.3599
  data required time                                                                   0.3599
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3599
  data arrival time                                                                   -0.4134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0535


  Startpoint: mem_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[116] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[116] (net)                         2      14.8857              0.0000     0.1000 f
  U3266/IN4 (AO222X1)                                             0.0010    0.0000 @   0.1000 f
  U3266/Q (AO222X1)                                               0.1258    0.1479     0.2479 f
  mem_resp_li[686] (net)                        1      35.4930              0.0000     0.2479 f
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.2479 f
  uce_1__uce/mem_resp_i[116] (net)                     35.4930              0.0000     0.2479 f
  uce_1__uce/U164/IN2 (AND2X1)                                    0.1258   -0.0311 &   0.2168 f
  uce_1__uce/U164/Q (AND2X1)                                      0.2234    0.1716 @   0.3884 f
  uce_1__uce/data_mem_pkt_o[60] (net)           3      65.0646              0.0000     0.3884 f
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.3884 f
  data_mem_pkt_li[582] (net)                           65.0646              0.0000     0.3884 f
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.3884 f
  core/data_mem_pkt_i[583] (net)                       65.0646              0.0000     0.3884 f
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.3884 f
  core/be/data_mem_pkt_i[60] (net)                     65.0646              0.0000     0.3884 f
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.3884 f
  core/be/be_mem/data_mem_pkt_i[60] (net)              65.0646              0.0000     0.3884 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.3884 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       65.0646              0.0000     0.3884 f
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.2234    0.0031 @   0.3915 f
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0366    0.0909     0.4824 f
  core/be/be_mem/dcache/n2259 (net)             1       2.5836              0.0000     0.4824 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0366    0.0000 &   0.4824 f
  data arrival time                                                                    0.4824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.4121 r
  library hold time                                                         0.0166     0.4287
  data required time                                                                   0.4287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4287
  data arrival time                                                                   -0.4824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0537


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[101] (net)                         2      20.8534              0.0000     0.1000 r
  U3250/IN4 (AO222X1)                                             0.0017    0.0003 @   0.1003 r
  U3250/Q (AO222X1)                                               0.1072    0.1346     0.2349 r
  mem_resp_li[671] (net)                        1      29.1037              0.0000     0.2349 r
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2349 r
  uce_1__uce/mem_resp_i[101] (net)                     29.1037              0.0000     0.2349 r
  uce_1__uce/U148/IN2 (AND2X1)                                    0.1072   -0.0205 &   0.2144 r
  uce_1__uce/U148/Q (AND2X1)                                      0.2149    0.1468 @   0.3612 r
  uce_1__uce/data_mem_pkt_o[45] (net)           3      64.0323              0.0000     0.3612 r
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3612 r
  data_mem_pkt_li[567] (net)                           64.0323              0.0000     0.3612 r
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3612 r
  core/data_mem_pkt_i[568] (net)                       64.0323              0.0000     0.3612 r
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3612 r
  core/be/data_mem_pkt_i[45] (net)                     64.0323              0.0000     0.3612 r
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3612 r
  core/be/be_mem/data_mem_pkt_i[45] (net)              64.0323              0.0000     0.3612 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3612 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       64.0323              0.0000     0.3612 r
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.2149   -0.0317 @   0.3294 r
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0402    0.1104     0.4398 r
  core/be/be_mem/dcache/n2274 (net)             1       4.4446              0.0000     0.4398 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0402   -0.0015 &   0.4384 r
  data arrival time                                                                    0.4384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.4121 r
  library hold time                                                        -0.0275     0.3846
  data required time                                                                   0.3846
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3846
  data arrival time                                                                   -0.4384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0538


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U150/IN2 (AND2X1)   0.2388   0.0026 @   0.3621 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U150/Q (AND2X1)    0.0352    0.0794     0.4415 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n54 (net)     1   4.3526     0.0000     0.4415 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_/D (DFFX1)   0.0352  -0.0006 &   0.4409 r
  data arrival time                                                                    0.4409

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_/CLK (DFFX1)   0.0000   0.4133 r
  library hold time                                                        -0.0265     0.3868
  data required time                                                                   0.3868
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3868
  data arrival time                                                                   -0.4409
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0541


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[85] (net)                          2      16.1310              0.0000     0.1000 r
  U3232/IN4 (AO222X1)                                             0.0014    0.0005 @   0.1005 r
  U3232/Q (AO222X1)                                               0.1067    0.1343     0.2349 r
  mem_resp_li[655] (net)                        1      28.9430              0.0000     0.2349 r
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.2349 r
  uce_1__uce/mem_resp_i[85] (net)                      28.9430              0.0000     0.2349 r
  uce_1__uce/U131/IN2 (AND2X1)                                    0.1067   -0.0177 &   0.2172 r
  uce_1__uce/U131/Q (AND2X1)                                      0.1809    0.1322 @   0.3494 r
  uce_1__uce/data_mem_pkt_o[29] (net)           3      52.5383              0.0000     0.3494 r
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.3494 r
  data_mem_pkt_li[551] (net)                           52.5383              0.0000     0.3494 r
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.3494 r
  core/data_mem_pkt_i[552] (net)                       52.5383              0.0000     0.3494 r
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.3494 r
  core/be/data_mem_pkt_i[29] (net)                     52.5383              0.0000     0.3494 r
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.3494 r
  core/be/be_mem/data_mem_pkt_i[29] (net)              52.5383              0.0000     0.3494 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.3494 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       52.5383              0.0000     0.3494 r
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.1815   -0.0313 @   0.3181 r
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0370    0.1023     0.4204 r
  core/be/be_mem/dcache/n2290 (net)             1       3.3217              0.0000     0.4204 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0370    0.0000 &   0.4204 r
  data arrival time                                                                    0.4204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3921     0.3921
  clock reconvergence pessimism                                             0.0000     0.3921
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.3921 r
  library hold time                                                        -0.0260     0.3660
  data required time                                                                   0.3660
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3660
  data arrival time                                                                   -0.4204
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0544


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[88] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[88] (net)                          2      15.5436              0.0000     0.1000 r
  U3236/IN4 (AO222X1)                                             0.0013    0.0005 @   0.1005 r
  U3236/Q (AO222X1)                                               0.1056    0.1338     0.2343 r
  mem_resp_li[658] (net)                        1      28.5589              0.0000     0.2343 r
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2343 r
  uce_1__uce/mem_resp_i[88] (net)                      28.5589              0.0000     0.2343 r
  uce_1__uce/U134/IN2 (AND2X1)                                    0.1056   -0.0303 &   0.2040 r
  uce_1__uce/U134/Q (AND2X1)                                      0.2025    0.1413 @   0.3453 r
  uce_1__uce/data_mem_pkt_o[32] (net)           3      59.6866              0.0000     0.3453 r
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.3453 r
  data_mem_pkt_li[554] (net)                           59.6866              0.0000     0.3453 r
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.3453 r
  core/data_mem_pkt_i[555] (net)                       59.6866              0.0000     0.3453 r
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.3453 r
  core/be/data_mem_pkt_i[32] (net)                     59.6866              0.0000     0.3453 r
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.3453 r
  core/be/be_mem/data_mem_pkt_i[32] (net)              59.6866              0.0000     0.3453 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.3453 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       59.6866              0.0000     0.3453 r
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.2030   -0.0088 @   0.3365 r
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0343    0.1041     0.4406 r
  core/be/be_mem/dcache/n2287 (net)             1       2.4175              0.0000     0.4406 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0343    0.0000 &   0.4406 r
  data arrival time                                                                    0.4406

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.4117 r
  library hold time                                                        -0.0258     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.4406
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0546


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[116] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[116] (net)                          2      14.5245              0.0000     0.1000 r
  U3266/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3266/Q (AO222X1)                                               0.1253    0.1066     0.2068 r
  mem_resp_li[686] (net)                        1      35.4978              0.0000     0.2068 r
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.2068 r
  uce_1__uce/mem_resp_i[116] (net)                     35.4978              0.0000     0.2068 r
  uce_1__uce/U164/IN2 (AND2X1)                                    0.1253   -0.0295 &   0.1773 r
  uce_1__uce/U164/Q (AND2X1)                                      0.2219    0.1511 @   0.3284 r
  uce_1__uce/data_mem_pkt_o[60] (net)           3      65.9661              0.0000     0.3284 r
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.3284 r
  data_mem_pkt_li[582] (net)                           65.9661              0.0000     0.3284 r
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.3284 r
  core/data_mem_pkt_i[583] (net)                       65.9661              0.0000     0.3284 r
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.3284 r
  core/be/data_mem_pkt_i[60] (net)                     65.9661              0.0000     0.3284 r
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.3284 r
  core/be/be_mem/data_mem_pkt_i[60] (net)              65.9661              0.0000     0.3284 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.3284 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       65.9661              0.0000     0.3284 r
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.2219    0.0043 @   0.3327 r
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0353    0.1080     0.4407 r
  core/be/be_mem/dcache/n2259 (net)             1       2.7560              0.0000     0.4407 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0353    0.0000 &   0.4407 r
  data arrival time                                                                    0.4407

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.4121 r
  library hold time                                                        -0.0260     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.4407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0546


  Startpoint: mem_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[100] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[100] (net)                         2      16.9012              0.0000     0.1000 f
  U3403/IN5 (AO222X1)                                             0.0012    0.0002 @   0.1002 f
  U3403/Q (AO222X1)                                               0.1103    0.1068     0.2069 f
  mem_resp_li[100] (net)                        1      29.8236              0.0000     0.2069 f
  uce_0__uce/mem_resp_i[100] (bp_uce_02_2)                                  0.0000     0.2069 f
  uce_0__uce/mem_resp_i[100] (net)                     29.8236              0.0000     0.2069 f
  uce_0__uce/U199/IN2 (AND2X1)                                    0.1103   -0.0223 &   0.1846 f
  uce_0__uce/U199/Q (AND2X1)                                      0.2536    0.1814 @   0.3661 f
  uce_0__uce/data_mem_pkt_o[44] (net)           3      73.7581              0.0000     0.3661 f
  uce_0__uce/data_mem_pkt_o[44] (bp_uce_02_2)                               0.0000     0.3661 f
  data_mem_pkt_li[43] (net)                            73.7581              0.0000     0.3661 f
  core/data_mem_pkt_i[44] (bp_core_minimal_02_0)                            0.0000     0.3661 f
  core/data_mem_pkt_i[44] (net)                        73.7581              0.0000     0.3661 f
  core/fe/data_mem_pkt_i[44] (bp_fe_top_02_0)                               0.0000     0.3661 f
  core/fe/data_mem_pkt_i[44] (net)                     73.7581              0.0000     0.3661 f
  core/fe/mem/data_mem_pkt_i[44] (bp_fe_mem_02_0)                           0.0000     0.3661 f
  core/fe/mem/data_mem_pkt_i[44] (net)                 73.7581              0.0000     0.3661 f
  core/fe/mem/icache/data_mem_pkt_i[44] (bp_fe_icache_02_0)                 0.0000     0.3661 f
  core/fe/mem/icache/data_mem_pkt_i[44] (net)          73.7581              0.0000     0.3661 f
  core/fe/mem/icache/U1517/IN1 (MUX21X1)                          0.2536   -0.0186 @   0.3475 f
  core/fe/mem/icache/U1517/Q (MUX21X1)                            0.0360    0.0935     0.4410 f
  core/fe/mem/icache/n536 (net)                 1       2.2891              0.0000     0.4410 f
  core/fe/mem/icache/uncached_load_data_r_reg_42_/D (DFFX1)       0.0360    0.0000 &   0.4411 f
  data arrival time                                                                    0.4411

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                             0.0000     0.3675
  core/fe/mem/icache/uncached_load_data_r_reg_42_/CLK (DFFX1)               0.0000     0.3675 r
  library hold time                                                         0.0188     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.4411
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0548


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[85] (net)                          2      15.8713              0.0000     0.1000 f
  U3384/IN5 (AO222X1)                                             0.0014    0.0005 @   0.1005 f
  U3384/Q (AO222X1)                                               0.1196    0.1089 @   0.2094 f
  mem_resp_li[85] (net)                         1      31.5293              0.0000     0.2094 f
  uce_0__uce/mem_resp_i[85] (bp_uce_02_2)                                   0.0000     0.2094 f
  uce_0__uce/mem_resp_i[85] (net)                      31.5293              0.0000     0.2094 f
  uce_0__uce/U183/IN2 (AND2X1)                                    0.1197   -0.0226 @   0.1868 f
  uce_0__uce/U183/Q (AND2X1)                                      0.3082    0.2066 @   0.3935 f
  uce_0__uce/data_mem_pkt_o[29] (net)           3      90.1331              0.0000     0.3935 f
  uce_0__uce/data_mem_pkt_o[29] (bp_uce_02_2)                               0.0000     0.3935 f
  data_mem_pkt_li[28] (net)                            90.1331              0.0000     0.3935 f
  core/data_mem_pkt_i[29] (bp_core_minimal_02_0)                            0.0000     0.3935 f
  core/data_mem_pkt_i[29] (net)                        90.1331              0.0000     0.3935 f
  core/fe/data_mem_pkt_i[29] (bp_fe_top_02_0)                               0.0000     0.3935 f
  core/fe/data_mem_pkt_i[29] (net)                     90.1331              0.0000     0.3935 f
  core/fe/mem/data_mem_pkt_i[29] (bp_fe_mem_02_0)                           0.0000     0.3935 f
  core/fe/mem/data_mem_pkt_i[29] (net)                 90.1331              0.0000     0.3935 f
  core/fe/mem/icache/data_mem_pkt_i[29] (bp_fe_icache_02_0)                 0.0000     0.3935 f
  core/fe/mem/icache/data_mem_pkt_i[29] (net)          90.1331              0.0000     0.3935 f
  core/fe/mem/icache/U1526/IN1 (MUX21X1)                          0.3082   -0.0490 @   0.3444 f
  core/fe/mem/icache/U1526/Q (MUX21X1)                            0.0357    0.0975     0.4419 f
  core/fe/mem/icache/n521 (net)                 1       2.3543              0.0000     0.4419 f
  core/fe/mem/icache/uncached_load_data_r_reg_27_/D (DFFX1)       0.0357    0.0000 &   0.4420 f
  data arrival time                                                                    0.4420

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                             0.0000     0.3683
  core/fe/mem/icache/uncached_load_data_r_reg_27_/CLK (DFFX1)               0.0000     0.3683 r
  library hold time                                                         0.0188     0.3872
  data required time                                                                   0.3872
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3872
  data arrival time                                                                   -0.4420
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0548


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U149/IN2 (AND2X1)   0.2394   0.0043 @   0.3638 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U149/Q (AND2X1)    0.0349    0.0789     0.4427 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n56 (net)     1   4.0632     0.0000     0.4427 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_/D (DFFX1)   0.0349   0.0000 &   0.4427 r
  data arrival time                                                                    0.4427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4139     0.4139
  clock reconvergence pessimism                                             0.0000     0.4139
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_/CLK (DFFX1)   0.0000   0.4139 r
  library hold time                                                        -0.0264     0.3875
  data required time                                                                   0.3875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3875
  data arrival time                                                                   -0.4427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0553


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U165/IN2 (AND2X1)   0.2388   0.0029 @   0.3624 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U165/Q (AND2X1)    0.0358    0.0798     0.4422 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n26 (net)     1   4.5484     0.0000     0.4422 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__6_/D (DFFX1)   0.0358   0.0001 &   0.4423 r
  data arrival time                                                                    0.4423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__6_/CLK (DFFX1)   0.0000   0.4132 r
  library hold time                                                        -0.0266     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.4423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0558


  Startpoint: mem_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[64] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[64] (net)                          2      15.9975              0.0000     0.1000 r
  U3208/IN4 (AO222X1)                                             0.0012    0.0004 @   0.1004 r
  U3208/Q (AO222X1)                                               0.0983    0.1300     0.2305 r
  mem_resp_li[634] (net)                        1      25.8578              0.0000     0.2305 r
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2305 r
  uce_1__uce/mem_resp_i[64] (net)                      25.8578              0.0000     0.2305 r
  uce_1__uce/U108/IN2 (AND2X1)                                    0.0983   -0.0219 &   0.2086 r
  uce_1__uce/U108/Q (AND2X1)                                      0.2277    0.1505 @   0.3591 r
  uce_1__uce/data_mem_pkt_o[8] (net)            3      67.7139              0.0000     0.3591 r
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.3591 r
  data_mem_pkt_li[530] (net)                           67.7139              0.0000     0.3591 r
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.3591 r
  core/data_mem_pkt_i[531] (net)                       67.7139              0.0000     0.3591 r
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.3591 r
  core/be/data_mem_pkt_i[8] (net)                      67.7139              0.0000     0.3591 r
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.3591 r
  core/be/be_mem/data_mem_pkt_i[8] (net)               67.7139              0.0000     0.3591 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.3591 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        67.7139              0.0000     0.3591 r
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.2285   -0.0272 @   0.3319 r
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0355    0.1092     0.4412 r
  core/be/be_mem/dcache/n2311 (net)             1       2.8170              0.0000     0.4412 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0355    0.0000 &   0.4412 r
  data arrival time                                                                    0.4412

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.4115 r
  library hold time                                                        -0.0261     0.3854
  data required time                                                                   0.3854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3854
  data arrival time                                                                   -0.4412
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0558


  Startpoint: mem_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[110] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[110] (net)                         2      14.8755              0.0000     0.1000 r
  U3260/IN4 (AO222X1)                                             0.0009    0.0000 @   0.1000 r
  U3260/Q (AO222X1)                                               0.1250    0.1432     0.2432 r
  mem_resp_li[680] (net)                        1      35.3839              0.0000     0.2432 r
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2432 r
  uce_1__uce/mem_resp_i[110] (net)                     35.3839              0.0000     0.2432 r
  uce_1__uce/U158/IN2 (AND2X1)                                    0.1250   -0.0276 &   0.2156 r
  uce_1__uce/U158/Q (AND2X1)                                      0.1992    0.1429 @   0.3584 r
  uce_1__uce/data_mem_pkt_o[54] (net)           3      58.9131              0.0000     0.3584 r
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3584 r
  data_mem_pkt_li[576] (net)                           58.9131              0.0000     0.3584 r
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3584 r
  core/data_mem_pkt_i[577] (net)                       58.9131              0.0000     0.3584 r
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3584 r
  core/be/data_mem_pkt_i[54] (net)                     58.9131              0.0000     0.3584 r
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3584 r
  core/be/be_mem/data_mem_pkt_i[54] (net)              58.9131              0.0000     0.3584 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3584 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       58.9131              0.0000     0.3584 r
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1992   -0.0244 @   0.3340 r
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0387    0.1065     0.4406 r
  core/be/be_mem/dcache/n2265 (net)             1       3.8968              0.0000     0.4406 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0387   -0.0007 &   0.4399 r
  data arrival time                                                                    0.4399

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                        -0.0270     0.3837
  data required time                                                                   0.3837
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3837
  data arrival time                                                                   -0.4399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0561


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[84] (net)                          2      15.8265              0.0000     0.1000 f
  U3383/IN5 (AO222X1)                                             0.0012    0.0001 @   0.1001 f
  U3383/Q (AO222X1)                                               0.1121    0.1049 @   0.2050 f
  mem_resp_li[84] (net)                         1      28.9862              0.0000     0.2050 f
  uce_0__uce/mem_resp_i[84] (bp_uce_02_2)                                   0.0000     0.2050 f
  uce_0__uce/mem_resp_i[84] (net)                      28.9862              0.0000     0.2050 f
  uce_0__uce/U182/IN2 (AND2X1)                                    0.1122   -0.0105 @   0.1944 f
  uce_0__uce/U182/Q (AND2X1)                                      0.2683    0.1880 @   0.3825 f
  uce_0__uce/data_mem_pkt_o[28] (net)           3      78.1468              0.0000     0.3825 f
  uce_0__uce/data_mem_pkt_o[28] (bp_uce_02_2)                               0.0000     0.3825 f
  data_mem_pkt_li[27] (net)                            78.1468              0.0000     0.3825 f
  core/data_mem_pkt_i[28] (bp_core_minimal_02_0)                            0.0000     0.3825 f
  core/data_mem_pkt_i[28] (net)                        78.1468              0.0000     0.3825 f
  core/fe/data_mem_pkt_i[28] (bp_fe_top_02_0)                               0.0000     0.3825 f
  core/fe/data_mem_pkt_i[28] (net)                     78.1468              0.0000     0.3825 f
  core/fe/mem/data_mem_pkt_i[28] (bp_fe_mem_02_0)                           0.0000     0.3825 f
  core/fe/mem/data_mem_pkt_i[28] (net)                 78.1468              0.0000     0.3825 f
  core/fe/mem/icache/data_mem_pkt_i[28] (bp_fe_icache_02_0)                 0.0000     0.3825 f
  core/fe/mem/icache/data_mem_pkt_i[28] (net)          78.1468              0.0000     0.3825 f
  core/fe/mem/icache/U1527/IN1 (MUX21X1)                          0.2683   -0.0347 @   0.3477 f
  core/fe/mem/icache/U1527/Q (MUX21X1)                            0.0365    0.0951     0.4429 f
  core/fe/mem/icache/n520 (net)                 1       2.4857              0.0000     0.4429 f
  core/fe/mem/icache/uncached_load_data_r_reg_26_/D (DFFX1)       0.0365    0.0000 &   0.4429 f
  data arrival time                                                                    0.4429

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  clock reconvergence pessimism                                             0.0000     0.3678
  core/fe/mem/icache/uncached_load_data_r_reg_26_/CLK (DFFX1)               0.0000     0.3678 r
  library hold time                                                         0.0187     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.4429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0564


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[86] (net)                          2      15.4332              0.0000     0.1000 f
  U3387/IN5 (AO222X1)                                             0.0012    0.0004 @   0.1004 f
  U3387/Q (AO222X1)                                               0.1119    0.1077     0.2081 f
  mem_resp_li[86] (net)                         1      30.4273              0.0000     0.2081 f
  uce_0__uce/mem_resp_i[86] (bp_uce_02_2)                                   0.0000     0.2081 f
  uce_0__uce/mem_resp_i[86] (net)                      30.4273              0.0000     0.2081 f
  uce_0__uce/U184/IN2 (AND2X1)                                    0.1119   -0.0247 &   0.1834 f
  uce_0__uce/U184/Q (AND2X1)                                      0.2774    0.1915 @   0.3749 f
  uce_0__uce/data_mem_pkt_o[30] (net)           3      80.7587              0.0000     0.3749 f
  uce_0__uce/data_mem_pkt_o[30] (bp_uce_02_2)                               0.0000     0.3749 f
  data_mem_pkt_li[29] (net)                            80.7587              0.0000     0.3749 f
  core/data_mem_pkt_i[30] (bp_core_minimal_02_0)                            0.0000     0.3749 f
  core/data_mem_pkt_i[30] (net)                        80.7587              0.0000     0.3749 f
  core/fe/data_mem_pkt_i[30] (bp_fe_top_02_0)                               0.0000     0.3749 f
  core/fe/data_mem_pkt_i[30] (net)                     80.7587              0.0000     0.3749 f
  core/fe/mem/data_mem_pkt_i[30] (bp_fe_mem_02_0)                           0.0000     0.3749 f
  core/fe/mem/data_mem_pkt_i[30] (net)                 80.7587              0.0000     0.3749 f
  core/fe/mem/icache/data_mem_pkt_i[30] (bp_fe_icache_02_0)                 0.0000     0.3749 f
  core/fe/mem/icache/data_mem_pkt_i[30] (net)          80.7587              0.0000     0.3749 f
  core/fe/mem/icache/U1525/IN1 (MUX21X1)                          0.2774   -0.0274 @   0.3475 f
  core/fe/mem/icache/U1525/Q (MUX21X1)                            0.0365    0.0959     0.4434 f
  core/fe/mem/icache/n522 (net)                 1       2.5567              0.0000     0.4434 f
  core/fe/mem/icache/uncached_load_data_r_reg_28_/D (DFFX1)       0.0365    0.0000 &   0.4434 f
  data arrival time                                                                    0.4434

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                             0.0000     0.3683
  core/fe/mem/icache/uncached_load_data_r_reg_28_/CLK (DFFX1)               0.0000     0.3683 r
  library hold time                                                         0.0187     0.3869
  data required time                                                                   0.3869
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3869
  data arrival time                                                                   -0.4434
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0565


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/icc_place13/INP (NBUFFX2)                               0.3383    0.1021 @   0.2021 r
  core/be/icc_place13/Z (NBUFFX2)                                 0.0951    0.1316 @   0.3337 r
  core/be/n18 (net)                            11      43.3565              0.0000     0.3337 r
  core/be/be_mem/reset_i_hfs_netlink_314 (bp_be_mem_top_02_0)               0.0000     0.3337 r
  core/be/be_mem/reset_i_hfs_netlink_314 (net)         43.3565              0.0000     0.3337 r
  core/be/be_mem/U368/IN3 (AO22X1)                                0.0951    0.0008 @   0.3346 r
  core/be/be_mem/U368/Q (AO22X1)                                  0.0347    0.0762     0.4108 r
  core/be/be_mem/n36 (net)                      1       3.1035              0.0000     0.4108 r
  core/be/be_mem/is_store_rr_reg/D (DFFX1)                        0.0347    0.0000 &   0.4108 r
  data arrival time                                                                    0.4108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  clock reconvergence pessimism                                             0.0000     0.3796
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)                                0.0000     0.3796 r
  library hold time                                                        -0.0257     0.3539
  data required time                                                                   0.3539
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3539
  data arrival time                                                                   -0.4108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0569


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[68] (net)                          2      15.3144              0.0000     0.1000 f
  U3364/IN3 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3364/Q (AO222X1)                                               0.1648    0.1640 @   0.2643 f
  mem_resp_li[68] (net)                         1      48.3052              0.0000     0.2643 f
  uce_0__uce/mem_resp_i[68] (bp_uce_02_2)                                   0.0000     0.2643 f
  uce_0__uce/mem_resp_i[68] (net)                      48.3052              0.0000     0.2643 f
  uce_0__uce/U164/IN2 (AND2X1)                                    0.1648   -0.0360 @   0.2283 f
  uce_0__uce/U164/Q (AND2X1)                                      0.2315    0.1898     0.4181 f
  uce_0__uce/data_mem_pkt_o[12] (net)           3      70.4560              0.0000     0.4181 f
  uce_0__uce/data_mem_pkt_o[12] (bp_uce_02_2)                               0.0000     0.4181 f
  data_mem_pkt_li[11] (net)                            70.4560              0.0000     0.4181 f
  core/data_mem_pkt_i[12] (bp_core_minimal_02_0)                            0.0000     0.4181 f
  core/data_mem_pkt_i[12] (net)                        70.4560              0.0000     0.4181 f
  core/fe/data_mem_pkt_i[12] (bp_fe_top_02_0)                               0.0000     0.4181 f
  core/fe/data_mem_pkt_i[12] (net)                     70.4560              0.0000     0.4181 f
  core/fe/mem/data_mem_pkt_i[12] (bp_fe_mem_02_0)                           0.0000     0.4181 f
  core/fe/mem/data_mem_pkt_i[12] (net)                 70.4560              0.0000     0.4181 f
  core/fe/mem/icache/data_mem_pkt_i[12] (bp_fe_icache_02_0)                 0.0000     0.4181 f
  core/fe/mem/icache/data_mem_pkt_i[12] (net)          70.4560              0.0000     0.4181 f
  core/fe/mem/icache/U1543/IN1 (MUX21X1)                          0.2315   -0.0483 &   0.3698 f
  core/fe/mem/icache/U1543/Q (MUX21X1)                            0.0354    0.0924     0.4623 f
  core/fe/mem/icache/n504 (net)                 1       2.8377              0.0000     0.4623 f
  core/fe/mem/icache/uncached_load_data_r_reg_10_/D (DFFX1)       0.0354    0.0000 &   0.4623 f
  data arrival time                                                                    0.4623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  clock reconvergence pessimism                                             0.0000     0.3905
  core/fe/mem/icache/uncached_load_data_r_reg_10_/CLK (DFFX1)               0.0000     0.3905 r
  library hold time                                                         0.0148     0.4054
  data required time                                                                   0.4054
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4054
  data arrival time                                                                   -0.4623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0569


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[115] (net)                         2      14.2137              0.0000     0.1000 f
  U3419/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3419/Q (AO222X1)                                               0.1182    0.1082 @   0.2083 f
  mem_resp_li[115] (net)                        1      31.1219              0.0000     0.2083 f
  uce_0__uce/mem_resp_i[115] (bp_uce_02_2)                                  0.0000     0.2083 f
  uce_0__uce/mem_resp_i[115] (net)                     31.1219              0.0000     0.2083 f
  uce_0__uce/U216/IN2 (AND2X1)                                    0.1183   -0.0131 @   0.1952 f
  uce_0__uce/U216/Q (AND2X1)                                      0.2661    0.1885 @   0.3836 f
  uce_0__uce/data_mem_pkt_o[59] (net)           3      77.5541              0.0000     0.3836 f
  uce_0__uce/data_mem_pkt_o[59] (bp_uce_02_2)                               0.0000     0.3836 f
  data_mem_pkt_li[58] (net)                            77.5541              0.0000     0.3836 f
  core/data_mem_pkt_i[59] (bp_core_minimal_02_0)                            0.0000     0.3836 f
  core/data_mem_pkt_i[59] (net)                        77.5541              0.0000     0.3836 f
  core/fe/data_mem_pkt_i[59] (bp_fe_top_02_0)                               0.0000     0.3836 f
  core/fe/data_mem_pkt_i[59] (net)                     77.5541              0.0000     0.3836 f
  core/fe/mem/data_mem_pkt_i[59] (bp_fe_mem_02_0)                           0.0000     0.3836 f
  core/fe/mem/data_mem_pkt_i[59] (net)                 77.5541              0.0000     0.3836 f
  core/fe/mem/icache/data_mem_pkt_i[59] (bp_fe_icache_02_0)                 0.0000     0.3836 f
  core/fe/mem/icache/data_mem_pkt_i[59] (net)          77.5541              0.0000     0.3836 f
  core/fe/mem/icache/U1501/IN1 (MUX21X1)                          0.2661   -0.0355 @   0.3482 f
  core/fe/mem/icache/U1501/Q (MUX21X1)                            0.0372    0.0954     0.4436 f
  core/fe/mem/icache/n551 (net)                 1       2.6733              0.0000     0.4436 f
  core/fe/mem/icache/uncached_load_data_r_reg_57_/D (DFFX1)       0.0372    0.0000 &   0.4436 f
  data arrival time                                                                    0.4436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/fe/mem/icache/uncached_load_data_r_reg_57_/CLK (DFFX1)               0.0000     0.3676 r
  library hold time                                                         0.0185     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.4436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0575


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[59] (net)                          2      14.9932              0.0000     0.1000 f
  U3353/IN5 (AO222X1)                                             0.0012    0.0003 @   0.1003 f
  U3353/Q (AO222X1)                                               0.1293    0.1147 @   0.2151 f
  mem_resp_li[59] (net)                         1      35.2815              0.0000     0.2151 f
  uce_0__uce/mem_resp_i[59] (bp_uce_02_2)                                   0.0000     0.2151 f
  uce_0__uce/mem_resp_i[59] (net)                      35.2815              0.0000     0.2151 f
  uce_0__uce/U154/IN2 (AND2X1)                                    0.1293    0.0033 @   0.2184 f
  uce_0__uce/U154/Q (AND2X1)                                      0.2596    0.1935 @   0.4119 f
  uce_0__uce/data_mem_pkt_o[3] (net)            3      76.4034              0.0000     0.4119 f
  uce_0__uce/data_mem_pkt_o[3] (bp_uce_02_2)                                0.0000     0.4119 f
  data_mem_pkt_li[2] (net)                             76.4034              0.0000     0.4119 f
  core/data_mem_pkt_i[3] (bp_core_minimal_02_0)                             0.0000     0.4119 f
  core/data_mem_pkt_i[3] (net)                         76.4034              0.0000     0.4119 f
  core/fe/data_mem_pkt_i[3] (bp_fe_top_02_0)                                0.0000     0.4119 f
  core/fe/data_mem_pkt_i[3] (net)                      76.4034              0.0000     0.4119 f
  core/fe/mem/data_mem_pkt_i[3] (bp_fe_mem_02_0)                            0.0000     0.4119 f
  core/fe/mem/data_mem_pkt_i[3] (net)                  76.4034              0.0000     0.4119 f
  core/fe/mem/icache/data_mem_pkt_i[3] (bp_fe_icache_02_0)                  0.0000     0.4119 f
  core/fe/mem/icache/data_mem_pkt_i[3] (net)           76.4034              0.0000     0.4119 f
  core/fe/mem/icache/U948/IN1 (MUX21X1)                           0.2596   -0.0556 @   0.3563 f
  core/fe/mem/icache/U948/Q (MUX21X1)                             0.0354    0.0954     0.4517 f
  core/fe/mem/icache/n495 (net)                 1       2.8545              0.0000     0.4517 f
  core/fe/mem/icache/uncached_load_data_r_reg_1_/D (DFFX1)        0.0354   -0.0007 &   0.4509 f
  data arrival time                                                                    0.4509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  clock reconvergence pessimism                                             0.0000     0.3796
  core/fe/mem/icache/uncached_load_data_r_reg_1_/CLK (DFFX1)                0.0000     0.3796 r
  library hold time                                                         0.0134     0.3930
  data required time                                                                   0.3930
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3930
  data arrival time                                                                   -0.4509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0580


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[96] (net)                          2      14.0508              0.0000     0.1000 f
  U3397/IN5 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3397/Q (AO222X1)                                               0.1046    0.1034     0.2034 f
  mem_resp_li[96] (net)                         1      27.7316              0.0000     0.2034 f
  uce_0__uce/mem_resp_i[96] (bp_uce_02_2)                                   0.0000     0.2034 f
  uce_0__uce/mem_resp_i[96] (net)                      27.7316              0.0000     0.2034 f
  uce_0__uce/U195/IN2 (AND2X1)                                    0.1046   -0.0114 &   0.1920 f
  uce_0__uce/U195/Q (AND2X1)                                      0.2758    0.1892 @   0.3811 f
  uce_0__uce/data_mem_pkt_o[40] (net)           3      80.2148              0.0000     0.3811 f
  uce_0__uce/data_mem_pkt_o[40] (bp_uce_02_2)                               0.0000     0.3811 f
  data_mem_pkt_li[39] (net)                            80.2148              0.0000     0.3811 f
  core/data_mem_pkt_i[40] (bp_core_minimal_02_0)                            0.0000     0.3811 f
  core/data_mem_pkt_i[40] (net)                        80.2148              0.0000     0.3811 f
  core/fe/data_mem_pkt_i[40] (bp_fe_top_02_0)                               0.0000     0.3811 f
  core/fe/data_mem_pkt_i[40] (net)                     80.2148              0.0000     0.3811 f
  core/fe/mem/data_mem_pkt_i[40] (bp_fe_mem_02_0)                           0.0000     0.3811 f
  core/fe/mem/data_mem_pkt_i[40] (net)                 80.2148              0.0000     0.3811 f
  core/fe/mem/icache/data_mem_pkt_i[40] (bp_fe_icache_02_0)                 0.0000     0.3811 f
  core/fe/mem/icache/data_mem_pkt_i[40] (net)          80.2148              0.0000     0.3811 f
  core/fe/mem/icache/U961/IN1 (MUX21X1)                           0.2758   -0.0312 @   0.3499 f
  core/fe/mem/icache/U961/Q (MUX21X1)                             0.0360    0.0951     0.4450 f
  core/fe/mem/icache/n532 (net)                 1       2.2620              0.0000     0.4450 f
  core/fe/mem/icache/uncached_load_data_r_reg_38_/D (DFFX1)       0.0360    0.0000 &   0.4450 f
  data arrival time                                                                    0.4450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/fe/mem/icache/uncached_load_data_r_reg_38_/CLK (DFFX1)               0.0000     0.3676 r
  library hold time                                                         0.0188     0.3864
  data required time                                                                   0.3864
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3864
  data arrival time                                                                   -0.4450
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0586


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN50 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN50 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN48 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN48 (net)                                  300.2010              0.0000     0.1000 f
  core/be/icc_place10/INP (NBUFFX2)                               0.3338    0.1130 @   0.2130 f
  core/be/icc_place10/Z (NBUFFX2)                                 0.1624    0.1527 @   0.3657 f
  core/be/n6 (net)                             17      95.0904              0.0000     0.3657 f
  core/be/be_mem/reset_i_hfs_netlink_318 (bp_be_mem_top_02_0)               0.0000     0.3657 f
  core/be/be_mem/reset_i_hfs_netlink_318 (net)         95.0904              0.0000     0.3657 f
  core/be/be_mem/csr/reset_i_hfs_netlink_347 (bp_be_csr_02_0)               0.0000     0.3657 f
  core/be/be_mem/csr/reset_i_hfs_netlink_347 (net)     95.0904              0.0000     0.3657 f
  core/be/be_mem/csr/debug_mode_reg/reset_i (bsg_dff_reset_width_p1_17)     0.0000     0.3657 f
  core/be/be_mem/csr/debug_mode_reg/reset_i (net)      95.0904              0.0000     0.3657 f
  core/be/be_mem/csr/debug_mode_reg/U4/IN1 (NOR2X0)               0.1624    0.0029 @   0.3686 f
  core/be/be_mem/csr/debug_mode_reg/U4/QN (NOR2X0)                0.0472    0.0404     0.4090 r
  core/be/be_mem/csr/debug_mode_reg/n3 (net)     1      2.3248              0.0000     0.4090 r
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/D (DFFX1)       0.0472    0.0000 &   0.4090 r
  data arrival time                                                                    0.4090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3799     0.3799
  clock reconvergence pessimism                                             0.0000     0.3799
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/CLK (DFFX1)               0.0000     0.3799 r
  library hold time                                                        -0.0294     0.3504
  data required time                                                                   0.3504
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3504
  data arrival time                                                                   -0.4090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0586


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[77] (net)                          2      13.1800              0.0000     0.1000 f
  U3374/IN3 (AO222X1)                                             0.0010    0.0004 @   0.1004 f
  U3374/Q (AO222X1)                                               0.1335    0.1453 @   0.2456 f
  mem_resp_li[77] (net)                         1      36.8269              0.0000     0.2456 f
  uce_0__uce/mem_resp_i[77] (bp_uce_02_2)                                   0.0000     0.2456 f
  uce_0__uce/mem_resp_i[77] (net)                      36.8269              0.0000     0.2456 f
  uce_0__uce/U173/IN2 (AND2X1)                                    0.1335   -0.0156 @   0.2301 f
  uce_0__uce/U173/Q (AND2X1)                                      0.2378    0.1779 @   0.4080 f
  uce_0__uce/data_mem_pkt_o[21] (net)           3      68.8565              0.0000     0.4080 f
  uce_0__uce/data_mem_pkt_o[21] (bp_uce_02_2)                               0.0000     0.4080 f
  data_mem_pkt_li[20] (net)                            68.8565              0.0000     0.4080 f
  core/data_mem_pkt_i[21] (bp_core_minimal_02_0)                            0.0000     0.4080 f
  core/data_mem_pkt_i[21] (net)                        68.8565              0.0000     0.4080 f
  core/fe/data_mem_pkt_i[21] (bp_fe_top_02_0)                               0.0000     0.4080 f
  core/fe/data_mem_pkt_i[21] (net)                     68.8565              0.0000     0.4080 f
  core/fe/mem/data_mem_pkt_i[21] (bp_fe_mem_02_0)                           0.0000     0.4080 f
  core/fe/mem/data_mem_pkt_i[21] (net)                 68.8565              0.0000     0.4080 f
  core/fe/mem/icache/data_mem_pkt_i[21] (bp_fe_icache_02_0)                 0.0000     0.4080 f
  core/fe/mem/icache/data_mem_pkt_i[21] (net)          68.8565              0.0000     0.4080 f
  core/fe/mem/icache/U1534/IN1 (MUX21X1)                          0.2378   -0.0510 @   0.3570 f
  core/fe/mem/icache/U1534/Q (MUX21X1)                            0.0371    0.0946     0.4516 f
  core/fe/mem/icache/n513 (net)                 1       3.4624              0.0000     0.4516 f
  core/fe/mem/icache/uncached_load_data_r_reg_19_/D (DFFX1)       0.0371    0.0000 &   0.4517 f
  data arrival time                                                                    0.4517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  clock reconvergence pessimism                                             0.0000     0.3801
  core/fe/mem/icache/uncached_load_data_r_reg_19_/CLK (DFFX1)               0.0000     0.3801 r
  library hold time                                                         0.0130     0.3931
  data required time                                                                   0.3931
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3931
  data arrival time                                                                   -0.4517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0586


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U115/IN2 (AND2X1)   0.2395   0.0045 @   0.3640 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U115/Q (AND2X1)    0.0375    0.0810     0.4450 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n120 (net)     1   5.1044    0.0000     0.4450 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__29_/D (DFFX1)   0.0375   0.0001 &   0.4451 r
  data arrival time                                                                    0.4451

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  clock reconvergence pessimism                                             0.0000     0.4135
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__29_/CLK (DFFX1)   0.0000   0.4135 r
  library hold time                                                        -0.0271     0.3864
  data required time                                                                   0.3864
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3864
  data arrival time                                                                   -0.4451
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0587


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[79] (net)                          2      18.2395              0.0000     0.1000 f
  U3225/IN4 (AO222X1)                                             0.0015    0.0002 @   0.1002 f
  U3225/Q (AO222X1)                                               0.1295    0.1473 @   0.2474 f
  mem_resp_li[649] (net)                        1      35.4108              0.0000     0.2474 f
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2474 f
  uce_1__uce/mem_resp_i[79] (net)                      35.4108              0.0000     0.2474 f
  uce_1__uce/U124/IN2 (AND2X1)                                    0.1295   -0.0213 @   0.2262 f
  uce_1__uce/U124/Q (AND2X1)                                      0.1746    0.1511 @   0.3773 f
  uce_1__uce/data_mem_pkt_o[23] (net)           3      49.6414              0.0000     0.3773 f
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.3773 f
  data_mem_pkt_li[545] (net)                           49.6414              0.0000     0.3773 f
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.3773 f
  core/data_mem_pkt_i[546] (net)                       49.6414              0.0000     0.3773 f
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.3773 f
  core/be/data_mem_pkt_i[23] (net)                     49.6414              0.0000     0.3773 f
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.3773 f
  core/be/be_mem/data_mem_pkt_i[23] (net)              49.6414              0.0000     0.3773 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.3773 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       49.6414              0.0000     0.3773 f
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.1746   -0.0066 @   0.3707 f
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0377    0.0867     0.4574 f
  core/be/be_mem/dcache/n2296 (net)             1       3.0314              0.0000     0.4574 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0377    0.0000 &   0.4574 f
  data arrival time                                                                    0.4574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  clock reconvergence pessimism                                             0.0000     0.3838
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.3838 r
  library hold time                                                         0.0148     0.3985
  data required time                                                                   0.3985
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3985
  data arrival time                                                                   -0.4574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0589


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[83] (net)                          2      15.0799              0.0000     0.1000 r
  U3229/IN4 (AO222X1)                                             0.0012    0.0004 @   0.1004 r
  U3229/Q (AO222X1)                                               0.1269    0.1441     0.2445 r
  mem_resp_li[653] (net)                        1      36.0624              0.0000     0.2445 r
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.2445 r
  uce_1__uce/mem_resp_i[83] (net)                      36.0624              0.0000     0.2445 r
  uce_1__uce/U129/IN2 (AND2X1)                                    0.1269   -0.0268 &   0.2177 r
  uce_1__uce/U129/Q (AND2X1)                                      0.1806    0.1347 @   0.3524 r
  uce_1__uce/data_mem_pkt_o[27] (net)           3      52.3688              0.0000     0.3524 r
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.3524 r
  data_mem_pkt_li[549] (net)                           52.3688              0.0000     0.3524 r
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.3524 r
  core/data_mem_pkt_i[550] (net)                       52.3688              0.0000     0.3524 r
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.3524 r
  core/be/data_mem_pkt_i[27] (net)                     52.3688              0.0000     0.3524 r
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.3524 r
  core/be/be_mem/data_mem_pkt_i[27] (net)              52.3688              0.0000     0.3524 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.3524 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       52.3688              0.0000     0.3524 r
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.1811   -0.0290 @   0.3233 r
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0365    0.1019     0.4252 r
  core/be/be_mem/dcache/n2292 (net)             1       3.1475              0.0000     0.4252 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0365    0.0000 &   0.4252 r
  data arrival time                                                                    0.4252

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3920     0.3920
  clock reconvergence pessimism                                             0.0000     0.3920
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.3920 r
  library hold time                                                        -0.0259     0.3662
  data required time                                                                   0.3662
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3662
  data arrival time                                                                   -0.4252
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0591


  Startpoint: io_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[111] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[111] (net)                          2      13.9098              0.0000     0.1000 r
  U3261/IN5 (AO222X1)                                             0.0009    0.0000 @   0.1000 r
  U3261/Q (AO222X1)                                               0.1383    0.1127     0.2128 r
  mem_resp_li[681] (net)                        1      40.0728              0.0000     0.2128 r
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.2128 r
  uce_1__uce/mem_resp_i[111] (net)                     40.0728              0.0000     0.2128 r
  uce_1__uce/U159/IN2 (AND2X1)                                    0.1383   -0.0424 &   0.1704 r
  uce_1__uce/U159/Q (AND2X1)                                      0.2271    0.1544 @   0.3249 r
  uce_1__uce/data_mem_pkt_o[55] (net)           3      67.5237              0.0000     0.3249 r
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.3249 r
  data_mem_pkt_li[577] (net)                           67.5237              0.0000     0.3249 r
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.3249 r
  core/data_mem_pkt_i[578] (net)                       67.5237              0.0000     0.3249 r
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.3249 r
  core/be/data_mem_pkt_i[55] (net)                     67.5237              0.0000     0.3249 r
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.3249 r
  core/be/be_mem/data_mem_pkt_i[55] (net)              67.5237              0.0000     0.3249 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.3249 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       67.5237              0.0000     0.3249 r
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.2271    0.0115 @   0.3363 r
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0366    0.1098     0.4461 r
  core/be/be_mem/dcache/n2264 (net)             1       3.1954              0.0000     0.4461 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0366    0.0000 &   0.4462 r
  data arrival time                                                                    0.4462

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                        -0.0264     0.3869
  data required time                                                                   0.3869
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3869
  data arrival time                                                                   -0.4462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0593


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/director/npc/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/icc_place13/INP (NBUFFX2)                               0.3383    0.1021 @   0.2021 r
  core/be/icc_place13/Z (NBUFFX2)                                 0.0951    0.1316 @   0.3337 r
  core/be/n18 (net)                            11      43.3565              0.0000     0.3337 r
  core/be/be_checker/reset_i_hfs_netlink_288 (bp_be_checker_top_02_0)       0.0000     0.3337 r
  core/be/be_checker/reset_i_hfs_netlink_288 (net)     43.3565              0.0000     0.3337 r
  core/be/be_checker/director/reset_i_hfs_netlink_292 (bp_be_director_02_0)   0.0000   0.3337 r
  core/be/be_checker/director/reset_i_hfs_netlink_292 (net)  43.3565        0.0000     0.3337 r
  core/be/be_checker/director/npc/IN0 (bsg_dff_reset_en_39_80000000_0)      0.0000     0.3337 r
  core/be/be_checker/director/npc/IN0 (net)            43.3565              0.0000     0.3337 r
  core/be/be_checker/director/npc/U51/IN5 (AO221X1)               0.0955    0.0004 @   0.3342 r
  core/be/be_checker/director/npc/U51/Q (AO221X1)                 0.0366    0.0804     0.4146 r
  core/be/be_checker/director/npc/n1 (net)      1       3.2462              0.0000     0.4146 r
  core/be/be_checker/director/npc/data_r_reg_31_/D (DFFX1)        0.0366    0.0000 &   0.4146 r
  data arrival time                                                                    0.4146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  clock reconvergence pessimism                                             0.0000     0.3814
  core/be/be_checker/director/npc/data_r_reg_31_/CLK (DFFX1)                0.0000     0.3814 r
  library hold time                                                        -0.0262     0.3551
  data required time                                                                   0.3551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3551
  data arrival time                                                                   -0.4146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0595


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/icc_place7/INP (INVX0)                                     0.3352    0.0981 @   0.1981 r
  core/icc_place7/ZN (INVX0)                                      0.3076    0.2099     0.4080 f
  core/n54 (net)                                9      45.3006              0.0000     0.4080 f
  core/be/reset_i_hfs_netlink_279 (bp_be_top_02_0)                          0.0000     0.4080 f
  core/be/reset_i_hfs_netlink_279 (net)                45.3006              0.0000     0.4080 f
  core/be/be_calculator/IN165 (bp_be_calculator_top_02_0)                   0.0000     0.4080 f
  core/be/be_calculator/IN165 (net)                    45.3006              0.0000     0.4080 f
  core/be/be_calculator/pipe_mem/IN4 (bp_be_pipe_mem_02_0)                  0.0000     0.4080 f
  core/be/be_calculator/pipe_mem/IN4 (net)             45.3006              0.0000     0.4080 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN2 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.4080 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN2 (net)  45.3006           0.0000     0.4080 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U18/IN2 (AND2X1)   0.3076   -0.0083 &   0.3997 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U18/Q (AND2X1)     0.0261    0.0913     0.4910 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n326 (net)     1   2.4515    0.0000     0.4910 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_/D (DFFX1)   0.0261   0.0000 &   0.4910 f
  data arrival time                                                                    0.4910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_/CLK (DFFX1)   0.0000   0.4107 r
  library hold time                                                         0.0208     0.4315
  data required time                                                                   0.4315
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4315
  data arrival time                                                                   -0.4910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0595


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[63] (net)                          2      13.4966              0.0000     0.1000 r
  U3207/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3207/Q (AO222X1)                                               0.1041    0.1330     0.2332 r
  mem_resp_li[633] (net)                        1      28.0222              0.0000     0.2332 r
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.2332 r
  uce_1__uce/mem_resp_i[63] (net)                      28.0222              0.0000     0.2332 r
  uce_1__uce/U107/IN2 (AND2X1)                                    0.1041   -0.0217 &   0.2115 r
  uce_1__uce/U107/Q (AND2X1)                                      0.2214    0.1483 @   0.3598 r
  uce_1__uce/data_mem_pkt_o[7] (net)            3      65.4994              0.0000     0.3598 r
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.3598 r
  data_mem_pkt_li[529] (net)                           65.4994              0.0000     0.3598 r
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.3598 r
  core/data_mem_pkt_i[530] (net)                       65.4994              0.0000     0.3598 r
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.3598 r
  core/be/data_mem_pkt_i[7] (net)                      65.4994              0.0000     0.3598 r
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.3598 r
  core/be/be_mem/data_mem_pkt_i[7] (net)               65.4994              0.0000     0.3598 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.3598 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        65.4994              0.0000     0.3598 r
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.2222   -0.0223 @   0.3375 r
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0354    0.1081     0.4456 r
  core/be/be_mem/dcache/n2312 (net)             1       2.7823              0.0000     0.4456 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0354    0.0000 &   0.4456 r
  data arrival time                                                                    0.4456

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.4115 r
  library hold time                                                        -0.0261     0.3854
  data required time                                                                   0.3854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3854
  data arrival time                                                                   -0.4456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0602


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[69] (net)                          2      17.6850              0.0000     0.1000 r
  U3365/IN5 (AO222X1)                                             0.0017    0.0005 @   0.1005 r
  U3365/Q (AO222X1)                                               0.0984    0.0939     0.1945 r
  mem_resp_li[69] (net)                         1      26.0153              0.0000     0.1945 r
  uce_0__uce/mem_resp_i[69] (bp_uce_02_2)                                   0.0000     0.1945 r
  uce_0__uce/mem_resp_i[69] (net)                      26.0153              0.0000     0.1945 r
  uce_0__uce/U165/IN2 (AND2X1)                                    0.0984   -0.0035 &   0.1909 r
  uce_0__uce/U165/Q (AND2X1)                                      0.2399    0.1555 @   0.3464 r
  uce_0__uce/data_mem_pkt_o[13] (net)           3      72.1081              0.0000     0.3464 r
  uce_0__uce/data_mem_pkt_o[13] (bp_uce_02_2)                               0.0000     0.3464 r
  data_mem_pkt_li[12] (net)                            72.1081              0.0000     0.3464 r
  core/data_mem_pkt_i[13] (bp_core_minimal_02_0)                            0.0000     0.3464 r
  core/data_mem_pkt_i[13] (net)                        72.1081              0.0000     0.3464 r
  core/fe/data_mem_pkt_i[13] (bp_fe_top_02_0)                               0.0000     0.3464 r
  core/fe/data_mem_pkt_i[13] (net)                     72.1081              0.0000     0.3464 r
  core/fe/mem/data_mem_pkt_i[13] (bp_fe_mem_02_0)                           0.0000     0.3464 r
  core/fe/mem/data_mem_pkt_i[13] (net)                 72.1081              0.0000     0.3464 r
  core/fe/mem/icache/data_mem_pkt_i[13] (bp_fe_icache_02_0)                 0.0000     0.3464 r
  core/fe/mem/icache/data_mem_pkt_i[13] (net)          72.1081              0.0000     0.3464 r
  core/fe/mem/icache/U1542/IN1 (MUX21X1)                          0.2399   -0.0320 @   0.3144 r
  core/fe/mem/icache/U1542/Q (MUX21X1)                            0.0354    0.1111     0.4255 r
  core/fe/mem/icache/n505 (net)                 1       2.7733              0.0000     0.4255 r
  core/fe/mem/icache/uncached_load_data_r_reg_11_/D (DFFX1)       0.0354    0.0000 &   0.4255 r
  data arrival time                                                                    0.4255

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  clock reconvergence pessimism                                             0.0000     0.3905
  core/fe/mem/icache/uncached_load_data_r_reg_11_/CLK (DFFX1)               0.0000     0.3905 r
  library hold time                                                        -0.0257     0.3649
  data required time                                                                   0.3649
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3649
  data arrival time                                                                   -0.4255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0606


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[73] (net)                          2      14.7739              0.0000     0.1000 f
  U3369/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3369/Q (AO222X1)                                               0.1278    0.1140 @   0.2143 f
  mem_resp_li[73] (net)                         1      34.8238              0.0000     0.2143 f
  uce_0__uce/mem_resp_i[73] (bp_uce_02_2)                                   0.0000     0.2143 f
  uce_0__uce/mem_resp_i[73] (net)                      34.8238              0.0000     0.2143 f
  uce_0__uce/U169/IN2 (AND2X1)                                    0.1278   -0.0015 @   0.2128 f
  uce_0__uce/U169/Q (AND2X1)                                      0.2244    0.1817     0.3945 f
  uce_0__uce/data_mem_pkt_o[17] (net)           3      68.1171              0.0000     0.3945 f
  uce_0__uce/data_mem_pkt_o[17] (bp_uce_02_2)                               0.0000     0.3945 f
  data_mem_pkt_li[16] (net)                            68.1171              0.0000     0.3945 f
  core/data_mem_pkt_i[17] (bp_core_minimal_02_0)                            0.0000     0.3945 f
  core/data_mem_pkt_i[17] (net)                        68.1171              0.0000     0.3945 f
  core/fe/data_mem_pkt_i[17] (bp_fe_top_02_0)                               0.0000     0.3945 f
  core/fe/data_mem_pkt_i[17] (net)                     68.1171              0.0000     0.3945 f
  core/fe/mem/data_mem_pkt_i[17] (bp_fe_mem_02_0)                           0.0000     0.3945 f
  core/fe/mem/data_mem_pkt_i[17] (net)                 68.1171              0.0000     0.3945 f
  core/fe/mem/icache/data_mem_pkt_i[17] (bp_fe_icache_02_0)                 0.0000     0.3945 f
  core/fe/mem/icache/data_mem_pkt_i[17] (net)          68.1171              0.0000     0.3945 f
  core/fe/mem/icache/U1538/IN1 (MUX21X1)                          0.2244   -0.0334 &   0.3612 f
  core/fe/mem/icache/U1538/Q (MUX21X1)                            0.0360    0.0922     0.4533 f
  core/fe/mem/icache/n509 (net)                 1       3.0504              0.0000     0.4533 f
  core/fe/mem/icache/uncached_load_data_r_reg_15_/D (DFFX1)       0.0360    0.0000 &   0.4534 f
  data arrival time                                                                    0.4534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3794     0.3794
  clock reconvergence pessimism                                             0.0000     0.3794
  core/fe/mem/icache/uncached_load_data_r_reg_15_/CLK (DFFX1)               0.0000     0.3794 r
  library hold time                                                         0.0132     0.3926
  data required time                                                                   0.3926
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3926
  data arrival time                                                                   -0.4534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0608


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[111] (net)                         2      17.0727              0.0000     0.1000 f
  U3261/IN4 (AO222X1)                                             0.0012    0.0002 @   0.1002 f
  U3261/Q (AO222X1)                                               0.1383    0.1554     0.2557 f
  mem_resp_li[681] (net)                        1      40.0679              0.0000     0.2557 f
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.2557 f
  uce_1__uce/mem_resp_i[111] (net)                     40.0679              0.0000     0.2557 f
  uce_1__uce/U159/IN2 (AND2X1)                                    0.1383   -0.0445 &   0.2112 f
  uce_1__uce/U159/Q (AND2X1)                                      0.2284    0.1756 @   0.3867 f
  uce_1__uce/data_mem_pkt_o[55] (net)           3      66.6222              0.0000     0.3867 f
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.3867 f
  data_mem_pkt_li[577] (net)                           66.6222              0.0000     0.3867 f
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.3867 f
  core/data_mem_pkt_i[578] (net)                       66.6222              0.0000     0.3867 f
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.3867 f
  core/be/data_mem_pkt_i[55] (net)                     66.6222              0.0000     0.3867 f
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.3867 f
  core/be/be_mem/data_mem_pkt_i[55] (net)              66.6222              0.0000     0.3867 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.3867 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       66.6222              0.0000     0.3867 f
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.2284    0.0111 @   0.3979 f
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0377    0.0925     0.4904 f
  core/be/be_mem/dcache/n2264 (net)             1       3.0230              0.0000     0.4904 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0377    0.0000 &   0.4905 f
  data arrival time                                                                    0.4905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                         0.0164     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.4905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0608


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[119] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[119] (net)                         2      14.2183              0.0000     0.1000 f
  U3423/IN5 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3423/Q (AO222X1)                                               0.1176    0.1078 @   0.2078 f
  mem_resp_li[119] (net)                        1      30.8882              0.0000     0.2078 f
  uce_0__uce/mem_resp_i[119] (bp_uce_02_2)                                  0.0000     0.2078 f
  uce_0__uce/mem_resp_i[119] (net)                     30.8882              0.0000     0.2078 f
  uce_0__uce/U220/IN2 (AND2X1)                                    0.1177   -0.0190 @   0.1889 f
  uce_0__uce/U220/Q (AND2X1)                                      0.2533    0.1825 @   0.3714 f
  uce_0__uce/data_mem_pkt_o[63] (net)           3      73.6335              0.0000     0.3714 f
  uce_0__uce/data_mem_pkt_o[63] (bp_uce_02_2)                               0.0000     0.3714 f
  data_mem_pkt_li[62] (net)                            73.6335              0.0000     0.3714 f
  core/data_mem_pkt_i[63] (bp_core_minimal_02_0)                            0.0000     0.3714 f
  core/data_mem_pkt_i[63] (net)                        73.6335              0.0000     0.3714 f
  core/fe/data_mem_pkt_i[63] (bp_fe_top_02_0)                               0.0000     0.3714 f
  core/fe/data_mem_pkt_i[63] (net)                     73.6335              0.0000     0.3714 f
  core/fe/mem/data_mem_pkt_i[63] (bp_fe_mem_02_0)                           0.0000     0.3714 f
  core/fe/mem/data_mem_pkt_i[63] (net)                 73.6335              0.0000     0.3714 f
  core/fe/mem/icache/data_mem_pkt_i[63] (bp_fe_icache_02_0)                 0.0000     0.3714 f
  core/fe/mem/icache/data_mem_pkt_i[63] (net)          73.6335              0.0000     0.3714 f
  core/fe/mem/icache/U1497/IN1 (MUX21X1)                          0.2533   -0.0190 @   0.3524 f
  core/fe/mem/icache/U1497/Q (MUX21X1)                            0.0369    0.0942     0.4466 f
  core/fe/mem/icache/n555 (net)                 1       2.5818              0.0000     0.4466 f
  core/fe/mem/icache/uncached_load_data_r_reg_61_/D (DFFX1)       0.0369    0.0000 &   0.4466 f
  data arrival time                                                                    0.4466

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3667     0.3667
  clock reconvergence pessimism                                             0.0000     0.3667
  core/fe/mem/icache/uncached_load_data_r_reg_61_/CLK (DFFX1)               0.0000     0.3667 r
  library hold time                                                         0.0186     0.3853
  data required time                                                                   0.3853
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3853
  data arrival time                                                                   -0.4466
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0613


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[67] (net)                          2      15.4293              0.0000     0.1000 f
  U3363/IN5 (AO222X1)                                             0.0012    0.0002 @   0.1002 f
  U3363/Q (AO222X1)                                               0.1207    0.1102 @   0.2104 f
  mem_resp_li[67] (net)                         1      32.3523              0.0000     0.2104 f
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                                   0.0000     0.2104 f
  uce_0__uce/mem_resp_i[67] (net)                      32.3523              0.0000     0.2104 f
  uce_0__uce/U163/IN2 (AND2X1)                                    0.1207   -0.0084 @   0.2020 f
  uce_0__uce/U163/Q (AND2X1)                                      0.2284    0.1725 @   0.3745 f
  uce_0__uce/data_mem_pkt_o[11] (net)           3      66.3460              0.0000     0.3745 f
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                               0.0000     0.3745 f
  data_mem_pkt_li[10] (net)                            66.3460              0.0000     0.3745 f
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                            0.0000     0.3745 f
  core/data_mem_pkt_i[11] (net)                        66.3460              0.0000     0.3745 f
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                               0.0000     0.3745 f
  core/fe/data_mem_pkt_i[11] (net)                     66.3460              0.0000     0.3745 f
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                           0.0000     0.3745 f
  core/fe/mem/data_mem_pkt_i[11] (net)                 66.3460              0.0000     0.3745 f
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)                 0.0000     0.3745 f
  core/fe/mem/icache/data_mem_pkt_i[11] (net)          66.3460              0.0000     0.3745 f
  core/fe/mem/icache/U1544/IN1 (MUX21X1)                          0.2284    0.0009 @   0.3754 f
  core/fe/mem/icache/U1544/Q (MUX21X1)                            0.0356    0.0923     0.4677 f
  core/fe/mem/icache/n503 (net)                 1       2.9105              0.0000     0.4677 f
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)        0.0356   -0.0009 &   0.4668 f
  data arrival time                                                                    0.4668

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3906     0.3906
  clock reconvergence pessimism                                             0.0000     0.3906
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)                0.0000     0.3906 r
  library hold time                                                         0.0148     0.4054
  data required time                                                                   0.4054
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4054
  data arrival time                                                                   -0.4668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0613


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[61] (net)                          2      15.2956              0.0000     0.1000 r
  U3355/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3355/Q (AO222X1)                                               0.1663    0.1208 @   0.2211 r
  mem_resp_li[61] (net)                         1      47.7051              0.0000     0.2211 r
  uce_0__uce/mem_resp_i[61] (bp_uce_02_2)                                   0.0000     0.2211 r
  uce_0__uce/mem_resp_i[61] (net)                      47.7051              0.0000     0.2211 r
  uce_0__uce/U156/IN2 (AND2X1)                                    0.1667   -0.0428 @   0.1782 r
  uce_0__uce/U156/Q (AND2X1)                                      0.2700    0.1727 @   0.3509 r
  uce_0__uce/data_mem_pkt_o[5] (net)            3      80.4930              0.0000     0.3509 r
  uce_0__uce/data_mem_pkt_o[5] (bp_uce_02_2)                                0.0000     0.3509 r
  data_mem_pkt_li[4] (net)                             80.4930              0.0000     0.3509 r
  core/data_mem_pkt_i[5] (bp_core_minimal_02_0)                             0.0000     0.3509 r
  core/data_mem_pkt_i[5] (net)                         80.4930              0.0000     0.3509 r
  core/fe/data_mem_pkt_i[5] (bp_fe_top_02_0)                                0.0000     0.3509 r
  core/fe/data_mem_pkt_i[5] (net)                      80.4930              0.0000     0.3509 r
  core/fe/mem/data_mem_pkt_i[5] (bp_fe_mem_02_0)                            0.0000     0.3509 r
  core/fe/mem/data_mem_pkt_i[5] (net)                  80.4930              0.0000     0.3509 r
  core/fe/mem/icache/data_mem_pkt_i[5] (bp_fe_icache_02_0)                  0.0000     0.3509 r
  core/fe/mem/icache/data_mem_pkt_i[5] (net)           80.4930              0.0000     0.3509 r
  core/fe/mem/icache/U950/IN1 (MUX21X1)                           0.2700   -0.0516 @   0.2994 r
  core/fe/mem/icache/U950/Q (MUX21X1)                             0.0360    0.1160     0.4154 r
  core/fe/mem/icache/n497 (net)                 1       2.9845              0.0000     0.4154 r
  core/fe/mem/icache/uncached_load_data_r_reg_3_/D (DFFX1)        0.0360    0.0000 &   0.4155 r
  data arrival time                                                                    0.4155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  clock reconvergence pessimism                                             0.0000     0.3796
  core/fe/mem/icache/uncached_load_data_r_reg_3_/CLK (DFFX1)                0.0000     0.3796 r
  library hold time                                                        -0.0256     0.3540
  data required time                                                                   0.3540
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3540
  data arrival time                                                                   -0.4155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0614


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[73] (net)                          2      15.0336              0.0000     0.1000 r
  U3219/IN4 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3219/Q (AO222X1)                                               0.1182    0.1372 @   0.2375 r
  mem_resp_li[643] (net)                        1      31.5330              0.0000     0.2375 r
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2375 r
  uce_1__uce/mem_resp_i[73] (net)                      31.5330              0.0000     0.2375 r
  uce_1__uce/U118/IN2 (AND2X1)                                    0.1183   -0.0111 @   0.2264 r
  uce_1__uce/U118/Q (AND2X1)                                      0.1454    0.1182 @   0.3446 r
  uce_1__uce/data_mem_pkt_o[17] (net)           3      40.5025              0.0000     0.3446 r
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.3446 r
  data_mem_pkt_li[539] (net)                           40.5025              0.0000     0.3446 r
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.3446 r
  core/data_mem_pkt_i[540] (net)                       40.5025              0.0000     0.3446 r
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.3446 r
  core/be/data_mem_pkt_i[17] (net)                     40.5025              0.0000     0.3446 r
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.3446 r
  core/be/be_mem/data_mem_pkt_i[17] (net)              40.5025              0.0000     0.3446 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.3446 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       40.5025              0.0000     0.3446 r
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.1459   -0.0200 @   0.3246 r
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0363    0.0957     0.4203 r
  core/be/be_mem/dcache/n2302 (net)             1       3.0860              0.0000     0.4203 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0363    0.0000 &   0.4203 r
  data arrival time                                                                    0.4203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3849     0.3849
  clock reconvergence pessimism                                             0.0000     0.3849
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3849 r
  library hold time                                                        -0.0260     0.3589
  data required time                                                                   0.3589
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3589
  data arrival time                                                                   -0.4203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0614


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[109] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[109] (net)                         2      19.0789              0.0000     0.1000 r
  U3259/IN4 (AO222X1)                                             0.0012    0.0001 @   0.1001 r
  U3259/Q (AO222X1)                                               0.1137    0.1377     0.2379 r
  mem_resp_li[679] (net)                        1      31.4268              0.0000     0.2379 r
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2379 r
  uce_1__uce/mem_resp_i[109] (net)                     31.4268              0.0000     0.2379 r
  uce_1__uce/U157/IN2 (AND2X1)                                    0.1137   -0.0361 &   0.2017 r
  uce_1__uce/U157/Q (AND2X1)                                      0.2233    0.1504 @   0.3521 r
  uce_1__uce/data_mem_pkt_o[53] (net)           3      66.5186              0.0000     0.3521 r
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3521 r
  data_mem_pkt_li[575] (net)                           66.5186              0.0000     0.3521 r
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3521 r
  core/data_mem_pkt_i[576] (net)                       66.5186              0.0000     0.3521 r
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3521 r
  core/be/data_mem_pkt_i[53] (net)                     66.5186              0.0000     0.3521 r
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3521 r
  core/be/be_mem/data_mem_pkt_i[53] (net)              66.5186              0.0000     0.3521 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3521 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       66.5186              0.0000     0.3521 r
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.2233   -0.0132 @   0.3389 r
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0374    0.1097     0.4486 r
  core/be/be_mem/dcache/n2266 (net)             1       3.4584              0.0000     0.4486 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0374   -0.0005 &   0.4482 r
  data arrival time                                                                    0.4482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.4133 r
  library hold time                                                        -0.0266     0.3866
  data required time                                                                   0.3866
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3866
  data arrival time                                                                   -0.4482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0615


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  icc_place1851/INP (NBUFFX2)                                     0.2383    0.0185 @   0.1185 r
  icc_place1851/Z (NBUFFX2)                                       0.4267    0.2325 @   0.3510 r
  n2492 (net)                                  39     251.6595              0.0000     0.3510 r
  fifo_1__mem_fifo/reset_i (bsg_one_fifo_width_p570_3)                      0.0000     0.3510 r
  fifo_1__mem_fifo/reset_i (net)                      251.6595              0.0000     0.3510 r
  fifo_1__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_21)             0.0000     0.3510 r
  fifo_1__mem_fifo/dff_full/reset_i (net)             251.6595              0.0000     0.3510 r
  fifo_1__mem_fifo/dff_full/U4/IN1 (NOR2X0)                       0.4267    0.0534 @   0.4044 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0489    0.0721     0.4765 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1       3.3132              0.0000     0.4765 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0489   -0.0012 &   0.4753 f
  data arrival time                                                                    0.4753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3948 r
  library hold time                                                         0.0187     0.4135
  data required time                                                                   0.4135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4135
  data arrival time                                                                   -0.4753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0618


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[119] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[119] (net)                         2      14.4780              0.0000     0.1000 r
  U3269/IN4 (AO222X1)                                             0.0009    0.0001 @   0.1001 r
  U3269/Q (AO222X1)                                               0.1165    0.1391     0.2391 r
  mem_resp_li[689] (net)                        1      32.4055              0.0000     0.2391 r
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.2391 r
  uce_1__uce/mem_resp_i[119] (net)                     32.4055              0.0000     0.2391 r
  uce_1__uce/U168/IN2 (AND2X1)                                    0.1165   -0.0261 &   0.2130 r
  uce_1__uce/U168/Q (AND2X1)                                      0.1999    0.1420 @   0.3550 r
  uce_1__uce/data_mem_pkt_o[63] (net)           3      59.1393              0.0000     0.3550 r
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.3550 r
  data_mem_pkt_li[585] (net)                           59.1393              0.0000     0.3550 r
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.3550 r
  core/data_mem_pkt_i[586] (net)                       59.1393              0.0000     0.3550 r
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.3550 r
  core/be/data_mem_pkt_i[63] (net)                     59.1393              0.0000     0.3550 r
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.3550 r
  core/be/be_mem/data_mem_pkt_i[63] (net)              59.1393              0.0000     0.3550 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.3550 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       59.1393              0.0000     0.3550 r
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1999   -0.0235 @   0.3315 r
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0463    0.1116     0.4431 r
  core/be/be_mem/dcache/n2256 (net)             1       6.2422              0.0000     0.4431 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0463    0.0001 &   0.4432 r
  data arrival time                                                                    0.4432

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                             0.0000     0.4104
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.4104 r
  library hold time                                                        -0.0293     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.4432
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0621


  Startpoint: mem_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[92] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[92] (net)                          2      17.1811              0.0000     0.1000 r
  U3240/IN4 (AO222X1)                                             0.0013    0.0001 @   0.1001 r
  U3240/Q (AO222X1)                                               0.1101    0.1358     0.2359 r
  mem_resp_li[662] (net)                        1      30.0116              0.0000     0.2359 r
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2359 r
  uce_1__uce/mem_resp_i[92] (net)                      30.0116              0.0000     0.2359 r
  uce_1__uce/U138/IN2 (AND2X1)                                    0.1101   -0.0290 &   0.2069 r
  uce_1__uce/U138/Q (AND2X1)                                      0.2200    0.1479 @   0.3549 r
  uce_1__uce/data_mem_pkt_o[36] (net)           3      64.8274              0.0000     0.3549 r
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.3549 r
  data_mem_pkt_li[558] (net)                           64.8274              0.0000     0.3549 r
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.3549 r
  core/data_mem_pkt_i[559] (net)                       64.8274              0.0000     0.3549 r
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.3549 r
  core/be/data_mem_pkt_i[36] (net)                     64.8274              0.0000     0.3549 r
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.3549 r
  core/be/be_mem/data_mem_pkt_i[36] (net)              64.8274              0.0000     0.3549 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.3549 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       64.8274              0.0000     0.3549 r
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.2208   -0.0254 @   0.3294 r
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0449    0.1146     0.4440 r
  core/be/be_mem/dcache/n2283 (net)             1       5.9350              0.0000     0.4440 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0449    0.0001 &   0.4441 r
  data arrival time                                                                    0.4441

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                        -0.0288     0.3820
  data required time                                                                   0.3820
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3820
  data arrival time                                                                   -0.4441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0621


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[80] (net)                          2      15.8832              0.0000     0.1000 f
  U3377/IN5 (AO222X1)                                             0.0013    0.0003 @   0.1003 f
  U3377/Q (AO222X1)                                               0.1310    0.1157 @   0.2160 f
  mem_resp_li[80] (net)                         1      35.9054              0.0000     0.2160 f
  uce_0__uce/mem_resp_i[80] (bp_uce_02_2)                                   0.0000     0.2160 f
  uce_0__uce/mem_resp_i[80] (net)                      35.9054              0.0000     0.2160 f
  uce_0__uce/U178/IN2 (AND2X1)                                    0.1310   -0.0138 @   0.2023 f
  uce_0__uce/U178/Q (AND2X1)                                      0.2676    0.1910 @   0.3933 f
  uce_0__uce/data_mem_pkt_o[24] (net)           3      77.9488              0.0000     0.3933 f
  uce_0__uce/data_mem_pkt_o[24] (bp_uce_02_2)                               0.0000     0.3933 f
  data_mem_pkt_li[23] (net)                            77.9488              0.0000     0.3933 f
  core/data_mem_pkt_i[24] (bp_core_minimal_02_0)                            0.0000     0.3933 f
  core/data_mem_pkt_i[24] (net)                        77.9488              0.0000     0.3933 f
  core/fe/data_mem_pkt_i[24] (bp_fe_top_02_0)                               0.0000     0.3933 f
  core/fe/data_mem_pkt_i[24] (net)                     77.9488              0.0000     0.3933 f
  core/fe/mem/data_mem_pkt_i[24] (bp_fe_mem_02_0)                           0.0000     0.3933 f
  core/fe/mem/data_mem_pkt_i[24] (net)                 77.9488              0.0000     0.3933 f
  core/fe/mem/icache/data_mem_pkt_i[24] (bp_fe_icache_02_0)                 0.0000     0.3933 f
  core/fe/mem/icache/data_mem_pkt_i[24] (net)          77.9488              0.0000     0.3933 f
  core/fe/mem/icache/U1531/IN1 (MUX21X1)                          0.2676   -0.0404 @   0.3528 f
  core/fe/mem/icache/U1531/Q (MUX21X1)                            0.0371    0.0957     0.4486 f
  core/fe/mem/icache/n516 (net)                 1       2.7544              0.0000     0.4486 f
  core/fe/mem/icache/uncached_load_data_r_reg_22_/D (DFFX1)       0.0371    0.0000 &   0.4486 f
  data arrival time                                                                    0.4486

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                             0.0000     0.3677
  core/fe/mem/icache/uncached_load_data_r_reg_22_/CLK (DFFX1)               0.0000     0.3677 r
  library hold time                                                         0.0185     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.4486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0624


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[72] (net)                          2      13.9290              0.0000     0.1000 f
  U3368/IN3 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3368/Q (AO222X1)                                               0.1396    0.1480 @   0.2481 f
  mem_resp_li[72] (net)                         1      38.8132              0.0000     0.2481 f
  uce_0__uce/mem_resp_i[72] (bp_uce_02_2)                                   0.0000     0.2481 f
  uce_0__uce/mem_resp_i[72] (net)                      38.8132              0.0000     0.2481 f
  uce_0__uce/U168/IN2 (AND2X1)                                    0.1396   -0.0221 @   0.2260 f
  uce_0__uce/U168/Q (AND2X1)                                      0.2232    0.1724 @   0.3985 f
  uce_0__uce/data_mem_pkt_o[16] (net)           3      64.6372              0.0000     0.3985 f
  uce_0__uce/data_mem_pkt_o[16] (bp_uce_02_2)                               0.0000     0.3985 f
  data_mem_pkt_li[15] (net)                            64.6372              0.0000     0.3985 f
  core/data_mem_pkt_i[16] (bp_core_minimal_02_0)                            0.0000     0.3985 f
  core/data_mem_pkt_i[16] (net)                        64.6372              0.0000     0.3985 f
  core/fe/data_mem_pkt_i[16] (bp_fe_top_02_0)                               0.0000     0.3985 f
  core/fe/data_mem_pkt_i[16] (net)                     64.6372              0.0000     0.3985 f
  core/fe/mem/data_mem_pkt_i[16] (bp_fe_mem_02_0)                           0.0000     0.3985 f
  core/fe/mem/data_mem_pkt_i[16] (net)                 64.6372              0.0000     0.3985 f
  core/fe/mem/icache/data_mem_pkt_i[16] (bp_fe_icache_02_0)                 0.0000     0.3985 f
  core/fe/mem/icache/data_mem_pkt_i[16] (net)          64.6372              0.0000     0.3985 f
  core/fe/mem/icache/U1539/IN1 (MUX21X1)                          0.2232   -0.0337 @   0.3648 f
  core/fe/mem/icache/U1539/Q (MUX21X1)                            0.0343    0.0906     0.4554 f
  core/fe/mem/icache/n508 (net)                 1       2.4459              0.0000     0.4554 f
  core/fe/mem/icache/uncached_load_data_r_reg_14_/D (DFFX1)       0.0343    0.0000 &   0.4554 f
  data arrival time                                                                    0.4554

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3790     0.3790
  clock reconvergence pessimism                                             0.0000     0.3790
  core/fe/mem/icache/uncached_load_data_r_reg_14_/CLK (DFFX1)               0.0000     0.3790 r
  library hold time                                                         0.0136     0.3927
  data required time                                                                   0.3927
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3927
  data arrival time                                                                   -0.4554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0627


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U116/IN2 (AND2X1)   0.2388   0.0029 @   0.3624 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U116/Q (AND2X1)    0.0427    0.0847     0.4471 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n118 (net)     1   6.9487    0.0000     0.4471 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__29_/D (DFFX1)   0.0427   0.0002 &   0.4473 r
  data arrival time                                                                    0.4473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4130     0.4130
  clock reconvergence pessimism                                             0.0000     0.4130
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__29_/CLK (DFFX1)   0.0000   0.4130 r
  library hold time                                                        -0.0285     0.3845
  data required time                                                                   0.3845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3845
  data arrival time                                                                   -0.4473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0628


  Startpoint: mem_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[121] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[121] (net)                         2      12.7186              0.0000     0.1000 r
  U3271/IN4 (AO222X1)                                             0.0009    0.0003 @   0.1003 r
  U3271/Q (AO222X1)                                               0.1019    0.1319     0.2323 r
  mem_resp_li[691] (net)                        1      27.2556              0.0000     0.2323 r
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2323 r
  uce_1__uce/mem_resp_i[121] (net)                     27.2556              0.0000     0.2323 r
  uce_1__uce/U170/IN2 (AND2X1)                                    0.1019   -0.0243 &   0.2080 r
  uce_1__uce/U170/Q (AND2X1)                                      0.2318    0.1528 @   0.3608 r
  uce_1__uce/data_mem_pkt_o[65] (net)           3      69.4975              0.0000     0.3608 r
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.3608 r
  data_mem_pkt_li[587] (net)                           69.4975              0.0000     0.3608 r
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.3608 r
  core/data_mem_pkt_i[588] (net)                       69.4975              0.0000     0.3608 r
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.3608 r
  core/be/data_mem_pkt_i[65] (net)                     69.4975              0.0000     0.3608 r
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.3608 r
  core/be/be_mem/data_mem_pkt_i[65] (net)              69.4975              0.0000     0.3608 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.3608 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       69.4975              0.0000     0.3608 r
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.2318   -0.0211 @   0.3397 r
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0354    0.1097     0.4494 r
  core/be/be_mem/dcache/n2254 (net)             1       2.7885              0.0000     0.4494 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0354    0.0000 &   0.4494 r
  data arrival time                                                                    0.4494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.4126 r
  library hold time                                                        -0.0261     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.4494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0629


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[79] (net)                          2      18.2395              0.0000     0.1000 f
  U3376/IN5 (AO222X1)                                             0.0015    0.0002 @   0.1002 f
  U3376/Q (AO222X1)                                               0.1104    0.1041 @   0.2043 f
  mem_resp_li[79] (net)                         1      28.4188              0.0000     0.2043 f
  uce_0__uce/mem_resp_i[79] (bp_uce_02_2)                                   0.0000     0.2043 f
  uce_0__uce/mem_resp_i[79] (net)                      28.4188              0.0000     0.2043 f
  uce_0__uce/U177/IN2 (AND2X1)                                    0.1105    0.0019 @   0.2061 f
  uce_0__uce/U177/Q (AND2X1)                                      0.2879    0.1965 @   0.4027 f
  uce_0__uce/data_mem_pkt_o[23] (net)           3      84.0986              0.0000     0.4027 f
  uce_0__uce/data_mem_pkt_o[23] (bp_uce_02_2)                               0.0000     0.4027 f
  data_mem_pkt_li[22] (net)                            84.0986              0.0000     0.4027 f
  core/data_mem_pkt_i[23] (bp_core_minimal_02_0)                            0.0000     0.4027 f
  core/data_mem_pkt_i[23] (net)                        84.0986              0.0000     0.4027 f
  core/fe/data_mem_pkt_i[23] (bp_fe_top_02_0)                               0.0000     0.4027 f
  core/fe/data_mem_pkt_i[23] (net)                     84.0986              0.0000     0.4027 f
  core/fe/mem/data_mem_pkt_i[23] (bp_fe_mem_02_0)                           0.0000     0.4027 f
  core/fe/mem/data_mem_pkt_i[23] (net)                 84.0986              0.0000     0.4027 f
  core/fe/mem/icache/data_mem_pkt_i[23] (bp_fe_icache_02_0)                 0.0000     0.4027 f
  core/fe/mem/icache/data_mem_pkt_i[23] (net)          84.0986              0.0000     0.4027 f
  core/fe/mem/icache/U1532/IN1 (MUX21X1)                          0.2879   -0.0504 @   0.3522 f
  core/fe/mem/icache/U1532/Q (MUX21X1)                            0.0370    0.0970     0.4492 f
  core/fe/mem/icache/n515 (net)                 1       2.6911              0.0000     0.4492 f
  core/fe/mem/icache/uncached_load_data_r_reg_21_/D (DFFX1)       0.0370    0.0000 &   0.4492 f
  data arrival time                                                                    0.4492

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                             0.0000     0.3677
  core/fe/mem/icache/uncached_load_data_r_reg_21_/CLK (DFFX1)               0.0000     0.3677 r
  library hold time                                                         0.0186     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.4492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0630


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U152/IN2 (AND2X1)   0.2389   0.0036 @   0.3631 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U152/Q (AND2X1)    0.0307    0.0763     0.4393 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n50 (net)     1   2.7943     0.0000     0.4393 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__12_/D (DFFX1)   0.0307   0.0000 &   0.4394 r
  data arrival time                                                                    0.4394

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  clock reconvergence pessimism                                             0.0000     0.4012
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__12_/CLK (DFFX1)   0.0000   0.4012 r
  library hold time                                                        -0.0249     0.3763
  data required time                                                                   0.3763
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3763
  data arrival time                                                                   -0.4394
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0631


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[17] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[17] (net)                           2      20.0742              0.0000     0.1000 f
  U3158/IN5 (AO222X1)                                             0.0017    0.0006 @   0.1006 f
  U3158/Q (AO222X1)                                               0.2551    0.1722 @   0.2728 f
  mem_resp_li[587] (net)                        1      77.0046              0.0000     0.2728 f
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                                   0.0000     0.2728 f
  uce_1__uce/mem_resp_i[17] (net)                      77.0046              0.0000     0.2728 f
  uce_1__uce/U791/IN2 (AND2X1)                                    0.2551   -0.0538 @   0.2189 f
  uce_1__uce/U791/Q (AND2X1)                                      0.1401    0.1487 @   0.3677 f
  uce_1__uce/tag_mem_pkt_o[4] (net)             2      38.4942              0.0000     0.3677 f
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                                 0.0000     0.3677 f
  tag_mem_pkt_li[43] (net)                             38.4942              0.0000     0.3677 f
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                             0.0000     0.3677 f
  core/tag_mem_pkt_i[47] (net)                         38.4942              0.0000     0.3677 f
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                                 0.0000     0.3677 f
  core/be/tag_mem_pkt_i[4] (net)                       38.4942              0.0000     0.3677 f
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)                      0.0000     0.3677 f
  core/be/be_mem/tag_mem_pkt_i[4] (net)                38.4942              0.0000     0.3677 f
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)              0.0000     0.3677 f
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)         38.4942              0.0000     0.3677 f
  core/be/be_mem/dcache/U1212/IN1 (AND2X1)                        0.1401   -0.0345 @   0.3331 f
  core/be/be_mem/dcache/U1212/Q (AND2X1)                          0.0665    0.0915     0.4246 f
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     2  14.9592             0.0000     0.4246 f
  core/be/be_mem/dcache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.4246 f
  core/be/be_mem/dcache/tag_mem/data_i[125] (net)      14.9592              0.0000     0.4246 f
  core/be/be_mem/dcache/tag_mem/icc_place51/INP (NBUFFX2)         0.0665   -0.0119 &   0.4128 f
  core/be/be_mem/dcache/tag_mem/icc_place51/Z (NBUFFX2)           0.0225    0.0529     0.4657 f
  core/be/be_mem/dcache/tag_mem/n185 (net)      1       2.7423              0.0000     0.4657 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[1] (saed90_248x64_1P_bit)   0.0225  -0.0020 &   0.4637 f d 
  data arrival time                                                                    0.4637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  clock reconvergence pessimism                                             0.0000     0.3504
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3504 r
  library hold time                                                         0.0500     0.4004
  data required time                                                                   0.4004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4004
  data arrival time                                                                   -0.4637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0633


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[66] (net)                           2      15.7542              0.0000     0.1000 f
  U3362/IN1 (AO222X1)                                             0.0013    0.0003 @   0.1003 f
  U3362/Q (AO222X1)                                               0.0959    0.1447     0.2449 f
  mem_resp_li[66] (net)                         1      24.5438              0.0000     0.2449 f
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                                   0.0000     0.2449 f
  uce_0__uce/mem_resp_i[66] (net)                      24.5438              0.0000     0.2449 f
  uce_0__uce/U162/IN2 (AND2X1)                                    0.0959   -0.0018 &   0.2432 f
  uce_0__uce/U162/Q (AND2X1)                                      0.2379    0.1833     0.4265 f
  uce_0__uce/data_mem_pkt_o[10] (net)           3      72.6611              0.0000     0.4265 f
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                               0.0000     0.4265 f
  data_mem_pkt_li[9] (net)                             72.6611              0.0000     0.4265 f
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                            0.0000     0.4265 f
  core/data_mem_pkt_i[10] (net)                        72.6611              0.0000     0.4265 f
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                               0.0000     0.4265 f
  core/fe/data_mem_pkt_i[10] (net)                     72.6611              0.0000     0.4265 f
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                           0.0000     0.4265 f
  core/fe/mem/data_mem_pkt_i[10] (net)                 72.6611              0.0000     0.4265 f
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)                 0.0000     0.4265 f
  core/fe/mem/icache/data_mem_pkt_i[10] (net)          72.6611              0.0000     0.4265 f
  core/fe/mem/icache/U1545/IN1 (MUX21X1)                          0.2379   -0.0507 &   0.3758 f
  core/fe/mem/icache/U1545/Q (MUX21X1)                            0.0358    0.0935     0.4692 f
  core/fe/mem/icache/n502 (net)                 1       2.9664              0.0000     0.4692 f
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)        0.0358    0.0000 &   0.4693 f
  data arrival time                                                                    0.4693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3906     0.3906
  clock reconvergence pessimism                                             0.0000     0.3906
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)                0.0000     0.3906 r
  library hold time                                                         0.0148     0.4054
  data required time                                                                   0.4054
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4054
  data arrival time                                                                   -0.4693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0639


  Startpoint: mem_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[74] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[74] (net)                          2      16.8418              0.0000     0.1000 f
  U3371/IN3 (AO222X1)                                             0.0012    0.0001 @   0.1001 f
  U3371/Q (AO222X1)                                               0.1094    0.1342     0.2343 f
  mem_resp_li[74] (net)                         1      29.5808              0.0000     0.2343 f
  uce_0__uce/mem_resp_i[74] (bp_uce_02_2)                                   0.0000     0.2343 f
  uce_0__uce/mem_resp_i[74] (net)                      29.5808              0.0000     0.2343 f
  uce_0__uce/U170/IN2 (AND2X1)                                    0.1094   -0.0093 &   0.2250 f
  uce_0__uce/U170/Q (AND2X1)                                      0.2335    0.1741 @   0.3991 f
  uce_0__uce/data_mem_pkt_o[18] (net)           3      68.2765              0.0000     0.3991 f
  uce_0__uce/data_mem_pkt_o[18] (bp_uce_02_2)                               0.0000     0.3991 f
  data_mem_pkt_li[17] (net)                            68.2765              0.0000     0.3991 f
  core/data_mem_pkt_i[18] (bp_core_minimal_02_0)                            0.0000     0.3991 f
  core/data_mem_pkt_i[18] (net)                        68.2765              0.0000     0.3991 f
  core/fe/data_mem_pkt_i[18] (bp_fe_top_02_0)                               0.0000     0.3991 f
  core/fe/data_mem_pkt_i[18] (net)                     68.2765              0.0000     0.3991 f
  core/fe/mem/data_mem_pkt_i[18] (bp_fe_mem_02_0)                           0.0000     0.3991 f
  core/fe/mem/data_mem_pkt_i[18] (net)                 68.2765              0.0000     0.3991 f
  core/fe/mem/icache/data_mem_pkt_i[18] (bp_fe_icache_02_0)                 0.0000     0.3991 f
  core/fe/mem/icache/data_mem_pkt_i[18] (net)          68.2765              0.0000     0.3991 f
  core/fe/mem/icache/U1537/IN1 (MUX21X1)                          0.2335   -0.0360 @   0.3631 f
  core/fe/mem/icache/U1537/Q (MUX21X1)                            0.0361    0.0933     0.4564 f
  core/fe/mem/icache/n510 (net)                 1       3.1097              0.0000     0.4564 f
  core/fe/mem/icache/uncached_load_data_r_reg_16_/D (DFFX1)       0.0361    0.0000 &   0.4564 f
  data arrival time                                                                    0.4564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3793     0.3793
  clock reconvergence pessimism                                             0.0000     0.3793
  core/fe/mem/icache/uncached_load_data_r_reg_16_/CLK (DFFX1)               0.0000     0.3793 r
  library hold time                                                         0.0132     0.3925
  data required time                                                                   0.3925
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3925
  data arrival time                                                                   -0.4564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0639


  Startpoint: mem_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[116] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[116] (net)                         2      14.8857              0.0000     0.1000 f
  U3420/IN5 (AO222X1)                                             0.0010    0.0000 @   0.1000 f
  U3420/Q (AO222X1)                                               0.1184    0.1083 @   0.2083 f
  mem_resp_li[116] (net)                        1      31.1906              0.0000     0.2083 f
  uce_0__uce/mem_resp_i[116] (bp_uce_02_2)                                  0.0000     0.2083 f
  uce_0__uce/mem_resp_i[116] (net)                     31.1906              0.0000     0.2083 f
  uce_0__uce/U217/IN2 (AND2X1)                                    0.1185   -0.0210 @   0.1873 f
  uce_0__uce/U217/Q (AND2X1)                                      0.2652    0.1902 @   0.3775 f
  uce_0__uce/data_mem_pkt_o[60] (net)           3      78.0285              0.0000     0.3775 f
  uce_0__uce/data_mem_pkt_o[60] (bp_uce_02_2)                               0.0000     0.3775 f
  data_mem_pkt_li[59] (net)                            78.0285              0.0000     0.3775 f
  core/data_mem_pkt_i[60] (bp_core_minimal_02_0)                            0.0000     0.3775 f
  core/data_mem_pkt_i[60] (net)                        78.0285              0.0000     0.3775 f
  core/fe/data_mem_pkt_i[60] (bp_fe_top_02_0)                               0.0000     0.3775 f
  core/fe/data_mem_pkt_i[60] (net)                     78.0285              0.0000     0.3775 f
  core/fe/mem/data_mem_pkt_i[60] (bp_fe_mem_02_0)                           0.0000     0.3775 f
  core/fe/mem/data_mem_pkt_i[60] (net)                 78.0285              0.0000     0.3775 f
  core/fe/mem/icache/data_mem_pkt_i[60] (bp_fe_icache_02_0)                 0.0000     0.3775 f
  core/fe/mem/icache/data_mem_pkt_i[60] (net)          78.0285              0.0000     0.3775 f
  core/fe/mem/icache/U1500/IN1 (MUX21X1)                          0.2652   -0.0238 @   0.3537 f
  core/fe/mem/icache/U1500/Q (MUX21X1)                            0.0380    0.0960     0.4498 f
  core/fe/mem/icache/n552 (net)                 1       2.9585              0.0000     0.4498 f
  core/fe/mem/icache/uncached_load_data_r_reg_58_/D (DFFX1)       0.0380    0.0000 &   0.4498 f
  data arrival time                                                                    0.4498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                             0.0000     0.3675
  core/fe/mem/icache/uncached_load_data_r_reg_58_/CLK (DFFX1)               0.0000     0.3675 r
  library hold time                                                         0.0183     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.4498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0639


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[115] (net)                         2      14.4734              0.0000     0.1000 r
  U3265/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3265/Q (AO222X1)                                               0.1136    0.1376     0.2378 r
  mem_resp_li[685] (net)                        1      31.3856              0.0000     0.2378 r
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2378 r
  uce_1__uce/mem_resp_i[115] (net)                     31.3856              0.0000     0.2378 r
  uce_1__uce/U163/IN2 (AND2X1)                                    0.1136   -0.0296 &   0.2082 r
  uce_1__uce/U163/Q (AND2X1)                                      0.2170    0.1480 @   0.3562 r
  uce_1__uce/data_mem_pkt_o[59] (net)           3      64.5349              0.0000     0.3562 r
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3562 r
  data_mem_pkt_li[581] (net)                           64.5349              0.0000     0.3562 r
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3562 r
  core/data_mem_pkt_i[582] (net)                       64.5349              0.0000     0.3562 r
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3562 r
  core/be/data_mem_pkt_i[59] (net)                     64.5349              0.0000     0.3562 r
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3562 r
  core/be/be_mem/data_mem_pkt_i[59] (net)              64.5349              0.0000     0.3562 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3562 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       64.5349              0.0000     0.3562 r
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.2170   -0.0141 @   0.3421 r
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0359    0.1076     0.4498 r
  core/be/be_mem/dcache/n2260 (net)             1       2.9788              0.0000     0.4498 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0359    0.0000 &   0.4498 r
  data arrival time                                                                    0.4498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4119     0.4119
  clock reconvergence pessimism                                             0.0000     0.4119
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.4119 r
  library hold time                                                        -0.0262     0.3857
  data required time                                                                   0.3857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3857
  data arrival time                                                                   -0.4498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0641


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U171/IN2 (AND2X1)   0.2388   0.0028 @   0.3623 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U171/Q (AND2X1)    0.0469    0.0873     0.4496 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n14 (net)     1   8.4231     0.0000     0.4496 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__3_/D (DFFX1)   0.0469  -0.0018 &   0.4478 r
  data arrival time                                                                    0.4478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4129     0.4129
  clock reconvergence pessimism                                             0.0000     0.4129
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__3_/CLK (DFFX1)   0.0000   0.4129 r
  library hold time                                                        -0.0297     0.3833
  data required time                                                                   0.3833
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3833
  data arrival time                                                                   -0.4478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0645


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U174/IN2 (AND2X1)   0.2395   0.0046 @   0.3641 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U174/Q (AND2X1)    0.0493    0.0886     0.4526 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n8 (net)     1   9.1790      0.0000     0.4526 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__1_/D (DFFX1)   0.0493  -0.0055 &   0.4472 r
  data arrival time                                                                    0.4472

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4130     0.4130
  clock reconvergence pessimism                                             0.0000     0.4130
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__1_/CLK (DFFX1)   0.0000   0.4130 r
  library hold time                                                        -0.0303     0.3827
  data required time                                                                   0.3827
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3827
  data arrival time                                                                   -0.4472
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0645


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[59] (net)                          2      15.2529              0.0000     0.1000 r
  U3203/IN4 (AO222X1)                                             0.0012    0.0003 @   0.1003 r
  U3203/Q (AO222X1)                                               0.1042    0.1331     0.2334 r
  mem_resp_li[629] (net)                        1      28.0664              0.0000     0.2334 r
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2334 r
  uce_1__uce/mem_resp_i[59] (net)                      28.0664              0.0000     0.2334 r
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1042   -0.0181 &   0.2153 r
  uce_1__uce/U103/Q (AND2X1)                                      0.2063    0.1426 @   0.3579 r
  uce_1__uce/data_mem_pkt_o[3] (net)            3      60.8887              0.0000     0.3579 r
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.3579 r
  data_mem_pkt_li[525] (net)                           60.8887              0.0000     0.3579 r
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.3579 r
  core/data_mem_pkt_i[526] (net)                       60.8887              0.0000     0.3579 r
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.3579 r
  core/be/data_mem_pkt_i[3] (net)                      60.8887              0.0000     0.3579 r
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.3579 r
  core/be/be_mem/data_mem_pkt_i[3] (net)               60.8887              0.0000     0.3579 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.3579 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        60.8887              0.0000     0.3579 r
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.2069   -0.0119 @   0.3460 r
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0342    0.1046     0.4506 r
  core/be/be_mem/dcache/n2316 (net)             1       2.3734              0.0000     0.4506 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0342    0.0000 &   0.4507 r
  data arrival time                                                                    0.4507

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                             0.0000     0.4116
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.4116 r
  library hold time                                                        -0.0257     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.4507
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0648


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[79] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[79] (net)                           2      20.3715              0.0000     0.1000 r
  U3225/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 r
  U3225/Q (AO222X1)                                               0.1305    0.1056 @   0.2059 r
  mem_resp_li[649] (net)                        1      35.4156              0.0000     0.2059 r
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2059 r
  uce_1__uce/mem_resp_i[79] (net)                      35.4156              0.0000     0.2059 r
  uce_1__uce/U124/IN2 (AND2X1)                                    0.1307   -0.0203 @   0.1856 r
  uce_1__uce/U124/Q (AND2X1)                                      0.1765    0.1324 @   0.3180 r
  uce_1__uce/data_mem_pkt_o[23] (net)           3      50.5428              0.0000     0.3180 r
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.3180 r
  data_mem_pkt_li[545] (net)                           50.5428              0.0000     0.3180 r
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.3180 r
  core/data_mem_pkt_i[546] (net)                       50.5428              0.0000     0.3180 r
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.3180 r
  core/be/data_mem_pkt_i[23] (net)                     50.5428              0.0000     0.3180 r
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.3180 r
  core/be/be_mem/data_mem_pkt_i[23] (net)              50.5428              0.0000     0.3180 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.3180 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       50.5428              0.0000     0.3180 r
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.1773    0.0031 @   0.3211 r
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0366    0.1013     0.4224 r
  core/be/be_mem/dcache/n2296 (net)             1       3.2039              0.0000     0.4224 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0366    0.0000 &   0.4225 r
  data arrival time                                                                    0.4225

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  clock reconvergence pessimism                                             0.0000     0.3838
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.3838 r
  library hold time                                                        -0.0261     0.3576
  data required time                                                                   0.3576
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3576
  data arrival time                                                                   -0.4225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0648


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U158/IN2 (AND2X1)   0.2395   0.0046 @   0.3641 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U158/Q (AND2X1)    0.0448    0.0861     0.4502 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n38 (net)     1   7.6217     0.0000     0.4502 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__9_/D (DFFX1)   0.0448  -0.0010 &   0.4492 r
  data arrival time                                                                    0.4492

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__9_/CLK (DFFX1)   0.0000   0.4132 r
  library hold time                                                        -0.0291     0.3842
  data required time                                                                   0.3842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3842
  data arrival time                                                                   -0.4492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0650


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[58] (net)                           2      14.1340              0.0000     0.1000 f
  U3352/IN1 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3352/Q (AO222X1)                                               0.1418    0.1693 @   0.2695 f
  mem_resp_li[58] (net)                         1      39.5458              0.0000     0.2695 f
  uce_0__uce/mem_resp_i[58] (bp_uce_02_2)                                   0.0000     0.2695 f
  uce_0__uce/mem_resp_i[58] (net)                      39.5458              0.0000     0.2695 f
  uce_0__uce/U153/IN2 (AND2X1)                                    0.1418   -0.0274 @   0.2421 f
  uce_0__uce/U153/Q (AND2X1)                                      0.2429    0.1886 @   0.4307 f
  uce_0__uce/data_mem_pkt_o[2] (net)            3      72.0333              0.0000     0.4307 f
  uce_0__uce/data_mem_pkt_o[2] (bp_uce_02_2)                                0.0000     0.4307 f
  data_mem_pkt_li[1] (net)                             72.0333              0.0000     0.4307 f
  core/data_mem_pkt_i[2] (bp_core_minimal_02_0)                             0.0000     0.4307 f
  core/data_mem_pkt_i[2] (net)                         72.0333              0.0000     0.4307 f
  core/fe/data_mem_pkt_i[2] (bp_fe_top_02_0)                                0.0000     0.4307 f
  core/fe/data_mem_pkt_i[2] (net)                      72.0333              0.0000     0.4307 f
  core/fe/mem/data_mem_pkt_i[2] (bp_fe_mem_02_0)                            0.0000     0.4307 f
  core/fe/mem/data_mem_pkt_i[2] (net)                  72.0333              0.0000     0.4307 f
  core/fe/mem/icache/data_mem_pkt_i[2] (bp_fe_icache_02_0)                  0.0000     0.4307 f
  core/fe/mem/icache/data_mem_pkt_i[2] (net)           72.0333              0.0000     0.4307 f
  core/fe/mem/icache/U947/IN1 (MUX21X1)                           0.2429   -0.0537 @   0.3770 f
  core/fe/mem/icache/U947/Q (MUX21X1)                             0.0360    0.0942     0.4712 f
  core/fe/mem/icache/n494 (net)                 1       3.0542              0.0000     0.4712 f
  core/fe/mem/icache/uncached_load_data_r_reg_0_/D (DFFX1)        0.0360   -0.0006 &   0.4706 f
  data arrival time                                                                    0.4706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3907     0.3907
  clock reconvergence pessimism                                             0.0000     0.3907
  core/fe/mem/icache/uncached_load_data_r_reg_0_/CLK (DFFX1)                0.0000     0.3907 r
  library hold time                                                         0.0147     0.4054
  data required time                                                                   0.4054
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4054
  data arrival time                                                                   -0.4706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0652


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U169/IN2 (AND2X1)   0.2388   0.0023 @   0.3618 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U169/Q (AND2X1)    0.0501    0.0892     0.4509 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n18 (net)     1   9.5850     0.0000     0.4509 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__4_/D (DFFX1)   0.0501  -0.0033 &   0.4477 r
  data arrival time                                                                    0.4477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4130     0.4130
  clock reconvergence pessimism                                             0.0000     0.4130
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__4_/CLK (DFFX1)   0.0000   0.4130 r
  library hold time                                                        -0.0305     0.3824
  data required time                                                                   0.3824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3824
  data arrival time                                                                   -0.4477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0652


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_checker/reset_i (bp_be_checker_top_02_0)                       0.0000     0.1000 r
  core/be/be_checker/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 309.5153           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 309.5153   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3509   0.1321 @   0.2321 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1812   0.1743   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  26.1146   0.0000   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/IN3 (AO22X1)   0.1812  -0.0047 &   0.4016 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/Q (AO22X1)   0.0354   0.0889   0.4905 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n2 (net)     1   2.6648   0.0000   0.4905 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/D (DFFX1)   0.0354   0.0000 &   0.4905 f
  data arrival time                                                                    0.4905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4078     0.4078
  clock reconvergence pessimism                                             0.0000     0.4078
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.4078 r
  library hold time                                                         0.0174     0.4251
  data required time                                                                   0.4251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4251
  data arrival time                                                                   -0.4905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0654


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_checker/reset_i (bp_be_checker_top_02_0)                       0.0000     0.1000 r
  core/be/be_checker/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 309.5153           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 309.5153   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3509   0.1321 @   0.2321 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1812   0.1743   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  26.1146   0.0000   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/IN3 (AO22X1)   0.1812  -0.0046 &   0.4017 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/Q (AO22X1)   0.0346   0.0886   0.4903 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n4 (net)     1   2.5255   0.0000   0.4903 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/D (DFFX1)   0.0346   0.0000 &   0.4903 f
  data arrival time                                                                    0.4903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  clock reconvergence pessimism                                             0.0000     0.4073
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.4073 r
  library hold time                                                         0.0175     0.4249
  data required time                                                                   0.4249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4249
  data arrival time                                                                   -0.4903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0654


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[69] (net)                          2      17.6850              0.0000     0.1000 r
  U3214/IN4 (AO222X1)                                             0.0017    0.0005 @   0.1005 r
  U3214/Q (AO222X1)                                               0.1195    0.1376 @   0.2381 r
  mem_resp_li[639] (net)                        1      31.8408              0.0000     0.2381 r
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2381 r
  uce_1__uce/mem_resp_i[69] (net)                      31.8408              0.0000     0.2381 r
  uce_1__uce/U113/IN2 (AND2X1)                                    0.1197   -0.0098 @   0.2283 r
  uce_1__uce/U113/Q (AND2X1)                                      0.1370    0.1159 @   0.3442 r
  uce_1__uce/data_mem_pkt_o[13] (net)           3      37.6517              0.0000     0.3442 r
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.3442 r
  data_mem_pkt_li[535] (net)                           37.6517              0.0000     0.3442 r
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.3442 r
  core/data_mem_pkt_i[536] (net)                       37.6517              0.0000     0.3442 r
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.3442 r
  core/be/data_mem_pkt_i[13] (net)                     37.6517              0.0000     0.3442 r
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.3442 r
  core/be/be_mem/data_mem_pkt_i[13] (net)              37.6517              0.0000     0.3442 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.3442 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       37.6517              0.0000     0.3442 r
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.1372   -0.0151 @   0.3291 r
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0379    0.0954     0.4245 r
  core/be/be_mem/dcache/n2306 (net)             1       3.6393              0.0000     0.4245 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0379    0.0000 &   0.4245 r
  data arrival time                                                                    0.4245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3854     0.3854
  clock reconvergence pessimism                                             0.0000     0.3854
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.3854 r
  library hold time                                                        -0.0265     0.3588
  data required time                                                                   0.3588
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3588
  data arrival time                                                                   -0.4245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0657


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[60] (net)                          2      15.9821              0.0000     0.1000 f
  U3354/IN3 (AO222X1)                                             0.0013    0.0002 @   0.1002 f
  U3354/Q (AO222X1)                                               0.1342    0.1456 @   0.2459 f
  mem_resp_li[60] (net)                         1      37.0534              0.0000     0.2459 f
  uce_0__uce/mem_resp_i[60] (bp_uce_02_2)                                   0.0000     0.2459 f
  uce_0__uce/mem_resp_i[60] (net)                      37.0534              0.0000     0.2459 f
  uce_0__uce/U155/IN2 (AND2X1)                                    0.1342   -0.0064 @   0.2395 f
  uce_0__uce/U155/Q (AND2X1)                                      0.2302    0.1757 @   0.4152 f
  uce_0__uce/data_mem_pkt_o[4] (net)            3      66.9801              0.0000     0.4152 f
  uce_0__uce/data_mem_pkt_o[4] (bp_uce_02_2)                                0.0000     0.4152 f
  data_mem_pkt_li[3] (net)                             66.9801              0.0000     0.4152 f
  core/data_mem_pkt_i[4] (bp_core_minimal_02_0)                             0.0000     0.4152 f
  core/data_mem_pkt_i[4] (net)                         66.9801              0.0000     0.4152 f
  core/fe/data_mem_pkt_i[4] (bp_fe_top_02_0)                                0.0000     0.4152 f
  core/fe/data_mem_pkt_i[4] (net)                      66.9801              0.0000     0.4152 f
  core/fe/mem/data_mem_pkt_i[4] (bp_fe_mem_02_0)                            0.0000     0.4152 f
  core/fe/mem/data_mem_pkt_i[4] (net)                  66.9801              0.0000     0.4152 f
  core/fe/mem/icache/data_mem_pkt_i[4] (bp_fe_icache_02_0)                  0.0000     0.4152 f
  core/fe/mem/icache/data_mem_pkt_i[4] (net)           66.9801              0.0000     0.4152 f
  core/fe/mem/icache/U949/IN1 (MUX21X1)                           0.2302   -0.0356 @   0.3796 f
  core/fe/mem/icache/U949/Q (MUX21X1)                             0.0348    0.0918     0.4714 f
  core/fe/mem/icache/n496 (net)                 1       2.6344              0.0000     0.4714 f
  core/fe/mem/icache/uncached_load_data_r_reg_2_/D (DFFX1)        0.0348    0.0000 &   0.4714 f
  data arrival time                                                                    0.4714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  clock reconvergence pessimism                                             0.0000     0.3905
  core/fe/mem/icache/uncached_load_data_r_reg_2_/CLK (DFFX1)                0.0000     0.3905 r
  library hold time                                                         0.0150     0.4055
  data required time                                                                   0.4055
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4055
  data arrival time                                                                   -0.4714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0659


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/icc_place7/INP (INVX0)                                     0.3221    0.0944 @   0.1944 f
  core/icc_place7/ZN (INVX0)                                      0.3465    0.2049     0.3993 r
  core/n54 (net)                                9      45.0498              0.0000     0.3993 r
  core/be/reset_i_hfs_netlink_279 (bp_be_top_02_0)                          0.0000     0.3993 r
  core/be/reset_i_hfs_netlink_279 (net)                45.0498              0.0000     0.3993 r
  core/be/be_calculator/IN165 (bp_be_calculator_top_02_0)                   0.0000     0.3993 r
  core/be/be_calculator/IN165 (net)                    45.0498              0.0000     0.3993 r
  core/be/be_calculator/pipe_mem/IN4 (bp_be_pipe_mem_02_0)                  0.0000     0.3993 r
  core/be/be_calculator/pipe_mem/IN4 (net)             45.0498              0.0000     0.3993 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN2 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3993 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN2 (net)  45.0498           0.0000     0.3993 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U18/IN2 (AND2X1)   0.3465   -0.0311 &   0.3682 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U18/Q (AND2X1)     0.0302    0.0835     0.4516 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n326 (net)     1   2.6239    0.0000     0.4516 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_/D (DFFX1)   0.0302   0.0000 &   0.4517 r
  data arrival time                                                                    0.4517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_/CLK (DFFX1)   0.0000   0.4107 r
  library hold time                                                        -0.0251     0.3856
  data required time                                                                   0.3856
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3856
  data arrival time                                                                   -0.4517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0660


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U173/IN2 (AND2X1)   0.2388   0.0029 @   0.3624 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U173/Q (AND2X1)    0.0463    0.0870     0.4494 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n10 (net)     1   8.2183     0.0000     0.4494 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__2_/D (DFFX1)   0.0463   0.0002 &   0.4496 r
  data arrival time                                                                    0.4496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  clock reconvergence pessimism                                             0.0000     0.4131
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__2_/CLK (DFFX1)   0.0000   0.4131 r
  library hold time                                                        -0.0295     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.4496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0661


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[87] (net)                          2      15.8450              0.0000     0.1000 r
  U3235/IN4 (AO222X1)                                             0.0012    0.0001 @   0.1001 r
  U3235/Q (AO222X1)                                               0.1141    0.1379     0.2380 r
  mem_resp_li[657] (net)                        1      31.5616              0.0000     0.2380 r
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2380 r
  uce_1__uce/mem_resp_i[87] (net)                      31.5616              0.0000     0.2380 r
  uce_1__uce/U133/IN2 (AND2X1)                                    0.1141   -0.0269 &   0.2112 r
  uce_1__uce/U133/Q (AND2X1)                                      0.2201    0.1497 @   0.3609 r
  uce_1__uce/data_mem_pkt_o[31] (net)           3      65.4406              0.0000     0.3609 r
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.3609 r
  data_mem_pkt_li[553] (net)                           65.4406              0.0000     0.3609 r
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.3609 r
  core/data_mem_pkt_i[554] (net)                       65.4406              0.0000     0.3609 r
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.3609 r
  core/be/data_mem_pkt_i[31] (net)                     65.4406              0.0000     0.3609 r
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.3609 r
  core/be/be_mem/data_mem_pkt_i[31] (net)              65.4406              0.0000     0.3609 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.3609 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       65.4406              0.0000     0.3609 r
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.2208   -0.0165 @   0.3444 r
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0347    0.1073     0.4517 r
  core/be/be_mem/dcache/n2288 (net)             1       2.5366              0.0000     0.4517 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0347    0.0000 &   0.4517 r
  data arrival time                                                                    0.4517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.4115 r
  library hold time                                                        -0.0259     0.3857
  data required time                                                                   0.3857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3857
  data arrival time                                                                   -0.4517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0661


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__81_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/icc_place7/INP (INVX0)                                     0.3352    0.0981 @   0.1981 r
  core/icc_place7/ZN (INVX0)                                      0.3076    0.2099     0.4080 f
  core/n54 (net)                                9      45.3006              0.0000     0.4080 f
  core/be/reset_i_hfs_netlink_279 (bp_be_top_02_0)                          0.0000     0.4080 f
  core/be/reset_i_hfs_netlink_279 (net)                45.3006              0.0000     0.4080 f
  core/be/be_calculator/IN165 (bp_be_calculator_top_02_0)                   0.0000     0.4080 f
  core/be/be_calculator/IN165 (net)                    45.3006              0.0000     0.4080 f
  core/be/be_calculator/pipe_mem/IN4 (bp_be_pipe_mem_02_0)                  0.0000     0.4080 f
  core/be/be_calculator/pipe_mem/IN4 (net)             45.3006              0.0000     0.4080 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN2 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.4080 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN2 (net)  45.3006           0.0000     0.4080 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U17/IN2 (AND2X1)   0.3076   -0.0082 &   0.3998 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U17/Q (AND2X1)     0.0334    0.0969     0.4967 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n328 (net)     1   4.9700    0.0000     0.4967 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__81_/D (DFFX1)   0.0334   0.0001 &   0.4968 f
  data arrival time                                                                    0.4968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                             0.0000     0.4114
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__81_/CLK (DFFX1)   0.0000   0.4114 r
  library hold time                                                         0.0192     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.4968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0662


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U121/IN2 (AND2X1)   0.2387   0.0012 @   0.3607 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U121/Q (AND2X1)    0.0381    0.0811     0.4418 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n108 (net)     1   5.1849    0.0000     0.4418 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__26_/D (DFFX1)   0.0381  -0.0013 &   0.4405 r
  data arrival time                                                                    0.4405

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4011     0.4011
  clock reconvergence pessimism                                             0.0000     0.4011
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__26_/CLK (DFFX1)   0.0000   0.4011 r
  library hold time                                                        -0.0269     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.4405
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0663


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[78] (net)                          2      15.3974              0.0000     0.1000 f
  U3375/IN5 (AO222X1)                                             0.0012    0.0003 @   0.1003 f
  U3375/Q (AO222X1)                                               0.1211    0.1104 @   0.2107 f
  mem_resp_li[78] (net)                         1      32.4496              0.0000     0.2107 f
  uce_0__uce/mem_resp_i[78] (bp_uce_02_2)                                   0.0000     0.2107 f
  uce_0__uce/mem_resp_i[78] (net)                      32.4496              0.0000     0.2107 f
  uce_0__uce/U176/IN2 (AND2X1)                                    0.1211    0.0035 @   0.2142 f
  uce_0__uce/U176/Q (AND2X1)                                      0.2942    0.2041 @   0.4183 f
  uce_0__uce/data_mem_pkt_o[22] (net)           3      86.9897              0.0000     0.4183 f
  uce_0__uce/data_mem_pkt_o[22] (bp_uce_02_2)                               0.0000     0.4183 f
  data_mem_pkt_li[21] (net)                            86.9897              0.0000     0.4183 f
  core/data_mem_pkt_i[22] (bp_core_minimal_02_0)                            0.0000     0.4183 f
  core/data_mem_pkt_i[22] (net)                        86.9897              0.0000     0.4183 f
  core/fe/data_mem_pkt_i[22] (bp_fe_top_02_0)                               0.0000     0.4183 f
  core/fe/data_mem_pkt_i[22] (net)                     86.9897              0.0000     0.4183 f
  core/fe/mem/data_mem_pkt_i[22] (bp_fe_mem_02_0)                           0.0000     0.4183 f
  core/fe/mem/data_mem_pkt_i[22] (net)                 86.9897              0.0000     0.4183 f
  core/fe/mem/icache/data_mem_pkt_i[22] (bp_fe_icache_02_0)                 0.0000     0.4183 f
  core/fe/mem/icache/data_mem_pkt_i[22] (net)          86.9897              0.0000     0.4183 f
  core/fe/mem/icache/U1533/IN1 (MUX21X1)                          0.2942   -0.0617 @   0.3566 f
  core/fe/mem/icache/U1533/Q (MUX21X1)                            0.0362    0.0969     0.4535 f
  core/fe/mem/icache/n514 (net)                 1       2.4880              0.0000     0.4535 f
  core/fe/mem/icache/uncached_load_data_r_reg_20_/D (DFFX1)       0.0362    0.0000 &   0.4535 f
  data arrival time                                                                    0.4535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                             0.0000     0.3683
  core/fe/mem/icache/uncached_load_data_r_reg_20_/CLK (DFFX1)               0.0000     0.3683 r
  library hold time                                                         0.0187     0.3871
  data required time                                                                   0.3871
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3871
  data arrival time                                                                   -0.4535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0664


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[103] (net)                         2      16.7027              0.0000     0.1000 f
  U3406/IN5 (AO222X1)                                             0.0014    0.0002 @   0.1002 f
  U3406/Q (AO222X1)                                               0.1013    0.1016     0.2019 f
  mem_resp_li[103] (net)                        1      26.5393              0.0000     0.2019 f
  uce_0__uce/mem_resp_i[103] (bp_uce_02_2)                                  0.0000     0.2019 f
  uce_0__uce/mem_resp_i[103] (net)                     26.5393              0.0000     0.2019 f
  uce_0__uce/U203/IN2 (AND2X1)                                    0.1013   -0.0177 &   0.1842 f
  uce_0__uce/U203/Q (AND2X1)                                      0.2753    0.1897 @   0.3739 f
  uce_0__uce/data_mem_pkt_o[47] (net)           3      80.4358              0.0000     0.3739 f
  uce_0__uce/data_mem_pkt_o[47] (bp_uce_02_2)                               0.0000     0.3739 f
  data_mem_pkt_li[46] (net)                            80.4358              0.0000     0.3739 f
  core/data_mem_pkt_i[47] (bp_core_minimal_02_0)                            0.0000     0.3739 f
  core/data_mem_pkt_i[47] (net)                        80.4358              0.0000     0.3739 f
  core/fe/data_mem_pkt_i[47] (bp_fe_top_02_0)                               0.0000     0.3739 f
  core/fe/data_mem_pkt_i[47] (net)                     80.4358              0.0000     0.3739 f
  core/fe/mem/data_mem_pkt_i[47] (bp_fe_mem_02_0)                           0.0000     0.3739 f
  core/fe/mem/data_mem_pkt_i[47] (net)                 80.4358              0.0000     0.3739 f
  core/fe/mem/icache/data_mem_pkt_i[47] (bp_fe_icache_02_0)                 0.0000     0.3739 f
  core/fe/mem/icache/data_mem_pkt_i[47] (net)          80.4358              0.0000     0.3739 f
  core/fe/mem/icache/U1514/IN1 (MUX21X1)                          0.2753   -0.0160 @   0.3579 f
  core/fe/mem/icache/U1514/Q (MUX21X1)                            0.0360    0.0951     0.4530 f
  core/fe/mem/icache/n539 (net)                 1       2.2729              0.0000     0.4530 f
  core/fe/mem/icache/uncached_load_data_r_reg_45_/D (DFFX1)       0.0360    0.0000 &   0.4530 f
  data arrival time                                                                    0.4530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                             0.0000     0.3677
  core/fe/mem/icache/uncached_load_data_r_reg_45_/CLK (DFFX1)               0.0000     0.3677 r
  library hold time                                                         0.0188     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.4530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0665


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[65] (net)                          2      14.2902              0.0000     0.1000 f
  U3361/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3361/Q (AO222X1)                                               0.1307    0.1153 @   0.2156 f
  mem_resp_li[65] (net)                         1      35.6957              0.0000     0.2156 f
  uce_0__uce/mem_resp_i[65] (bp_uce_02_2)                                   0.0000     0.2156 f
  uce_0__uce/mem_resp_i[65] (net)                      35.6957              0.0000     0.2156 f
  uce_0__uce/U160/IN2 (AND2X1)                                    0.1307    0.0042 @   0.2198 f
  uce_0__uce/U160/Q (AND2X1)                                      0.2244    0.1715 @   0.3913 f
  uce_0__uce/data_mem_pkt_o[9] (net)            3      64.7400              0.0000     0.3913 f
  uce_0__uce/data_mem_pkt_o[9] (bp_uce_02_2)                                0.0000     0.3913 f
  data_mem_pkt_li[8] (net)                             64.7400              0.0000     0.3913 f
  core/data_mem_pkt_i[9] (bp_core_minimal_02_0)                             0.0000     0.3913 f
  core/data_mem_pkt_i[9] (net)                         64.7400              0.0000     0.3913 f
  core/fe/data_mem_pkt_i[9] (bp_fe_top_02_0)                                0.0000     0.3913 f
  core/fe/data_mem_pkt_i[9] (net)                      64.7400              0.0000     0.3913 f
  core/fe/mem/data_mem_pkt_i[9] (bp_fe_mem_02_0)                            0.0000     0.3913 f
  core/fe/mem/data_mem_pkt_i[9] (net)                  64.7400              0.0000     0.3913 f
  core/fe/mem/icache/data_mem_pkt_i[9] (bp_fe_icache_02_0)                  0.0000     0.3913 f
  core/fe/mem/icache/data_mem_pkt_i[9] (net)           64.7400              0.0000     0.3913 f
  core/fe/mem/icache/U1546/IN1 (MUX21X1)                          0.2244   -0.0133 @   0.3780 f
  core/fe/mem/icache/U1546/Q (MUX21X1)                            0.0375    0.0935     0.4714 f
  core/fe/mem/icache/n501 (net)                 1       3.6040              0.0000     0.4714 f
  core/fe/mem/icache/uncached_load_data_r_reg_7_/D (DFFX1)        0.0375    0.0000 &   0.4715 f
  data arrival time                                                                    0.4715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3906     0.3906
  clock reconvergence pessimism                                             0.0000     0.3906
  core/fe/mem/icache/uncached_load_data_r_reg_7_/CLK (DFFX1)                0.0000     0.3906 r
  library hold time                                                         0.0143     0.4049
  data required time                                                                   0.4049
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4049
  data arrival time                                                                   -0.4715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0665


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U145/IN2 (AND2X1)   0.2389   0.0054 @   0.3650 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U145/Q (AND2X1)    0.0330    0.0773     0.4423 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n64 (net)     1   3.3135     0.0000     0.4423 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__15_/D (DFFX1)   0.0330  -0.0005 &   0.4418 r
  data arrival time                                                                    0.4418

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  clock reconvergence pessimism                                             0.0000     0.4006
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__15_/CLK (DFFX1)   0.0000   0.4006 r
  library hold time                                                        -0.0255     0.3752
  data required time                                                                   0.3752
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3752
  data arrival time                                                                   -0.4418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0666


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[82] (net)                          2      15.6453              0.0000     0.1000 f
  U3381/IN5 (AO222X1)                                             0.0012    0.0003 @   0.1003 f
  U3381/Q (AO222X1)                                               0.1242    0.1121 @   0.2124 f
  mem_resp_li[82] (net)                         1      33.5760              0.0000     0.2124 f
  uce_0__uce/mem_resp_i[82] (bp_uce_02_2)                                   0.0000     0.2124 f
  uce_0__uce/mem_resp_i[82] (net)                      33.5760              0.0000     0.2124 f
  uce_0__uce/U180/IN2 (AND2X1)                                    0.1242   -0.0091 @   0.2033 f
  uce_0__uce/U180/Q (AND2X1)                                      0.2787    0.1944 @   0.3977 f
  uce_0__uce/data_mem_pkt_o[26] (net)           3      81.1665              0.0000     0.3977 f
  uce_0__uce/data_mem_pkt_o[26] (bp_uce_02_2)                               0.0000     0.3977 f
  data_mem_pkt_li[25] (net)                            81.1665              0.0000     0.3977 f
  core/data_mem_pkt_i[26] (bp_core_minimal_02_0)                            0.0000     0.3977 f
  core/data_mem_pkt_i[26] (net)                        81.1665              0.0000     0.3977 f
  core/fe/data_mem_pkt_i[26] (bp_fe_top_02_0)                               0.0000     0.3977 f
  core/fe/data_mem_pkt_i[26] (net)                     81.1665              0.0000     0.3977 f
  core/fe/mem/data_mem_pkt_i[26] (bp_fe_mem_02_0)                           0.0000     0.3977 f
  core/fe/mem/data_mem_pkt_i[26] (net)                 81.1665              0.0000     0.3977 f
  core/fe/mem/icache/data_mem_pkt_i[26] (bp_fe_icache_02_0)                 0.0000     0.3977 f
  core/fe/mem/icache/data_mem_pkt_i[26] (net)          81.1665              0.0000     0.3977 f
  core/fe/mem/icache/U1529/IN1 (MUX21X1)                          0.2787   -0.0413 @   0.3564 f
  core/fe/mem/icache/U1529/Q (MUX21X1)                            0.0372    0.0965     0.4529 f
  core/fe/mem/icache/n518 (net)                 1       2.7570              0.0000     0.4529 f
  core/fe/mem/icache/uncached_load_data_r_reg_24_/D (DFFX1)       0.0372    0.0000 &   0.4529 f
  data arrival time                                                                    0.4529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                             0.0000     0.3677
  core/fe/mem/icache/uncached_load_data_r_reg_24_/CLK (DFFX1)               0.0000     0.3677 r
  library hold time                                                         0.0185     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.4529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0667


  Startpoint: mem_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[120] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[120] (net)                         2      13.6018              0.0000     0.1000 r
  U3270/IN4 (AO222X1)                                             0.0009    0.0001 @   0.1001 r
  U3270/Q (AO222X1)                                               0.1208    0.1410     0.2412 r
  mem_resp_li[690] (net)                        1      33.8271              0.0000     0.2412 r
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.2412 r
  uce_1__uce/mem_resp_i[120] (net)                     33.8271              0.0000     0.2412 r
  uce_1__uce/U169/IN2 (AND2X1)                                    0.1208   -0.0312 &   0.2099 r
  uce_1__uce/U169/Q (AND2X1)                                      0.2189    0.1497 @   0.3596 r
  uce_1__uce/data_mem_pkt_o[64] (net)           3      65.1382              0.0000     0.3596 r
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.3596 r
  data_mem_pkt_li[586] (net)                           65.1382              0.0000     0.3596 r
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.3596 r
  core/data_mem_pkt_i[587] (net)                       65.1382              0.0000     0.3596 r
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.3596 r
  core/be/data_mem_pkt_i[64] (net)                     65.1382              0.0000     0.3596 r
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.3596 r
  core/be/be_mem/data_mem_pkt_i[64] (net)              65.1382              0.0000     0.3596 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.3596 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       65.1382              0.0000     0.3596 r
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.2189   -0.0191 @   0.3405 r
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0396    0.1106     0.4511 r
  core/be/be_mem/dcache/n2255 (net)             1       4.2453              0.0000     0.4511 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0396    0.0001 &   0.4512 r
  data arrival time                                                                    0.4512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.4117 r
  library hold time                                                        -0.0273     0.3844
  data required time                                                                   0.3844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3844
  data arrival time                                                                   -0.4512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0668


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_checker/reset_i (bp_be_checker_top_02_0)                       0.0000     0.1000 r
  core/be/be_checker/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 309.5153           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 309.5153   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3509   0.1321 @   0.2321 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1812   0.1743   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  26.1146   0.0000   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/IN3 (AO22X1)   0.1812  -0.0047 &   0.4017 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/Q (AO22X1)   0.0358   0.0896   0.4912 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n10 (net)     1   2.9596   0.0000   0.4912 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/D (DFFX1)   0.0358   0.0000 &   0.4913 f
  data arrival time                                                                    0.4913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  clock reconvergence pessimism                                             0.0000     0.4070
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.4070 r
  library hold time                                                         0.0173     0.4243
  data required time                                                                   0.4243
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4243
  data arrival time                                                                   -0.4913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0670


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[105] (net)                         2      19.4728              0.0000     0.1000 r
  U3254/IN4 (AO222X1)                                             0.0016    0.0002 @   0.1002 r
  U3254/Q (AO222X1)                                               0.1162    0.1390     0.2392 r
  mem_resp_li[675] (net)                        1      32.2817              0.0000     0.2392 r
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.2392 r
  uce_1__uce/mem_resp_i[105] (net)                     32.2817              0.0000     0.2392 r
  uce_1__uce/U152/IN2 (AND2X1)                                    0.1162   -0.0307 &   0.2085 r
  uce_1__uce/U152/Q (AND2X1)                                      0.2238    0.1511 @   0.3596 r
  uce_1__uce/data_mem_pkt_o[49] (net)           3      66.7492              0.0000     0.3596 r
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.3596 r
  data_mem_pkt_li[571] (net)                           66.7492              0.0000     0.3596 r
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.3596 r
  core/data_mem_pkt_i[572] (net)                       66.7492              0.0000     0.3596 r
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.3596 r
  core/be/data_mem_pkt_i[49] (net)                     66.7492              0.0000     0.3596 r
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.3596 r
  core/be/be_mem/data_mem_pkt_i[49] (net)              66.7492              0.0000     0.3596 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.3596 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       66.7492              0.0000     0.3596 r
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.2238   -0.0131 @   0.3465 r
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0344    0.1077     0.4542 r
  core/be/be_mem/dcache/n2270 (net)             1       2.4502              0.0000     0.4542 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0344    0.0000 &   0.4542 r
  data arrival time                                                                    0.4542

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  clock reconvergence pessimism                                             0.0000     0.4128
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.4128 r
  library hold time                                                        -0.0258     0.3870
  data required time                                                                   0.3870
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3870
  data arrival time                                                                   -0.4542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0671


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[105] (net)                         2      19.2131              0.0000     0.1000 f
  U3408/IN5 (AO222X1)                                             0.0015    0.0002 @   0.1002 f
  U3408/Q (AO222X1)                                               0.1325    0.1172 @   0.2174 f
  mem_resp_li[105] (net)                        1      36.7110              0.0000     0.2174 f
  uce_0__uce/mem_resp_i[105] (bp_uce_02_2)                                  0.0000     0.2174 f
  uce_0__uce/mem_resp_i[105] (net)                     36.7110              0.0000     0.2174 f
  uce_0__uce/U205/IN2 (AND2X1)                                    0.1325   -0.0301 @   0.1873 f
  uce_0__uce/U205/Q (AND2X1)                                      0.2596    0.1875 @   0.3748 f
  uce_0__uce/data_mem_pkt_o[49] (net)           3      75.5069              0.0000     0.3748 f
  uce_0__uce/data_mem_pkt_o[49] (bp_uce_02_2)                               0.0000     0.3748 f
  data_mem_pkt_li[48] (net)                            75.5069              0.0000     0.3748 f
  core/data_mem_pkt_i[49] (bp_core_minimal_02_0)                            0.0000     0.3748 f
  core/data_mem_pkt_i[49] (net)                        75.5069              0.0000     0.3748 f
  core/fe/data_mem_pkt_i[49] (bp_fe_top_02_0)                               0.0000     0.3748 f
  core/fe/data_mem_pkt_i[49] (net)                     75.5069              0.0000     0.3748 f
  core/fe/mem/data_mem_pkt_i[49] (bp_fe_mem_02_0)                           0.0000     0.3748 f
  core/fe/mem/data_mem_pkt_i[49] (net)                 75.5069              0.0000     0.3748 f
  core/fe/mem/icache/data_mem_pkt_i[49] (bp_fe_icache_02_0)                 0.0000     0.3748 f
  core/fe/mem/icache/data_mem_pkt_i[49] (net)          75.5069              0.0000     0.3748 f
  core/fe/mem/icache/U1512/IN1 (MUX21X1)                          0.2596   -0.0161 @   0.3587 f
  core/fe/mem/icache/U1512/Q (MUX21X1)                            0.0368    0.0947     0.4534 f
  core/fe/mem/icache/n541 (net)                 1       2.5539              0.0000     0.4534 f
  core/fe/mem/icache/uncached_load_data_r_reg_47_/D (DFFX1)       0.0368    0.0000 &   0.4534 f
  data arrival time                                                                    0.4534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                             0.0000     0.3675
  core/fe/mem/icache/uncached_load_data_r_reg_47_/CLK (DFFX1)               0.0000     0.3675 r
  library hold time                                                         0.0186     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.4534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0673


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_checker/reset_i (bp_be_checker_top_02_0)                       0.0000     0.1000 r
  core/be/be_checker/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 309.5153           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 309.5153   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3509   0.1321 @   0.2321 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1812   0.1743   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  26.1146   0.0000   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/IN3 (AO22X1)   0.1812  -0.0046 &   0.4017 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/Q (AO22X1)   0.0351   0.0894   0.4912 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n6 (net)     1   2.9023   0.0000   0.4912 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/D (DFFX1)   0.0351   0.0000 &   0.4912 f
  data arrival time                                                                    0.4912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4063     0.4063
  clock reconvergence pessimism                                             0.0000     0.4063
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.4063 r
  library hold time                                                         0.0174     0.4237
  data required time                                                                   0.4237
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4237
  data arrival time                                                                   -0.4912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0674


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_checker/reset_i (bp_be_checker_top_02_0)                       0.0000     0.1000 r
  core/be/be_checker/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 309.5153           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 309.5153   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3509   0.1321 @   0.2321 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1812   0.1743   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  26.1146   0.0000   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/IN3 (AO22X1)   0.1812  -0.0046 &   0.4017 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/Q (AO22X1)   0.0360   0.0899   0.4916 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n14 (net)     1   3.1092   0.0000   0.4916 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/D (DFFX1)   0.0360   0.0000 &   0.4916 f
  data arrival time                                                                    0.4916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.4068 r
  library hold time                                                         0.0172     0.4240
  data required time                                                                   0.4240
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4240
  data arrival time                                                                   -0.4916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0676


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U162/IN2 (AND2X1)   0.2389   0.0054 @   0.3649 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U162/Q (AND2X1)    0.0344    0.0787     0.4436 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n32 (net)     1   3.9912     0.0000     0.4436 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__7_/D (DFFX1)   0.0344  -0.0011 &   0.4425 r
  data arrival time                                                                    0.4425

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  clock reconvergence pessimism                                             0.0000     0.4006
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__7_/CLK (DFFX1)   0.0000   0.4006 r
  library hold time                                                        -0.0259     0.3748
  data required time                                                                   0.3748
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3748
  data arrival time                                                                   -0.4425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0677


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[83] (net)                          2      14.8202              0.0000     0.1000 f
  U3382/IN5 (AO222X1)                                             0.0012    0.0004 @   0.1004 f
  U3382/Q (AO222X1)                                               0.1245    0.1122 @   0.2126 f
  mem_resp_li[83] (net)                         1      33.6610              0.0000     0.2126 f
  uce_0__uce/mem_resp_i[83] (bp_uce_02_2)                                   0.0000     0.2126 f
  uce_0__uce/mem_resp_i[83] (net)                      33.6610              0.0000     0.2126 f
  uce_0__uce/U181/IN2 (AND2X1)                                    0.1245   -0.0205 @   0.1921 f
  uce_0__uce/U181/Q (AND2X1)                                      0.2790    0.1936 @   0.3858 f
  uce_0__uce/data_mem_pkt_o[27] (net)           3      80.9386              0.0000     0.3858 f
  uce_0__uce/data_mem_pkt_o[27] (bp_uce_02_2)                               0.0000     0.3858 f
  data_mem_pkt_li[26] (net)                            80.9386              0.0000     0.3858 f
  core/data_mem_pkt_i[27] (bp_core_minimal_02_0)                            0.0000     0.3858 f
  core/data_mem_pkt_i[27] (net)                        80.9386              0.0000     0.3858 f
  core/fe/data_mem_pkt_i[27] (bp_fe_top_02_0)                               0.0000     0.3858 f
  core/fe/data_mem_pkt_i[27] (net)                     80.9386              0.0000     0.3858 f
  core/fe/mem/data_mem_pkt_i[27] (bp_fe_mem_02_0)                           0.0000     0.3858 f
  core/fe/mem/data_mem_pkt_i[27] (net)                 80.9386              0.0000     0.3858 f
  core/fe/mem/icache/data_mem_pkt_i[27] (bp_fe_icache_02_0)                 0.0000     0.3858 f
  core/fe/mem/icache/data_mem_pkt_i[27] (net)          80.9386              0.0000     0.3858 f
  core/fe/mem/icache/U1528/IN1 (MUX21X1)                          0.2790   -0.0282 @   0.3576 f
  core/fe/mem/icache/U1528/Q (MUX21X1)                            0.0376    0.0970     0.4545 f
  core/fe/mem/icache/n519 (net)                 1       2.9446              0.0000     0.4545 f
  core/fe/mem/icache/uncached_load_data_r_reg_25_/D (DFFX1)       0.0376    0.0000 &   0.4546 f
  data arrival time                                                                    0.4546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3684     0.3684
  clock reconvergence pessimism                                             0.0000     0.3684
  core/fe/mem/icache/uncached_load_data_r_reg_25_/CLK (DFFX1)               0.0000     0.3684 r
  library hold time                                                         0.0184     0.3868
  data required time                                                                   0.3868
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3868
  data arrival time                                                                   -0.4546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0678


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[94] (net)                          2      15.6155              0.0000     0.1000 r
  U3242/IN4 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3242/Q (AO222X1)                                               0.1065    0.1342     0.2344 r
  mem_resp_li[664] (net)                        1      28.8670              0.0000     0.2344 r
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.2344 r
  uce_1__uce/mem_resp_i[94] (net)                      28.8670              0.0000     0.2344 r
  uce_1__uce/U141/IN2 (AND2X1)                                    0.1065   -0.0323 &   0.2022 r
  uce_1__uce/U141/Q (AND2X1)                                      0.2120    0.1468 @   0.3490 r
  uce_1__uce/data_mem_pkt_o[38] (net)           3      63.5803              0.0000     0.3490 r
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.3490 r
  data_mem_pkt_li[560] (net)                           63.5803              0.0000     0.3490 r
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.3490 r
  core/data_mem_pkt_i[561] (net)                       63.5803              0.0000     0.3490 r
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.3490 r
  core/be/data_mem_pkt_i[38] (net)                     63.5803              0.0000     0.3490 r
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.3490 r
  core/be/be_mem/data_mem_pkt_i[38] (net)              63.5803              0.0000     0.3490 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.3490 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       63.5803              0.0000     0.3490 r
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.2120   -0.0105 @   0.3384 r
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0431    0.1119     0.4504 r
  core/be/be_mem/dcache/n2281 (net)             1       5.4076              0.0000     0.4504 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0431   -0.0005 &   0.4499 r
  data arrival time                                                                    0.4499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                             0.0000     0.4104
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.4104 r
  library hold time                                                        -0.0283     0.3821
  data required time                                                                   0.3821
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3821
  data arrival time                                                                   -0.4499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0678


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[81] (net)                          2      13.6196              0.0000     0.1000 r
  U3227/IN4 (AO222X1)                                             0.0008    0.0000 @   0.1000 r
  U3227/Q (AO222X1)                                               0.1229    0.1390 @   0.2390 r
  mem_resp_li[651] (net)                        1      32.9051              0.0000     0.2390 r
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2390 r
  uce_1__uce/mem_resp_i[81] (net)                      32.9051              0.0000     0.2390 r
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1230   -0.0194 @   0.2196 r
  uce_1__uce/U126/Q (AND2X1)                                      0.1678    0.1284 @   0.3480 r
  uce_1__uce/data_mem_pkt_o[25] (net)           3      47.9014              0.0000     0.3480 r
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.3480 r
  data_mem_pkt_li[547] (net)                           47.9014              0.0000     0.3480 r
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.3480 r
  core/data_mem_pkt_i[548] (net)                       47.9014              0.0000     0.3480 r
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.3480 r
  core/be/data_mem_pkt_i[25] (net)                     47.9014              0.0000     0.3480 r
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.3480 r
  core/be/be_mem/data_mem_pkt_i[25] (net)              47.9014              0.0000     0.3480 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.3480 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       47.9014              0.0000     0.3480 r
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.1684   -0.0118 @   0.3361 r
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0348    0.0985     0.4347 r
  core/be/be_mem/dcache/n2294 (net)             1       2.5788              0.0000     0.4347 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0348    0.0000 &   0.4347 r
  data arrival time                                                                    0.4347

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3919     0.3919
  clock reconvergence pessimism                                             0.0000     0.3919
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.3919 r
  library hold time                                                        -0.0253     0.3666
  data required time                                                                   0.3666
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3666
  data arrival time                                                                   -0.4347
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0681


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN48 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN48 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN13 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN13 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN14 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN14 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/U196/IN1 (NOR2X0)                                0.2977    0.0216 @   0.3617 f
  core/fe/pc_gen/U196/QN (NOR2X0)                                 0.0487    0.0489     0.4105 r
  core/fe/pc_gen/n214 (net)                     1       2.4716              0.0000     0.4105 r
  core/fe/pc_gen/state_r_reg_1_/D (DFFX1)                         0.0487    0.0000 &   0.4106 r
  data arrival time                                                                    0.4106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  clock reconvergence pessimism                                             0.0000     0.3719
  core/fe/pc_gen/state_r_reg_1_/CLK (DFFX1)                                 0.0000     0.3719 r
  library hold time                                                        -0.0300     0.3419
  data required time                                                                   0.3419
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3419
  data arrival time                                                                   -0.4106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0686


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[58] (net)                          2      14.3473              0.0000     0.1000 r
  U3202/IN4 (AO222X1)                                             0.0011    0.0004 @   0.1004 r
  U3202/Q (AO222X1)                                               0.1035    0.1327     0.2331 r
  mem_resp_li[628] (net)                        1      27.7983              0.0000     0.2331 r
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.2331 r
  uce_1__uce/mem_resp_i[58] (net)                      27.7983              0.0000     0.2331 r
  uce_1__uce/U102/IN2 (AND2X1)                                    0.1035   -0.0162 &   0.2169 r
  uce_1__uce/U102/Q (AND2X1)                                      0.2217    0.1487 @   0.3656 r
  uce_1__uce/data_mem_pkt_o[2] (net)            3      65.7431              0.0000     0.3656 r
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.3656 r
  data_mem_pkt_li[524] (net)                           65.7431              0.0000     0.3656 r
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.3656 r
  core/data_mem_pkt_i[525] (net)                       65.7431              0.0000     0.3656 r
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.3656 r
  core/be/data_mem_pkt_i[2] (net)                      65.7431              0.0000     0.3656 r
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.3656 r
  core/be/be_mem/data_mem_pkt_i[2] (net)               65.7431              0.0000     0.3656 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.3656 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        65.7431              0.0000     0.3656 r
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.2225   -0.0203 @   0.3453 r
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0363    0.1088     0.4541 r
  core/be/be_mem/dcache/n2317 (net)             1       3.0806              0.0000     0.4541 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0363    0.0000 &   0.4541 r
  data arrival time                                                                    0.4541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.4115 r
  library hold time                                                        -0.0263     0.3851
  data required time                                                                   0.3851
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3851
  data arrival time                                                                   -0.4541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0690


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[114] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[114] (net)                         2      16.7930              0.0000     0.1000 r
  U3418/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3418/Q (AO222X1)                                               0.1263    0.1044 @   0.2046 r
  mem_resp_li[114] (net)                        1      34.3801              0.0000     0.2046 r
  uce_0__uce/mem_resp_i[114] (bp_uce_02_2)                                  0.0000     0.2046 r
  uce_0__uce/mem_resp_i[114] (net)                     34.3801              0.0000     0.2046 r
  uce_0__uce/U215/IN2 (AND2X1)                                    0.1265   -0.0428 @   0.1618 r
  uce_0__uce/U215/Q (AND2X1)                                      0.2686    0.1681 @   0.3298 r
  uce_0__uce/data_mem_pkt_o[58] (net)           3      80.2768              0.0000     0.3298 r
  uce_0__uce/data_mem_pkt_o[58] (bp_uce_02_2)                               0.0000     0.3298 r
  data_mem_pkt_li[57] (net)                            80.2768              0.0000     0.3298 r
  core/data_mem_pkt_i[58] (bp_core_minimal_02_0)                            0.0000     0.3298 r
  core/data_mem_pkt_i[58] (net)                        80.2768              0.0000     0.3298 r
  core/fe/data_mem_pkt_i[58] (bp_fe_top_02_0)                               0.0000     0.3298 r
  core/fe/data_mem_pkt_i[58] (net)                     80.2768              0.0000     0.3298 r
  core/fe/mem/data_mem_pkt_i[58] (bp_fe_mem_02_0)                           0.0000     0.3298 r
  core/fe/mem/data_mem_pkt_i[58] (net)                 80.2768              0.0000     0.3298 r
  core/fe/mem/icache/data_mem_pkt_i[58] (bp_fe_icache_02_0)                 0.0000     0.3298 r
  core/fe/mem/icache/data_mem_pkt_i[58] (net)          80.2768              0.0000     0.3298 r
  core/fe/mem/icache/U1502/IN1 (MUX21X1)                          0.2686   -0.0356 @   0.2943 r
  core/fe/mem/icache/U1502/Q (MUX21X1)                            0.0361    0.1160     0.4103 r
  core/fe/mem/icache/n550 (net)                 1       3.0361              0.0000     0.4103 r
  core/fe/mem/icache/uncached_load_data_r_reg_56_/D (DFFX1)       0.0361    0.0000 &   0.4103 r
  data arrival time                                                                    0.4103

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/fe/mem/icache/uncached_load_data_r_reg_56_/CLK (DFFX1)               0.0000     0.3679 r
  library hold time                                                        -0.0267     0.3412
  data required time                                                                   0.3412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3412
  data arrival time                                                                   -0.4103
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0691


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_checker/reset_i (bp_be_checker_top_02_0)                       0.0000     0.1000 r
  core/be/be_checker/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 309.5153           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 309.5153   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3509   0.1321 @   0.2321 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1812   0.1743   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  26.1146   0.0000   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U7/IN3 (AO22X1)   0.1812  -0.0047 &   0.4016 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U7/Q (AO22X1)   0.0342   0.0884   0.4900 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n18 (net)     1   2.4169   0.0000   0.4900 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_/D (DFFX1)   0.0342   0.0000 &   0.4900 f
  data arrival time                                                                    0.4900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  clock reconvergence pessimism                                             0.0000     0.4033
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.4033 r
  library hold time                                                         0.0176     0.4208
  data required time                                                                   0.4208
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4208
  data arrival time                                                                   -0.4900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0691


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U147/IN2 (AND2X1)   0.2389   0.0054 @   0.3649 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U147/Q (AND2X1)    0.0349    0.0789     0.4439 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n60 (net)     1   4.1065     0.0000     0.4439 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__14_/D (DFFX1)   0.0349   0.0000 &   0.4439 r
  data arrival time                                                                    0.4439

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  clock reconvergence pessimism                                             0.0000     0.4007
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__14_/CLK (DFFX1)   0.0000   0.4007 r
  library hold time                                                        -0.0260     0.3747
  data required time                                                                   0.3747
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3747
  data arrival time                                                                   -0.4439
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0693


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[111] (net)                         2      17.0727              0.0000     0.1000 f
  U3415/IN5 (AO222X1)                                             0.0012    0.0002 @   0.1002 f
  U3415/Q (AO222X1)                                               0.1328    0.1170 @   0.2172 f
  mem_resp_li[111] (net)                        1      36.6612              0.0000     0.2172 f
  uce_0__uce/mem_resp_i[111] (bp_uce_02_2)                                  0.0000     0.2172 f
  uce_0__uce/mem_resp_i[111] (net)                     36.6612              0.0000     0.2172 f
  uce_0__uce/U211/IN2 (AND2X1)                                    0.1328   -0.0427 @   0.1745 f
  uce_0__uce/U211/Q (AND2X1)                                      0.2388    0.1785 @   0.3529 f
  uce_0__uce/data_mem_pkt_o[55] (net)           3      69.2399              0.0000     0.3529 f
  uce_0__uce/data_mem_pkt_o[55] (bp_uce_02_2)                               0.0000     0.3529 f
  data_mem_pkt_li[54] (net)                            69.2399              0.0000     0.3529 f
  core/data_mem_pkt_i[55] (bp_core_minimal_02_0)                            0.0000     0.3529 f
  core/data_mem_pkt_i[55] (net)                        69.2399              0.0000     0.3529 f
  core/fe/data_mem_pkt_i[55] (bp_fe_top_02_0)                               0.0000     0.3529 f
  core/fe/data_mem_pkt_i[55] (net)                     69.2399              0.0000     0.3529 f
  core/fe/mem/data_mem_pkt_i[55] (bp_fe_mem_02_0)                           0.0000     0.3529 f
  core/fe/mem/data_mem_pkt_i[55] (net)                 69.2399              0.0000     0.3529 f
  core/fe/mem/icache/data_mem_pkt_i[55] (bp_fe_icache_02_0)                 0.0000     0.3529 f
  core/fe/mem/icache/data_mem_pkt_i[55] (net)          69.2399              0.0000     0.3529 f
  core/fe/mem/icache/U1506/IN1 (MUX21X1)                          0.2388    0.0101 @   0.3630 f
  core/fe/mem/icache/U1506/Q (MUX21X1)                            0.0361    0.0920     0.4550 f
  core/fe/mem/icache/n547 (net)                 1       2.3142              0.0000     0.4550 f
  core/fe/mem/icache/uncached_load_data_r_reg_53_/D (DFFX1)       0.0361    0.0000 &   0.4550 f
  data arrival time                                                                    0.4550

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3668     0.3668
  clock reconvergence pessimism                                             0.0000     0.3668
  core/fe/mem/icache/uncached_load_data_r_reg_53_/CLK (DFFX1)               0.0000     0.3668 r
  library hold time                                                         0.0188     0.3857
  data required time                                                                   0.3857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3857
  data arrival time                                                                   -0.4550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0694


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U119/IN2 (AND2X1)   0.2398   0.0040 @   0.3635 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U119/Q (AND2X1)    0.0362    0.0801     0.4435 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n112 (net)     1   4.6253    0.0000     0.4435 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__27_/D (DFFX1)   0.0362   0.0001 &   0.4436 r
  data arrival time                                                                    0.4436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  clock reconvergence pessimism                                             0.0000     0.4005
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__27_/CLK (DFFX1)   0.0000   0.4005 r
  library hold time                                                        -0.0264     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.4436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0694


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[87] (net)                          2      15.5853              0.0000     0.1000 f
  U3388/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3388/Q (AO222X1)                                               0.1288    0.1144 @   0.2146 f
  mem_resp_li[87] (net)                         1      35.0966              0.0000     0.2146 f
  uce_0__uce/mem_resp_i[87] (bp_uce_02_2)                                   0.0000     0.2146 f
  uce_0__uce/mem_resp_i[87] (net)                      35.0966              0.0000     0.2146 f
  uce_0__uce/U185/IN2 (AND2X1)                                    0.1288   -0.0214 @   0.1931 f
  uce_0__uce/U185/Q (AND2X1)                                      0.2541    0.1840 @   0.3771 f
  uce_0__uce/data_mem_pkt_o[31] (net)           3      73.6346              0.0000     0.3771 f
  uce_0__uce/data_mem_pkt_o[31] (bp_uce_02_2)                               0.0000     0.3771 f
  data_mem_pkt_li[30] (net)                            73.6346              0.0000     0.3771 f
  core/data_mem_pkt_i[31] (bp_core_minimal_02_0)                            0.0000     0.3771 f
  core/data_mem_pkt_i[31] (net)                        73.6346              0.0000     0.3771 f
  core/fe/data_mem_pkt_i[31] (bp_fe_top_02_0)                               0.0000     0.3771 f
  core/fe/data_mem_pkt_i[31] (net)                     73.6346              0.0000     0.3771 f
  core/fe/mem/data_mem_pkt_i[31] (bp_fe_mem_02_0)                           0.0000     0.3771 f
  core/fe/mem/data_mem_pkt_i[31] (net)                 73.6346              0.0000     0.3771 f
  core/fe/mem/icache/data_mem_pkt_i[31] (bp_fe_icache_02_0)                 0.0000     0.3771 f
  core/fe/mem/icache/data_mem_pkt_i[31] (net)          73.6346              0.0000     0.3771 f
  core/fe/mem/icache/U1524/IN1 (MUX21X1)                          0.2541   -0.0153 @   0.3619 f
  core/fe/mem/icache/U1524/Q (MUX21X1)                            0.0368    0.0945     0.4563 f
  core/fe/mem/icache/n523 (net)                 1       2.6524              0.0000     0.4563 f
  core/fe/mem/icache/uncached_load_data_r_reg_29_/D (DFFX1)       0.0368    0.0000 &   0.4563 f
  data arrival time                                                                    0.4563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  clock reconvergence pessimism                                             0.0000     0.3682
  core/fe/mem/icache/uncached_load_data_r_reg_29_/CLK (DFFX1)               0.0000     0.3682 r
  library hold time                                                         0.0186     0.3868
  data required time                                                                   0.3868
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3868
  data arrival time                                                                   -0.4563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0695


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U151/IN2 (AND2X1)   0.2389   0.0052 @   0.3647 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U151/Q (AND2X1)    0.0361    0.0798     0.4445 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n52 (net)     1   4.5194     0.0000     0.4445 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__12_/D (DFFX1)   0.0361   0.0001 &   0.4446 r
  data arrival time                                                                    0.4446

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  clock reconvergence pessimism                                             0.0000     0.4012
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__12_/CLK (DFFX1)   0.0000   0.4012 r
  library hold time                                                        -0.0263     0.3749
  data required time                                                                   0.3749
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3749
  data arrival time                                                                   -0.4446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0697


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_checker/reset_i (bp_be_checker_top_02_0)                       0.0000     0.1000 r
  core/be/be_checker/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 309.5153           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 309.5153   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3509   0.1321 @   0.2321 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1812   0.1743   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  26.1146   0.0000   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/IN3 (AO22X1)   0.1812  -0.0048 &   0.4016 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/Q (AO22X1)   0.0346   0.0890   0.4906 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n20 (net)     1   2.6903   0.0000   0.4906 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/D (DFFX1)   0.0346   0.0000 &   0.4906 f
  data arrival time                                                                    0.4906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4034     0.4034
  clock reconvergence pessimism                                             0.0000     0.4034
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.4034 r
  library hold time                                                         0.0175     0.4209
  data required time                                                                   0.4209
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4209
  data arrival time                                                                   -0.4906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0697


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[63] (net)                          2      13.4966              0.0000     0.1000 r
  U3359/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3359/Q (AO222X1)                                               0.1304    0.1046 @   0.2048 r
  mem_resp_li[63] (net)                         1      35.4280              0.0000     0.2048 r
  uce_0__uce/mem_resp_i[63] (bp_uce_02_2)                                   0.0000     0.2048 r
  uce_0__uce/mem_resp_i[63] (net)                      35.4280              0.0000     0.2048 r
  uce_0__uce/U158/IN2 (AND2X1)                                    0.1307   -0.0022 @   0.2026 r
  uce_0__uce/U158/Q (AND2X1)                                      0.2540    0.1709 @   0.3736 r
  uce_0__uce/data_mem_pkt_o[7] (net)            3      77.8563              0.0000     0.3736 r
  uce_0__uce/data_mem_pkt_o[7] (bp_uce_02_2)                                0.0000     0.3736 r
  data_mem_pkt_li[6] (net)                             77.8563              0.0000     0.3736 r
  core/data_mem_pkt_i[7] (bp_core_minimal_02_0)                             0.0000     0.3736 r
  core/data_mem_pkt_i[7] (net)                         77.8563              0.0000     0.3736 r
  core/fe/data_mem_pkt_i[7] (bp_fe_top_02_0)                                0.0000     0.3736 r
  core/fe/data_mem_pkt_i[7] (net)                      77.8563              0.0000     0.3736 r
  core/fe/mem/data_mem_pkt_i[7] (bp_fe_mem_02_0)                            0.0000     0.3736 r
  core/fe/mem/data_mem_pkt_i[7] (net)                  77.8563              0.0000     0.3736 r
  core/fe/mem/icache/data_mem_pkt_i[7] (bp_fe_icache_02_0)                  0.0000     0.3736 r
  core/fe/mem/icache/data_mem_pkt_i[7] (net)           77.8563              0.0000     0.3736 r
  core/fe/mem/icache/U952/IN1 (MUX21X1)                           0.2541   -0.0618 @   0.3118 r
  core/fe/mem/icache/U952/Q (MUX21X1)                             0.0345    0.1128     0.4246 r
  core/fe/mem/icache/n499 (net)                 1       2.4754              0.0000     0.4246 r
  core/fe/mem/icache/uncached_load_data_r_reg_5_/D (DFFX1)        0.0345    0.0000 &   0.4246 r
  data arrival time                                                                    0.4246

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  clock reconvergence pessimism                                             0.0000     0.3795
  core/fe/mem/icache/uncached_load_data_r_reg_5_/CLK (DFFX1)                0.0000     0.3795 r
  library hold time                                                        -0.0251     0.3545
  data required time                                                                   0.3545
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3545
  data arrival time                                                                   -0.4246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0702


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U168/IN2 (AND2X1)   0.2394   0.0043 @   0.3638 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U168/Q (AND2X1)    0.0375    0.0808     0.4446 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n20 (net)     1   4.9938     0.0000     0.4446 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__4_/D (DFFX1)   0.0375   0.0001 &   0.4447 r
  data arrival time                                                                    0.4447

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  clock reconvergence pessimism                                             0.0000     0.4012
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__4_/CLK (DFFX1)   0.0000   0.4012 r
  library hold time                                                        -0.0268     0.3745
  data required time                                                                   0.3745
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3745
  data arrival time                                                                   -0.4447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0702


  Startpoint: mem_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[106] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[106] (net)                         2      15.0139              0.0000     0.1000 r
  U3255/IN4 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3255/Q (AO222X1)                                               0.1151    0.1382     0.2383 r
  mem_resp_li[676] (net)                        1      31.7898              0.0000     0.2383 r
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2383 r
  uce_1__uce/mem_resp_i[106] (net)                     31.7898              0.0000     0.2383 r
  uce_1__uce/U154/IN2 (AND2X1)                                    0.1151   -0.0311 &   0.2072 r
  uce_1__uce/U154/Q (AND2X1)                                      0.2361    0.1558 @   0.3630 r
  uce_1__uce/data_mem_pkt_o[50] (net)           3      70.7271              0.0000     0.3630 r
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3630 r
  data_mem_pkt_li[572] (net)                           70.7271              0.0000     0.3630 r
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3630 r
  core/data_mem_pkt_i[573] (net)                       70.7271              0.0000     0.3630 r
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3630 r
  core/be/data_mem_pkt_i[50] (net)                     70.7271              0.0000     0.3630 r
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3630 r
  core/be/be_mem/data_mem_pkt_i[50] (net)              70.7271              0.0000     0.3630 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3630 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       70.7271              0.0000     0.3630 r
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.2361   -0.0169 @   0.3461 r
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0364    0.1112     0.4573 r
  core/be/be_mem/dcache/n2269 (net)             1       3.1255              0.0000     0.4573 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0364    0.0000 &   0.4573 r
  data arrival time                                                                    0.4573

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.4134 r
  library hold time                                                        -0.0264     0.3871
  data required time                                                                   0.3871
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3871
  data arrival time                                                                   -0.4573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0702


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[61] (net)                          2      15.2956              0.0000     0.1000 r
  U3205/IN4 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3205/Q (AO222X1)                                               0.1115    0.1366     0.2369 r
  mem_resp_li[631] (net)                        1      30.6231              0.0000     0.2369 r
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2369 r
  uce_1__uce/mem_resp_i[61] (net)                      30.6231              0.0000     0.2369 r
  uce_1__uce/U105/IN2 (AND2X1)                                    0.1115   -0.0177 &   0.2192 r
  uce_1__uce/U105/Q (AND2X1)                                      0.1790    0.1325 @   0.3516 r
  uce_1__uce/data_mem_pkt_o[5] (net)            3      52.0556              0.0000     0.3516 r
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.3516 r
  data_mem_pkt_li[527] (net)                           52.0556              0.0000     0.3516 r
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.3516 r
  core/data_mem_pkt_i[528] (net)                       52.0556              0.0000     0.3516 r
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.3516 r
  core/be/data_mem_pkt_i[5] (net)                      52.0556              0.0000     0.3516 r
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.3516 r
  core/be/be_mem/data_mem_pkt_i[5] (net)               52.0556              0.0000     0.3516 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.3516 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        52.0556              0.0000     0.3516 r
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.1794   -0.0167 @   0.3350 r
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0364    0.1016     0.4366 r
  core/be/be_mem/dcache/n2314 (net)             1       3.1536              0.0000     0.4366 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0364    0.0000 &   0.4366 r
  data arrival time                                                                    0.4366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3920     0.3920
  clock reconvergence pessimism                                             0.0000     0.3920
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3920 r
  library hold time                                                        -0.0259     0.3661
  data required time                                                                   0.3661
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3661
  data arrival time                                                                   -0.4366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0705


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[108] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[108] (net)                         2      13.9211              0.0000     0.1000 r
  U3258/IN4 (AO222X1)                                             0.0009    0.0000 @   0.1000 r
  U3258/Q (AO222X1)                                               0.1161    0.1388     0.2389 r
  mem_resp_li[678] (net)                        1      32.2426              0.0000     0.2389 r
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2389 r
  uce_1__uce/mem_resp_i[108] (net)                     32.2426              0.0000     0.2389 r
  uce_1__uce/U156/IN2 (AND2X1)                                    0.1161   -0.0302 &   0.2087 r
  uce_1__uce/U156/Q (AND2X1)                                      0.2116    0.1464 @   0.3551 r
  uce_1__uce/data_mem_pkt_o[52] (net)           3      62.8633              0.0000     0.3551 r
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.3551 r
  data_mem_pkt_li[574] (net)                           62.8633              0.0000     0.3551 r
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.3551 r
  core/data_mem_pkt_i[575] (net)                       62.8633              0.0000     0.3551 r
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.3551 r
  core/be/data_mem_pkt_i[52] (net)                     62.8633              0.0000     0.3551 r
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.3551 r
  core/be/be_mem/data_mem_pkt_i[52] (net)              62.8633              0.0000     0.3551 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.3551 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       62.8633              0.0000     0.3551 r
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.2116   -0.0061 @   0.3490 r
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0351    0.1061     0.4551 r
  core/be/be_mem/dcache/n2267 (net)             1       2.6914              0.0000     0.4551 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0351    0.0000 &   0.4551 r
  data arrival time                                                                    0.4551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.4106 r
  library hold time                                                        -0.0260     0.3846
  data required time                                                                   0.3846
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3846
  data arrival time                                                                   -0.4551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0705


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_checker/reset_i (bp_be_checker_top_02_0)                       0.0000     0.1000 r
  core/be/be_checker/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 309.5153           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 309.5153   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3509   0.1321 @   0.2321 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1812   0.1743   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  26.1146   0.0000   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/IN3 (AO22X1)   0.1812  -0.0048 &   0.4016 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/Q (AO22X1)   0.0360   0.0896   0.4911 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n16 (net)     1   2.9681   0.0000   0.4911 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/D (DFFX1)   0.0360   0.0000 &   0.4912 f
  data arrival time                                                                    0.4912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  clock reconvergence pessimism                                             0.0000     0.4033
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.4033 r
  library hold time                                                         0.0172     0.4205
  data required time                                                                   0.4205
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4205
  data arrival time                                                                   -0.4912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0707


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (bsg_dff_reset_width_p39_3)              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/U17/IN2 (AND2X1)                   0.1503    0.0026 @   0.4119 f
  core/be/be_mem/csr/mtvec_reg/U17/Q (AND2X1)                     0.0251    0.0742     0.4861 f
  core/be/be_mem/csr/mtvec_reg/n31 (net)        1       2.0966              0.0000     0.4861 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_26_/D (DFFX1)           0.0251    0.0000 &   0.4861 f
  data arrival time                                                                    0.4861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/csr/mtvec_reg/data_r_reg_26_/CLK (DFFX1)                   0.0000     0.3969 r
  library hold time                                                         0.0185     0.4154
  data required time                                                                   0.4154
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4154
  data arrival time                                                                   -0.4861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0707


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U163/IN2 (AND2X1)   0.2387   0.0013 @   0.3608 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U163/Q (AND2X1)    0.0465    0.0869     0.4478 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n30 (net)     1   8.2011     0.0000     0.4478 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__7_/D (DFFX1)   0.0465  -0.0031 &   0.4447 r
  data arrival time                                                                    0.4447

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  clock reconvergence pessimism                                             0.0000     0.4033
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__7_/CLK (DFFX1)   0.0000   0.4033 r
  library hold time                                                        -0.0294     0.3740
  data required time                                                                   0.3740
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3740
  data arrival time                                                                   -0.4447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0707


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stvec_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (bsg_dff_reset_width_p39_2)              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/U17/IN2 (AND2X1)                   0.1503    0.0021 @   0.4114 f
  core/be/be_mem/csr/stvec_reg/U17/Q (AND2X1)                     0.0259    0.0748     0.4862 f
  core/be/be_mem/csr/stvec_reg/n54 (net)        1       2.3795              0.0000     0.4862 f
  core/be/be_mem/csr/stvec_reg/data_r_reg_26_/D (DFFX1)           0.0259    0.0000 &   0.4862 f
  data arrival time                                                                    0.4862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                             0.0000     0.3971
  core/be/be_mem/csr/stvec_reg/data_r_reg_26_/CLK (DFFX1)                   0.0000     0.3971 r
  library hold time                                                         0.0183     0.4154
  data required time                                                                   0.4154
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4154
  data arrival time                                                                   -0.4862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0709


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[78] (net)                          2      15.6571              0.0000     0.1000 r
  U3224/IN4 (AO222X1)                                             0.0013    0.0003 @   0.1003 r
  U3224/Q (AO222X1)                                               0.1299    0.1426 @   0.2429 r
  mem_resp_li[648] (net)                        1      35.4536              0.0000     0.2429 r
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2429 r
  uce_1__uce/mem_resp_i[78] (net)                      35.4536              0.0000     0.2429 r
  uce_1__uce/U123/IN2 (AND2X1)                                    0.1301   -0.0242 @   0.2187 r
  uce_1__uce/U123/Q (AND2X1)                                      0.1702    0.1300 @   0.3487 r
  uce_1__uce/data_mem_pkt_o[22] (net)           3      48.5669              0.0000     0.3487 r
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.3487 r
  data_mem_pkt_li[544] (net)                           48.5669              0.0000     0.3487 r
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.3487 r
  core/data_mem_pkt_i[545] (net)                       48.5669              0.0000     0.3487 r
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.3487 r
  core/be/data_mem_pkt_i[22] (net)                     48.5669              0.0000     0.3487 r
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.3487 r
  core/be/be_mem/data_mem_pkt_i[22] (net)              48.5669              0.0000     0.3487 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.3487 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       48.5669              0.0000     0.3487 r
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.1708   -0.0103 @   0.3384 r
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0350    0.0991     0.4375 r
  core/be/be_mem/dcache/n2297 (net)             1       2.6424              0.0000     0.4375 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0350    0.0000 &   0.4375 r
  data arrival time                                                                    0.4375

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3919     0.3919
  clock reconvergence pessimism                                             0.0000     0.3919
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.3919 r
  library hold time                                                        -0.0254     0.3665
  data required time                                                                   0.3665
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3665
  data arrival time                                                                   -0.4375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0710


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[101] (net)                         2      20.5937              0.0000     0.1000 f
  U3404/IN5 (AO222X1)                                             0.0017    0.0003 @   0.1003 f
  U3404/Q (AO222X1)                                               0.1100    0.1067     0.2071 f
  mem_resp_li[101] (net)                        1      29.7342              0.0000     0.2071 f
  uce_0__uce/mem_resp_i[101] (bp_uce_02_2)                                  0.0000     0.2071 f
  uce_0__uce/mem_resp_i[101] (net)                     29.7342              0.0000     0.2071 f
  uce_0__uce/U200/IN2 (AND2X1)                                    0.1100   -0.0203 &   0.1868 f
  uce_0__uce/U200/Q (AND2X1)                                      0.2771    0.1917 @   0.3785 f
  uce_0__uce/data_mem_pkt_o[45] (net)           3      80.8455              0.0000     0.3785 f
  uce_0__uce/data_mem_pkt_o[45] (bp_uce_02_2)                               0.0000     0.3785 f
  data_mem_pkt_li[44] (net)                            80.8455              0.0000     0.3785 f
  core/data_mem_pkt_i[45] (bp_core_minimal_02_0)                            0.0000     0.3785 f
  core/data_mem_pkt_i[45] (net)                        80.8455              0.0000     0.3785 f
  core/fe/data_mem_pkt_i[45] (bp_fe_top_02_0)                               0.0000     0.3785 f
  core/fe/data_mem_pkt_i[45] (net)                     80.8455              0.0000     0.3785 f
  core/fe/mem/data_mem_pkt_i[45] (bp_fe_mem_02_0)                           0.0000     0.3785 f
  core/fe/mem/data_mem_pkt_i[45] (net)                 80.8455              0.0000     0.3785 f
  core/fe/mem/icache/data_mem_pkt_i[45] (bp_fe_icache_02_0)                 0.0000     0.3785 f
  core/fe/mem/icache/data_mem_pkt_i[45] (net)          80.8455              0.0000     0.3785 f
  core/fe/mem/icache/U1516/IN1 (MUX21X1)                          0.2771   -0.0175 @   0.3610 f
  core/fe/mem/icache/U1516/Q (MUX21X1)                            0.0372    0.0963     0.4573 f
  core/fe/mem/icache/n537 (net)                 1       2.7331              0.0000     0.4573 f
  core/fe/mem/icache/uncached_load_data_r_reg_43_/D (DFFX1)       0.0372    0.0000 &   0.4573 f
  data arrival time                                                                    0.4573

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                             0.0000     0.3677
  core/fe/mem/icache/uncached_load_data_r_reg_43_/CLK (DFFX1)               0.0000     0.3677 r
  library hold time                                                         0.0185     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.4573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0711


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (bsg_dff_reset_width_p39_3)              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/U5/IN2 (AND2X1)                    0.1503    0.0029 @   0.4122 f
  core/be/be_mem/csr/mtvec_reg/U5/Q (AND2X1)                      0.0257    0.0746     0.4868 f
  core/be/be_mem/csr/mtvec_reg/n9 (net)         1       2.2849              0.0000     0.4868 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_37_/D (DFFX1)           0.0257    0.0000 &   0.4868 f
  data arrival time                                                                    0.4868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/csr/mtvec_reg/data_r_reg_37_/CLK (DFFX1)                   0.0000     0.3969 r
  library hold time                                                         0.0183     0.4152
  data required time                                                                   0.4152
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4152
  data arrival time                                                                   -0.4868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0716


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stvec_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (bsg_dff_reset_width_p39_2)              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/U7/IN2 (AND2X1)                    0.1503    0.0023 @   0.4116 f
  core/be/be_mem/csr/stvec_reg/U7/Q (AND2X1)                      0.0264    0.0752     0.4867 f
  core/be/be_mem/csr/stvec_reg/n72 (net)        1       2.5511              0.0000     0.4867 f
  core/be/be_mem/csr/stvec_reg/data_r_reg_35_/D (DFFX1)           0.0264    0.0000 &   0.4867 f
  data arrival time                                                                    0.4867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/csr/stvec_reg/data_r_reg_35_/CLK (DFFX1)                   0.0000     0.3969 r
  library hold time                                                         0.0182     0.4151
  data required time                                                                   0.4151
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4151
  data arrival time                                                                   -0.4867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0717


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_checker/reset_i (bp_be_checker_top_02_0)                       0.0000     0.1000 r
  core/be/be_checker/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 309.5153           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 309.5153   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3509   0.1321 @   0.2321 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1812   0.1743   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  26.1146   0.0000   0.4063 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/IN3 (AO22X1)   0.1812  -0.0047 &   0.4016 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/Q (AO22X1)   0.0381   0.0909   0.4925 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n8 (net)     1   3.5765   0.0000   0.4925 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/D (DFFX1)   0.0381  -0.0008 &   0.4918 f
  data arrival time                                                                    0.4918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4034     0.4034
  clock reconvergence pessimism                                             0.0000     0.4034
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.4034 r
  library hold time                                                         0.0167     0.4201
  data required time                                                                   0.4201
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4201
  data arrival time                                                                   -0.4918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0717


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[75] (net)                          2      17.4202              0.0000     0.1000 r
  U3221/IN4 (AO222X1)                                             0.0014    0.0001 @   0.1001 r
  U3221/Q (AO222X1)                                               0.1364    0.1451 @   0.2452 r
  mem_resp_li[645] (net)                        1      37.4211              0.0000     0.2452 r
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2452 r
  uce_1__uce/mem_resp_i[75] (net)                      37.4211              0.0000     0.2452 r
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1367   -0.0290 @   0.2162 r
  uce_1__uce/U120/Q (AND2X1)                                      0.1493    0.1222 @   0.3383 r
  uce_1__uce/data_mem_pkt_o[19] (net)           3      41.7667              0.0000     0.3383 r
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.3383 r
  data_mem_pkt_li[541] (net)                           41.7667              0.0000     0.3383 r
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.3383 r
  core/data_mem_pkt_i[542] (net)                       41.7667              0.0000     0.3383 r
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.3383 r
  core/be/data_mem_pkt_i[19] (net)                     41.7667              0.0000     0.3383 r
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.3383 r
  core/be/be_mem/data_mem_pkt_i[19] (net)              41.7667              0.0000     0.3383 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.3383 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       41.7667              0.0000     0.3383 r
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.1497   -0.0065 @   0.3319 r
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0379    0.0975     0.4294 r
  core/be/be_mem/dcache/n2300 (net)             1       3.6369              0.0000     0.4294 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0379    0.0000 &   0.4294 r
  data arrival time                                                                    0.4294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3843     0.3843
  clock reconvergence pessimism                                             0.0000     0.3843
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.3843 r
  library hold time                                                        -0.0265     0.3577
  data required time                                                                   0.3577
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3577
  data arrival time                                                                   -0.4294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0717


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN48 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN48 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN13 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN13 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN14 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN14 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/U192/IN1 (NOR2X0)                                0.2977    0.0216 @   0.3617 f
  core/fe/pc_gen/U192/QN (NOR2X0)                                 0.0512    0.0513     0.4129 r
  core/fe/pc_gen/n212 (net)                     1       2.8099              0.0000     0.4129 r
  core/fe/pc_gen/state_r_reg_0_/D (DFFX1)                         0.0512    0.0000 &   0.4130 r
  data arrival time                                                                    0.4130

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  clock reconvergence pessimism                                             0.0000     0.3718
  core/fe/pc_gen/state_r_reg_0_/CLK (DFFX1)                                 0.0000     0.3718 r
  library hold time                                                        -0.0308     0.3410
  data required time                                                                   0.3410
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3410
  data arrival time                                                                   -0.4130
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0720


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[86] (net)                          2      15.6929              0.0000     0.1000 r
  U3233/IN4 (AO222X1)                                             0.0013    0.0004 @   0.1004 r
  U3233/Q (AO222X1)                                               0.1210    0.1383 @   0.2387 r
  mem_resp_li[656] (net)                        1      32.3701              0.0000     0.2387 r
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.2387 r
  uce_1__uce/mem_resp_i[86] (net)                      32.3701              0.0000     0.2387 r
  uce_1__uce/U132/IN2 (AND2X1)                                    0.1212   -0.0294 @   0.2092 r
  uce_1__uce/U132/Q (AND2X1)                                      0.1955    0.1412 @   0.3504 r
  uce_1__uce/data_mem_pkt_o[30] (net)           3      57.6007              0.0000     0.3504 r
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.3504 r
  data_mem_pkt_li[552] (net)                           57.6007              0.0000     0.3504 r
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.3504 r
  core/data_mem_pkt_i[553] (net)                       57.6007              0.0000     0.3504 r
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.3504 r
  core/be/data_mem_pkt_i[30] (net)                     57.6007              0.0000     0.3504 r
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.3504 r
  core/be/be_mem/data_mem_pkt_i[30] (net)              57.6007              0.0000     0.3504 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.3504 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       57.6007              0.0000     0.3504 r
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.1959   -0.0156 @   0.3348 r
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0358    0.1039     0.4387 r
  core/be/be_mem/dcache/n2289 (net)             1       2.9117              0.0000     0.4387 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0358    0.0000 &   0.4387 r
  data arrival time                                                                    0.4387

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.3922 r
  library hold time                                                        -0.0256     0.3666
  data required time                                                                   0.3666
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3666
  data arrival time                                                                   -0.4387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0721


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (bsg_dff_reset_width_p39_3)              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/U8/IN2 (AND2X1)                    0.1503    0.0035 @   0.4128 f
  core/be/be_mem/csr/mtvec_reg/U8/Q (AND2X1)                      0.0256    0.0746     0.4874 f
  core/be/be_mem/csr/mtvec_reg/n15 (net)        1       2.2844              0.0000     0.4874 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_34_/D (DFFX1)           0.0256    0.0000 &   0.4874 f
  data arrival time                                                                    0.4874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/csr/mtvec_reg/data_r_reg_34_/CLK (DFFX1)                   0.0000     0.3969 r
  library hold time                                                         0.0184     0.4152
  data required time                                                                   0.4152
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4152
  data arrival time                                                                   -0.4874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0722


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN50 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN50 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN48 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN48 (net)                                  309.5153              0.0000     0.1000 r
  core/be/icc_place10/INP (NBUFFX2)                               0.3471    0.1173 @   0.2173 r
  core/be/icc_place10/Z (NBUFFX2)                                 0.1776    0.1667 @   0.3840 r
  core/be/n6 (net)                             17      98.9351              0.0000     0.3840 r
  core/be/be_mem/reset_i_hfs_netlink_318 (bp_be_mem_top_02_0)               0.0000     0.3840 r
  core/be/be_mem/reset_i_hfs_netlink_318 (net)         98.9351              0.0000     0.3840 r
  core/be/be_mem/csr/reset_i_hfs_netlink_347 (bp_be_csr_02_0)               0.0000     0.3840 r
  core/be/be_mem/csr/reset_i_hfs_netlink_347 (net)     98.9351              0.0000     0.3840 r
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.3840 r
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)       98.9351              0.0000     0.3840 r
  core/be/be_mem/csr/priv_mode_reg/U4/IN1 (OR2X1)                 0.1781    0.0029 @   0.3869 r
  core/be/be_mem/csr/priv_mode_reg/U4/Q (OR2X1)                   0.0333    0.0722     0.4591 r
  core/be/be_mem/csr/priv_mode_reg/n2 (net)     1       2.4461              0.0000     0.4591 r
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/D (DFFX1)        0.0333    0.0000 &   0.4591 r
  data arrival time                                                                    0.4591

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/CLK (DFFX1)                0.0000     0.4126 r
  library hold time                                                        -0.0259     0.3868
  data required time                                                                   0.3868
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3868
  data arrival time                                                                   -0.4591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0724


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/satp_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/satp_reg/IN1 (bsg_dff_reset_width_p29_0)               0.0000     0.4093 f
  core/be/be_mem/csr/satp_reg/IN1 (net)                92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/satp_reg/U15/IN2 (AND2X1)                    0.1503    0.0038 @   0.4131 f
  core/be/be_mem/csr/satp_reg/U15/Q (AND2X1)                      0.0266    0.0750     0.4881 f
  core/be/be_mem/csr/satp_reg/n36 (net)         1       2.5004              0.0000     0.4881 f
  core/be/be_mem/csr/satp_reg/data_r_reg_17_/D (DFFX1)            0.0266    0.0000 &   0.4882 f
  data arrival time                                                                    0.4882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3976     0.3976
  clock reconvergence pessimism                                             0.0000     0.3976
  core/be/be_mem/csr/satp_reg/data_r_reg_17_/CLK (DFFX1)                    0.0000     0.3976 r
  library hold time                                                         0.0181     0.4157
  data required time                                                                   0.4157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4157
  data arrival time                                                                   -0.4882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0724


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[69] (net)                           2      17.9114              0.0000     0.1000 f
  U3365/IN1 (AO222X1)                                             0.0015    0.0002 @   0.1002 f
  U3365/Q (AO222X1)                                               0.0999    0.1475     0.2477 f
  mem_resp_li[69] (net)                         1      26.0104              0.0000     0.2477 f
  uce_0__uce/mem_resp_i[69] (bp_uce_02_2)                                   0.0000     0.2477 f
  uce_0__uce/mem_resp_i[69] (net)                      26.0104              0.0000     0.2477 f
  uce_0__uce/U165/IN2 (AND2X1)                                    0.0999   -0.0040 &   0.2436 f
  uce_0__uce/U165/Q (AND2X1)                                      0.2431    0.1765 @   0.4201 f
  uce_0__uce/data_mem_pkt_o[13] (net)           3      71.2066              0.0000     0.4201 f
  uce_0__uce/data_mem_pkt_o[13] (bp_uce_02_2)                               0.0000     0.4201 f
  data_mem_pkt_li[12] (net)                            71.2066              0.0000     0.4201 f
  core/data_mem_pkt_i[13] (bp_core_minimal_02_0)                            0.0000     0.4201 f
  core/data_mem_pkt_i[13] (net)                        71.2066              0.0000     0.4201 f
  core/fe/data_mem_pkt_i[13] (bp_fe_top_02_0)                               0.0000     0.4201 f
  core/fe/data_mem_pkt_i[13] (net)                     71.2066              0.0000     0.4201 f
  core/fe/mem/data_mem_pkt_i[13] (bp_fe_mem_02_0)                           0.0000     0.4201 f
  core/fe/mem/data_mem_pkt_i[13] (net)                 71.2066              0.0000     0.4201 f
  core/fe/mem/icache/data_mem_pkt_i[13] (bp_fe_icache_02_0)                 0.0000     0.4201 f
  core/fe/mem/icache/data_mem_pkt_i[13] (net)          71.2066              0.0000     0.4201 f
  core/fe/mem/icache/U1542/IN1 (MUX21X1)                          0.2431   -0.0352 @   0.3849 f
  core/fe/mem/icache/U1542/Q (MUX21X1)                            0.0348    0.0931     0.4780 f
  core/fe/mem/icache/n505 (net)                 1       2.6009              0.0000     0.4780 f
  core/fe/mem/icache/uncached_load_data_r_reg_11_/D (DFFX1)       0.0348    0.0000 &   0.4781 f
  data arrival time                                                                    0.4781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  clock reconvergence pessimism                                             0.0000     0.3905
  core/fe/mem/icache/uncached_load_data_r_reg_11_/CLK (DFFX1)               0.0000     0.3905 r
  library hold time                                                         0.0150     0.4055
  data required time                                                                   0.4055
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4055
  data arrival time                                                                   -0.4781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0725


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (bsg_dff_reset_width_p39_3)              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/U9/IN2 (AND2X1)                    0.1503    0.0037 @   0.4130 f
  core/be/be_mem/csr/mtvec_reg/U9/Q (AND2X1)                      0.0255    0.0745     0.4876 f
  core/be/be_mem/csr/mtvec_reg/n17 (net)        1       2.2535              0.0000     0.4876 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_33_/D (DFFX1)           0.0255    0.0000 &   0.4876 f
  data arrival time                                                                    0.4876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                             0.0000     0.3967
  core/be/be_mem/csr/mtvec_reg/data_r_reg_33_/CLK (DFFX1)                   0.0000     0.3967 r
  library hold time                                                         0.0184     0.4150
  data required time                                                                   0.4150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4150
  data arrival time                                                                   -0.4876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0726


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[90] (net)                          2      17.5333              0.0000     0.1000 r
  U3238/IN4 (AO222X1)                                             0.0015    0.0005 @   0.1005 r
  U3238/Q (AO222X1)                                               0.1041    0.1331     0.2336 r
  mem_resp_li[660] (net)                        1      28.0355              0.0000     0.2336 r
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2336 r
  uce_1__uce/mem_resp_i[90] (net)                      28.0355              0.0000     0.2336 r
  uce_1__uce/U136/IN2 (AND2X1)                                    0.1041   -0.0019 &   0.2317 r
  uce_1__uce/U136/Q (AND2X1)                                      0.2095    0.1433 @   0.3750 r
  uce_1__uce/data_mem_pkt_o[34] (net)           3      61.6160              0.0000     0.3750 r
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.3750 r
  data_mem_pkt_li[556] (net)                           61.6160              0.0000     0.3750 r
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.3750 r
  core/data_mem_pkt_i[557] (net)                       61.6160              0.0000     0.3750 r
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.3750 r
  core/be/data_mem_pkt_i[34] (net)                     61.6160              0.0000     0.3750 r
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.3750 r
  core/be/be_mem/data_mem_pkt_i[34] (net)              61.6160              0.0000     0.3750 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.3750 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       61.6160              0.0000     0.3750 r
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.2103   -0.0224 @   0.3527 r
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0345    0.1054     0.4581 r
  core/be/be_mem/dcache/n2285 (net)             1       2.4939              0.0000     0.4581 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0345    0.0000 &   0.4581 r
  data arrival time                                                                    0.4581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.4113 r
  library hold time                                                        -0.0258     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.4581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0726


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U146/IN2 (AND2X1)   0.2387   0.0006 @   0.3601 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U146/Q (AND2X1)    0.0465    0.0869     0.4470 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n62 (net)     1   8.1907     0.0000     0.4470 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__15_/D (DFFX1)   0.0465  -0.0006 &   0.4465 r
  data arrival time                                                                    0.4465

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4032     0.4032
  clock reconvergence pessimism                                             0.0000     0.4032
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__15_/CLK (DFFX1)   0.0000   0.4032 r
  library hold time                                                        -0.0294     0.3738
  data required time                                                                   0.3738
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3738
  data arrival time                                                                   -0.4465
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0726


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U130/IN2 (AND2X1)   0.2388   0.0029 @   0.3624 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U130/Q (AND2X1)    0.0447    0.0858     0.4482 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n92 (net)     1   7.5052     0.0000     0.4482 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__22_/D (DFFX1)   0.0447  -0.0031 &   0.4452 r
  data arrival time                                                                    0.4452

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  clock reconvergence pessimism                                             0.0000     0.4014
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__22_/CLK (DFFX1)   0.0000   0.4014 r
  library hold time                                                        -0.0289     0.3725
  data required time                                                                   0.3725
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3725
  data arrival time                                                                   -0.4452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0727


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stvec_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (bsg_dff_reset_width_p39_2)              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/U8/IN2 (AND2X1)                    0.1503    0.0030 @   0.4123 f
  core/be/be_mem/csr/stvec_reg/U8/Q (AND2X1)                      0.0267    0.0754     0.4877 f
  core/be/be_mem/csr/stvec_reg/n70 (net)        1       2.6549              0.0000     0.4877 f
  core/be/be_mem/csr/stvec_reg/data_r_reg_34_/D (DFFX1)           0.0267    0.0000 &   0.4877 f
  data arrival time                                                                    0.4877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/csr/stvec_reg/data_r_reg_34_/CLK (DFFX1)                   0.0000     0.3969 r
  library hold time                                                         0.0181     0.4150
  data required time                                                                   0.4150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4150
  data arrival time                                                                   -0.4877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0727


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__81_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/icc_place7/INP (INVX0)                                     0.3221    0.0944 @   0.1944 f
  core/icc_place7/ZN (INVX0)                                      0.3465    0.2049     0.3993 r
  core/n54 (net)                                9      45.0498              0.0000     0.3993 r
  core/be/reset_i_hfs_netlink_279 (bp_be_top_02_0)                          0.0000     0.3993 r
  core/be/reset_i_hfs_netlink_279 (net)                45.0498              0.0000     0.3993 r
  core/be/be_calculator/IN165 (bp_be_calculator_top_02_0)                   0.0000     0.3993 r
  core/be/be_calculator/IN165 (net)                    45.0498              0.0000     0.3993 r
  core/be/be_calculator/pipe_mem/IN4 (bp_be_pipe_mem_02_0)                  0.0000     0.3993 r
  core/be/be_calculator/pipe_mem/IN4 (net)             45.0498              0.0000     0.3993 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN2 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.3993 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN2 (net)  45.0498           0.0000     0.3993 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U17/IN2 (AND2X1)   0.3465   -0.0310 &   0.3683 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U17/Q (AND2X1)     0.0375    0.0888     0.4571 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n328 (net)     1   5.1424    0.0000     0.4571 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__81_/D (DFFX1)   0.0375   0.0001 &   0.4572 r
  data arrival time                                                                    0.4572

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                             0.0000     0.4114
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__81_/CLK (DFFX1)   0.0000   0.4114 r
  library hold time                                                        -0.0270     0.3843
  data required time                                                                   0.3843
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3843
  data arrival time                                                                   -0.4572
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0728


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/IN3 (bsg_dff_reset_width_p41_9)              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/IN3 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/U4/IN2 (AND2X1)                    0.1503    0.0044 @   0.4137 f
  core/be/be_mem/csr/stval_reg/U4/Q (AND2X1)                      0.0265    0.0743     0.4880 f
  core/be/be_mem/csr/stval_reg/n7 (net)         1       2.1268              0.0000     0.4880 f
  core/be/be_mem/csr/stval_reg/data_r_reg_40_/D (DFFX1)           0.0265    0.0000 &   0.4880 f
  data arrival time                                                                    0.4880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3966     0.3966
  clock reconvergence pessimism                                             0.0000     0.3966
  core/be/be_mem/csr/stval_reg/data_r_reg_40_/CLK (DFFX1)                   0.0000     0.3966 r
  library hold time                                                         0.0182     0.4147
  data required time                                                                   0.4147
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4147
  data arrival time                                                                   -0.4880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0733


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stvec_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (bsg_dff_reset_width_p39_2)              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/U9/IN2 (AND2X1)                    0.1503    0.0039 @   0.4132 f
  core/be/be_mem/csr/stvec_reg/U9/Q (AND2X1)                      0.0262    0.0750     0.4882 f
  core/be/be_mem/csr/stvec_reg/n68 (net)        1       2.4875              0.0000     0.4882 f
  core/be/be_mem/csr/stvec_reg/data_r_reg_33_/D (DFFX1)           0.0262    0.0000 &   0.4883 f
  data arrival time                                                                    0.4883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3966     0.3966
  clock reconvergence pessimism                                             0.0000     0.3966
  core/be/be_mem/csr/stvec_reg/data_r_reg_33_/CLK (DFFX1)                   0.0000     0.3966 r
  library hold time                                                         0.0182     0.4149
  data required time                                                                   0.4149
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4149
  data arrival time                                                                   -0.4883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0734


  Startpoint: io_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[43] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[43] (net)                           2      10.4708              0.0000     0.1000 r
  U3189/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3189/Q (AO222X1)                                               0.2605    0.1573 @   0.2574 r
  mem_resp_li[613] (net)                        1      78.0676              0.0000     0.2574 r
  uce_1__uce/mem_resp_i[43] (bp_uce_02_3)                                   0.0000     0.2574 r
  uce_1__uce/mem_resp_i[43] (net)                      78.0676              0.0000     0.2574 r
  uce_1__uce/U817/IN2 (AND2X1)                                    0.2605   -0.0564 @   0.2010 r
  uce_1__uce/U817/Q (AND2X1)                                      0.1327    0.1273 @   0.3283 r
  uce_1__uce/tag_mem_pkt_o[30] (net)            2      35.1306              0.0000     0.3283 r
  uce_1__uce/tag_mem_pkt_o[30] (bp_uce_02_3)                                0.0000     0.3283 r
  tag_mem_pkt_li[69] (net)                             35.1306              0.0000     0.3283 r
  core/tag_mem_pkt_i[73] (bp_core_minimal_02_0)                             0.0000     0.3283 r
  core/tag_mem_pkt_i[73] (net)                         35.1306              0.0000     0.3283 r
  core/be/tag_mem_pkt_i[30] (bp_be_top_02_0)                                0.0000     0.3283 r
  core/be/tag_mem_pkt_i[30] (net)                      35.1306              0.0000     0.3283 r
  core/be/be_mem/tag_mem_pkt_i[30] (bp_be_mem_top_02_0)                     0.0000     0.3283 r
  core/be/be_mem/tag_mem_pkt_i[30] (net)               35.1306              0.0000     0.3283 r
  core/be/be_mem/dcache/tag_mem_pkt_i[30] (bp_be_dcache_02_0_0)             0.0000     0.3283 r
  core/be/be_mem/dcache/tag_mem_pkt_i[30] (net)        35.1306              0.0000     0.3283 r
  core/be/be_mem/dcache/U1239/IN1 (AND2X1)                        0.1330   -0.0036 @   0.3247 r
  core/be/be_mem/dcache/U1239/Q (AND2X1)                          0.0764    0.0964     0.4211 r
  core/be/be_mem/dcache/tag_mem_data_li[27] (net)     2  17.5223            0.0000     0.4211 r
  core/be/be_mem/dcache/tag_mem/data_i[151] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.4211 r
  core/be/be_mem/dcache/tag_mem/data_i[151] (net)      17.5223              0.0000     0.4211 r
  core/be/be_mem/dcache/tag_mem/icc_place3/INP (NBUFFX2)          0.0764   -0.0092 &   0.4118 r
  core/be/be_mem/dcache/tag_mem/icc_place3/Z (NBUFFX2)            0.0392    0.0675     0.4793 r
  core/be/be_mem/dcache/tag_mem/n207 (net)      2      12.5237              0.0000     0.4793 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[27] (saed90_248x64_1P_bit)   0.0392  -0.0055 &   0.4738 r d 
  data arrival time                                                                    0.4738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  clock reconvergence pessimism                                             0.0000     0.3504
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3504 r
  library hold time                                                         0.0500     0.4004
  data required time                                                                   0.4004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4004
  data arrival time                                                                   -0.4738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0734


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/satp_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/satp_reg/IN1 (bsg_dff_reset_width_p29_0)               0.0000     0.4093 f
  core/be/be_mem/csr/satp_reg/IN1 (net)                92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/satp_reg/U10/IN2 (AND2X1)                    0.1503    0.0038 @   0.4131 f
  core/be/be_mem/csr/satp_reg/U10/Q (AND2X1)                      0.0276    0.0759     0.4890 f
  core/be/be_mem/csr/satp_reg/n46 (net)         1       2.9079              0.0000     0.4890 f
  core/be/be_mem/csr/satp_reg/data_r_reg_22_/D (DFFX1)            0.0276    0.0000 &   0.4890 f
  data arrival time                                                                    0.4890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  clock reconvergence pessimism                                             0.0000     0.3977
  core/be/be_mem/csr/satp_reg/data_r_reg_22_/CLK (DFFX1)                    0.0000     0.3977 r
  library hold time                                                         0.0179     0.4156
  data required time                                                                   0.4156
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4156
  data arrival time                                                                   -0.4890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0734


  Startpoint: io_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[43] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[43] (net)                           2      10.4708              0.0000     0.1000 r
  U3189/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3189/Q (AO222X1)                                               0.2605    0.1573 @   0.2574 r
  mem_resp_li[613] (net)                        1      78.0676              0.0000     0.2574 r
  uce_1__uce/mem_resp_i[43] (bp_uce_02_3)                                   0.0000     0.2574 r
  uce_1__uce/mem_resp_i[43] (net)                      78.0676              0.0000     0.2574 r
  uce_1__uce/U817/IN2 (AND2X1)                                    0.2605   -0.0564 @   0.2010 r
  uce_1__uce/U817/Q (AND2X1)                                      0.1327    0.1273 @   0.3283 r
  uce_1__uce/tag_mem_pkt_o[30] (net)            2      35.1306              0.0000     0.3283 r
  uce_1__uce/tag_mem_pkt_o[30] (bp_uce_02_3)                                0.0000     0.3283 r
  tag_mem_pkt_li[69] (net)                             35.1306              0.0000     0.3283 r
  core/tag_mem_pkt_i[73] (bp_core_minimal_02_0)                             0.0000     0.3283 r
  core/tag_mem_pkt_i[73] (net)                         35.1306              0.0000     0.3283 r
  core/be/tag_mem_pkt_i[30] (bp_be_top_02_0)                                0.0000     0.3283 r
  core/be/tag_mem_pkt_i[30] (net)                      35.1306              0.0000     0.3283 r
  core/be/be_mem/tag_mem_pkt_i[30] (bp_be_mem_top_02_0)                     0.0000     0.3283 r
  core/be/be_mem/tag_mem_pkt_i[30] (net)               35.1306              0.0000     0.3283 r
  core/be/be_mem/dcache/tag_mem_pkt_i[30] (bp_be_dcache_02_0_0)             0.0000     0.3283 r
  core/be/be_mem/dcache/tag_mem_pkt_i[30] (net)        35.1306              0.0000     0.3283 r
  core/be/be_mem/dcache/U1239/IN1 (AND2X1)                        0.1330   -0.0036 @   0.3247 r
  core/be/be_mem/dcache/U1239/Q (AND2X1)                          0.0764    0.0964     0.4211 r
  core/be/be_mem/dcache/tag_mem_data_li[27] (net)     2  17.5223            0.0000     0.4211 r
  core/be/be_mem/dcache/tag_mem/data_i[151] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.4211 r
  core/be/be_mem/dcache/tag_mem/data_i[151] (net)      17.5223              0.0000     0.4211 r
  core/be/be_mem/dcache/tag_mem/icc_place3/INP (NBUFFX2)          0.0764   -0.0092 &   0.4118 r
  core/be/be_mem/dcache/tag_mem/icc_place3/Z (NBUFFX2)            0.0392    0.0675     0.4793 r
  core/be/be_mem/dcache/tag_mem/n207 (net)      2      12.5237              0.0000     0.4793 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[58] (saed90_248x64_1P_bit)   0.0392  -0.0055 &   0.4739 r d 
  data arrival time                                                                    0.4739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  clock reconvergence pessimism                                             0.0000     0.3504
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3504 r
  library hold time                                                         0.0500     0.4004
  data required time                                                                   0.4004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4004
  data arrival time                                                                   -0.4739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0735


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/IN3 (bsg_dff_reset_width_p41_9)              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/IN3 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/U26/IN2 (AND2X1)                   0.1503    0.0046 @   0.4139 f
  core/be/be_mem/csr/stval_reg/U26/Q (AND2X1)                     0.0262    0.0744     0.4883 f
  core/be/be_mem/csr/stval_reg/n47 (net)        1       2.1876              0.0000     0.4883 f
  core/be/be_mem/csr/stval_reg/data_r_reg_19_/D (DFFX1)           0.0262    0.0000 &   0.4883 f
  data arrival time                                                                    0.4883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3964     0.3964
  clock reconvergence pessimism                                             0.0000     0.3964
  core/be/be_mem/csr/stval_reg/data_r_reg_19_/CLK (DFFX1)                   0.0000     0.3964 r
  library hold time                                                         0.0182     0.4146
  data required time                                                                   0.4146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4146
  data arrival time                                                                   -0.4883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0738


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (bsg_dff_reset_width_p39_3)              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/U22/IN2 (AND2X1)                   0.1503    0.0047 @   0.4140 f
  core/be/be_mem/csr/mtvec_reg/U22/Q (AND2X1)                     0.0263    0.0751     0.4891 f
  core/be/be_mem/csr/mtvec_reg/n41 (net)        1       2.5245              0.0000     0.4891 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_21_/D (DFFX1)           0.0263    0.0000 &   0.4891 f
  data arrival time                                                                    0.4891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                             0.0000     0.3971
  core/be/be_mem/csr/mtvec_reg/data_r_reg_21_/CLK (DFFX1)                   0.0000     0.3971 r
  library hold time                                                         0.0182     0.4153
  data required time                                                                   0.4153
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4153
  data arrival time                                                                   -0.4891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0738


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtval_reg/IN2 (bsg_dff_reset_width_p41_7)              0.0000     0.4093 f
  core/be/be_mem/csr/mtval_reg/IN2 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtval_reg/U21/IN2 (AND2X1)                   0.1503    0.0048 @   0.4141 f
  core/be/be_mem/csr/mtval_reg/U21/Q (AND2X1)                     0.0266    0.0745     0.4885 f
  core/be/be_mem/csr/mtval_reg/n39 (net)        1       2.2262              0.0000     0.4885 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_24_/D (DFFX1)           0.0266    0.0000 &   0.4886 f
  data arrival time                                                                    0.4886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  clock reconvergence pessimism                                             0.0000     0.3965
  core/be/be_mem/csr/mtval_reg/data_r_reg_24_/CLK (DFFX1)                   0.0000     0.3965 r
  library hold time                                                         0.0181     0.4146
  data required time                                                                   0.4146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4146
  data arrival time                                                                   -0.4886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0739


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[97] (net)                          2      17.2943              0.0000     0.1000 r
  U3246/IN4 (AO222X1)                                             0.0013    0.0003 @   0.1003 r
  U3246/Q (AO222X1)                                               0.1331    0.1472     0.2474 r
  mem_resp_li[667] (net)                        1      38.2570              0.0000     0.2474 r
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2474 r
  uce_1__uce/mem_resp_i[97] (net)                      38.2570              0.0000     0.2474 r
  uce_1__uce/U144/IN2 (AND2X1)                                    0.1331   -0.0418 &   0.2056 r
  uce_1__uce/U144/Q (AND2X1)                                      0.2274    0.1552 @   0.3609 r
  uce_1__uce/data_mem_pkt_o[41] (net)           3      67.8104              0.0000     0.3609 r
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.3609 r
  data_mem_pkt_li[563] (net)                           67.8104              0.0000     0.3609 r
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.3609 r
  core/data_mem_pkt_i[564] (net)                       67.8104              0.0000     0.3609 r
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.3609 r
  core/be/data_mem_pkt_i[41] (net)                     67.8104              0.0000     0.3609 r
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.3609 r
  core/be/be_mem/data_mem_pkt_i[41] (net)              67.8104              0.0000     0.3609 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.3609 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       67.8104              0.0000     0.3609 r
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.2279   -0.0154 @   0.3455 r
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0383    0.1112     0.4566 r
  core/be/be_mem/dcache/n2278 (net)             1       3.7779              0.0000     0.4566 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0383    0.0000 &   0.4567 r
  data arrival time                                                                    0.4567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4096     0.4096
  clock reconvergence pessimism                                             0.0000     0.4096
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.4096 r
  library hold time                                                        -0.0269     0.3827
  data required time                                                                   0.3827
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3827
  data arrival time                                                                   -0.4567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0740


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_checker/reset_i (bp_be_checker_top_02_0)                       0.0000     0.1000 r
  core/be/be_checker/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 309.5153           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 309.5153   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3509   0.1321 @   0.2321 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1695   0.1814   0.4135 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  25.8059   0.0000   0.4135 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/IN1 (AO22X1)   0.1695  -0.0083 &   0.4052 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/Q (AO22X1)   0.0354   0.0939   0.4992 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n2 (net)     1   2.6648   0.0000   0.4992 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/D (DFFX1)   0.0354   0.0000 &   0.4992 f
  data arrival time                                                                    0.4992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4078     0.4078
  clock reconvergence pessimism                                             0.0000     0.4078
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.4078 r
  library hold time                                                         0.0174     0.4251
  data required time                                                                   0.4251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4251
  data arrival time                                                                   -0.4992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0740


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stvec_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (bsg_dff_reset_width_p39_2)              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/U10/IN2 (AND2X1)                   0.1503    0.0046 @   0.4139 f
  core/be/be_mem/csr/stvec_reg/U10/Q (AND2X1)                     0.0264    0.0751     0.4891 f
  core/be/be_mem/csr/stvec_reg/n66 (net)        1       2.5391              0.0000     0.4891 f
  core/be/be_mem/csr/stvec_reg/data_r_reg_32_/D (DFFX1)           0.0264    0.0000 &   0.4891 f
  data arrival time                                                                    0.4891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/csr/stvec_reg/data_r_reg_32_/CLK (DFFX1)                   0.0000     0.3969 r
  library hold time                                                         0.0182     0.4150
  data required time                                                                   0.4150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4150
  data arrival time                                                                   -0.4891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0740


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_checker/reset_i (bp_be_checker_top_02_0)                       0.0000     0.1000 r
  core/be/be_checker/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 309.5153           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 309.5153   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3509   0.1321 @   0.2321 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1695   0.1814   0.4135 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  25.8059   0.0000   0.4135 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/IN1 (AO22X1)   0.1695  -0.0082 &   0.4053 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/Q (AO22X1)   0.0346   0.0936   0.4989 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n4 (net)     1   2.5255   0.0000   0.4989 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/D (DFFX1)   0.0346   0.0000 &   0.4989 f
  data arrival time                                                                    0.4989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  clock reconvergence pessimism                                             0.0000     0.4073
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.4073 r
  library hold time                                                         0.0175     0.4249
  data required time                                                                   0.4249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4249
  data arrival time                                                                   -0.4989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0740


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[104] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[104] (net)                         2      23.5424              0.0000     0.1000 r
  U3407/IN5 (AO222X1)                                             0.0020    0.0005 @   0.1005 r
  U3407/Q (AO222X1)                                               0.0976    0.0936     0.1941 r
  mem_resp_li[104] (net)                        1      25.7241              0.0000     0.1941 r
  uce_0__uce/mem_resp_i[104] (bp_uce_02_2)                                  0.0000     0.1941 r
  uce_0__uce/mem_resp_i[104] (net)                     25.7241              0.0000     0.1941 r
  uce_0__uce/U204/IN2 (AND2X1)                                    0.0976   -0.0241 &   0.1699 r
  uce_0__uce/U204/Q (AND2X1)                                      0.2787    0.1701 @   0.3400 r
  uce_0__uce/data_mem_pkt_o[48] (net)           3      84.3151              0.0000     0.3400 r
  uce_0__uce/data_mem_pkt_o[48] (bp_uce_02_2)                               0.0000     0.3400 r
  data_mem_pkt_li[47] (net)                            84.3151              0.0000     0.3400 r
  core/data_mem_pkt_i[48] (bp_core_minimal_02_0)                            0.0000     0.3400 r
  core/data_mem_pkt_i[48] (net)                        84.3151              0.0000     0.3400 r
  core/fe/data_mem_pkt_i[48] (bp_fe_top_02_0)                               0.0000     0.3400 r
  core/fe/data_mem_pkt_i[48] (net)                     84.3151              0.0000     0.3400 r
  core/fe/mem/data_mem_pkt_i[48] (bp_fe_mem_02_0)                           0.0000     0.3400 r
  core/fe/mem/data_mem_pkt_i[48] (net)                 84.3151              0.0000     0.3400 r
  core/fe/mem/icache/data_mem_pkt_i[48] (bp_fe_icache_02_0)                 0.0000     0.3400 r
  core/fe/mem/icache/data_mem_pkt_i[48] (net)          84.3151              0.0000     0.3400 r
  core/fe/mem/icache/U1513/IN1 (MUX21X1)                          0.2787   -0.0415 @   0.2985 r
  core/fe/mem/icache/U1513/Q (MUX21X1)                            0.0354    0.1167     0.4152 r
  core/fe/mem/icache/n540 (net)                 1       2.7843              0.0000     0.4152 r
  core/fe/mem/icache/uncached_load_data_r_reg_46_/D (DFFX1)       0.0354    0.0000 &   0.4152 r
  data arrival time                                                                    0.4152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/fe/mem/icache/uncached_load_data_r_reg_46_/CLK (DFFX1)               0.0000     0.3676 r
  library hold time                                                        -0.0265     0.3411
  data required time                                                                   0.3411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3411
  data arrival time                                                                   -0.4152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0741


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stvec_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (bsg_dff_reset_width_p39_2)              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/IN0 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stvec_reg/U6/IN2 (AND2X1)                    0.1503    0.0032 @   0.4125 f
  core/be/be_mem/csr/stvec_reg/U6/Q (AND2X1)                      0.0279    0.0763     0.4888 f
  core/be/be_mem/csr/stvec_reg/n74 (net)        1       3.0831              0.0000     0.4888 f
  core/be/be_mem/csr/stvec_reg/data_r_reg_36_/D (DFFX1)           0.0279    0.0000 &   0.4888 f
  data arrival time                                                                    0.4888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/csr/stvec_reg/data_r_reg_36_/CLK (DFFX1)                   0.0000     0.3968 r
  library hold time                                                         0.0178     0.4146
  data required time                                                                   0.4146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4146
  data arrival time                                                                   -0.4888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0742


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/IN3 (bsg_dff_reset_width_p41_9)              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/IN3 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/U5/IN2 (AND2X1)                    0.1503    0.0044 @   0.4137 f
  core/be/be_mem/csr/stval_reg/U5/Q (AND2X1)                      0.0275    0.0750     0.4888 f
  core/be/be_mem/csr/stval_reg/n9 (net)         1       2.4902              0.0000     0.4888 f
  core/be/be_mem/csr/stval_reg/data_r_reg_39_/D (DFFX1)           0.0275    0.0000 &   0.4888 f
  data arrival time                                                                    0.4888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                             0.0000     0.3967
  core/be/be_mem/csr/stval_reg/data_r_reg_39_/CLK (DFFX1)                   0.0000     0.3967 r
  library hold time                                                         0.0179     0.4146
  data required time                                                                   0.4146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4146
  data arrival time                                                                   -0.4888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0742


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (bsg_dff_reset_width_p39_3)              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/U6/IN2 (AND2X1)                    0.1503    0.0042 @   0.4135 f
  core/be/be_mem/csr/mtvec_reg/U6/Q (AND2X1)                      0.0269    0.0755     0.4890 f
  core/be/be_mem/csr/mtvec_reg/n11 (net)        1       2.7263              0.0000     0.4890 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_36_/D (DFFX1)           0.0269    0.0000 &   0.4891 f
  data arrival time                                                                    0.4891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                             0.0000     0.3967
  core/be/be_mem/csr/mtvec_reg/data_r_reg_36_/CLK (DFFX1)                   0.0000     0.3967 r
  library hold time                                                         0.0181     0.4148
  data required time                                                                   0.4148
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4148
  data arrival time                                                                   -0.4891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0743


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (bsg_dff_reset_width_p39_3)              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/U12/IN2 (AND2X1)                   0.1503    0.0046 @   0.4140 f
  core/be/be_mem/csr/mtvec_reg/U12/Q (AND2X1)                     0.0269    0.0755     0.4895 f
  core/be/be_mem/csr/mtvec_reg/n23 (net)        1       2.7139              0.0000     0.4895 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_30_/D (DFFX1)           0.0269    0.0000 &   0.4895 f
  data arrival time                                                                    0.4895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3970     0.3970
  clock reconvergence pessimism                                             0.0000     0.3970
  core/be/be_mem/csr/mtvec_reg/data_r_reg_30_/CLK (DFFX1)                   0.0000     0.3970 r
  library hold time                                                         0.0181     0.4150
  data required time                                                                   0.4150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4150
  data arrival time                                                                   -0.4895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0744


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/satp_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/satp_reg/IN1 (bsg_dff_reset_width_p29_0)               0.0000     0.4093 f
  core/be/be_mem/csr/satp_reg/IN1 (net)                92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/satp_reg/U11/IN2 (AND2X1)                    0.1503    0.0045 @   0.4138 f
  core/be/be_mem/csr/satp_reg/U11/Q (AND2X1)                      0.0269    0.0754     0.4892 f
  core/be/be_mem/csr/satp_reg/n44 (net)         1       2.6503              0.0000     0.4892 f
  core/be/be_mem/csr/satp_reg/data_r_reg_21_/D (DFFX1)            0.0269    0.0000 &   0.4892 f
  data arrival time                                                                    0.4892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3966     0.3966
  clock reconvergence pessimism                                             0.0000     0.3966
  core/be/be_mem/csr/satp_reg/data_r_reg_21_/CLK (DFFX1)                    0.0000     0.3966 r
  library hold time                                                         0.0181     0.4147
  data required time                                                                   0.4147
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4147
  data arrival time                                                                   -0.4892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0745


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/IN3 (bsg_dff_reset_width_p41_9)              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/IN3 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/U22/IN2 (AND2X1)                   0.1503    0.0048 @   0.4141 f
  core/be/be_mem/csr/stval_reg/U22/Q (AND2X1)                     0.0275    0.0753     0.4894 f
  core/be/be_mem/csr/stval_reg/n41 (net)        1       2.6273              0.0000     0.4894 f
  core/be/be_mem/csr/stval_reg/data_r_reg_23_/D (DFFX1)           0.0275    0.0000 &   0.4894 f
  data arrival time                                                                    0.4894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/csr/stval_reg/data_r_reg_23_/CLK (DFFX1)                   0.0000     0.3969 r
  library hold time                                                         0.0179     0.4148
  data required time                                                                   0.4148
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4148
  data arrival time                                                                   -0.4894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0746


  Startpoint: mem_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[102] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[102] (net)                         2      14.9467              0.0000     0.1000 r
  U3251/IN4 (AO222X1)                                             0.0012    0.0003 @   0.1003 r
  U3251/Q (AO222X1)                                               0.1029    0.1323     0.2326 r
  mem_resp_li[672] (net)                        1      27.4846              0.0000     0.2326 r
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.2326 r
  uce_1__uce/mem_resp_i[102] (net)                     27.4846              0.0000     0.2326 r
  uce_1__uce/U149/IN2 (AND2X1)                                    0.1029   -0.0239 &   0.2087 r
  uce_1__uce/U149/Q (AND2X1)                                      0.2093    0.1438 @   0.3525 r
  uce_1__uce/data_mem_pkt_o[46] (net)           3      62.1633              0.0000     0.3525 r
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.3525 r
  data_mem_pkt_li[568] (net)                           62.1633              0.0000     0.3525 r
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.3525 r
  core/data_mem_pkt_i[569] (net)                       62.1633              0.0000     0.3525 r
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.3525 r
  core/be/data_mem_pkt_i[46] (net)                     62.1633              0.0000     0.3525 r
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.3525 r
  core/be/be_mem/data_mem_pkt_i[46] (net)              62.1633              0.0000     0.3525 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.3525 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       62.1633              0.0000     0.3525 r
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.2093    0.0028 @   0.3553 r
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0354    0.1059     0.4612 r
  core/be/be_mem/dcache/n2273 (net)             1       2.7920              0.0000     0.4612 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0354    0.0000 &   0.4612 r
  data arrival time                                                                    0.4612

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.4126 r
  library hold time                                                        -0.0261     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.4612
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0747


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[84] (net)                          2      16.0862              0.0000     0.1000 r
  U3230/IN4 (AO222X1)                                             0.0012    0.0001 @   0.1001 r
  U3230/Q (AO222X1)                                               0.1306    0.1425 @   0.2426 r
  mem_resp_li[654] (net)                        1      35.5078              0.0000     0.2426 r
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2426 r
  uce_1__uce/mem_resp_i[84] (net)                      35.5078              0.0000     0.2426 r
  uce_1__uce/U130/IN2 (AND2X1)                                    0.1308   -0.0362 @   0.2064 r
  uce_1__uce/U130/Q (AND2X1)                                      0.1893    0.1389 @   0.3453 r
  uce_1__uce/data_mem_pkt_o[28] (net)           3      55.2350              0.0000     0.3453 r
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.3453 r
  data_mem_pkt_li[550] (net)                           55.2350              0.0000     0.3453 r
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.3453 r
  core/data_mem_pkt_i[551] (net)                       55.2350              0.0000     0.3453 r
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.3453 r
  core/be/data_mem_pkt_i[28] (net)                     55.2350              0.0000     0.3453 r
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.3453 r
  core/be/be_mem/data_mem_pkt_i[28] (net)              55.2350              0.0000     0.3453 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.3453 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       55.2350              0.0000     0.3453 r
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.1898   -0.0056 @   0.3397 r
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0346    0.1020     0.4418 r
  core/be/be_mem/dcache/n2291 (net)             1       2.5237              0.0000     0.4418 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0346    0.0000 &   0.4418 r
  data arrival time                                                                    0.4418

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.3922 r
  library hold time                                                        -0.0253     0.3669
  data required time                                                                   0.3669
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3669
  data arrival time                                                                   -0.4418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0748


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_28__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11813/IN5 (AO221X1)   0.2977   0.0165 @   0.3566 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11813/Q (AO221X1)   0.0391   0.0814   0.4380 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n714 (net)     1   2.7866   0.0000   0.4380 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_28__0_/D (DFFX1)   0.0391   0.0000 &   0.4381 f
  data arrival time                                                                    0.4381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  clock reconvergence pessimism                                             0.0000     0.3498
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_28__0_/CLK (DFFX1)   0.0000   0.3498 r
  library hold time                                                         0.0133     0.3631
  data required time                                                                   0.3631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3631
  data arrival time                                                                   -0.4381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0749


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/IN3 (bsg_dff_reset_width_p41_9)              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/IN3 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/U21/IN2 (AND2X1)                   0.1503    0.0048 @   0.4141 f
  core/be/be_mem/csr/stval_reg/U21/Q (AND2X1)                     0.0279    0.0756     0.4896 f
  core/be/be_mem/csr/stval_reg/n39 (net)        1       2.7550              0.0000     0.4896 f
  core/be/be_mem/csr/stval_reg/data_r_reg_24_/D (DFFX1)           0.0279    0.0000 &   0.4897 f
  data arrival time                                                                    0.4897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/csr/stval_reg/data_r_reg_24_/CLK (DFFX1)                   0.0000     0.3968 r
  library hold time                                                         0.0178     0.4146
  data required time                                                                   0.4146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4146
  data arrival time                                                                   -0.4897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0750


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_30__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11809/IN5 (AO221X1)   0.2977   0.0165 @   0.3566 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11809/Q (AO221X1)   0.0392   0.0815   0.4381 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n716 (net)     1   2.8146   0.0000   0.4381 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_30__0_/D (DFFX1)   0.0392   0.0000 &   0.4381 f
  data arrival time                                                                    0.4381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  clock reconvergence pessimism                                             0.0000     0.3498
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_30__0_/CLK (DFFX1)   0.0000   0.3498 r
  library hold time                                                         0.0133     0.3631
  data required time                                                                   0.3631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3631
  data arrival time                                                                   -0.4381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0751


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (bsg_dff_reset_width_p39_3)              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/IN1 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtvec_reg/U10/IN2 (AND2X1)                   0.1503    0.0047 @   0.4140 f
  core/be/be_mem/csr/mtvec_reg/U10/Q (AND2X1)                     0.0277    0.0761     0.4901 f
  core/be/be_mem/csr/mtvec_reg/n19 (net)        1       2.9915              0.0000     0.4901 f
  core/be/be_mem/csr/mtvec_reg/data_r_reg_32_/D (DFFX1)           0.0277    0.0000 &   0.4901 f
  data arrival time                                                                    0.4901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                             0.0000     0.3971
  core/be/be_mem/csr/mtvec_reg/data_r_reg_32_/CLK (DFFX1)                   0.0000     0.3971 r
  library hold time                                                         0.0179     0.4150
  data required time                                                                   0.4150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4150
  data arrival time                                                                   -0.4901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0751


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtval_reg/IN2 (bsg_dff_reset_width_p41_7)              0.0000     0.4093 f
  core/be/be_mem/csr/mtval_reg/IN2 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtval_reg/U38/IN2 (AND2X1)                   0.1503    0.0047 @   0.4140 f
  core/be/be_mem/csr/mtval_reg/U38/Q (AND2X1)                     0.0275    0.0753     0.4893 f
  core/be/be_mem/csr/mtval_reg/n58 (net)        1       2.6152              0.0000     0.4893 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_8_/D (DFFX1)            0.0275    0.0000 &   0.4894 f
  data arrival time                                                                    0.4894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3962     0.3962
  clock reconvergence pessimism                                             0.0000     0.3962
  core/be/be_mem/csr/mtval_reg/data_r_reg_8_/CLK (DFFX1)                    0.0000     0.3962 r
  library hold time                                                         0.0179     0.4141
  data required time                                                                   0.4141
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4141
  data arrival time                                                                   -0.4894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0753


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[82] (net)                          2      15.9050              0.0000     0.1000 r
  U3228/IN4 (AO222X1)                                             0.0013    0.0003 @   0.1003 r
  U3228/Q (AO222X1)                                               0.1211    0.1386 @   0.2389 r
  mem_resp_li[652] (net)                        1      32.5434              0.0000     0.2389 r
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2389 r
  uce_1__uce/mem_resp_i[82] (net)                      32.5434              0.0000     0.2389 r
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1213   -0.0140 @   0.2249 r
  uce_1__uce/U128/Q (AND2X1)                                      0.1743    0.1318 @   0.3567 r
  uce_1__uce/data_mem_pkt_o[26] (net)           3      50.4454              0.0000     0.3567 r
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.3567 r
  data_mem_pkt_li[548] (net)                           50.4454              0.0000     0.3567 r
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.3567 r
  core/data_mem_pkt_i[549] (net)                       50.4454              0.0000     0.3567 r
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.3567 r
  core/be/data_mem_pkt_i[26] (net)                     50.4454              0.0000     0.3567 r
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.3567 r
  core/be/be_mem/data_mem_pkt_i[26] (net)              50.4454              0.0000     0.3567 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.3567 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       50.4454              0.0000     0.3567 r
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.1747   -0.0154 @   0.3412 r
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0361    0.1005     0.4417 r
  core/be/be_mem/dcache/n2293 (net)             1       3.0153              0.0000     0.4417 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0361    0.0000 &   0.4418 r
  data arrival time                                                                    0.4418

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                             0.0000     0.3922
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.3922 r
  library hold time                                                        -0.0257     0.3664
  data required time                                                                   0.3664
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3664
  data arrival time                                                                   -0.4418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0753


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[95] (net)                          2      18.1676              0.0000     0.1000 r
  U3243/IN4 (AO222X1)                                             0.0015    0.0002 @   0.1002 r
  U3243/Q (AO222X1)                                               0.1101    0.1360     0.2362 r
  mem_resp_li[665] (net)                        1      30.1250              0.0000     0.2362 r
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2362 r
  uce_1__uce/mem_resp_i[95] (net)                      30.1250              0.0000     0.2362 r
  uce_1__uce/U142/IN2 (AND2X1)                                    0.1101   -0.0301 &   0.2061 r
  uce_1__uce/U142/Q (AND2X1)                                      0.2276    0.1531 @   0.3591 r
  uce_1__uce/data_mem_pkt_o[39] (net)           3      68.4708              0.0000     0.3591 r
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.3591 r
  data_mem_pkt_li[561] (net)                           68.4708              0.0000     0.3591 r
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.3591 r
  core/data_mem_pkt_i[562] (net)                       68.4708              0.0000     0.3591 r
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.3591 r
  core/be/data_mem_pkt_i[39] (net)                     68.4708              0.0000     0.3591 r
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.3591 r
  core/be/be_mem/data_mem_pkt_i[39] (net)              68.4708              0.0000     0.3591 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.3591 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       68.4708              0.0000     0.3591 r
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.2276   -0.0134 @   0.3458 r
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0401    0.1124     0.4582 r
  core/be/be_mem/dcache/n2280 (net)             1       4.3846              0.0000     0.4582 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0401    0.0001 &   0.4583 r
  data arrival time                                                                    0.4583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4103     0.4103
  clock reconvergence pessimism                                             0.0000     0.4103
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.4103 r
  library hold time                                                        -0.0274     0.3828
  data required time                                                                   0.3828
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3828
  data arrival time                                                                   -0.4583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0755


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN45 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN47 (net)                           300.2010              0.0000     0.1000 f
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN16 (net)                       300.2010              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3382    0.1331 @   0.2331 f
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0979    0.0435     0.2766 r
  core/be/be_mem/csr/n704 (net)                 1       2.7310              0.0000     0.2766 r
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0979   -0.0035 &   0.2732 r
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1581    0.1248 @   0.3980 r
  core/be/be_mem/csr/n5 (net)                  34      92.4308              0.0000     0.3980 r
  core/be/be_mem/csr/mtvec_reg/IN1 (bsg_dff_reset_width_p39_3)              0.0000     0.3980 r
  core/be/be_mem/csr/mtvec_reg/IN1 (net)               92.4308              0.0000     0.3980 r
  core/be/be_mem/csr/mtvec_reg/U7/IN2 (AND2X1)                    0.1584    0.0023 @   0.4003 r
  core/be/be_mem/csr/mtvec_reg/U7/Q (AND2X1)                      0.0295    0.0679     0.4681 r
  core/be/be_mem/csr/mtvec_reg/n13 (net)        1       2.3940              0.0000     0.4681 r
  core/be/be_mem/csr/mtvec_reg/data_r_reg_35_/D (DFFX1)           0.0295    0.0000 &   0.4681 r
  data arrival time                                                                    0.4681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                             0.0000     0.4170
  core/be/be_mem/csr/mtvec_reg/data_r_reg_35_/CLK (DFFX1)                   0.0000     0.4170 r
  library hold time                                                        -0.0244     0.3926
  data required time                                                                   0.3926
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3926
  data arrival time                                                                   -0.4681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0755


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_31__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11807/IN5 (AO221X1)   0.2977   0.0165 @   0.3565 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11807/Q (AO221X1)   0.0398   0.0820   0.4385 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n717 (net)     1   3.0290   0.0000   0.4385 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_31__0_/D (DFFX1)   0.0398   0.0000 &   0.4386 f
  data arrival time                                                                    0.4386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  clock reconvergence pessimism                                             0.0000     0.3498
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_31__0_/CLK (DFFX1)   0.0000   0.3498 r
  library hold time                                                         0.0131     0.3630
  data required time                                                                   0.3630
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3630
  data arrival time                                                                   -0.4386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0756


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_checker/reset_i (bp_be_checker_top_02_0)                       0.0000     0.1000 r
  core/be/be_checker/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 309.5153           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 309.5153   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3509   0.1321 @   0.2321 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1695   0.1814   0.4135 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  25.8059   0.0000   0.4135 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/IN1 (AO22X1)   0.1695  -0.0082 &   0.4053 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/Q (AO22X1)   0.0358   0.0946   0.4999 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n10 (net)     1   2.9596   0.0000   0.4999 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/D (DFFX1)   0.0358   0.0000 &   0.4999 f
  data arrival time                                                                    0.4999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  clock reconvergence pessimism                                             0.0000     0.4070
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.4070 r
  library hold time                                                         0.0173     0.4243
  data required time                                                                   0.4243
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4243
  data arrival time                                                                   -0.4999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0756


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/IN3 (bsg_dff_reset_width_p41_9)              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/IN3 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/U6/IN2 (AND2X1)                    0.1503    0.0044 @   0.4137 f
  core/be/be_mem/csr/stval_reg/U6/Q (AND2X1)                      0.0283    0.0761     0.4899 f
  core/be/be_mem/csr/stval_reg/n11 (net)        1       3.0073              0.0000     0.4899 f
  core/be/be_mem/csr/stval_reg/data_r_reg_38_/D (DFFX1)           0.0283    0.0000 &   0.4899 f
  data arrival time                                                                    0.4899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  clock reconvergence pessimism                                             0.0000     0.3965
  core/be/be_mem/csr/stval_reg/data_r_reg_38_/CLK (DFFX1)                   0.0000     0.3965 r
  library hold time                                                         0.0177     0.4142
  data required time                                                                   0.4142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4142
  data arrival time                                                                   -0.4899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0757


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/IN3 (bsg_dff_reset_width_p41_9)              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/IN3 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/stval_reg/U38/IN2 (AND2X1)                   0.1503    0.0047 @   0.4140 f
  core/be/be_mem/csr/stval_reg/U38/Q (AND2X1)                     0.0289    0.0762     0.4902 f
  core/be/be_mem/csr/stval_reg/n58 (net)        1       3.0323              0.0000     0.4902 f
  core/be/be_mem/csr/stval_reg/data_r_reg_8_/D (DFFX1)            0.0289    0.0000 &   0.4902 f
  data arrival time                                                                    0.4902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/csr/stval_reg/data_r_reg_8_/CLK (DFFX1)                    0.0000     0.3968 r
  library hold time                                                         0.0176     0.4144
  data required time                                                                   0.4144
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4144
  data arrival time                                                                   -0.4902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0758


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtvec_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN45 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN47 (net)                           300.2010              0.0000     0.1000 f
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN16 (net)                       300.2010              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3382    0.1331 @   0.2331 f
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0979    0.0435     0.2766 r
  core/be/be_mem/csr/n704 (net)                 1       2.7310              0.0000     0.2766 r
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0979   -0.0035 &   0.2732 r
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1581    0.1248 @   0.3980 r
  core/be/be_mem/csr/n5 (net)                  34      92.4308              0.0000     0.3980 r
  core/be/be_mem/csr/mtvec_reg/IN1 (bsg_dff_reset_width_p39_3)              0.0000     0.3980 r
  core/be/be_mem/csr/mtvec_reg/IN1 (net)               92.4308              0.0000     0.3980 r
  core/be/be_mem/csr/mtvec_reg/U4/IN2 (AND2X1)                    0.1584    0.0024 @   0.4004 r
  core/be/be_mem/csr/mtvec_reg/U4/Q (AND2X1)                      0.0302    0.0682     0.4686 r
  core/be/be_mem/csr/mtvec_reg/n7 (net)         1       2.5717              0.0000     0.4686 r
  core/be/be_mem/csr/mtvec_reg/data_r_reg_38_/D (DFFX1)           0.0302    0.0000 &   0.4687 r
  data arrival time                                                                    0.4687

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  core/be/be_mem/csr/mtvec_reg/data_r_reg_38_/CLK (DFFX1)                   0.0000     0.4173 r
  library hold time                                                        -0.0246     0.3928
  data required time                                                                   0.3928
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3928
  data arrival time                                                                   -0.4687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0759


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stvec_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN45 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN47 (net)                           300.2010              0.0000     0.1000 f
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN16 (net)                       300.2010              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3382    0.1331 @   0.2331 f
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0979    0.0435     0.2766 r
  core/be/be_mem/csr/n704 (net)                 1       2.7310              0.0000     0.2766 r
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0979   -0.0035 &   0.2732 r
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1581    0.1248 @   0.3980 r
  core/be/be_mem/csr/n5 (net)                  34      92.4308              0.0000     0.3980 r
  core/be/be_mem/csr/stvec_reg/IN0 (bsg_dff_reset_width_p39_2)              0.0000     0.3980 r
  core/be/be_mem/csr/stvec_reg/IN0 (net)               92.4308              0.0000     0.3980 r
  core/be/be_mem/csr/stvec_reg/U5/IN2 (AND2X1)                    0.1584    0.0023 @   0.4003 r
  core/be/be_mem/csr/stvec_reg/U5/Q (AND2X1)                      0.0303    0.0684     0.4687 r
  core/be/be_mem/csr/stvec_reg/n76 (net)        1       2.6641              0.0000     0.4687 r
  core/be/be_mem/csr/stvec_reg/data_r_reg_37_/D (DFFX1)           0.0303    0.0000 &   0.4687 r
  data arrival time                                                                    0.4687

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                             0.0000     0.4174
  core/be/be_mem/csr/stvec_reg/data_r_reg_37_/CLK (DFFX1)                   0.0000     0.4174 r
  library hold time                                                        -0.0246     0.3928
  data required time                                                                   0.3928
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3928
  data arrival time                                                                   -0.4687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0759


  Startpoint: io_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[38] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[38] (net)                           2       8.5237              0.0000     0.1000 r
  U3183/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3183/Q (AO222X1)                                               0.2542    0.1543 @   0.2543 r
  mem_resp_li[608] (net)                        1      75.7908              0.0000     0.2543 r
  uce_1__uce/mem_resp_i[38] (bp_uce_02_3)                                   0.0000     0.2543 r
  uce_1__uce/mem_resp_i[38] (net)                      75.7908              0.0000     0.2543 r
  uce_1__uce/U812/IN2 (AND2X1)                                    0.2542   -0.0416 @   0.2127 r
  uce_1__uce/U812/Q (AND2X1)                                      0.1423    0.1311 @   0.3438 r
  uce_1__uce/tag_mem_pkt_o[25] (net)            2      38.4505              0.0000     0.3438 r
  uce_1__uce/tag_mem_pkt_o[25] (bp_uce_02_3)                                0.0000     0.3438 r
  tag_mem_pkt_li[64] (net)                             38.4505              0.0000     0.3438 r
  core/tag_mem_pkt_i[68] (bp_core_minimal_02_0)                             0.0000     0.3438 r
  core/tag_mem_pkt_i[68] (net)                         38.4505              0.0000     0.3438 r
  core/be/tag_mem_pkt_i[25] (bp_be_top_02_0)                                0.0000     0.3438 r
  core/be/tag_mem_pkt_i[25] (net)                      38.4505              0.0000     0.3438 r
  core/be/be_mem/tag_mem_pkt_i[25] (bp_be_mem_top_02_0)                     0.0000     0.3438 r
  core/be/be_mem/tag_mem_pkt_i[25] (net)               38.4505              0.0000     0.3438 r
  core/be/be_mem/dcache/tag_mem_pkt_i[25] (bp_be_dcache_02_0_0)             0.0000     0.3438 r
  core/be/be_mem/dcache/tag_mem_pkt_i[25] (net)        38.4505              0.0000     0.3438 r
  core/be/be_mem/dcache/U1234/IN1 (AND2X1)                        0.1426   -0.0278 @   0.3160 r
  core/be/be_mem/dcache/U1234/Q (AND2X1)                          0.0831    0.1011     0.4171 r
  core/be/be_mem/dcache/tag_mem_data_li[22] (net)     2  19.8272            0.0000     0.4171 r
  core/be/be_mem/dcache/tag_mem/data_i[146] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.4171 r
  core/be/be_mem/dcache/tag_mem/data_i[146] (net)      19.8272              0.0000     0.4171 r
  core/be/be_mem/dcache/tag_mem/icc_place47/INP (NBUFFX2)         0.0831    0.0010 &   0.4180 r
  core/be/be_mem/dcache/tag_mem/icc_place47/Z (NBUFFX2)           0.0273    0.0601     0.4781 r
  core/be/be_mem/dcache/tag_mem/n192 (net)      1       3.5011              0.0000     0.4781 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[22] (saed90_248x64_1P_bit)   0.0273  -0.0018 &   0.4763 r d 
  data arrival time                                                                    0.4763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3504     0.3504
  clock reconvergence pessimism                                             0.0000     0.3504
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3504 r
  library hold time                                                         0.0500     0.4004
  data required time                                                                   0.4004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4004
  data arrival time                                                                   -0.4763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0759


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U144/IN2 (AND2X1)   0.2389   0.0057 @   0.3652 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U144/Q (AND2X1)    0.0701    0.1003     0.4655 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n66 (net)     1  16.6833     0.0000     0.4655 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__16_/D (DFFX1)   0.0701  -0.0073 &   0.4582 r
  data arrival time                                                                    0.4582

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  clock reconvergence pessimism                                             0.0000     0.4178
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__16_/CLK (DFFX1)   0.0000   0.4178 r
  library hold time                                                        -0.0356     0.3822
  data required time                                                                   0.3822
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3822
  data arrival time                                                                   -0.4582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0760


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stvec_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN45 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN47 (net)                           300.2010              0.0000     0.1000 f
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN16 (net)                       300.2010              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3382    0.1331 @   0.2331 f
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0979    0.0435     0.2766 r
  core/be/be_mem/csr/n704 (net)                 1       2.7310              0.0000     0.2766 r
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0979   -0.0035 &   0.2732 r
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1581    0.1248 @   0.3980 r
  core/be/be_mem/csr/n5 (net)                  34      92.4308              0.0000     0.3980 r
  core/be/be_mem/csr/stvec_reg/IN0 (bsg_dff_reset_width_p39_2)              0.0000     0.3980 r
  core/be/be_mem/csr/stvec_reg/IN0 (net)               92.4308              0.0000     0.3980 r
  core/be/be_mem/csr/stvec_reg/U4/IN2 (AND2X1)                    0.1584    0.0025 @   0.4005 r
  core/be/be_mem/csr/stvec_reg/U4/Q (AND2X1)                      0.0296    0.0680     0.4684 r
  core/be/be_mem/csr/stvec_reg/n78 (net)        1       2.4438              0.0000     0.4684 r
  core/be/be_mem/csr/stvec_reg/data_r_reg_38_/D (DFFX1)           0.0296    0.0000 &   0.4685 r
  data arrival time                                                                    0.4685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/be/be_mem/csr/stvec_reg/data_r_reg_38_/CLK (DFFX1)                   0.0000     0.4169 r
  library hold time                                                        -0.0245     0.3924
  data required time                                                                   0.3924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3924
  data arrival time                                                                   -0.4685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0760


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[104] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[104] (net)                         2      23.5424              0.0000     0.1000 r
  U3253/IN4 (AO222X1)                                             0.0020    0.0005 @   0.1005 r
  U3253/Q (AO222X1)                                               0.1076    0.1348     0.2353 r
  mem_resp_li[674] (net)                        1      29.2517              0.0000     0.2353 r
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.2353 r
  uce_1__uce/mem_resp_i[104] (net)                     29.2517              0.0000     0.2353 r
  uce_1__uce/U151/IN2 (AND2X1)                                    0.1076   -0.0072 &   0.2281 r
  uce_1__uce/U151/Q (AND2X1)                                      0.1970    0.1400 @   0.3681 r
  uce_1__uce/data_mem_pkt_o[48] (net)           3      58.3349              0.0000     0.3681 r
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.3681 r
  data_mem_pkt_li[570] (net)                           58.3349              0.0000     0.3681 r
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.3681 r
  core/data_mem_pkt_i[571] (net)                       58.3349              0.0000     0.3681 r
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.3681 r
  core/be/data_mem_pkt_i[48] (net)                     58.3349              0.0000     0.3681 r
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.3681 r
  core/be/be_mem/data_mem_pkt_i[48] (net)              58.3349              0.0000     0.3681 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.3681 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       58.3349              0.0000     0.3681 r
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1970   -0.0115 @   0.3566 r
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0358    0.1041     0.4607 r
  core/be/be_mem/dcache/n2271 (net)             1       2.9296              0.0000     0.4607 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0358    0.0000 &   0.4607 r
  data arrival time                                                                    0.4607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.4109 r
  library hold time                                                        -0.0262     0.3847
  data required time                                                                   0.3847
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3847
  data arrival time                                                                   -0.4607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0760


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN45 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN45 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_mem/IN47 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN47 (net)                           309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN16 (net)                       309.5153              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place107/INP (INVX0)                     0.3517    0.1380 @   0.2380 r
  core/be/be_mem/csr/icc_place107/ZN (INVX0)                      0.0986    0.0463     0.2842 f
  core/be/be_mem/csr/n704 (net)                 1       2.6110              0.0000     0.2842 f
  core/be/be_mem/csr/icc_route_opt102/INP (NBUFFX2)               0.0986   -0.0039 &   0.2803 f
  core/be/be_mem/csr/icc_route_opt102/Z (NBUFFX2)                 0.1503    0.1290 @   0.4093 f
  core/be/be_mem/csr/n5 (net)                  34      92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtval_reg/IN2 (bsg_dff_reset_width_p41_7)              0.0000     0.4093 f
  core/be/be_mem/csr/mtval_reg/IN2 (net)               92.2662              0.0000     0.4093 f
  core/be/be_mem/csr/mtval_reg/U26/IN2 (AND2X1)                   0.1503    0.0048 @   0.4141 f
  core/be/be_mem/csr/mtval_reg/U26/Q (AND2X1)                     0.0285    0.0761     0.4902 f
  core/be/be_mem/csr/mtval_reg/n47 (net)        1       3.0094              0.0000     0.4902 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_19_/D (DFFX1)           0.0285    0.0000 &   0.4902 f
  data arrival time                                                                    0.4902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  clock reconvergence pessimism                                             0.0000     0.3965
  core/be/be_mem/csr/mtval_reg/data_r_reg_19_/CLK (DFFX1)                   0.0000     0.3965 r
  library hold time                                                         0.0177     0.4142
  data required time                                                                   0.4142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4142
  data arrival time                                                                   -0.4902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0761


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_29__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  icc_place1850/INP (NBUFFX2)                                     0.2567    0.0295 @   0.1295 f
  icc_place1850/Z (NBUFFX2)                                       0.2977    0.2105 @   0.3401 f
  n2491 (net)                                  40     188.9138              0.0000     0.3401 f
  core/IN49 (bp_core_minimal_02_0)                                          0.0000     0.3401 f
  core/IN49 (net)                                     188.9138              0.0000     0.3401 f
  core/fe/IN14 (bp_fe_top_02_0)                                             0.0000     0.3401 f
  core/fe/IN14 (net)                                  188.9138              0.0000     0.3401 f
  core/fe/pc_gen/IN15 (bp_fe_pc_gen_02_0)                                   0.0000     0.3401 f
  core/fe/pc_gen/IN15 (net)                           188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (bp_fe_bp_bht_idx_width_p9_bp_cnt_sat_bits_p2_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/IN5 (net)                   188.9138              0.0000     0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (bp_fe_bp_two_level_local_bht_idx_width_p9_bp_cnt_sat_bits_p2_bp_n_hist6_0)   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/IN5 (net) 188.9138   0.0000   0.3401 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11811/IN5 (AO221X1)   0.2977   0.0165 @   0.3566 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/U11811/Q (AO221X1)   0.0403   0.0823   0.4389 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/n715 (net)     1   3.1643   0.0000   0.4389 f
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_29__0_/D (DFFX1)   0.0403   0.0000 &   0.4389 f
  data arrival time                                                                    0.4389

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  clock reconvergence pessimism                                             0.0000     0.3498
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_two_level_local_bp/gpt_reg_29__0_/CLK (DFFX1)   0.0000   0.3498 r
  library hold time                                                         0.0130     0.3629
  data required time                                                                   0.3629
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3629
  data arrival time                                                                   -0.4389
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0761


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                36     309.5153              0.0000     0.1000 r
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN51 (net)                                     309.5153              0.0000     0.1000 r
  core/be/IN44 (bp_be_top_02_0)                                             0.0000     0.1000 r
  core/be/IN44 (net)                                  309.5153              0.0000     0.1000 r
  core/be/be_checker/reset_i (bp_be_checker_top_02_0)                       0.0000     0.1000 r
  core/be/be_checker/reset_i (net)                    309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (bp_be_scheduler_02_0)               0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i (net)          309.5153              0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 309.5153           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i (net) 309.5153   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3509   0.1321 @   0.2321 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1695   0.1814   0.4135 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  25.8059   0.0000   0.4135 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/IN1 (AO22X1)   0.1695  -0.0082 &   0.4053 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/Q (AO22X1)   0.0351   0.0945   0.4998 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n6 (net)     1   2.9023   0.0000   0.4998 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/D (DFFX1)   0.0351   0.0000 &   0.4998 f
  data arrival time                                                                    0.4998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4063     0.4063
  clock reconvergence pessimism                                             0.0000     0.4063
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.4063 r
  library hold time                                                         0.0174     0.4237
  data required time                                                                   0.4237
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4237
  data arrival time                                                                   -0.4998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0761


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                36     300.2010              0.0000     0.1000 f
  core/IN51 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN51 (net)                                     300.2010              0.0000     0.1000 f
  core/be/IN46 (bp_be_top_02_0)                                             0.0000     0.1000 f
  core/be/IN46 (net)                                  300.2010              0.0000     0.1000 f
  core/be/be_calculator/IN166 (bp_be_calculator_top_02_0)                   0.0000     0.1000 f
  core/be/be_calculator/IN166 (net)                   300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (bp_be_pipe_mem_02_0)                  0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/IN5 (net)            300.2010              0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/IN3 (net) 300.2010           0.0000     0.1000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/INP (INVX2)   0.3370   0.1242 @   0.2242 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/icc_place6/ZN (INVX2)   0.2386   0.1353 @   0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n11 (net)    38  95.9929     0.0000     0.3595 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U117/IN2 (AND2X1)   0.2398   0.0049 @   0.3644 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U117/Q (AND2X1)    0.0441    0.0855     0.4499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n116 (net)     1   7.3104    0.0000     0.4499 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__28_/D (DFFX1)   0.0441  -0.0010 &   0.4488 r
  data arrival time                                                                    0.4488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  clock reconvergence pessimism                                             0.0000     0.4013
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__28_/CLK (DFFX1)   0.0000   0.4013 r
  library hold time                                                        -0.0287     0.3726
  data required time                                                                   0.3726
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3726
  data arrival time                                                                   -0.4488
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0763


1
