Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 29 19:04:48 2023
| Host         : LAPTOP-MVMLE90N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ai/sclk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk100/clk_out_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk2/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: current_option_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: current_option_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: current_option_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: lvl/clk1/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: task_option_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: task_option_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: wm/halfhz/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 385 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.307        0.000                      0                  929        0.058        0.000                      0                  929        4.500        0.000                       0                   492  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.307        0.000                      0                  929        0.058        0.000                      0                  929        4.500        0.000                       0                   492  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 3.355ns (36.255%)  route 5.899ns (63.745%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/xpos_reg[7]/Q
                         net (fo=11, routed)          0.855     6.571    mouse/xpos[7]
    SLICE_X9Y108         LUT5 (Prop_lut5_I0_O)        0.124     6.695 r  mouse/mole3_flag_i_25/O
                         net (fo=59, routed)          0.681     7.376    mouse/mole3_flag_i_25_n_0
    SLICE_X9Y108         LUT3 (Prop_lut3_I0_O)        0.124     7.500 r  mouse/mole1_flag_i_13/O
                         net (fo=24, routed)          0.626     8.126    mouse/pixel_color[15]_i_344_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     8.893 r  mouse/pixel_color_reg[15]_i_263/O[3]
                         net (fo=1, routed)           0.937     9.829    oled/xpos_reg[5][3]
    SLICE_X7Y109         LUT6 (Prop_lut6_I3_O)        0.307    10.136 r  oled/pixel_color[15]_i_357/O
                         net (fo=1, routed)           0.000    10.136    oled/pixel_color[15]_i_357_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.686 r  oled/pixel_color_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    10.686    mouse/xpos_reg[8]_0[0]
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  mouse/pixel_color_reg[15]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.800    mouse/pixel_color_reg[15]_i_171_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.028 r  mouse/pixel_color_reg[15]_i_90/CO[2]
                         net (fo=1, routed)           0.795    11.823    oled/xpos_reg[8]_10[0]
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.313    12.136 r  oled/pixel_color[15]_i_26/O
                         net (fo=1, routed)           0.590    12.726    oled/pixel_color[15]_i_26_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.850 r  oled/pixel_color[15]_i_10/O
                         net (fo=13, routed)          0.361    13.212    oled/pixel_color_reg[15]_3
    SLICE_X8Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.336 r  oled/pixel_color[15]_i_2/O
                         net (fo=19, routed)          0.715    14.051    oled/pixel_color_reg[15]
    SLICE_X6Y113         LUT4 (Prop_lut4_I3_O)        0.124    14.175 r  oled/pixel_color[4]_i_1/O
                         net (fo=5, routed)           0.339    14.514    wm/mole_down2_reg_2
    SLICE_X7Y114         FDSE                                         r  wm/pixel_color_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.677    15.018    wm/clock_IBUF_BUFG
    SLICE_X7Y114         FDSE                                         r  wm/pixel_color_reg[0]/C
                         clock pessimism              0.267    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y114         FDSE (Setup_fdse_C_S)       -0.429    14.821    wm/pixel_color_reg[0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 3.355ns (36.255%)  route 5.899ns (63.745%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/xpos_reg[7]/Q
                         net (fo=11, routed)          0.855     6.571    mouse/xpos[7]
    SLICE_X9Y108         LUT5 (Prop_lut5_I0_O)        0.124     6.695 r  mouse/mole3_flag_i_25/O
                         net (fo=59, routed)          0.681     7.376    mouse/mole3_flag_i_25_n_0
    SLICE_X9Y108         LUT3 (Prop_lut3_I0_O)        0.124     7.500 r  mouse/mole1_flag_i_13/O
                         net (fo=24, routed)          0.626     8.126    mouse/pixel_color[15]_i_344_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     8.893 r  mouse/pixel_color_reg[15]_i_263/O[3]
                         net (fo=1, routed)           0.937     9.829    oled/xpos_reg[5][3]
    SLICE_X7Y109         LUT6 (Prop_lut6_I3_O)        0.307    10.136 r  oled/pixel_color[15]_i_357/O
                         net (fo=1, routed)           0.000    10.136    oled/pixel_color[15]_i_357_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.686 r  oled/pixel_color_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    10.686    mouse/xpos_reg[8]_0[0]
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  mouse/pixel_color_reg[15]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.800    mouse/pixel_color_reg[15]_i_171_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.028 r  mouse/pixel_color_reg[15]_i_90/CO[2]
                         net (fo=1, routed)           0.795    11.823    oled/xpos_reg[8]_10[0]
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.313    12.136 r  oled/pixel_color[15]_i_26/O
                         net (fo=1, routed)           0.590    12.726    oled/pixel_color[15]_i_26_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.850 r  oled/pixel_color[15]_i_10/O
                         net (fo=13, routed)          0.361    13.212    oled/pixel_color_reg[15]_3
    SLICE_X8Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.336 r  oled/pixel_color[15]_i_2/O
                         net (fo=19, routed)          0.715    14.051    oled/pixel_color_reg[15]
    SLICE_X6Y113         LUT4 (Prop_lut4_I3_O)        0.124    14.175 r  oled/pixel_color[4]_i_1/O
                         net (fo=5, routed)           0.339    14.514    wm/mole_down2_reg_2
    SLICE_X7Y114         FDSE                                         r  wm/pixel_color_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.677    15.018    wm/clock_IBUF_BUFG
    SLICE_X7Y114         FDSE                                         r  wm/pixel_color_reg[1]/C
                         clock pessimism              0.267    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y114         FDSE (Setup_fdse_C_S)       -0.429    14.821    wm/pixel_color_reg[1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 3.355ns (36.255%)  route 5.899ns (63.745%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/xpos_reg[7]/Q
                         net (fo=11, routed)          0.855     6.571    mouse/xpos[7]
    SLICE_X9Y108         LUT5 (Prop_lut5_I0_O)        0.124     6.695 r  mouse/mole3_flag_i_25/O
                         net (fo=59, routed)          0.681     7.376    mouse/mole3_flag_i_25_n_0
    SLICE_X9Y108         LUT3 (Prop_lut3_I0_O)        0.124     7.500 r  mouse/mole1_flag_i_13/O
                         net (fo=24, routed)          0.626     8.126    mouse/pixel_color[15]_i_344_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     8.893 r  mouse/pixel_color_reg[15]_i_263/O[3]
                         net (fo=1, routed)           0.937     9.829    oled/xpos_reg[5][3]
    SLICE_X7Y109         LUT6 (Prop_lut6_I3_O)        0.307    10.136 r  oled/pixel_color[15]_i_357/O
                         net (fo=1, routed)           0.000    10.136    oled/pixel_color[15]_i_357_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.686 r  oled/pixel_color_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    10.686    mouse/xpos_reg[8]_0[0]
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  mouse/pixel_color_reg[15]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.800    mouse/pixel_color_reg[15]_i_171_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.028 r  mouse/pixel_color_reg[15]_i_90/CO[2]
                         net (fo=1, routed)           0.795    11.823    oled/xpos_reg[8]_10[0]
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.313    12.136 r  oled/pixel_color[15]_i_26/O
                         net (fo=1, routed)           0.590    12.726    oled/pixel_color[15]_i_26_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.850 r  oled/pixel_color[15]_i_10/O
                         net (fo=13, routed)          0.361    13.212    oled/pixel_color_reg[15]_3
    SLICE_X8Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.336 r  oled/pixel_color[15]_i_2/O
                         net (fo=19, routed)          0.715    14.051    oled/pixel_color_reg[15]
    SLICE_X6Y113         LUT4 (Prop_lut4_I3_O)        0.124    14.175 r  oled/pixel_color[4]_i_1/O
                         net (fo=5, routed)           0.339    14.514    wm/mole_down2_reg_2
    SLICE_X7Y114         FDSE                                         r  wm/pixel_color_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.677    15.018    wm/clock_IBUF_BUFG
    SLICE_X7Y114         FDSE                                         r  wm/pixel_color_reg[2]/C
                         clock pessimism              0.267    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y114         FDSE (Setup_fdse_C_S)       -0.429    14.821    wm/pixel_color_reg[2]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 3.355ns (36.255%)  route 5.899ns (63.745%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/xpos_reg[7]/Q
                         net (fo=11, routed)          0.855     6.571    mouse/xpos[7]
    SLICE_X9Y108         LUT5 (Prop_lut5_I0_O)        0.124     6.695 r  mouse/mole3_flag_i_25/O
                         net (fo=59, routed)          0.681     7.376    mouse/mole3_flag_i_25_n_0
    SLICE_X9Y108         LUT3 (Prop_lut3_I0_O)        0.124     7.500 r  mouse/mole1_flag_i_13/O
                         net (fo=24, routed)          0.626     8.126    mouse/pixel_color[15]_i_344_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     8.893 r  mouse/pixel_color_reg[15]_i_263/O[3]
                         net (fo=1, routed)           0.937     9.829    oled/xpos_reg[5][3]
    SLICE_X7Y109         LUT6 (Prop_lut6_I3_O)        0.307    10.136 r  oled/pixel_color[15]_i_357/O
                         net (fo=1, routed)           0.000    10.136    oled/pixel_color[15]_i_357_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.686 r  oled/pixel_color_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    10.686    mouse/xpos_reg[8]_0[0]
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  mouse/pixel_color_reg[15]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.800    mouse/pixel_color_reg[15]_i_171_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.028 r  mouse/pixel_color_reg[15]_i_90/CO[2]
                         net (fo=1, routed)           0.795    11.823    oled/xpos_reg[8]_10[0]
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.313    12.136 r  oled/pixel_color[15]_i_26/O
                         net (fo=1, routed)           0.590    12.726    oled/pixel_color[15]_i_26_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.850 r  oled/pixel_color[15]_i_10/O
                         net (fo=13, routed)          0.361    13.212    oled/pixel_color_reg[15]_3
    SLICE_X8Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.336 r  oled/pixel_color[15]_i_2/O
                         net (fo=19, routed)          0.715    14.051    oled/pixel_color_reg[15]
    SLICE_X6Y113         LUT4 (Prop_lut4_I3_O)        0.124    14.175 r  oled/pixel_color[4]_i_1/O
                         net (fo=5, routed)           0.339    14.514    wm/mole_down2_reg_2
    SLICE_X7Y114         FDSE                                         r  wm/pixel_color_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.677    15.018    wm/clock_IBUF_BUFG
    SLICE_X7Y114         FDSE                                         r  wm/pixel_color_reg[3]/C
                         clock pessimism              0.267    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y114         FDSE (Setup_fdse_C_S)       -0.429    14.821    wm/pixel_color_reg[3]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 3.355ns (36.255%)  route 5.899ns (63.745%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/xpos_reg[7]/Q
                         net (fo=11, routed)          0.855     6.571    mouse/xpos[7]
    SLICE_X9Y108         LUT5 (Prop_lut5_I0_O)        0.124     6.695 r  mouse/mole3_flag_i_25/O
                         net (fo=59, routed)          0.681     7.376    mouse/mole3_flag_i_25_n_0
    SLICE_X9Y108         LUT3 (Prop_lut3_I0_O)        0.124     7.500 r  mouse/mole1_flag_i_13/O
                         net (fo=24, routed)          0.626     8.126    mouse/pixel_color[15]_i_344_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     8.893 r  mouse/pixel_color_reg[15]_i_263/O[3]
                         net (fo=1, routed)           0.937     9.829    oled/xpos_reg[5][3]
    SLICE_X7Y109         LUT6 (Prop_lut6_I3_O)        0.307    10.136 r  oled/pixel_color[15]_i_357/O
                         net (fo=1, routed)           0.000    10.136    oled/pixel_color[15]_i_357_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.686 r  oled/pixel_color_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    10.686    mouse/xpos_reg[8]_0[0]
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  mouse/pixel_color_reg[15]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.800    mouse/pixel_color_reg[15]_i_171_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.028 r  mouse/pixel_color_reg[15]_i_90/CO[2]
                         net (fo=1, routed)           0.795    11.823    oled/xpos_reg[8]_10[0]
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.313    12.136 r  oled/pixel_color[15]_i_26/O
                         net (fo=1, routed)           0.590    12.726    oled/pixel_color[15]_i_26_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.850 r  oled/pixel_color[15]_i_10/O
                         net (fo=13, routed)          0.361    13.212    oled/pixel_color_reg[15]_3
    SLICE_X8Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.336 r  oled/pixel_color[15]_i_2/O
                         net (fo=19, routed)          0.715    14.051    oled/pixel_color_reg[15]
    SLICE_X6Y113         LUT4 (Prop_lut4_I3_O)        0.124    14.175 r  oled/pixel_color[4]_i_1/O
                         net (fo=5, routed)           0.339    14.514    wm/mole_down2_reg_2
    SLICE_X7Y114         FDSE                                         r  wm/pixel_color_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.677    15.018    wm/clock_IBUF_BUFG
    SLICE_X7Y114         FDSE                                         r  wm/pixel_color_reg[4]/C
                         clock pessimism              0.267    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y114         FDSE (Setup_fdse_C_S)       -0.429    14.821    wm/pixel_color_reg[4]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 3.355ns (37.110%)  route 5.686ns (62.890%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/xpos_reg[7]/Q
                         net (fo=11, routed)          0.855     6.571    mouse/xpos[7]
    SLICE_X9Y108         LUT5 (Prop_lut5_I0_O)        0.124     6.695 r  mouse/mole3_flag_i_25/O
                         net (fo=59, routed)          0.681     7.376    mouse/mole3_flag_i_25_n_0
    SLICE_X9Y108         LUT3 (Prop_lut3_I0_O)        0.124     7.500 r  mouse/mole1_flag_i_13/O
                         net (fo=24, routed)          0.626     8.126    mouse/pixel_color[15]_i_344_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     8.893 r  mouse/pixel_color_reg[15]_i_263/O[3]
                         net (fo=1, routed)           0.937     9.829    oled/xpos_reg[5][3]
    SLICE_X7Y109         LUT6 (Prop_lut6_I3_O)        0.307    10.136 r  oled/pixel_color[15]_i_357/O
                         net (fo=1, routed)           0.000    10.136    oled/pixel_color[15]_i_357_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.686 r  oled/pixel_color_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    10.686    mouse/xpos_reg[8]_0[0]
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  mouse/pixel_color_reg[15]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.800    mouse/pixel_color_reg[15]_i_171_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.028 r  mouse/pixel_color_reg[15]_i_90/CO[2]
                         net (fo=1, routed)           0.795    11.823    oled/xpos_reg[8]_10[0]
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.313    12.136 r  oled/pixel_color[15]_i_26/O
                         net (fo=1, routed)           0.590    12.726    oled/pixel_color[15]_i_26_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.850 r  oled/pixel_color[15]_i_10/O
                         net (fo=13, routed)          0.361    13.212    oled/pixel_color_reg[15]_3
    SLICE_X8Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.336 r  oled/pixel_color[15]_i_2/O
                         net (fo=19, routed)          0.480    13.816    oled/pixel_color_reg[15]
    SLICE_X11Y113        LUT3 (Prop_lut3_I0_O)        0.124    13.940 r  oled/pixel_color[15]_i_1/O
                         net (fo=5, routed)           0.361    14.301    wm/mole_down3_reg_1
    SLICE_X10Y114        FDRE                                         r  wm/pixel_color_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.610    14.951    wm/clock_IBUF_BUFG
    SLICE_X10Y114        FDRE                                         r  wm/pixel_color_reg[12]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X10Y114        FDRE (Setup_fdre_C_R)       -0.524    14.659    wm/pixel_color_reg[12]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 3.355ns (37.110%)  route 5.686ns (62.890%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/xpos_reg[7]/Q
                         net (fo=11, routed)          0.855     6.571    mouse/xpos[7]
    SLICE_X9Y108         LUT5 (Prop_lut5_I0_O)        0.124     6.695 r  mouse/mole3_flag_i_25/O
                         net (fo=59, routed)          0.681     7.376    mouse/mole3_flag_i_25_n_0
    SLICE_X9Y108         LUT3 (Prop_lut3_I0_O)        0.124     7.500 r  mouse/mole1_flag_i_13/O
                         net (fo=24, routed)          0.626     8.126    mouse/pixel_color[15]_i_344_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     8.893 r  mouse/pixel_color_reg[15]_i_263/O[3]
                         net (fo=1, routed)           0.937     9.829    oled/xpos_reg[5][3]
    SLICE_X7Y109         LUT6 (Prop_lut6_I3_O)        0.307    10.136 r  oled/pixel_color[15]_i_357/O
                         net (fo=1, routed)           0.000    10.136    oled/pixel_color[15]_i_357_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.686 r  oled/pixel_color_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    10.686    mouse/xpos_reg[8]_0[0]
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  mouse/pixel_color_reg[15]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.800    mouse/pixel_color_reg[15]_i_171_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.028 r  mouse/pixel_color_reg[15]_i_90/CO[2]
                         net (fo=1, routed)           0.795    11.823    oled/xpos_reg[8]_10[0]
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.313    12.136 r  oled/pixel_color[15]_i_26/O
                         net (fo=1, routed)           0.590    12.726    oled/pixel_color[15]_i_26_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.850 r  oled/pixel_color[15]_i_10/O
                         net (fo=13, routed)          0.361    13.212    oled/pixel_color_reg[15]_3
    SLICE_X8Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.336 r  oled/pixel_color[15]_i_2/O
                         net (fo=19, routed)          0.480    13.816    oled/pixel_color_reg[15]
    SLICE_X11Y113        LUT3 (Prop_lut3_I0_O)        0.124    13.940 r  oled/pixel_color[15]_i_1/O
                         net (fo=5, routed)           0.361    14.301    wm/mole_down3_reg_1
    SLICE_X10Y114        FDRE                                         r  wm/pixel_color_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.610    14.951    wm/clock_IBUF_BUFG
    SLICE_X10Y114        FDRE                                         r  wm/pixel_color_reg[13]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X10Y114        FDRE (Setup_fdre_C_R)       -0.524    14.659    wm/pixel_color_reg[13]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 3.355ns (36.670%)  route 5.794ns (63.330%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/xpos_reg[7]/Q
                         net (fo=11, routed)          0.855     6.571    mouse/xpos[7]
    SLICE_X9Y108         LUT5 (Prop_lut5_I0_O)        0.124     6.695 r  mouse/mole3_flag_i_25/O
                         net (fo=59, routed)          0.681     7.376    mouse/mole3_flag_i_25_n_0
    SLICE_X9Y108         LUT3 (Prop_lut3_I0_O)        0.124     7.500 r  mouse/mole1_flag_i_13/O
                         net (fo=24, routed)          0.626     8.126    mouse/pixel_color[15]_i_344_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     8.893 r  mouse/pixel_color_reg[15]_i_263/O[3]
                         net (fo=1, routed)           0.937     9.829    oled/xpos_reg[5][3]
    SLICE_X7Y109         LUT6 (Prop_lut6_I3_O)        0.307    10.136 r  oled/pixel_color[15]_i_357/O
                         net (fo=1, routed)           0.000    10.136    oled/pixel_color[15]_i_357_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.686 r  oled/pixel_color_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    10.686    mouse/xpos_reg[8]_0[0]
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  mouse/pixel_color_reg[15]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.800    mouse/pixel_color_reg[15]_i_171_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.028 r  mouse/pixel_color_reg[15]_i_90/CO[2]
                         net (fo=1, routed)           0.795    11.823    oled/xpos_reg[8]_10[0]
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.313    12.136 r  oled/pixel_color[15]_i_26/O
                         net (fo=1, routed)           0.590    12.726    oled/pixel_color[15]_i_26_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.850 r  oled/pixel_color[15]_i_10/O
                         net (fo=13, routed)          0.361    13.212    oled/pixel_color_reg[15]_3
    SLICE_X8Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.336 r  oled/pixel_color[15]_i_2/O
                         net (fo=19, routed)          0.480    13.816    oled/pixel_color_reg[15]
    SLICE_X11Y113        LUT3 (Prop_lut3_I0_O)        0.124    13.940 r  oled/pixel_color[15]_i_1/O
                         net (fo=5, routed)           0.469    14.409    wm/mole_down3_reg_1
    SLICE_X5Y113         FDRE                                         r  wm/pixel_color_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.677    15.018    wm/clock_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  wm/pixel_color_reg[14]/C
                         clock pessimism              0.267    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y113         FDRE (Setup_fdre_C_R)       -0.429    14.821    wm/pixel_color_reg[14]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.409    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 3.355ns (36.670%)  route 5.794ns (63.330%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/xpos_reg[7]/Q
                         net (fo=11, routed)          0.855     6.571    mouse/xpos[7]
    SLICE_X9Y108         LUT5 (Prop_lut5_I0_O)        0.124     6.695 r  mouse/mole3_flag_i_25/O
                         net (fo=59, routed)          0.681     7.376    mouse/mole3_flag_i_25_n_0
    SLICE_X9Y108         LUT3 (Prop_lut3_I0_O)        0.124     7.500 r  mouse/mole1_flag_i_13/O
                         net (fo=24, routed)          0.626     8.126    mouse/pixel_color[15]_i_344_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     8.893 r  mouse/pixel_color_reg[15]_i_263/O[3]
                         net (fo=1, routed)           0.937     9.829    oled/xpos_reg[5][3]
    SLICE_X7Y109         LUT6 (Prop_lut6_I3_O)        0.307    10.136 r  oled/pixel_color[15]_i_357/O
                         net (fo=1, routed)           0.000    10.136    oled/pixel_color[15]_i_357_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.686 r  oled/pixel_color_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    10.686    mouse/xpos_reg[8]_0[0]
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  mouse/pixel_color_reg[15]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.800    mouse/pixel_color_reg[15]_i_171_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.028 r  mouse/pixel_color_reg[15]_i_90/CO[2]
                         net (fo=1, routed)           0.795    11.823    oled/xpos_reg[8]_10[0]
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.313    12.136 r  oled/pixel_color[15]_i_26/O
                         net (fo=1, routed)           0.590    12.726    oled/pixel_color[15]_i_26_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.850 r  oled/pixel_color[15]_i_10/O
                         net (fo=13, routed)          0.361    13.212    oled/pixel_color_reg[15]_3
    SLICE_X8Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.336 r  oled/pixel_color[15]_i_2/O
                         net (fo=19, routed)          0.480    13.816    oled/pixel_color_reg[15]
    SLICE_X11Y113        LUT3 (Prop_lut3_I0_O)        0.124    13.940 r  oled/pixel_color[15]_i_1/O
                         net (fo=5, routed)           0.469    14.409    wm/mole_down3_reg_1
    SLICE_X5Y113         FDRE                                         r  wm/pixel_color_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.677    15.018    wm/clock_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  wm/pixel_color_reg[15]/C
                         clock pessimism              0.267    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y113         FDRE (Setup_fdre_C_R)       -0.429    14.821    wm/pixel_color_reg[15]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.409    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/pixel_color_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 3.355ns (37.110%)  route 5.686ns (62.890%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.739     5.260    mouse/clock_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  mouse/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mouse/xpos_reg[7]/Q
                         net (fo=11, routed)          0.855     6.571    mouse/xpos[7]
    SLICE_X9Y108         LUT5 (Prop_lut5_I0_O)        0.124     6.695 r  mouse/mole3_flag_i_25/O
                         net (fo=59, routed)          0.681     7.376    mouse/mole3_flag_i_25_n_0
    SLICE_X9Y108         LUT3 (Prop_lut3_I0_O)        0.124     7.500 r  mouse/mole1_flag_i_13/O
                         net (fo=24, routed)          0.626     8.126    mouse/pixel_color[15]_i_344_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     8.893 r  mouse/pixel_color_reg[15]_i_263/O[3]
                         net (fo=1, routed)           0.937     9.829    oled/xpos_reg[5][3]
    SLICE_X7Y109         LUT6 (Prop_lut6_I3_O)        0.307    10.136 r  oled/pixel_color[15]_i_357/O
                         net (fo=1, routed)           0.000    10.136    oled/pixel_color[15]_i_357_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.686 r  oled/pixel_color_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    10.686    mouse/xpos_reg[8]_0[0]
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  mouse/pixel_color_reg[15]_i_171/CO[3]
                         net (fo=1, routed)           0.000    10.800    mouse/pixel_color_reg[15]_i_171_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.028 r  mouse/pixel_color_reg[15]_i_90/CO[2]
                         net (fo=1, routed)           0.795    11.823    oled/xpos_reg[8]_10[0]
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.313    12.136 r  oled/pixel_color[15]_i_26/O
                         net (fo=1, routed)           0.590    12.726    oled/pixel_color[15]_i_26_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.124    12.850 r  oled/pixel_color[15]_i_10/O
                         net (fo=13, routed)          0.361    13.212    oled/pixel_color_reg[15]_3
    SLICE_X8Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.336 r  oled/pixel_color[15]_i_2/O
                         net (fo=19, routed)          0.480    13.816    oled/pixel_color_reg[15]
    SLICE_X11Y113        LUT3 (Prop_lut3_I0_O)        0.124    13.940 r  oled/pixel_color[15]_i_1/O
                         net (fo=5, routed)           0.361    14.301    wm/mole_down3_reg_1
    SLICE_X11Y114        FDRE                                         r  wm/pixel_color_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         1.610    14.951    wm/clock_IBUF_BUFG
    SLICE_X11Y114        FDRE                                         r  wm/pixel_color_reg[11]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X11Y114        FDRE (Setup_fdre_C_R)       -0.429    14.754    wm/pixel_color_reg[11]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                  0.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 wm/img/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/img/rgb_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.647     1.531    wm/img/clock_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  wm/img/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  wm/img/counter_reg[8]/Q
                         net (fo=4, routed)           0.158     1.829    wm/img/counter[8]
    RAMB36_X0Y20         RAMB36E1                                     r  wm/img/rgb_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.964     2.091    wm/img/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  wm/img/rgb_reg_2/CLKARDCLK
                         clock pessimism             -0.503     1.588    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.771    wm/img/rgb_reg_2
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 wm/img/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/img/rgb_reg_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.977%)  route 0.158ns (49.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.646     1.530    wm/img/clock_IBUF_BUFG
    SLICE_X8Y103         FDRE                                         r  wm/img/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  wm/img/counter_reg[1]/Q
                         net (fo=4, routed)           0.158     1.851    wm/img/counter[1]
    RAMB36_X0Y20         RAMB36E1                                     r  wm/img/rgb_reg_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.964     2.091    wm/img/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  wm/img/rgb_reg_2/CLKARDCLK
                         clock pessimism             -0.503     1.588    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.771    wm/img/rgb_reg_2
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 wm/img/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/img/rgb_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.919%)  route 0.171ns (51.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.646     1.530    wm/img/clock_IBUF_BUFG
    SLICE_X8Y103         FDRE                                         r  wm/img/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  wm/img/counter_reg[3]/Q
                         net (fo=4, routed)           0.171     1.865    wm/img/counter[3]
    RAMB36_X0Y20         RAMB36E1                                     r  wm/img/rgb_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.964     2.091    wm/img/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  wm/img/rgb_reg_2/CLKARDCLK
                         clock pessimism             -0.503     1.588    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.771    wm/img/rgb_reg_2
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clk2/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.564     1.447    clk2/clock_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk2/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk2/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    clk2/count_reg[22]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk2/count_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk2/count_reg[20]_i_1__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  clk2/count_reg[24]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.946    clk2/count_reg[24]_i_1__2_n_7
    SLICE_X30Y50         FDRE                                         r  clk2/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.830     1.958    clk2/clock_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk2/count_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk2/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_100us_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.876%)  route 0.169ns (30.124%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.594     1.477    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/Q
                         net (fo=2, routed)           0.168     1.787    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]
    SLICE_X3Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.832    mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.984 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.984    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_7
    SLICE_X3Y100         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.951     2.079    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    mouse/Inst_Ps2Interface/delay_100us_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk100/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.564     1.447    clk100/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk100/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk100/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk100/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk100/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk100/count_reg[24]_i_1__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk100/count_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.923    clk100/count_reg[28]_i_1__1_n_7
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.830     1.958    clk100/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk100/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clk2/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.564     1.447    clk2/clock_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk2/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk2/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    clk2/count_reg[22]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk2/count_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk2/count_reg[20]_i_1__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  clk2/count_reg[24]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.959    clk2/count_reg[24]_i_1__2_n_5
    SLICE_X30Y50         FDRE                                         r  clk2/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.830     1.958    clk2/clock_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk2/count_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk2/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 wm/img/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wm/img/rgb_reg_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.764%)  route 0.214ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.647     1.531    wm/img/clock_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  wm/img/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  wm/img/counter_reg[0]/Q
                         net (fo=4, routed)           0.214     1.885    wm/img/counter[0]
    RAMB36_X0Y20         RAMB36E1                                     r  wm/img/rgb_reg_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.964     2.091    wm/img/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  wm/img/rgb_reg_2/CLKARDCLK
                         clock pessimism             -0.503     1.588    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.771    wm/img/rgb_reg_2
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_100us_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.455%)  route 0.169ns (29.545%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.594     1.477    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]/Q
                         net (fo=2, routed)           0.168     1.787    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]
    SLICE_X3Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.832    mouse/Inst_Ps2Interface/delay_100us_count[0]_i_5_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.984 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.984    mouse/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.049 r  mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.049    mouse/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_5
    SLICE_X3Y100         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.951     2.079    mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  mouse/Inst_Ps2Interface/delay_100us_count_reg[6]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    mouse/Inst_Ps2Interface/delay_100us_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk100/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.564     1.447    clk100/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk100/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk100/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk100/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk100/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk100/count_reg[24]_i_1__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clk100/count_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.934    clk100/count_reg[28]_i_1__1_n_5
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=491, routed)         0.830     1.958    clk100/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk100/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23   wm/img/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20   wm/img/rgb_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21   wm/img/rgb_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22   wm/img/rgb_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y129   ai/count2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y131   ai/count2_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y131   ai/count2_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y129   ai/count2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y129   ai/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y121  wm/halfhz/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y121  wm/halfhz/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y121  wm/halfhz/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y121  wm/halfhz/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y115  wm/halfhz/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y115  wm/halfhz/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y117  wm/halfhz/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y102   mouse/Inst_Ps2Interface/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y102   mouse/Inst_Ps2Interface/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y102   mouse/Inst_Ps2Interface/clk_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y129   ai/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y131   ai/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y131   ai/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y129   ai/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y129   ai/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y129   ai/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y130   ai/count2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y139   clk20k/count_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y139   clk20k/count_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y139   clk20k/count_reg[23]/C



