// Seed: 1235828125
module module_0 (
    input tri  id_0,
    inout wire id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign module_1.id_2 = 0;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd86
) (
    output wor   _id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  wor   id_3,
    output uwire id_4,
    inout  tri1  id_5
);
  logic id_7[1 : id_0];
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  assign module_0.id_0 = 0;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_14;
  wire [-1 : 1 'h0] id_15;
endmodule
