library ieee;
use ieee.std_logic_1164.all;

entity fulladd is 
	port(cin: in std_logic_vector(3 downto 0); carry: in std_logic; cout: out std_logic);
end fulladd;

architecture func of fulladd is
begin
	cout <= (cin(3) and cin(2)) or (cin(3) and cin(1)) or carry;
end func;