
clock_avr.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001422  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000010a  00800060  00001422  000014b6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000054  0080016a  0080016a  000015c0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000015c0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000015f0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001b0  00000000  00000000  0000162c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002769  00000000  00000000  000017dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000db7  00000000  00000000  00003f45  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001265  00000000  00000000  00004cfc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000534  00000000  00000000  00005f64  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000809  00000000  00000000  00006498  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000198a  00000000  00000000  00006ca1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001a8  00000000  00000000  0000862b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	2a c0       	rjmp	.+84     	; 0x56 <__ctors_end>
       2:	44 c0       	rjmp	.+136    	; 0x8c <__bad_interrupt>
       4:	43 c0       	rjmp	.+134    	; 0x8c <__bad_interrupt>
       6:	98 c2       	rjmp	.+1328   	; 0x538 <__vector_3>
       8:	41 c0       	rjmp	.+130    	; 0x8c <__bad_interrupt>
       a:	40 c0       	rjmp	.+128    	; 0x8c <__bad_interrupt>
       c:	57 c3       	rjmp	.+1710   	; 0x6bc <__vector_6>
       e:	3e c0       	rjmp	.+124    	; 0x8c <__bad_interrupt>
      10:	3d c0       	rjmp	.+122    	; 0x8c <__bad_interrupt>
      12:	3c c0       	rjmp	.+120    	; 0x8c <__bad_interrupt>
      14:	3b c0       	rjmp	.+118    	; 0x8c <__bad_interrupt>
      16:	fa c1       	rjmp	.+1012   	; 0x40c <__vector_11>
      18:	39 c0       	rjmp	.+114    	; 0x8c <__bad_interrupt>
      1a:	38 c0       	rjmp	.+112    	; 0x8c <__bad_interrupt>
      1c:	37 c0       	rjmp	.+110    	; 0x8c <__bad_interrupt>
      1e:	36 c0       	rjmp	.+108    	; 0x8c <__bad_interrupt>
      20:	35 c0       	rjmp	.+106    	; 0x8c <__bad_interrupt>
      22:	5e c1       	rjmp	.+700    	; 0x2e0 <__vector_17>
      24:	33 c0       	rjmp	.+102    	; 0x8c <__bad_interrupt>
      26:	6c c2       	rjmp	.+1240   	; 0x500 <catod+0x10>
      28:	6e c2       	rjmp	.+1244   	; 0x506 <catod+0x16>
      2a:	6f c2       	rjmp	.+1246   	; 0x50a <catod+0x1a>
      2c:	70 c2       	rjmp	.+1248   	; 0x50e <catod+0x1e>
      2e:	71 c2       	rjmp	.+1250   	; 0x512 <catod+0x22>
      30:	72 c2       	rjmp	.+1252   	; 0x516 <catod+0x26>
      32:	73 c2       	rjmp	.+1254   	; 0x51a <catod+0x2a>
      34:	74 c2       	rjmp	.+1256   	; 0x51e <catod+0x2e>
      36:	75 c2       	rjmp	.+1258   	; 0x522 <catod+0x32>
      38:	77 c2       	rjmp	.+1262   	; 0x528 <catod+0x38>

0000003a <RDA5807M_ChannelSpacings>:
      3a:	64 00 c8 00 32 00 19 00                             d...2...

00000042 <RDA5807M_BandHigherLimits>:
      42:	30 2a 8c 23 30 2a b0 1d 64 19                       0*.#0*..d.

0000004c <RDA5807M_BandLowerLimits>:
      4c:	fc 21 b0 1d b0 1d 64 19 88 13                       .!....d...

00000056 <__ctors_end>:
      56:	11 24       	eor	r1, r1
      58:	1f be       	out	0x3f, r1	; 63
      5a:	cf e5       	ldi	r28, 0x5F	; 95
      5c:	d4 e0       	ldi	r29, 0x04	; 4
      5e:	de bf       	out	0x3e, r29	; 62
      60:	cd bf       	out	0x3d, r28	; 61

00000062 <__do_copy_data>:
      62:	11 e0       	ldi	r17, 0x01	; 1
      64:	a0 e6       	ldi	r26, 0x60	; 96
      66:	b0 e0       	ldi	r27, 0x00	; 0
      68:	e2 e2       	ldi	r30, 0x22	; 34
      6a:	f4 e1       	ldi	r31, 0x14	; 20
      6c:	02 c0       	rjmp	.+4      	; 0x72 <__do_copy_data+0x10>
      6e:	05 90       	lpm	r0, Z+
      70:	0d 92       	st	X+, r0
      72:	aa 36       	cpi	r26, 0x6A	; 106
      74:	b1 07       	cpc	r27, r17
      76:	d9 f7       	brne	.-10     	; 0x6e <__do_copy_data+0xc>

00000078 <__do_clear_bss>:
      78:	21 e0       	ldi	r18, 0x01	; 1
      7a:	aa e6       	ldi	r26, 0x6A	; 106
      7c:	b1 e0       	ldi	r27, 0x01	; 1
      7e:	01 c0       	rjmp	.+2      	; 0x82 <.do_clear_bss_start>

00000080 <.do_clear_bss_loop>:
      80:	1d 92       	st	X+, r1

00000082 <.do_clear_bss_start>:
      82:	ae 3b       	cpi	r26, 0xBE	; 190
      84:	b2 07       	cpc	r27, r18
      86:	e1 f7       	brne	.-8      	; 0x80 <.do_clear_bss_loop>
      88:	72 d3       	rcall	.+1764   	; 0x76e <main>
      8a:	c9 c9       	rjmp	.-3182   	; 0xfffff41e <__eeprom_end+0xff7ef41e>

0000008c <__bad_interrupt>:
      8c:	b9 cf       	rjmp	.-142    	; 0x0 <__vectors>

0000008e <dec2bcd>:

static volatile uint8_t a[2];

uint8_t dec2bcd(uint8_t d)
{
	return ((d/10 * 16) + (d % 10));
      8e:	6a e0       	ldi	r22, 0x0A	; 10
      90:	14 d8       	rcall	.-4056   	; 0xfffff0ba <__eeprom_end+0xff7ef0ba>
}
      92:	20 e1       	ldi	r18, 0x10	; 16
      94:	82 9f       	mul	r24, r18
      96:	90 0d       	add	r25, r0
      98:	11 24       	eor	r1, r1
      9a:	89 2f       	mov	r24, r25
      9c:	08 95       	ret

0000009e <bcd2dec>:

uint8_t bcd2dec(uint8_t b)
{
	return ((b/16 * 10) + (b % 16));
      9e:	98 2f       	mov	r25, r24
      a0:	92 95       	swap	r25
      a2:	9f 70       	andi	r25, 0x0F	; 15
      a4:	8f 70       	andi	r24, 0x0F	; 15
}
      a6:	2a e0       	ldi	r18, 0x0A	; 10
      a8:	92 9f       	mul	r25, r18
      aa:	80 0d       	add	r24, r0
      ac:	11 24       	eor	r1, r1
      ae:	08 95       	ret

000000b0 <rtc_read_byte>:

uint8_t rtc_read_byte(uint8_t offset)
{
	i2cMasterUploadBuf(offset);
      b0:	c5 d0       	rcall	.+394    	; 0x23c <i2cMasterUploadBuf>
	i2cMasterReceive(RTC_ADDR, 1);
      b2:	61 e0       	ldi	r22, 0x01	; 1
      b4:	88 e6       	ldi	r24, 0x68	; 104
      b6:	ea d0       	rcall	.+468    	; 0x28c <i2cMasterReceive>
	i2cMasterDownloadBufIndex((uint8_t*)&a[0] , 0);
      b8:	60 e0       	ldi	r22, 0x00	; 0
      ba:	8a e6       	ldi	r24, 0x6A	; 106
      bc:	91 e0       	ldi	r25, 0x01	; 1
      be:	03 d1       	rcall	.+518    	; 0x2c6 <i2cMasterDownloadBufIndex>
	return a[0];
      c0:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <__data_end>
}
      c4:	08 95       	ret

000000c6 <rtc_write_byte>:

void rtc_write_byte(uint8_t b, uint8_t offset)
{
      c6:	cf 93       	push	r28
      c8:	c8 2f       	mov	r28, r24
      ca:	86 2f       	mov	r24, r22
	i2cMasterUploadBuf(offset);
      cc:	b7 d0       	rcall	.+366    	; 0x23c <i2cMasterUploadBuf>
	i2cMasterUploadBuf(b);
      ce:	8c 2f       	mov	r24, r28
      d0:	b5 d0       	rcall	.+362    	; 0x23c <i2cMasterUploadBuf>
	i2cMasterSendBuf(RTC_ADDR);
      d2:	88 e6       	ldi	r24, 0x68	; 104
}
      d4:	cf 91       	pop	r28

void rtc_write_byte(uint8_t b, uint8_t offset)
{
	i2cMasterUploadBuf(offset);
	i2cMasterUploadBuf(b);
	i2cMasterSendBuf(RTC_ADDR);
      d6:	c5 c0       	rjmp	.+394    	; 0x262 <i2cMasterSendBuf>

000000d8 <rtc_init>:
}

void rtc_init()
{
      d8:	cf 93       	push	r28
      da:	df 93       	push	r29
	uint8_t temp1 = rtc_read_byte(0x11);
      dc:	81 e1       	ldi	r24, 0x11	; 17
      de:	e8 df       	rcall	.-48     	; 0xb0 <rtc_read_byte>
      e0:	d8 2f       	mov	r29, r24
	uint8_t temp2 = rtc_read_byte(0x12);
      e2:	82 e1       	ldi	r24, 0x12	; 18
      e4:	e5 df       	rcall	.-54     	; 0xb0 <rtc_read_byte>
      e6:	c8 2f       	mov	r28, r24
		
	rtc_write_byte(0xee, 0x11);
      e8:	61 e1       	ldi	r22, 0x11	; 17
      ea:	8e ee       	ldi	r24, 0xEE	; 238
      ec:	ec df       	rcall	.-40     	; 0xc6 <rtc_write_byte>
	rtc_write_byte(0xdd, 0x12);
      ee:	62 e1       	ldi	r22, 0x12	; 18
      f0:	8d ed       	ldi	r24, 0xDD	; 221
      f2:	e9 df       	rcall	.-46     	; 0xc6 <rtc_write_byte>

	if (rtc_read_byte(0x11) == 0xee && rtc_read_byte(0x12) == 0xdd) 
      f4:	81 e1       	ldi	r24, 0x11	; 17
      f6:	dc df       	rcall	.-72     	; 0xb0 <rtc_read_byte>
      f8:	8e 3e       	cpi	r24, 0xEE	; 238
      fa:	61 f4       	brne	.+24     	; 0x114 <rtc_init+0x3c>
      fc:	82 e1       	ldi	r24, 0x12	; 18
      fe:	d8 df       	rcall	.-80     	; 0xb0 <rtc_read_byte>
     100:	8d 3d       	cpi	r24, 0xDD	; 221
     102:	41 f4       	brne	.+16     	; 0x114 <rtc_init+0x3c>
	{
		// restore values
		rtc_write_byte(temp1, 0x11);
     104:	61 e1       	ldi	r22, 0x11	; 17
     106:	8d 2f       	mov	r24, r29
     108:	de df       	rcall	.-68     	; 0xc6 <rtc_write_byte>
		rtc_write_byte(temp2, 0x12);
     10a:	62 e1       	ldi	r22, 0x12	; 18
     10c:	8c 2f       	mov	r24, r28
	}
}
     10e:	df 91       	pop	r29
     110:	cf 91       	pop	r28

	if (rtc_read_byte(0x11) == 0xee && rtc_read_byte(0x12) == 0xdd) 
	{
		// restore values
		rtc_write_byte(temp1, 0x11);
		rtc_write_byte(temp2, 0x12);
     112:	d9 cf       	rjmp	.-78     	; 0xc6 <rtc_write_byte>
	}
}
     114:	df 91       	pop	r29
     116:	cf 91       	pop	r28
     118:	08 95       	ret

0000011a <rtc_get_time_s>:

void rtc_get_time_s(uint8_t* hour, uint8_t* min, uint8_t* sec)
{
     11a:	8f 92       	push	r8
     11c:	9f 92       	push	r9
     11e:	af 92       	push	r10
     120:	bf 92       	push	r11
     122:	cf 92       	push	r12
     124:	df 92       	push	r13
     126:	ef 92       	push	r14
     128:	ff 92       	push	r15
     12a:	1f 93       	push	r17
     12c:	cf 93       	push	r28
     12e:	df 93       	push	r29
     130:	cd b7       	in	r28, 0x3d	; 61
     132:	de b7       	in	r29, 0x3e	; 62
     134:	29 97       	sbiw	r28, 0x09	; 9
     136:	0f b6       	in	r0, 0x3f	; 63
     138:	f8 94       	cli
     13a:	de bf       	out	0x3e, r29	; 62
     13c:	0f be       	out	0x3f, r0	; 63
     13e:	cd bf       	out	0x3d, r28	; 61
     140:	6c 01       	movw	r12, r24
     142:	5b 01       	movw	r10, r22
     144:	4a 01       	movw	r8, r20
	uint8_t rtc[9];

	// read 7 bytes starting from register 0
	// sec, min, hour, day-of-week, date, month, year
	i2cMasterUploadBuf(0);
     146:	80 e0       	ldi	r24, 0x00	; 0
     148:	79 d0       	rcall	.+242    	; 0x23c <i2cMasterUploadBuf>
	i2cMasterReceive(RTC_ADDR, 7);
     14a:	67 e0       	ldi	r22, 0x07	; 7
     14c:	88 e6       	ldi	r24, 0x68	; 104
     14e:	9e d0       	rcall	.+316    	; 0x28c <i2cMasterReceive>
     150:	ce 01       	movw	r24, r28
     152:	01 96       	adiw	r24, 0x01	; 1
     154:	7c 01       	movw	r14, r24
	for(uint8_t i=0;i<7;i++)
     156:	10 e0       	ldi	r17, 0x00	; 0
	i2cMasterDownloadBufIndex((uint8_t*)&rtc[i] , i);
     158:	61 2f       	mov	r22, r17
     15a:	c7 01       	movw	r24, r14
     15c:	b4 d0       	rcall	.+360    	; 0x2c6 <i2cMasterDownloadBufIndex>

	// read 7 bytes starting from register 0
	// sec, min, hour, day-of-week, date, month, year
	i2cMasterUploadBuf(0);
	i2cMasterReceive(RTC_ADDR, 7);
	for(uint8_t i=0;i<7;i++)
     15e:	1f 5f       	subi	r17, 0xFF	; 255
     160:	9f ef       	ldi	r25, 0xFF	; 255
     162:	e9 1a       	sub	r14, r25
     164:	f9 0a       	sbc	r15, r25
     166:	17 30       	cpi	r17, 0x07	; 7
     168:	b9 f7       	brne	.-18     	; 0x158 <rtc_get_time_s+0x3e>
	i2cMasterDownloadBufIndex((uint8_t*)&rtc[i] , i);
	
	*sec =  bcd2dec(rtc[0]);
     16a:	89 81       	ldd	r24, Y+1	; 0x01
     16c:	98 df       	rcall	.-208    	; 0x9e <bcd2dec>
     16e:	f4 01       	movw	r30, r8
     170:	80 83       	st	Z, r24
	//UART_Send_Char(sec);
	*min =  bcd2dec(rtc[1]);
     172:	8a 81       	ldd	r24, Y+2	; 0x02
     174:	94 df       	rcall	.-216    	; 0x9e <bcd2dec>
     176:	f5 01       	movw	r30, r10
     178:	80 83       	st	Z, r24
	*hour = bcd2dec(rtc[2]);
     17a:	8b 81       	ldd	r24, Y+3	; 0x03
     17c:	90 df       	rcall	.-224    	; 0x9e <bcd2dec>
     17e:	f6 01       	movw	r30, r12
     180:	80 83       	st	Z, r24
}
     182:	29 96       	adiw	r28, 0x09	; 9
     184:	0f b6       	in	r0, 0x3f	; 63
     186:	f8 94       	cli
     188:	de bf       	out	0x3e, r29	; 62
     18a:	0f be       	out	0x3f, r0	; 63
     18c:	cd bf       	out	0x3d, r28	; 61
     18e:	df 91       	pop	r29
     190:	cf 91       	pop	r28
     192:	1f 91       	pop	r17
     194:	ff 90       	pop	r15
     196:	ef 90       	pop	r14
     198:	df 90       	pop	r13
     19a:	cf 90       	pop	r12
     19c:	bf 90       	pop	r11
     19e:	af 90       	pop	r10
     1a0:	9f 90       	pop	r9
     1a2:	8f 90       	pop	r8
     1a4:	08 95       	ret

000001a6 <rtc_set_time_s>:

void rtc_set_time_s(uint8_t hour, uint8_t min, uint8_t sec)
{
     1a6:	1f 93       	push	r17
     1a8:	cf 93       	push	r28
     1aa:	df 93       	push	r29
     1ac:	c8 2f       	mov	r28, r24
     1ae:	d6 2f       	mov	r29, r22
     1b0:	14 2f       	mov	r17, r20
	i2cMasterUploadBuf(0);
     1b2:	80 e0       	ldi	r24, 0x00	; 0
     1b4:	43 d0       	rcall	.+134    	; 0x23c <i2cMasterUploadBuf>

	// clock halt bit is 7th bit of seconds: this is always cleared to start the clock
	i2cMasterUploadBuf(dec2bcd(sec)); // seconds
     1b6:	81 2f       	mov	r24, r17
     1b8:	6a df       	rcall	.-300    	; 0x8e <dec2bcd>
     1ba:	40 d0       	rcall	.+128    	; 0x23c <i2cMasterUploadBuf>
	i2cMasterUploadBuf(dec2bcd(min)); // minutes
     1bc:	8d 2f       	mov	r24, r29
     1be:	67 df       	rcall	.-306    	; 0x8e <dec2bcd>
     1c0:	3d d0       	rcall	.+122    	; 0x23c <i2cMasterUploadBuf>
	i2cMasterUploadBuf(dec2bcd(hour)); // hours
     1c2:	8c 2f       	mov	r24, r28
     1c4:	64 df       	rcall	.-312    	; 0x8e <dec2bcd>
     1c6:	3a d0       	rcall	.+116    	; 0x23c <i2cMasterUploadBuf>
	i2cMasterSendBuf(RTC_ADDR);
     1c8:	88 e6       	ldi	r24, 0x68	; 104
     1ca:	df 91       	pop	r29
     1cc:	cf 91       	pop	r28
     1ce:	1f 91       	pop	r17

	// clock halt bit is 7th bit of seconds: this is always cleared to start the clock
	i2cMasterUploadBuf(dec2bcd(sec)); // seconds
	i2cMasterUploadBuf(dec2bcd(min)); // minutes
	i2cMasterUploadBuf(dec2bcd(hour)); // hours
	i2cMasterSendBuf(RTC_ADDR);
     1d0:	48 c0       	rjmp	.+144    	; 0x262 <i2cMasterSendBuf>

000001d2 <i2cSetBitrate>:
void i2cSetBitrate (uint16_t bitrateKHz)							//	*
{																	//	*
uint8_t TWPS_i2c=0,k=1;												//	*
uint16hl_t bitrate;													//	*
// проверяем максимальную допустимую скорость							*
if (bitrateKHz>=bitrate_max) 										//	*
     1d2:	8b 31       	cpi	r24, 0x1B	; 27
     1d4:	91 05       	cpc	r25, r1
     1d6:	28 f0       	brcs	.+10     	; 0x1e2 <i2cSetBitrate+0x10>
{																	//	*
// Вставляем максимально-допустимую скорость работы шины				*
TWSR&=~0b11;	// Обнуляем предделитель тактирования шины ТВИ			*
     1d8:	81 b1       	in	r24, 0x01	; 1
     1da:	8c 7f       	andi	r24, 0xFC	; 252
     1dc:	81 b9       	out	0x01, r24	; 1
TWBR=10;		// Выставляем максимальную скорость работы шины			*
     1de:	8a e0       	ldi	r24, 0x0A	; 10
     1e0:	1b c0       	rjmp	.+54     	; 0x218 <i2cSetBitrate+0x46>
return;																//	*
}																	//	*
bitrate.HL=(F_CPU/1000/bitrateKHz-16);								//	*
     1e2:	9c 01       	movw	r18, r24
     1e4:	40 e0       	ldi	r20, 0x00	; 0
     1e6:	50 e0       	ldi	r21, 0x00	; 0
     1e8:	68 ee       	ldi	r22, 0xE8	; 232
     1ea:	73 e0       	ldi	r23, 0x03	; 3
     1ec:	80 e0       	ldi	r24, 0x00	; 0
     1ee:	90 e0       	ldi	r25, 0x00	; 0
     1f0:	84 d7       	rcall	.+3848   	; 0x10fa <__divmodsi4>
     1f2:	c9 01       	movw	r24, r18
     1f4:	40 97       	sbiw	r24, 0x10	; 16
}																	//	*
//----------------------------------------------------------------------*
//	Настройка частоты шины TWI											*
void i2cSetBitrate (uint16_t bitrateKHz)							//	*
{																	//	*
uint8_t TWPS_i2c=0,k=1;												//	*
     1f6:	e1 e0       	ldi	r30, 0x01	; 1
     1f8:	40 e0       	ldi	r20, 0x00	; 0
goto step1;															//	*
do {																//	*
TWPS_i2c++;															//	*
k=k*4;																//	*
step1:																//	*
bitrate.HL=bitrate.HL/(2*k);										//	*
     1fa:	6e 2f       	mov	r22, r30
     1fc:	70 e0       	ldi	r23, 0x00	; 0
     1fe:	66 0f       	add	r22, r22
     200:	77 1f       	adc	r23, r23
     202:	67 d7       	rcall	.+3790   	; 0x10d2 <__udivmodhi4>
     204:	cb 01       	movw	r24, r22
} while (bitrate.HL>=0x0100);										//	*
     206:	6f 3f       	cpi	r22, 0xFF	; 255
     208:	71 05       	cpc	r23, r1
     20a:	29 f0       	breq	.+10     	; 0x216 <i2cSetBitrate+0x44>
     20c:	20 f0       	brcs	.+8      	; 0x216 <i2cSetBitrate+0x44>
return;																//	*
}																	//	*
bitrate.HL=(F_CPU/1000/bitrateKHz-16);								//	*
goto step1;															//	*
do {																//	*
TWPS_i2c++;															//	*
     20e:	4f 5f       	subi	r20, 0xFF	; 255
k=k*4;																//	*
     210:	ee 0f       	add	r30, r30
     212:	ee 0f       	add	r30, r30
     214:	f2 cf       	rjmp	.-28     	; 0x1fa <i2cSetBitrate+0x28>
step1:																//	*
bitrate.HL=bitrate.HL/(2*k);										//	*
} while (bitrate.HL>=0x0100);										//	*
TWSR=TWPS_i2c;														//	*
     216:	41 b9       	out	0x01, r20	; 1
TWBR=bitrate.L;														//	*
     218:	80 b9       	out	0x00, r24	; 0
     21a:	08 95       	ret

0000021c <i2cInit>:
{																	//	*
#ifdef set_pull_up_i2c												//	*
//PORT_i2c|=(1<<SCL);													//	*
//PORT_i2c|=(1<<SDA);													//	*
#endif																//	*
i2cSetBitrate(bitrate_def);											//	*
     21c:	8a e0       	ldi	r24, 0x0A	; 10
     21e:	90 e0       	ldi	r25, 0x00	; 0
     220:	d8 df       	rcall	.-80     	; 0x1d2 <i2cSetBitrate>
I2Cstate=I2C_IDLE;													//	*
     222:	10 92 84 01 	sts	0x0184, r1	; 0x800184 <I2Cstate>
TWCR=0;																//	*
     226:	16 be       	out	0x36, r1	; 54
#ifdef Slave_MODE													//	*
i2cSetDeviceAddr(i2cMyAddres, 0);									//	*
#endif																//	*
TWCR|=(1<<TWEN)|(1<<TWIE)|(1<TWINT);								//	*
     228:	86 b7       	in	r24, 0x36	; 54
     22a:	85 60       	ori	r24, 0x05	; 5
     22c:	86 bf       	out	0x36, r24	; 54
sei();																//	*
     22e:	78 94       	sei
     230:	08 95       	ret

00000232 <i2cMasterBufReset>:
#ifdef Master_MODE
//______________________________________________________________________*
//	Сброс указателя Master-буфера										*
void i2cMasterBufReset(void)										//	*
{																	//	*
i2cMasterSendPlan=0;	// обнуляем счетчик байт для отправки 			*
     232:	10 92 6d 01 	sts	0x016D, r1	; 0x80016d <i2cMasterSendPlan>
i2cMasterReceivePlan=0; // обнуляем счетчик байт для приема				*
     236:	10 92 6c 01 	sts	0x016C, r1	; 0x80016c <i2cMasterReceivePlan>
     23a:	08 95       	ret

0000023c <i2cMasterUploadBuf>:
//----------------------------------------------------------------------*
//	Загрузка ДАННЫХ в Master-буфер для ОТПРАВКИ							*
//	Результат функции успешность загрузки данных в буфер				*
uint8_t i2cMasterUploadBuf(uint8_t data)							//	*
{																	//	*
if (i2cMasterSendPlan<Size_Master_Buf)								//	*
     23c:	90 91 6d 01 	lds	r25, 0x016D	; 0x80016d <i2cMasterSendPlan>
     240:	94 31       	cpi	r25, 0x14	; 20
     242:	68 f4       	brcc	.+26     	; 0x25e <i2cMasterUploadBuf+0x22>
	{																//	*
	i2cMasterBuf[i2cMasterSendPlan]=data;							//	*
     244:	e0 91 6d 01 	lds	r30, 0x016D	; 0x80016d <i2cMasterSendPlan>
     248:	f0 e0       	ldi	r31, 0x00	; 0
     24a:	e1 59       	subi	r30, 0x91	; 145
     24c:	fe 4f       	sbci	r31, 0xFE	; 254
     24e:	80 83       	st	Z, r24
	i2cMasterSendPlan++;											//	*
     250:	80 91 6d 01 	lds	r24, 0x016D	; 0x80016d <i2cMasterSendPlan>
     254:	8f 5f       	subi	r24, 0xFF	; 255
     256:	80 93 6d 01 	sts	0x016D, r24	; 0x80016d <i2cMasterSendPlan>
	return 1;														//	*
     25a:	81 e0       	ldi	r24, 0x01	; 1
     25c:	08 95       	ret
	}																//	*
	else															//	*
	{																//	*
	// i2cMasterSendPlan == Size_Master_Buf								* 
	return 0;														//	*
     25e:	80 e0       	ldi	r24, 0x00	; 0
	}																//	*
}																	//	*
     260:	08 95       	ret

00000262 <i2cMasterSendBuf>:
//----------------------------------------------------------------------*
//	Отправка данных из Master-буфера									*
//	Результат функции кол-во отправленных байт							*
uint8_t i2cMasterSendBuf(uint8_t deviceAdd)							//	*
{																	//	*
while(I2Cstate); 		// Ожидаем освобождения шины 					*
     262:	90 91 84 01 	lds	r25, 0x0184	; 0x800184 <I2Cstate>
     266:	91 11       	cpse	r25, r1
     268:	fc cf       	rjmp	.-8      	; 0x262 <i2cMasterSendBuf>
I2Cstate=I2C_MASTER_TX; // Устанавливаем флаг  предачи мастером 		*
     26a:	92 e0       	ldi	r25, 0x02	; 2
     26c:	90 93 84 01 	sts	0x0184, r25	; 0x800184 <I2Cstate>
i2cDeviceAddrRW=(deviceAdd<<1);	// Загружаем Slave АДРЕС+W				*
     270:	88 0f       	add	r24, r24
     272:	80 93 6e 01 	sts	0x016E, r24	; 0x80016e <i2cDeviceAddrRW>
i2cSendStartI();		// Посылаем команду старта передачи				*
     276:	85 ea       	ldi	r24, 0xA5	; 165
     278:	86 bf       	out	0x36, r24	; 54
while(I2Cstate); 		// Ожидаем освобождения шины 					*
     27a:	80 91 84 01 	lds	r24, 0x0184	; 0x800184 <I2Cstate>
     27e:	81 11       	cpse	r24, r1
     280:	fc cf       	rjmp	.-8      	; 0x27a <i2cMasterSendBuf+0x18>
i2cMasterSendPlan=0;	// Все байты отправлены							*
     282:	10 92 6d 01 	sts	0x016D, r1	; 0x80016d <i2cMasterSendPlan>
return i2cCurrentIndex; // Кол-во успешно отправленных байт				*
     286:	80 91 83 01 	lds	r24, 0x0183	; 0x800183 <i2cCurrentIndex>
}																	//	*
     28a:	08 95       	ret

0000028c <i2cMasterReceive>:
//	Чтение данных из Slave												*
//	Перед чтение происходит запись данных из Мастер-Буфера				*
//	Результат функции кол-во принятых байт								*
uint8_t i2cMasterReceive(uint8_t deviceAdd, uint8_t lenght)			//	*
{																	//	*
while(I2Cstate); 		// Ожидаем освобождения шины					*
     28c:	90 91 84 01 	lds	r25, 0x0184	; 0x800184 <I2Cstate>
     290:	91 11       	cpse	r25, r1
     292:	fc cf       	rjmp	.-8      	; 0x28c <i2cMasterReceive>
i2cMasterReceivePlan=lenght; // Планируется принять						*
     294:	60 93 6c 01 	sts	0x016C, r22	; 0x80016c <i2cMasterReceivePlan>
// ПРоверяем требуется ли что-то передать из буфера Мастера				*
if (i2cMasterSendPlan) 												//	*
     298:	90 91 6d 01 	lds	r25, 0x016D	; 0x80016d <i2cMasterSendPlan>
     29c:	99 23       	and	r25, r25
     29e:	11 f0       	breq	.+4      	; 0x2a4 <i2cMasterReceive+0x18>
	{																//	*
	// В буфере что-то есть. Скорее всего это адрес						*
	i2cMasterSendBuf(deviceAdd);									//	*
     2a0:	e0 df       	rcall	.-64     	; 0x262 <i2cMasterSendBuf>
     2a2:	0e c0       	rjmp	.+28     	; 0x2c0 <i2cMasterReceive+0x34>
	}																//	*
	else															//	*
	{																//	*
	I2Cstate=I2C_MASTER_RX; // Устанавливаем флаг приема мастером		*
     2a4:	93 e0       	ldi	r25, 0x03	; 3
     2a6:	90 93 84 01 	sts	0x0184, r25	; 0x800184 <I2Cstate>
	i2cDeviceAddrRW=(deviceAdd<<1)|(1);								//	*
     2aa:	88 0f       	add	r24, r24
     2ac:	81 60       	ori	r24, 0x01	; 1
     2ae:	80 93 6e 01 	sts	0x016E, r24	; 0x80016e <i2cDeviceAddrRW>
	i2cSendStartI();												//	*
     2b2:	85 ea       	ldi	r24, 0xA5	; 165
     2b4:	86 bf       	out	0x36, r24	; 54
	while(I2Cstate); 		// Ожидаем освобождения шины			//	*
     2b6:	80 91 84 01 	lds	r24, 0x0184	; 0x800184 <I2Cstate>
     2ba:	81 11       	cpse	r24, r1
     2bc:	fc cf       	rjmp	.-8      	; 0x2b6 <i2cMasterReceive+0x2a>
	i2cMasterBufReset();// Сброс Буфера мастера							*
     2be:	b9 df       	rcall	.-142    	; 0x232 <i2cMasterBufReset>
	}																//	*
return i2cCurrentIndex;												//	*
     2c0:	80 91 83 01 	lds	r24, 0x0183	; 0x800183 <i2cCurrentIndex>
}																	//	*
     2c4:	08 95       	ret

000002c6 <i2cMasterDownloadBufIndex>:
//----------------------------------------------------------------------*
//	ИНДЕКНОЕ чтение ДАННЫХ из Master-буфер после ПРИЕМА					*
//	Результат функции успешность чтения данных из буфера				*
uint8_t i2cMasterDownloadBufIndex(uint8_t* result, uint8_t index)	//	*
{																	//	*
if (index<Size_Master_Buf) 											//	*
     2c6:	64 31       	cpi	r22, 0x14	; 20
     2c8:	48 f4       	brcc	.+18     	; 0x2dc <i2cMasterDownloadBufIndex+0x16>
	{																//	*
	*result=i2cMasterBuf[index];									//	*
     2ca:	e6 2f       	mov	r30, r22
     2cc:	f0 e0       	ldi	r31, 0x00	; 0
     2ce:	e1 59       	subi	r30, 0x91	; 145
     2d0:	fe 4f       	sbci	r31, 0xFE	; 254
     2d2:	20 81       	ld	r18, Z
     2d4:	fc 01       	movw	r30, r24
     2d6:	20 83       	st	Z, r18
	return 1;														//	*
     2d8:	81 e0       	ldi	r24, 0x01	; 1
     2da:	08 95       	ret
	}																//	*
else																//	*
	{																//	*
	return 0;														//	*
     2dc:	80 e0       	ldi	r24, 0x00	; 0
	}																//	*
}																	//	*
     2de:	08 95       	ret

000002e0 <__vector_17>:
//																		*
//		Обработчик прерываний шины TWI									*
//																		*
//***********************************************************************
ISR(TWI_vect)														//	*
{																	//	*
     2e0:	1f 92       	push	r1
     2e2:	0f 92       	push	r0
     2e4:	0f b6       	in	r0, 0x3f	; 63
     2e6:	0f 92       	push	r0
     2e8:	11 24       	eor	r1, r1
     2ea:	2f 93       	push	r18
     2ec:	3f 93       	push	r19
     2ee:	8f 93       	push	r24
     2f0:	9f 93       	push	r25
     2f2:	ef 93       	push	r30
     2f4:	ff 93       	push	r31
uint8_t status=(TWSR&TWSR_STATUS_MASK);	// считываем КОД прерывания		*
     2f6:	81 b1       	in	r24, 0x01	; 1
switch(status)				// Обрабатываем КОД прерывания				*
     2f8:	88 7f       	andi	r24, 0xF8	; 248
     2fa:	88 32       	cpi	r24, 0x28	; 40
     2fc:	59 f1       	breq	.+86     	; 0x354 <__vector_17+0x74>
     2fe:	78 f4       	brcc	.+30     	; 0x31e <__vector_17+0x3e>
     300:	80 31       	cpi	r24, 0x10	; 16
     302:	19 f1       	breq	.+70     	; 0x34a <__vector_17+0x6a>
     304:	30 f4       	brcc	.+12     	; 0x312 <__vector_17+0x32>
     306:	88 23       	and	r24, r24
     308:	09 f4       	brne	.+2      	; 0x30c <__vector_17+0x2c>
     30a:	71 c0       	rjmp	.+226    	; 0x3ee <__vector_17+0x10e>
     30c:	88 30       	cpi	r24, 0x08	; 8
     30e:	e9 f0       	breq	.+58     	; 0x34a <__vector_17+0x6a>
     310:	72 c0       	rjmp	.+228    	; 0x3f6 <__vector_17+0x116>
     312:	88 31       	cpi	r24, 0x18	; 24
     314:	e9 f0       	breq	.+58     	; 0x350 <__vector_17+0x70>
     316:	80 32       	cpi	r24, 0x20	; 32
     318:	09 f4       	brne	.+2      	; 0x31c <__vector_17+0x3c>
     31a:	69 c0       	rjmp	.+210    	; 0x3ee <__vector_17+0x10e>
     31c:	6c c0       	rjmp	.+216    	; 0x3f6 <__vector_17+0x116>
     31e:	80 34       	cpi	r24, 0x40	; 64
     320:	b1 f1       	breq	.+108    	; 0x38e <__vector_17+0xae>
     322:	50 f4       	brcc	.+20     	; 0x338 <__vector_17+0x58>
     324:	80 33       	cpi	r24, 0x30	; 48
     326:	09 f4       	brne	.+2      	; 0x32a <__vector_17+0x4a>
     328:	62 c0       	rjmp	.+196    	; 0x3ee <__vector_17+0x10e>
     32a:	88 33       	cpi	r24, 0x38	; 56
     32c:	09 f0       	breq	.+2      	; 0x330 <__vector_17+0x50>
     32e:	63 c0       	rjmp	.+198    	; 0x3f6 <__vector_17+0x116>
//***********************************************************************
//***********************************************************************
//	Потеря арбитража													*
//----------------------------------------------------------------------* 
case TWI_MTX_ARB_LOST:												//	*
	TWCR=(1<<TWINT)|(1<<TWSTA)|(TWCR&TWCR_CMD_MASK);				//	*
     330:	86 b7       	in	r24, 0x36	; 54
     332:	8f 70       	andi	r24, 0x0F	; 15
     334:	80 6a       	ori	r24, 0xA0	; 160
     336:	5c c0       	rjmp	.+184    	; 0x3f0 <__vector_17+0x110>
//																		*
//***********************************************************************
ISR(TWI_vect)														//	*
{																	//	*
uint8_t status=(TWSR&TWSR_STATUS_MASK);	// считываем КОД прерывания		*
switch(status)				// Обрабатываем КОД прерывания				*
     338:	80 35       	cpi	r24, 0x50	; 80
     33a:	91 f1       	breq	.+100    	; 0x3a0 <__vector_17+0xc0>
     33c:	88 35       	cpi	r24, 0x58	; 88
     33e:	09 f4       	brne	.+2      	; 0x342 <__vector_17+0x62>
     340:	49 c0       	rjmp	.+146    	; 0x3d4 <__vector_17+0xf4>
     342:	88 34       	cpi	r24, 0x48	; 72
     344:	09 f0       	breq	.+2      	; 0x348 <__vector_17+0x68>
     346:	57 c0       	rjmp	.+174    	; 0x3f6 <__vector_17+0x116>
     348:	52 c0       	rjmp	.+164    	; 0x3ee <__vector_17+0x10e>
//																		*
#ifdef Master_MODE
//----------------------------------------------------------------------*
case TWI_START:	 	 // 0х08 состояние START отправленно				* 	
case TWI_Master_ReSTART:// 0х10 состояние повторный START отправленно	*
	i2cSendByteI(i2cDeviceAddrRW);// отправляем АДРЕС SLAVE				*
     34a:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <i2cDeviceAddrRW>
     34e:	12 c0       	rjmp	.+36     	; 0x374 <__vector_17+0x94>
//																		*
//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*
//	Master передал SLAVE'у АДРЕС+W. Slave передал ГОТОВНОСТЬ К ПРИЕМУ 	*
//----------------------------------------------------------------------*
case TWI_MTX_ADR_ACK: // 0х18 Получено подтверждение адреса				*
	i2cCurrentIndex=0; // Обнуляем текущий индекс отправляемого байта	*
     350:	10 92 83 01 	sts	0x0183, r1	; 0x800183 <i2cCurrentIndex>
//======================================================================*
//	Master передал ДАННЫЕ, Slave готов к ПРИЕМУ СЛЕДУЮЩЕГО БАЙТА		*
//----------------------------------------------------------------------*
case TWI_MTX_DATA_ACK:// 0х28 Slave ГОТОВ к ПРИЕМУ ДАННЫХ				*
	// ПРОВЕРЯЕМ наличие байтов для ОТПРАВКИ							* 
	if (i2cCurrentIndex<i2cMasterSendPlan) 							//	*
     354:	90 91 83 01 	lds	r25, 0x0183	; 0x800183 <i2cCurrentIndex>
     358:	80 91 6d 01 	lds	r24, 0x016D	; 0x80016d <i2cMasterSendPlan>
     35c:	98 17       	cp	r25, r24
     35e:	60 f4       	brcc	.+24     	; 0x378 <__vector_17+0x98>
	{																//	*
		i2cSendByteI(i2cMasterBuf[i2cCurrentIndex++]);// Загружаем БАЙТ	*
     360:	e0 91 83 01 	lds	r30, 0x0183	; 0x800183 <i2cCurrentIndex>
     364:	81 e0       	ldi	r24, 0x01	; 1
     366:	8e 0f       	add	r24, r30
     368:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <i2cCurrentIndex>
     36c:	f0 e0       	ldi	r31, 0x00	; 0
     36e:	e1 59       	subi	r30, 0x91	; 145
     370:	fe 4f       	sbci	r31, 0xFE	; 254
     372:	80 81       	ld	r24, Z
     374:	83 b9       	out	0x03, r24	; 3
     376:	2b c0       	rjmp	.+86     	; 0x3ce <__vector_17+0xee>
	}											  // и отправляем		*
	else															//	*
	{																//	*
		// все байт переданы											*
		// Теперь Проверяем необходимость приема данных					*
		if (!(i2cMasterReceivePlan))								//	*
     378:	80 91 6c 01 	lds	r24, 0x016C	; 0x80016c <i2cMasterReceivePlan>
     37c:	88 23       	and	r24, r24
     37e:	b9 f1       	breq	.+110    	; 0x3ee <__vector_17+0x10e>
		I2Cstate=I2C_IDLE;	// флаг шины выставляем в ожидании			*
		}															//	*
		else														//	*
		{															//	*
		// Нам необходимо принять байты									*
		i2cDeviceAddrRW|=1; // Редактируем адрес на чтение				*
     380:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <i2cDeviceAddrRW>
     384:	81 60       	ori	r24, 0x01	; 1
     386:	80 93 6e 01 	sts	0x016E, r24	; 0x80016e <i2cDeviceAddrRW>
		i2cSendStartI();	// Отправляем ПОВТОРНЫЙ СТАРТ				*
     38a:	85 ea       	ldi	r24, 0xA5	; 165
     38c:	21 c0       	rjmp	.+66     	; 0x3d0 <__vector_17+0xf0>
//======================================================================*
//	Master передал АДРЕС-ЧТЕНИЕ. Slave передал ГОТОВНОСТЬ К ПЕРЕДАЧИ 	*
//----------------------------------------------------------------------*
case TWI_MRX_ADR_ACK:  //0х40 Slave выдал ПОДТВЕРЖДЕНИЕ на				* 
					   //	  принятый АДРЕС+R							*
	i2cCurrentIndex=0;	// Текущий адрес принимаемого байта				*
     38e:	10 92 83 01 	sts	0x0183, r1	; 0x800183 <i2cCurrentIndex>
	// Проверяем что делать дальше										*
	switch(i2cMasterReceivePlan)									//	*
     392:	80 91 6c 01 	lds	r24, 0x016C	; 0x80016c <i2cMasterReceivePlan>
     396:	88 23       	and	r24, r24
     398:	51 f1       	breq	.+84     	; 0x3ee <__vector_17+0x10e>
     39a:	81 30       	cpi	r24, 0x01	; 1
     39c:	c1 f0       	breq	.+48     	; 0x3ce <__vector_17+0xee>
     39e:	15 c0       	rjmp	.+42     	; 0x3ca <__vector_17+0xea>
break;  // выход из прерывания											*
//======================================================================*
//	Master принял ДАННЫЕ и отравил запрос SLAVE на ПЕРЕДАЧУ СЛЕД. БАЙТА	* 
//----------------------------------------------------------------------*
case TWI_MRX_DATA_ACK: //0х50 Мастер отправил запрос на СЛЕД. ПЕРЕДАЧ 	*
	i2cMasterBuf[i2cCurrentIndex++]=TWDR; // Копируем ДАННЫЕ			*
     3a0:	e0 91 83 01 	lds	r30, 0x0183	; 0x800183 <i2cCurrentIndex>
     3a4:	81 e0       	ldi	r24, 0x01	; 1
     3a6:	8e 0f       	add	r24, r30
     3a8:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <i2cCurrentIndex>
     3ac:	f0 e0       	ldi	r31, 0x00	; 0
     3ae:	83 b1       	in	r24, 0x03	; 3
     3b0:	e1 59       	subi	r30, 0x91	; 145
     3b2:	fe 4f       	sbci	r31, 0xFE	; 254
     3b4:	80 83       	st	Z, r24
	// ПРоверка на принятие последнего БАЙТ ПОСЛЕДНИЙ					*
	if (i2cCurrentIndex<i2cMasterReceivePlan-1)						//	*
     3b6:	20 91 83 01 	lds	r18, 0x0183	; 0x800183 <i2cCurrentIndex>
     3ba:	80 91 6c 01 	lds	r24, 0x016C	; 0x80016c <i2cMasterReceivePlan>
     3be:	30 e0       	ldi	r19, 0x00	; 0
     3c0:	90 e0       	ldi	r25, 0x00	; 0
     3c2:	01 97       	sbiw	r24, 0x01	; 1
     3c4:	28 17       	cp	r18, r24
     3c6:	39 07       	cpc	r19, r25
     3c8:	14 f4       	brge	.+4      	; 0x3ce <__vector_17+0xee>
	// Это не последний ПРИНИМАЕМЫЙ БАЙТ								*
	i2cSendAskI(); // Master запросит при приеме СЛЕДУЮЩИЙ БАЙТ			*
     3ca:	85 ec       	ldi	r24, 0xC5	; 197
     3cc:	01 c0       	rjmp	.+2      	; 0x3d0 <__vector_17+0xf0>
	else															//	*
	// Это последний принятый быйт									//	*
	i2cSendNAskI();// Master не отправит подтверждение на следующий БАЙТ*
     3ce:	85 e8       	ldi	r24, 0x85	; 133
     3d0:	86 bf       	out	0x36, r24	; 54
     3d2:	11 c0       	rjmp	.+34     	; 0x3f6 <__vector_17+0x116>
//----------------------------------------------------------------------*
case TWI_MRX_DATA_NACK: // 0х58 Получен последний байт данных 			*
						//      от ведомого устройства, 				*
						//		МАСТЕР НЕ отправил ПОДТВЕРЖДЕНИЕ 		*
						//												*
	i2cMasterBuf[i2cCurrentIndex++]=TWDR; // копируем последний			*
     3d4:	e0 91 83 01 	lds	r30, 0x0183	; 0x800183 <i2cCurrentIndex>
     3d8:	81 e0       	ldi	r24, 0x01	; 1
     3da:	8e 0f       	add	r24, r30
     3dc:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <i2cCurrentIndex>
     3e0:	f0 e0       	ldi	r31, 0x00	; 0
     3e2:	83 b1       	in	r24, 0x03	; 3
     3e4:	e1 59       	subi	r30, 0x91	; 145
     3e6:	fe 4f       	sbci	r31, 0xFE	; 254
     3e8:	80 83       	st	Z, r24
						//		байт в приемный буфер					*
	i2cMasterReceivePlan=0;	// Все данные переданны, Отправлять нечего	*
     3ea:	10 92 6c 01 	sts	0x016C, r1	; 0x80016c <i2cMasterReceivePlan>
case TWI_NO_STATE:  // 0xF8 неопределенное состояние; TWINT = “0”		*
break;																//	*
//----------------------------------------------------------------------*
case  TWI_BUS_ERROR:	// 	0x00 ошибка на шине из-за 					*
						//	некоректного расположения СТАРТ или СТОП	*
	i2cSendStopI();		//	ОТПРАВИЛИ СТОП								*
     3ee:	85 e9       	ldi	r24, 0x95	; 149
     3f0:	86 bf       	out	0x36, r24	; 54
	I2Cstate=I2C_IDLE;	// 	Состояние ФЛАГа автомата в ОЖИДАНИИ			*
     3f2:	10 92 84 01 	sts	0x0184, r1	; 0x800184 <I2Cstate>
break;																//	*
//***********************************************************************
}	//	Конец Case														*
}	//	конец прерывания TWI											*
     3f6:	ff 91       	pop	r31
     3f8:	ef 91       	pop	r30
     3fa:	9f 91       	pop	r25
     3fc:	8f 91       	pop	r24
     3fe:	3f 91       	pop	r19
     400:	2f 91       	pop	r18
     402:	0f 90       	pop	r0
     404:	0f be       	out	0x3f, r0	; 63
     406:	0f 90       	pop	r0
     408:	1f 90       	pop	r1
     40a:	18 95       	reti

0000040c <__vector_11>:
		break;
	}		
}

ISR(USART_RXC_vect)
{
     40c:	1f 92       	push	r1
     40e:	0f 92       	push	r0
     410:	0f b6       	in	r0, 0x3f	; 63
     412:	0f 92       	push	r0
     414:	11 24       	eor	r1, r1
     416:	8f 93       	push	r24
     418:	9f 93       	push	r25
     41a:	ef 93       	push	r30
     41c:	ff 93       	push	r31
	char bf= UDR;
     41e:	9c b1       	in	r25, 0x0c	; 12
	buffer[IDX]=bf;
     420:	e0 91 a5 01 	lds	r30, 0x01A5	; 0x8001a5 <IDX>
     424:	f0 e0       	ldi	r31, 0x00	; 0
     426:	e9 55       	subi	r30, 0x59	; 89
     428:	fe 4f       	sbci	r31, 0xFE	; 254
     42a:	90 83       	st	Z, r25
	IDX++;
     42c:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <IDX>
     430:	8f 5f       	subi	r24, 0xFF	; 255
     432:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <IDX>

	if (bf == ';' || IDX >= LEN)
     436:	9b 33       	cpi	r25, 0x3B	; 59
     438:	21 f0       	breq	.+8      	; 0x442 <__vector_11+0x36>
     43a:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <IDX>
     43e:	80 31       	cpi	r24, 0x10	; 16
     440:	28 f0       	brcs	.+10     	; 0x44c <__vector_11+0x40>
	{
		IDX=0;
     442:	10 92 a5 01 	sts	0x01A5, r1	; 0x8001a5 <IDX>
		done=1;
     446:	81 e0       	ldi	r24, 0x01	; 1
     448:	80 93 a6 01 	sts	0x01A6, r24	; 0x8001a6 <done>
	}

}
     44c:	ff 91       	pop	r31
     44e:	ef 91       	pop	r30
     450:	9f 91       	pop	r25
     452:	8f 91       	pop	r24
     454:	0f 90       	pop	r0
     456:	0f be       	out	0x3f, r0	; 63
     458:	0f 90       	pop	r0
     45a:	1f 90       	pop	r1
     45c:	18 95       	reti

0000045e <counter_init>:
	}
}

void counter_init()
{
	if(mode == 1)
     45e:	80 91 90 01 	lds	r24, 0x0190	; 0x800190 <mode>
     462:	81 30       	cpi	r24, 0x01	; 1
     464:	69 f4       	brne	.+26     	; 0x480 <__stack+0x21>
	{//счетчик настраивается только когда нет микросхемы времени
		//счетчик секунд
		TCCR1B |= (1<<WGM12);
     466:	8e b5       	in	r24, 0x2e	; 46
     468:	88 60       	ori	r24, 0x08	; 8
     46a:	8e bd       	out	0x2e, r24	; 46
		TIMSK |= (1<<OCIE1A);
     46c:	89 b7       	in	r24, 0x39	; 57
     46e:	80 61       	ori	r24, 0x10	; 16
     470:	89 bf       	out	0x39, r24	; 57
		OCR1AH = 0x30;
     472:	80 e3       	ldi	r24, 0x30	; 48
     474:	8b bd       	out	0x2b, r24	; 43
		OCR1AL = 0xD4;
     476:	84 ed       	ldi	r24, 0xD4	; 212
     478:	8a bd       	out	0x2a, r24	; 42
		TCCR1B |= (1<<CS11);
     47a:	8e b5       	in	r24, 0x2e	; 46
     47c:	82 60       	ori	r24, 0x02	; 2
     47e:	8e bd       	out	0x2e, r24	; 46
	}
		//счетчик ШИМ
		TCCR2 |= (1<<WGM21)|(1<<CS22);
     480:	85 b5       	in	r24, 0x25	; 37
     482:	8c 60       	ori	r24, 0x0C	; 12
     484:	85 bd       	out	0x25, r24	; 37
		TIMSK |= (1<<OCIE2);
     486:	89 b7       	in	r24, 0x39	; 57
     488:	80 68       	ori	r24, 0x80	; 128
     48a:	89 bf       	out	0x39, r24	; 57
		OCR2 = 0x20;//0x40
     48c:	80 e2       	ldi	r24, 0x20	; 32
     48e:	83 bd       	out	0x23, r24	; 35
     490:	08 95       	ret

00000492 <indicators_init>:
}
void indicators_init()
{
	DDRD |= (1<<7)|(1<<6)|(1<<5)|(1<<4)|(1<<2)|(1<<3); //настройка анодных и катодных выходов
     492:	81 b3       	in	r24, 0x11	; 17
     494:	8c 6f       	ori	r24, 0xFC	; 252
     496:	81 bb       	out	0x11, r24	; 17
	PORTD = 0;
     498:	12 ba       	out	0x12, r1	; 18
	DDRB = 0xFF; //весь порт на выход
     49a:	8f ef       	ldi	r24, 0xFF	; 255
     49c:	87 bb       	out	0x17, r24	; 23
	PORTB = 0;
     49e:	18 ba       	out	0x18, r1	; 24
     4a0:	08 95       	ret

000004a2 <next_anod>:
}
void next_anod()
{
	PORTD &= ~(1<<(anod+3));
     4a2:	22 b3       	in	r18, 0x12	; 18
     4a4:	30 91 66 00 	lds	r19, 0x0066	; 0x800066 <anod>
     4a8:	3d 5f       	subi	r19, 0xFD	; 253
     4aa:	81 e0       	ldi	r24, 0x01	; 1
     4ac:	90 e0       	ldi	r25, 0x00	; 0
     4ae:	01 c0       	rjmp	.+2      	; 0x4b2 <next_anod+0x10>
     4b0:	88 0f       	add	r24, r24
     4b2:	3a 95       	dec	r19
     4b4:	ea f7       	brpl	.-6      	; 0x4b0 <next_anod+0xe>
     4b6:	80 95       	com	r24
     4b8:	82 23       	and	r24, r18
     4ba:	82 bb       	out	0x12, r24	; 18
	PORTB = 0;
     4bc:	18 ba       	out	0x18, r1	; 24
	//_delay_ms(100);
	PORTD &= ~((1<<2)|(1<<3));
     4be:	82 b3       	in	r24, 0x12	; 18
     4c0:	83 7f       	andi	r24, 0xF3	; 243
     4c2:	82 bb       	out	0x12, r24	; 18
	
	if(anod!=4)
     4c4:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <anod>
     4c8:	84 30       	cpi	r24, 0x04	; 4
     4ca:	11 f0       	breq	.+4      	; 0x4d0 <next_anod+0x2e>
	{
		anod++;
     4cc:	8f 5f       	subi	r24, 0xFF	; 255
     4ce:	01 c0       	rjmp	.+2      	; 0x4d2 <next_anod+0x30>
	}
	else
	anod = 1;
     4d0:	81 e0       	ldi	r24, 0x01	; 1
     4d2:	80 93 66 00 	sts	0x0066, r24	; 0x800066 <anod>
	
	PORTD |= (1<<(anod+3));
     4d6:	32 b3       	in	r19, 0x12	; 18
     4d8:	20 91 66 00 	lds	r18, 0x0066	; 0x800066 <anod>
     4dc:	2d 5f       	subi	r18, 0xFD	; 253
     4de:	81 e0       	ldi	r24, 0x01	; 1
     4e0:	90 e0       	ldi	r25, 0x00	; 0
     4e2:	01 c0       	rjmp	.+2      	; 0x4e6 <next_anod+0x44>
     4e4:	88 0f       	add	r24, r24
     4e6:	2a 95       	dec	r18
     4e8:	ea f7       	brpl	.-6      	; 0x4e4 <next_anod+0x42>
     4ea:	83 2b       	or	r24, r19
     4ec:	82 bb       	out	0x12, r24	; 18
     4ee:	08 95       	ret

000004f0 <catod>:
}
void catod(uint8_t number)
{
	switch(number)
     4f0:	90 e0       	ldi	r25, 0x00	; 0
     4f2:	8a 30       	cpi	r24, 0x0A	; 10
     4f4:	91 05       	cpc	r25, r1
     4f6:	d8 f4       	brcc	.+54     	; 0x52e <catod+0x3e>
     4f8:	fc 01       	movw	r30, r24
     4fa:	ed 5e       	subi	r30, 0xED	; 237
     4fc:	ff 4f       	sbci	r31, 0xFF	; 255
     4fe:	09 94       	ijmp
	{
		case 0:
		PORTD &= ~(1<<3);
     500:	93 98       	cbi	0x12, 3	; 18
		PORTD |= (1<<3);
     502:	93 9a       	sbi	0x12, 3	; 18
		break;
     504:	08 95       	ret
		case 1:
		PORTB = 1;
     506:	81 e0       	ldi	r24, 0x01	; 1
     508:	0d c0       	rjmp	.+26     	; 0x524 <catod+0x34>
		break;
		case 2:
		PORTB = 2;
     50a:	82 e0       	ldi	r24, 0x02	; 2
     50c:	0b c0       	rjmp	.+22     	; 0x524 <catod+0x34>
		break;
		case 3:
		PORTB = 4;
     50e:	84 e0       	ldi	r24, 0x04	; 4
     510:	09 c0       	rjmp	.+18     	; 0x524 <catod+0x34>
		break;
		case 4:
		PORTB = 8;
     512:	88 e0       	ldi	r24, 0x08	; 8
     514:	07 c0       	rjmp	.+14     	; 0x524 <catod+0x34>
		break;
		case 5:
		PORTB = 16;
     516:	80 e1       	ldi	r24, 0x10	; 16
     518:	05 c0       	rjmp	.+10     	; 0x524 <catod+0x34>
		break;
		case 6:
		PORTB = 32;
     51a:	80 e2       	ldi	r24, 0x20	; 32
     51c:	03 c0       	rjmp	.+6      	; 0x524 <catod+0x34>
		break;
		case 7:
		PORTB = 64;
     51e:	80 e4       	ldi	r24, 0x40	; 64
     520:	01 c0       	rjmp	.+2      	; 0x524 <catod+0x34>
		break;
		case 8:
		PORTB = 128;
     522:	80 e8       	ldi	r24, 0x80	; 128
     524:	88 bb       	out	0x18, r24	; 24
		break;
     526:	08 95       	ret
		case 9:
		PORTD &= ~(1<<2);
     528:	92 98       	cbi	0x12, 2	; 18
		PORTD |= (1<<2);
     52a:	92 9a       	sbi	0x12, 2	; 18
		break;
     52c:	08 95       	ret
		default:
		PORTB = 0;
     52e:	18 ba       	out	0x18, r1	; 24
		PORTD &=~((1<<2)|(1<<3));
     530:	82 b3       	in	r24, 0x12	; 18
     532:	83 7f       	andi	r24, 0xF3	; 243
     534:	82 bb       	out	0x12, r24	; 18
     536:	08 95       	ret

00000538 <__vector_3>:
			anti_catod(); //каждые пол часа антиотравление катодов
	}
}

ISR (TIMER2_COMP_vect)
{
     538:	1f 92       	push	r1
     53a:	0f 92       	push	r0
     53c:	0f b6       	in	r0, 0x3f	; 63
     53e:	0f 92       	push	r0
     540:	11 24       	eor	r1, r1
     542:	2f 93       	push	r18
     544:	3f 93       	push	r19
     546:	4f 93       	push	r20
     548:	5f 93       	push	r21
     54a:	6f 93       	push	r22
     54c:	7f 93       	push	r23
     54e:	8f 93       	push	r24
     550:	9f 93       	push	r25
     552:	af 93       	push	r26
     554:	bf 93       	push	r27
     556:	ef 93       	push	r30
     558:	ff 93       	push	r31
	next_anod();
     55a:	a3 df       	rcall	.-186    	; 0x4a2 <next_anod>
	switch(anod)
     55c:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <anod>
     560:	82 30       	cpi	r24, 0x02	; 2
     562:	b1 f0       	breq	.+44     	; 0x590 <__vector_3+0x58>
     564:	50 f4       	brcc	.+20     	; 0x57a <__vector_3+0x42>
     566:	81 30       	cpi	r24, 0x01	; 1
     568:	61 f5       	brne	.+88     	; 0x5c2 <__vector_3+0x8a>
	{
		case 1:
		catod((display%60)%10);
     56a:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <display>
     56e:	90 91 8b 01 	lds	r25, 0x018B	; 0x80018b <display+0x1>
     572:	6c e3       	ldi	r22, 0x3C	; 60
     574:	70 e0       	ldi	r23, 0x00	; 0
     576:	ad d5       	rcall	.+2906   	; 0x10d2 <__udivmodhi4>
     578:	1d c0       	rjmp	.+58     	; 0x5b4 <__vector_3+0x7c>
}

ISR (TIMER2_COMP_vect)
{
	next_anod();
	switch(anod)
     57a:	83 30       	cpi	r24, 0x03	; 3
     57c:	99 f0       	breq	.+38     	; 0x5a4 <__vector_3+0x6c>
     57e:	84 30       	cpi	r24, 0x04	; 4
     580:	01 f5       	brne	.+64     	; 0x5c2 <__vector_3+0x8a>
		break;
		case 3:
		catod((display/60)%10);
		break;
		case 4:
		catod((display/60)/10);
     582:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <display>
     586:	90 91 8b 01 	lds	r25, 0x018B	; 0x80018b <display+0x1>
     58a:	68 e5       	ldi	r22, 0x58	; 88
     58c:	72 e0       	ldi	r23, 0x02	; 2
     58e:	16 c0       	rjmp	.+44     	; 0x5bc <__vector_3+0x84>
	{
		case 1:
		catod((display%60)%10);
		break;
		case 2:
		catod((display%60)/10);
     590:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <display>
     594:	90 91 8b 01 	lds	r25, 0x018B	; 0x80018b <display+0x1>
     598:	6c e3       	ldi	r22, 0x3C	; 60
     59a:	70 e0       	ldi	r23, 0x00	; 0
     59c:	9a d5       	rcall	.+2868   	; 0x10d2 <__udivmodhi4>
     59e:	6a e0       	ldi	r22, 0x0A	; 10
     5a0:	70 e0       	ldi	r23, 0x00	; 0
     5a2:	0c c0       	rjmp	.+24     	; 0x5bc <__vector_3+0x84>
		break;
		case 3:
		catod((display/60)%10);
     5a4:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <display>
     5a8:	90 91 8b 01 	lds	r25, 0x018B	; 0x80018b <display+0x1>
     5ac:	6c e3       	ldi	r22, 0x3C	; 60
     5ae:	70 e0       	ldi	r23, 0x00	; 0
     5b0:	90 d5       	rcall	.+2848   	; 0x10d2 <__udivmodhi4>
     5b2:	cb 01       	movw	r24, r22
     5b4:	6a e0       	ldi	r22, 0x0A	; 10
     5b6:	70 e0       	ldi	r23, 0x00	; 0
     5b8:	8c d5       	rcall	.+2840   	; 0x10d2 <__udivmodhi4>
     5ba:	02 c0       	rjmp	.+4      	; 0x5c0 <__vector_3+0x88>
		break;
		case 4:
		catod((display/60)/10);
     5bc:	8a d5       	rcall	.+2836   	; 0x10d2 <__udivmodhi4>
     5be:	86 2f       	mov	r24, r22
     5c0:	97 df       	rcall	.-210    	; 0x4f0 <catod>
		break;
	}		
}
     5c2:	ff 91       	pop	r31
     5c4:	ef 91       	pop	r30
     5c6:	bf 91       	pop	r27
     5c8:	af 91       	pop	r26
     5ca:	9f 91       	pop	r25
     5cc:	8f 91       	pop	r24
     5ce:	7f 91       	pop	r23
     5d0:	6f 91       	pop	r22
     5d2:	5f 91       	pop	r21
     5d4:	4f 91       	pop	r20
     5d6:	3f 91       	pop	r19
     5d8:	2f 91       	pop	r18
     5da:	0f 90       	pop	r0
     5dc:	0f be       	out	0x3f, r0	; 63
     5de:	0f 90       	pop	r0
     5e0:	1f 90       	pop	r1
     5e2:	18 95       	reti

000005e4 <anti_catod>:
		PORTB = 0;
		PORTD &=~((1<<2)|(1<<3));
	}
}
void anti_catod()
{
     5e4:	0f 93       	push	r16
     5e6:	1f 93       	push	r17
     5e8:	cf 93       	push	r28
     5ea:	04 e0       	ldi	r16, 0x04	; 4
     5ec:	10 e0       	ldi	r17, 0x00	; 0
     5ee:	c0 e0       	ldi	r28, 0x00	; 0
	for(int a=0;a<4;a++)
	{
		for(int i=0;i<10;i++)
		{
			next_anod();
     5f0:	58 df       	rcall	.-336    	; 0x4a2 <next_anod>
			catod(i);
     5f2:	8c 2f       	mov	r24, r28
     5f4:	7d df       	rcall	.-262    	; 0x4f0 <catod>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5f6:	87 ea       	ldi	r24, 0xA7	; 167
     5f8:	91 e6       	ldi	r25, 0x61	; 97
     5fa:	01 97       	sbiw	r24, 0x01	; 1
     5fc:	f1 f7       	brne	.-4      	; 0x5fa <anti_catod+0x16>
     5fe:	00 c0       	rjmp	.+0      	; 0x600 <anti_catod+0x1c>
     600:	00 00       	nop
     602:	cf 5f       	subi	r28, 0xFF	; 255
}
void anti_catod()
{
	for(int a=0;a<4;a++)
	{
		for(int i=0;i<10;i++)
     604:	ca 30       	cpi	r28, 0x0A	; 10
     606:	a1 f7       	brne	.-24     	; 0x5f0 <anti_catod+0xc>
     608:	01 50       	subi	r16, 0x01	; 1
     60a:	11 09       	sbc	r17, r1
		PORTD &=~((1<<2)|(1<<3));
	}
}
void anti_catod()
{
	for(int a=0;a<4;a++)
     60c:	81 f7       	brne	.-32     	; 0x5ee <anti_catod+0xa>
			next_anod();
			catod(i);
			_delay_ms(100);
		}
	}
}
     60e:	cf 91       	pop	r28
     610:	1f 91       	pop	r17
     612:	0f 91       	pop	r16
     614:	08 95       	ret

00000616 <check_i2c>:
void check_i2c()
{
	UART_Send_Str("Starting check I2C modules!\n\r");
     616:	87 e6       	ldi	r24, 0x67	; 103
     618:	90 e0       	ldi	r25, 0x00	; 0
     61a:	44 d5       	rcall	.+2696   	; 0x10a4 <UART_Send_Str>
	i2cMasterBufReset();
     61c:	0a de       	rcall	.-1004   	; 0x232 <i2cMasterBufReset>
	mode = 0;
     61e:	10 92 90 01 	sts	0x0190, r1	; 0x800190 <mode>
	if(i2cMasterSendBuf(RTC_ADDR) != 0)
     622:	88 e6       	ldi	r24, 0x68	; 104
     624:	1e de       	rcall	.-964    	; 0x262 <i2cMasterSendBuf>
     626:	88 23       	and	r24, r24
     628:	41 f0       	breq	.+16     	; 0x63a <check_i2c+0x24>
	{
		UART_Send_Str("DS3231 is absent!\n\r");
     62a:	85 e8       	ldi	r24, 0x85	; 133
     62c:	90 e0       	ldi	r25, 0x00	; 0
     62e:	3a d5       	rcall	.+2676   	; 0x10a4 <UART_Send_Str>
		mode |= 1;
     630:	80 91 90 01 	lds	r24, 0x0190	; 0x800190 <mode>
     634:	81 60       	ori	r24, 0x01	; 1
     636:	80 93 90 01 	sts	0x0190, r24	; 0x800190 <mode>
	}
	
	if(i2cMasterSendBuf(RDA5807M_I2C_ADDR_W) != 0)
     63a:	81 e1       	ldi	r24, 0x11	; 17
     63c:	12 de       	rcall	.-988    	; 0x262 <i2cMasterSendBuf>
     63e:	88 23       	and	r24, r24
     640:	41 f0       	breq	.+16     	; 0x652 <check_i2c+0x3c>
	{
		UART_Send_Str("RDA5807M is absent!\n\r");
     642:	89 e9       	ldi	r24, 0x99	; 153
     644:	90 e0       	ldi	r25, 0x00	; 0
     646:	2e d5       	rcall	.+2652   	; 0x10a4 <UART_Send_Str>
		mode |= (1<<1);
     648:	80 91 90 01 	lds	r24, 0x0190	; 0x800190 <mode>
     64c:	82 60       	ori	r24, 0x02	; 2
     64e:	80 93 90 01 	sts	0x0190, r24	; 0x800190 <mode>
	}
	
	UART_Send_Str("Check complite!\n\r");
     652:	8f ea       	ldi	r24, 0xAF	; 175
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	26 d5       	rcall	.+2636   	; 0x10a4 <UART_Send_Str>
	UART_Send_Str("Mode is ");
     658:	81 ec       	ldi	r24, 0xC1	; 193
     65a:	90 e0       	ldi	r25, 0x00	; 0
     65c:	23 d5       	rcall	.+2630   	; 0x10a4 <UART_Send_Str>
	UART_Send_Char(mode+30);
     65e:	80 91 90 01 	lds	r24, 0x0190	; 0x800190 <mode>
     662:	82 5e       	subi	r24, 0xE2	; 226
     664:	1b d5       	rcall	.+2614   	; 0x109c <UART_Send_Char>
	UART_Send_Str("\n\r");
     666:	80 e0       	ldi	r24, 0x00	; 0
     668:	91 e0       	ldi	r25, 0x01	; 1
     66a:	1c c5       	rjmp	.+2616   	; 0x10a4 <UART_Send_Str>

0000066c <change_display>:

void change_display(uint16_t newvalue)
{
	//1us эффект глюка
	
	uint16_t temp = display;
     66c:	60 91 8a 01 	lds	r22, 0x018A	; 0x80018a <display>
     670:	70 91 8b 01 	lds	r23, 0x018B	; 0x80018b <display+0x1>
	for(unsigned int ii = 0; ii <255; ii++)
     674:	20 e0       	ldi	r18, 0x00	; 0
     676:	30 e0       	ldi	r19, 0x00	; 0
	{
		display = newvalue;
     678:	90 93 8b 01 	sts	0x018B, r25	; 0x80018b <display+0x1>
     67c:	80 93 8a 01 	sts	0x018A, r24	; 0x80018a <display>
		for(unsigned int ij = 0; ij<ii; ij++)
     680:	40 e0       	ldi	r20, 0x00	; 0
     682:	50 e0       	ldi	r21, 0x00	; 0
     684:	42 17       	cp	r20, r18
     686:	53 07       	cpc	r21, r19
     688:	21 f0       	breq	.+8      	; 0x692 <change_display+0x26>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     68a:	00 00       	nop
     68c:	4f 5f       	subi	r20, 0xFF	; 255
     68e:	5f 4f       	sbci	r21, 0xFF	; 255
     690:	f9 cf       	rjmp	.-14     	; 0x684 <change_display+0x18>
			_delay_us(1);
		
		display = temp;
     692:	70 93 8b 01 	sts	0x018B, r23	; 0x80018b <display+0x1>
     696:	60 93 8a 01 	sts	0x018A, r22	; 0x80018a <display>
     69a:	a9 01       	movw	r20, r18
     69c:	00 00       	nop
		for(unsigned int ij = ii; ij<255; ij++)
     69e:	4f 5f       	subi	r20, 0xFF	; 255
     6a0:	5f 4f       	sbci	r21, 0xFF	; 255
     6a2:	4f 3f       	cpi	r20, 0xFF	; 255
     6a4:	51 05       	cpc	r21, r1
     6a6:	d1 f7       	brne	.-12     	; 0x69c <change_display+0x30>
void change_display(uint16_t newvalue)
{
	//1us эффект глюка
	
	uint16_t temp = display;
	for(unsigned int ii = 0; ii <255; ii++)
     6a8:	2f 5f       	subi	r18, 0xFF	; 255
     6aa:	3f 4f       	sbci	r19, 0xFF	; 255
     6ac:	2f 3f       	cpi	r18, 0xFF	; 255
     6ae:	31 05       	cpc	r19, r1
     6b0:	19 f7       	brne	.-58     	; 0x678 <change_display+0xc>
		
		display = temp;
		for(unsigned int ij = ii; ij<255; ij++)
			_delay_us(1);
	}
	display = newvalue;
     6b2:	90 93 8b 01 	sts	0x018B, r25	; 0x80018b <display+0x1>
     6b6:	80 93 8a 01 	sts	0x018A, r24	; 0x80018a <display>
     6ba:	08 95       	ret

000006bc <__vector_6>:
void anti_catod();
void check_i2c();
void change_display(uint16_t newvalue);

ISR (TIMER1_COMPA_vect)
{
     6bc:	1f 92       	push	r1
     6be:	0f 92       	push	r0
     6c0:	0f b6       	in	r0, 0x3f	; 63
     6c2:	0f 92       	push	r0
     6c4:	11 24       	eor	r1, r1
     6c6:	2f 93       	push	r18
     6c8:	3f 93       	push	r19
     6ca:	4f 93       	push	r20
     6cc:	5f 93       	push	r21
     6ce:	6f 93       	push	r22
     6d0:	7f 93       	push	r23
     6d2:	8f 93       	push	r24
     6d4:	9f 93       	push	r25
     6d6:	af 93       	push	r26
     6d8:	bf 93       	push	r27
     6da:	ef 93       	push	r30
     6dc:	ff 93       	push	r31
	time_100ms++;
     6de:	80 91 8e 01 	lds	r24, 0x018E	; 0x80018e <time_100ms>
     6e2:	90 91 8f 01 	lds	r25, 0x018F	; 0x80018f <time_100ms+0x1>
     6e6:	01 96       	adiw	r24, 0x01	; 1
     6e8:	90 93 8f 01 	sts	0x018F, r25	; 0x80018f <time_100ms+0x1>
     6ec:	80 93 8e 01 	sts	0x018E, r24	; 0x80018e <time_100ms>
	if(time_100ms == 600)
     6f0:	80 91 8e 01 	lds	r24, 0x018E	; 0x80018e <time_100ms>
     6f4:	90 91 8f 01 	lds	r25, 0x018F	; 0x80018f <time_100ms+0x1>
     6f8:	88 35       	cpi	r24, 0x58	; 88
     6fa:	92 40       	sbci	r25, 0x02	; 2
     6fc:	39 f5       	brne	.+78     	; 0x74c <__vector_6+0x90>
	{
		hard_time++;
     6fe:	80 91 8c 01 	lds	r24, 0x018C	; 0x80018c <hard_time>
     702:	90 91 8d 01 	lds	r25, 0x018D	; 0x80018d <hard_time+0x1>
     706:	01 96       	adiw	r24, 0x01	; 1
     708:	90 93 8d 01 	sts	0x018D, r25	; 0x80018d <hard_time+0x1>
     70c:	80 93 8c 01 	sts	0x018C, r24	; 0x80018c <hard_time>
		time_100ms = 0;
     710:	10 92 8f 01 	sts	0x018F, r1	; 0x80018f <time_100ms+0x1>
     714:	10 92 8e 01 	sts	0x018E, r1	; 0x80018e <time_100ms>
		if(hard_time>=1440)
     718:	80 91 8c 01 	lds	r24, 0x018C	; 0x80018c <hard_time>
     71c:	90 91 8d 01 	lds	r25, 0x018D	; 0x80018d <hard_time+0x1>
     720:	80 3a       	cpi	r24, 0xA0	; 160
     722:	95 40       	sbci	r25, 0x05	; 5
     724:	20 f0       	brcs	.+8      	; 0x72e <__vector_6+0x72>
			hard_time = 0;
     726:	10 92 8d 01 	sts	0x018D, r1	; 0x80018d <hard_time+0x1>
     72a:	10 92 8c 01 	sts	0x018C, r1	; 0x80018c <hard_time>
		change_display(hard_time);
     72e:	80 91 8c 01 	lds	r24, 0x018C	; 0x80018c <hard_time>
     732:	90 91 8d 01 	lds	r25, 0x018D	; 0x80018d <hard_time+0x1>
     736:	9a df       	rcall	.-204    	; 0x66c <change_display>
		if((display%60) == 30)
     738:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <display>
     73c:	90 91 8b 01 	lds	r25, 0x018B	; 0x80018b <display+0x1>
     740:	6c e3       	ldi	r22, 0x3C	; 60
     742:	70 e0       	ldi	r23, 0x00	; 0
     744:	c6 d4       	rcall	.+2444   	; 0x10d2 <__udivmodhi4>
     746:	4e 97       	sbiw	r24, 0x1e	; 30
     748:	09 f4       	brne	.+2      	; 0x74c <__vector_6+0x90>
			anti_catod(); //каждые пол часа антиотравление катодов
     74a:	4c df       	rcall	.-360    	; 0x5e4 <anti_catod>
	}
}
     74c:	ff 91       	pop	r31
     74e:	ef 91       	pop	r30
     750:	bf 91       	pop	r27
     752:	af 91       	pop	r26
     754:	9f 91       	pop	r25
     756:	8f 91       	pop	r24
     758:	7f 91       	pop	r23
     75a:	6f 91       	pop	r22
     75c:	5f 91       	pop	r21
     75e:	4f 91       	pop	r20
     760:	3f 91       	pop	r19
     762:	2f 91       	pop	r18
     764:	0f 90       	pop	r0
     766:	0f be       	out	0x3f, r0	; 63
     768:	0f 90       	pop	r0
     76a:	1f 90       	pop	r1
     76c:	18 95       	reti

0000076e <main>:
uint8_t sec1 = 0;

int main(void)
{
	char* string;
	string = malloc(80);
     76e:	80 e5       	ldi	r24, 0x50	; 80
     770:	90 e0       	ldi	r25, 0x00	; 0
     772:	01 d5       	rcall	.+2562   	; 0x1176 <malloc>
     774:	ec 01       	movw	r28, r24
	
	UART_Init();
     776:	89 d4       	rcall	.+2322   	; 0x108a <UART_Init>
	i2cInit();
     778:	51 dd       	rcall	.-1374   	; 0x21c <i2cInit>
	FM__init();
     77a:	ca d1       	rcall	.+916    	; 0xb10 <FM__init>
	indicators_init();
     77c:	8a de       	rcall	.-748    	; 0x492 <indicators_init>
	check_i2c();
     77e:	4b df       	rcall	.-362    	; 0x616 <check_i2c>
	counter_init();
     780:	6e de       	rcall	.-804    	; 0x45e <counter_init>
	rtc_init();
     782:	aa dc       	rcall	.-1708   	; 0xd8 <rtc_init>
	UART_Send_Str("Initialization complete!\n\r");
     784:	8a ec       	ldi	r24, 0xCA	; 202
     786:	90 e0       	ldi	r25, 0x00	; 0
     788:	8d d4       	rcall	.+2330   	; 0x10a4 <UART_Send_Str>
	
	if(mode != 3)
     78a:	80 91 90 01 	lds	r24, 0x0190	; 0x800190 <mode>
     78e:	83 30       	cpi	r24, 0x03	; 3
     790:	11 f0       	breq	.+4      	; 0x796 <main+0x28>
	{
		uint16_t temp = SEEK_FOR_RDS();//сканирование FM диапазона и посик самой сильной станции с RDS
     792:	7e d3       	rcall	.+1788   	; 0xe90 <SEEK_FOR_RDS>
		FM_setFrequency(temp);//настройка модуля на найденную станцию
     794:	13 d3       	rcall	.+1574   	; 0xdbc <FM_setFrequency>
	}
	
	IDX=0;
     796:	10 92 a5 01 	sts	0x01A5, r1	; 0x8001a5 <IDX>
	done=0;
     79a:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <done>
	sei();
     79e:	78 94       	sei
					if(old_time<1440)
					{
						if(old_time!=(hour*60 + min))
						{
							UART_Send_Str("Time is not correct!");
							rtc_set_time_s(old_time/60, old_time%60, 0);
     7a0:	0c e3       	ldi	r16, 0x3C	; 60
     7a2:	10 e0       	ldi	r17, 0x00	; 0
	sei();
	

	while(1)
	{
		if(done)
     7a4:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <done>
     7a8:	88 23       	and	r24, r24
     7aa:	09 f4       	brne	.+2      	; 0x7ae <main+0x40>
     7ac:	4c c0       	rjmp	.+152    	; 0x846 <main+0xd8>
		{//при приеме времени с uart
			hour = (buffer[0]-48)*10+(buffer[1]-48);
     7ae:	80 91 a7 01 	lds	r24, 0x01A7	; 0x8001a7 <buffer>
     7b2:	88 0f       	add	r24, r24
     7b4:	80 56       	subi	r24, 0x60	; 96
     7b6:	98 2f       	mov	r25, r24
     7b8:	99 0f       	add	r25, r25
     7ba:	99 0f       	add	r25, r25
     7bc:	89 0f       	add	r24, r25
     7be:	90 91 a8 01 	lds	r25, 0x01A8	; 0x8001a8 <buffer+0x1>
     7c2:	90 53       	subi	r25, 0x30	; 48
     7c4:	89 0f       	add	r24, r25
     7c6:	80 93 b7 01 	sts	0x01B7, r24	; 0x8001b7 <hour>
			min = (buffer[2]-48)*10+(buffer[3]-48);
     7ca:	90 91 a9 01 	lds	r25, 0x01A9	; 0x8001a9 <buffer+0x2>
     7ce:	99 0f       	add	r25, r25
     7d0:	90 56       	subi	r25, 0x60	; 96
     7d2:	29 2f       	mov	r18, r25
     7d4:	22 0f       	add	r18, r18
     7d6:	22 0f       	add	r18, r18
     7d8:	92 0f       	add	r25, r18
     7da:	20 91 aa 01 	lds	r18, 0x01AA	; 0x8001aa <buffer+0x3>
     7de:	20 53       	subi	r18, 0x30	; 48
     7e0:	92 0f       	add	r25, r18
     7e2:	90 93 b8 01 	sts	0x01B8, r25	; 0x8001b8 <min>
			sec = (buffer[4]-48)*10+(buffer[5]-48);
     7e6:	90 91 ab 01 	lds	r25, 0x01AB	; 0x8001ab <buffer+0x4>
     7ea:	99 0f       	add	r25, r25
     7ec:	90 56       	subi	r25, 0x60	; 96
     7ee:	29 2f       	mov	r18, r25
     7f0:	22 0f       	add	r18, r18
     7f2:	22 0f       	add	r18, r18
     7f4:	92 0f       	add	r25, r18
     7f6:	20 91 ac 01 	lds	r18, 0x01AC	; 0x8001ac <buffer+0x5>
     7fa:	20 53       	subi	r18, 0x30	; 48
     7fc:	92 0f       	add	r25, r18
     7fe:	90 93 b9 01 	sts	0x01B9, r25	; 0x8001b9 <sec>
			if(hour>23)
     802:	88 31       	cpi	r24, 0x18	; 24
     804:	28 f0       	brcs	.+10     	; 0x810 <main+0xa2>
			{
				hour = 0;
     806:	10 92 b7 01 	sts	0x01B7, r1	; 0x8001b7 <hour>
				UART_Send_Str("Bad hour!\n\r");
     80a:	85 ee       	ldi	r24, 0xE5	; 229
     80c:	90 e0       	ldi	r25, 0x00	; 0
     80e:	4a d4       	rcall	.+2196   	; 0x10a4 <UART_Send_Str>
			}
			if((min>60)||(sec>60))
     810:	80 91 b8 01 	lds	r24, 0x01B8	; 0x8001b8 <min>
     814:	8d 33       	cpi	r24, 0x3D	; 61
     816:	20 f4       	brcc	.+8      	; 0x820 <main+0xb2>
     818:	80 91 b9 01 	lds	r24, 0x01B9	; 0x8001b9 <sec>
     81c:	8d 33       	cpi	r24, 0x3D	; 61
     81e:	38 f0       	brcs	.+14     	; 0x82e <main+0xc0>
			{
				min = 0;
     820:	10 92 b8 01 	sts	0x01B8, r1	; 0x8001b8 <min>
				sec = 0;
     824:	10 92 b9 01 	sts	0x01B9, r1	; 0x8001b9 <sec>
				UART_Send_Str("Bad min or sec!\n\r");
     828:	81 ef       	ldi	r24, 0xF1	; 241
     82a:	90 e0       	ldi	r25, 0x00	; 0
     82c:	3b d4       	rcall	.+2166   	; 0x10a4 <UART_Send_Str>
			}
			done = 0;
     82e:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <done>
			rtc_set_time_s(hour, min, sec);
     832:	40 91 b9 01 	lds	r20, 0x01B9	; 0x8001b9 <sec>
     836:	60 91 b8 01 	lds	r22, 0x01B8	; 0x8001b8 <min>
     83a:	80 91 b7 01 	lds	r24, 0x01B7	; 0x8001b7 <hour>
     83e:	b3 dc       	rcall	.-1690   	; 0x1a6 <rtc_set_time_s>
			UART_Send_Str("Time set!\n\r");
     840:	83 e0       	ldi	r24, 0x03	; 3
     842:	91 e0       	ldi	r25, 0x01	; 1
     844:	2f d4       	rcall	.+2142   	; 0x10a4 <UART_Send_Str>
		}
		
		switch(mode)
     846:	80 91 90 01 	lds	r24, 0x0190	; 0x800190 <mode>
     84a:	81 30       	cpi	r24, 0x01	; 1
     84c:	09 f4       	brne	.+2      	; 0x850 <main+0xe2>
     84e:	b2 c0       	rjmp	.+356    	; 0x9b4 <main+0x246>
     850:	20 f0       	brcs	.+8      	; 0x85a <main+0xec>
     852:	83 30       	cpi	r24, 0x03	; 3
     854:	09 f4       	brne	.+2      	; 0x858 <main+0xea>
     856:	d8 c0       	rjmp	.+432    	; 0xa08 <main+0x29a>
     858:	1f c1       	rjmp	.+574    	; 0xa98 <main+0x32a>
		{
			case 0:
			//обе микросхемы присутствуют
			rtc_get_time_s(&hour,&min,&sec);
     85a:	49 eb       	ldi	r20, 0xB9	; 185
     85c:	51 e0       	ldi	r21, 0x01	; 1
     85e:	68 eb       	ldi	r22, 0xB8	; 184
     860:	71 e0       	ldi	r23, 0x01	; 1
     862:	87 eb       	ldi	r24, 0xB7	; 183
     864:	91 e0       	ldi	r25, 0x01	; 1
     866:	59 dc       	rcall	.-1870   	; 0x11a <rtc_get_time_s>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     868:	83 ed       	ldi	r24, 0xD3	; 211
     86a:	90 e3       	ldi	r25, 0x30	; 48
     86c:	01 97       	sbiw	r24, 0x01	; 1
     86e:	f1 f7       	brne	.-4      	; 0x86c <main+0xfe>
     870:	00 c0       	rjmp	.+0      	; 0x872 <main+0x104>
     872:	00 00       	nop
			_delay_ms(50);
			if(sec != sec1)
     874:	90 91 b9 01 	lds	r25, 0x01B9	; 0x8001b9 <sec>
     878:	80 91 85 01 	lds	r24, 0x0185	; 0x800185 <sec1>
     87c:	98 17       	cp	r25, r24
     87e:	09 f4       	brne	.+2      	; 0x882 <main+0x114>
     880:	91 cf       	rjmp	.-222    	; 0x7a4 <main+0x36>
			{
				change_display(hour*60 + min);
     882:	20 91 b7 01 	lds	r18, 0x01B7	; 0x8001b7 <hour>
     886:	80 91 b8 01 	lds	r24, 0x01B8	; 0x8001b8 <min>
     88a:	90 e0       	ldi	r25, 0x00	; 0
     88c:	3c e3       	ldi	r19, 0x3C	; 60
     88e:	23 9f       	mul	r18, r19
     890:	80 0d       	add	r24, r0
     892:	91 1d       	adc	r25, r1
     894:	11 24       	eor	r1, r1
     896:	ea de       	rcall	.-556    	; 0x66c <change_display>
				UART_Send_Str("Time ");
     898:	8f e0       	ldi	r24, 0x0F	; 15
     89a:	91 e0       	ldi	r25, 0x01	; 1
     89c:	03 d4       	rcall	.+2054   	; 0x10a4 <UART_Send_Str>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     89e:	80 91 b7 01 	lds	r24, 0x01B7	; 0x8001b7 <hour>
     8a2:	4a e0       	ldi	r20, 0x0A	; 10
     8a4:	be 01       	movw	r22, r28
     8a6:	90 e0       	ldi	r25, 0x00	; 0
     8a8:	87 d5       	rcall	.+2830   	; 0x13b8 <__itoa_ncheck>
     8aa:	ec 01       	movw	r28, r24
				string = itoa(hour, string, 10);
				UART_Send_Str(string);
     8ac:	fb d3       	rcall	.+2038   	; 0x10a4 <UART_Send_Str>
				UART_Send_Str(":");
     8ae:	85 e1       	ldi	r24, 0x15	; 21
     8b0:	91 e0       	ldi	r25, 0x01	; 1
     8b2:	f8 d3       	rcall	.+2032   	; 0x10a4 <UART_Send_Str>
     8b4:	80 91 b8 01 	lds	r24, 0x01B8	; 0x8001b8 <min>
     8b8:	4a e0       	ldi	r20, 0x0A	; 10
     8ba:	be 01       	movw	r22, r28
     8bc:	90 e0       	ldi	r25, 0x00	; 0
     8be:	7c d5       	rcall	.+2808   	; 0x13b8 <__itoa_ncheck>
				itoa(min, string, 10);
				UART_Send_Str(string);
     8c0:	ce 01       	movw	r24, r28
     8c2:	f0 d3       	rcall	.+2016   	; 0x10a4 <UART_Send_Str>
				UART_Send_Str(":");
     8c4:	85 e1       	ldi	r24, 0x15	; 21
     8c6:	91 e0       	ldi	r25, 0x01	; 1
     8c8:	ed d3       	rcall	.+2010   	; 0x10a4 <UART_Send_Str>
     8ca:	80 91 b9 01 	lds	r24, 0x01B9	; 0x8001b9 <sec>
     8ce:	4a e0       	ldi	r20, 0x0A	; 10
     8d0:	be 01       	movw	r22, r28
     8d2:	90 e0       	ldi	r25, 0x00	; 0
     8d4:	71 d5       	rcall	.+2786   	; 0x13b8 <__itoa_ncheck>
				itoa(sec, string, 10);
				UART_Send_Str(string);
     8d6:	ce 01       	movw	r24, r28
     8d8:	e5 d3       	rcall	.+1994   	; 0x10a4 <UART_Send_Str>
				UART_Send_Str("\n\r");
     8da:	80 e0       	ldi	r24, 0x00	; 0
     8dc:	91 e0       	ldi	r25, 0x01	; 1
     8de:	e2 d3       	rcall	.+1988   	; 0x10a4 <UART_Send_Str>
				sec1 = sec;
     8e0:	80 91 b9 01 	lds	r24, 0x01B9	; 0x8001b9 <sec>
     8e4:	80 93 85 01 	sts	0x0185, r24	; 0x800185 <sec1>
				if((hour==2) && (min==45) && (sec==0))
     8e8:	90 91 b7 01 	lds	r25, 0x01B7	; 0x8001b7 <hour>
     8ec:	92 30       	cpi	r25, 0x02	; 2
     8ee:	09 f0       	breq	.+2      	; 0x8f2 <main+0x184>
     8f0:	59 cf       	rjmp	.-334    	; 0x7a4 <main+0x36>
     8f2:	90 91 b8 01 	lds	r25, 0x01B8	; 0x8001b8 <min>
     8f6:	9d 32       	cpi	r25, 0x2D	; 45
     8f8:	09 f0       	breq	.+2      	; 0x8fc <main+0x18e>
     8fa:	54 cf       	rjmp	.-344    	; 0x7a4 <main+0x36>
     8fc:	81 11       	cpse	r24, r1
     8fe:	52 cf       	rjmp	.-348    	; 0x7a4 <main+0x36>
				{
					old_time = FM_setTime(old_time); //получение времени с RDS
     900:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <old_time>
     904:	90 91 89 01 	lds	r25, 0x0189	; 0x800189 <old_time+0x1>
     908:	07 d1       	rcall	.+526    	; 0xb18 <FM_setTime>
     90a:	90 93 89 01 	sts	0x0189, r25	; 0x800189 <old_time+0x1>
     90e:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <old_time>
					rtc_get_time_s(&hour,&min,&sec);
     912:	49 eb       	ldi	r20, 0xB9	; 185
     914:	51 e0       	ldi	r21, 0x01	; 1
     916:	68 eb       	ldi	r22, 0xB8	; 184
     918:	71 e0       	ldi	r23, 0x01	; 1
     91a:	87 eb       	ldi	r24, 0xB7	; 183
     91c:	91 e0       	ldi	r25, 0x01	; 1
     91e:	fd db       	rcall	.-2054   	; 0x11a <rtc_get_time_s>
					UART_Send_Str("Time ");
     920:	8f e0       	ldi	r24, 0x0F	; 15
     922:	91 e0       	ldi	r25, 0x01	; 1
     924:	bf d3       	rcall	.+1918   	; 0x10a4 <UART_Send_Str>
     926:	80 91 b7 01 	lds	r24, 0x01B7	; 0x8001b7 <hour>
     92a:	4a e0       	ldi	r20, 0x0A	; 10
     92c:	be 01       	movw	r22, r28
     92e:	90 e0       	ldi	r25, 0x00	; 0
     930:	43 d5       	rcall	.+2694   	; 0x13b8 <__itoa_ncheck>
     932:	ec 01       	movw	r28, r24
					string = itoa(hour, string, 10);
					UART_Send_Str(string);
     934:	b7 d3       	rcall	.+1902   	; 0x10a4 <UART_Send_Str>
					UART_Send_Str(":");
     936:	85 e1       	ldi	r24, 0x15	; 21
     938:	91 e0       	ldi	r25, 0x01	; 1
     93a:	b4 d3       	rcall	.+1896   	; 0x10a4 <UART_Send_Str>
     93c:	80 91 b8 01 	lds	r24, 0x01B8	; 0x8001b8 <min>
     940:	4a e0       	ldi	r20, 0x0A	; 10
     942:	be 01       	movw	r22, r28
     944:	90 e0       	ldi	r25, 0x00	; 0
     946:	38 d5       	rcall	.+2672   	; 0x13b8 <__itoa_ncheck>
					itoa(min, string, 10);
					UART_Send_Str(string);
     948:	ce 01       	movw	r24, r28
     94a:	ac d3       	rcall	.+1880   	; 0x10a4 <UART_Send_Str>
					UART_Send_Str(":");
     94c:	85 e1       	ldi	r24, 0x15	; 21
     94e:	91 e0       	ldi	r25, 0x01	; 1
     950:	a9 d3       	rcall	.+1874   	; 0x10a4 <UART_Send_Str>
     952:	80 91 b9 01 	lds	r24, 0x01B9	; 0x8001b9 <sec>
     956:	4a e0       	ldi	r20, 0x0A	; 10
     958:	be 01       	movw	r22, r28
     95a:	90 e0       	ldi	r25, 0x00	; 0
     95c:	2d d5       	rcall	.+2650   	; 0x13b8 <__itoa_ncheck>
					itoa(sec, string, 10);
					UART_Send_Str(string);
     95e:	ce 01       	movw	r24, r28
     960:	a1 d3       	rcall	.+1858   	; 0x10a4 <UART_Send_Str>
					UART_Send_Str("\n\r");
     962:	80 e0       	ldi	r24, 0x00	; 0
     964:	91 e0       	ldi	r25, 0x01	; 1
     966:	9e d3       	rcall	.+1852   	; 0x10a4 <UART_Send_Str>
					
					if(old_time<1440)
     968:	20 91 88 01 	lds	r18, 0x0188	; 0x800188 <old_time>
     96c:	30 91 89 01 	lds	r19, 0x0189	; 0x800189 <old_time+0x1>
     970:	20 3a       	cpi	r18, 0xA0	; 160
     972:	55 e0       	ldi	r21, 0x05	; 5
     974:	35 07       	cpc	r19, r21
     976:	08 f0       	brcs	.+2      	; 0x97a <main+0x20c>
     978:	15 cf       	rjmp	.-470    	; 0x7a4 <main+0x36>
					{
						if(old_time!=(hour*60 + min))
     97a:	40 91 b7 01 	lds	r20, 0x01B7	; 0x8001b7 <hour>
     97e:	80 91 b8 01 	lds	r24, 0x01B8	; 0x8001b8 <min>
     982:	90 e0       	ldi	r25, 0x00	; 0
     984:	5c e3       	ldi	r21, 0x3C	; 60
     986:	45 9f       	mul	r20, r21
     988:	80 0d       	add	r24, r0
     98a:	91 1d       	adc	r25, r1
     98c:	11 24       	eor	r1, r1
     98e:	28 17       	cp	r18, r24
     990:	39 07       	cpc	r19, r25
     992:	09 f4       	brne	.+2      	; 0x996 <main+0x228>
     994:	07 cf       	rjmp	.-498    	; 0x7a4 <main+0x36>
						{
							UART_Send_Str("Time is not correct!");
     996:	87 e1       	ldi	r24, 0x17	; 23
     998:	91 e0       	ldi	r25, 0x01	; 1
     99a:	84 d3       	rcall	.+1800   	; 0x10a4 <UART_Send_Str>
							rtc_set_time_s(old_time/60, old_time%60, 0);
     99c:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <old_time>
     9a0:	90 91 89 01 	lds	r25, 0x0189	; 0x800189 <old_time+0x1>
     9a4:	b8 01       	movw	r22, r16
     9a6:	95 d3       	rcall	.+1834   	; 0x10d2 <__udivmodhi4>
     9a8:	96 2f       	mov	r25, r22
     9aa:	40 e0       	ldi	r20, 0x00	; 0
     9ac:	68 2f       	mov	r22, r24
     9ae:	89 2f       	mov	r24, r25
     9b0:	fa db       	rcall	.-2060   	; 0x1a6 <rtc_set_time_s>
     9b2:	f8 ce       	rjmp	.-528    	; 0x7a4 <main+0x36>
			}
			break;
		
			case 1:
			//нет микросхемы времени
			old_time = FM_setTime(old_time); //получение времени с RDS
     9b4:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <old_time>
     9b8:	90 91 89 01 	lds	r25, 0x0189	; 0x800189 <old_time+0x1>
     9bc:	ad d0       	rcall	.+346    	; 0xb18 <FM_setTime>
     9be:	90 93 89 01 	sts	0x0189, r25	; 0x800189 <old_time+0x1>
     9c2:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <old_time>
			if(old_time == 3333)
     9c6:	85 30       	cpi	r24, 0x05	; 5
     9c8:	2d e0       	ldi	r18, 0x0D	; 13
     9ca:	92 07       	cpc	r25, r18
     9cc:	41 f4       	brne	.+16     	; 0x9de <main+0x270>
			{
				temp = SEEK_FOR_RDS();
     9ce:	60 d2       	rcall	.+1216   	; 0xe90 <SEEK_FOR_RDS>
     9d0:	80 93 91 01 	sts	0x0191, r24	; 0x800191 <temp>
				FM_setFrequency(temp);
     9d4:	80 91 91 01 	lds	r24, 0x0191	; 0x800191 <temp>
     9d8:	90 e0       	ldi	r25, 0x00	; 0
     9da:	f0 d1       	rcall	.+992    	; 0xdbc <FM_setFrequency>
     9dc:	e3 ce       	rjmp	.-570    	; 0x7a4 <main+0x36>
			}
			else
			{
				time_from_rds = old_time;
     9de:	90 93 87 01 	sts	0x0187, r25	; 0x800187 <time_from_rds+0x1>
     9e2:	80 93 86 01 	sts	0x0186, r24	; 0x800186 <time_from_rds>
				if(hard_time != time_from_rds) //калибровка времени, если часы не совпадают
     9e6:	20 91 8c 01 	lds	r18, 0x018C	; 0x80018c <hard_time>
     9ea:	30 91 8d 01 	lds	r19, 0x018D	; 0x80018d <hard_time+0x1>
     9ee:	82 17       	cp	r24, r18
     9f0:	93 07       	cpc	r25, r19
     9f2:	09 f4       	brne	.+2      	; 0x9f6 <main+0x288>
     9f4:	d7 ce       	rjmp	.-594    	; 0x7a4 <main+0x36>
				{
					hard_time = time_from_rds;
     9f6:	90 93 8d 01 	sts	0x018D, r25	; 0x80018d <hard_time+0x1>
     9fa:	80 93 8c 01 	sts	0x018C, r24	; 0x80018c <hard_time>
					time_100ms = 0; //обнуление тиков таймера
     9fe:	10 92 8f 01 	sts	0x018F, r1	; 0x80018f <time_100ms+0x1>
     a02:	10 92 8e 01 	sts	0x018E, r1	; 0x80018e <time_100ms>
     a06:	ce ce       	rjmp	.-612    	; 0x7a4 <main+0x36>
			}
			break;
		
			case 3:
			//нет микросхемы тюнера
			rtc_get_time_s(&hour,&min,&sec);
     a08:	49 eb       	ldi	r20, 0xB9	; 185
     a0a:	51 e0       	ldi	r21, 0x01	; 1
     a0c:	68 eb       	ldi	r22, 0xB8	; 184
     a0e:	71 e0       	ldi	r23, 0x01	; 1
     a10:	87 eb       	ldi	r24, 0xB7	; 183
     a12:	91 e0       	ldi	r25, 0x01	; 1
     a14:	82 db       	rcall	.-2300   	; 0x11a <rtc_get_time_s>
     a16:	83 ed       	ldi	r24, 0xD3	; 211
     a18:	90 e3       	ldi	r25, 0x30	; 48
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	f1 f7       	brne	.-4      	; 0xa1a <main+0x2ac>
     a1e:	00 c0       	rjmp	.+0      	; 0xa20 <main+0x2b2>
     a20:	00 00       	nop
			_delay_ms(50);
			if(sec != sec1)
     a22:	90 91 b9 01 	lds	r25, 0x01B9	; 0x8001b9 <sec>
     a26:	80 91 85 01 	lds	r24, 0x0185	; 0x800185 <sec1>
     a2a:	98 17       	cp	r25, r24
     a2c:	09 f4       	brne	.+2      	; 0xa30 <main+0x2c2>
     a2e:	ba ce       	rjmp	.-652    	; 0x7a4 <main+0x36>
			{
				change_display(hour*60 + min);
     a30:	20 91 b7 01 	lds	r18, 0x01B7	; 0x8001b7 <hour>
     a34:	80 91 b8 01 	lds	r24, 0x01B8	; 0x8001b8 <min>
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	3c e3       	ldi	r19, 0x3C	; 60
     a3c:	23 9f       	mul	r18, r19
     a3e:	80 0d       	add	r24, r0
     a40:	91 1d       	adc	r25, r1
     a42:	11 24       	eor	r1, r1
     a44:	13 de       	rcall	.-986    	; 0x66c <change_display>
				
				UART_Send_Str("Time ");
     a46:	8f e0       	ldi	r24, 0x0F	; 15
     a48:	91 e0       	ldi	r25, 0x01	; 1
     a4a:	2c d3       	rcall	.+1624   	; 0x10a4 <UART_Send_Str>
     a4c:	80 91 b7 01 	lds	r24, 0x01B7	; 0x8001b7 <hour>
     a50:	4a e0       	ldi	r20, 0x0A	; 10
     a52:	be 01       	movw	r22, r28
     a54:	90 e0       	ldi	r25, 0x00	; 0
     a56:	b0 d4       	rcall	.+2400   	; 0x13b8 <__itoa_ncheck>
     a58:	ec 01       	movw	r28, r24
				string = itoa(hour, string, 10);
				UART_Send_Str(string);
     a5a:	24 d3       	rcall	.+1608   	; 0x10a4 <UART_Send_Str>
				UART_Send_Str(":");
     a5c:	85 e1       	ldi	r24, 0x15	; 21
     a5e:	91 e0       	ldi	r25, 0x01	; 1
     a60:	21 d3       	rcall	.+1602   	; 0x10a4 <UART_Send_Str>
     a62:	80 91 b8 01 	lds	r24, 0x01B8	; 0x8001b8 <min>
     a66:	4a e0       	ldi	r20, 0x0A	; 10
     a68:	be 01       	movw	r22, r28
     a6a:	90 e0       	ldi	r25, 0x00	; 0
     a6c:	a5 d4       	rcall	.+2378   	; 0x13b8 <__itoa_ncheck>
				itoa(min, string, 10);
				UART_Send_Str(string);
     a6e:	ce 01       	movw	r24, r28
     a70:	19 d3       	rcall	.+1586   	; 0x10a4 <UART_Send_Str>
				UART_Send_Str(":");
     a72:	85 e1       	ldi	r24, 0x15	; 21
     a74:	91 e0       	ldi	r25, 0x01	; 1
     a76:	16 d3       	rcall	.+1580   	; 0x10a4 <UART_Send_Str>
     a78:	80 91 b9 01 	lds	r24, 0x01B9	; 0x8001b9 <sec>
     a7c:	4a e0       	ldi	r20, 0x0A	; 10
     a7e:	be 01       	movw	r22, r28
     a80:	90 e0       	ldi	r25, 0x00	; 0
     a82:	9a d4       	rcall	.+2356   	; 0x13b8 <__itoa_ncheck>
				itoa(sec, string, 10);
				UART_Send_Str(string);
     a84:	ce 01       	movw	r24, r28
     a86:	0e d3       	rcall	.+1564   	; 0x10a4 <UART_Send_Str>
				UART_Send_Str("\n\r");
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	91 e0       	ldi	r25, 0x01	; 1
     a8c:	0b d3       	rcall	.+1558   	; 0x10a4 <UART_Send_Str>
				sec1 = sec;
     a8e:	80 91 b9 01 	lds	r24, 0x01B9	; 0x8001b9 <sec>
     a92:	80 93 85 01 	sts	0x0185, r24	; 0x800185 <sec1>
     a96:	86 ce       	rjmp	.-756    	; 0x7a4 <main+0x36>
			}
			break;
		
			default:
				UART_Send_Str("Fuck!\n\r");
     a98:	8c e2       	ldi	r24, 0x2C	; 44
     a9a:	91 e0       	ldi	r25, 0x01	; 1
     a9c:	03 d3       	rcall	.+1542   	; 0x10a4 <UART_Send_Str>
			break;
     a9e:	82 ce       	rjmp	.-764    	; 0x7a4 <main+0x36>

00000aa0 <FM_setRegister>:

const int RDA5807M_BandLowerLimits[5] PROGMEM = {8700, 7600, 7600, 6500, 5000};
const int RDA5807M_BandHigherLimits[5] PROGMEM = {10800, 9100, 10800, 7600,	6500};
const int RDA5807M_ChannelSpacings[4] PROGMEM = {100, 200, 50, 25};
	
void FM_setRegister(uint8_t reg, uint16_t value) {
     aa0:	cf 93       	push	r28
     aa2:	df 93       	push	r29
     aa4:	eb 01       	movw	r28, r22
	i2cMasterUploadBuf(reg);
     aa6:	ca db       	rcall	.-2156   	; 0x23c <i2cMasterUploadBuf>
	i2cMasterUploadBuf(value>>8);
     aa8:	8d 2f       	mov	r24, r29
     aaa:	c8 db       	rcall	.-2160   	; 0x23c <i2cMasterUploadBuf>
	reg = (0x00FF & value);
	i2cMasterUploadBuf(reg);
     aac:	8c 2f       	mov	r24, r28
     aae:	c6 db       	rcall	.-2164   	; 0x23c <i2cMasterUploadBuf>
	i2cMasterSendBuf(RDA5807M_I2C_ADDR_W);
     ab0:	81 e1       	ldi	r24, 0x11	; 17
}
     ab2:	df 91       	pop	r29
     ab4:	cf 91       	pop	r28
void FM_setRegister(uint8_t reg, uint16_t value) {
	i2cMasterUploadBuf(reg);
	i2cMasterUploadBuf(value>>8);
	reg = (0x00FF & value);
	i2cMasterUploadBuf(reg);
	i2cMasterSendBuf(RDA5807M_I2C_ADDR_W);
     ab6:	d5 cb       	rjmp	.-2134   	; 0x262 <i2cMasterSendBuf>

00000ab8 <FM_getRegister>:
}

uint16_t FM_getRegister(uint8_t reg) {
	uint16_t result;
	i2cMasterUploadBuf(reg);
     ab8:	c1 db       	rcall	.-2174   	; 0x23c <i2cMasterUploadBuf>
	i2cMasterReceive(RDA5807M_I2C_ADDR_W, 2);
     aba:	62 e0       	ldi	r22, 0x02	; 2
     abc:	81 e1       	ldi	r24, 0x11	; 17
     abe:	e6 db       	rcall	.-2100   	; 0x28c <i2cMasterReceive>
	for(uint8_t i=0;i<2;i++)
	i2cMasterDownloadBufIndex((uint8_t*)&a[i] , i);
     ac0:	60 e0       	ldi	r22, 0x00	; 0
     ac2:	83 ea       	ldi	r24, 0xA3	; 163
     ac4:	91 e0       	ldi	r25, 0x01	; 1
     ac6:	ff db       	rcall	.-2050   	; 0x2c6 <i2cMasterDownloadBufIndex>
     ac8:	61 e0       	ldi	r22, 0x01	; 1
     aca:	84 ea       	ldi	r24, 0xA4	; 164
     acc:	91 e0       	ldi	r25, 0x01	; 1
     ace:	fb db       	rcall	.-2058   	; 0x2c6 <i2cMasterDownloadBufIndex>
	result = (uint16_t)a[0] << 8;
     ad0:	e3 ea       	ldi	r30, 0xA3	; 163
     ad2:	f1 e0       	ldi	r31, 0x01	; 1
     ad4:	80 81       	ld	r24, Z
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	98 2f       	mov	r25, r24
     ada:	88 27       	eor	r24, r24
	result |= a[1];
     adc:	21 81       	ldd	r18, Z+1	; 0x01
	return result;
}
     ade:	82 2b       	or	r24, r18
     ae0:	08 95       	ret

00000ae2 <FM_updateRegister>:

void FM_updateRegister(uint8_t reg,uint16_t mask, uint16_t value) {
     ae2:	ff 92       	push	r15
     ae4:	0f 93       	push	r16
     ae6:	1f 93       	push	r17
     ae8:	cf 93       	push	r28
     aea:	df 93       	push	r29
     aec:	f8 2e       	mov	r15, r24
     aee:	eb 01       	movw	r28, r22
     af0:	8a 01       	movw	r16, r20
	FM_setRegister(reg, FM_getRegister(reg) & ~mask | value);
     af2:	e2 df       	rcall	.-60     	; 0xab8 <FM_getRegister>
     af4:	c0 95       	com	r28
     af6:	d0 95       	com	r29
     af8:	8c 23       	and	r24, r28
     afa:	9d 23       	and	r25, r29
     afc:	bc 01       	movw	r22, r24
     afe:	60 2b       	or	r22, r16
     b00:	71 2b       	or	r23, r17
     b02:	8f 2d       	mov	r24, r15
}
     b04:	df 91       	pop	r29
     b06:	cf 91       	pop	r28
     b08:	1f 91       	pop	r17
     b0a:	0f 91       	pop	r16
     b0c:	ff 90       	pop	r15
	result |= a[1];
	return result;
}

void FM_updateRegister(uint8_t reg,uint16_t mask, uint16_t value) {
	FM_setRegister(reg, FM_getRegister(reg) & ~mask | value);
     b0e:	c8 cf       	rjmp	.-112    	; 0xaa0 <FM_setRegister>

00000b10 <FM__init>:
}

void FM__init (void) {
	FM_setRegister(RDA5807M_REG_CONFIG, RDA5807M_FLG_DHIZ | RDA5807M_FLG_DMUTE | RDA5807M_FLG_BASS | RDA5807M_FLG_SEEKUP | RDA5807M_FLG_RDS | RDA5807M_FLG_NEW | RDA5807M_FLG_ENABLE);
     b10:	6d e0       	ldi	r22, 0x0D	; 13
     b12:	72 ed       	ldi	r23, 0xD2	; 210
     b14:	82 e0       	ldi	r24, 0x02	; 2
     b16:	c4 cf       	rjmp	.-120    	; 0xaa0 <FM_setRegister>

00000b18 <FM_setTime>:
}


uint16_t FM_setTime(uint16_t old_time) {
     b18:	2f 92       	push	r2
     b1a:	3f 92       	push	r3
     b1c:	4f 92       	push	r4
     b1e:	5f 92       	push	r5
     b20:	6f 92       	push	r6
     b22:	7f 92       	push	r7
     b24:	8f 92       	push	r8
     b26:	9f 92       	push	r9
     b28:	af 92       	push	r10
     b2a:	bf 92       	push	r11
     b2c:	cf 92       	push	r12
     b2e:	df 92       	push	r13
     b30:	ef 92       	push	r14
     b32:	ff 92       	push	r15
     b34:	0f 93       	push	r16
     b36:	1f 93       	push	r17
     b38:	cf 93       	push	r28
     b3a:	df 93       	push	r29
     b3c:	cd b7       	in	r28, 0x3d	; 61
     b3e:	de b7       	in	r29, 0x3e	; 62
     b40:	62 97       	sbiw	r28, 0x12	; 18
     b42:	0f b6       	in	r0, 0x3f	; 63
     b44:	f8 94       	cli
     b46:	de bf       	out	0x3e, r29	; 62
     b48:	0f be       	out	0x3f, r0	; 63
     b4a:	cd bf       	out	0x3d, r28	; 61
     b4c:	6c 01       	movw	r12, r24
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	uint16_t bad_paket = 0;
	
	for(int h=0;h<3;h++)
     b4e:	e1 2c       	mov	r14, r1
     b50:	f1 2c       	mov	r15, r1
	
	uint16_t time_rds[3];
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	uint16_t bad_paket = 0;
     b52:	a1 2c       	mov	r10, r1
     b54:	b1 2c       	mov	r11, r1
uint16_t FM_setTime(uint16_t old_time) {
	
	uint16_t time_rds[3];
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
     b56:	00 e0       	ldi	r16, 0x00	; 0
     b58:	10 e0       	ldi	r17, 0x00	; 0

			if(old_time!=mins)
			{
				UART_Send_Str("QTime: ");
				UART_Send_Char((mins/60)/10+0x30);
				UART_Send_Char((mins/60)%10+0x30);
     b5a:	8c e3       	ldi	r24, 0x3C	; 60
     b5c:	48 2e       	mov	r4, r24
     b5e:	51 2c       	mov	r5, r1
     b60:	9a e0       	ldi	r25, 0x0A	; 10
     b62:	69 2e       	mov	r6, r25
     b64:	71 2c       	mov	r7, r1
				{
					mins -= 30 * (offset & 0x1F);
				}
				else
				{
					mins += 30 * (offset & 0x1F);
     b66:	2e e1       	ldi	r18, 0x1E	; 30
     b68:	22 2e       	mov	r2, r18
	uint16_t offset = 0, mins = 0;
	uint16_t bad_paket = 0;
	
	for(int h=0;h<3;h++)
	{
		i2cMasterUploadBuf(0x0A);
     b6a:	8a e0       	ldi	r24, 0x0A	; 10
     b6c:	67 db       	rcall	.-2354   	; 0x23c <i2cMasterUploadBuf>
		i2cMasterReceive(RDA5807M_I2C_ADDR_R, 12);
     b6e:	6c e0       	ldi	r22, 0x0C	; 12
     b70:	80 e1       	ldi	r24, 0x10	; 16
     b72:	8c db       	rcall	.-2280   	; 0x28c <i2cMasterReceive>
     b74:	b5 e9       	ldi	r27, 0x95	; 149
     b76:	8b 2e       	mov	r8, r27
     b78:	b1 e0       	ldi	r27, 0x01	; 1
     b7a:	9b 2e       	mov	r9, r27
		for(uint8_t i=0;i<12;i++)
     b7c:	31 2c       	mov	r3, r1
		i2cMasterDownloadBufIndex((uint8_t*)&b[i] , i);
     b7e:	63 2d       	mov	r22, r3
     b80:	c4 01       	movw	r24, r8
     b82:	a1 db       	rcall	.-2238   	; 0x2c6 <i2cMasterDownloadBufIndex>
	
	for(int h=0;h<3;h++)
	{
		i2cMasterUploadBuf(0x0A);
		i2cMasterReceive(RDA5807M_I2C_ADDR_R, 12);
		for(uint8_t i=0;i<12;i++)
     b84:	33 94       	inc	r3
     b86:	2f ef       	ldi	r18, 0xFF	; 255
     b88:	82 1a       	sub	r8, r18
     b8a:	92 0a       	sbc	r9, r18
     b8c:	6c e0       	ldi	r22, 0x0C	; 12
     b8e:	36 12       	cpse	r3, r22
     b90:	f6 cf       	rjmp	.-20     	; 0xb7e <FM_setTime+0x66>
     b92:	fe 01       	movw	r30, r28
     b94:	31 96       	adiw	r30, 0x01	; 1
     b96:	20 e0       	ldi	r18, 0x00	; 0
     b98:	30 e0       	ldi	r19, 0x00	; 0
     b9a:	4f 01       	movw	r8, r30
		i2cMasterDownloadBufIndex((uint8_t*)&b[i] , i);
		
		for (uint8_t i = 0; i < 6; i++)
		{
			RDS[i] = 256 * b[i*2] + b[i*2+1];
     b9c:	d9 01       	movw	r26, r18
     b9e:	ab 56       	subi	r26, 0x6B	; 107
     ba0:	be 4f       	sbci	r27, 0xFE	; 254
     ba2:	8c 91       	ld	r24, X
     ba4:	d9 01       	movw	r26, r18
     ba6:	aa 56       	subi	r26, 0x6A	; 106
     ba8:	be 4f       	sbci	r27, 0xFE	; 254
     baa:	4c 91       	ld	r20, X
     bac:	90 e0       	ldi	r25, 0x00	; 0
     bae:	98 2f       	mov	r25, r24
     bb0:	88 27       	eor	r24, r24
     bb2:	84 0f       	add	r24, r20
     bb4:	91 1d       	adc	r25, r1
     bb6:	81 93       	st	Z+, r24
     bb8:	91 93       	st	Z+, r25
     bba:	2e 5f       	subi	r18, 0xFE	; 254
     bbc:	3f 4f       	sbci	r19, 0xFF	; 255
		i2cMasterUploadBuf(0x0A);
		i2cMasterReceive(RDA5807M_I2C_ADDR_R, 12);
		for(uint8_t i=0;i<12;i++)
		i2cMasterDownloadBufIndex((uint8_t*)&b[i] , i);
		
		for (uint8_t i = 0; i < 6; i++)
     bbe:	2c 30       	cpi	r18, 0x0C	; 12
     bc0:	31 05       	cpc	r19, r1
     bc2:	61 f7       	brne	.-40     	; 0xb9c <FM_setTime+0x84>
		uint16_t rdssynchro = RDS[0] & 0x1000;
		uint16_t rdsblockerror = RDS[1] & 0x000C;
		
		uint16_t rdsGroupType = 0x0A | ((block2 & 0xF000) >> 8) | ((block2 & 0x0800) >> 11);
		
		if (rdssynchro != 0x1000){  // RDS not synchronised or tuning changed, reset all the RDS info.
     bc4:	89 81       	ldd	r24, Y+1	; 0x01
     bc6:	9a 81       	ldd	r25, Y+2	; 0x02
     bc8:	94 ff       	sbrs	r25, 4
     bca:	bd c0       	rjmp	.+378    	; 0xd46 <FM_setTime+0x22e>
		for (uint8_t i = 0; i < 6; i++)
		{
			RDS[i] = 256 * b[i*2] + b[i*2+1];
		}
		uint16_t block1 = RDS[2];
		uint16_t block2 = RDS[3];
     bcc:	8f 81       	ldd	r24, Y+7	; 0x07
     bce:	98 85       	ldd	r25, Y+8	; 0x08
			
			rdsGroupType = 0;
			mins = 0;
		}
		
		switch (rdsGroupType) {
     bd0:	9c 01       	movw	r18, r24
     bd2:	22 27       	eor	r18, r18
     bd4:	30 7f       	andi	r19, 0xF0	; 240
     bd6:	23 2f       	mov	r18, r19
     bd8:	33 27       	eor	r19, r19
     bda:	88 27       	eor	r24, r24
     bdc:	98 70       	andi	r25, 0x08	; 8
     bde:	89 2f       	mov	r24, r25
     be0:	99 27       	eor	r25, r25
     be2:	86 95       	lsr	r24
     be4:	86 95       	lsr	r24
     be6:	86 95       	lsr	r24
     be8:	82 2b       	or	r24, r18
     bea:	93 2b       	or	r25, r19
     bec:	8a 60       	ori	r24, 0x0A	; 10
     bee:	8a 34       	cpi	r24, 0x4A	; 74
     bf0:	91 05       	cpc	r25, r1
     bf2:	09 f0       	breq	.+2      	; 0xbf6 <FM_setTime+0xde>
     bf4:	aa c0       	rjmp	.+340    	; 0xd4a <FM_setTime+0x232>
		{
			RDS[i] = 256 * b[i*2] + b[i*2+1];
		}
		uint16_t block1 = RDS[2];
		uint16_t block2 = RDS[3];
		uint16_t block3 = RDS[4];
     bf6:	89 85       	ldd	r24, Y+9	; 0x09
     bf8:	9a 85       	ldd	r25, Y+10	; 0x0a
		uint16_t block4 = RDS[5];	
     bfa:	2b 85       	ldd	r18, Y+11	; 0x0b
     bfc:	3c 85       	ldd	r19, Y+12	; 0x0c
		}
		
		switch (rdsGroupType) {
			case 0x4A:
			// РІСЂРµРјСЏ Рё РґР°С‚Р°
			if(rdsblockerror<3)
     bfe:	4b 81       	ldd	r20, Y+3	; 0x03
     c00:	5c 81       	ldd	r21, Y+4	; 0x04
     c02:	4c 70       	andi	r20, 0x0C	; 12
     c04:	55 27       	eor	r21, r21
     c06:	43 30       	cpi	r20, 0x03	; 3
     c08:	51 05       	cpc	r21, r1
     c0a:	d0 f5       	brcc	.+116    	; 0xc80 <FM_setTime+0x168>
			{ // limit RDS data errors as we have no correction code
				offset = (block4) & 0x003F; // 6 bits
				mins = (block4 >> 6) & 0x003F; // 6 bits
     c0c:	89 01       	movw	r16, r18
     c0e:	46 e0       	ldi	r20, 0x06	; 6
     c10:	16 95       	lsr	r17
     c12:	07 95       	ror	r16
     c14:	4a 95       	dec	r20
     c16:	e1 f7       	brne	.-8      	; 0xc10 <FM_setTime+0xf8>
     c18:	0f 73       	andi	r16, 0x3F	; 63
     c1a:	11 27       	eor	r17, r17
				mins += 60 * (((block3 & 0x0001) << 4) | ((block4 >> 12) & 0x000F));
     c1c:	81 70       	andi	r24, 0x01	; 1
     c1e:	99 27       	eor	r25, r25
     c20:	54 e0       	ldi	r21, 0x04	; 4
     c22:	88 0f       	add	r24, r24
     c24:	99 1f       	adc	r25, r25
     c26:	5a 95       	dec	r21
     c28:	e1 f7       	brne	.-8      	; 0xc22 <FM_setTime+0x10a>
     c2a:	a9 01       	movw	r20, r18
     c2c:	45 2f       	mov	r20, r21
     c2e:	55 27       	eor	r21, r21
     c30:	42 95       	swap	r20
     c32:	4f 70       	andi	r20, 0x0F	; 15
     c34:	84 2b       	or	r24, r20
     c36:	95 2b       	or	r25, r21
     c38:	6c e3       	ldi	r22, 0x3C	; 60
     c3a:	68 9f       	mul	r22, r24
     c3c:	a0 01       	movw	r20, r0
     c3e:	69 9f       	mul	r22, r25
     c40:	50 0d       	add	r21, r0
     c42:	11 24       	eor	r1, r1
     c44:	04 0f       	add	r16, r20
     c46:	15 1f       	adc	r17, r21
     c48:	c9 01       	movw	r24, r18
     c4a:	8f 71       	andi	r24, 0x1F	; 31
     c4c:	99 27       	eor	r25, r25
				
				if (offset & 0x20)//Р·РЅР°Рє СЃРґРІРёРіР° С‡Р°СЃРѕРІРѕРіРѕ РїРѕСЏСЃР°, СЃРІРёРі Р·Р°РґР°РµС‚СЃСЏ РїРѕР»СѓС‡Р°СЃР°РјРё
     c4e:	25 ff       	sbrs	r18, 5
     c50:	08 c0       	rjmp	.+16     	; 0xc62 <FM_setTime+0x14a>
				{
					mins -= 30 * (offset & 0x1F);
     c52:	28 9e       	mul	r2, r24
     c54:	90 01       	movw	r18, r0
     c56:	29 9e       	mul	r2, r25
     c58:	30 0d       	add	r19, r0
     c5a:	11 24       	eor	r1, r1
     c5c:	02 1b       	sub	r16, r18
     c5e:	13 0b       	sbc	r17, r19
     c60:	07 c0       	rjmp	.+14     	; 0xc70 <FM_setTime+0x158>
				}
				else
				{
					mins += 30 * (offset & 0x1F);
     c62:	28 9e       	mul	r2, r24
     c64:	90 01       	movw	r18, r0
     c66:	29 9e       	mul	r2, r25
     c68:	30 0d       	add	r19, r0
     c6a:	11 24       	eor	r1, r1
     c6c:	02 0f       	add	r16, r18
     c6e:	13 1f       	adc	r17, r19
				}
				
				if(!((mins>480) & (mins<=1440)))
     c70:	c8 01       	movw	r24, r16
     c72:	81 5e       	subi	r24, 0xE1	; 225
     c74:	91 40       	sbci	r25, 0x01	; 1
     c76:	80 3c       	cpi	r24, 0xC0	; 192
     c78:	93 40       	sbci	r25, 0x03	; 3
     c7a:	10 f0       	brcs	.+4      	; 0xc80 <FM_setTime+0x168>
				{
					mins -= 1440;
     c7c:	00 5a       	subi	r16, 0xA0	; 160
     c7e:	15 40       	sbci	r17, 0x05	; 5
				}
			}

			if(old_time!=mins)
     c80:	0c 15       	cp	r16, r12
     c82:	1d 05       	cpc	r17, r13
     c84:	09 f4       	brne	.+2      	; 0xc88 <FM_setTime+0x170>
     c86:	5b c0       	rjmp	.+182    	; 0xd3e <FM_setTime+0x226>
			{
				UART_Send_Str("QTime: ");
     c88:	84 e3       	ldi	r24, 0x34	; 52
     c8a:	91 e0       	ldi	r25, 0x01	; 1
     c8c:	0b d2       	rcall	.+1046   	; 0x10a4 <UART_Send_Str>
				UART_Send_Char((mins/60)/10+0x30);
     c8e:	c8 01       	movw	r24, r16
     c90:	68 e5       	ldi	r22, 0x58	; 88
     c92:	72 e0       	ldi	r23, 0x02	; 2
     c94:	1e d2       	rcall	.+1084   	; 0x10d2 <__udivmodhi4>
     c96:	80 e3       	ldi	r24, 0x30	; 48
     c98:	86 0f       	add	r24, r22
     c9a:	00 d2       	rcall	.+1024   	; 0x109c <UART_Send_Char>
				UART_Send_Char((mins/60)%10+0x30);
     c9c:	c8 01       	movw	r24, r16
     c9e:	b2 01       	movw	r22, r4
     ca0:	18 d2       	rcall	.+1072   	; 0x10d2 <__udivmodhi4>
     ca2:	6c 01       	movw	r12, r24
     ca4:	cb 01       	movw	r24, r22
     ca6:	b3 01       	movw	r22, r6
     ca8:	14 d2       	rcall	.+1064   	; 0x10d2 <__udivmodhi4>
     caa:	80 5d       	subi	r24, 0xD0	; 208
     cac:	f7 d1       	rcall	.+1006   	; 0x109c <UART_Send_Char>
				UART_Send_Str(":");
     cae:	85 e1       	ldi	r24, 0x15	; 21
     cb0:	91 e0       	ldi	r25, 0x01	; 1
     cb2:	f8 d1       	rcall	.+1008   	; 0x10a4 <UART_Send_Str>
				UART_Send_Char((mins%60)/10+0x30);
     cb4:	c6 01       	movw	r24, r12
     cb6:	b3 01       	movw	r22, r6
     cb8:	0c d2       	rcall	.+1048   	; 0x10d2 <__udivmodhi4>
     cba:	d8 2e       	mov	r13, r24
     cbc:	80 e3       	ldi	r24, 0x30	; 48
     cbe:	86 0f       	add	r24, r22
     cc0:	ed d1       	rcall	.+986    	; 0x109c <UART_Send_Char>
				UART_Send_Char((mins%60)%10+0x30);
     cc2:	80 e3       	ldi	r24, 0x30	; 48
     cc4:	8d 0d       	add	r24, r13
     cc6:	ea d1       	rcall	.+980    	; 0x109c <UART_Send_Char>
				UART_Send_Char(13);
     cc8:	8d e0       	ldi	r24, 0x0D	; 13
     cca:	e8 d1       	rcall	.+976    	; 0x109c <UART_Send_Char>
				time_rds[h] = mins;
     ccc:	c7 01       	movw	r24, r14
     cce:	88 0f       	add	r24, r24
     cd0:	99 1f       	adc	r25, r25
     cd2:	f4 01       	movw	r30, r8
     cd4:	e8 0f       	add	r30, r24
     cd6:	f9 1f       	adc	r31, r25
     cd8:	15 87       	std	Z+13, r17	; 0x0d
     cda:	04 87       	std	Z+12, r16	; 0x0c
				old_time=mins;
				
				if((h == 2)&((((int)(time_rds[1] - time_rds[0]) == 1)&((int)(time_rds[2] - time_rds[1]) == 1))))
     cdc:	4f 85       	ldd	r20, Y+15	; 0x0f
     cde:	58 89       	ldd	r21, Y+16	; 0x10
     ce0:	8d 85       	ldd	r24, Y+13	; 0x0d
     ce2:	9e 85       	ldd	r25, Y+14	; 0x0e
     ce4:	9a 01       	movw	r18, r20
     ce6:	28 1b       	sub	r18, r24
     ce8:	39 0b       	sbc	r19, r25
     cea:	91 e0       	ldi	r25, 0x01	; 1
     cec:	21 30       	cpi	r18, 0x01	; 1
     cee:	31 05       	cpc	r19, r1
     cf0:	09 f0       	breq	.+2      	; 0xcf4 <FM_setTime+0x1dc>
     cf2:	90 e0       	ldi	r25, 0x00	; 0
     cf4:	29 89       	ldd	r18, Y+17	; 0x11
     cf6:	3a 89       	ldd	r19, Y+18	; 0x12
     cf8:	24 1b       	sub	r18, r20
     cfa:	35 0b       	sbc	r19, r21
     cfc:	81 e0       	ldi	r24, 0x01	; 1
     cfe:	21 30       	cpi	r18, 0x01	; 1
     d00:	31 05       	cpc	r19, r1
     d02:	09 f0       	breq	.+2      	; 0xd06 <FM_setTime+0x1ee>
     d04:	80 e0       	ldi	r24, 0x00	; 0
     d06:	89 23       	and	r24, r25
     d08:	21 f0       	breq	.+8      	; 0xd12 <FM_setTime+0x1fa>
     d0a:	62 e0       	ldi	r22, 0x02	; 2
     d0c:	e6 16       	cp	r14, r22
     d0e:	f1 04       	cpc	r15, r1
     d10:	61 f1       	breq	.+88     	; 0xd6a <FM_setTime+0x252>
					bad_paket = 0;
					return mins;
				}
				else
				{
					if(h==2)
     d12:	82 e0       	ldi	r24, 0x02	; 2
     d14:	e8 16       	cp	r14, r24
     d16:	f1 04       	cpc	r15, r1
     d18:	f9 f4       	brne	.+62     	; 0xd58 <FM_setTime+0x240>
					{
						time_rds[0]=0;
     d1a:	1e 86       	std	Y+14, r1	; 0x0e
     d1c:	1d 86       	std	Y+13, r1	; 0x0d
						time_rds[1]=0;
     d1e:	18 8a       	std	Y+16, r1	; 0x10
     d20:	1f 86       	std	Y+15, r1	; 0x0f
						time_rds[2]=0;
     d22:	1a 8a       	std	Y+18, r1	; 0x12
     d24:	19 8a       	std	Y+17, r1	; 0x11
						h=0;
						bad_paket++;
     d26:	2f ef       	ldi	r18, 0xFF	; 255
     d28:	a2 1a       	sub	r10, r18
     d2a:	b2 0a       	sbc	r11, r18
						if(bad_paket == 10)
     d2c:	6a e0       	ldi	r22, 0x0A	; 10
     d2e:	a6 16       	cp	r10, r22
     d30:	b1 04       	cpc	r11, r1
     d32:	e9 f0       	breq	.+58     	; 0xd6e <FM_setTime+0x256>
     d34:	90 2f       	mov	r25, r16
     d36:	81 2f       	mov	r24, r17
					if(h==2)
					{
						time_rds[0]=0;
						time_rds[1]=0;
						time_rds[2]=0;
						h=0;
     d38:	e1 2c       	mov	r14, r1
     d3a:	f1 2c       	mov	r15, r1
     d3c:	0f c0       	rjmp	.+30     	; 0xd5c <FM_setTime+0x244>
							
					}
				}
			}
			else
				h--;			
     d3e:	81 e0       	ldi	r24, 0x01	; 1
     d40:	e8 1a       	sub	r14, r24
     d42:	f1 08       	sbc	r15, r1
     d44:	09 c0       	rjmp	.+18     	; 0xd58 <FM_setTime+0x240>
		uint16_t rdsGroupType = 0x0A | ((block2 & 0xF000) >> 8) | ((block2 & 0x0800) >> 11);
		
		if (rdssynchro != 0x1000){  // RDS not synchronised or tuning changed, reset all the RDS info.
			
			rdsGroupType = 0;
			mins = 0;
     d46:	00 e0       	ldi	r16, 0x00	; 0
     d48:	10 e0       	ldi	r17, 0x00	; 0
			else
				h--;			
				break;

			default:
				h--;
     d4a:	21 e0       	ldi	r18, 0x01	; 1
     d4c:	e2 1a       	sub	r14, r18
     d4e:	f1 08       	sbc	r15, r1
				break;
     d50:	90 2f       	mov	r25, r16
     d52:	81 2f       	mov	r24, r17
     d54:	86 01       	movw	r16, r12
     d56:	02 c0       	rjmp	.+4      	; 0xd5c <FM_setTime+0x244>
     d58:	90 2f       	mov	r25, r16
     d5a:	81 2f       	mov	r24, r17
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	uint16_t bad_paket = 0;
	
	for(int h=0;h<3;h++)
     d5c:	6f ef       	ldi	r22, 0xFF	; 255
     d5e:	e6 1a       	sub	r14, r22
     d60:	f6 0a       	sbc	r15, r22
     d62:	68 01       	movw	r12, r16
     d64:	09 2f       	mov	r16, r25
     d66:	18 2f       	mov	r17, r24
     d68:	00 cf       	rjmp	.-512    	; 0xb6a <FM_setTime+0x52>
     d6a:	c8 01       	movw	r24, r16
     d6c:	02 c0       	rjmp	.+4      	; 0xd72 <FM_setTime+0x25a>
						h=0;
						bad_paket++;
						if(bad_paket == 10)
						{
							bad_paket = 0;
							return 3333;	
     d6e:	85 e0       	ldi	r24, 0x05	; 5
     d70:	9d e0       	ldi	r25, 0x0D	; 13
				h--;
				break;
		}
	}
	return 9999;
}
     d72:	62 96       	adiw	r28, 0x12	; 18
     d74:	0f b6       	in	r0, 0x3f	; 63
     d76:	f8 94       	cli
     d78:	de bf       	out	0x3e, r29	; 62
     d7a:	0f be       	out	0x3f, r0	; 63
     d7c:	cd bf       	out	0x3d, r28	; 61
     d7e:	df 91       	pop	r29
     d80:	cf 91       	pop	r28
     d82:	1f 91       	pop	r17
     d84:	0f 91       	pop	r16
     d86:	ff 90       	pop	r15
     d88:	ef 90       	pop	r14
     d8a:	df 90       	pop	r13
     d8c:	cf 90       	pop	r12
     d8e:	bf 90       	pop	r11
     d90:	af 90       	pop	r10
     d92:	9f 90       	pop	r9
     d94:	8f 90       	pop	r8
     d96:	7f 90       	pop	r7
     d98:	6f 90       	pop	r6
     d9a:	5f 90       	pop	r5
     d9c:	4f 90       	pop	r4
     d9e:	3f 90       	pop	r3
     da0:	2f 90       	pop	r2
     da2:	08 95       	ret

00000da4 <FM_getBandAndSpacing>:

uint16_t FM_getBandAndSpacing(void) {
	uint8_t band = FM_getRegister(RDA5807M_REG_TUNING) & (RDA5807M_BAND_MASK | RDA5807M_SPACE_MASK);
     da4:	83 e0       	ldi	r24, 0x03	; 3
     da6:	88 de       	rcall	.-752    	; 0xab8 <FM_getRegister>
     da8:	28 2f       	mov	r18, r24
     daa:	2f 70       	andi	r18, 0x0F	; 15
	if (band & RDA5807M_BAND_MASK == BAND_EAST && !(FM_getRegister(RDA5807M_REG_BLEND) & RDA5807M_FLG_EASTBAND65M))
	// Lower band limit is 50MHz
	band = (band >> RDA5807M_BAND_SHIFT) + 1;
	else
	band >>= RDA5807M_BAND_SHIFT;
	return ((uint16_t)space<<8 | band);
     dac:	83 70       	andi	r24, 0x03	; 3
     dae:	90 e0       	ldi	r25, 0x00	; 0
     db0:	98 2f       	mov	r25, r24
     db2:	88 27       	eor	r24, r24
     db4:	26 95       	lsr	r18
     db6:	26 95       	lsr	r18
}
     db8:	82 2b       	or	r24, r18
     dba:	08 95       	ret

00000dbc <FM_setFrequency>:

uint8_t FM_setFrequency(uint16_t frequency) {
     dbc:	cf 93       	push	r28
     dbe:	df 93       	push	r29
     dc0:	ec 01       	movw	r28, r24
	uint16_t spaceandband = FM_getBandAndSpacing();
     dc2:	f0 df       	rcall	.-32     	; 0xda4 <FM_getBandAndSpacing>
	uint16_t origin = pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]);
     dc4:	9c 01       	movw	r18, r24
     dc6:	33 27       	eor	r19, r19
     dc8:	22 0f       	add	r18, r18
     dca:	33 1f       	adc	r19, r19
     dcc:	f9 01       	movw	r30, r18
     dce:	e4 5b       	subi	r30, 0xB4	; 180
     dd0:	ff 4f       	sbci	r31, 0xFF	; 255
     dd2:	45 91       	lpm	r20, Z+
     dd4:	54 91       	lpm	r21, Z
	// Check that specified frequency falls within our current band limits
	if (frequency < origin || frequency > pgm_read_word(&RDA5807M_BandHigherLimits[spaceandband & 0x00FF]))
     dd6:	c4 17       	cp	r28, r20
     dd8:	d5 07       	cpc	r29, r21
     dda:	40 f1       	brcs	.+80     	; 0xe2c <FM_setFrequency+0x70>
     ddc:	f9 01       	movw	r30, r18
     dde:	ee 5b       	subi	r30, 0xBE	; 190
     de0:	ff 4f       	sbci	r31, 0xFF	; 255
     de2:	25 91       	lpm	r18, Z+
     de4:	34 91       	lpm	r19, Z
     de6:	2c 17       	cp	r18, r28
     de8:	3d 07       	cpc	r19, r29
     dea:	00 f1       	brcs	.+64     	; 0xe2c <FM_setFrequency+0x70>
	return 1;
	// Adjust start offset
	frequency -= origin;
	uint8_t spacing = pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]);
     dec:	e9 2f       	mov	r30, r25
     dee:	ff 27       	eor	r31, r31
     df0:	ee 0f       	add	r30, r30
     df2:	ff 1f       	adc	r31, r31
     df4:	e6 5c       	subi	r30, 0xC6	; 198
     df6:	ff 4f       	sbci	r31, 0xFF	; 255
     df8:	64 91       	lpm	r22, Z
	// Check that the given frequency can be tuned given current channel spacing
	if (frequency * 10 % spacing) return 1;
     dfa:	c4 1b       	sub	r28, r20
     dfc:	d5 0b       	sbc	r29, r21
     dfe:	2a e0       	ldi	r18, 0x0A	; 10
     e00:	2c 9f       	mul	r18, r28
     e02:	c0 01       	movw	r24, r0
     e04:	2d 9f       	mul	r18, r29
     e06:	90 0d       	add	r25, r0
     e08:	11 24       	eor	r1, r1
     e0a:	70 e0       	ldi	r23, 0x00	; 0
     e0c:	62 d1       	rcall	.+708    	; 0x10d2 <__udivmodhi4>
     e0e:	89 2b       	or	r24, r25
     e10:	69 f4       	brne	.+26     	; 0xe2c <FM_setFrequency+0x70>
	// Attempt to tune to the requested frequency
	FM_updateRegister(RDA5807M_REG_TUNING, RDA5807M_CHAN_MASK | RDA5807M_FLG_TUNE,((frequency * 10 / spacing) << RDA5807M_CHAN_SHIFT) | RDA5807M_FLG_TUNE);
     e12:	86 e0       	ldi	r24, 0x06	; 6
     e14:	66 0f       	add	r22, r22
     e16:	77 1f       	adc	r23, r23
     e18:	8a 95       	dec	r24
     e1a:	e1 f7       	brne	.-8      	; 0xe14 <FM_setFrequency+0x58>
     e1c:	ab 01       	movw	r20, r22
     e1e:	40 61       	ori	r20, 0x10	; 16
     e20:	60 ed       	ldi	r22, 0xD0	; 208
     e22:	7f ef       	ldi	r23, 0xFF	; 255
     e24:	83 e0       	ldi	r24, 0x03	; 3
     e26:	5d de       	rcall	.-838    	; 0xae2 <FM_updateRegister>
	return 0;
     e28:	80 e0       	ldi	r24, 0x00	; 0
     e2a:	01 c0       	rjmp	.+2      	; 0xe2e <FM_setFrequency+0x72>
uint8_t FM_setFrequency(uint16_t frequency) {
	uint16_t spaceandband = FM_getBandAndSpacing();
	uint16_t origin = pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]);
	// Check that specified frequency falls within our current band limits
	if (frequency < origin || frequency > pgm_read_word(&RDA5807M_BandHigherLimits[spaceandband & 0x00FF]))
	return 1;
     e2c:	81 e0       	ldi	r24, 0x01	; 1
	// Check that the given frequency can be tuned given current channel spacing
	if (frequency * 10 % spacing) return 1;
	// Attempt to tune to the requested frequency
	FM_updateRegister(RDA5807M_REG_TUNING, RDA5807M_CHAN_MASK | RDA5807M_FLG_TUNE,((frequency * 10 / spacing) << RDA5807M_CHAN_SHIFT) | RDA5807M_FLG_TUNE);
	return 0;
}
     e2e:	df 91       	pop	r29
     e30:	cf 91       	pop	r28
     e32:	08 95       	ret

00000e34 <FM_getFrequency>:

uint16_t FM_getFrequency(void) {
     e34:	0f 93       	push	r16
     e36:	1f 93       	push	r17
     e38:	cf 93       	push	r28
     e3a:	df 93       	push	r29
	uint16_t spaceandband = FM_getBandAndSpacing();
     e3c:	b3 df       	rcall	.-154    	; 0xda4 <FM_getBandAndSpacing>
     e3e:	ec 01       	movw	r28, r24
	return pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]) +
     e40:	fc 01       	movw	r30, r24
     e42:	ff 27       	eor	r31, r31
     e44:	ee 0f       	add	r30, r30
     e46:	ff 1f       	adc	r31, r31
     e48:	e4 5b       	subi	r30, 0xB4	; 180
     e4a:	ff 4f       	sbci	r31, 0xFF	; 255
     e4c:	05 91       	lpm	r16, Z+
     e4e:	14 91       	lpm	r17, Z
	(FM_getRegister(RDA5807M_REG_STATUS) & RDA5807M_READCHAN_MASK) *
     e50:	8a e0       	ldi	r24, 0x0A	; 10
     e52:	32 de       	rcall	.-924    	; 0xab8 <FM_getRegister>
	pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]) /	10;
     e54:	ed 2f       	mov	r30, r29
     e56:	ff 27       	eor	r31, r31
     e58:	ee 0f       	add	r30, r30
     e5a:	ff 1f       	adc	r31, r31
     e5c:	e6 5c       	subi	r30, 0xC6	; 198
     e5e:	ff 4f       	sbci	r31, 0xFF	; 255
     e60:	e4 91       	lpm	r30, Z
	return 0;
}

uint16_t FM_getFrequency(void) {
	uint16_t spaceandband = FM_getBandAndSpacing();
	return pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]) +
     e62:	9c 01       	movw	r18, r24
     e64:	33 70       	andi	r19, 0x03	; 3
     e66:	e2 9f       	mul	r30, r18
     e68:	c0 01       	movw	r24, r0
     e6a:	e3 9f       	mul	r30, r19
     e6c:	90 0d       	add	r25, r0
     e6e:	11 24       	eor	r1, r1
     e70:	6a e0       	ldi	r22, 0x0A	; 10
     e72:	70 e0       	ldi	r23, 0x00	; 0
     e74:	2e d1       	rcall	.+604    	; 0x10d2 <__udivmodhi4>
	(FM_getRegister(RDA5807M_REG_STATUS) & RDA5807M_READCHAN_MASK) *
	pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]) /	10;
}
     e76:	cb 01       	movw	r24, r22
     e78:	80 0f       	add	r24, r16
     e7a:	91 1f       	adc	r25, r17
     e7c:	df 91       	pop	r29
     e7e:	cf 91       	pop	r28
     e80:	1f 91       	pop	r17
     e82:	0f 91       	pop	r16
     e84:	08 95       	ret

00000e86 <FM_getRSSI>:

uint8_t FM_getRSSI(void) {
	return (FM_getRegister(RDA5807M_REG_RSSI) & RDA5807M_RSSI_MASK) >> RDA5807M_RSSI_SHIFT;
     e86:	8b e0       	ldi	r24, 0x0B	; 11
     e88:	17 de       	rcall	.-978    	; 0xab8 <FM_getRegister>
}
     e8a:	89 2f       	mov	r24, r25
     e8c:	86 95       	lsr	r24
     e8e:	08 95       	ret

00000e90 <SEEK_FOR_RDS>:

struct max_station station = {0,0};
	
uint16_t SEEK_FOR_RDS()
{
     e90:	2f 92       	push	r2
     e92:	3f 92       	push	r3
     e94:	4f 92       	push	r4
     e96:	5f 92       	push	r5
     e98:	6f 92       	push	r6
     e9a:	7f 92       	push	r7
     e9c:	8f 92       	push	r8
     e9e:	9f 92       	push	r9
     ea0:	af 92       	push	r10
     ea2:	bf 92       	push	r11
     ea4:	cf 92       	push	r12
     ea6:	df 92       	push	r13
     ea8:	ef 92       	push	r14
     eaa:	ff 92       	push	r15
     eac:	0f 93       	push	r16
     eae:	1f 93       	push	r17
     eb0:	cf 93       	push	r28
     eb2:	df 93       	push	r29
     eb4:	1f 92       	push	r1
     eb6:	cd b7       	in	r28, 0x3d	; 61
     eb8:	de b7       	in	r29, 0x3e	; 62
			
		uint16_t temp1 = tempw%100000;
		uint16_t temp2 = temp1;
		tempw = temp1/1000;
		UART_Send_Char(tempw/10 + 0x30);
		UART_Send_Char(tempw%10 + 0x30);
     eba:	28 ee       	ldi	r18, 0xE8	; 232
     ebc:	c2 2e       	mov	r12, r18
     ebe:	23 e0       	ldi	r18, 0x03	; 3
     ec0:	d2 2e       	mov	r13, r18
     ec2:	0a e0       	ldi	r16, 0x0A	; 10
     ec4:	10 e0       	ldi	r17, 0x00	; 0
		temp1 = temp1 % 1000;
		tempw = temp1/100;
		UART_Send_Char(tempw + 0x30);
     ec6:	34 e6       	ldi	r19, 0x64	; 100
     ec8:	e3 2e       	mov	r14, r19
     eca:	f1 2c       	mov	r15, r1
     ecc:	44 e1       	ldi	r20, 0x14	; 20
     ece:	64 2e       	mov	r6, r20
     ed0:	71 2c       	mov	r7, r1
	char grp, ver;
	uint8_t ending = 0;
	uint16_t iter = 0;
	while(ending==0)
	{
		FM_updateRegister(RDA5807M_REG_CONFIG,(RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE), (RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE));
     ed2:	40 e8       	ldi	r20, 0x80	; 128
     ed4:	53 e0       	ldi	r21, 0x03	; 3
     ed6:	60 e8       	ldi	r22, 0x80	; 128
     ed8:	73 e0       	ldi	r23, 0x03	; 3
     eda:	82 e0       	ldi	r24, 0x02	; 2
     edc:	02 de       	rcall	.-1020   	; 0xae2 <FM_updateRegister>
		tempw = 0;
		tempq = 0;
     ede:	80 e0       	ldi	r24, 0x00	; 0
	uint8_t ending = 0;
	uint16_t iter = 0;
	while(ending==0)
	{
		FM_updateRegister(RDA5807M_REG_CONFIG,(RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE), (RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE));
		tempw = 0;
     ee0:	a1 2c       	mov	r10, r1
     ee2:	b1 2c       	mov	r11, r1
		tempq = 0;
		while(!(((tempw&0x4000)>>14)&((tempq&0x0080)>>7)))
     ee4:	94 e0       	ldi	r25, 0x04	; 4
     ee6:	b9 9e       	mul	r11, r25
     ee8:	a1 2c       	mov	r10, r1
     eea:	bb 24       	eor	r11, r11
     eec:	11 24       	eor	r1, r1
     eee:	87 fb       	bst	r24, 7
     ef0:	22 24       	eor	r2, r2
     ef2:	20 f8       	bld	r2, 0
     ef4:	31 2c       	mov	r3, r1
     ef6:	a2 20       	and	r10, r2
     ef8:	b3 20       	and	r11, r3
     efa:	ab 28       	or	r10, r11
     efc:	61 f4       	brne	.+24     	; 0xf16 <SEEK_FOR_RDS+0x86>
     efe:	87 ea       	ldi	r24, 0xA7	; 167
     f00:	91 e6       	ldi	r25, 0x61	; 97
     f02:	01 97       	sbiw	r24, 0x01	; 1
     f04:	f1 f7       	brne	.-4      	; 0xf02 <SEEK_FOR_RDS+0x72>
     f06:	00 c0       	rjmp	.+0      	; 0xf08 <SEEK_FOR_RDS+0x78>
     f08:	00 00       	nop
		{
			_delay_ms(100);
			tempw = FM_getRegister(0x0A); //РѕР¶РёРґР°РЅРёРµ Р·Р°РІРµСЂС€РµРЅРёСЏ РЅР°СЃС‚СЂРѕР№РєРё
     f0a:	8a e0       	ldi	r24, 0x0A	; 10
     f0c:	d5 dd       	rcall	.-1110   	; 0xab8 <FM_getRegister>
     f0e:	5c 01       	movw	r10, r24
			tempq = FM_getRegister(0x0B);
     f10:	8b e0       	ldi	r24, 0x0B	; 11
     f12:	d2 dd       	rcall	.-1116   	; 0xab8 <FM_getRegister>
     f14:	e7 cf       	rjmp	.-50     	; 0xee4 <SEEK_FOR_RDS+0x54>
		}
		UART_Send_Str("found! ");
     f16:	8c e3       	ldi	r24, 0x3C	; 60
     f18:	91 e0       	ldi	r25, 0x01	; 1
     f1a:	c4 d0       	rcall	.+392    	; 0x10a4 <UART_Send_Str>
		tempw = FM_getFrequency();
     f1c:	8b df       	rcall	.-234    	; 0xe34 <FM_getFrequency>
     f1e:	5c 01       	movw	r10, r24
			
		uint16_t temp1 = tempw%100000;
		uint16_t temp2 = temp1;
		tempw = temp1/1000;
		UART_Send_Char(tempw/10 + 0x30);
     f20:	60 e1       	ldi	r22, 0x10	; 16
     f22:	77 e2       	ldi	r23, 0x27	; 39
     f24:	d6 d0       	rcall	.+428    	; 0x10d2 <__udivmodhi4>
     f26:	80 e3       	ldi	r24, 0x30	; 48
     f28:	86 0f       	add	r24, r22
     f2a:	b8 d0       	rcall	.+368    	; 0x109c <UART_Send_Char>
		UART_Send_Char(tempw%10 + 0x30);
     f2c:	c5 01       	movw	r24, r10
     f2e:	b6 01       	movw	r22, r12
     f30:	d0 d0       	rcall	.+416    	; 0x10d2 <__udivmodhi4>
     f32:	4c 01       	movw	r8, r24
     f34:	cb 01       	movw	r24, r22
     f36:	b8 01       	movw	r22, r16
     f38:	cc d0       	rcall	.+408    	; 0x10d2 <__udivmodhi4>
     f3a:	80 5d       	subi	r24, 0xD0	; 208
     f3c:	af d0       	rcall	.+350    	; 0x109c <UART_Send_Char>
		temp1 = temp1 % 1000;
		tempw = temp1/100;
		UART_Send_Char(tempw + 0x30);
     f3e:	c4 01       	movw	r24, r8
     f40:	b7 01       	movw	r22, r14
     f42:	c7 d0       	rcall	.+398    	; 0x10d2 <__udivmodhi4>
     f44:	4c 01       	movw	r8, r24
     f46:	80 e3       	ldi	r24, 0x30	; 48
     f48:	86 0f       	add	r24, r22
     f4a:	a8 d0       	rcall	.+336    	; 0x109c <UART_Send_Char>
		tempw = temp1 % 100;
		UART_Send_Char(tempw/10 + 0x30);
     f4c:	c4 01       	movw	r24, r8
     f4e:	b8 01       	movw	r22, r16
     f50:	c0 d0       	rcall	.+384    	; 0x10d2 <__udivmodhi4>
     f52:	98 2e       	mov	r9, r24
     f54:	80 e3       	ldi	r24, 0x30	; 48
     f56:	86 0f       	add	r24, r22
     f58:	a1 d0       	rcall	.+322    	; 0x109c <UART_Send_Char>
		UART_Send_Char(tempw%10 + 0x30);
     f5a:	80 e3       	ldi	r24, 0x30	; 48
     f5c:	89 0d       	add	r24, r9
     f5e:	9e d0       	rcall	.+316    	; 0x109c <UART_Send_Char>
			
		UART_Send_Str(" MHz ");
     f60:	84 e4       	ldi	r24, 0x44	; 68
     f62:	91 e0       	ldi	r25, 0x01	; 1
     f64:	9f d0       	rcall	.+318    	; 0x10a4 <UART_Send_Str>
			
		tempw = FM_getRSSI();
     f66:	8f df       	rcall	.-226    	; 0xe86 <FM_getRSSI>
     f68:	89 83       	std	Y+1, r24	; 0x01
     f6a:	48 2e       	mov	r4, r24
     f6c:	51 2c       	mov	r5, r1
		temp1 = tempw;
		tempw = temp1/100;
		UART_Send_Char(tempw + 0x30);
     f6e:	c2 01       	movw	r24, r4
     f70:	b7 01       	movw	r22, r14
     f72:	af d0       	rcall	.+350    	; 0x10d2 <__udivmodhi4>
     f74:	4c 01       	movw	r8, r24
     f76:	80 e3       	ldi	r24, 0x30	; 48
     f78:	86 0f       	add	r24, r22
     f7a:	90 d0       	rcall	.+288    	; 0x109c <UART_Send_Char>
		tempw = temp1 % 100;
		UART_Send_Char(tempw/10 + 0x30);
     f7c:	c4 01       	movw	r24, r8
     f7e:	b8 01       	movw	r22, r16
     f80:	a8 d0       	rcall	.+336    	; 0x10d2 <__udivmodhi4>
     f82:	98 2e       	mov	r9, r24
     f84:	80 e3       	ldi	r24, 0x30	; 48
     f86:	86 0f       	add	r24, r22
     f88:	89 d0       	rcall	.+274    	; 0x109c <UART_Send_Char>
		UART_Send_Char(tempw%10 + 0x30);
     f8a:	80 e3       	ldi	r24, 0x30	; 48
     f8c:	89 0d       	add	r24, r9
     f8e:	86 d0       	rcall	.+268    	; 0x109c <UART_Send_Char>
		UART_Send_Str(" LEVEL \r\n");
     f90:	8a e4       	ldi	r24, 0x4A	; 74
     f92:	91 e0       	ldi	r25, 0x01	; 1
     f94:	87 d0       	rcall	.+270    	; 0x10a4 <UART_Send_Str>
		
		tempw = FM_getRegister(0x0A);
     f96:	8a e0       	ldi	r24, 0x0A	; 10
     f98:	8f dd       	rcall	.-1250   	; 0xab8 <FM_getRegister>
		if((tempw&0x8000)>>15)
     f9a:	97 ff       	sbrs	r25, 7
     f9c:	9a cf       	rjmp	.-204    	; 0xed2 <SEEK_FOR_RDS+0x42>
		{
			UART_Send_Str("RDS! \r\n");
     f9e:	84 e5       	ldi	r24, 0x54	; 84
     fa0:	91 e0       	ldi	r25, 0x01	; 1
     fa2:	80 d0       	rcall	.+256    	; 0x10a4 <UART_Send_Str>
			iter++;
			if(temp1>station.rssi)
     fa4:	80 91 94 01 	lds	r24, 0x0194	; 0x800194 <station+0x2>
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	84 15       	cp	r24, r4
     fac:	95 05       	cpc	r25, r5
     fae:	38 f4       	brcc	.+14     	; 0xfbe <SEEK_FOR_RDS+0x12e>
			{
				station.rssi = temp1;
     fb0:	99 81       	ldd	r25, Y+1	; 0x01
     fb2:	90 93 94 01 	sts	0x0194, r25	; 0x800194 <station+0x2>
				station.freq = temp2;
     fb6:	b0 92 93 01 	sts	0x0193, r11	; 0x800193 <station+0x1>
     fba:	a0 92 92 01 	sts	0x0192, r10	; 0x800192 <station>
     fbe:	81 e0       	ldi	r24, 0x01	; 1
     fc0:	68 1a       	sub	r6, r24
     fc2:	71 08       	sbc	r7, r1
			}
				
			if(iter == SEARCH_ITER)
     fc4:	09 f0       	breq	.+2      	; 0xfc8 <SEEK_FOR_RDS+0x138>
     fc6:	85 cf       	rjmp	.-246    	; 0xed2 <SEEK_FOR_RDS+0x42>
			{
				UART_Send_Str("\nSet: ");
     fc8:	8c e5       	ldi	r24, 0x5C	; 92
     fca:	91 e0       	ldi	r25, 0x01	; 1
     fcc:	6b d0       	rcall	.+214    	; 0x10a4 <UART_Send_Str>
				UART_Send_Char(station.freq/10000 + 0x30);
     fce:	80 91 92 01 	lds	r24, 0x0192	; 0x800192 <station>
     fd2:	90 91 93 01 	lds	r25, 0x0193	; 0x800193 <station+0x1>
     fd6:	60 e1       	ldi	r22, 0x10	; 16
     fd8:	77 e2       	ldi	r23, 0x27	; 39
     fda:	7b d0       	rcall	.+246    	; 0x10d2 <__udivmodhi4>
     fdc:	80 e3       	ldi	r24, 0x30	; 48
     fde:	86 0f       	add	r24, r22
     fe0:	5d d0       	rcall	.+186    	; 0x109c <UART_Send_Char>
				UART_Send_Char(((station.freq%10000)/1000) + 0x30);
     fe2:	80 91 92 01 	lds	r24, 0x0192	; 0x800192 <station>
     fe6:	90 91 93 01 	lds	r25, 0x0193	; 0x800193 <station+0x1>
     fea:	60 e1       	ldi	r22, 0x10	; 16
     fec:	77 e2       	ldi	r23, 0x27	; 39
     fee:	71 d0       	rcall	.+226    	; 0x10d2 <__udivmodhi4>
     ff0:	b6 01       	movw	r22, r12
     ff2:	6f d0       	rcall	.+222    	; 0x10d2 <__udivmodhi4>
     ff4:	80 e3       	ldi	r24, 0x30	; 48
     ff6:	86 0f       	add	r24, r22
     ff8:	51 d0       	rcall	.+162    	; 0x109c <UART_Send_Char>
				UART_Send_Char(((station.freq%10000)%1000)/100 + 0x30);
     ffa:	80 91 92 01 	lds	r24, 0x0192	; 0x800192 <station>
     ffe:	90 91 93 01 	lds	r25, 0x0193	; 0x800193 <station+0x1>
    1002:	60 e1       	ldi	r22, 0x10	; 16
    1004:	77 e2       	ldi	r23, 0x27	; 39
    1006:	65 d0       	rcall	.+202    	; 0x10d2 <__udivmodhi4>
    1008:	b6 01       	movw	r22, r12
    100a:	63 d0       	rcall	.+198    	; 0x10d2 <__udivmodhi4>
    100c:	b7 01       	movw	r22, r14
    100e:	61 d0       	rcall	.+194    	; 0x10d2 <__udivmodhi4>
    1010:	80 e3       	ldi	r24, 0x30	; 48
    1012:	86 0f       	add	r24, r22
    1014:	43 d0       	rcall	.+134    	; 0x109c <UART_Send_Char>
				UART_Send_Char((((station.freq%10000)%1000)%100)/10 + 0x30);
    1016:	80 91 92 01 	lds	r24, 0x0192	; 0x800192 <station>
    101a:	90 91 93 01 	lds	r25, 0x0193	; 0x800193 <station+0x1>
    101e:	60 e1       	ldi	r22, 0x10	; 16
    1020:	77 e2       	ldi	r23, 0x27	; 39
    1022:	57 d0       	rcall	.+174    	; 0x10d2 <__udivmodhi4>
    1024:	b6 01       	movw	r22, r12
    1026:	55 d0       	rcall	.+170    	; 0x10d2 <__udivmodhi4>
    1028:	b7 01       	movw	r22, r14
    102a:	53 d0       	rcall	.+166    	; 0x10d2 <__udivmodhi4>
    102c:	b8 01       	movw	r22, r16
    102e:	51 d0       	rcall	.+162    	; 0x10d2 <__udivmodhi4>
    1030:	80 e3       	ldi	r24, 0x30	; 48
    1032:	86 0f       	add	r24, r22
    1034:	33 d0       	rcall	.+102    	; 0x109c <UART_Send_Char>
				UART_Send_Char((((station.freq%10000)%1000)%100)%10 + 0x30);
    1036:	80 91 92 01 	lds	r24, 0x0192	; 0x800192 <station>
    103a:	90 91 93 01 	lds	r25, 0x0193	; 0x800193 <station+0x1>
    103e:	60 e1       	ldi	r22, 0x10	; 16
    1040:	77 e2       	ldi	r23, 0x27	; 39
    1042:	47 d0       	rcall	.+142    	; 0x10d2 <__udivmodhi4>
    1044:	b6 01       	movw	r22, r12
    1046:	45 d0       	rcall	.+138    	; 0x10d2 <__udivmodhi4>
    1048:	b7 01       	movw	r22, r14
    104a:	43 d0       	rcall	.+134    	; 0x10d2 <__udivmodhi4>
    104c:	b8 01       	movw	r22, r16
    104e:	41 d0       	rcall	.+130    	; 0x10d2 <__udivmodhi4>
    1050:	80 5d       	subi	r24, 0xD0	; 208
    1052:	24 d0       	rcall	.+72     	; 0x109c <UART_Send_Char>
				UART_Send_Str(" MHz\n");
    1054:	83 e6       	ldi	r24, 0x63	; 99
    1056:	91 e0       	ldi	r25, 0x01	; 1
    1058:	25 d0       	rcall	.+74     	; 0x10a4 <UART_Send_Str>
			}
			
		}
	}
	return station.freq;
    105a:	80 91 92 01 	lds	r24, 0x0192	; 0x800192 <station>
    105e:	90 91 93 01 	lds	r25, 0x0193	; 0x800193 <station+0x1>
    1062:	0f 90       	pop	r0
    1064:	df 91       	pop	r29
    1066:	cf 91       	pop	r28
    1068:	1f 91       	pop	r17
    106a:	0f 91       	pop	r16
    106c:	ff 90       	pop	r15
    106e:	ef 90       	pop	r14
    1070:	df 90       	pop	r13
    1072:	cf 90       	pop	r12
    1074:	bf 90       	pop	r11
    1076:	af 90       	pop	r10
    1078:	9f 90       	pop	r9
    107a:	8f 90       	pop	r8
    107c:	7f 90       	pop	r7
    107e:	6f 90       	pop	r6
    1080:	5f 90       	pop	r5
    1082:	4f 90       	pop	r4
    1084:	3f 90       	pop	r3
    1086:	2f 90       	pop	r2
    1088:	08 95       	ret

0000108a <UART_Init>:
п»ї#include <avr/io.h>
#include "uart.h"

void UART_Init(void)
{
	UBRRL = MYUBRR;
    108a:	83 e3       	ldi	r24, 0x33	; 51
    108c:	89 b9       	out	0x09, r24	; 9
	UBRRH = MYUBRR>>8;
    108e:	10 bc       	out	0x20, r1	; 32
	UCSRB = (1<<RXEN)|(1<<TXEN)|(1<<RXCIE);
    1090:	88 e9       	ldi	r24, 0x98	; 152
    1092:	8a b9       	out	0x0a, r24	; 10
	UCSRC |=(1<< URSEL)|(1<< UCSZ0)|(1<< UCSZ1);
    1094:	80 b5       	in	r24, 0x20	; 32
    1096:	86 68       	ori	r24, 0x86	; 134
    1098:	80 bd       	out	0x20, r24	; 32
    109a:	08 95       	ret

0000109c <UART_Send_Char>:
}

void UART_Send_Char(unsigned char c)
{
	while (!(UCSRA&(1<<UDRE)));
    109c:	5d 9b       	sbis	0x0b, 5	; 11
    109e:	fe cf       	rjmp	.-4      	; 0x109c <UART_Send_Char>
	UDR = c;
    10a0:	8c b9       	out	0x0c, r24	; 12
    10a2:	08 95       	ret

000010a4 <UART_Send_Str>:
}

void UART_Send_Str(unsigned char* str)
{
    10a4:	cf 93       	push	r28
    10a6:	df 93       	push	r29
    10a8:	ec 01       	movw	r28, r24
	while (*str != 0) UART_Send_Char(*str++);
    10aa:	89 91       	ld	r24, Y+
    10ac:	88 23       	and	r24, r24
    10ae:	11 f0       	breq	.+4      	; 0x10b4 <UART_Send_Str+0x10>
    10b0:	f5 df       	rcall	.-22     	; 0x109c <UART_Send_Char>
    10b2:	fb cf       	rjmp	.-10     	; 0x10aa <UART_Send_Str+0x6>
    10b4:	df 91       	pop	r29
    10b6:	cf 91       	pop	r28
    10b8:	08 95       	ret

000010ba <__udivmodqi4>:
    10ba:	99 1b       	sub	r25, r25
    10bc:	79 e0       	ldi	r23, 0x09	; 9
    10be:	04 c0       	rjmp	.+8      	; 0x10c8 <__udivmodqi4_ep>

000010c0 <__udivmodqi4_loop>:
    10c0:	99 1f       	adc	r25, r25
    10c2:	96 17       	cp	r25, r22
    10c4:	08 f0       	brcs	.+2      	; 0x10c8 <__udivmodqi4_ep>
    10c6:	96 1b       	sub	r25, r22

000010c8 <__udivmodqi4_ep>:
    10c8:	88 1f       	adc	r24, r24
    10ca:	7a 95       	dec	r23
    10cc:	c9 f7       	brne	.-14     	; 0x10c0 <__udivmodqi4_loop>
    10ce:	80 95       	com	r24
    10d0:	08 95       	ret

000010d2 <__udivmodhi4>:
    10d2:	aa 1b       	sub	r26, r26
    10d4:	bb 1b       	sub	r27, r27
    10d6:	51 e1       	ldi	r21, 0x11	; 17
    10d8:	07 c0       	rjmp	.+14     	; 0x10e8 <__udivmodhi4_ep>

000010da <__udivmodhi4_loop>:
    10da:	aa 1f       	adc	r26, r26
    10dc:	bb 1f       	adc	r27, r27
    10de:	a6 17       	cp	r26, r22
    10e0:	b7 07       	cpc	r27, r23
    10e2:	10 f0       	brcs	.+4      	; 0x10e8 <__udivmodhi4_ep>
    10e4:	a6 1b       	sub	r26, r22
    10e6:	b7 0b       	sbc	r27, r23

000010e8 <__udivmodhi4_ep>:
    10e8:	88 1f       	adc	r24, r24
    10ea:	99 1f       	adc	r25, r25
    10ec:	5a 95       	dec	r21
    10ee:	a9 f7       	brne	.-22     	; 0x10da <__udivmodhi4_loop>
    10f0:	80 95       	com	r24
    10f2:	90 95       	com	r25
    10f4:	bc 01       	movw	r22, r24
    10f6:	cd 01       	movw	r24, r26
    10f8:	08 95       	ret

000010fa <__divmodsi4>:
    10fa:	05 2e       	mov	r0, r21
    10fc:	97 fb       	bst	r25, 7
    10fe:	16 f4       	brtc	.+4      	; 0x1104 <__divmodsi4+0xa>
    1100:	00 94       	com	r0
    1102:	0f d0       	rcall	.+30     	; 0x1122 <__negsi2>
    1104:	57 fd       	sbrc	r21, 7
    1106:	05 d0       	rcall	.+10     	; 0x1112 <__divmodsi4_neg2>
    1108:	14 d0       	rcall	.+40     	; 0x1132 <__udivmodsi4>
    110a:	07 fc       	sbrc	r0, 7
    110c:	02 d0       	rcall	.+4      	; 0x1112 <__divmodsi4_neg2>
    110e:	46 f4       	brtc	.+16     	; 0x1120 <__divmodsi4_exit>
    1110:	08 c0       	rjmp	.+16     	; 0x1122 <__negsi2>

00001112 <__divmodsi4_neg2>:
    1112:	50 95       	com	r21
    1114:	40 95       	com	r20
    1116:	30 95       	com	r19
    1118:	21 95       	neg	r18
    111a:	3f 4f       	sbci	r19, 0xFF	; 255
    111c:	4f 4f       	sbci	r20, 0xFF	; 255
    111e:	5f 4f       	sbci	r21, 0xFF	; 255

00001120 <__divmodsi4_exit>:
    1120:	08 95       	ret

00001122 <__negsi2>:
    1122:	90 95       	com	r25
    1124:	80 95       	com	r24
    1126:	70 95       	com	r23
    1128:	61 95       	neg	r22
    112a:	7f 4f       	sbci	r23, 0xFF	; 255
    112c:	8f 4f       	sbci	r24, 0xFF	; 255
    112e:	9f 4f       	sbci	r25, 0xFF	; 255
    1130:	08 95       	ret

00001132 <__udivmodsi4>:
    1132:	a1 e2       	ldi	r26, 0x21	; 33
    1134:	1a 2e       	mov	r1, r26
    1136:	aa 1b       	sub	r26, r26
    1138:	bb 1b       	sub	r27, r27
    113a:	fd 01       	movw	r30, r26
    113c:	0d c0       	rjmp	.+26     	; 0x1158 <__udivmodsi4_ep>

0000113e <__udivmodsi4_loop>:
    113e:	aa 1f       	adc	r26, r26
    1140:	bb 1f       	adc	r27, r27
    1142:	ee 1f       	adc	r30, r30
    1144:	ff 1f       	adc	r31, r31
    1146:	a2 17       	cp	r26, r18
    1148:	b3 07       	cpc	r27, r19
    114a:	e4 07       	cpc	r30, r20
    114c:	f5 07       	cpc	r31, r21
    114e:	20 f0       	brcs	.+8      	; 0x1158 <__udivmodsi4_ep>
    1150:	a2 1b       	sub	r26, r18
    1152:	b3 0b       	sbc	r27, r19
    1154:	e4 0b       	sbc	r30, r20
    1156:	f5 0b       	sbc	r31, r21

00001158 <__udivmodsi4_ep>:
    1158:	66 1f       	adc	r22, r22
    115a:	77 1f       	adc	r23, r23
    115c:	88 1f       	adc	r24, r24
    115e:	99 1f       	adc	r25, r25
    1160:	1a 94       	dec	r1
    1162:	69 f7       	brne	.-38     	; 0x113e <__udivmodsi4_loop>
    1164:	60 95       	com	r22
    1166:	70 95       	com	r23
    1168:	80 95       	com	r24
    116a:	90 95       	com	r25
    116c:	9b 01       	movw	r18, r22
    116e:	ac 01       	movw	r20, r24
    1170:	bd 01       	movw	r22, r26
    1172:	cf 01       	movw	r24, r30
    1174:	08 95       	ret

00001176 <malloc>:
    1176:	0f 93       	push	r16
    1178:	1f 93       	push	r17
    117a:	cf 93       	push	r28
    117c:	df 93       	push	r29
    117e:	82 30       	cpi	r24, 0x02	; 2
    1180:	91 05       	cpc	r25, r1
    1182:	10 f4       	brcc	.+4      	; 0x1188 <malloc+0x12>
    1184:	82 e0       	ldi	r24, 0x02	; 2
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	e0 91 bc 01 	lds	r30, 0x01BC	; 0x8001bc <__flp>
    118c:	f0 91 bd 01 	lds	r31, 0x01BD	; 0x8001bd <__flp+0x1>
    1190:	20 e0       	ldi	r18, 0x00	; 0
    1192:	30 e0       	ldi	r19, 0x00	; 0
    1194:	a0 e0       	ldi	r26, 0x00	; 0
    1196:	b0 e0       	ldi	r27, 0x00	; 0
    1198:	30 97       	sbiw	r30, 0x00	; 0
    119a:	19 f1       	breq	.+70     	; 0x11e2 <malloc+0x6c>
    119c:	40 81       	ld	r20, Z
    119e:	51 81       	ldd	r21, Z+1	; 0x01
    11a0:	02 81       	ldd	r16, Z+2	; 0x02
    11a2:	13 81       	ldd	r17, Z+3	; 0x03
    11a4:	48 17       	cp	r20, r24
    11a6:	59 07       	cpc	r21, r25
    11a8:	c8 f0       	brcs	.+50     	; 0x11dc <malloc+0x66>
    11aa:	84 17       	cp	r24, r20
    11ac:	95 07       	cpc	r25, r21
    11ae:	69 f4       	brne	.+26     	; 0x11ca <malloc+0x54>
    11b0:	10 97       	sbiw	r26, 0x00	; 0
    11b2:	31 f0       	breq	.+12     	; 0x11c0 <malloc+0x4a>
    11b4:	12 96       	adiw	r26, 0x02	; 2
    11b6:	0c 93       	st	X, r16
    11b8:	12 97       	sbiw	r26, 0x02	; 2
    11ba:	13 96       	adiw	r26, 0x03	; 3
    11bc:	1c 93       	st	X, r17
    11be:	27 c0       	rjmp	.+78     	; 0x120e <malloc+0x98>
    11c0:	00 93 bc 01 	sts	0x01BC, r16	; 0x8001bc <__flp>
    11c4:	10 93 bd 01 	sts	0x01BD, r17	; 0x8001bd <__flp+0x1>
    11c8:	22 c0       	rjmp	.+68     	; 0x120e <malloc+0x98>
    11ca:	21 15       	cp	r18, r1
    11cc:	31 05       	cpc	r19, r1
    11ce:	19 f0       	breq	.+6      	; 0x11d6 <malloc+0x60>
    11d0:	42 17       	cp	r20, r18
    11d2:	53 07       	cpc	r21, r19
    11d4:	18 f4       	brcc	.+6      	; 0x11dc <malloc+0x66>
    11d6:	9a 01       	movw	r18, r20
    11d8:	bd 01       	movw	r22, r26
    11da:	ef 01       	movw	r28, r30
    11dc:	df 01       	movw	r26, r30
    11de:	f8 01       	movw	r30, r16
    11e0:	db cf       	rjmp	.-74     	; 0x1198 <malloc+0x22>
    11e2:	21 15       	cp	r18, r1
    11e4:	31 05       	cpc	r19, r1
    11e6:	f9 f0       	breq	.+62     	; 0x1226 <malloc+0xb0>
    11e8:	28 1b       	sub	r18, r24
    11ea:	39 0b       	sbc	r19, r25
    11ec:	24 30       	cpi	r18, 0x04	; 4
    11ee:	31 05       	cpc	r19, r1
    11f0:	80 f4       	brcc	.+32     	; 0x1212 <malloc+0x9c>
    11f2:	8a 81       	ldd	r24, Y+2	; 0x02
    11f4:	9b 81       	ldd	r25, Y+3	; 0x03
    11f6:	61 15       	cp	r22, r1
    11f8:	71 05       	cpc	r23, r1
    11fa:	21 f0       	breq	.+8      	; 0x1204 <malloc+0x8e>
    11fc:	fb 01       	movw	r30, r22
    11fe:	93 83       	std	Z+3, r25	; 0x03
    1200:	82 83       	std	Z+2, r24	; 0x02
    1202:	04 c0       	rjmp	.+8      	; 0x120c <malloc+0x96>
    1204:	90 93 bd 01 	sts	0x01BD, r25	; 0x8001bd <__flp+0x1>
    1208:	80 93 bc 01 	sts	0x01BC, r24	; 0x8001bc <__flp>
    120c:	fe 01       	movw	r30, r28
    120e:	32 96       	adiw	r30, 0x02	; 2
    1210:	44 c0       	rjmp	.+136    	; 0x129a <malloc+0x124>
    1212:	fe 01       	movw	r30, r28
    1214:	e2 0f       	add	r30, r18
    1216:	f3 1f       	adc	r31, r19
    1218:	81 93       	st	Z+, r24
    121a:	91 93       	st	Z+, r25
    121c:	22 50       	subi	r18, 0x02	; 2
    121e:	31 09       	sbc	r19, r1
    1220:	39 83       	std	Y+1, r19	; 0x01
    1222:	28 83       	st	Y, r18
    1224:	3a c0       	rjmp	.+116    	; 0x129a <malloc+0x124>
    1226:	20 91 ba 01 	lds	r18, 0x01BA	; 0x8001ba <__brkval>
    122a:	30 91 bb 01 	lds	r19, 0x01BB	; 0x8001bb <__brkval+0x1>
    122e:	23 2b       	or	r18, r19
    1230:	41 f4       	brne	.+16     	; 0x1242 <malloc+0xcc>
    1232:	20 91 62 00 	lds	r18, 0x0062	; 0x800062 <__malloc_heap_start>
    1236:	30 91 63 00 	lds	r19, 0x0063	; 0x800063 <__malloc_heap_start+0x1>
    123a:	30 93 bb 01 	sts	0x01BB, r19	; 0x8001bb <__brkval+0x1>
    123e:	20 93 ba 01 	sts	0x01BA, r18	; 0x8001ba <__brkval>
    1242:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__data_start>
    1246:	30 91 61 00 	lds	r19, 0x0061	; 0x800061 <__data_start+0x1>
    124a:	21 15       	cp	r18, r1
    124c:	31 05       	cpc	r19, r1
    124e:	41 f4       	brne	.+16     	; 0x1260 <malloc+0xea>
    1250:	2d b7       	in	r18, 0x3d	; 61
    1252:	3e b7       	in	r19, 0x3e	; 62
    1254:	40 91 64 00 	lds	r20, 0x0064	; 0x800064 <__malloc_margin>
    1258:	50 91 65 00 	lds	r21, 0x0065	; 0x800065 <__malloc_margin+0x1>
    125c:	24 1b       	sub	r18, r20
    125e:	35 0b       	sbc	r19, r21
    1260:	e0 91 ba 01 	lds	r30, 0x01BA	; 0x8001ba <__brkval>
    1264:	f0 91 bb 01 	lds	r31, 0x01BB	; 0x8001bb <__brkval+0x1>
    1268:	e2 17       	cp	r30, r18
    126a:	f3 07       	cpc	r31, r19
    126c:	a0 f4       	brcc	.+40     	; 0x1296 <malloc+0x120>
    126e:	2e 1b       	sub	r18, r30
    1270:	3f 0b       	sbc	r19, r31
    1272:	28 17       	cp	r18, r24
    1274:	39 07       	cpc	r19, r25
    1276:	78 f0       	brcs	.+30     	; 0x1296 <malloc+0x120>
    1278:	ac 01       	movw	r20, r24
    127a:	4e 5f       	subi	r20, 0xFE	; 254
    127c:	5f 4f       	sbci	r21, 0xFF	; 255
    127e:	24 17       	cp	r18, r20
    1280:	35 07       	cpc	r19, r21
    1282:	48 f0       	brcs	.+18     	; 0x1296 <malloc+0x120>
    1284:	4e 0f       	add	r20, r30
    1286:	5f 1f       	adc	r21, r31
    1288:	50 93 bb 01 	sts	0x01BB, r21	; 0x8001bb <__brkval+0x1>
    128c:	40 93 ba 01 	sts	0x01BA, r20	; 0x8001ba <__brkval>
    1290:	81 93       	st	Z+, r24
    1292:	91 93       	st	Z+, r25
    1294:	02 c0       	rjmp	.+4      	; 0x129a <malloc+0x124>
    1296:	e0 e0       	ldi	r30, 0x00	; 0
    1298:	f0 e0       	ldi	r31, 0x00	; 0
    129a:	cf 01       	movw	r24, r30
    129c:	df 91       	pop	r29
    129e:	cf 91       	pop	r28
    12a0:	1f 91       	pop	r17
    12a2:	0f 91       	pop	r16
    12a4:	08 95       	ret

000012a6 <free>:
    12a6:	cf 93       	push	r28
    12a8:	df 93       	push	r29
    12aa:	00 97       	sbiw	r24, 0x00	; 0
    12ac:	09 f4       	brne	.+2      	; 0x12b0 <free+0xa>
    12ae:	81 c0       	rjmp	.+258    	; 0x13b2 <free+0x10c>
    12b0:	fc 01       	movw	r30, r24
    12b2:	32 97       	sbiw	r30, 0x02	; 2
    12b4:	13 82       	std	Z+3, r1	; 0x03
    12b6:	12 82       	std	Z+2, r1	; 0x02
    12b8:	a0 91 bc 01 	lds	r26, 0x01BC	; 0x8001bc <__flp>
    12bc:	b0 91 bd 01 	lds	r27, 0x01BD	; 0x8001bd <__flp+0x1>
    12c0:	10 97       	sbiw	r26, 0x00	; 0
    12c2:	81 f4       	brne	.+32     	; 0x12e4 <free+0x3e>
    12c4:	20 81       	ld	r18, Z
    12c6:	31 81       	ldd	r19, Z+1	; 0x01
    12c8:	82 0f       	add	r24, r18
    12ca:	93 1f       	adc	r25, r19
    12cc:	20 91 ba 01 	lds	r18, 0x01BA	; 0x8001ba <__brkval>
    12d0:	30 91 bb 01 	lds	r19, 0x01BB	; 0x8001bb <__brkval+0x1>
    12d4:	28 17       	cp	r18, r24
    12d6:	39 07       	cpc	r19, r25
    12d8:	51 f5       	brne	.+84     	; 0x132e <free+0x88>
    12da:	f0 93 bb 01 	sts	0x01BB, r31	; 0x8001bb <__brkval+0x1>
    12de:	e0 93 ba 01 	sts	0x01BA, r30	; 0x8001ba <__brkval>
    12e2:	67 c0       	rjmp	.+206    	; 0x13b2 <free+0x10c>
    12e4:	ed 01       	movw	r28, r26
    12e6:	20 e0       	ldi	r18, 0x00	; 0
    12e8:	30 e0       	ldi	r19, 0x00	; 0
    12ea:	ce 17       	cp	r28, r30
    12ec:	df 07       	cpc	r29, r31
    12ee:	40 f4       	brcc	.+16     	; 0x1300 <free+0x5a>
    12f0:	4a 81       	ldd	r20, Y+2	; 0x02
    12f2:	5b 81       	ldd	r21, Y+3	; 0x03
    12f4:	9e 01       	movw	r18, r28
    12f6:	41 15       	cp	r20, r1
    12f8:	51 05       	cpc	r21, r1
    12fa:	f1 f0       	breq	.+60     	; 0x1338 <free+0x92>
    12fc:	ea 01       	movw	r28, r20
    12fe:	f5 cf       	rjmp	.-22     	; 0x12ea <free+0x44>
    1300:	d3 83       	std	Z+3, r29	; 0x03
    1302:	c2 83       	std	Z+2, r28	; 0x02
    1304:	40 81       	ld	r20, Z
    1306:	51 81       	ldd	r21, Z+1	; 0x01
    1308:	84 0f       	add	r24, r20
    130a:	95 1f       	adc	r25, r21
    130c:	c8 17       	cp	r28, r24
    130e:	d9 07       	cpc	r29, r25
    1310:	59 f4       	brne	.+22     	; 0x1328 <free+0x82>
    1312:	88 81       	ld	r24, Y
    1314:	99 81       	ldd	r25, Y+1	; 0x01
    1316:	84 0f       	add	r24, r20
    1318:	95 1f       	adc	r25, r21
    131a:	02 96       	adiw	r24, 0x02	; 2
    131c:	91 83       	std	Z+1, r25	; 0x01
    131e:	80 83       	st	Z, r24
    1320:	8a 81       	ldd	r24, Y+2	; 0x02
    1322:	9b 81       	ldd	r25, Y+3	; 0x03
    1324:	93 83       	std	Z+3, r25	; 0x03
    1326:	82 83       	std	Z+2, r24	; 0x02
    1328:	21 15       	cp	r18, r1
    132a:	31 05       	cpc	r19, r1
    132c:	29 f4       	brne	.+10     	; 0x1338 <free+0x92>
    132e:	f0 93 bd 01 	sts	0x01BD, r31	; 0x8001bd <__flp+0x1>
    1332:	e0 93 bc 01 	sts	0x01BC, r30	; 0x8001bc <__flp>
    1336:	3d c0       	rjmp	.+122    	; 0x13b2 <free+0x10c>
    1338:	e9 01       	movw	r28, r18
    133a:	fb 83       	std	Y+3, r31	; 0x03
    133c:	ea 83       	std	Y+2, r30	; 0x02
    133e:	49 91       	ld	r20, Y+
    1340:	59 91       	ld	r21, Y+
    1342:	c4 0f       	add	r28, r20
    1344:	d5 1f       	adc	r29, r21
    1346:	ec 17       	cp	r30, r28
    1348:	fd 07       	cpc	r31, r29
    134a:	61 f4       	brne	.+24     	; 0x1364 <free+0xbe>
    134c:	80 81       	ld	r24, Z
    134e:	91 81       	ldd	r25, Z+1	; 0x01
    1350:	84 0f       	add	r24, r20
    1352:	95 1f       	adc	r25, r21
    1354:	02 96       	adiw	r24, 0x02	; 2
    1356:	e9 01       	movw	r28, r18
    1358:	99 83       	std	Y+1, r25	; 0x01
    135a:	88 83       	st	Y, r24
    135c:	82 81       	ldd	r24, Z+2	; 0x02
    135e:	93 81       	ldd	r25, Z+3	; 0x03
    1360:	9b 83       	std	Y+3, r25	; 0x03
    1362:	8a 83       	std	Y+2, r24	; 0x02
    1364:	e0 e0       	ldi	r30, 0x00	; 0
    1366:	f0 e0       	ldi	r31, 0x00	; 0
    1368:	12 96       	adiw	r26, 0x02	; 2
    136a:	8d 91       	ld	r24, X+
    136c:	9c 91       	ld	r25, X
    136e:	13 97       	sbiw	r26, 0x03	; 3
    1370:	00 97       	sbiw	r24, 0x00	; 0
    1372:	19 f0       	breq	.+6      	; 0x137a <free+0xd4>
    1374:	fd 01       	movw	r30, r26
    1376:	dc 01       	movw	r26, r24
    1378:	f7 cf       	rjmp	.-18     	; 0x1368 <free+0xc2>
    137a:	8d 91       	ld	r24, X+
    137c:	9c 91       	ld	r25, X
    137e:	11 97       	sbiw	r26, 0x01	; 1
    1380:	9d 01       	movw	r18, r26
    1382:	2e 5f       	subi	r18, 0xFE	; 254
    1384:	3f 4f       	sbci	r19, 0xFF	; 255
    1386:	82 0f       	add	r24, r18
    1388:	93 1f       	adc	r25, r19
    138a:	20 91 ba 01 	lds	r18, 0x01BA	; 0x8001ba <__brkval>
    138e:	30 91 bb 01 	lds	r19, 0x01BB	; 0x8001bb <__brkval+0x1>
    1392:	28 17       	cp	r18, r24
    1394:	39 07       	cpc	r19, r25
    1396:	69 f4       	brne	.+26     	; 0x13b2 <free+0x10c>
    1398:	30 97       	sbiw	r30, 0x00	; 0
    139a:	29 f4       	brne	.+10     	; 0x13a6 <free+0x100>
    139c:	10 92 bd 01 	sts	0x01BD, r1	; 0x8001bd <__flp+0x1>
    13a0:	10 92 bc 01 	sts	0x01BC, r1	; 0x8001bc <__flp>
    13a4:	02 c0       	rjmp	.+4      	; 0x13aa <free+0x104>
    13a6:	13 82       	std	Z+3, r1	; 0x03
    13a8:	12 82       	std	Z+2, r1	; 0x02
    13aa:	b0 93 bb 01 	sts	0x01BB, r27	; 0x8001bb <__brkval+0x1>
    13ae:	a0 93 ba 01 	sts	0x01BA, r26	; 0x8001ba <__brkval>
    13b2:	df 91       	pop	r29
    13b4:	cf 91       	pop	r28
    13b6:	08 95       	ret

000013b8 <__itoa_ncheck>:
    13b8:	bb 27       	eor	r27, r27
    13ba:	4a 30       	cpi	r20, 0x0A	; 10
    13bc:	31 f4       	brne	.+12     	; 0x13ca <__itoa_ncheck+0x12>
    13be:	99 23       	and	r25, r25
    13c0:	22 f4       	brpl	.+8      	; 0x13ca <__itoa_ncheck+0x12>
    13c2:	bd e2       	ldi	r27, 0x2D	; 45
    13c4:	90 95       	com	r25
    13c6:	81 95       	neg	r24
    13c8:	9f 4f       	sbci	r25, 0xFF	; 255
    13ca:	01 c0       	rjmp	.+2      	; 0x13ce <__utoa_common>

000013cc <__utoa_ncheck>:
    13cc:	bb 27       	eor	r27, r27

000013ce <__utoa_common>:
    13ce:	fb 01       	movw	r30, r22
    13d0:	55 27       	eor	r21, r21
    13d2:	aa 27       	eor	r26, r26
    13d4:	88 0f       	add	r24, r24
    13d6:	99 1f       	adc	r25, r25
    13d8:	aa 1f       	adc	r26, r26
    13da:	a4 17       	cp	r26, r20
    13dc:	10 f0       	brcs	.+4      	; 0x13e2 <__utoa_common+0x14>
    13de:	a4 1b       	sub	r26, r20
    13e0:	83 95       	inc	r24
    13e2:	50 51       	subi	r21, 0x10	; 16
    13e4:	b9 f7       	brne	.-18     	; 0x13d4 <__utoa_common+0x6>
    13e6:	a0 5d       	subi	r26, 0xD0	; 208
    13e8:	aa 33       	cpi	r26, 0x3A	; 58
    13ea:	08 f0       	brcs	.+2      	; 0x13ee <__utoa_common+0x20>
    13ec:	a9 5d       	subi	r26, 0xD9	; 217
    13ee:	a1 93       	st	Z+, r26
    13f0:	00 97       	sbiw	r24, 0x00	; 0
    13f2:	79 f7       	brne	.-34     	; 0x13d2 <__utoa_common+0x4>
    13f4:	b1 11       	cpse	r27, r1
    13f6:	b1 93       	st	Z+, r27
    13f8:	11 92       	st	Z+, r1
    13fa:	cb 01       	movw	r24, r22
    13fc:	00 c0       	rjmp	.+0      	; 0x13fe <strrev>

000013fe <strrev>:
    13fe:	dc 01       	movw	r26, r24
    1400:	fc 01       	movw	r30, r24
    1402:	67 2f       	mov	r22, r23
    1404:	71 91       	ld	r23, Z+
    1406:	77 23       	and	r23, r23
    1408:	e1 f7       	brne	.-8      	; 0x1402 <strrev+0x4>
    140a:	32 97       	sbiw	r30, 0x02	; 2
    140c:	04 c0       	rjmp	.+8      	; 0x1416 <strrev+0x18>
    140e:	7c 91       	ld	r23, X
    1410:	6d 93       	st	X+, r22
    1412:	70 83       	st	Z, r23
    1414:	62 91       	ld	r22, -Z
    1416:	ae 17       	cp	r26, r30
    1418:	bf 07       	cpc	r27, r31
    141a:	c8 f3       	brcs	.-14     	; 0x140e <strrev+0x10>
    141c:	08 95       	ret

0000141e <_exit>:
    141e:	f8 94       	cli

00001420 <__stop_program>:
    1420:	ff cf       	rjmp	.-2      	; 0x1420 <__stop_program>
