module top_module(
	output reg out);

/* Output assignment */
always @ (*) begin
	out = 0;
end

endmodule
