# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ipshared/f42d/hdl" --include "../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ipshared/6dcf" --include "E:/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../adrv9361z7035_ccfmc_lvds.srcs/sources_1/new/angleLUT.v" \
"../../../../adrv9361z7035_ccfmc_lvds.srcs/sources_1/new/amModulator.v" \
"../../../../adrv9361z7035_ccfmc_lvds.srcs/sources_1/new/dataPackager.v" \
"../../../../adrv9361z7035_ccfmc_lvds.srcs/sources_1/new/parallelToSerial.v" \
"../../../../adrv9361z7035_ccfmc_lvds.srcs/sources_1/new/serialToParallel.v" \
"../../../../adrv9361z7035_ccfmc_lvds.srcs/sources_1/new/i2sController.v" \
"../../../../adrv9361z7035_ccfmc_lvds.srcs/sources_1/new/levelShift.v" \
"../../../../adrv9361z7035_ccfmc_lvds.srcs/sources_1/new/decimation.v" \
"../../../../adrv9361z7035_ccfmc_lvds.srcs/sources_1/new/envelopDetector.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_angleLUT_0_0/sim/system_angleLUT_0_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_angleLUT_0_1/sim/system_angleLUT_0_1.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_amModulator_0_0/sim/system_amModulator_0_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_xlslice_0_0/sim/system_xlslice_0_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_sys_ps7_0/sim/system_sys_ps7_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_dataPackager_0_0/sim/system_dataPackager_0_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_selectio_wiz_0_0/system_selectio_wiz_0_0_selectio_wiz.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_selectio_wiz_0_0/system_selectio_wiz_0_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_xlconcat_1_0/sim/system_xlconcat_1_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_xlslice_1_0/sim/system_xlslice_1_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_xlslice_1_1/sim/system_xlslice_1_1.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_xlslice_3_0/sim/system_xlslice_3_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_xlslice_3_1/sim/system_xlslice_3_1.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_i2sController_1_0/sim/system_i2sController_1_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_levelShift_0_0/sim/system_levelShift_0_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_decimation_0_0/sim/system_decimation_0_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_envelopDetector_0_0/sim/system_envelopDetector_0_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_vio_0_0/sim/system_vio_0_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/sim/system.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/sim/bd_d5b8.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/sim/bd_d5b8_ila_lib_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_system_ila_0_0/sim/system_system_ila_0_0.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../../../IPs/common/ad_adl5904_rst.v" \
"../../../../../IPs/common/ad_iobuf.v" \
"../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/hdl/system_wrapper.v" \
"../../../../system_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
