<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_RDataecc0bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_RDataecc0bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c.html">Component : ALT_ECC_OTG1_ECC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc0BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp68c6abba2c25d45b1274d4fe9fe8594a"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga393e47026de9ecf136d03aa6fc446b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga393e47026de9ecf136d03aa6fc446b25">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga393e47026de9ecf136d03aa6fc446b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6ae59e438e56d45f56bca43e1e0503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga6b6ae59e438e56d45f56bca43e1e0503">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga6b6ae59e438e56d45f56bca43e1e0503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef925b99644d27e59ff15880410ffe6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gaef925b99644d27e59ff15880410ffe6d">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaef925b99644d27e59ff15880410ffe6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51294fca6d3ef71600eb318d45b69357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga51294fca6d3ef71600eb318d45b69357">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:ga51294fca6d3ef71600eb318d45b69357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c46a2bf6916aa432422468c223e806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gae3c46a2bf6916aa432422468c223e806">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:gae3c46a2bf6916aa432422468c223e806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce171ec244cbbd7b7afcc5edd9afd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gaf6ce171ec244cbbd7b7afcc5edd9afd4">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf6ce171ec244cbbd7b7afcc5edd9afd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a9b6d7988241652d7b09f8eddb734d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gae3a9b6d7988241652d7b09f8eddb734d">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:gae3a9b6d7988241652d7b09f8eddb734d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab73e48d890a254f0dca2c89ea8756d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga8ab73e48d890a254f0dca2c89ea8756d">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga8ab73e48d890a254f0dca2c89ea8756d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc1BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe630e3be3f49f249937c8e04f2fb4a08"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga11fcf2fc00cc373e416ef56c4f3926af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga11fcf2fc00cc373e416ef56c4f3926af">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga11fcf2fc00cc373e416ef56c4f3926af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa4f772f1254aaa95ce3e4707fa1eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga8aa4f772f1254aaa95ce3e4707fa1eb2">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga8aa4f772f1254aaa95ce3e4707fa1eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3800b4b60ac1891a7bb82dc4ab1dd19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga3800b4b60ac1891a7bb82dc4ab1dd19b">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga3800b4b60ac1891a7bb82dc4ab1dd19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38573956fcd371485053d2408c338c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga38573956fcd371485053d2408c338c8b">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga38573956fcd371485053d2408c338c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34d3511bc8019c35ca47423e996c6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gac34d3511bc8019c35ca47423e996c6bb">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:gac34d3511bc8019c35ca47423e996c6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b63c025f2bbe2104c5ae6318dcd1910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga7b63c025f2bbe2104c5ae6318dcd1910">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7b63c025f2bbe2104c5ae6318dcd1910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9c8994c0568e525cf8023b1f06aedc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gabc9c8994c0568e525cf8023b1f06aedc">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gabc9c8994c0568e525cf8023b1f06aedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62753f3a35cb8f826b090a683cd10f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga62753f3a35cb8f826b090a683cd10f74">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga62753f3a35cb8f826b090a683cd10f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc2BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp69493152fb670079d8656b2cf6bba102"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga300fb0b5019d36279ad956ebf45eeecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga300fb0b5019d36279ad956ebf45eeecf">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga300fb0b5019d36279ad956ebf45eeecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6164d916c09920c5c3dca136f6fd0de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gaa6164d916c09920c5c3dca136f6fd0de">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gaa6164d916c09920c5c3dca136f6fd0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d12f136451696045fe142e0bc418497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga4d12f136451696045fe142e0bc418497">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga4d12f136451696045fe142e0bc418497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467f17d7b879363ffdd88f790cec9596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga467f17d7b879363ffdd88f790cec9596">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga467f17d7b879363ffdd88f790cec9596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47d2fb69a0b6159ab9fdace6cc35011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gae47d2fb69a0b6159ab9fdace6cc35011">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:gae47d2fb69a0b6159ab9fdace6cc35011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de452e82dd3d5072b25728eefdf70cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga9de452e82dd3d5072b25728eefdf70cb">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9de452e82dd3d5072b25728eefdf70cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eaf08c7fbbbad3eb62097c2ecf5bd44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga1eaf08c7fbbbad3eb62097c2ecf5bd44">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga1eaf08c7fbbbad3eb62097c2ecf5bd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3829479f0b0cba44c41d691392f3fdf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga3829479f0b0cba44c41d691392f3fdf1">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga3829479f0b0cba44c41d691392f3fdf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc3BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdfbaaf3a4875fa4b3508e481e4ccdecb"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3ce353af89e4e81867751a373d9314f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga3ce353af89e4e81867751a373d9314f9">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga3ce353af89e4e81867751a373d9314f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c72732549f41ff34029c4435f51e3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga7c72732549f41ff34029c4435f51e3a8">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga7c72732549f41ff34029c4435f51e3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee146ec64470ae0ad7af835c721b7b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gaee146ec64470ae0ad7af835c721b7b84">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaee146ec64470ae0ad7af835c721b7b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c256fce551106c6e4bf918e967a518f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga7c256fce551106c6e4bf918e967a518f">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga7c256fce551106c6e4bf918e967a518f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdafdf40384b478e78f07fee8a3cb9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga9cdafdf40384b478e78f07fee8a3cb9f">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:ga9cdafdf40384b478e78f07fee8a3cb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c114d1a15f2865f983c039f6255064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gab1c114d1a15f2865f983c039f6255064">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab1c114d1a15f2865f983c039f6255064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga171bd41c9e5045193c301c3adab24b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga171bd41c9e5045193c301c3adab24b3f">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga171bd41c9e5045193c301c3adab24b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ed53361601a2cae0bf752eb258a628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gab7ed53361601a2cae0bf752eb258a628">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:gab7ed53361601a2cae0bf752eb258a628"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga887424c10b5447456bc58b6b45badc9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga887424c10b5447456bc58b6b45badc9e">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga887424c10b5447456bc58b6b45badc9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2008aa833fc8cd4c832a5f0c314a9b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gaa2008aa833fc8cd4c832a5f0c314a9b2">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_OFST</a>&#160;&#160;&#160;0x64</td></tr>
<tr class="separator:gaa2008aa833fc8cd4c832a5f0c314a9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga193c3629ccda4d5b70a2e42e06c3dff8"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga193c3629ccda4d5b70a2e42e06c3dff8">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_t</a></td></tr>
<tr class="separator:ga193c3629ccda4d5b70a2e42e06c3dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s__s" id="struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a567ddc150fcc5a1975b8a553e19b904a"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc0BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0714cfbc148af5702f73782b51319ffb"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a04719e90597eab2e37986aafb272de31"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc1BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae6988a56275e26bd5fbeba76b752f849"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6e309ef27ad37e9a070cbabe11df91c1"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc2BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5ab6c4551a30436db2f87a2f675aae9c"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4bda9d7bdd1ce94ef30191636e6e4d32"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc3BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a739d7d3e134aef661ec032ebdd64cc90"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga393e47026de9ecf136d03aa6fc446b25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6b6ae59e438e56d45f56bca43e1e0503"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaef925b99644d27e59ff15880410ffe6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga51294fca6d3ef71600eb318d45b69357"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae3c46a2bf6916aa432422468c223e806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf6ce171ec244cbbd7b7afcc5edd9afd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae3a9b6d7988241652d7b09f8eddb734d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8ab73e48d890a254f0dca2c89ea8756d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga11fcf2fc00cc373e416ef56c4f3926af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8aa4f772f1254aaa95ce3e4707fa1eb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3800b4b60ac1891a7bb82dc4ab1dd19b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga38573956fcd371485053d2408c338c8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac34d3511bc8019c35ca47423e996c6bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7b63c025f2bbe2104c5ae6318dcd1910"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabc9c8994c0568e525cf8023b1f06aedc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga62753f3a35cb8f826b090a683cd10f74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga300fb0b5019d36279ad956ebf45eeecf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa6164d916c09920c5c3dca136f6fd0de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4d12f136451696045fe142e0bc418497"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga467f17d7b879363ffdd88f790cec9596"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae47d2fb69a0b6159ab9fdace6cc35011"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9de452e82dd3d5072b25728eefdf70cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1eaf08c7fbbbad3eb62097c2ecf5bd44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3829479f0b0cba44c41d691392f3fdf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3ce353af89e4e81867751a373d9314f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c72732549f41ff34029c4435f51e3a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaee146ec64470ae0ad7af835c721b7b84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c256fce551106c6e4bf918e967a518f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9cdafdf40384b478e78f07fee8a3cb9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab1c114d1a15f2865f983c039f6255064"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga171bd41c9e5045193c301c3adab24b3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab7ed53361601a2cae0bf752eb258a628"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga887424c10b5447456bc58b6b45badc9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="gaa2008aa833fc8cd4c832a5f0c314a9b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_OFST&#160;&#160;&#160;0x64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga193c3629ccda4d5b70a2e42e06c3dff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga193c3629ccda4d5b70a2e42e06c3dff8">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_RDATAECC0BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:40 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
