PPA Report for shift_cycl_right_pipeline.v (Module: shift_cycl_right_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 26
FF Count: 48
IO Count: 21
Cell Count: 131

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 590.67 MHz
Reg-to-Reg Critical Path Delay: 1.506 ns

POWER METRICS:
-------------
Total Power Consumption: 0.455 W
