# Generated from /scratch/users/jramos/hdl_obf/hdl_obfuscator/grammar/SystemVerilogPreParser.g4 by ANTLR 4.13.2
# encoding: utf-8
from antlr4 import *
from io import StringIO
import sys
if sys.version_info[1] > 5:
	from typing import TextIO
else:
	from typing.io import TextIO

def serializedATN():
    return [
        4,1,418,346,2,0,7,0,2,1,7,1,2,2,7,2,2,3,7,3,2,4,7,4,2,5,7,5,2,6,
        7,6,2,7,7,7,2,8,7,8,2,9,7,9,2,10,7,10,2,11,7,11,2,12,7,12,2,13,7,
        13,2,14,7,14,2,15,7,15,2,16,7,16,2,17,7,17,2,18,7,18,2,19,7,19,2,
        20,7,20,2,21,7,21,2,22,7,22,2,23,7,23,2,24,7,24,2,25,7,25,2,26,7,
        26,2,27,7,27,2,28,7,28,2,29,7,29,2,30,7,30,2,31,7,31,2,32,7,32,2,
        33,7,33,2,34,7,34,2,35,7,35,2,36,7,36,2,37,7,37,2,38,7,38,2,39,7,
        39,2,40,7,40,2,41,7,41,2,42,7,42,2,43,7,43,2,44,7,44,2,45,7,45,2,
        46,7,46,2,47,7,47,2,48,7,48,2,49,7,49,1,0,5,0,102,8,0,10,0,12,0,
        105,9,0,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,
        1,1,1,1,1,1,1,1,1,1,1,1,3,1,127,8,1,1,2,1,2,1,2,1,2,1,2,1,2,1,3,
        1,3,1,3,1,4,1,4,1,4,1,4,1,5,1,5,1,6,1,6,1,6,1,6,1,7,1,7,1,7,1,7,
        1,7,1,8,1,8,1,8,1,9,1,9,1,9,1,10,1,10,1,10,1,11,1,11,1,11,1,12,1,
        12,1,13,1,13,5,13,169,8,13,10,13,12,13,172,9,13,1,14,1,14,1,15,1,
        15,1,15,1,15,1,15,5,15,181,8,15,10,15,12,15,184,9,15,1,15,3,15,187,
        8,15,1,15,1,15,1,16,1,16,1,16,1,16,1,16,5,16,196,8,16,10,16,12,16,
        199,9,16,1,16,3,16,202,8,16,1,16,1,16,1,17,1,17,1,17,1,17,1,17,1,
        17,1,17,1,17,1,17,1,17,1,17,3,17,217,8,17,1,18,1,18,1,19,1,19,1,
        19,1,19,1,19,1,19,1,19,1,19,1,20,1,20,1,20,1,21,1,21,1,22,1,22,1,
        23,1,23,1,24,1,24,1,25,1,25,1,26,1,26,1,27,1,27,1,27,1,27,1,27,1,
        27,5,27,250,8,27,10,27,12,27,253,9,27,1,28,1,28,1,29,1,29,1,30,1,
        30,1,30,1,31,1,31,1,32,1,32,1,32,1,32,1,32,1,32,5,32,270,8,32,10,
        32,12,32,273,9,32,3,32,275,8,32,1,33,1,33,1,33,3,33,280,8,33,1,33,
        1,33,1,34,1,34,1,35,1,35,1,36,1,36,1,36,1,36,5,36,292,8,36,10,36,
        12,36,295,9,36,1,36,1,36,1,36,1,36,1,36,3,36,302,8,36,1,37,1,37,
        1,37,1,38,1,38,1,39,1,39,1,40,1,40,1,40,1,40,1,40,1,41,1,41,1,41,
        1,42,1,42,1,42,1,43,1,43,1,43,1,44,1,44,1,44,1,44,1,44,1,44,1,45,
        1,45,1,45,1,45,1,46,1,46,1,47,1,47,1,47,1,47,1,48,1,48,1,48,1,49,
        1,49,1,49,0,0,50,0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,
        36,38,40,42,44,46,48,50,52,54,56,58,60,62,64,66,68,70,72,74,76,78,
        80,82,84,86,88,90,92,94,96,98,0,0,336,0,103,1,0,0,0,2,126,1,0,0,
        0,4,128,1,0,0,0,6,134,1,0,0,0,8,137,1,0,0,0,10,141,1,0,0,0,12,143,
        1,0,0,0,14,147,1,0,0,0,16,152,1,0,0,0,18,155,1,0,0,0,20,158,1,0,
        0,0,22,161,1,0,0,0,24,164,1,0,0,0,26,170,1,0,0,0,28,173,1,0,0,0,
        30,175,1,0,0,0,32,190,1,0,0,0,34,205,1,0,0,0,36,218,1,0,0,0,38,220,
        1,0,0,0,40,228,1,0,0,0,42,231,1,0,0,0,44,233,1,0,0,0,46,235,1,0,
        0,0,48,237,1,0,0,0,50,239,1,0,0,0,52,241,1,0,0,0,54,251,1,0,0,0,
        56,254,1,0,0,0,58,256,1,0,0,0,60,258,1,0,0,0,62,261,1,0,0,0,64,263,
        1,0,0,0,66,279,1,0,0,0,68,283,1,0,0,0,70,285,1,0,0,0,72,301,1,0,
        0,0,74,303,1,0,0,0,76,306,1,0,0,0,78,308,1,0,0,0,80,310,1,0,0,0,
        82,315,1,0,0,0,84,318,1,0,0,0,86,321,1,0,0,0,88,324,1,0,0,0,90,330,
        1,0,0,0,92,334,1,0,0,0,94,336,1,0,0,0,96,340,1,0,0,0,98,343,1,0,
        0,0,100,102,3,2,1,0,101,100,1,0,0,0,102,105,1,0,0,0,103,101,1,0,
        0,0,103,104,1,0,0,0,104,1,1,0,0,0,105,103,1,0,0,0,106,127,3,4,2,
        0,107,127,3,6,3,0,108,127,3,8,4,0,109,127,3,16,8,0,110,127,3,18,
        9,0,111,127,3,22,11,0,112,127,3,30,15,0,113,127,3,32,16,0,114,127,
        3,34,17,0,115,127,3,38,19,0,116,127,3,40,20,0,117,127,3,60,30,0,
        118,127,3,64,32,0,119,127,3,74,37,0,120,127,3,80,40,0,121,127,3,
        82,41,0,122,127,3,88,44,0,123,127,3,90,45,0,124,127,3,94,47,0,125,
        127,3,96,48,0,126,106,1,0,0,0,126,107,1,0,0,0,126,108,1,0,0,0,126,
        109,1,0,0,0,126,110,1,0,0,0,126,111,1,0,0,0,126,112,1,0,0,0,126,
        113,1,0,0,0,126,114,1,0,0,0,126,115,1,0,0,0,126,116,1,0,0,0,126,
        117,1,0,0,0,126,118,1,0,0,0,126,119,1,0,0,0,126,120,1,0,0,0,126,
        121,1,0,0,0,126,122,1,0,0,0,126,123,1,0,0,0,126,124,1,0,0,0,126,
        125,1,0,0,0,127,3,1,0,0,0,128,129,5,308,0,0,129,130,5,382,0,0,130,
        131,5,296,0,0,131,132,3,98,49,0,132,133,5,296,0,0,133,5,1,0,0,0,
        134,135,5,308,0,0,135,136,5,383,0,0,136,7,1,0,0,0,137,138,5,308,
        0,0,138,139,5,384,0,0,139,140,3,10,5,0,140,9,1,0,0,0,141,142,5,406,
        0,0,142,11,1,0,0,0,143,144,5,308,0,0,144,145,5,386,0,0,145,146,3,
        26,13,0,146,13,1,0,0,0,147,148,5,308,0,0,148,149,5,387,0,0,149,150,
        3,48,24,0,150,151,3,26,13,0,151,15,1,0,0,0,152,153,5,308,0,0,153,
        154,5,388,0,0,154,17,1,0,0,0,155,156,5,308,0,0,156,157,5,389,0,0,
        157,19,1,0,0,0,158,159,5,308,0,0,159,160,5,390,0,0,160,21,1,0,0,
        0,161,162,5,308,0,0,162,163,5,391,0,0,163,23,1,0,0,0,164,165,5,408,
        0,0,165,25,1,0,0,0,166,169,3,76,38,0,167,169,3,2,1,0,168,166,1,0,
        0,0,168,167,1,0,0,0,169,172,1,0,0,0,170,168,1,0,0,0,170,171,1,0,
        0,0,171,27,1,0,0,0,172,170,1,0,0,0,173,174,5,366,0,0,174,29,1,0,
        0,0,175,176,5,308,0,0,176,177,5,392,0,0,177,178,3,48,24,0,178,182,
        3,26,13,0,179,181,3,14,7,0,180,179,1,0,0,0,181,184,1,0,0,0,182,180,
        1,0,0,0,182,183,1,0,0,0,183,186,1,0,0,0,184,182,1,0,0,0,185,187,
        3,12,6,0,186,185,1,0,0,0,186,187,1,0,0,0,187,188,1,0,0,0,188,189,
        3,20,10,0,189,31,1,0,0,0,190,191,5,308,0,0,191,192,5,393,0,0,192,
        193,3,48,24,0,193,197,3,26,13,0,194,196,3,14,7,0,195,194,1,0,0,0,
        196,199,1,0,0,0,197,195,1,0,0,0,197,198,1,0,0,0,198,201,1,0,0,0,
        199,197,1,0,0,0,200,202,3,12,6,0,201,200,1,0,0,0,201,202,1,0,0,0,
        202,203,1,0,0,0,203,204,3,20,10,0,204,33,1,0,0,0,205,206,5,308,0,
        0,206,216,5,394,0,0,207,208,5,296,0,0,208,209,3,24,12,0,209,210,
        5,296,0,0,210,217,1,0,0,0,211,212,5,322,0,0,212,213,3,24,12,0,213,
        214,5,309,0,0,214,217,1,0,0,0,215,217,3,82,41,0,216,207,1,0,0,0,
        216,211,1,0,0,0,216,215,1,0,0,0,217,35,1,0,0,0,218,219,5,371,0,0,
        219,37,1,0,0,0,220,221,5,308,0,0,221,222,5,395,0,0,222,223,3,62,
        31,0,223,224,5,296,0,0,224,225,3,24,12,0,225,226,5,296,0,0,226,227,
        3,36,18,0,227,39,1,0,0,0,228,229,5,308,0,0,229,230,5,396,0,0,230,
        41,1,0,0,0,231,232,5,409,0,0,232,43,1,0,0,0,233,234,5,410,0,0,234,
        45,1,0,0,0,235,236,5,411,0,0,236,47,1,0,0,0,237,238,5,418,0,0,238,
        49,1,0,0,0,239,240,5,407,0,0,240,51,1,0,0,0,241,242,5,412,0,0,242,
        53,1,0,0,0,243,250,3,56,28,0,244,250,3,42,21,0,245,250,3,44,22,0,
        246,250,3,46,23,0,247,250,3,52,26,0,248,250,3,78,39,0,249,243,1,
        0,0,0,249,244,1,0,0,0,249,245,1,0,0,0,249,246,1,0,0,0,249,247,1,
        0,0,0,249,248,1,0,0,0,250,253,1,0,0,0,251,249,1,0,0,0,251,252,1,
        0,0,0,252,55,1,0,0,0,253,251,1,0,0,0,254,255,5,413,0,0,255,57,1,
        0,0,0,256,257,5,404,0,0,257,59,1,0,0,0,258,259,5,308,0,0,259,260,
        5,397,0,0,260,61,1,0,0,0,261,262,5,371,0,0,262,63,1,0,0,0,263,264,
        5,308,0,0,264,265,5,398,0,0,265,274,3,70,35,0,266,271,3,66,33,0,
        267,268,5,294,0,0,268,270,3,66,33,0,269,267,1,0,0,0,270,273,1,0,
        0,0,271,269,1,0,0,0,271,272,1,0,0,0,272,275,1,0,0,0,273,271,1,0,
        0,0,274,266,1,0,0,0,274,275,1,0,0,0,275,65,1,0,0,0,276,277,3,68,
        34,0,277,278,5,303,0,0,278,280,1,0,0,0,279,276,1,0,0,0,279,280,1,
        0,0,0,280,281,1,0,0,0,281,282,3,72,36,0,282,67,1,0,0,0,283,284,5,
        366,0,0,284,69,1,0,0,0,285,286,5,366,0,0,286,71,1,0,0,0,287,288,
        5,321,0,0,288,293,3,66,33,0,289,290,5,294,0,0,290,292,3,66,33,0,
        291,289,1,0,0,0,292,295,1,0,0,0,293,291,1,0,0,0,293,294,1,0,0,0,
        294,296,1,0,0,0,295,293,1,0,0,0,296,297,5,344,0,0,297,302,1,0,0,
        0,298,302,3,62,31,0,299,302,3,78,39,0,300,302,3,28,14,0,301,287,
        1,0,0,0,301,298,1,0,0,0,301,299,1,0,0,0,301,300,1,0,0,0,302,73,1,
        0,0,0,303,304,5,308,0,0,304,305,5,399,0,0,305,75,1,0,0,0,306,307,
        5,414,0,0,307,77,1,0,0,0,308,309,5,367,0,0,309,79,1,0,0,0,310,311,
        5,308,0,0,311,312,5,385,0,0,312,313,3,50,25,0,313,314,3,54,27,0,
        314,81,1,0,0,0,315,316,5,308,0,0,316,317,3,58,29,0,317,83,1,0,0,
        0,318,319,5,416,0,0,319,320,5,415,0,0,320,85,1,0,0,0,321,322,5,416,
        0,0,322,323,5,415,0,0,323,87,1,0,0,0,324,325,5,308,0,0,325,326,5,
        400,0,0,326,327,3,86,43,0,327,328,5,346,0,0,328,329,3,84,42,0,329,
        89,1,0,0,0,330,331,5,308,0,0,331,332,5,401,0,0,332,333,3,92,46,0,
        333,91,1,0,0,0,334,335,5,417,0,0,335,93,1,0,0,0,336,337,5,308,0,
        0,337,338,5,402,0,0,338,339,3,48,24,0,339,95,1,0,0,0,340,341,5,308,
        0,0,341,342,5,403,0,0,342,97,1,0,0,0,343,344,5,405,0,0,344,99,1,
        0,0,0,16,103,126,168,170,182,186,197,201,216,249,251,271,274,279,
        293,301
    ]

class SystemVerilogPreParser ( Parser ):

    grammarFileName = "SystemVerilogPreParser.g4"

    atn = ATNDeserializer().deserialize(serializedATN())

    decisionsToDFA = [ DFA(ds, i) for i, ds in enumerate(atn.decisionToState) ]

    sharedContextCache = PredictionContextCache()

    literalNames = [ "<INVALID>", "'accept_on'", "'alias'", "'always'", 
                     "'always_comb'", "'always_ff'", "'always_latch'", "'and'", 
                     "'assert'", "'assign'", "'assume'", "'automatic'", 
                     "'before'", "'begin'", "'bind'", "'bins'", "'binsof'", 
                     "'bit'", "'break'", "'buf'", "'bufif1'", "'bufif0'", 
                     "'byte'", "'case'", "'casex'", "'casez'", "'cell'", 
                     "'chandle'", "'checker'", "'class'", "'clocking'", 
                     "'cmos'", "'config'", "'const'", "'constraint'", "'context'", 
                     "'continue'", "'cover'", "'covergroup'", "'coverpoint'", 
                     "'cross'", "'deassign'", "'default'", "'defparam'", 
                     "'design'", "'disable'", "'dist'", "'$error'", "'$fatal'", 
                     "'$fullskew'", "'$hold'", "'$info'", "'$nochange'", 
                     "'$period'", "'$recovery'", "'$recrem'", "'$removal'", 
                     "'$root'", "'$setup'", "'$setuphold'", "'$skew'", "'$timeskew'", 
                     "'$unit'", "'$warning'", "'$width'", "'do'", "'\"DPI\"'", 
                     "'\"DPI-C\"'", "'edge'", "'else'", "'end'", "'endcase'", 
                     "'endchecker'", "'endclass'", "'endclocking'", "'endconfig'", 
                     "'endfunction'", "'endgenerate'", "'endgroup'", "'endinterface'", 
                     "'endmodule'", "'endpackage'", "'endprimitive'", "'endprogram'", 
                     "'endproperty'", "'endsequence'", "'endspecify'", "'endtable'", 
                     "'endtask'", "'enum'", "'event'", "'eventually'", "'expect'", 
                     "'export'", "'extends'", "'extern'", "'final'", "'first_match'", 
                     "'for'", "'force'", "'foreach'", "'forever'", "'fork'", 
                     "'forkjoin'", "'function'", "'generate'", "'genvar'", 
                     "'global'", "'highz1'", "'highz0'", "'if'", "'iff'", 
                     "'ifnone'", "'ignore_bins'", "'illegal_bins'", "'implements'", 
                     "'implies'", "'import'", "'include'", "'initial'", 
                     "'inout'", "'input'", "'inside'", "'instance'", "'int'", 
                     "'integer'", "'interconnect'", "'interface'", "'intersect'", 
                     "'join'", "'join_any'", "'join_none'", "'large'", "'let'", 
                     "'liblist'", "'library'", "'local'", "'localparam'", 
                     "'logic'", "'longint'", "'macromodule'", "'matches'", 
                     "'medium'", "'-incdir'", "'modport'", "'module'", "'nand'", 
                     "'negedge'", "'nettype'", "'new'", "'nexttime'", "'nmos'", 
                     "'nor'", "'noshowcancelled'", "'not'", "'notif1'", 
                     "'notif0'", "'null'", "'1step'", "'option'", "'or'", 
                     "'output'", "'package'", "'packed'", "'parameter'", 
                     "'PATHPULSE$'", "'pmos'", "'posedge'", "'primitive'", 
                     "'priority'", "'program'", "'property'", "'protected'", 
                     "'pulldown'", "'pull1'", "'pullup'", "'pull0'", "'pulsestyle_ondetect'", 
                     "'pulsestyle_onevent'", "'pure'", "'rand'", "'randc'", 
                     "'randcase'", "'randomize'", "'randsequence'", "'rcmos'", 
                     "'real'", "'realtime'", "'ref'", "'reg'", "'reject_on'", 
                     "'release'", "'repeat'", "'restrict'", "'return'", 
                     "'rnmos'", "'rpmos'", "'rtran'", "'rtranif1'", "'rtranif0'", 
                     "'s_always'", "'s_eventually'", "'s_nexttime'", "'s_until'", 
                     "'s_until_with'", "'sample'", "'scalared'", "'sequence'", 
                     "'shortint'", "'shortreal'", "'showcancelled'", "'signed'", 
                     "'small'", "'soft'", "'solve'", "'specify'", "'specparam'", 
                     "'static'", "'std'", "'string'", "'strong'", "'strong1'", 
                     "'strong0'", "'struct'", "'super'", "'supply1'", "'supply0'", 
                     "'sync_accept_on'", "'sync_reject_on'", "'table'", 
                     "'tagged'", "'task'", "'this'", "'throughout'", "'time'", 
                     "'timeprecision'", "'timeunit'", "'tran'", "'tranif1'", 
                     "'tranif0'", "'tri'", "'triand'", "'tri1'", "'trior'", 
                     "'trireg'", "'tri0'", "'type'", "'type_option'", "'typedef'", 
                     "'union'", "'unique'", "'unique0'", "'unsigned'", "'until'", 
                     "'until_with'", "'untyped'", "'use'", "'uwire'", "'var'", 
                     "'vectored'", "'virtual'", "'void'", "'wait'", "'wait_order'", 
                     "'wand'", "'weak'", "'weak1'", "'weak0'", "'while'", 
                     "'wildcard'", "'wire'", "'with'", "'within'", "'wor'", 
                     "'xnor'", "'xor'", "'&'", "'&&'", "'&&&'", "'&='", 
                     "'''", "'*'", "'**'", "'*='", "'*>'", "'@'", "'@@'", 
                     "'^'", "'^='", "'^~'", "':'", "'::'", "':='", "':/'", 
                     "','", "'$'", "'\"'", "'.'", "'.*'", "'!'", "'!='", 
                     "'!=='", "'!=?'", "'='", "'=='", "'==='", "'==?'", 
                     "'=>'", "<INVALID>", "'>'", "'>='", "'>>'", "'>>='", 
                     "'>>>'", "'>>>='", "'#'", "'#=#'", "'##'", "'#-#'", 
                     "'['", "'{'", "'('", "'<'", "'<='", "'<<'", "'<<='", 
                     "'<<<'", "'<<<='", "'<->'", "'-'", "'-:'", "'-='", 
                     "'->'", "'->>'", "'--'", "'%'", "'%='", "'+'", "'+:'", 
                     "'+='", "'++'", "'?'", "']'", "'}'", "')'", "';'", 
                     "'/'", "'/='", "'~'", "'~&'", "'~^'", "'~|'", "'|'", 
                     "'|='", "'|=>'", "'|->'", "'||'", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "'celldefine'", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "'end_keywords'", "'endcelldefine'", "<INVALID>", 
                     "'__FILE__'", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "'__LINE__'", "'nounconnected_drive'", 
                     "<INVALID>", "'resetall'", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "'undefineall'", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "'``'", "<INVALID>", 
                     "'`\\`\"'", "'`\"'" ]

    symbolicNames = [ "<INVALID>", "ACCEPT_ON", "ALIAS", "ALWAYS", "ALWAYS_COMB", 
                      "ALWAYS_FF", "ALWAYS_LATCH", "AND", "ASSERT", "ASSIGN", 
                      "ASSUME", "AUTOMATIC", "BEFORE", "BEGIN", "BIND", 
                      "BINS", "BINSOF", "BIT", "BREAK", "BUF", "BUFIFONE", 
                      "BUFIFZERO", "BYTE", "CASE", "CASEX", "CASEZ", "CELL", 
                      "CHANDLE", "CHECKER", "CLASS", "CLOCKING", "CMOS", 
                      "CONFIG", "CONST", "CONSTRAINT", "CONTEXT", "CONTINUE", 
                      "COVER", "COVERGROUP", "COVERPOINT", "CROSS", "DEASSIGN", 
                      "DEFAULT", "DEFPARAM", "DESIGN", "DISABLE", "DIST", 
                      "DLERROR", "DLFATAL", "DLFULLSKEW", "DLHOLD", "DLINFO", 
                      "DLNOCHANGE", "DLPERIOD", "DLRECOVERY", "DLRECREM", 
                      "DLREMOVAL", "DLROOT", "DLSETUP", "DLSETUPHOLD", "DLSKEW", 
                      "DLTIMESKEW", "DLUNIT", "DLWARNING", "DLWIDTH", "DO", 
                      "DQDPIDQ", "DQDPIMICDQ", "EDGE", "ELSE", "END", "ENDCASE", 
                      "ENDCHECKER", "ENDCLASS", "ENDCLOCKING", "ENDCONFIG", 
                      "ENDFUNCTION", "ENDGENERATE", "ENDGROUP", "ENDINTERFACE", 
                      "ENDMODULE", "ENDPACKAGE", "ENDPRIMITIVE", "ENDPROGRAM", 
                      "ENDPROPERTY", "ENDSEQUENCE", "ENDSPECIFY", "ENDTABLE", 
                      "ENDTASK", "ENUM", "EVENT", "EVENTUALLY", "EXPECT", 
                      "EXPORT", "EXTENDS", "EXTERN", "FINAL", "FIRST_MATCH", 
                      "FOR", "FORCE", "FOREACH", "FOREVER", "FORK", "FORKJOIN", 
                      "FUNCTION", "GENERATE", "GENVAR", "GLOBAL", "HIGHZONE", 
                      "HIGHZZERO", "IF", "IFF", "IFNONE", "IGNORE_BINS", 
                      "ILLEGAL_BINS", "IMPLEMENTS", "IMPLIES", "IMPORT", 
                      "INCLUDE", "INITIAL", "INOUT", "INPUT", "INSIDE", 
                      "INSTANCE", "INT", "INTEGER", "INTERCONNECT", "INTERFACE", 
                      "INTERSECT", "JOIN", "JOIN_ANY", "JOIN_NONE", "LARGE", 
                      "LET", "LIBLIST", "LIBRARY", "LOCAL", "LOCALPARAM", 
                      "LOGIC", "LONGINT", "MACROMODULE", "MATCHES", "MEDIUM", 
                      "MIINCDIR", "MODPORT", "MODULE", "NAND", "NEGEDGE", 
                      "NETTYPE", "NEW", "NEXTTIME", "NMOS", "NOR", "NOSHOWCANCELLED", 
                      "NOT", "NOTIFONE", "NOTIFZERO", "NULL", "ONESTEP", 
                      "OPTION", "OR", "OUTPUT", "PACKAGE", "PACKED", "PARAMETER", 
                      "PATHPULSEDL", "PMOS", "POSEDGE", "PRIMITIVE", "PRIORITY", 
                      "PROGRAM", "PROPERTY", "PROTECTED", "PULLDOWN", "PULLONE", 
                      "PULLUP", "PULLZERO", "PULSESTYLE_ONDETECT", "PULSESTYLE_ONEVENT", 
                      "PURE", "RAND", "RANDC", "RANDCASE", "RANDOMIZE", 
                      "RANDSEQUENCE", "RCMOS", "REAL", "REALTIME", "REF", 
                      "REG", "REJECT_ON", "RELEASE", "REPEAT", "RESTRICT", 
                      "RETURN", "RNMOS", "RPMOS", "RTRAN", "RTRANIFONE", 
                      "RTRANIFZERO", "S_ALWAYS", "S_EVENTUALLY", "S_NEXTTIME", 
                      "S_UNTIL", "S_UNTIL_WITH", "SAMPLE", "SCALARED", "SEQUENCE", 
                      "SHORTINT", "SHORTREAL", "SHOWCANCELLED", "SIGNED", 
                      "SMALL", "SOFT", "SOLVE", "SPECIFY", "SPECPARAM", 
                      "STATIC", "STD", "STRING", "STRONG", "STRONGONE", 
                      "STRONGZERO", "STRUCT", "SUPER", "SUPPLYONE", "SUPPLYZERO", 
                      "SYNC_ACCEPT_ON", "SYNC_REJECT_ON", "TABLE", "TAGGED", 
                      "TASK", "THIS", "THROUGHOUT", "TIME", "TIMEPRECISION", 
                      "TIMEUNIT", "TRAN", "TRANIFONE", "TRANIFZERO", "TRI", 
                      "TRIAND", "TRIONE", "TRIOR", "TRIREG", "TRIZERO", 
                      "TYPE", "TYPE_OPTION", "TYPEDEF", "UNION", "UNIQUE", 
                      "UNIQUEZERO", "UNSIGNED", "UNTIL", "UNTIL_WITH", "UNTYPED", 
                      "USE", "UWIRE", "VAR", "VECTORED", "VIRTUAL", "VOID", 
                      "WAIT", "WAIT_ORDER", "WAND", "WEAK", "WEAKONE", "WEAKZERO", 
                      "WHILE", "WILDCARD", "WIRE", "WITH", "WITHIN", "WOR", 
                      "XNOR", "XOR", "AM", "AMAM", "AMAMAM", "AMEQ", "AP", 
                      "AS", "ASAS", "ASEQ", "ASGT", "AT", "ATAT", "CA", 
                      "CAEQ", "CATI", "CL", "CLCL", "CLEQ", "CLSL", "CO", 
                      "DL", "DQ", "DT", "DTAS", "EM", "EMEQ", "EMEQEQ", 
                      "EMEQQM", "EQ", "EQEQ", "EQEQEQ", "EQEQQM", "EQGT", 
                      "GA", "GT", "GTEQ", "GTGT", "GTGTEQ", "GTGTGT", "GTGTGTEQ", 
                      "HA", "HAEQHA", "HAHA", "HAMIHA", "LB", "LC", "LP", 
                      "LT", "LTEQ", "LTLT", "LTLTEQ", "LTLTLT", "LTLTLTEQ", 
                      "LTMIGT", "MI", "MICL", "MIEQ", "MIGT", "MIGTGT", 
                      "MIMI", "MO", "MOEQ", "PL", "PLCL", "PLEQ", "PLPL", 
                      "QM", "RB", "RC", "RP", "SC", "SL", "SLEQ", "TI", 
                      "TIAM", "TICA", "TIVL", "VL", "VLEQ", "VLEQGT", "VLMIGT", 
                      "VLVL", "BINARY_BASE", "BLOCK_COMMENT", "DECIMAL_BASE", 
                      "ESCAPED_IDENTIFIER", "EXPONENTIAL_NUMBER", "FIXED_POINT_NUMBER", 
                      "HEX_BASE", "LINE_COMMENT", "OCTAL_BASE", "SIMPLE_IDENTIFIER", 
                      "STRING_LITERAL", "SYSTEM_TF_IDENTIFIER", "TIME_LITERAL", 
                      "UNBASED_UNSIZED_LITERAL", "UNSIGNED_NUMBER", "WHITE_SPACE", 
                      "ZERO_OR_ONE_X_OR_Z", "BINARY_VALUE", "X_OR_Z_UNDERSCORE", 
                      "HEX_VALUE", "FILE_PATH_SPEC", "OCTAL_VALUE", "EDGE_SYMBOL", 
                      "LEVEL_ONLY_SYMBOL", "OUTPUT_OR_LEVEL_SYMBOL", "BEGIN_KEYWORDS_DIRECTIVE", 
                      "CELLDEFINE_DIRECTIVE", "DEFAULT_NETTYPE_DIRECTIVE", 
                      "DEFINE_DIRECTIVE", "ELSE_DIRECTIVE", "ELSIF_DIRECTIVE", 
                      "END_KEYWORDS_DIRECTIVE", "ENDCELLDEFINE_DIRECTIVE", 
                      "ENDIF_DIRECTIVE", "FILE_DIRECTIVE", "IFDEF_DIRECTIVE", 
                      "IFNDEF_DIRECTIVE", "INCLUDE_DIRECTIVE", "LINE_DIRECTIVE", 
                      "LINE_DIRECTIVE_", "NOUNCONNECTED_DRIVE_DIRECTIVE", 
                      "PRAGMA_DIRECTIVE", "RESETALL_DIRECTIVE", "TIMESCALE_DIRECTIVE", 
                      "UNCONNECTED_DRIVE_DIRECTIVE", "UNDEF_DIRECTIVE", 
                      "UNDEFINEALL_DIRECTIVE", "MACRO_USAGE", "VERSION_SPECIFIER", 
                      "DEFAULT_NETTYPE_VALUE", "MACRO_NAME", "FILENAME", 
                      "MACRO_DELIMITER", "MACRO_ESC_NEWLINE", "MACRO_ESC_QUOTE", 
                      "MACRO_QUOTE", "MACRO_TEXT", "SOURCE_TEXT", "TIME_UNIT", 
                      "TIME_VALUE", "UNCONNECTED_DRIVE_VALUE", "MACRO_IDENTIFIER" ]

    RULE_source_text = 0
    RULE_compiler_directive = 1
    RULE_begin_keywords_directive = 2
    RULE_celldefine_directive = 3
    RULE_default_nettype_directive = 4
    RULE_default_nettype_value = 5
    RULE_else_directive = 6
    RULE_elsif_directive = 7
    RULE_end_keywords_directive = 8
    RULE_endcelldefine_directive = 9
    RULE_endif_directive = 10
    RULE_file_directive = 11
    RULE_filename = 12
    RULE_group_of_lines = 13
    RULE_identifier = 14
    RULE_ifdef_directive = 15
    RULE_ifndef_directive = 16
    RULE_include_directive = 17
    RULE_level = 18
    RULE_line_directive = 19
    RULE_line_directive_ = 20
    RULE_macro_delimiter = 21
    RULE_macro_esc_newline = 22
    RULE_macro_esc_quote = 23
    RULE_macro_identifier = 24
    RULE_macro_name = 25
    RULE_macro_quote = 26
    RULE_macro_text = 27
    RULE_macro_text_ = 28
    RULE_macro_usage = 29
    RULE_nounconnected_drive_directive = 30
    RULE_number = 31
    RULE_pragma_directive = 32
    RULE_pragma_expression = 33
    RULE_pragma_keyword = 34
    RULE_pragma_name = 35
    RULE_pragma_value = 36
    RULE_resetall_directive = 37
    RULE_source_text_ = 38
    RULE_string_literal = 39
    RULE_text_macro_definition = 40
    RULE_text_macro_usage = 41
    RULE_time_precision = 42
    RULE_time_unit = 43
    RULE_timescale_directive = 44
    RULE_unconnected_drive_directive = 45
    RULE_unconnected_drive_value = 46
    RULE_undef_directive = 47
    RULE_undefineall_directive = 48
    RULE_version_specifier = 49

    ruleNames =  [ "source_text", "compiler_directive", "begin_keywords_directive", 
                   "celldefine_directive", "default_nettype_directive", 
                   "default_nettype_value", "else_directive", "elsif_directive", 
                   "end_keywords_directive", "endcelldefine_directive", 
                   "endif_directive", "file_directive", "filename", "group_of_lines", 
                   "identifier", "ifdef_directive", "ifndef_directive", 
                   "include_directive", "level", "line_directive", "line_directive_", 
                   "macro_delimiter", "macro_esc_newline", "macro_esc_quote", 
                   "macro_identifier", "macro_name", "macro_quote", "macro_text", 
                   "macro_text_", "macro_usage", "nounconnected_drive_directive", 
                   "number", "pragma_directive", "pragma_expression", "pragma_keyword", 
                   "pragma_name", "pragma_value", "resetall_directive", 
                   "source_text_", "string_literal", "text_macro_definition", 
                   "text_macro_usage", "time_precision", "time_unit", "timescale_directive", 
                   "unconnected_drive_directive", "unconnected_drive_value", 
                   "undef_directive", "undefineall_directive", "version_specifier" ]

    EOF = Token.EOF
    ACCEPT_ON=1
    ALIAS=2
    ALWAYS=3
    ALWAYS_COMB=4
    ALWAYS_FF=5
    ALWAYS_LATCH=6
    AND=7
    ASSERT=8
    ASSIGN=9
    ASSUME=10
    AUTOMATIC=11
    BEFORE=12
    BEGIN=13
    BIND=14
    BINS=15
    BINSOF=16
    BIT=17
    BREAK=18
    BUF=19
    BUFIFONE=20
    BUFIFZERO=21
    BYTE=22
    CASE=23
    CASEX=24
    CASEZ=25
    CELL=26
    CHANDLE=27
    CHECKER=28
    CLASS=29
    CLOCKING=30
    CMOS=31
    CONFIG=32
    CONST=33
    CONSTRAINT=34
    CONTEXT=35
    CONTINUE=36
    COVER=37
    COVERGROUP=38
    COVERPOINT=39
    CROSS=40
    DEASSIGN=41
    DEFAULT=42
    DEFPARAM=43
    DESIGN=44
    DISABLE=45
    DIST=46
    DLERROR=47
    DLFATAL=48
    DLFULLSKEW=49
    DLHOLD=50
    DLINFO=51
    DLNOCHANGE=52
    DLPERIOD=53
    DLRECOVERY=54
    DLRECREM=55
    DLREMOVAL=56
    DLROOT=57
    DLSETUP=58
    DLSETUPHOLD=59
    DLSKEW=60
    DLTIMESKEW=61
    DLUNIT=62
    DLWARNING=63
    DLWIDTH=64
    DO=65
    DQDPIDQ=66
    DQDPIMICDQ=67
    EDGE=68
    ELSE=69
    END=70
    ENDCASE=71
    ENDCHECKER=72
    ENDCLASS=73
    ENDCLOCKING=74
    ENDCONFIG=75
    ENDFUNCTION=76
    ENDGENERATE=77
    ENDGROUP=78
    ENDINTERFACE=79
    ENDMODULE=80
    ENDPACKAGE=81
    ENDPRIMITIVE=82
    ENDPROGRAM=83
    ENDPROPERTY=84
    ENDSEQUENCE=85
    ENDSPECIFY=86
    ENDTABLE=87
    ENDTASK=88
    ENUM=89
    EVENT=90
    EVENTUALLY=91
    EXPECT=92
    EXPORT=93
    EXTENDS=94
    EXTERN=95
    FINAL=96
    FIRST_MATCH=97
    FOR=98
    FORCE=99
    FOREACH=100
    FOREVER=101
    FORK=102
    FORKJOIN=103
    FUNCTION=104
    GENERATE=105
    GENVAR=106
    GLOBAL=107
    HIGHZONE=108
    HIGHZZERO=109
    IF=110
    IFF=111
    IFNONE=112
    IGNORE_BINS=113
    ILLEGAL_BINS=114
    IMPLEMENTS=115
    IMPLIES=116
    IMPORT=117
    INCLUDE=118
    INITIAL=119
    INOUT=120
    INPUT=121
    INSIDE=122
    INSTANCE=123
    INT=124
    INTEGER=125
    INTERCONNECT=126
    INTERFACE=127
    INTERSECT=128
    JOIN=129
    JOIN_ANY=130
    JOIN_NONE=131
    LARGE=132
    LET=133
    LIBLIST=134
    LIBRARY=135
    LOCAL=136
    LOCALPARAM=137
    LOGIC=138
    LONGINT=139
    MACROMODULE=140
    MATCHES=141
    MEDIUM=142
    MIINCDIR=143
    MODPORT=144
    MODULE=145
    NAND=146
    NEGEDGE=147
    NETTYPE=148
    NEW=149
    NEXTTIME=150
    NMOS=151
    NOR=152
    NOSHOWCANCELLED=153
    NOT=154
    NOTIFONE=155
    NOTIFZERO=156
    NULL=157
    ONESTEP=158
    OPTION=159
    OR=160
    OUTPUT=161
    PACKAGE=162
    PACKED=163
    PARAMETER=164
    PATHPULSEDL=165
    PMOS=166
    POSEDGE=167
    PRIMITIVE=168
    PRIORITY=169
    PROGRAM=170
    PROPERTY=171
    PROTECTED=172
    PULLDOWN=173
    PULLONE=174
    PULLUP=175
    PULLZERO=176
    PULSESTYLE_ONDETECT=177
    PULSESTYLE_ONEVENT=178
    PURE=179
    RAND=180
    RANDC=181
    RANDCASE=182
    RANDOMIZE=183
    RANDSEQUENCE=184
    RCMOS=185
    REAL=186
    REALTIME=187
    REF=188
    REG=189
    REJECT_ON=190
    RELEASE=191
    REPEAT=192
    RESTRICT=193
    RETURN=194
    RNMOS=195
    RPMOS=196
    RTRAN=197
    RTRANIFONE=198
    RTRANIFZERO=199
    S_ALWAYS=200
    S_EVENTUALLY=201
    S_NEXTTIME=202
    S_UNTIL=203
    S_UNTIL_WITH=204
    SAMPLE=205
    SCALARED=206
    SEQUENCE=207
    SHORTINT=208
    SHORTREAL=209
    SHOWCANCELLED=210
    SIGNED=211
    SMALL=212
    SOFT=213
    SOLVE=214
    SPECIFY=215
    SPECPARAM=216
    STATIC=217
    STD=218
    STRING=219
    STRONG=220
    STRONGONE=221
    STRONGZERO=222
    STRUCT=223
    SUPER=224
    SUPPLYONE=225
    SUPPLYZERO=226
    SYNC_ACCEPT_ON=227
    SYNC_REJECT_ON=228
    TABLE=229
    TAGGED=230
    TASK=231
    THIS=232
    THROUGHOUT=233
    TIME=234
    TIMEPRECISION=235
    TIMEUNIT=236
    TRAN=237
    TRANIFONE=238
    TRANIFZERO=239
    TRI=240
    TRIAND=241
    TRIONE=242
    TRIOR=243
    TRIREG=244
    TRIZERO=245
    TYPE=246
    TYPE_OPTION=247
    TYPEDEF=248
    UNION=249
    UNIQUE=250
    UNIQUEZERO=251
    UNSIGNED=252
    UNTIL=253
    UNTIL_WITH=254
    UNTYPED=255
    USE=256
    UWIRE=257
    VAR=258
    VECTORED=259
    VIRTUAL=260
    VOID=261
    WAIT=262
    WAIT_ORDER=263
    WAND=264
    WEAK=265
    WEAKONE=266
    WEAKZERO=267
    WHILE=268
    WILDCARD=269
    WIRE=270
    WITH=271
    WITHIN=272
    WOR=273
    XNOR=274
    XOR=275
    AM=276
    AMAM=277
    AMAMAM=278
    AMEQ=279
    AP=280
    AS=281
    ASAS=282
    ASEQ=283
    ASGT=284
    AT=285
    ATAT=286
    CA=287
    CAEQ=288
    CATI=289
    CL=290
    CLCL=291
    CLEQ=292
    CLSL=293
    CO=294
    DL=295
    DQ=296
    DT=297
    DTAS=298
    EM=299
    EMEQ=300
    EMEQEQ=301
    EMEQQM=302
    EQ=303
    EQEQ=304
    EQEQEQ=305
    EQEQQM=306
    EQGT=307
    GA=308
    GT=309
    GTEQ=310
    GTGT=311
    GTGTEQ=312
    GTGTGT=313
    GTGTGTEQ=314
    HA=315
    HAEQHA=316
    HAHA=317
    HAMIHA=318
    LB=319
    LC=320
    LP=321
    LT=322
    LTEQ=323
    LTLT=324
    LTLTEQ=325
    LTLTLT=326
    LTLTLTEQ=327
    LTMIGT=328
    MI=329
    MICL=330
    MIEQ=331
    MIGT=332
    MIGTGT=333
    MIMI=334
    MO=335
    MOEQ=336
    PL=337
    PLCL=338
    PLEQ=339
    PLPL=340
    QM=341
    RB=342
    RC=343
    RP=344
    SC=345
    SL=346
    SLEQ=347
    TI=348
    TIAM=349
    TICA=350
    TIVL=351
    VL=352
    VLEQ=353
    VLEQGT=354
    VLMIGT=355
    VLVL=356
    BINARY_BASE=357
    BLOCK_COMMENT=358
    DECIMAL_BASE=359
    ESCAPED_IDENTIFIER=360
    EXPONENTIAL_NUMBER=361
    FIXED_POINT_NUMBER=362
    HEX_BASE=363
    LINE_COMMENT=364
    OCTAL_BASE=365
    SIMPLE_IDENTIFIER=366
    STRING_LITERAL=367
    SYSTEM_TF_IDENTIFIER=368
    TIME_LITERAL=369
    UNBASED_UNSIZED_LITERAL=370
    UNSIGNED_NUMBER=371
    WHITE_SPACE=372
    ZERO_OR_ONE_X_OR_Z=373
    BINARY_VALUE=374
    X_OR_Z_UNDERSCORE=375
    HEX_VALUE=376
    FILE_PATH_SPEC=377
    OCTAL_VALUE=378
    EDGE_SYMBOL=379
    LEVEL_ONLY_SYMBOL=380
    OUTPUT_OR_LEVEL_SYMBOL=381
    BEGIN_KEYWORDS_DIRECTIVE=382
    CELLDEFINE_DIRECTIVE=383
    DEFAULT_NETTYPE_DIRECTIVE=384
    DEFINE_DIRECTIVE=385
    ELSE_DIRECTIVE=386
    ELSIF_DIRECTIVE=387
    END_KEYWORDS_DIRECTIVE=388
    ENDCELLDEFINE_DIRECTIVE=389
    ENDIF_DIRECTIVE=390
    FILE_DIRECTIVE=391
    IFDEF_DIRECTIVE=392
    IFNDEF_DIRECTIVE=393
    INCLUDE_DIRECTIVE=394
    LINE_DIRECTIVE=395
    LINE_DIRECTIVE_=396
    NOUNCONNECTED_DRIVE_DIRECTIVE=397
    PRAGMA_DIRECTIVE=398
    RESETALL_DIRECTIVE=399
    TIMESCALE_DIRECTIVE=400
    UNCONNECTED_DRIVE_DIRECTIVE=401
    UNDEF_DIRECTIVE=402
    UNDEFINEALL_DIRECTIVE=403
    MACRO_USAGE=404
    VERSION_SPECIFIER=405
    DEFAULT_NETTYPE_VALUE=406
    MACRO_NAME=407
    FILENAME=408
    MACRO_DELIMITER=409
    MACRO_ESC_NEWLINE=410
    MACRO_ESC_QUOTE=411
    MACRO_QUOTE=412
    MACRO_TEXT=413
    SOURCE_TEXT=414
    TIME_UNIT=415
    TIME_VALUE=416
    UNCONNECTED_DRIVE_VALUE=417
    MACRO_IDENTIFIER=418

    def __init__(self, input:TokenStream, output:TextIO = sys.stdout):
        super().__init__(input, output)
        self.checkVersion("4.13.2")
        self._interp = ParserATNSimulator(self, self.atn, self.decisionsToDFA, self.sharedContextCache)
        self._predicates = None




    class Source_textContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def compiler_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogPreParser.Compiler_directiveContext)
            else:
                return self.getTypedRuleContext(SystemVerilogPreParser.Compiler_directiveContext,i)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_source_text

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterSource_text" ):
                listener.enterSource_text(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitSource_text" ):
                listener.exitSource_text(self)




    def source_text(self):

        localctx = SystemVerilogPreParser.Source_textContext(self, self._ctx, self.state)
        self.enterRule(localctx, 0, self.RULE_source_text)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 103
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==308:
                self.state = 100
                self.compiler_directive()
                self.state = 105
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Compiler_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def begin_keywords_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Begin_keywords_directiveContext,0)


        def celldefine_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Celldefine_directiveContext,0)


        def default_nettype_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Default_nettype_directiveContext,0)


        def end_keywords_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.End_keywords_directiveContext,0)


        def endcelldefine_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Endcelldefine_directiveContext,0)


        def file_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.File_directiveContext,0)


        def ifdef_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Ifdef_directiveContext,0)


        def ifndef_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Ifndef_directiveContext,0)


        def include_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Include_directiveContext,0)


        def line_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Line_directiveContext,0)


        def line_directive_(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Line_directive_Context,0)


        def nounconnected_drive_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Nounconnected_drive_directiveContext,0)


        def pragma_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Pragma_directiveContext,0)


        def resetall_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Resetall_directiveContext,0)


        def text_macro_definition(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Text_macro_definitionContext,0)


        def text_macro_usage(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Text_macro_usageContext,0)


        def timescale_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Timescale_directiveContext,0)


        def unconnected_drive_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Unconnected_drive_directiveContext,0)


        def undef_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Undef_directiveContext,0)


        def undefineall_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Undefineall_directiveContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_compiler_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCompiler_directive" ):
                listener.enterCompiler_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCompiler_directive" ):
                listener.exitCompiler_directive(self)




    def compiler_directive(self):

        localctx = SystemVerilogPreParser.Compiler_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 2, self.RULE_compiler_directive)
        try:
            self.state = 126
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,1,self._ctx)
            if la_ == 1:
                self.enterOuterAlt(localctx, 1)
                self.state = 106
                self.begin_keywords_directive()
                pass

            elif la_ == 2:
                self.enterOuterAlt(localctx, 2)
                self.state = 107
                self.celldefine_directive()
                pass

            elif la_ == 3:
                self.enterOuterAlt(localctx, 3)
                self.state = 108
                self.default_nettype_directive()
                pass

            elif la_ == 4:
                self.enterOuterAlt(localctx, 4)
                self.state = 109
                self.end_keywords_directive()
                pass

            elif la_ == 5:
                self.enterOuterAlt(localctx, 5)
                self.state = 110
                self.endcelldefine_directive()
                pass

            elif la_ == 6:
                self.enterOuterAlt(localctx, 6)
                self.state = 111
                self.file_directive()
                pass

            elif la_ == 7:
                self.enterOuterAlt(localctx, 7)
                self.state = 112
                self.ifdef_directive()
                pass

            elif la_ == 8:
                self.enterOuterAlt(localctx, 8)
                self.state = 113
                self.ifndef_directive()
                pass

            elif la_ == 9:
                self.enterOuterAlt(localctx, 9)
                self.state = 114
                self.include_directive()
                pass

            elif la_ == 10:
                self.enterOuterAlt(localctx, 10)
                self.state = 115
                self.line_directive()
                pass

            elif la_ == 11:
                self.enterOuterAlt(localctx, 11)
                self.state = 116
                self.line_directive_()
                pass

            elif la_ == 12:
                self.enterOuterAlt(localctx, 12)
                self.state = 117
                self.nounconnected_drive_directive()
                pass

            elif la_ == 13:
                self.enterOuterAlt(localctx, 13)
                self.state = 118
                self.pragma_directive()
                pass

            elif la_ == 14:
                self.enterOuterAlt(localctx, 14)
                self.state = 119
                self.resetall_directive()
                pass

            elif la_ == 15:
                self.enterOuterAlt(localctx, 15)
                self.state = 120
                self.text_macro_definition()
                pass

            elif la_ == 16:
                self.enterOuterAlt(localctx, 16)
                self.state = 121
                self.text_macro_usage()
                pass

            elif la_ == 17:
                self.enterOuterAlt(localctx, 17)
                self.state = 122
                self.timescale_directive()
                pass

            elif la_ == 18:
                self.enterOuterAlt(localctx, 18)
                self.state = 123
                self.unconnected_drive_directive()
                pass

            elif la_ == 19:
                self.enterOuterAlt(localctx, 19)
                self.state = 124
                self.undef_directive()
                pass

            elif la_ == 20:
                self.enterOuterAlt(localctx, 20)
                self.state = 125
                self.undefineall_directive()
                pass


        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Begin_keywords_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def BEGIN_KEYWORDS_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.BEGIN_KEYWORDS_DIRECTIVE, 0)

        def DQ(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogPreParser.DQ)
            else:
                return self.getToken(SystemVerilogPreParser.DQ, i)

        def version_specifier(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Version_specifierContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_begin_keywords_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterBegin_keywords_directive" ):
                listener.enterBegin_keywords_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitBegin_keywords_directive" ):
                listener.exitBegin_keywords_directive(self)




    def begin_keywords_directive(self):

        localctx = SystemVerilogPreParser.Begin_keywords_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 4, self.RULE_begin_keywords_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 128
            self.match(SystemVerilogPreParser.GA)
            self.state = 129
            self.match(SystemVerilogPreParser.BEGIN_KEYWORDS_DIRECTIVE)
            self.state = 130
            self.match(SystemVerilogPreParser.DQ)
            self.state = 131
            self.version_specifier()
            self.state = 132
            self.match(SystemVerilogPreParser.DQ)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Celldefine_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def CELLDEFINE_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.CELLDEFINE_DIRECTIVE, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_celldefine_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCelldefine_directive" ):
                listener.enterCelldefine_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCelldefine_directive" ):
                listener.exitCelldefine_directive(self)




    def celldefine_directive(self):

        localctx = SystemVerilogPreParser.Celldefine_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 6, self.RULE_celldefine_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 134
            self.match(SystemVerilogPreParser.GA)
            self.state = 135
            self.match(SystemVerilogPreParser.CELLDEFINE_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Default_nettype_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def DEFAULT_NETTYPE_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.DEFAULT_NETTYPE_DIRECTIVE, 0)

        def default_nettype_value(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Default_nettype_valueContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_default_nettype_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterDefault_nettype_directive" ):
                listener.enterDefault_nettype_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitDefault_nettype_directive" ):
                listener.exitDefault_nettype_directive(self)




    def default_nettype_directive(self):

        localctx = SystemVerilogPreParser.Default_nettype_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 8, self.RULE_default_nettype_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 137
            self.match(SystemVerilogPreParser.GA)
            self.state = 138
            self.match(SystemVerilogPreParser.DEFAULT_NETTYPE_DIRECTIVE)
            self.state = 139
            self.default_nettype_value()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Default_nettype_valueContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def DEFAULT_NETTYPE_VALUE(self):
            return self.getToken(SystemVerilogPreParser.DEFAULT_NETTYPE_VALUE, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_default_nettype_value

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterDefault_nettype_value" ):
                listener.enterDefault_nettype_value(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitDefault_nettype_value" ):
                listener.exitDefault_nettype_value(self)




    def default_nettype_value(self):

        localctx = SystemVerilogPreParser.Default_nettype_valueContext(self, self._ctx, self.state)
        self.enterRule(localctx, 10, self.RULE_default_nettype_value)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 141
            self.match(SystemVerilogPreParser.DEFAULT_NETTYPE_VALUE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Else_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def ELSE_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.ELSE_DIRECTIVE, 0)

        def group_of_lines(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Group_of_linesContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_else_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterElse_directive" ):
                listener.enterElse_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitElse_directive" ):
                listener.exitElse_directive(self)




    def else_directive(self):

        localctx = SystemVerilogPreParser.Else_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 12, self.RULE_else_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 143
            self.match(SystemVerilogPreParser.GA)
            self.state = 144
            self.match(SystemVerilogPreParser.ELSE_DIRECTIVE)
            self.state = 145
            self.group_of_lines()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Elsif_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def ELSIF_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.ELSIF_DIRECTIVE, 0)

        def macro_identifier(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Macro_identifierContext,0)


        def group_of_lines(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Group_of_linesContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_elsif_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterElsif_directive" ):
                listener.enterElsif_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitElsif_directive" ):
                listener.exitElsif_directive(self)




    def elsif_directive(self):

        localctx = SystemVerilogPreParser.Elsif_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 14, self.RULE_elsif_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 147
            self.match(SystemVerilogPreParser.GA)
            self.state = 148
            self.match(SystemVerilogPreParser.ELSIF_DIRECTIVE)
            self.state = 149
            self.macro_identifier()
            self.state = 150
            self.group_of_lines()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class End_keywords_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def END_KEYWORDS_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.END_KEYWORDS_DIRECTIVE, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_end_keywords_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterEnd_keywords_directive" ):
                listener.enterEnd_keywords_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitEnd_keywords_directive" ):
                listener.exitEnd_keywords_directive(self)




    def end_keywords_directive(self):

        localctx = SystemVerilogPreParser.End_keywords_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 16, self.RULE_end_keywords_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 152
            self.match(SystemVerilogPreParser.GA)
            self.state = 153
            self.match(SystemVerilogPreParser.END_KEYWORDS_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Endcelldefine_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def ENDCELLDEFINE_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.ENDCELLDEFINE_DIRECTIVE, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_endcelldefine_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterEndcelldefine_directive" ):
                listener.enterEndcelldefine_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitEndcelldefine_directive" ):
                listener.exitEndcelldefine_directive(self)




    def endcelldefine_directive(self):

        localctx = SystemVerilogPreParser.Endcelldefine_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 18, self.RULE_endcelldefine_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 155
            self.match(SystemVerilogPreParser.GA)
            self.state = 156
            self.match(SystemVerilogPreParser.ENDCELLDEFINE_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Endif_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def ENDIF_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.ENDIF_DIRECTIVE, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_endif_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterEndif_directive" ):
                listener.enterEndif_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitEndif_directive" ):
                listener.exitEndif_directive(self)




    def endif_directive(self):

        localctx = SystemVerilogPreParser.Endif_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 20, self.RULE_endif_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 158
            self.match(SystemVerilogPreParser.GA)
            self.state = 159
            self.match(SystemVerilogPreParser.ENDIF_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class File_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def FILE_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.FILE_DIRECTIVE, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_file_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterFile_directive" ):
                listener.enterFile_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitFile_directive" ):
                listener.exitFile_directive(self)




    def file_directive(self):

        localctx = SystemVerilogPreParser.File_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 22, self.RULE_file_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 161
            self.match(SystemVerilogPreParser.GA)
            self.state = 162
            self.match(SystemVerilogPreParser.FILE_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class FilenameContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def FILENAME(self):
            return self.getToken(SystemVerilogPreParser.FILENAME, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_filename

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterFilename" ):
                listener.enterFilename(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitFilename" ):
                listener.exitFilename(self)




    def filename(self):

        localctx = SystemVerilogPreParser.FilenameContext(self, self._ctx, self.state)
        self.enterRule(localctx, 24, self.RULE_filename)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 164
            self.match(SystemVerilogPreParser.FILENAME)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Group_of_linesContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def source_text_(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogPreParser.Source_text_Context)
            else:
                return self.getTypedRuleContext(SystemVerilogPreParser.Source_text_Context,i)


        def compiler_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogPreParser.Compiler_directiveContext)
            else:
                return self.getTypedRuleContext(SystemVerilogPreParser.Compiler_directiveContext,i)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_group_of_lines

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterGroup_of_lines" ):
                listener.enterGroup_of_lines(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitGroup_of_lines" ):
                listener.exitGroup_of_lines(self)




    def group_of_lines(self):

        localctx = SystemVerilogPreParser.Group_of_linesContext(self, self._ctx, self.state)
        self.enterRule(localctx, 26, self.RULE_group_of_lines)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 170
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,3,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 168
                    self._errHandler.sync(self)
                    token = self._input.LA(1)
                    if token in [414]:
                        self.state = 166
                        self.source_text_()
                        pass
                    elif token in [308]:
                        self.state = 167
                        self.compiler_directive()
                        pass
                    else:
                        raise NoViableAltException(self)
             
                self.state = 172
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,3,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class IdentifierContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def SIMPLE_IDENTIFIER(self):
            return self.getToken(SystemVerilogPreParser.SIMPLE_IDENTIFIER, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_identifier

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIdentifier" ):
                listener.enterIdentifier(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIdentifier" ):
                listener.exitIdentifier(self)




    def identifier(self):

        localctx = SystemVerilogPreParser.IdentifierContext(self, self._ctx, self.state)
        self.enterRule(localctx, 28, self.RULE_identifier)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 173
            self.match(SystemVerilogPreParser.SIMPLE_IDENTIFIER)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Ifdef_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def IFDEF_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.IFDEF_DIRECTIVE, 0)

        def macro_identifier(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Macro_identifierContext,0)


        def group_of_lines(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Group_of_linesContext,0)


        def endif_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Endif_directiveContext,0)


        def elsif_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogPreParser.Elsif_directiveContext)
            else:
                return self.getTypedRuleContext(SystemVerilogPreParser.Elsif_directiveContext,i)


        def else_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Else_directiveContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_ifdef_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIfdef_directive" ):
                listener.enterIfdef_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIfdef_directive" ):
                listener.exitIfdef_directive(self)




    def ifdef_directive(self):

        localctx = SystemVerilogPreParser.Ifdef_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 30, self.RULE_ifdef_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 175
            self.match(SystemVerilogPreParser.GA)
            self.state = 176
            self.match(SystemVerilogPreParser.IFDEF_DIRECTIVE)
            self.state = 177
            self.macro_identifier()
            self.state = 178
            self.group_of_lines()
            self.state = 182
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,4,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 179
                    self.elsif_directive() 
                self.state = 184
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,4,self._ctx)

            self.state = 186
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,5,self._ctx)
            if la_ == 1:
                self.state = 185
                self.else_directive()


            self.state = 188
            self.endif_directive()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Ifndef_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def IFNDEF_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.IFNDEF_DIRECTIVE, 0)

        def macro_identifier(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Macro_identifierContext,0)


        def group_of_lines(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Group_of_linesContext,0)


        def endif_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Endif_directiveContext,0)


        def elsif_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogPreParser.Elsif_directiveContext)
            else:
                return self.getTypedRuleContext(SystemVerilogPreParser.Elsif_directiveContext,i)


        def else_directive(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Else_directiveContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_ifndef_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIfndef_directive" ):
                listener.enterIfndef_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIfndef_directive" ):
                listener.exitIfndef_directive(self)




    def ifndef_directive(self):

        localctx = SystemVerilogPreParser.Ifndef_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 32, self.RULE_ifndef_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 190
            self.match(SystemVerilogPreParser.GA)
            self.state = 191
            self.match(SystemVerilogPreParser.IFNDEF_DIRECTIVE)
            self.state = 192
            self.macro_identifier()
            self.state = 193
            self.group_of_lines()
            self.state = 197
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,6,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 194
                    self.elsif_directive() 
                self.state = 199
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,6,self._ctx)

            self.state = 201
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,7,self._ctx)
            if la_ == 1:
                self.state = 200
                self.else_directive()


            self.state = 203
            self.endif_directive()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Include_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def INCLUDE_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.INCLUDE_DIRECTIVE, 0)

        def DQ(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogPreParser.DQ)
            else:
                return self.getToken(SystemVerilogPreParser.DQ, i)

        def filename(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.FilenameContext,0)


        def LT(self):
            return self.getToken(SystemVerilogPreParser.LT, 0)

        def GT(self):
            return self.getToken(SystemVerilogPreParser.GT, 0)

        def text_macro_usage(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Text_macro_usageContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_include_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterInclude_directive" ):
                listener.enterInclude_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitInclude_directive" ):
                listener.exitInclude_directive(self)




    def include_directive(self):

        localctx = SystemVerilogPreParser.Include_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 34, self.RULE_include_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 205
            self.match(SystemVerilogPreParser.GA)
            self.state = 206
            self.match(SystemVerilogPreParser.INCLUDE_DIRECTIVE)
            self.state = 216
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [296]:
                self.state = 207
                self.match(SystemVerilogPreParser.DQ)
                self.state = 208
                self.filename()
                self.state = 209
                self.match(SystemVerilogPreParser.DQ)
                pass
            elif token in [322]:
                self.state = 211
                self.match(SystemVerilogPreParser.LT)
                self.state = 212
                self.filename()
                self.state = 213
                self.match(SystemVerilogPreParser.GT)
                pass
            elif token in [308]:
                self.state = 215
                self.text_macro_usage()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class LevelContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def UNSIGNED_NUMBER(self):
            return self.getToken(SystemVerilogPreParser.UNSIGNED_NUMBER, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_level

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterLevel" ):
                listener.enterLevel(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitLevel" ):
                listener.exitLevel(self)




    def level(self):

        localctx = SystemVerilogPreParser.LevelContext(self, self._ctx, self.state)
        self.enterRule(localctx, 36, self.RULE_level)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 218
            self.match(SystemVerilogPreParser.UNSIGNED_NUMBER)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Line_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def LINE_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.LINE_DIRECTIVE, 0)

        def number(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.NumberContext,0)


        def DQ(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogPreParser.DQ)
            else:
                return self.getToken(SystemVerilogPreParser.DQ, i)

        def filename(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.FilenameContext,0)


        def level(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.LevelContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_line_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterLine_directive" ):
                listener.enterLine_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitLine_directive" ):
                listener.exitLine_directive(self)




    def line_directive(self):

        localctx = SystemVerilogPreParser.Line_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 38, self.RULE_line_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 220
            self.match(SystemVerilogPreParser.GA)
            self.state = 221
            self.match(SystemVerilogPreParser.LINE_DIRECTIVE)
            self.state = 222
            self.number()
            self.state = 223
            self.match(SystemVerilogPreParser.DQ)
            self.state = 224
            self.filename()
            self.state = 225
            self.match(SystemVerilogPreParser.DQ)
            self.state = 226
            self.level()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Line_directive_Context(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def LINE_DIRECTIVE_(self):
            return self.getToken(SystemVerilogPreParser.LINE_DIRECTIVE_, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_line_directive_

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterLine_directive_" ):
                listener.enterLine_directive_(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitLine_directive_" ):
                listener.exitLine_directive_(self)




    def line_directive_(self):

        localctx = SystemVerilogPreParser.Line_directive_Context(self, self._ctx, self.state)
        self.enterRule(localctx, 40, self.RULE_line_directive_)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 228
            self.match(SystemVerilogPreParser.GA)
            self.state = 229
            self.match(SystemVerilogPreParser.LINE_DIRECTIVE_)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Macro_delimiterContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def MACRO_DELIMITER(self):
            return self.getToken(SystemVerilogPreParser.MACRO_DELIMITER, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_macro_delimiter

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterMacro_delimiter" ):
                listener.enterMacro_delimiter(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitMacro_delimiter" ):
                listener.exitMacro_delimiter(self)




    def macro_delimiter(self):

        localctx = SystemVerilogPreParser.Macro_delimiterContext(self, self._ctx, self.state)
        self.enterRule(localctx, 42, self.RULE_macro_delimiter)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 231
            self.match(SystemVerilogPreParser.MACRO_DELIMITER)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Macro_esc_newlineContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def MACRO_ESC_NEWLINE(self):
            return self.getToken(SystemVerilogPreParser.MACRO_ESC_NEWLINE, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_macro_esc_newline

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterMacro_esc_newline" ):
                listener.enterMacro_esc_newline(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitMacro_esc_newline" ):
                listener.exitMacro_esc_newline(self)




    def macro_esc_newline(self):

        localctx = SystemVerilogPreParser.Macro_esc_newlineContext(self, self._ctx, self.state)
        self.enterRule(localctx, 44, self.RULE_macro_esc_newline)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 233
            self.match(SystemVerilogPreParser.MACRO_ESC_NEWLINE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Macro_esc_quoteContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def MACRO_ESC_QUOTE(self):
            return self.getToken(SystemVerilogPreParser.MACRO_ESC_QUOTE, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_macro_esc_quote

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterMacro_esc_quote" ):
                listener.enterMacro_esc_quote(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitMacro_esc_quote" ):
                listener.exitMacro_esc_quote(self)




    def macro_esc_quote(self):

        localctx = SystemVerilogPreParser.Macro_esc_quoteContext(self, self._ctx, self.state)
        self.enterRule(localctx, 46, self.RULE_macro_esc_quote)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 235
            self.match(SystemVerilogPreParser.MACRO_ESC_QUOTE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Macro_identifierContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def MACRO_IDENTIFIER(self):
            return self.getToken(SystemVerilogPreParser.MACRO_IDENTIFIER, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_macro_identifier

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterMacro_identifier" ):
                listener.enterMacro_identifier(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitMacro_identifier" ):
                listener.exitMacro_identifier(self)




    def macro_identifier(self):

        localctx = SystemVerilogPreParser.Macro_identifierContext(self, self._ctx, self.state)
        self.enterRule(localctx, 48, self.RULE_macro_identifier)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 237
            self.match(SystemVerilogPreParser.MACRO_IDENTIFIER)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Macro_nameContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def MACRO_NAME(self):
            return self.getToken(SystemVerilogPreParser.MACRO_NAME, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_macro_name

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterMacro_name" ):
                listener.enterMacro_name(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitMacro_name" ):
                listener.exitMacro_name(self)




    def macro_name(self):

        localctx = SystemVerilogPreParser.Macro_nameContext(self, self._ctx, self.state)
        self.enterRule(localctx, 50, self.RULE_macro_name)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 239
            self.match(SystemVerilogPreParser.MACRO_NAME)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Macro_quoteContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def MACRO_QUOTE(self):
            return self.getToken(SystemVerilogPreParser.MACRO_QUOTE, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_macro_quote

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterMacro_quote" ):
                listener.enterMacro_quote(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitMacro_quote" ):
                listener.exitMacro_quote(self)




    def macro_quote(self):

        localctx = SystemVerilogPreParser.Macro_quoteContext(self, self._ctx, self.state)
        self.enterRule(localctx, 52, self.RULE_macro_quote)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 241
            self.match(SystemVerilogPreParser.MACRO_QUOTE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Macro_textContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def macro_text_(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogPreParser.Macro_text_Context)
            else:
                return self.getTypedRuleContext(SystemVerilogPreParser.Macro_text_Context,i)


        def macro_delimiter(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogPreParser.Macro_delimiterContext)
            else:
                return self.getTypedRuleContext(SystemVerilogPreParser.Macro_delimiterContext,i)


        def macro_esc_newline(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogPreParser.Macro_esc_newlineContext)
            else:
                return self.getTypedRuleContext(SystemVerilogPreParser.Macro_esc_newlineContext,i)


        def macro_esc_quote(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogPreParser.Macro_esc_quoteContext)
            else:
                return self.getTypedRuleContext(SystemVerilogPreParser.Macro_esc_quoteContext,i)


        def macro_quote(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogPreParser.Macro_quoteContext)
            else:
                return self.getTypedRuleContext(SystemVerilogPreParser.Macro_quoteContext,i)


        def string_literal(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogPreParser.String_literalContext)
            else:
                return self.getTypedRuleContext(SystemVerilogPreParser.String_literalContext,i)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_macro_text

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterMacro_text" ):
                listener.enterMacro_text(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitMacro_text" ):
                listener.exitMacro_text(self)




    def macro_text(self):

        localctx = SystemVerilogPreParser.Macro_textContext(self, self._ctx, self.state)
        self.enterRule(localctx, 54, self.RULE_macro_text)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 251
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while ((((_la - 367)) & ~0x3f) == 0 and ((1 << (_la - 367)) & 136339441844225) != 0):
                self.state = 249
                self._errHandler.sync(self)
                token = self._input.LA(1)
                if token in [413]:
                    self.state = 243
                    self.macro_text_()
                    pass
                elif token in [409]:
                    self.state = 244
                    self.macro_delimiter()
                    pass
                elif token in [410]:
                    self.state = 245
                    self.macro_esc_newline()
                    pass
                elif token in [411]:
                    self.state = 246
                    self.macro_esc_quote()
                    pass
                elif token in [412]:
                    self.state = 247
                    self.macro_quote()
                    pass
                elif token in [367]:
                    self.state = 248
                    self.string_literal()
                    pass
                else:
                    raise NoViableAltException(self)

                self.state = 253
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Macro_text_Context(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def MACRO_TEXT(self):
            return self.getToken(SystemVerilogPreParser.MACRO_TEXT, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_macro_text_

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterMacro_text_" ):
                listener.enterMacro_text_(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitMacro_text_" ):
                listener.exitMacro_text_(self)




    def macro_text_(self):

        localctx = SystemVerilogPreParser.Macro_text_Context(self, self._ctx, self.state)
        self.enterRule(localctx, 56, self.RULE_macro_text_)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 254
            self.match(SystemVerilogPreParser.MACRO_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Macro_usageContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def MACRO_USAGE(self):
            return self.getToken(SystemVerilogPreParser.MACRO_USAGE, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_macro_usage

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterMacro_usage" ):
                listener.enterMacro_usage(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitMacro_usage" ):
                listener.exitMacro_usage(self)




    def macro_usage(self):

        localctx = SystemVerilogPreParser.Macro_usageContext(self, self._ctx, self.state)
        self.enterRule(localctx, 58, self.RULE_macro_usage)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 256
            self.match(SystemVerilogPreParser.MACRO_USAGE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Nounconnected_drive_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def NOUNCONNECTED_DRIVE_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.NOUNCONNECTED_DRIVE_DIRECTIVE, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_nounconnected_drive_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNounconnected_drive_directive" ):
                listener.enterNounconnected_drive_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNounconnected_drive_directive" ):
                listener.exitNounconnected_drive_directive(self)




    def nounconnected_drive_directive(self):

        localctx = SystemVerilogPreParser.Nounconnected_drive_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 60, self.RULE_nounconnected_drive_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 258
            self.match(SystemVerilogPreParser.GA)
            self.state = 259
            self.match(SystemVerilogPreParser.NOUNCONNECTED_DRIVE_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class NumberContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def UNSIGNED_NUMBER(self):
            return self.getToken(SystemVerilogPreParser.UNSIGNED_NUMBER, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_number

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNumber" ):
                listener.enterNumber(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNumber" ):
                listener.exitNumber(self)




    def number(self):

        localctx = SystemVerilogPreParser.NumberContext(self, self._ctx, self.state)
        self.enterRule(localctx, 62, self.RULE_number)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 261
            self.match(SystemVerilogPreParser.UNSIGNED_NUMBER)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Pragma_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def PRAGMA_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.PRAGMA_DIRECTIVE, 0)

        def pragma_name(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Pragma_nameContext,0)


        def pragma_expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogPreParser.Pragma_expressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogPreParser.Pragma_expressionContext,i)


        def CO(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogPreParser.CO)
            else:
                return self.getToken(SystemVerilogPreParser.CO, i)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_pragma_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPragma_directive" ):
                listener.enterPragma_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPragma_directive" ):
                listener.exitPragma_directive(self)




    def pragma_directive(self):

        localctx = SystemVerilogPreParser.Pragma_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 64, self.RULE_pragma_directive)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 263
            self.match(SystemVerilogPreParser.GA)
            self.state = 264
            self.match(SystemVerilogPreParser.PRAGMA_DIRECTIVE)
            self.state = 265
            self.pragma_name()
            self.state = 274
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            if ((((_la - 321)) & ~0x3f) == 0 and ((1 << (_la - 321)) & 1231453023109121) != 0):
                self.state = 266
                self.pragma_expression()
                self.state = 271
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                while _la==294:
                    self.state = 267
                    self.match(SystemVerilogPreParser.CO)
                    self.state = 268
                    self.pragma_expression()
                    self.state = 273
                    self._errHandler.sync(self)
                    _la = self._input.LA(1)



        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Pragma_expressionContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def pragma_value(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Pragma_valueContext,0)


        def pragma_keyword(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Pragma_keywordContext,0)


        def EQ(self):
            return self.getToken(SystemVerilogPreParser.EQ, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_pragma_expression

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPragma_expression" ):
                listener.enterPragma_expression(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPragma_expression" ):
                listener.exitPragma_expression(self)




    def pragma_expression(self):

        localctx = SystemVerilogPreParser.Pragma_expressionContext(self, self._ctx, self.state)
        self.enterRule(localctx, 66, self.RULE_pragma_expression)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 279
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,13,self._ctx)
            if la_ == 1:
                self.state = 276
                self.pragma_keyword()
                self.state = 277
                self.match(SystemVerilogPreParser.EQ)


            self.state = 281
            self.pragma_value()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Pragma_keywordContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def SIMPLE_IDENTIFIER(self):
            return self.getToken(SystemVerilogPreParser.SIMPLE_IDENTIFIER, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_pragma_keyword

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPragma_keyword" ):
                listener.enterPragma_keyword(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPragma_keyword" ):
                listener.exitPragma_keyword(self)




    def pragma_keyword(self):

        localctx = SystemVerilogPreParser.Pragma_keywordContext(self, self._ctx, self.state)
        self.enterRule(localctx, 68, self.RULE_pragma_keyword)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 283
            self.match(SystemVerilogPreParser.SIMPLE_IDENTIFIER)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Pragma_nameContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def SIMPLE_IDENTIFIER(self):
            return self.getToken(SystemVerilogPreParser.SIMPLE_IDENTIFIER, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_pragma_name

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPragma_name" ):
                listener.enterPragma_name(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPragma_name" ):
                listener.exitPragma_name(self)




    def pragma_name(self):

        localctx = SystemVerilogPreParser.Pragma_nameContext(self, self._ctx, self.state)
        self.enterRule(localctx, 70, self.RULE_pragma_name)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 285
            self.match(SystemVerilogPreParser.SIMPLE_IDENTIFIER)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Pragma_valueContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def LP(self):
            return self.getToken(SystemVerilogPreParser.LP, 0)

        def pragma_expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogPreParser.Pragma_expressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogPreParser.Pragma_expressionContext,i)


        def RP(self):
            return self.getToken(SystemVerilogPreParser.RP, 0)

        def CO(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogPreParser.CO)
            else:
                return self.getToken(SystemVerilogPreParser.CO, i)

        def number(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.NumberContext,0)


        def string_literal(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.String_literalContext,0)


        def identifier(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.IdentifierContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_pragma_value

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPragma_value" ):
                listener.enterPragma_value(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPragma_value" ):
                listener.exitPragma_value(self)




    def pragma_value(self):

        localctx = SystemVerilogPreParser.Pragma_valueContext(self, self._ctx, self.state)
        self.enterRule(localctx, 72, self.RULE_pragma_value)
        self._la = 0 # Token type
        try:
            self.state = 301
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [321]:
                self.enterOuterAlt(localctx, 1)
                self.state = 287
                self.match(SystemVerilogPreParser.LP)
                self.state = 288
                self.pragma_expression()
                self.state = 293
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                while _la==294:
                    self.state = 289
                    self.match(SystemVerilogPreParser.CO)
                    self.state = 290
                    self.pragma_expression()
                    self.state = 295
                    self._errHandler.sync(self)
                    _la = self._input.LA(1)

                self.state = 296
                self.match(SystemVerilogPreParser.RP)
                pass
            elif token in [371]:
                self.enterOuterAlt(localctx, 2)
                self.state = 298
                self.number()
                pass
            elif token in [367]:
                self.enterOuterAlt(localctx, 3)
                self.state = 299
                self.string_literal()
                pass
            elif token in [366]:
                self.enterOuterAlt(localctx, 4)
                self.state = 300
                self.identifier()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Resetall_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def RESETALL_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.RESETALL_DIRECTIVE, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_resetall_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterResetall_directive" ):
                listener.enterResetall_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitResetall_directive" ):
                listener.exitResetall_directive(self)




    def resetall_directive(self):

        localctx = SystemVerilogPreParser.Resetall_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 74, self.RULE_resetall_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 303
            self.match(SystemVerilogPreParser.GA)
            self.state = 304
            self.match(SystemVerilogPreParser.RESETALL_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Source_text_Context(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def SOURCE_TEXT(self):
            return self.getToken(SystemVerilogPreParser.SOURCE_TEXT, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_source_text_

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterSource_text_" ):
                listener.enterSource_text_(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitSource_text_" ):
                listener.exitSource_text_(self)




    def source_text_(self):

        localctx = SystemVerilogPreParser.Source_text_Context(self, self._ctx, self.state)
        self.enterRule(localctx, 76, self.RULE_source_text_)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 306
            self.match(SystemVerilogPreParser.SOURCE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class String_literalContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def STRING_LITERAL(self):
            return self.getToken(SystemVerilogPreParser.STRING_LITERAL, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_string_literal

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterString_literal" ):
                listener.enterString_literal(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitString_literal" ):
                listener.exitString_literal(self)




    def string_literal(self):

        localctx = SystemVerilogPreParser.String_literalContext(self, self._ctx, self.state)
        self.enterRule(localctx, 78, self.RULE_string_literal)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 308
            self.match(SystemVerilogPreParser.STRING_LITERAL)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Text_macro_definitionContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def DEFINE_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.DEFINE_DIRECTIVE, 0)

        def macro_name(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Macro_nameContext,0)


        def macro_text(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Macro_textContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_text_macro_definition

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterText_macro_definition" ):
                listener.enterText_macro_definition(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitText_macro_definition" ):
                listener.exitText_macro_definition(self)




    def text_macro_definition(self):

        localctx = SystemVerilogPreParser.Text_macro_definitionContext(self, self._ctx, self.state)
        self.enterRule(localctx, 80, self.RULE_text_macro_definition)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 310
            self.match(SystemVerilogPreParser.GA)
            self.state = 311
            self.match(SystemVerilogPreParser.DEFINE_DIRECTIVE)
            self.state = 312
            self.macro_name()
            self.state = 313
            self.macro_text()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Text_macro_usageContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def macro_usage(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Macro_usageContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_text_macro_usage

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterText_macro_usage" ):
                listener.enterText_macro_usage(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitText_macro_usage" ):
                listener.exitText_macro_usage(self)




    def text_macro_usage(self):

        localctx = SystemVerilogPreParser.Text_macro_usageContext(self, self._ctx, self.state)
        self.enterRule(localctx, 82, self.RULE_text_macro_usage)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 315
            self.match(SystemVerilogPreParser.GA)
            self.state = 316
            self.macro_usage()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Time_precisionContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def TIME_VALUE(self):
            return self.getToken(SystemVerilogPreParser.TIME_VALUE, 0)

        def TIME_UNIT(self):
            return self.getToken(SystemVerilogPreParser.TIME_UNIT, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_time_precision

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterTime_precision" ):
                listener.enterTime_precision(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitTime_precision" ):
                listener.exitTime_precision(self)




    def time_precision(self):

        localctx = SystemVerilogPreParser.Time_precisionContext(self, self._ctx, self.state)
        self.enterRule(localctx, 84, self.RULE_time_precision)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 318
            self.match(SystemVerilogPreParser.TIME_VALUE)
            self.state = 319
            self.match(SystemVerilogPreParser.TIME_UNIT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Time_unitContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def TIME_VALUE(self):
            return self.getToken(SystemVerilogPreParser.TIME_VALUE, 0)

        def TIME_UNIT(self):
            return self.getToken(SystemVerilogPreParser.TIME_UNIT, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_time_unit

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterTime_unit" ):
                listener.enterTime_unit(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitTime_unit" ):
                listener.exitTime_unit(self)




    def time_unit(self):

        localctx = SystemVerilogPreParser.Time_unitContext(self, self._ctx, self.state)
        self.enterRule(localctx, 86, self.RULE_time_unit)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 321
            self.match(SystemVerilogPreParser.TIME_VALUE)
            self.state = 322
            self.match(SystemVerilogPreParser.TIME_UNIT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Timescale_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def TIMESCALE_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.TIMESCALE_DIRECTIVE, 0)

        def time_unit(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Time_unitContext,0)


        def SL(self):
            return self.getToken(SystemVerilogPreParser.SL, 0)

        def time_precision(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Time_precisionContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_timescale_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterTimescale_directive" ):
                listener.enterTimescale_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitTimescale_directive" ):
                listener.exitTimescale_directive(self)




    def timescale_directive(self):

        localctx = SystemVerilogPreParser.Timescale_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 88, self.RULE_timescale_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 324
            self.match(SystemVerilogPreParser.GA)
            self.state = 325
            self.match(SystemVerilogPreParser.TIMESCALE_DIRECTIVE)
            self.state = 326
            self.time_unit()
            self.state = 327
            self.match(SystemVerilogPreParser.SL)
            self.state = 328
            self.time_precision()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Unconnected_drive_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def UNCONNECTED_DRIVE_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.UNCONNECTED_DRIVE_DIRECTIVE, 0)

        def unconnected_drive_value(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Unconnected_drive_valueContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_unconnected_drive_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterUnconnected_drive_directive" ):
                listener.enterUnconnected_drive_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitUnconnected_drive_directive" ):
                listener.exitUnconnected_drive_directive(self)




    def unconnected_drive_directive(self):

        localctx = SystemVerilogPreParser.Unconnected_drive_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 90, self.RULE_unconnected_drive_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 330
            self.match(SystemVerilogPreParser.GA)
            self.state = 331
            self.match(SystemVerilogPreParser.UNCONNECTED_DRIVE_DIRECTIVE)
            self.state = 332
            self.unconnected_drive_value()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Unconnected_drive_valueContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def UNCONNECTED_DRIVE_VALUE(self):
            return self.getToken(SystemVerilogPreParser.UNCONNECTED_DRIVE_VALUE, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_unconnected_drive_value

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterUnconnected_drive_value" ):
                listener.enterUnconnected_drive_value(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitUnconnected_drive_value" ):
                listener.exitUnconnected_drive_value(self)




    def unconnected_drive_value(self):

        localctx = SystemVerilogPreParser.Unconnected_drive_valueContext(self, self._ctx, self.state)
        self.enterRule(localctx, 92, self.RULE_unconnected_drive_value)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 334
            self.match(SystemVerilogPreParser.UNCONNECTED_DRIVE_VALUE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Undef_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def UNDEF_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.UNDEF_DIRECTIVE, 0)

        def macro_identifier(self):
            return self.getTypedRuleContext(SystemVerilogPreParser.Macro_identifierContext,0)


        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_undef_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterUndef_directive" ):
                listener.enterUndef_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitUndef_directive" ):
                listener.exitUndef_directive(self)




    def undef_directive(self):

        localctx = SystemVerilogPreParser.Undef_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 94, self.RULE_undef_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 336
            self.match(SystemVerilogPreParser.GA)
            self.state = 337
            self.match(SystemVerilogPreParser.UNDEF_DIRECTIVE)
            self.state = 338
            self.macro_identifier()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Undefineall_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(SystemVerilogPreParser.GA, 0)

        def UNDEFINEALL_DIRECTIVE(self):
            return self.getToken(SystemVerilogPreParser.UNDEFINEALL_DIRECTIVE, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_undefineall_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterUndefineall_directive" ):
                listener.enterUndefineall_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitUndefineall_directive" ):
                listener.exitUndefineall_directive(self)




    def undefineall_directive(self):

        localctx = SystemVerilogPreParser.Undefineall_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 96, self.RULE_undefineall_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 340
            self.match(SystemVerilogPreParser.GA)
            self.state = 341
            self.match(SystemVerilogPreParser.UNDEFINEALL_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Version_specifierContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def VERSION_SPECIFIER(self):
            return self.getToken(SystemVerilogPreParser.VERSION_SPECIFIER, 0)

        def getRuleIndex(self):
            return SystemVerilogPreParser.RULE_version_specifier

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterVersion_specifier" ):
                listener.enterVersion_specifier(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitVersion_specifier" ):
                listener.exitVersion_specifier(self)




    def version_specifier(self):

        localctx = SystemVerilogPreParser.Version_specifierContext(self, self._ctx, self.state)
        self.enterRule(localctx, 98, self.RULE_version_specifier)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 343
            self.match(SystemVerilogPreParser.VERSION_SPECIFIER)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx





