/**
 * @file
 * @brief IO port definition file
 * @internal
 *
 * @copyright (C) 2019 Melexis N.V.
 * git flash edb9c687
 *
 * Melexis N.V. is supplying this code for use with Melexis N.V. processor based microcontrollers only.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
 * INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.  MELEXIS N.V. SHALL NOT IN ANY CIRCUMSTANCES,
 * BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 * @endinternal
 *
 * @details
 * This file was autogenerated. The information of the source is described below:
 * Tag: DIG81332_RC_2_0_7_20190321_100654
 * Automatic generation by MlxCCT 1.21.2
 * Template version 2.8.7
 *
 * File sections:
 * 1. General for use macros.
 * 2. Auxillary macros.
 * 3. I/O declarations:
 * 3.1 Hosting variables.
 * 3.2 Get macros.
 * 3.3 Ports.
 * 3.4 Dummy ports.
 * 4. Statistics
 */

#ifndef IO_H
#define IO_H

#include <stdint.h>

/*****************************************************************************/
/* 1. General macros. */

/**
 * Get an I/O bit field.
 *
 * @param BLOCK is the digital block holding the given I/O field.
 * @param FIELD is the field to read.
 */
#ifndef IO_GET
#define IO_GET(BLOCK, FIELD) IO_ ## BLOCK ## __ ## FIELD ## _GET ()
#endif

/** Setter for IO port
 *
 * Set one or multiple I/O bit fields (ports) to some values. The number of fields set
 * has to be one or more, maximum 16.
 *
 * Usage:
 * \li IO_SET(BLOCK, FIELD1, VALUE1) <br>
 * \li IO_SET(BLOCK, FIELD1, VALUE1, FIELD2, VALUE2, ..., FIELD16, VALUE16) <br>
 *
 * where FIELDx, is the port to set, and VALUEx, is the value of the port to set (should be in the valid range).
 *
 * @param BLOCK is the digital block holding the given port.
 * @param ... Alternating sequence of FIELDx and VALUEx pairs, see above example
 */
#ifndef IO_SET
#define IO_SET(BLOCK, ...) \
	CCT_IO_SET (IO_ ## BLOCK, __VA_ARGS__, \
		DUMMY2,  0U, DUMMY3,  0U, DUMMY4,  0U, DUMMY5,  0U,  DUMMY6, 0U, \
		DUMMY7,  0U, DUMMY8,  0U, DUMMY9,  0U, DUMMY10, 0U, DUMMY11, 0U, \
		DUMMY12, 0U, DUMMY13, 0U, DUMMY14, 0U, DUMMY15, 0U, DUMMY16, 0U, \
		DUMMY17, 0U)
#endif

/**
 * Reports what is the first address occupied by I/O variable.
 */
#ifndef IO_ADDRESS_BEGIN
#define IO_ADDRESS_BEGIN (0x0002u)
#endif

/**
 * Reports what is the first address past the last one occupied by I/O variable.
 */
#ifndef IO_ADDRESS_END
#define IO_ADDRESS_END (0x025eu)
#endif

/*****************************************************************************/
/* 2. Auxillary (helper) macros. */
/* These macros are subject to change without notice! */

/* TODO: Optimize to always setb/clrb. */

#define CCT_IO_SET(B, \
	    F1,  V1,  F2,  V2,  F3,  V3,  F4,  V4,  F5,  V5,  F6,  V6,  \
	    F7,  V7,  F8,  V8,  F9,  V9,  F10, V10, F11, V11, F12, V12, \
		F13, V13, F14, V14, F15, V15, F16, V16, F17, V17, \
		...) \
    if (CCT_IO_BIT_ACCESSIBLE (B, \
		F1,  F2,  F3,  F4,  F5,  F6,  F7,  F8,  \
		F9, F10, F11, F12, F13, F14, F15, F16)) \
	{ \
		if (CCT_IO_BIT_ACCESSIBLE (B, F1)) { \
    		if ((V1 ) != 0u) { CCT_IO_SETB(B, F1);  } \
			else             { CCT_IO_CLRB(B, F1);  } \
		} \
		if (!CCT_IO_DUMMY (B, F2) && CCT_IO_BIT_ACCESSIBLE (B, F2)) { \
    		if ((V2 ) != 0u) { CCT_IO_SETB(B, F2);  } \
			else             { CCT_IO_CLRB(B, F2);  } \
		} \
		if (!CCT_IO_DUMMY (B, F3) && CCT_IO_BIT_ACCESSIBLE (B, F3)) { \
    		if ((V3 ) != 0u) { CCT_IO_SETB(B, F3);  } \
			else             { CCT_IO_CLRB(B, F3);  } \
		} \
		if (!CCT_IO_DUMMY (B, F4) && CCT_IO_BIT_ACCESSIBLE (B, F4)) { \
    		if ((V4 ) != 0u) { CCT_IO_SETB(B, F4);  } \
			else             { CCT_IO_CLRB(B, F4);  } \
		} \
		if (!CCT_IO_DUMMY (B, F5) && CCT_IO_BIT_ACCESSIBLE (B, F5)) { \
    		if ((V5 ) != 0u) { CCT_IO_SETB(B, F5);  } \
			else             { CCT_IO_CLRB(B, F5);  } \
		} \
		if (!CCT_IO_DUMMY (B, F6) && CCT_IO_BIT_ACCESSIBLE (B, F6)) { \
    		if ((V6 ) != 0u) { CCT_IO_SETB(B, F6);  } \
			else             { CCT_IO_CLRB(B, F6);  } \
		} \
		if (!CCT_IO_DUMMY (B, F7) && CCT_IO_BIT_ACCESSIBLE (B, F7)) { \
    		if ((V7 ) != 0u) { CCT_IO_SETB(B, F7);  } \
			else             { CCT_IO_CLRB(B, F7);  } \
		} \
		if (!CCT_IO_DUMMY (B, F8) && CCT_IO_BIT_ACCESSIBLE (B, F8)) { \
    		if ((V8 ) != 0u) { CCT_IO_SETB(B, F8);  } \
			else             { CCT_IO_CLRB(B, F8);  } \
		} \
		if (!CCT_IO_DUMMY (B, F9) && CCT_IO_BIT_ACCESSIBLE (B, F9)) { \
    		if ((V9 ) != 0u) { CCT_IO_SETB(B, F9);  } \
			else             { CCT_IO_CLRB(B, F9);  } \
		} \
		if (!CCT_IO_DUMMY (B, F10) && CCT_IO_BIT_ACCESSIBLE (B, F10)) { \
    		if ((V10) != 0u) { CCT_IO_SETB(B, F10);  } \
			else             { CCT_IO_CLRB(B, F10);  } \
		} \
		if (!CCT_IO_DUMMY (B, F11) && CCT_IO_BIT_ACCESSIBLE (B, F11)) { \
    		if ((V11) != 0u) { CCT_IO_SETB(B, F11);  } \
			else             { CCT_IO_CLRB(B, F11);  } \
		} \
		if (!CCT_IO_DUMMY (B, F12) && CCT_IO_BIT_ACCESSIBLE (B, F12)) { \
    		if ((V12) != 0u) { CCT_IO_SETB(B, F12);  } \
			else             { CCT_IO_CLRB(B, F12);  } \
		} \
		if (!CCT_IO_DUMMY (B, F13) && CCT_IO_BIT_ACCESSIBLE (B, F13)) { \
    		if ((V13) != 0u) { CCT_IO_SETB(B, F13);  } \
			else             { CCT_IO_CLRB(B, F13);  } \
		} \
		if (!CCT_IO_DUMMY (B, F14) && CCT_IO_BIT_ACCESSIBLE (B, F14)) { \
    		if ((V14) != 0u) { CCT_IO_SETB(B, F14);  } \
			else             { CCT_IO_CLRB(B, F14);  } \
		} \
		if (!CCT_IO_DUMMY (B, F15) && CCT_IO_BIT_ACCESSIBLE (B, F15)) { \
    		if ((V15) != 0u) { CCT_IO_SETB(B, F15);  } \
			else             { CCT_IO_CLRB(B, F15);  } \
		} \
		if (!CCT_IO_DUMMY (B, F16) && CCT_IO_BIT_ACCESSIBLE (B, F16)) { \
    		if ((V16) != 0u) { CCT_IO_SETB(B, F16);  } \
			else             { CCT_IO_CLRB(B, F16);  } \
		} \
	} \
    else if (CCT_IO_SAME_BYTE(B, \
    	F1,  F2,  F3,  F4,  F5,  F6,  F7,  F8,  \
		F9, F10, F11, F12, F13, F14, F15, F16)) \
    { \
        CCT_IO_SET_WITHIN_BYTE(B, \
        F1,  V1,  F2,  V2,  F3,  V3,  F4,  V4,  F5,  V5,  F6,  V6,  \
	    F7,  V7,  F8,  V8,  F9,  V9,  \
        ...) \
    } \
    else {  \
        CCT_IO_SET_WITHIN_WORD(B, \
        F1,  V1,  F2,  V2,  F3,  V3,  F4,  V4,  F5,  V5,  F6,  V6,  \
	    F7,  V7,  F8,  V8,  F9,  V9,  F10, V10, F11, V11, F12, V12, \
		F13, V13, F14, V14, F15, V15, F16, V16, F17, V17, \
        ...) \
    }

#define CCT_IO_SET_WITHIN_WORD(B, \
	    F1,  V1,  F2,  V2,  F3,  V3,  F4,  V4,  F5,  V5,  F6,  V6,  \
	    F7,  V7,  F8,  V8,  F9,  V9,  F10, V10, F11, V11, F12, V12, \
		F13, V13, F14, V14, F15, V15, F16, V16, F17, V17, \
		...) \
	if ((CCT_IO_HOST_UNUSED (B, F1) | CCT_IO_HOST_RISED (B, F1) \
		| CCT_IO_MASK (B, \
					F1, F2, F3, F4, F5, F6, F7, F8, \
					F9, F10, F11, F12, F13, F14, F15, F16)) == 0xFFFFU) {\
		CCT_IO_HOST (B, F1) = 0u \
		| (((uint16_t)(V1 )) << CCT_IO_OFFSET (B, F1 )) \
		| (((uint16_t)(V2 )) << CCT_IO_OFFSET (B, F2 )) \
		| (((uint16_t)(V3 )) << CCT_IO_OFFSET (B, F3 )) \
		| (((uint16_t)(V4 )) << CCT_IO_OFFSET (B, F4 )) \
		| (((uint16_t)(V5 )) << CCT_IO_OFFSET (B, F5 )) \
		| (((uint16_t)(V6 )) << CCT_IO_OFFSET (B, F6 )) \
		| (((uint16_t)(V7 )) << CCT_IO_OFFSET (B, F7 )) \
		| (((uint16_t)(V8 )) << CCT_IO_OFFSET (B, F8 )) \
		| (((uint16_t)(V9 )) << CCT_IO_OFFSET (B, F9 )) \
		| (((uint16_t)(V10)) << CCT_IO_OFFSET (B, F10)) \
		| (((uint16_t)(V11)) << CCT_IO_OFFSET (B, F11)) \
		| (((uint16_t)(V12)) << CCT_IO_OFFSET (B, F12)) \
		| (((uint16_t)(V13)) << CCT_IO_OFFSET (B, F13)) \
		| (((uint16_t)(V14)) << CCT_IO_OFFSET (B, F14)) \
		| (((uint16_t)(V15)) << CCT_IO_OFFSET (B, F15)) \
		| (((uint16_t)(V16)) << CCT_IO_OFFSET (B, F16)) \
			; \
	} \
	else { \
		CCT_IO_HOST (B, F1) = (CCT_IO_HOST (B, F1) \
			& ~(CCT_IO_HOST_RISED (B, F1) | CCT_IO_MASK (B, \
					F1, F2, F3, F4, F5, F6, F7, F8,   \
					F9, F10, F11, F12, F13, F14, F15, F16))) \
		| (((uint16_t)(V1 )) << CCT_IO_OFFSET (B, F1 )) \
		| (((uint16_t)(V2 )) << CCT_IO_OFFSET (B, F2 )) \
		| (((uint16_t)(V3 )) << CCT_IO_OFFSET (B, F3 )) \
		| (((uint16_t)(V4 )) << CCT_IO_OFFSET (B, F4 )) \
		| (((uint16_t)(V5 )) << CCT_IO_OFFSET (B, F5 )) \
		| (((uint16_t)(V6 )) << CCT_IO_OFFSET (B, F6 )) \
		| (((uint16_t)(V7 )) << CCT_IO_OFFSET (B, F7 )) \
		| (((uint16_t)(V8 )) << CCT_IO_OFFSET (B, F8 )) \
		| (((uint16_t)(V9 )) << CCT_IO_OFFSET (B, F9 )) \
		| (((uint16_t)(V10)) << CCT_IO_OFFSET (B, F10)) \
		| (((uint16_t)(V11)) << CCT_IO_OFFSET (B, F11)) \
		| (((uint16_t)(V12)) << CCT_IO_OFFSET (B, F12)) \
		| (((uint16_t)(V13)) << CCT_IO_OFFSET (B, F13)) \
		| (((uint16_t)(V14)) << CCT_IO_OFFSET (B, F14)) \
		| (((uint16_t)(V15)) << CCT_IO_OFFSET (B, F15)) \
		| (((uint16_t)(V16)) << CCT_IO_OFFSET (B, F16)) \
			; \
	} \
	CCT_IO_ASSERT_WRITABLES (B, \
			F1, F2, F3, F4, F5, F6, F7, F8, \
			F9, F10, F11, F12, F13, F14, F15, F16); \
	CCT_IO_ASSERT_SAME_HOST (B, \
			F1, F2, F3, F4, F5, F6, F7, F8, \
			F9, F10, F11, F12, F13, F14, F15, F16); \
	CCT_IO_ASSERT_ARGS_FIT  (B, \
			F1, F2, F3, F4, F5, F6, F7, F8, \
			F9, F10, F11, F12, F13, F14, F15, F16, F17);

#define CCT_IO_SET_WITHIN_BYTE(B, \
	    F1,  V1,  F2,  V2,  F3,  V3,  F4,  V4,  \
        F5,  V5,  F6,  V6,  F7,  V7,  F8,  V8,  F9,  V9,  \
		...) \
	if ((CCT_IO_HOST_UNUSED_WITHIN_BYTE (B, F1) | CCT_IO_HOST_RISED_WITHIN_BYTE (B, F1) \
		| CCT_IO_MASK_WITHIN_BYTE (B, \
					F1, F2, F3, F4, F5, F6, F7, F8)) == 0xFFU) { \
		CCT_IO_BYTE_HOST (B, F1) = (uint8_t)(0u \
    	| ((V1 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F1 ))\
    	| ((V2 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F2 ))\
    	| ((V3 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F3 ))\
    	| ((V4 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F4 ))\
    	| ((V5 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F5 ))\
    	| ((V6 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F6 ))\
    	| ((V7 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F7 ))\
    	| ((V8 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F8 ))\
			); \
	} \
	else { \
		CCT_IO_BYTE_HOST (B, F1) = (uint8_t)((CCT_IO_BYTE_HOST (B, F1) \
			& ~(CCT_IO_HOST_RISED_WITHIN_BYTE (B, F1) | CCT_IO_MASK_WITHIN_BYTE (B, \
					F1, F2, F3, F4, F5, F6, F7, F8)))   \
    	| ((V1 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F1 ))\
    	| ((V2 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F2 ))\
    	| ((V3 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F3 ))\
    	| ((V4 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F4 ))\
    	| ((V5 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F5 ))\
    	| ((V6 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F6 ))\
    	| ((V7 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F7 ))\
    	| ((V8 ) << CCT_IO_OFFSET_WITHIN_BYTE (B, F8 ))\
			); \
	}


#define CCT_IO_SETB(B, F)               CCT_IO_SETB2(CCT_IO_BYTE_ADDRESS(B, F), CCT_IO_OFFSET_WITHIN_BYTE(B, F))
#define CCT_IO_SETB2(IO_BYTE, IO_BIT)   CCT_IO_SETB3(IO_BYTE, IO_BIT)
#define CCT_IO_SETB3(IO_BYTE, IO_BIT)   asm volatile ("setb io:" # IO_BYTE "." # IO_BIT "")

#define CCT_IO_CLRB(B, F)               CCT_IO_CLRB2(CCT_IO_BYTE_ADDRESS(B, F), CCT_IO_OFFSET_WITHIN_BYTE(B, F))
#define CCT_IO_CLRB2(IO_BYTE, IO_BIT)   CCT_IO_CLRB3(IO_BYTE, IO_BIT)
#define CCT_IO_CLRB3(IO_BYTE, IO_BIT)   asm volatile ("clrb io:" # IO_BYTE "." # IO_BIT "")


/** Return a dereferenced pointer to the address where the given I/O resides.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 */
#define IO_HOST(BLOCK, FIELD) CCT_IO_HOST2 (IO_ ## BLOCK ## __ ## FIELD)
#define CCT_IO_HOST(B, F) CCT_IO_HOST2 (B ## __ ## F)
#define CCT_IO_HOST2(F) CCT_IO_HOST3 (F)
#define CCT_IO_HOST3(...) CCT_IO_HOST4 (__VA_ARGS__)
#define CCT_IO_HOST4(H, HB, A, AB, M, MB, O, OB, W, B, U, R) (H)

/** Return a dereferenced pointer to the byte where the given field FIELD resides.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 */
#define IO_BYTE_HOST(BLOCK, FIELD) CCT_IO_BYTE_HOST2 (IO_ ## BLOCK ## __ ## FIELD)
#define CCT_IO_BYTE_HOST(B, F) CCT_IO_BYTE_HOST2 (B ## __ ## F)
#define CCT_IO_BYTE_HOST2(F) CCT_IO_BYTE_HOST3 (F)
#define CCT_IO_BYTE_HOST3(...) CCT_IO_BYTE_HOST4 (__VA_ARGS__)
#define CCT_IO_BYTE_HOST4(H, HB, A, AB, M, MB, O, OB, W, B, U, R) (HB)

/** Return the word address where the given I/O resides.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 */
#define IO_ADDRESS(BLOCK, FIELD) CCT_IO_ADDRESS2 (IO_ ## BLOCK ## __ ## FIELD)
#define CCT_IO_ADDRESS(B, F) CCT_IO_ADDRESS2 (B ## __ ## F)
#define CCT_IO_ADDRESS2(F) CCT_IO_ADDRESS3 (F)
#define CCT_IO_ADDRESS3(...) CCT_IO_ADDRESS4 (__VA_ARGS__)
#define CCT_IO_ADDRESS4(H, HB, A, AB, M, MB, O, OB, W, B, U, R) (A)

/** Return the byte address where the given I/O resides.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 */
#define IO_BYTE_ADDRESS(BLOCK, FIELD)  CCT_IO_BYTE_ADDRESS2 (IO_ ## BLOCK ## __ ## FIELD)
#define CCT_IO_BYTE_ADDRESS(B, F) CCT_IO_BYTE_ADDRESS2 (B ## __ ## F)
#define CCT_IO_BYTE_ADDRESS2(F)   CCT_IO_BYTE_ADDRESS3 (F)
#define CCT_IO_BYTE_ADDRESS3(...) CCT_IO_BYTE_ADDRESS4 (__VA_ARGS__)
#define CCT_IO_BYTE_ADDRESS4(H, HB, A, AB, M, MB, O, OB, W, B, U, R) (AB)

/** Get a mask of all risable I/Os for the host of the given I/O.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 */
#define IO_HOST_RISED(BLOCK, FIELD) CCT_IO_HOST_RISED2 (IO_ ## BLOCK ## __ ## FIELD)
#define CCT_IO_HOST_RISED(B, F) CCT_IO_HOST_RISED2 (B ## __ ## F)
#define CCT_IO_HOST_RISED2(F) CCT_IO_HOST_RISED3 (F)
#define CCT_IO_HOST_RISED3(...) CCT_IO_HOST_RISED4 (__VA_ARGS__)
#define CCT_IO_HOST_RISED4(H, HB, A, AB, M, MB, O, OB, W, B, U, R) (R)

/** Returns a mask of raised (W1C) bits in the byte that stores specified field F
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 */
#define IO_HOST_RISED_WITHIN_BYTE(BLOCK, FIELD)     CCT_IO_HOST_RISED_WITHIN_BYTE(IO_ ## BLOCK, FIELD)
#define CCT_IO_HOST_RISED_WITHIN_BYTE(B, F) \
    ((((uint16_t)CCT_IO_BYTE_ADDRESS(B, F) & 1u) == 0u) ? \
        (CCT_IO_HOST_RISED(B, F) & 0x00FFu) : \
        ((uint16_t)CCT_IO_HOST_RISED(B, F) >> 8u))

/** Get a mask of all unused host bits for giveb I/O field.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 */
#define IO_HOST_UNUSED(BLOCK, FIELD) CCT_IO_HOST_UNUSED2 (IO_ ## BLOCK ## __ ## FIELD)
#define CCT_IO_HOST_UNUSED(B, F) CCT_IO_HOST_UNUSED2 (B ## __ ## F)
#define CCT_IO_HOST_UNUSED2(F) CCT_IO_HOST_UNUSED3 (F)
#define CCT_IO_HOST_UNUSED3(...) CCT_IO_HOST_UNUSED4 (__VA_ARGS__)
#define CCT_IO_HOST_UNUSED4(H, HB, A, AB, M, MB, O, OB, W, B, U, R) (U)

/** Returns a mask of unused bits in the byte that stores specified field F
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 */
#define IO_HOST_UNUSED_WITHIN_BYTE(BLOCK, FIELD)     CCT_IO_HOST_UNUSED_WITHIN_BYTE(IO_ ## BLOCK, FIELD)
#define CCT_IO_HOST_UNUSED_WITHIN_BYTE(B, F) \
    ((((uint16_t)CCT_IO_BYTE_ADDRESS(B, F) & 1u) == 0u) ? \
        (CCT_IO_HOST_UNUSED(B, F) & 0x00FFu) : \
        ((uint16_t)CCT_IO_HOST_UNUSED(B, F) >> 8u))

/** Get the bit offset (within word) from where the given I/O begins in its host.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 */
#define IO_OFFSET(BLOCK, FIELD) CCT_IO_OFFSET2 (IO_ ## BLOCK ## __ ## FIELD)
#define CCT_IO_OFFSET(B, F) CCT_IO_OFFSET2 (B ## __ ## F)
#define CCT_IO_OFFSET2(F) CCT_IO_OFFSET3 (F)
#define CCT_IO_OFFSET3(...) CCT_IO_OFFSET4 (__VA_ARGS__)
#define CCT_IO_OFFSET4(H, HB, A, AB, M, MB, O, OB, W, B, U, R) (O)

/** Get the bit offset (within byte) from where the given I/O begins in its host.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 */
#define IO_OFFSET_WITHIN_BYTE(BLOCK, FIELD)  CCT_IO_OFFSET_WITHIN_BYTE2 (IO_ ## BLOCK ## __ ## FIELD)
#define CCT_IO_OFFSET_WITHIN_BYTE(B, F) CCT_IO_OFFSET_WITHIN_BYTE2 (B ## __ ## F)
#define CCT_IO_OFFSET_WITHIN_BYTE2(F)   CCT_IO_OFFSET_WITHIN_BYTE3 (F)
#define CCT_IO_OFFSET_WITHIN_BYTE3(...) CCT_IO_OFFSET_WITHIN_BYTE4 (__VA_ARGS__)
#define CCT_IO_OFFSET_WITHIN_BYTE4(H, HB, A, AB, M, MB, O, OB, W, B, U, R) (OB)

/** Checks whether the given I/O is dummy one i.e. it is a MlxCCT private.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 */
#define IO_DUMMY(BLOCK, FIELD) CCT_IO_DUMMY2 (IO_ ## BLOCK ## __ ## FIELD)
#define CCT_IO_DUMMY(B, F) CCT_IO_DUMMY2 (B ## __ ## F)
#define CCT_IO_DUMMY2(F) CCT_IO_DUMMY3 (F)
#define CCT_IO_DUMMY3(...) CCT_IO_DUMMY4 (__VA_ARGS__)
#define CCT_IO_DUMMY4(H, HB, A, AB, M, MB, O, OB, W, B, U, R) ((B) == 0u)

/** Checks whether the given I/Os can be bit accessed (setb, clrb, ...).
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 * @param ... Sequence of FIELDx to include in the query
 */
#define IO_BIT_ACCESSIBLE(BLOCK, FIELD, ...) \
	CCT_IO_BIT_ACCESSIBLE2 (IO_ ## BLOCK, FIELD, __VA_ARGS__, \
	DUMMY2,  DUMMY3,  DUMMY4,  DUMMY5,  DUMMY6,  DUMMY7,  DUMMY8,  DUMMY9, \
	DUMMY10, DUMMY11, DUMMY12, DUMMY13, DUMMY14, DUMMY15, DUMMY16)
#define CCT_IO_BIT_ACCESSIBLE(B, F, ...) \
	CCT_IO_BIT_ACCESSIBLE2 (B, F, __VA_ARGS__, \
	DUMMY2,  DUMMY3,  DUMMY4,  DUMMY5,  DUMMY6,  DUMMY7,  DUMMY8,  DUMMY9, \
	DUMMY10, DUMMY11, DUMMY12, DUMMY13, DUMMY14, DUMMY15, DUMMY16)
#define CCT_IO_BIT_ACCESSIBLE2(B, F1, F2, F3, F4, F5, F6, F7, F8,  \
					F9, F10, F11, F12, F13, F14, F15, F16, ...) \
	(  CCT_IO_BIT_ACCESSIBLE3 (B##__##F1 ) && CCT_IO_BIT_ACCESSIBLE3 (B##__##F2 )\
	&& CCT_IO_BIT_ACCESSIBLE3 (B##__##F3 ) && CCT_IO_BIT_ACCESSIBLE3 (B##__##F4 )\
	&& CCT_IO_BIT_ACCESSIBLE3 (B##__##F5 ) && CCT_IO_BIT_ACCESSIBLE3 (B##__##F6 )\
	&& CCT_IO_BIT_ACCESSIBLE3 (B##__##F7 ) && CCT_IO_BIT_ACCESSIBLE3 (B##__##F8 )\
	&& CCT_IO_BIT_ACCESSIBLE3 (B##__##F9 ) && CCT_IO_BIT_ACCESSIBLE3 (B##__##F10)\
	&& CCT_IO_BIT_ACCESSIBLE3 (B##__##F11) && CCT_IO_BIT_ACCESSIBLE3 (B##__##F12)\
	&& CCT_IO_BIT_ACCESSIBLE3 (B##__##F13) && CCT_IO_BIT_ACCESSIBLE3 (B##__##F14)\
	&& CCT_IO_BIT_ACCESSIBLE3 (B##__##F15) && CCT_IO_BIT_ACCESSIBLE3 (B##__##F16))
#define CCT_IO_BIT_ACCESSIBLE3(...) CCT_IO_BIT_ACCESSIBLE4 (__VA_ARGS__)
#define CCT_IO_BIT_ACCESSIBLE4(H, HB, A, AB, M, MB, O, OB, W, B, U, R) (( ((B) & 1u) != 0u) || ((B) == 0u))

/** Checks if byte access can be used for given I/Os fields.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 * @param ... Sequence of FIELDx to include in the query
 */
#define IO_BYTE_ACCESSIBLE(BLOCK, FIELD, ...)  CCT_IO_BYTE_ACCESSIBLE(IO_ ## BLOCK, FIELD, __VA_ARGS__)
#define CCT_IO_BYTE_ACCESSIBLE(B, F, ...) \
	CCT_IO_BYTE_ACCESSIBLE2 (B, F, __VA_ARGS__, \
	DUMMY2,  DUMMY3,  DUMMY4,  DUMMY5,  DUMMY6,  DUMMY7,  DUMMY8,  DUMMY9, \
	DUMMY10, DUMMY11, DUMMY12, DUMMY13, DUMMY14, DUMMY15, DUMMY16)
#define CCT_IO_BYTE_ACCESSIBLE2(B, F1, F2, F3, F4, F5, F6, F7, F8,  \
					F9, F10, F11, F12, F13, F14, F15, F16, ...) \
	(  CCT_IO_BYTE_ACCESSIBLE3 (B##__##F1 ) && CCT_IO_BYTE_ACCESSIBLE3 (B##__##F2 )\
	&& CCT_IO_BYTE_ACCESSIBLE3 (B##__##F3 ) && CCT_IO_BYTE_ACCESSIBLE3 (B##__##F4 )\
	&& CCT_IO_BYTE_ACCESSIBLE3 (B##__##F5 ) && CCT_IO_BYTE_ACCESSIBLE3 (B##__##F6 )\
	&& CCT_IO_BYTE_ACCESSIBLE3 (B##__##F7 ) && CCT_IO_BYTE_ACCESSIBLE3 (B##__##F8 )\
	&& CCT_IO_BYTE_ACCESSIBLE3 (B##__##F9 ) && CCT_IO_BYTE_ACCESSIBLE3 (B##__##F10)\
	&& CCT_IO_BYTE_ACCESSIBLE3 (B##__##F11) && CCT_IO_BYTE_ACCESSIBLE3 (B##__##F12)\
	&& CCT_IO_BYTE_ACCESSIBLE3 (B##__##F13) && CCT_IO_BYTE_ACCESSIBLE3 (B##__##F14)\
	&& CCT_IO_BYTE_ACCESSIBLE3 (B##__##F15) && CCT_IO_BYTE_ACCESSIBLE3 (B##__##F16))
#define CCT_IO_BYTE_ACCESSIBLE3(...) CCT_IO_BYTE_ACCESSIBLE4 (__VA_ARGS__)
#define CCT_IO_BYTE_ACCESSIBLE4(H, HB, A, AB, M, MB, O, OB, W, B, U, R) (( ((B) & 4u) != 0u) || ((B) == 0u))

/** Get a compound mask for all the given I/Os.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 * @param ... Sequence of FIELDx to include in the query
 */
#define IO_MASK(BLOCK, FIELD, ...) \
	CCT_IO_MASK2 (IO_ ## BLOCK, FIELD, __VA_ARGS__, \
	DUMMY2,  DUMMY3,  DUMMY4,  DUMMY5,  DUMMY6,  DUMMY7,  DUMMY8,  DUMMY9, \
	DUMMY10, DUMMY11, DUMMY12, DUMMY13, DUMMY14, DUMMY15, DUMMY16)
#define CCT_IO_MASK(B, F, ...) \
	CCT_IO_MASK2 (B, F, __VA_ARGS__, \
	DUMMY2,  DUMMY3,  DUMMY4,  DUMMY5,  DUMMY6,  DUMMY7,  DUMMY8,  DUMMY9, \
	DUMMY10, DUMMY11, DUMMY12, DUMMY13, DUMMY14, DUMMY15, DUMMY16)
#define CCT_IO_MASK2(B, F1, F2, F3, F4, F5, F6, F7, F8, \
					F9, F10, F11, F12, F13, F14, F15, F16, ...) \
	( CCT_IO_MASK3 (B ## __ ## F1 ) | CCT_IO_MASK3 (B ## __ ## F2 ) \
	| CCT_IO_MASK3 (B ## __ ## F3 ) | CCT_IO_MASK3 (B ## __ ## F4 ) \
	| CCT_IO_MASK3 (B ## __ ## F5 ) | CCT_IO_MASK3 (B ## __ ## F6 ) \
	| CCT_IO_MASK3 (B ## __ ## F7 ) | CCT_IO_MASK3 (B ## __ ## F8 ) \
	| CCT_IO_MASK3 (B ## __ ## F9 ) | CCT_IO_MASK3 (B ## __ ## F10) \
	| CCT_IO_MASK3 (B ## __ ## F11) | CCT_IO_MASK3 (B ## __ ## F12) \
	| CCT_IO_MASK3 (B ## __ ## F13) | CCT_IO_MASK3 (B ## __ ## F14) \
	| CCT_IO_MASK3 (B ## __ ## F15) | CCT_IO_MASK3 (B ## __ ## F16))
#define CCT_IO_MASK3(...) CCT_IO_MASK4 (__VA_ARGS__)
#define CCT_IO_MASK4(H, HB, A, AB, M, MB, O, OB, W, B, U, R) (M)

/** Get a compound mask for all the given I/Os.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 * @param ... Sequence of FIELDx to include in the query
 */
#define IO_MASK_WITHIN_BYTE(BLOCK, FIELD, ...) \
	CCT_IO_MASK_WITHIN_BYTE2 (IO_ ## BLOCK, FIELD, __VA_ARGS__, \
	DUMMY2,  DUMMY3,  DUMMY4,  DUMMY5,  DUMMY6,  DUMMY7,  DUMMY8)
#define CCT_IO_MASK_WITHIN_BYTE(B, F, ...) \
	CCT_IO_MASK_WITHIN_BYTE2 (B, F, __VA_ARGS__, \
	DUMMY2,  DUMMY3,  DUMMY4,  DUMMY5,  DUMMY6,  DUMMY7,  DUMMY8)
#define CCT_IO_MASK_WITHIN_BYTE2(B, F1, F2, F3, F4, F5, F6, F7, F8, ...) \
	( CCT_IO_MASK_WITHIN_BYTE3 (B ## __ ## F1 ) | CCT_IO_MASK_WITHIN_BYTE3 (B ## __ ## F2 ) \
	| CCT_IO_MASK_WITHIN_BYTE3 (B ## __ ## F3 ) | CCT_IO_MASK_WITHIN_BYTE3 (B ## __ ## F4 ) \
	| CCT_IO_MASK_WITHIN_BYTE3 (B ## __ ## F5 ) | CCT_IO_MASK_WITHIN_BYTE3 (B ## __ ## F6 ) \
	| CCT_IO_MASK_WITHIN_BYTE3 (B ## __ ## F7 ) | CCT_IO_MASK_WITHIN_BYTE3 (B ## __ ## F8 ))
#define CCT_IO_MASK_WITHIN_BYTE3(...) CCT_IO_MASK_WITHIN_BYTE4 (__VA_ARGS__)
#define CCT_IO_MASK_WITHIN_BYTE4(H, HB, A, AB, M, MB, O, OB, W, B, U, R) (MB)

/** Returns true if byte access is possible for the requested fields
 *
 * \li all requested fields (Fn) are located in the byte
 * \li hardware supports byte access for requested fields
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 * @param ... Sequence of FIELDx to include in the query
 */

#define IO_SAME_BYTE(BLOCK, FIELD, ...)  CCT_IO_SAME_BYTE(IO_ ## BLOCK, FIELD, __VA_ARGS__)
#define CCT_IO_SAME_BYTE(B, F, ...) \
    CCT_IO_SAME_BYTE2 (B, F, __VA_ARGS__, \
    DUMMY2,  DUMMY3,  DUMMY4,  DUMMY5,  DUMMY6,  DUMMY7,  DUMMY8,  DUMMY9, \
    DUMMY10, DUMMY11, DUMMY12, DUMMY13, DUMMY14, DUMMY15, DUMMY16)
#define CCT_IO_SAME_BYTE2(B, F1, F2, F3, F4, F5, F6, F7, F8, \
                            F9, F10, F11, F12, F13, F14, F15, F16, ...) \
    CCT_IO_BYTE_ACCESSIBLE (B, F1, F2, F3, F4, F5, F6, F7, F8, \
                               F9, F10, F11, F12, F13, F14, F15, F16) \
    && (CCT_IO_DUMMY (B, F2 ) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F2 ))) \
    && (CCT_IO_DUMMY (B, F3 ) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F3 ))) \
    && (CCT_IO_DUMMY (B, F4 ) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F4 ))) \
    && (CCT_IO_DUMMY (B, F5 ) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F5 ))) \
    && (CCT_IO_DUMMY (B, F6 ) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F6 ))) \
    && (CCT_IO_DUMMY (B, F7 ) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F7 ))) \
    && (CCT_IO_DUMMY (B, F8 ) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F8 ))) \
    && (CCT_IO_DUMMY (B, F9 ) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F9 ))) \
    && (CCT_IO_DUMMY (B, F10) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F10))) \
    && (CCT_IO_DUMMY (B, F11) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F11))) \
    && (CCT_IO_DUMMY (B, F12) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F12))) \
    && (CCT_IO_DUMMY (B, F13) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F13))) \
    && (CCT_IO_DUMMY (B, F14) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F14))) \
    && (CCT_IO_DUMMY (B, F15) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F15))) \
    && (CCT_IO_DUMMY (B, F16) || ((uint16_t)CCT_IO_BYTE_ADDRESS (B, F1)==(uint16_t)CCT_IO_BYTE_ADDRESS (B, F16)))

/** Type of somewhat expressive, compile-time check.
 *
 * @param MSG Error message
 * @param EXPR Expression to assert
 */
#define IO_STATIC_ASSERT(MSG, EXPR) { enum { MSG = 1/(!!(EXPR)) }; }

/** Compile time assert that the given I/Os can be written.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 * @param ... Sequence of FIELDx to include in the query
 */
#define IO_ASSERT_WRITABLES(BLOCK, FIELD, ...)  CCT_IO_ASSERT_WRITABLES(IO_ ## BLOCK, FIELD, __VA_ARGS__)
#define CCT_IO_ASSERT_WRITABLES(B, F, ...) \
	CCT_IO_WRITABLES2 (B, F, __VA_ARGS__, \
	DUMMY2,  DUMMY3,  DUMMY4,  DUMMY5,  DUMMY6,  DUMMY7,  DUMMY8,  DUMMY9, \
	DUMMY10, DUMMY11, DUMMY12, DUMMY13, DUMMY14, DUMMY15, DUMMY16)
#define CCT_IO_WRITABLES2(B, F1, F2, F3, F4, F5, F6, F7, F8, \
					F9, F10, F11, F12, F13, F14, F15, F16, ...) \
	CCT_IO_WRITABLES3 (F1 , B##__##F1 ) CCT_IO_WRITABLES3 (F2 , B##__##F2 ) \
	CCT_IO_WRITABLES3 (F3 , B##__##F3 ) CCT_IO_WRITABLES3 (F4 , B##__##F4 ) \
	CCT_IO_WRITABLES3 (F5 , B##__##F5 ) CCT_IO_WRITABLES3 (F6 , B##__##F6 ) \
	CCT_IO_WRITABLES3 (F7 , B##__##F7 ) CCT_IO_WRITABLES3 (F8 , B##__##F8 ) \
	CCT_IO_WRITABLES3 (F9 , B##__##F9 ) CCT_IO_WRITABLES3 (F10, B##__##F10) \
	CCT_IO_WRITABLES3 (F11, B##__##F11) CCT_IO_WRITABLES3 (F12, B##__##F12) \
	CCT_IO_WRITABLES3 (F13, B##__##F13) CCT_IO_WRITABLES3 (F14, B##__##F14) \
	CCT_IO_WRITABLES3 (F15, B##__##F15) CCT_IO_WRITABLES3 (F16, B##__##F16)
#define CCT_IO_WRITABLES3(...) CCT_IO_WRITABLES4 (__VA_ARGS__)
#if !defined(UNITTEST)
#define CCT_IO_WRITABLES4(F, H, HB, A, AB, M, MB, O, OB, W, B, U, R) \
	IO_STATIC_ASSERT (F ## _IS_WRITABLE, W)
#else
#define CCT_IO_WRITABLES4(F, H, HB, A, AB, M, MB, O, OB, W, B, U, R)
#endif

/** Compile time assert that the given I/Os share the same host.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 * @param ... Sequence of FIELDx to include in the query
 */
#define IO_ASSERT_SAME_HOST(BLOCK, FIELD, ...)  CCT_IO_ASSERT_SAME_HOST(IO_ ## BLOCK, FIELD, __VA_ARGS__)
#define CCT_IO_ASSERT_SAME_HOST(B, F, ...) \
	CCT_IO_SAME_HOST2 (B, F, __VA_ARGS__, \
	DUMMY2,  DUMMY3,  DUMMY4,  DUMMY5,  DUMMY6,  DUMMY7,  DUMMY8,  DUMMY9, \
	DUMMY10, DUMMY11, DUMMY12, DUMMY13, DUMMY14, DUMMY15, DUMMY16)
#define CCT_IO_SAME_HOST2(B, F1, F2, F3, F4, F5, F6, F7, F8, \
					F9, F10, F11, F12, F13, F14, F15, F16, ...) \
	IO_STATIC_ASSERT (FIELDS_SHARE_SAME_ADDRESS, \
	   (CCT_IO_DUMMY (B, F2 ) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F2 ))) \
	&& (CCT_IO_DUMMY (B, F3 ) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F3 ))) \
	&& (CCT_IO_DUMMY (B, F4 ) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F4 ))) \
	&& (CCT_IO_DUMMY (B, F5 ) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F5 ))) \
	&& (CCT_IO_DUMMY (B, F6 ) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F6 ))) \
	&& (CCT_IO_DUMMY (B, F7 ) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F7 ))) \
	&& (CCT_IO_DUMMY (B, F8 ) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F8 ))) \
	&& (CCT_IO_DUMMY (B, F9 ) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F9 ))) \
	&& (CCT_IO_DUMMY (B, F10) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F10))) \
	&& (CCT_IO_DUMMY (B, F11) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F11))) \
	&& (CCT_IO_DUMMY (B, F12) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F12))) \
	&& (CCT_IO_DUMMY (B, F13) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F13))) \
	&& (CCT_IO_DUMMY (B, F14) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F14))) \
	&& (CCT_IO_DUMMY (B, F15) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F15))) \
	&& (CCT_IO_DUMMY (B, F16) || (CCT_IO_ADDRESS (B, F1)==CCT_IO_ADDRESS (B, F16))))

/** Assert whether these arguments fits in the IO_ macros.
 *
 * @param BLOCK Block to retrieve the information for
 * @param FIELD Field to retrieve the information for
 * @param ... Sequence of FIELDx to include in the query
 */
#define IO_ASSERT_ARGS_FIT(BLOCK, FIELD, ...)  CCT_IO_ASSERT_ARGS_FIT(IO_ ## BLOCK, FIELD, __VA_ARGS__)
#define CCT_IO_ASSERT_ARGS_FIT(B, F, ...) \
	CCT_IO_ASSERT_ARGS_FIT2 (B, F, __VA_ARGS__, \
	DUMMY2,  DUMMY3,  DUMMY4,  DUMMY5,  DUMMY6,  DUMMY7,  DUMMY8,  DUMMY9, \
	DUMMY10, DUMMY11, DUMMY12, DUMMY13, DUMMY14, DUMMY15, DUMMY16, DUMMY17)
#define CCT_IO_ASSERT_ARGS_FIT2(B, F1, F2, F3, F4, F5, F6, F7, F8, \
					F9, F10, F11, F12, F13, F14, F15, F16, F17, ...) \
	CCT_IO_ASSERT_ARGS_FIT3 (B ## __ ## F17)
#define CCT_IO_ASSERT_ARGS_FIT3(...) CCT_IO_ASSERT_ARGS_FIT4 (__VA_ARGS__)
#define CCT_IO_ASSERT_ARGS_FIT4(H, HB, A, AB, M, MB, O, OB, W, B, U, R) \
	IO_STATIC_ASSERT (ARGUMENTS_FIT_IN_MACRO, (B) == 0u)

/*****************************************************************************/
/* 3. I/O declarations. */

/*****************************************************************************/
/* 3.1 Hosting variables. */

#if !defined(IO_CONST)
#   if defined(UNITTEST)
#       define IO_CONST
#   else
#       define IO_CONST const
#   endif
#endif

/* Word variables (16-bit) */
extern volatile uint16_t io0x2 __attribute__((io, addr(0x2)));
extern volatile uint16_t io0x6 __attribute__((io, addr(0x6)));
extern volatile uint16_t io0x8 __attribute__((io, addr(0x8)));
extern volatile uint16_t io0xa __attribute__((io, addr(0xa)));
extern volatile uint16_t io0xc __attribute__((io, addr(0xc)));
extern volatile uint16_t error_IO_AWD__ACK_has_no_word_access; /* to catch attempts of word access when not supported */
extern volatile uint16_t error_IO_AWD__WIN_OPEN_has_no_word_access; /* to catch attempts of word access when not supported */
extern volatile uint16_t io0x10 __attribute__((io, addr(0x10)));
extern volatile uint16_t io0x12 __attribute__((io, addr(0x12)));
extern volatile uint16_t io0x14 __attribute__((io, addr(0x14)));
extern volatile uint16_t io0x16 __attribute__((io, addr(0x16)));
extern volatile uint16_t io0x18 __attribute__((io, addr(0x18)));
extern volatile uint16_t io0x1a __attribute__((io, addr(0x1a)));
extern volatile uint16_t io0x1c __attribute__((io, addr(0x1c)));
extern volatile uint16_t io0x1e __attribute__((io, addr(0x1e)));
extern volatile uint16_t io0x20 __attribute__((io, addr(0x20)));
extern volatile uint16_t io0x22 __attribute__((io, addr(0x22)));
extern volatile uint16_t io0x24 __attribute__((io, addr(0x24)));
extern volatile uint16_t io0x26 __attribute__((io, addr(0x26)));
extern volatile uint16_t io0x2a __attribute__((io, addr(0x2a)));
extern volatile uint16_t io0x2c __attribute__((io, addr(0x2c)));
extern volatile uint16_t io0x2e __attribute__((io, addr(0x2e)));
extern IO_CONST volatile uint16_t io0x30 __attribute__((io, addr(0x30)));
extern volatile uint16_t io0x32 __attribute__((io, addr(0x32)));
extern volatile uint16_t io0x34 __attribute__((io, addr(0x34)));
extern volatile uint16_t io0x36 __attribute__((io, addr(0x36)));
extern volatile uint16_t io0x38 __attribute__((io, addr(0x38)));
extern volatile uint16_t io0x3a __attribute__((io, addr(0x3a)));
extern volatile uint16_t io0x3c __attribute__((io, addr(0x3c)));
extern volatile uint16_t io0x3e __attribute__((io, addr(0x3e)));
extern volatile uint16_t io0x40 __attribute__((nodp, addr(0x40)));
extern volatile uint16_t io0x42 __attribute__((nodp, addr(0x42)));
extern volatile uint16_t io0x44 __attribute__((nodp, addr(0x44)));
extern volatile uint16_t io0x46 __attribute__((nodp, addr(0x46)));
extern volatile uint16_t io0x48 __attribute__((nodp, addr(0x48)));
extern volatile uint16_t io0x4a __attribute__((nodp, addr(0x4a)));
extern volatile uint16_t io0x4c __attribute__((nodp, addr(0x4c)));
extern volatile uint16_t io0x4e __attribute__((nodp, addr(0x4e)));
extern volatile uint16_t io0x50 __attribute__((nodp, addr(0x50)));
extern volatile uint16_t io0x52 __attribute__((nodp, addr(0x52)));
extern volatile uint16_t io0x54 __attribute__((nodp, addr(0x54)));
extern volatile uint16_t io0x56 __attribute__((nodp, addr(0x56)));
extern volatile uint16_t io0x58 __attribute__((nodp, addr(0x58)));
extern volatile uint16_t io0x6a __attribute__((nodp, addr(0x6a)));
extern volatile uint16_t io0x6c __attribute__((nodp, addr(0x6c)));
extern volatile uint16_t io0x6e __attribute__((nodp, addr(0x6e)));
extern volatile uint16_t io0x70 __attribute__((nodp, addr(0x70)));
extern volatile uint16_t io0x72 __attribute__((nodp, addr(0x72)));
extern volatile uint16_t io0x74 __attribute__((nodp, addr(0x74)));
extern volatile uint16_t io0x88 __attribute__((nodp, addr(0x88)));
extern volatile uint16_t io0x8a __attribute__((nodp, addr(0x8a)));
extern volatile uint16_t io0x8c __attribute__((nodp, addr(0x8c)));
extern volatile uint16_t io0x8e __attribute__((nodp, addr(0x8e)));
extern volatile uint16_t io0x90 __attribute__((nodp, addr(0x90)));
extern volatile uint16_t io0x92 __attribute__((nodp, addr(0x92)));
extern IO_CONST volatile uint16_t io0xbe __attribute__((nodp, addr(0xbe)));
extern volatile uint16_t io0xc0 __attribute__((nodp, addr(0xc0)));
extern IO_CONST volatile uint16_t io0x100 __attribute__((nodp, addr(0x100)));
extern IO_CONST volatile uint16_t io0x102 __attribute__((nodp, addr(0x102)));
extern volatile uint16_t io0x104 __attribute__((nodp, addr(0x104)));
extern IO_CONST volatile uint16_t io0x106 __attribute__((nodp, addr(0x106)));
extern IO_CONST volatile uint16_t io0x108 __attribute__((nodp, addr(0x108)));
extern IO_CONST volatile uint16_t io0x10a __attribute__((nodp, addr(0x10a)));
extern IO_CONST volatile uint16_t io0x10c __attribute__((nodp, addr(0x10c)));
extern volatile uint16_t io0x10e __attribute__((nodp, addr(0x10e)));
extern volatile uint16_t io0x110 __attribute__((nodp, addr(0x110)));
extern volatile uint16_t io0x112 __attribute__((nodp, addr(0x112)));
extern volatile uint16_t io0x114 __attribute__((nodp, addr(0x114)));
extern volatile uint16_t io0x116 __attribute__((nodp, addr(0x116)));
extern volatile uint16_t io0x118 __attribute__((nodp, addr(0x118)));
extern volatile uint16_t io0x11a __attribute__((nodp, addr(0x11a)));
extern IO_CONST volatile uint16_t io0x11c __attribute__((nodp, addr(0x11c)));
extern volatile uint16_t io0x11e __attribute__((nodp, addr(0x11e)));
extern volatile uint16_t io0x120 __attribute__((nodp, addr(0x120)));
extern volatile uint16_t io0x122 __attribute__((nodp, addr(0x122)));
extern IO_CONST volatile uint16_t io0x124 __attribute__((nodp, addr(0x124)));
extern volatile uint16_t io0x126 __attribute__((nodp, addr(0x126)));
extern volatile uint16_t io0x128 __attribute__((nodp, addr(0x128)));
extern volatile uint16_t io0x12a __attribute__((nodp, addr(0x12a)));
extern volatile uint16_t io0x12c __attribute__((nodp, addr(0x12c)));
extern volatile uint16_t io0x12e __attribute__((nodp, addr(0x12e)));
extern volatile uint16_t io0x130 __attribute__((nodp, addr(0x130)));
extern volatile uint16_t io0x132 __attribute__((nodp, addr(0x132)));
extern volatile uint16_t io0x134 __attribute__((nodp, addr(0x134)));
extern volatile uint16_t io0x136 __attribute__((nodp, addr(0x136)));
extern volatile uint16_t io0x138 __attribute__((nodp, addr(0x138)));
extern volatile uint16_t io0x13a __attribute__((nodp, addr(0x13a)));
extern volatile uint16_t io0x13c __attribute__((nodp, addr(0x13c)));
extern volatile uint16_t io0x13e __attribute__((nodp, addr(0x13e)));
extern volatile uint16_t io0x140 __attribute__((nodp, addr(0x140)));
extern volatile uint16_t io0x142 __attribute__((nodp, addr(0x142)));
extern IO_CONST volatile uint16_t io0x144 __attribute__((nodp, addr(0x144)));
extern volatile uint16_t io0x146 __attribute__((nodp, addr(0x146)));
extern volatile uint16_t io0x148 __attribute__((nodp, addr(0x148)));
extern volatile uint16_t io0x14a __attribute__((nodp, addr(0x14a)));
extern volatile uint16_t io0x14c __attribute__((nodp, addr(0x14c)));
extern IO_CONST volatile uint16_t io0x14e __attribute__((nodp, addr(0x14e)));
extern volatile uint16_t io0x150 __attribute__((nodp, addr(0x150)));
extern volatile uint16_t io0x152 __attribute__((nodp, addr(0x152)));
extern volatile uint16_t io0x154 __attribute__((nodp, addr(0x154)));
extern volatile uint16_t io0x156 __attribute__((nodp, addr(0x156)));
extern IO_CONST volatile uint16_t io0x158 __attribute__((nodp, addr(0x158)));
extern volatile uint16_t io0x15a __attribute__((nodp, addr(0x15a)));
extern volatile uint16_t io0x15c __attribute__((nodp, addr(0x15c)));
extern volatile uint16_t io0x15e __attribute__((nodp, addr(0x15e)));
extern volatile uint16_t io0x160 __attribute__((nodp, addr(0x160)));
extern volatile uint16_t io0x162 __attribute__((nodp, addr(0x162)));
extern volatile uint16_t io0x164 __attribute__((nodp, addr(0x164)));
extern volatile uint16_t io0x166 __attribute__((nodp, addr(0x166)));
extern volatile uint16_t io0x168 __attribute__((nodp, addr(0x168)));
extern volatile uint16_t io0x16a __attribute__((nodp, addr(0x16a)));
extern volatile uint16_t io0x16c __attribute__((nodp, addr(0x16c)));
extern volatile uint16_t io0x16e __attribute__((nodp, addr(0x16e)));
extern volatile uint16_t io0x170 __attribute__((nodp, addr(0x170)));
extern volatile uint16_t io0x172 __attribute__((nodp, addr(0x172)));
extern volatile uint16_t io0x174 __attribute__((nodp, addr(0x174)));
extern volatile uint16_t io0x176 __attribute__((nodp, addr(0x176)));
extern volatile uint16_t io0x178 __attribute__((nodp, addr(0x178)));
extern volatile uint16_t io0x17a __attribute__((nodp, addr(0x17a)));
extern volatile uint16_t io0x17c __attribute__((nodp, addr(0x17c)));
extern volatile uint16_t io0x17e __attribute__((nodp, addr(0x17e)));
extern volatile uint16_t io0x180 __attribute__((nodp, addr(0x180)));
extern volatile uint16_t io0x182 __attribute__((nodp, addr(0x182)));
extern volatile uint16_t io0x184 __attribute__((nodp, addr(0x184)));
extern volatile uint16_t io0x186 __attribute__((nodp, addr(0x186)));
extern volatile uint16_t io0x188 __attribute__((nodp, addr(0x188)));
extern volatile uint16_t io0x18a __attribute__((nodp, addr(0x18a)));
extern volatile uint16_t io0x18c __attribute__((nodp, addr(0x18c)));
extern volatile uint16_t io0x18e __attribute__((nodp, addr(0x18e)));
extern volatile uint16_t io0x190 __attribute__((nodp, addr(0x190)));
extern volatile uint16_t io0x192 __attribute__((nodp, addr(0x192)));
extern volatile uint16_t io0x19c __attribute__((nodp, addr(0x19c)));
extern volatile uint16_t io0x19e __attribute__((nodp, addr(0x19e)));
extern volatile uint16_t io0x1a0 __attribute__((nodp, addr(0x1a0)));
extern volatile uint16_t io0x1a2 __attribute__((nodp, addr(0x1a2)));
extern volatile uint16_t io0x1a4 __attribute__((nodp, addr(0x1a4)));
extern volatile uint16_t io0x1a6 __attribute__((nodp, addr(0x1a6)));
extern volatile uint16_t io0x1a8 __attribute__((nodp, addr(0x1a8)));
extern volatile uint16_t io0x1aa __attribute__((nodp, addr(0x1aa)));
extern volatile uint16_t io0x1ac __attribute__((nodp, addr(0x1ac)));
extern volatile uint16_t io0x1ae __attribute__((nodp, addr(0x1ae)));
extern volatile uint16_t io0x1b0 __attribute__((nodp, addr(0x1b0)));
extern volatile uint16_t io0x1b2 __attribute__((nodp, addr(0x1b2)));
extern volatile uint16_t io0x1b4 __attribute__((nodp, addr(0x1b4)));
extern volatile uint16_t io0x1b6 __attribute__((nodp, addr(0x1b6)));
extern volatile uint16_t io0x1b8 __attribute__((nodp, addr(0x1b8)));
extern volatile uint16_t io0x1ba __attribute__((nodp, addr(0x1ba)));
extern volatile uint16_t error_IO_COLIN__SPEED_has_no_word_access; /* to catch attempts of word access when not supported */
extern volatile uint16_t error_IO_COLIN__RUN_has_no_word_access; /* to catch attempts of word access when not supported */
extern volatile uint16_t error_IO_COLIN__SIGNAL_has_no_word_access; /* to catch attempts of word access when not supported */
extern volatile uint16_t error_IO_COLIN__ERROR_has_no_word_access; /* to catch attempts of word access when not supported */
extern volatile uint16_t error_IO_COLIN__HANDSHAKE_has_no_word_access; /* to catch attempts of word access when not supported */
extern volatile uint16_t error_IO_COLIN__EVENT_has_no_word_access; /* to catch attempts of word access when not supported */
extern volatile uint16_t error_IO_COLIN__COMMAND_has_no_word_access; /* to catch attempts of word access when not supported */
extern volatile uint16_t error_IO_COLIN__SLAVE_IT_has_no_word_access; /* to catch attempts of word access when not supported */
extern volatile uint16_t io0x1c0 __attribute__((nodp, addr(0x1c0)));
extern volatile uint16_t io0x1c2 __attribute__((nodp, addr(0x1c2)));
extern volatile uint16_t io0x1c4 __attribute__((nodp, addr(0x1c4)));
extern volatile uint16_t io0x1c6 __attribute__((nodp, addr(0x1c6)));
extern volatile uint16_t io0x1c8 __attribute__((nodp, addr(0x1c8)));
extern volatile uint16_t io0x1ca __attribute__((nodp, addr(0x1ca)));
extern volatile uint16_t io0x1cc __attribute__((nodp, addr(0x1cc)));
extern volatile uint16_t io0x1ce __attribute__((nodp, addr(0x1ce)));
extern volatile uint16_t io0x1d0 __attribute__((nodp, addr(0x1d0)));
extern volatile uint16_t io0x1d2 __attribute__((nodp, addr(0x1d2)));
extern volatile uint16_t io0x1d4 __attribute__((nodp, addr(0x1d4)));
extern volatile uint16_t io0x1d6 __attribute__((nodp, addr(0x1d6)));
extern volatile uint16_t io0x1d8 __attribute__((nodp, addr(0x1d8)));
extern volatile uint16_t io0x1da __attribute__((nodp, addr(0x1da)));
extern volatile uint16_t io0x1dc __attribute__((nodp, addr(0x1dc)));
extern IO_CONST volatile uint16_t io0x1de __attribute__((nodp, addr(0x1de)));
extern IO_CONST volatile uint16_t io0x1e0 __attribute__((nodp, addr(0x1e0)));
extern IO_CONST volatile uint16_t io0x1e2 __attribute__((nodp, addr(0x1e2)));
extern volatile uint16_t io0x1e4 __attribute__((nodp, addr(0x1e4)));
extern volatile uint16_t io0x1e6 __attribute__((nodp, addr(0x1e6)));
extern volatile uint16_t io0x1e8 __attribute__((nodp, addr(0x1e8)));
extern volatile uint16_t io0x1ea __attribute__((nodp, addr(0x1ea)));
extern volatile uint16_t io0x1ec __attribute__((nodp, addr(0x1ec)));
extern volatile uint16_t io0x1ee __attribute__((nodp, addr(0x1ee)));
extern volatile uint16_t io0x1f0 __attribute__((nodp, addr(0x1f0)));
extern volatile uint16_t io0x1f2 __attribute__((nodp, addr(0x1f2)));
extern volatile uint16_t io0x1f4 __attribute__((nodp, addr(0x1f4)));
extern volatile uint16_t io0x1f6 __attribute__((nodp, addr(0x1f6)));
extern volatile uint16_t io0x1f8 __attribute__((nodp, addr(0x1f8)));
extern volatile uint16_t io0x1fa __attribute__((nodp, addr(0x1fa)));
extern volatile uint16_t io0x1fc __attribute__((nodp, addr(0x1fc)));
extern IO_CONST volatile uint16_t io0x1fe __attribute__((nodp, addr(0x1fe)));
extern volatile uint16_t io0x200 __attribute__((nodp, addr(0x200)));
extern volatile uint16_t io0x202 __attribute__((nodp, addr(0x202)));
extern volatile uint16_t io0x204 __attribute__((nodp, addr(0x204)));
extern volatile uint16_t io0x206 __attribute__((nodp, addr(0x206)));
extern volatile uint16_t io0x208 __attribute__((nodp, addr(0x208)));
extern volatile uint16_t io0x20a __attribute__((nodp, addr(0x20a)));
extern volatile uint16_t io0x20c __attribute__((nodp, addr(0x20c)));
extern volatile uint16_t io0x20e __attribute__((nodp, addr(0x20e)));
extern volatile uint16_t io0x210 __attribute__((nodp, addr(0x210)));
extern volatile uint16_t io0x212 __attribute__((nodp, addr(0x212)));
extern volatile uint16_t io0x214 __attribute__((nodp, addr(0x214)));
extern volatile uint16_t io0x216 __attribute__((nodp, addr(0x216)));
extern volatile uint16_t io0x218 __attribute__((nodp, addr(0x218)));
extern volatile uint16_t io0x21a __attribute__((nodp, addr(0x21a)));
extern IO_CONST volatile uint16_t io0x21c __attribute__((nodp, addr(0x21c)));
extern IO_CONST volatile uint16_t io0x21e __attribute__((nodp, addr(0x21e)));
extern volatile uint16_t io0x220 __attribute__((nodp, addr(0x220)));
extern volatile uint16_t io0x222 __attribute__((nodp, addr(0x222)));
extern volatile uint16_t io0x224 __attribute__((nodp, addr(0x224)));
extern volatile uint16_t io0x226 __attribute__((nodp, addr(0x226)));
extern volatile uint16_t io0x228 __attribute__((nodp, addr(0x228)));
extern volatile uint16_t io0x22a __attribute__((nodp, addr(0x22a)));
extern volatile uint16_t io0x22c __attribute__((nodp, addr(0x22c)));
extern volatile uint16_t io0x22e __attribute__((nodp, addr(0x22e)));
extern IO_CONST volatile uint16_t io0x230 __attribute__((nodp, addr(0x230)));
extern volatile uint16_t io0x232 __attribute__((nodp, addr(0x232)));
extern IO_CONST volatile uint16_t io0x234 __attribute__((nodp, addr(0x234)));
extern volatile uint16_t io0x236 __attribute__((nodp, addr(0x236)));
extern volatile uint16_t io0x238 __attribute__((nodp, addr(0x238)));
extern volatile uint16_t io0x23a __attribute__((nodp, addr(0x23a)));
extern volatile uint16_t io0x23c __attribute__((nodp, addr(0x23c)));
extern volatile uint16_t io0x23e __attribute__((nodp, addr(0x23e)));
extern volatile uint16_t io0x240 __attribute__((nodp, addr(0x240)));
extern volatile uint16_t io0x242 __attribute__((nodp, addr(0x242)));
extern volatile uint16_t io0x244 __attribute__((nodp, addr(0x244)));
extern volatile uint16_t io0x246 __attribute__((nodp, addr(0x246)));
extern volatile uint16_t io0x248 __attribute__((nodp, addr(0x248)));
extern volatile uint16_t io0x24a __attribute__((nodp, addr(0x24a)));
extern volatile uint16_t io0x24c __attribute__((nodp, addr(0x24c)));
extern volatile uint16_t io0x24e __attribute__((nodp, addr(0x24e)));
extern volatile uint16_t io0x250 __attribute__((nodp, addr(0x250)));
extern IO_CONST volatile uint16_t io0x252 __attribute__((nodp, addr(0x252)));
extern volatile uint16_t io0x254 __attribute__((nodp, addr(0x254)));
extern volatile uint16_t io0x256 __attribute__((nodp, addr(0x256)));
extern IO_CONST volatile uint16_t io0x258 __attribute__((nodp, addr(0x258)));
extern IO_CONST volatile uint16_t io0x25a __attribute__((nodp, addr(0x25a)));
extern IO_CONST volatile uint16_t io0x25c __attribute__((nodp, addr(0x25c)));

/* Byte variables (8-bit) */

extern volatile uint8_t io_byte_0x2  __attribute__((io, addr(0x2)));
extern volatile uint8_t io_byte_0x3  __attribute__((io, addr(0x3)));
extern volatile uint8_t io_byte_0x6  __attribute__((io, addr(0x6)));
extern volatile uint8_t io_byte_0x7  __attribute__((io, addr(0x7)));
extern volatile uint8_t error_IO_FUNC_TEST__TEST_UNPROT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_MUPET__PTC_RECEIVE_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_MUPET__PTC_SEND_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0xc  __attribute__((io, addr(0xc)));
extern volatile uint8_t io_byte_0xd  __attribute__((io, addr(0xd)));
extern volatile uint8_t io_byte_0xe  __attribute__((io, bit_access, addr(0xe)));
extern volatile uint8_t io_byte_0xf  __attribute__((io, bit_access, addr(0xf)));
extern volatile uint8_t io_byte_0x10  __attribute__((io, addr(0x10)));
extern volatile uint8_t io_byte_0x12  __attribute__((io, addr(0x12)));
extern volatile uint8_t error_IO_ROM_BIST__ADD_START_L_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x16  __attribute__((io, addr(0x16)));
extern volatile uint8_t error_IO_ROM_BIST__ADD_STOP_L_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x1a  __attribute__((io, addr(0x1a)));
extern volatile uint8_t error_IO_ROM_BIST__SIG_EXPECTED_L_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x1e  __attribute__((io, addr(0x1e)));
extern volatile uint8_t io_byte_0x20  __attribute__((io, addr(0x20)));
extern volatile uint8_t io_byte_0x21  __attribute__((io, addr(0x21)));
extern volatile uint8_t error_IO_ROM_BIST__START_BIST_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_ROM_BIST__SIG_RECEIVED_L_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x26  __attribute__((io, addr(0x26)));
extern volatile uint8_t io_byte_0x2a  __attribute__((io, addr(0x2a)));
extern volatile uint8_t io_byte_0x2c  __attribute__((io, addr(0x2c)));
extern volatile uint8_t io_byte_0x2d  __attribute__((io, addr(0x2d)));
extern volatile uint8_t io_byte_0x2e  __attribute__((io, addr(0x2e)));
extern volatile uint8_t io_byte_0x2f  __attribute__((io, addr(0x2f)));
extern IO_CONST volatile uint8_t error_IO_STIMER__CURRENT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_STIMER__VALUE_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_STIMER__MODE_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x34  __attribute__((io, addr(0x34)));
extern volatile uint8_t io_byte_0x36  __attribute__((io, addr(0x36)));
extern volatile uint8_t error_IO_PORT_TEST_ADC__TEST_ADC_IN_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_MLX16__DBG_DATA0_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_MLX16__DBG_DATA1_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_MLX16__DBG_DATA2_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_MLX16__DBG_DATA3_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_MLX16__DBG_ADDRESS0_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x42  __attribute__((nodp, addr(0x42)));
extern volatile uint8_t error_IO_MLX16__DBG_CONTROL0_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x43  __attribute__((nodp, addr(0x43)));
extern volatile uint8_t error_IO_MLX16__DBG_ADDRESS1_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x46  __attribute__((nodp, addr(0x46)));
extern volatile uint8_t error_IO_MLX16__DBG_CONTROL1_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x47  __attribute__((nodp, addr(0x47)));
extern volatile uint8_t error_IO_MLX16__DBG_ADDRESS2_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x4a  __attribute__((nodp, addr(0x4a)));
extern volatile uint8_t error_IO_MLX16__DBG_CONTROL2_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x4b  __attribute__((nodp, addr(0x4b)));
extern volatile uint8_t error_IO_MLX16__DBG_ADDRESS3_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x4e  __attribute__((nodp, addr(0x4e)));
extern volatile uint8_t error_IO_MLX16__DBG_CONTROL3_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x4f  __attribute__((nodp, addr(0x4f)));
extern volatile uint8_t error_IO_MLX16__ITC_PEND0_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x50  __attribute__((nodp, addr(0x50)));
extern volatile uint8_t io_byte_0x51  __attribute__((nodp, addr(0x51)));
extern volatile uint8_t error_IO_MLX16__ITC_PEND1_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x52  __attribute__((nodp, addr(0x52)));
extern volatile uint8_t io_byte_0x53  __attribute__((nodp, addr(0x53)));
extern volatile uint8_t error_IO_MLX16__ITC_PEND2_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x54  __attribute__((nodp, addr(0x54)));
extern volatile uint8_t io_byte_0x55  __attribute__((nodp, addr(0x55)));
extern volatile uint8_t io_byte_0x56  __attribute__((nodp, addr(0x56)));
extern volatile uint8_t error_IO_MLX16__ITC_PEND3_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x57  __attribute__((nodp, addr(0x57)));
extern volatile uint8_t io_byte_0x58  __attribute__((nodp, addr(0x58)));
extern volatile uint8_t io_byte_0x6b  __attribute__((nodp, addr(0x6b)));
extern volatile uint8_t error_IO_MLX16__ITC_MASK0_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x6c  __attribute__((nodp, addr(0x6c)));
extern volatile uint8_t io_byte_0x6d  __attribute__((nodp, addr(0x6d)));
extern volatile uint8_t error_IO_MLX16__ITC_MASK1_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x6e  __attribute__((nodp, addr(0x6e)));
extern volatile uint8_t io_byte_0x6f  __attribute__((nodp, addr(0x6f)));
extern volatile uint8_t error_IO_MLX16__ITC_MASK2_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x70  __attribute__((nodp, addr(0x70)));
extern volatile uint8_t io_byte_0x71  __attribute__((nodp, addr(0x71)));
extern volatile uint8_t io_byte_0x72  __attribute__((nodp, addr(0x72)));
extern volatile uint8_t error_IO_MLX16__ITC_MASK3_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x73  __attribute__((nodp, addr(0x73)));
extern volatile uint8_t io_byte_0x74  __attribute__((nodp, addr(0x74)));
extern volatile uint8_t error_IO_MLX16__ITC_PRIO0_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x88  __attribute__((nodp, addr(0x88)));
extern volatile uint8_t io_byte_0x89  __attribute__((nodp, addr(0x89)));
extern volatile uint8_t error_IO_MLX16__ITC_PRIO1_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x8a  __attribute__((nodp, addr(0x8a)));
extern volatile uint8_t io_byte_0x8b  __attribute__((nodp, addr(0x8b)));
extern volatile uint8_t error_IO_MLX16__ITC_PRIO2_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x8c  __attribute__((nodp, addr(0x8c)));
extern volatile uint8_t io_byte_0x8d  __attribute__((nodp, addr(0x8d)));
extern volatile uint8_t io_byte_0x8e  __attribute__((nodp, addr(0x8e)));
extern volatile uint8_t error_IO_MLX16__ITC_PRIO3_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x8f  __attribute__((nodp, addr(0x8f)));
extern volatile uint8_t io_byte_0x90  __attribute__((nodp, addr(0x90)));
extern volatile uint8_t error_IO_MLX16__ITC_PRIO4_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x91  __attribute__((nodp, addr(0x91)));
extern volatile uint8_t error_IO_MLX16__ITC_PRIO5_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x92  __attribute__((nodp, addr(0x92)));
extern volatile uint8_t io_byte_0x93  __attribute__((nodp, addr(0x93)));
extern IO_CONST volatile uint8_t error_IO_MLX16__SHELL_VERSION_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_MLX16__CPU_FP0ADR_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_VERSION__VERSION_L_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_VERSION__VERSION_H_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_RAM_BIST__KEY_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_RAM_BIST__PHASE_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_RAM_BIST__TRANSPARENT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_RAM_BIST__REGULAR_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_RAM_BIST__RUNNING_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_RAM_BIST__VALID_CLOCK_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_RAM_BIST__REGULAR_BIST_ERROR_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_RAM_BIST__COMPLETED_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_RAM_BIST__LFSR_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_RAM_BIST__LSFR_GOT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_RAM_BIST__LFSR_EXPECTED_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_RAM_BIST__ADL_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_RAM_BIST__ADH_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_RAM_BIST__ADD_START_L_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x110  __attribute__((nodp, addr(0x110)));
extern volatile uint8_t error_IO_RAM_BIST__ADD_STOP_L_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x114  __attribute__((nodp, addr(0x114)));
extern volatile uint8_t io_byte_0x116  __attribute__((nodp, addr(0x116)));
extern volatile uint8_t io_byte_0x117  __attribute__((nodp, addr(0x117)));
extern volatile uint8_t error_IO_CTIMER0__TREGB_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_CTIMER0__TREGA_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_CTIMER0__TCNT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x11e  __attribute__((nodp, addr(0x11e)));
extern volatile uint8_t io_byte_0x11f  __attribute__((nodp, addr(0x11f)));
extern volatile uint8_t error_IO_CTIMER1__TREGB_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_CTIMER1__TREGA_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_CTIMER1__TCNT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x126  __attribute__((nodp, addr(0x126)));
extern volatile uint8_t io_byte_0x127  __attribute__((nodp, addr(0x127)));
extern volatile uint8_t error_IO_SPI__DR_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_SPI__SBASE_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_SPI__RBASE_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x12e  __attribute__((nodp, addr(0x12e)));
extern volatile uint8_t io_byte_0x130  __attribute__((nodp, addr(0x130)));
extern volatile uint8_t io_byte_0x132  __attribute__((nodp, addr(0x132)));
extern volatile uint8_t io_byte_0x133  __attribute__((nodp, addr(0x133)));
extern volatile uint8_t error_IO_PWM_MASTER1__CMP_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PWM_MASTER1__HT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PWM_MASTER1__LT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PWM_MASTER1__PER_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x13c  __attribute__((nodp, addr(0x13c)));
extern volatile uint8_t io_byte_0x13d  __attribute__((nodp, addr(0x13d)));
extern volatile uint8_t error_IO_PWM_SLAVE1__CMP_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PWM_SLAVE1__HT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PWM_SLAVE1__LT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PWM_SLAVE1__PER_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x146  __attribute__((nodp, addr(0x146)));
extern volatile uint8_t io_byte_0x147  __attribute__((nodp, addr(0x147)));
extern volatile uint8_t error_IO_PWM_SLAVE2__CMP_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PWM_SLAVE2__HT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PWM_SLAVE2__LT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PWM_SLAVE2__PER_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x150  __attribute__((nodp, addr(0x150)));
extern volatile uint8_t io_byte_0x151  __attribute__((nodp, addr(0x151)));
extern volatile uint8_t error_IO_PWM_SLAVE3__CMP_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PWM_SLAVE3__HT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PWM_SLAVE3__LT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PWM_SLAVE3__PER_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x15a  __attribute__((nodp, addr(0x15a)));
extern volatile uint8_t io_byte_0x15b  __attribute__((nodp, addr(0x15b)));
extern volatile uint8_t error_IO_PWM_MASTER2__CMP_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PWM_MASTER2__HT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PWM_MASTER2__LT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PWM_MASTER2__PER_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x164  __attribute__((nodp, addr(0x164)));
extern volatile uint8_t io_byte_0x165  __attribute__((nodp, addr(0x165)));
extern volatile uint8_t io_byte_0x166  __attribute__((nodp, addr(0x166)));
extern volatile uint8_t io_byte_0x167  __attribute__((nodp, addr(0x167)));
extern volatile uint8_t error_IO_ADC_SAR__SBASE_0_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x16a  __attribute__((nodp, addr(0x16a)));
extern volatile uint8_t io_byte_0x16b  __attribute__((nodp, addr(0x16b)));
extern volatile uint8_t io_byte_0x16c  __attribute__((nodp, addr(0x16c)));
extern volatile uint8_t io_byte_0x16e  __attribute__((nodp, addr(0x16e)));
extern volatile uint8_t error_IO_ADC_SAR__ADC_DATA_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x171  __attribute__((nodp, addr(0x171)));
extern volatile uint8_t io_byte_0x172  __attribute__((nodp, addr(0x172)));
extern volatile uint8_t error_IO_ADC_SAR__TR_ADCREF2_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x174  __attribute__((nodp, addr(0x174)));
extern volatile uint8_t io_byte_0x176  __attribute__((nodp, addr(0x176)));
extern volatile uint8_t error_IO_EEPROM_FLASH__T_10US_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x177  __attribute__((nodp, addr(0x177)));
extern volatile uint8_t io_byte_0x178  __attribute__((nodp, addr(0x178)));
extern volatile uint8_t io_byte_0x179  __attribute__((nodp, addr(0x179)));
extern volatile uint8_t io_byte_0x17a  __attribute__((nodp, addr(0x17a)));
extern volatile uint8_t io_byte_0x17b  __attribute__((nodp, addr(0x17b)));
extern volatile uint8_t error_IO_EEPROM_FLASH__FL_COMMAND_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x17c  __attribute__((nodp, addr(0x17c)));
extern volatile uint8_t io_byte_0x17e  __attribute__((nodp, addr(0x17e)));
extern volatile uint8_t io_byte_0x17f  __attribute__((nodp, addr(0x17f)));
extern volatile uint8_t io_byte_0x180  __attribute__((nodp, addr(0x180)));
extern volatile uint8_t io_byte_0x181  __attribute__((nodp, addr(0x181)));
extern volatile uint8_t io_byte_0x182  __attribute__((nodp, addr(0x182)));
extern volatile uint8_t io_byte_0x183  __attribute__((nodp, addr(0x183)));
extern volatile uint8_t error_IO_EEPROM_FLASH__FL_PAGE_NUMBER_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_EEPROM_FLASH__FL_SECTOR_NUMBER_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_EEPROM_FLASH__FL_CS_AREA_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_EEPROM_FLASH__FL_32K_SELEC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x186  __attribute__((nodp, addr(0x186)));
extern volatile uint8_t io_byte_0x187  __attribute__((nodp, addr(0x187)));
extern volatile uint8_t io_byte_0x188  __attribute__((nodp, addr(0x188)));
extern volatile uint8_t io_byte_0x18a  __attribute__((nodp, addr(0x18a)));
extern volatile uint8_t io_byte_0x18b  __attribute__((nodp, addr(0x18b)));
extern volatile uint8_t io_byte_0x18c  __attribute__((nodp, addr(0x18c)));
extern volatile uint8_t io_byte_0x18d  __attribute__((nodp, addr(0x18d)));
extern volatile uint8_t io_byte_0x18e  __attribute__((nodp, addr(0x18e)));
extern volatile uint8_t io_byte_0x18f  __attribute__((nodp, addr(0x18f)));
extern volatile uint8_t io_byte_0x190  __attribute__((nodp, addr(0x190)));
extern volatile uint8_t io_byte_0x191  __attribute__((nodp, addr(0x191)));
extern volatile uint8_t io_byte_0x192  __attribute__((nodp, addr(0x192)));
extern volatile uint8_t io_byte_0x19c  __attribute__((nodp, addr(0x19c)));
extern volatile uint8_t io_byte_0x19d  __attribute__((nodp, addr(0x19d)));
extern volatile uint8_t error_IO_EEPROM_FLASH__FL_BITS_ERRORS_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_EEPROM_FLASH__FL_SIG_L_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_EEPROM_FLASH__FL_SIG_H_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x1a4  __attribute__((nodp, addr(0x1a4)));
extern volatile uint8_t io_byte_0x1a5  __attribute__((nodp, addr(0x1a5)));
extern volatile uint8_t error_IO_EEPROM_FLASH__EE_BITS_ERRORS_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_EEPROM_FLASH__EE_SIG_L_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_EEPROM_FLASH__EE_SIG_H_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_COLIN__ADDR_PATCH0_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_COLIN__CTRL_PATCH0_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_COLIN__DATA_PATCH0_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_COLIN__ADDR_PATCH1_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_COLIN__CTRL_PATCH1_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_COLIN__DATA_PATCH1_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_COLIN__ADDR_PATCH2_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_COLIN__CTRL_PATCH2_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_COLIN__DATA_PATCH2_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_COLIN__ADDR_PATCH3_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_COLIN__CTRL_PATCH3_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_COLIN__DATA_PATCH3_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x1bc  __attribute__((nodp, addr(0x1bc)));
extern volatile uint8_t io_byte_0x1bd  __attribute__((nodp, addr(0x1bd)));
extern volatile uint8_t io_byte_0x1be  __attribute__((nodp, addr(0x1be)));
extern volatile uint8_t io_byte_0x1bf  __attribute__((nodp, addr(0x1bf)));
extern volatile uint8_t io_byte_0x1c0  __attribute__((nodp, addr(0x1c0)));
extern volatile uint8_t io_byte_0x1c1  __attribute__((nodp, addr(0x1c1)));
extern volatile uint8_t io_byte_0x1c2  __attribute__((nodp, addr(0x1c2)));
extern volatile uint8_t io_byte_0x1c3  __attribute__((nodp, addr(0x1c3)));
extern volatile uint8_t io_byte_0x1c4  __attribute__((nodp, addr(0x1c4)));
extern volatile uint8_t io_byte_0x1c5  __attribute__((nodp, addr(0x1c5)));
extern volatile uint8_t error_IO_PORT_LIN_XKEY__LIN_XKEY_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x1c8  __attribute__((nodp, addr(0x1c8)));
extern volatile uint8_t io_byte_0x1c9  __attribute__((nodp, addr(0x1c9)));
extern volatile uint8_t io_byte_0x1ca  __attribute__((nodp, addr(0x1ca)));
extern volatile uint8_t error_IO_TRIM_VDD__PRE_TR_SUP_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x1cb  __attribute__((nodp, addr(0x1cb)));
extern volatile uint8_t error_IO_TRIM_RCO32M__TR_RCO32M_IN_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x1cd  __attribute__((nodp, addr(0x1cd)));
extern volatile uint8_t io_byte_0x1ce  __attribute__((nodp, addr(0x1ce)));
extern volatile uint8_t io_byte_0x1cf  __attribute__((nodp, addr(0x1cf)));
extern volatile uint8_t io_byte_0x1d0  __attribute__((nodp, addr(0x1d0)));
extern volatile uint8_t io_byte_0x1d2  __attribute__((nodp, addr(0x1d2)));
extern volatile uint8_t io_byte_0x1d3  __attribute__((nodp, addr(0x1d3)));
extern volatile uint8_t io_byte_0x1d4  __attribute__((nodp, addr(0x1d4)));
extern volatile uint8_t error_IO_PORT_SUPP_TEST__SWITCHOFFREG_VDDD_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x1d5  __attribute__((nodp, addr(0x1d5)));
extern volatile uint8_t io_byte_0x1d6  __attribute__((nodp, addr(0x1d6)));
extern volatile uint8_t io_byte_0x1d7  __attribute__((nodp, addr(0x1d7)));
extern volatile uint8_t io_byte_0x1d8  __attribute__((nodp, addr(0x1d8)));
extern volatile uint8_t io_byte_0x1da  __attribute__((nodp, addr(0x1da)));
extern volatile uint8_t io_byte_0x1dc  __attribute__((nodp, addr(0x1dc)));
extern volatile uint8_t io_byte_0x1dd  __attribute__((nodp, addr(0x1dd)));
extern IO_CONST volatile uint8_t error_IO_PORT_IO_IN__IO_IN_SYNC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_SUPP_IN__UV_VDDA_IT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_SUPP_IN__UV_VDDA_SYNC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_SUPP_IN__UV_VS_IT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_SUPP_IN__UV_VS_SYNC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_SUPP_IN__OV_VS_IT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_SUPP_IN__OV_VS_SYNC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_SUPP_IN__OVT_IT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_SUPP_IN__OVT_SYNC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_SUPP_IN__OVC_IT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_SUPP_IN__OVC_SYNC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_SUPP_IN__UV_VDDAF_IT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_SUPP_IN__UV_VDDAF_SYNC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_MISC_IN__AIN_SUP_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_MISC_IN__STOP_MODE_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_MISC_IN__RSTAT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_MISC_IN__INTERNAL_WU_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_MISC_IN__LIN_WU_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_MISC_IN__PHYSTAT1_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_MISC_IN__LIN_RXD_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_MISC_IN__LOCAL_WU_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_MISC_IN__XOR_WU_IO_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x1e4  __attribute__((nodp, addr(0x1e4)));
extern volatile uint8_t io_byte_0x1e6  __attribute__((nodp, addr(0x1e6)));
extern volatile uint8_t io_byte_0x1e8  __attribute__((nodp, addr(0x1e8)));
extern volatile uint8_t io_byte_0x1e9  __attribute__((nodp, addr(0x1e9)));
extern volatile uint8_t io_byte_0x1ea  __attribute__((nodp, addr(0x1ea)));
extern volatile uint8_t io_byte_0x1eb  __attribute__((nodp, addr(0x1eb)));
extern volatile uint8_t io_byte_0x1ec  __attribute__((nodp, addr(0x1ec)));
extern volatile uint8_t io_byte_0x1ee  __attribute__((nodp, addr(0x1ee)));
extern volatile uint8_t io_byte_0x1ef  __attribute__((nodp, addr(0x1ef)));
extern volatile uint8_t io_byte_0x1f0  __attribute__((nodp, addr(0x1f0)));
extern volatile uint8_t io_byte_0x1f1  __attribute__((nodp, addr(0x1f1)));
extern volatile uint8_t io_byte_0x1f2  __attribute__((nodp, addr(0x1f2)));
extern volatile uint8_t error_IO_PORT_MISC_OUT__PRUV_VS_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x1f3  __attribute__((nodp, addr(0x1f3)));
extern volatile uint8_t io_byte_0x1f4  __attribute__((nodp, addr(0x1f4)));
extern volatile uint8_t io_byte_0x1f5  __attribute__((nodp, addr(0x1f5)));
extern volatile uint8_t io_byte_0x1f6  __attribute__((nodp, addr(0x1f6)));
extern volatile uint8_t io_byte_0x1f8  __attribute__((nodp, addr(0x1f8)));
extern volatile uint8_t io_byte_0x1fa  __attribute__((nodp, addr(0x1fa)));
extern volatile uint8_t error_IO_PORT_LIN_XCFG__LIN_XCFG_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_LIN_XCFG_VALID__LIN_XCFG_VALID_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x200  __attribute__((nodp, addr(0x200)));
extern volatile uint8_t io_byte_0x202  __attribute__((nodp, addr(0x202)));
extern volatile uint8_t error_IO_PORT_LINAA1__LINAA_DIV_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x203  __attribute__((nodp, addr(0x203)));
extern volatile uint8_t io_byte_0x204  __attribute__((nodp, addr(0x204)));
extern volatile uint8_t io_byte_0x206  __attribute__((nodp, addr(0x206)));
extern volatile uint8_t error_IO_TRIM_MISC__TRIM_OTD_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x207  __attribute__((nodp, addr(0x207)));
extern volatile uint8_t io_byte_0x208  __attribute__((nodp, addr(0x208)));
extern volatile uint8_t error_IO_TRIM1_DRV__PRE_TRIM_DRVMOD_CPCLK_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x209  __attribute__((nodp, addr(0x209)));
extern volatile uint8_t io_byte_0x20a  __attribute__((nodp, addr(0x20a)));
extern volatile uint8_t error_IO_TRIM2_DRV__TRIM_CSA_GAIN_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x20b  __attribute__((nodp, addr(0x20b)));
extern volatile uint8_t io_byte_0x20c  __attribute__((nodp, addr(0x20c)));
extern volatile uint8_t io_byte_0x20d  __attribute__((nodp, addr(0x20d)));
extern volatile uint8_t io_byte_0x20e  __attribute__((nodp, addr(0x20e)));
extern volatile uint8_t io_byte_0x20f  __attribute__((nodp, addr(0x20f)));
extern volatile uint8_t io_byte_0x210  __attribute__((nodp, addr(0x210)));
extern volatile uint8_t io_byte_0x211  __attribute__((nodp, addr(0x211)));
extern volatile uint8_t io_byte_0x212  __attribute__((nodp, addr(0x212)));
extern volatile uint8_t io_byte_0x213  __attribute__((nodp, addr(0x213)));
extern volatile uint8_t io_byte_0x214  __attribute__((nodp, addr(0x214)));
extern volatile uint8_t io_byte_0x215  __attribute__((nodp, addr(0x215)));
extern volatile uint8_t io_byte_0x216  __attribute__((nodp, addr(0x216)));
extern volatile uint8_t io_byte_0x217  __attribute__((nodp, addr(0x217)));
extern volatile uint8_t io_byte_0x218  __attribute__((nodp, addr(0x218)));
extern volatile uint8_t io_byte_0x219  __attribute__((nodp, addr(0x219)));
extern volatile uint8_t io_byte_0x21a  __attribute__((nodp, addr(0x21a)));
extern IO_CONST volatile uint8_t error_IO_PORT_DRV_IN__OV_HS_VDS_SYNC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DRV_IN__OV_HS_VDS0_IT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DRV_IN__OV_HS_VDS1_IT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DRV_IN__OV_HS_VDS2_IT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DRV_IN__OV_HS_VDS3_IT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DRV_IN__OV_LS_VDS_SYNC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DRV_IN__OV_LS_VDS0_IT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DRV_IN__OV_LS_VDS1_IT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DRV_IN__OV_LS_VDS2_IT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DRV_IN__OV_LS_VDS3_IT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DIAG_IN__OVT_MEM_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DIAG_IN__OV_VS_MEM_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DIAG_IN__UV_VS_MEM_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DIAG_IN__UV_VDDA_MEM_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DIAG_IN__UV_VDDAF_MEM_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DIAG_IN__OVC_MEM_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DIAG_IN__OV_HS_VDS_MEM_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_DIAG_IN__OV_LS_VDS_MEM_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x220  __attribute__((nodp, addr(0x220)));
extern volatile uint8_t io_byte_0x221  __attribute__((nodp, addr(0x221)));
extern volatile uint8_t error_IO_PORT_I2C_DMA_OFFSET__I2C_DMA_OFFSET_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x224  __attribute__((nodp, addr(0x224)));
extern volatile uint8_t io_byte_0x226  __attribute__((nodp, addr(0x226)));
extern volatile uint8_t io_byte_0x227  __attribute__((nodp, addr(0x227)));
extern volatile uint8_t error_IO_PORT_PPM_RBASE_ADD__PPM_RBASE_ADD_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PORT_PPM_TBASE_ADD__PPM_TBASE_ADD_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PORT_PPM_TIMEOUT__PPM_TIMEOUT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x22e  __attribute__((nodp, addr(0x22e)));
extern volatile uint8_t io_byte_0x22f  __attribute__((nodp, addr(0x22f)));
extern IO_CONST volatile uint8_t error_IO_PORT_PPM_BUF_DATA__PPM_BUF_DATA_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PPM_TIMER__PPM_ON_TIME_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_PPM_FLAGS__PPM_DMA_OP_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_PPM_FLAGS__PPM_RCVF_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_PPM_FLAGS__PPM_TOUT_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_PPM_FLAGS__PPM_DMA_ERR_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x236  __attribute__((nodp, addr(0x236)));
extern volatile uint8_t io_byte_0x238  __attribute__((nodp, addr(0x238)));
extern volatile uint8_t io_byte_0x239  __attribute__((nodp, addr(0x239)));
extern volatile uint8_t io_byte_0x23a  __attribute__((nodp, addr(0x23a)));
extern volatile uint8_t io_byte_0x23b  __attribute__((nodp, addr(0x23b)));
extern volatile uint8_t io_byte_0x23c  __attribute__((nodp, addr(0x23c)));
extern volatile uint8_t io_byte_0x23d  __attribute__((nodp, addr(0x23d)));
extern volatile uint8_t io_byte_0x23e  __attribute__((nodp, addr(0x23e)));
extern volatile uint8_t io_byte_0x23f  __attribute__((nodp, addr(0x23f)));
extern volatile uint8_t io_byte_0x240  __attribute__((nodp, addr(0x240)));
extern volatile uint8_t io_byte_0x241  __attribute__((nodp, addr(0x241)));
extern volatile uint8_t io_byte_0x242  __attribute__((nodp, addr(0x242)));
extern volatile uint8_t error_IO_PORT_UDMA_RDA__UDMA_RDA_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PORT_UDMA_RDB__UDMA_RDB_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_PORT_UDMA_TX__UDMA_TX_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t io_byte_0x24a  __attribute__((nodp, addr(0x24a)));
extern volatile uint8_t io_byte_0x24b  __attribute__((nodp, addr(0x24b)));
extern volatile uint8_t io_byte_0x24c  __attribute__((nodp, addr(0x24c)));
extern volatile uint8_t error_IO_UART__BRRD_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_UART__TRD_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_UART__RRD_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_UART__LFCD_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_UART__LFDD_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_UART__TRE_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_UART__REE_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_UART__ISB_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_UART__LBE_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_UART__LSE_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_UART__LTE_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_UART__MLS_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_UART__BSC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_UART__LBC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_UART__LSC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern volatile uint8_t error_IO_UART__LDC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_UART__TRO_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_UART__TRB_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_UART__TSB_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_UART__RSO_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_UART__RSB_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_UART__RRF_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_UART__NBR_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_UART__SBE_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_UDMA_STATUS__UDMA_RD_BUFFER_VALID_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_UDMA_STATUS__UDMA_FRC_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_UDMA_STATUS__UDMA_FTR_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_UDMA_STATUS__CUSTOM_UART_DMA_ERR_has_no_byte_access; /* to catch attempts of byte access when not supported */
extern IO_CONST volatile uint8_t error_IO_PORT_TX_TIMEOUT__TX_TIMEOUT_has_no_byte_access; /* to catch attempts of byte access when not supported */


/*****************************************************************************/
/* 3.2 Get macros. */

#define IO_RST_CTRL__AWD_WBOOT_GET() \
	((io0x2 & 0x0001u) >> 0U)
#define IO_RST_CTRL__SOFT_WBOOT_GET() \
	((io0x2 & 0x0002u) >> 1U)
#define IO_RST_CTRL__HVDIG_WBOOT_GET() \
	((io0x2 & 0x0004u) >> 2U)
#define IO_RST_CTRL__DBG_WBOOT_GET() \
	((io0x2 & 0x0008u) >> 3U)
#define IO_RST_CTRL__IWD_WBOOT_GET() \
	((io0x2 & 0x0010u) >> 4U)
#define IO_RST_CTRL__SOFT_RESET_GET() \
	((io0x2 & 0x2000u) >> 13U)
#define IO_RST_CTRL__HVDIG_USED_GET() \
	((io0x2 & 0x4000u) >> 14U)
#define IO_RST_CTRL__HVDIG_OK_GET() \
	((io0x2 & 0x8000u) >> 15U)
#define IO_FUNC_TEST__DISABLE_RESET_GET() \
	((io0x6 & 0x0001u) >> 0U)
#define IO_FUNC_TEST__DISABLE_SUSPEND_GET() \
	((io0x6 & 0x0002u) >> 1U)
#define IO_FUNC_TEST__DISABLE_IRQ_GET() \
	((io0x6 & 0x0004u) >> 2U)
#define IO_FUNC_TEST__FTC_SEL_GET() \
	((io0x6 & 0x0300u) >> 8U)
#define IO_FUNC_TEST__FTC_DIV_GET() \
	((io0x6 & 0x3c00u) >> 10U)
#define IO_FUNC_TEST__TEST_UNPROT_GET() \
	(io0x8 >> 0U)
#define IO_MUPET__PTC_RECEIVE_GET() \
	((io0xa & 0xffffu) >> 0U)
#define IO_MUPET__PTC_SEND_GET() \
	((io0xa & 0xffffu) >> 0U)
#define IO_MUPET__PTCA_PEND_GET() \
	((io0xc & 0x0001u) >> 0U)
#define IO_MUPET__PTCS_PEND_GET() \
	((io0xc & 0x0002u) >> 1U)
#define IO_MUPET__PTCR_PEND_GET() \
	((io0xc & 0x0004u) >> 2U)
#define IO_MUPET__PTC_KEY_GET() \
	((io0xc & 0x0080u) >> 7U)
#define IO_MUPET__WARM_TRIGGER_GET() \
	((io0xc & 0x1f00u) >> 8U)
#define IO_MUPET__CONNECTION_GET() \
	((io0xc & 0x6000u) >> 13U)
#define IO_MUPET__IN_APPLICATION_GET() \
	((io0xc & 0x8000u) >> 15U)
static __attribute__((always_inline)) inline uint16_t IO_AWD__ACK_GET (void) {
	register uint16_t result;
	asm volatile (
		"mov c, io:0xe.6\n\t"
#if defined (__GCC_ASM_FLAG_OUTPUTS__)
		: "=@ccc" (result));
#else
		"sc %[acc]\n\t"
		: [acc] "=r" (result));
#endif
	return result;
}
static __attribute__((always_inline)) inline uint16_t IO_AWD__WIN_OPEN_GET (void) {
	register uint16_t result;
	asm volatile (
		"mov c, io:0xf.7\n\t"
#if defined (__GCC_ASM_FLAG_OUTPUTS__)
		: "=@ccc" (result));
#else
		"sc %[acc]\n\t"
		: [acc] "=r" (result));
#endif
	return result;
}
#define IO_ROM_SHELL__READY_GET() \
	(io0x10 >> 0U)
#define IO_ROM_SHELL__DISABLE_MEM_GET() \
	(io0x12 >> 0U)
#define IO_ROM_BIST__ADD_START_L_GET() \
	(io0x14 >> 0U)
#define IO_ROM_BIST__ADD_START_H_GET() \
	(io0x16 >> 0U)
#define IO_ROM_BIST__ADD_STOP_L_GET() \
	(io0x18 >> 0U)
#define IO_ROM_BIST__ADD_STOP_H_GET() \
	(io0x1a >> 0U)
#define IO_ROM_BIST__SIG_EXPECTED_L_GET() \
	(io0x1c >> 0U)
#define IO_ROM_BIST__SIG_EXPECTED_H_GET() \
	(io0x1e >> 0U)
#define IO_ROM_BIST__ECC_POSITION_GET() \
	((io0x20 & 0x0003u) >> 0U)
#define IO_ROM_BIST__BIST_GET() \
	((io0x20 & 0x0010u) >> 4U)
#define IO_ROM_BIST__SINGLE_RAMP_GET() \
	((io0x20 & 0x0020u) >> 5U)
#define IO_ROM_BIST__MASK_SIG_ERR_GET() \
	((io0x20 & 0x0040u) >> 6U)
#define IO_ROM_BIST__BIST_REQUEST_GET() \
	((io0x20 & 0x0200u) >> 9U)
#define IO_ROM_BIST__VALID_CLOCK_GET() \
	((io0x20 & 0x0800u) >> 11U)
#define IO_ROM_BIST__COMPLETED_GET() \
	((io0x20 & 0x8000u) >> 15U)
#define IO_ROM_BIST__START_BIST_GET() \
	(io0x22 >> 0U)
#define IO_ROM_BIST__SIG_RECEIVED_L_GET() \
	(io0x24 >> 0U)
#define IO_ROM_BIST__SIG_RECEIVED_H_GET() \
	(io0x26 >> 0U)
#define IO_RAM_SHELL__DISABLE_MEM_GET() \
	(io0x2a >> 0U)
#define IO_IWD__WDT_GET() \
	((io0x2c & 0x00ffu) >> 0U)
#define IO_IWD__DIV_GET() \
	((io0x2c & 0x0700u) >> 8U)
#define IO_IWD__WTG_GET() \
	((io0x2e & 0x00ffu) >> 0U)
#define IO_IWD__WIN_ENABLE_GET() \
	((io0x2e & 0x1000u) >> 12U)
#define IO_IWD__WIN_DISABLE_GET() \
	((io0x2e & 0x2000u) >> 13U)
#define IO_IWD__ATT_INT_GET() \
	((io0x2e & 0x4000u) >> 14U)
#define IO_IWD__WIN_OPEN_GET() \
	((io0x2e & 0x8000u) >> 15U)
#define IO_STIMER__CURRENT_GET() \
	(io0x30 >> 0U)
#define IO_STIMER__VALUE_GET() \
	((io0x32 & 0x3fffu) >> 0U)
#define IO_STIMER__MODE_GET() \
	((io0x32 & 0xc000u) >> 14U)
#define IO_PORT_ADC_CTRL__ADC_INV_COMPOUT_GET() \
	((io0x34 & 0x0001u) >> 0U)
#define IO_PORT_ADC_CTRL__ADC_EN_GET() \
	((io0x34 & 0x0002u) >> 1U)
#define IO_PORT_TEST_ADC__TEST_DAC_GET() \
	((io0x36 & 0x0001u) >> 0U)
#define IO_PORT_TEST_ADC__TEST_DAC_BUF_GET() \
	((io0x36 & 0x0002u) >> 1U)
#define IO_PORT_TEST_ADC__TEST_LDAC_GET() \
	((io0x36 & 0x0004u) >> 2U)
#define IO_PORT_TEST_ADC__TEST_HDAC_GET() \
	((io0x36 & 0x0008u) >> 3U)
#define IO_PORT_TEST_ADC__TEST_ADC_CURSRC_GET() \
	((io0x36 & 0x0010u) >> 4U)
#define IO_PORT_TEST_ADC__TEST_ADC_REF_GET() \
	((io0x36 & 0x0060u) >> 5U)
#define IO_PORT_TEST_ADC__TEST_ADC_IN_GET() \
	((io0x36 & 0x0180u) >> 7U)
#define IO_MLX16__DBG_DATA0_GET() \
	(io0x38 >> 0U)
#define IO_MLX16__DBG_DATA1_GET() \
	(io0x3a >> 0U)
#define IO_MLX16__DBG_DATA2_GET() \
	(io0x3c >> 0U)
#define IO_MLX16__DBG_DATA3_GET() \
	(io0x3e >> 0U)
#define IO_MLX16__DBG_ADDRESS0_GET() \
	(io0x40 >> 0U)
#define IO_MLX16__DBG_ADREXT0_GET() \
	((io0x42 & 0x000fu) >> 0U)
#define IO_MLX16__DBG_CONTROL0_GET() \
	((io0x42 & 0xffffu) >> 0U)
#define IO_MLX16__DBG_COND0_GET() \
	((io0x42 & 0x00f0u) >> 4U)
#define IO_MLX16__DBG_RANGE0_GET() \
	((io0x42 & 0x0100u) >> 8U)
#define IO_MLX16__DBG_MODE0_GET() \
	((io0x42 & 0x0600u) >> 9U)
#define IO_MLX16__DBG_LOCK0_GET() \
	((io0x42 & 0x0800u) >> 11U)
#define IO_MLX16__DBG_MARKEXT0_GET() \
	((io0x42 & 0x1000u) >> 12U)
#define IO_MLX16__DBG_OVR0_GET() \
	((io0x42 & 0x4000u) >> 14U)
#define IO_MLX16__DBG_READY0_GET() \
	((io0x42 & 0x8000u) >> 15U)
#define IO_MLX16__DBG_ADDRESS1_GET() \
	(io0x44 >> 0U)
#define IO_MLX16__DBG_ADREXT1_GET() \
	((io0x46 & 0x000fu) >> 0U)
#define IO_MLX16__DBG_CONTROL1_GET() \
	((io0x46 & 0xffffu) >> 0U)
#define IO_MLX16__DBG_COND1_GET() \
	((io0x46 & 0x00f0u) >> 4U)
#define IO_MLX16__DBG_RANGE1_GET() \
	((io0x46 & 0x0100u) >> 8U)
#define IO_MLX16__DBG_MODE1_GET() \
	((io0x46 & 0x0600u) >> 9U)
#define IO_MLX16__DBG_LOCK1_GET() \
	((io0x46 & 0x0800u) >> 11U)
#define IO_MLX16__DBG_MARKEXT1_GET() \
	((io0x46 & 0x1000u) >> 12U)
#define IO_MLX16__DBG_OVR1_GET() \
	((io0x46 & 0x4000u) >> 14U)
#define IO_MLX16__DBG_READY1_GET() \
	((io0x46 & 0x8000u) >> 15U)
#define IO_MLX16__DBG_ADDRESS2_GET() \
	(io0x48 >> 0U)
#define IO_MLX16__DBG_ADREXT2_GET() \
	((io0x4a & 0x000fu) >> 0U)
#define IO_MLX16__DBG_CONTROL2_GET() \
	((io0x4a & 0xffffu) >> 0U)
#define IO_MLX16__DBG_COND2_GET() \
	((io0x4a & 0x00f0u) >> 4U)
#define IO_MLX16__DBG_RANGE2_GET() \
	((io0x4a & 0x0100u) >> 8U)
#define IO_MLX16__DBG_MODE2_GET() \
	((io0x4a & 0x0600u) >> 9U)
#define IO_MLX16__DBG_LOCK2_GET() \
	((io0x4a & 0x0800u) >> 11U)
#define IO_MLX16__DBG_MARKEXT2_GET() \
	((io0x4a & 0x1000u) >> 12U)
#define IO_MLX16__DBG_OVR2_GET() \
	((io0x4a & 0x4000u) >> 14U)
#define IO_MLX16__DBG_READY2_GET() \
	((io0x4a & 0x8000u) >> 15U)
#define IO_MLX16__DBG_ADDRESS3_GET() \
	(io0x4c >> 0U)
#define IO_MLX16__DBG_ADREXT3_GET() \
	((io0x4e & 0x000fu) >> 0U)
#define IO_MLX16__DBG_CONTROL3_GET() \
	((io0x4e & 0xffffu) >> 0U)
#define IO_MLX16__DBG_COND3_GET() \
	((io0x4e & 0x00f0u) >> 4U)
#define IO_MLX16__DBG_RANGE3_GET() \
	((io0x4e & 0x0100u) >> 8U)
#define IO_MLX16__DBG_MODE3_GET() \
	((io0x4e & 0x0600u) >> 9U)
#define IO_MLX16__DBG_LOCK3_GET() \
	((io0x4e & 0x0800u) >> 11U)
#define IO_MLX16__DBG_MARKEXT3_GET() \
	((io0x4e & 0x1000u) >> 12U)
#define IO_MLX16__DBG_OVR3_GET() \
	((io0x4e & 0x4000u) >> 14U)
#define IO_MLX16__DBG_READY3_GET() \
	((io0x4e & 0x8000u) >> 15U)
#define IO_MLX16__ITC_PEND0_GET() \
	((io0x50 & 0xffffu) >> 0U)
#define IO_MLX16__MLX16_EXCHG_PEND_GET() \
	((io0x50 & 0x0001u) >> 0U)
#define IO_MLX16__MLX16_DMAERR_PEND_GET() \
	((io0x50 & 0x0002u) >> 1U)
#define IO_MLX16__AWD_ATT_PEND_GET() \
	((io0x50 & 0x0004u) >> 2U)
#define IO_MLX16__IWD_ATT_PEND_GET() \
	((io0x50 & 0x0008u) >> 3U)
#define IO_MLX16__FL_ECC_PEND_GET() \
	((io0x50 & 0x0010u) >> 4U)
#define IO_MLX16__EE_ECC_PEND_GET() \
	((io0x50 & 0x0020u) >> 5U)
#define IO_MLX16__UV_VDDA_PEND_GET() \
	((io0x50 & 0x0040u) >> 6U)
#define IO_MLX16__UV_VS_PEND_GET() \
	((io0x50 & 0x0080u) >> 7U)
#define IO_MLX16__UV_VDDAF_PEND_GET() \
	((io0x50 & 0x0100u) >> 8U)
#define IO_MLX16__ANA_PLL_ERR_PEND_GET() \
	((io0x50 & 0x0200u) >> 9U)
#define IO_MLX16__OVT_PEND_GET() \
	((io0x50 & 0x0400u) >> 10U)
#define IO_MLX16__OVC_PEND_GET() \
	((io0x50 & 0x0800u) >> 11U)
#define IO_MLX16__OV_HS_VDS0_PEND_GET() \
	((io0x50 & 0x1000u) >> 12U)
#define IO_MLX16__OV_HS_VDS1_PEND_GET() \
	((io0x50 & 0x2000u) >> 13U)
#define IO_MLX16__OV_HS_VDS2_PEND_GET() \
	((io0x50 & 0x4000u) >> 14U)
#define IO_MLX16__OV_HS_VDS3_PEND_GET() \
	((io0x50 & 0x8000u) >> 15U)
#define IO_MLX16__ITC_PEND1_GET() \
	((io0x52 & 0xffffu) >> 0U)
#define IO_MLX16__OV_LS_VDS0_PEND_GET() \
	((io0x52 & 0x0001u) >> 0U)
#define IO_MLX16__OV_LS_VDS1_PEND_GET() \
	((io0x52 & 0x0002u) >> 1U)
#define IO_MLX16__OV_LS_VDS2_PEND_GET() \
	((io0x52 & 0x0004u) >> 2U)
#define IO_MLX16__OV_LS_VDS3_PEND_GET() \
	((io0x52 & 0x0008u) >> 3U)
#define IO_MLX16__STIMER_PEND_GET() \
	((io0x52 & 0x0010u) >> 4U)
#define IO_MLX16__CTIMER0_1_PEND_GET() \
	((io0x52 & 0x0020u) >> 5U)
#define IO_MLX16__CTIMER0_2_PEND_GET() \
	((io0x52 & 0x0040u) >> 6U)
#define IO_MLX16__CTIMER0_3_PEND_GET() \
	((io0x52 & 0x0080u) >> 7U)
#define IO_MLX16__CTIMER1_1_PEND_GET() \
	((io0x52 & 0x0100u) >> 8U)
#define IO_MLX16__CTIMER1_2_PEND_GET() \
	((io0x52 & 0x0200u) >> 9U)
#define IO_MLX16__CTIMER1_3_PEND_GET() \
	((io0x52 & 0x0400u) >> 10U)
#define IO_MLX16__SPI_TE_PEND_GET() \
	((io0x52 & 0x0800u) >> 11U)
#define IO_MLX16__SPI_RF_PEND_GET() \
	((io0x52 & 0x1000u) >> 12U)
#define IO_MLX16__SPI_ER_PEND_GET() \
	((io0x52 & 0x2000u) >> 13U)
#define IO_MLX16__PWM_MASTER1_CMP_PEND_GET() \
	((io0x52 & 0x4000u) >> 14U)
#define IO_MLX16__PWM_MASTER1_END_PEND_GET() \
	((io0x52 & 0x8000u) >> 15U)
#define IO_MLX16__ITC_PEND2_GET() \
	((io0x54 & 0xffffu) >> 0U)
#define IO_MLX16__PWM_SLAVE1_CMP_PEND_GET() \
	((io0x54 & 0x0001u) >> 0U)
#define IO_MLX16__PWM_SLAVE2_CMP_PEND_GET() \
	((io0x54 & 0x0002u) >> 1U)
#define IO_MLX16__PWM_SLAVE3_CMP_PEND_GET() \
	((io0x54 & 0x0004u) >> 2U)
#define IO_MLX16__PWM_MASTER2_CMP_PEND_GET() \
	((io0x54 & 0x0008u) >> 3U)
#define IO_MLX16__PWM_MASTER2_END_PEND_GET() \
	((io0x54 & 0x0010u) >> 4U)
#define IO_MLX16__ADC_SAR_PEND_GET() \
	((io0x54 & 0x0020u) >> 5U)
#define IO_MLX16__EE_COMPLETE_PEND_GET() \
	((io0x54 & 0x0040u) >> 6U)
#define IO_MLX16__FL_COMPLETE_PEND_GET() \
	((io0x54 & 0x0080u) >> 7U)
#define IO_MLX16__COLIN_OWNMTX_PEND_GET() \
	((io0x54 & 0x0100u) >> 8U)
#define IO_MLX16__COLIN_LIN_PEND_GET() \
	((io0x54 & 0x0200u) >> 9U)
#define IO_MLX16__OV_VS_PEND_GET() \
	((io0x54 & 0x0400u) >> 10U)
#define IO_MLX16__DIAG_PEND_GET() \
	((io0x54 & 0x0800u) >> 11U)
#define IO_MLX16__I2C_GLOBAL_RESET_PEND_GET() \
	((io0x54 & 0x1000u) >> 12U)
#define IO_MLX16__PPM_RX_PEND_GET() \
	((io0x54 & 0x2000u) >> 13U)
#define IO_MLX16__PPM_TX_PEND_GET() \
	((io0x54 & 0x4000u) >> 14U)
#define IO_MLX16__PPM_ERR_PEND_GET() \
	((io0x54 & 0x8000u) >> 15U)
#define IO_MLX16__IO_IN0_PEND_GET() \
	((io0x56 & 0x0001u) >> 0U)
#define IO_MLX16__ITC_PEND3_GET() \
	((io0x56 & 0xffffu) >> 0U)
#define IO_MLX16__IO_IN1_PEND_GET() \
	((io0x56 & 0x0002u) >> 1U)
#define IO_MLX16__IO_IN2_PEND_GET() \
	((io0x56 & 0x0004u) >> 2U)
#define IO_MLX16__IO_IN3_PEND_GET() \
	((io0x56 & 0x0008u) >> 3U)
#define IO_MLX16__IO_IN4_PEND_GET() \
	((io0x56 & 0x0010u) >> 4U)
#define IO_MLX16__IO_IN5_PEND_GET() \
	((io0x56 & 0x0020u) >> 5U)
#define IO_MLX16__IO_IN6_PEND_GET() \
	((io0x56 & 0x0040u) >> 6U)
#define IO_MLX16__IO_IN7_PEND_GET() \
	((io0x56 & 0x0080u) >> 7U)
#define IO_MLX16__UART_SB_PEND_GET() \
	((io0x56 & 0x0100u) >> 8U)
#define IO_MLX16__UART_RS_PEND_GET() \
	((io0x56 & 0x0200u) >> 9U)
#define IO_MLX16__UART_RR_PEND_GET() \
	((io0x56 & 0x0400u) >> 10U)
#define IO_MLX16__UART_TS_PEND_GET() \
	((io0x56 & 0x0800u) >> 11U)
#define IO_MLX16__UART_TR_PEND_GET() \
	((io0x56 & 0x1000u) >> 12U)
#define IO_MLX16__UART_TE_PEND_GET() \
	((io0x56 & 0x2000u) >> 13U)
#define IO_MLX16__UDFR_PEND_GET() \
	((io0x56 & 0x4000u) >> 14U)
#define IO_MLX16__UDTF_PEND_GET() \
	((io0x56 & 0x8000u) >> 15U)
#define IO_MLX16__ITC_PEND4_GET() \
	((io0x58 & 0x0003u) >> 0U)
#define IO_MLX16__TX_TIMEOUT_PEND_GET() \
	((io0x58 & 0x0001u) >> 0U)
#define IO_MLX16__MLX16_SOFT_PEND_GET() \
	((io0x58 & 0x0002u) >> 1U)
#define IO_MLX16__SWI_GET() \
	(io0x6a >> 15U)
#define IO_MLX16__ITC_MASK0_GET() \
	((io0x6c & 0xffffu) >> 0U)
#define IO_MLX16__MLX16_EXCHG_ITC_GET() \
	((io0x6c & 0x0001u) >> 0U)
#define IO_MLX16__MLX16_DMAERR_ITC_GET() \
	((io0x6c & 0x0002u) >> 1U)
#define IO_MLX16__AWD_ATT_ITC_GET() \
	((io0x6c & 0x0004u) >> 2U)
#define IO_MLX16__IWD_ATT_ITC_GET() \
	((io0x6c & 0x0008u) >> 3U)
#define IO_MLX16__FL_ECC_ITC_GET() \
	((io0x6c & 0x0010u) >> 4U)
#define IO_MLX16__EE_ECC_ITC_GET() \
	((io0x6c & 0x0020u) >> 5U)
#define IO_MLX16__UV_VDDA_ITC_GET() \
	((io0x6c & 0x0040u) >> 6U)
#define IO_MLX16__UV_VS_ITC_GET() \
	((io0x6c & 0x0080u) >> 7U)
#define IO_MLX16__UV_VDDAF_ITC_GET() \
	((io0x6c & 0x0100u) >> 8U)
#define IO_MLX16__ANA_PLL_ERR_ITC_GET() \
	((io0x6c & 0x0200u) >> 9U)
#define IO_MLX16__OVT_ITC_GET() \
	((io0x6c & 0x0400u) >> 10U)
#define IO_MLX16__OVC_ITC_GET() \
	((io0x6c & 0x0800u) >> 11U)
#define IO_MLX16__OV_HS_VDS0_ITC_GET() \
	((io0x6c & 0x1000u) >> 12U)
#define IO_MLX16__OV_HS_VDS1_ITC_GET() \
	((io0x6c & 0x2000u) >> 13U)
#define IO_MLX16__OV_HS_VDS2_ITC_GET() \
	((io0x6c & 0x4000u) >> 14U)
#define IO_MLX16__OV_HS_VDS3_ITC_GET() \
	((io0x6c & 0x8000u) >> 15U)
#define IO_MLX16__ITC_MASK1_GET() \
	((io0x6e & 0xffffu) >> 0U)
#define IO_MLX16__OV_LS_VDS0_ITC_GET() \
	((io0x6e & 0x0001u) >> 0U)
#define IO_MLX16__OV_LS_VDS1_ITC_GET() \
	((io0x6e & 0x0002u) >> 1U)
#define IO_MLX16__OV_LS_VDS2_ITC_GET() \
	((io0x6e & 0x0004u) >> 2U)
#define IO_MLX16__OV_LS_VDS3_ITC_GET() \
	((io0x6e & 0x0008u) >> 3U)
#define IO_MLX16__STIMER_ITC_GET() \
	((io0x6e & 0x0010u) >> 4U)
#define IO_MLX16__CTIMER0_1_ITC_GET() \
	((io0x6e & 0x0020u) >> 5U)
#define IO_MLX16__CTIMER0_2_ITC_GET() \
	((io0x6e & 0x0040u) >> 6U)
#define IO_MLX16__CTIMER0_3_ITC_GET() \
	((io0x6e & 0x0080u) >> 7U)
#define IO_MLX16__CTIMER1_1_ITC_GET() \
	((io0x6e & 0x0100u) >> 8U)
#define IO_MLX16__CTIMER1_2_ITC_GET() \
	((io0x6e & 0x0200u) >> 9U)
#define IO_MLX16__CTIMER1_3_ITC_GET() \
	((io0x6e & 0x0400u) >> 10U)
#define IO_MLX16__SPI_TE_ITC_GET() \
	((io0x6e & 0x0800u) >> 11U)
#define IO_MLX16__SPI_RF_ITC_GET() \
	((io0x6e & 0x1000u) >> 12U)
#define IO_MLX16__SPI_ER_ITC_GET() \
	((io0x6e & 0x2000u) >> 13U)
#define IO_MLX16__PWM_MASTER1_CMP_ITC_GET() \
	((io0x6e & 0x4000u) >> 14U)
#define IO_MLX16__PWM_MASTER1_END_ITC_GET() \
	((io0x6e & 0x8000u) >> 15U)
#define IO_MLX16__ITC_MASK2_GET() \
	((io0x70 & 0xffffu) >> 0U)
#define IO_MLX16__PWM_SLAVE1_CMP_ITC_GET() \
	((io0x70 & 0x0001u) >> 0U)
#define IO_MLX16__PWM_SLAVE2_CMP_ITC_GET() \
	((io0x70 & 0x0002u) >> 1U)
#define IO_MLX16__PWM_SLAVE3_CMP_ITC_GET() \
	((io0x70 & 0x0004u) >> 2U)
#define IO_MLX16__PWM_MASTER2_CMP_ITC_GET() \
	((io0x70 & 0x0008u) >> 3U)
#define IO_MLX16__PWM_MASTER2_END_ITC_GET() \
	((io0x70 & 0x0010u) >> 4U)
#define IO_MLX16__ADC_SAR_ITC_GET() \
	((io0x70 & 0x0020u) >> 5U)
#define IO_MLX16__EE_COMPLETE_ITC_GET() \
	((io0x70 & 0x0040u) >> 6U)
#define IO_MLX16__FL_COMPLETE_ITC_GET() \
	((io0x70 & 0x0080u) >> 7U)
#define IO_MLX16__COLIN_OWNMTX_ITC_GET() \
	((io0x70 & 0x0100u) >> 8U)
#define IO_MLX16__COLIN_LIN_ITC_GET() \
	((io0x70 & 0x0200u) >> 9U)
#define IO_MLX16__OV_VS_ITC_GET() \
	((io0x70 & 0x0400u) >> 10U)
#define IO_MLX16__DIAG_ITC_GET() \
	((io0x70 & 0x0800u) >> 11U)
#define IO_MLX16__I2C_GLOBAL_RESET_ITC_GET() \
	((io0x70 & 0x1000u) >> 12U)
#define IO_MLX16__PPM_RX_ITC_GET() \
	((io0x70 & 0x2000u) >> 13U)
#define IO_MLX16__PPM_TX_ITC_GET() \
	((io0x70 & 0x4000u) >> 14U)
#define IO_MLX16__PPM_ERR_ITC_GET() \
	((io0x70 & 0x8000u) >> 15U)
#define IO_MLX16__IO_IN0_ITC_GET() \
	((io0x72 & 0x0001u) >> 0U)
#define IO_MLX16__ITC_MASK3_GET() \
	((io0x72 & 0xffffu) >> 0U)
#define IO_MLX16__IO_IN1_ITC_GET() \
	((io0x72 & 0x0002u) >> 1U)
#define IO_MLX16__IO_IN2_ITC_GET() \
	((io0x72 & 0x0004u) >> 2U)
#define IO_MLX16__IO_IN3_ITC_GET() \
	((io0x72 & 0x0008u) >> 3U)
#define IO_MLX16__IO_IN4_ITC_GET() \
	((io0x72 & 0x0010u) >> 4U)
#define IO_MLX16__IO_IN5_ITC_GET() \
	((io0x72 & 0x0020u) >> 5U)
#define IO_MLX16__IO_IN6_ITC_GET() \
	((io0x72 & 0x0040u) >> 6U)
#define IO_MLX16__IO_IN7_ITC_GET() \
	((io0x72 & 0x0080u) >> 7U)
#define IO_MLX16__UART_SB_ITC_GET() \
	((io0x72 & 0x0100u) >> 8U)
#define IO_MLX16__UART_RS_ITC_GET() \
	((io0x72 & 0x0200u) >> 9U)
#define IO_MLX16__UART_RR_ITC_GET() \
	((io0x72 & 0x0400u) >> 10U)
#define IO_MLX16__UART_TS_ITC_GET() \
	((io0x72 & 0x0800u) >> 11U)
#define IO_MLX16__UART_TR_ITC_GET() \
	((io0x72 & 0x1000u) >> 12U)
#define IO_MLX16__UART_TE_ITC_GET() \
	((io0x72 & 0x2000u) >> 13U)
#define IO_MLX16__UDFR_ITC_GET() \
	((io0x72 & 0x4000u) >> 14U)
#define IO_MLX16__UDTF_ITC_GET() \
	((io0x72 & 0x8000u) >> 15U)
#define IO_MLX16__ITC_MASK4_GET() \
	((io0x74 & 0x0003u) >> 0U)
#define IO_MLX16__TX_TIMEOUT_ITC_GET() \
	((io0x74 & 0x0001u) >> 0U)
#define IO_MLX16__MLX16_SOFT_ITC_GET() \
	((io0x74 & 0x0002u) >> 1U)
#define IO_MLX16__ITC_PRIO0_GET() \
	((io0x88 & 0xffffu) >> 0U)
#define IO_MLX16__STIMER_PRIO_GET() \
	((io0x88 & 0x0003u) >> 0U)
#define IO_MLX16__CTIMER0_1_PRIO_GET() \
	((io0x88 & 0x000cu) >> 2U)
#define IO_MLX16__CTIMER0_2_PRIO_GET() \
	((io0x88 & 0x0030u) >> 4U)
#define IO_MLX16__CTIMER0_3_PRIO_GET() \
	((io0x88 & 0x00c0u) >> 6U)
#define IO_MLX16__CTIMER1_1_PRIO_GET() \
	((io0x88 & 0x0300u) >> 8U)
#define IO_MLX16__CTIMER1_2_PRIO_GET() \
	((io0x88 & 0x0c00u) >> 10U)
#define IO_MLX16__CTIMER1_3_PRIO_GET() \
	((io0x88 & 0x3000u) >> 12U)
#define IO_MLX16__SPI_TE_PRIO_GET() \
	((io0x88 & 0xc000u) >> 14U)
#define IO_MLX16__ITC_PRIO1_GET() \
	((io0x8a & 0xffffu) >> 0U)
#define IO_MLX16__SPI_RF_PRIO_GET() \
	((io0x8a & 0x0003u) >> 0U)
#define IO_MLX16__SPI_ER_PRIO_GET() \
	((io0x8a & 0x000cu) >> 2U)
#define IO_MLX16__PWM_MASTER1_CMP_PRIO_GET() \
	((io0x8a & 0x0030u) >> 4U)
#define IO_MLX16__PWM_MASTER1_END_PRIO_GET() \
	((io0x8a & 0x00c0u) >> 6U)
#define IO_MLX16__PWM_SLAVE1_CMP_PRIO_GET() \
	((io0x8a & 0x0300u) >> 8U)
#define IO_MLX16__PWM_SLAVE2_CMP_PRIO_GET() \
	((io0x8a & 0x0c00u) >> 10U)
#define IO_MLX16__PWM_SLAVE3_CMP_PRIO_GET() \
	((io0x8a & 0x3000u) >> 12U)
#define IO_MLX16__PWM_MASTER2_CMP_PRIO_GET() \
	((io0x8a & 0xc000u) >> 14U)
#define IO_MLX16__ITC_PRIO2_GET() \
	((io0x8c & 0xffffu) >> 0U)
#define IO_MLX16__PWM_MASTER2_END_PRIO_GET() \
	((io0x8c & 0x0003u) >> 0U)
#define IO_MLX16__ADC_SAR_PRIO_GET() \
	((io0x8c & 0x000cu) >> 2U)
#define IO_MLX16__EE_COMPLETE_PRIO_GET() \
	((io0x8c & 0x0030u) >> 4U)
#define IO_MLX16__FL_COMPLETE_PRIO_GET() \
	((io0x8c & 0x00c0u) >> 6U)
#define IO_MLX16__COLIN_OWNMTX_PRIO_GET() \
	((io0x8c & 0x0300u) >> 8U)
#define IO_MLX16__COLIN_LIN_PRIO_GET() \
	((io0x8c & 0x0c00u) >> 10U)
#define IO_MLX16__OV_VS_PRIO_GET() \
	((io0x8c & 0x3000u) >> 12U)
#define IO_MLX16__DIAG_PRIO_GET() \
	((io0x8c & 0xc000u) >> 14U)
#define IO_MLX16__I2C_GLOBAL_RESET_PRIO_GET() \
	((io0x8e & 0x0003u) >> 0U)
#define IO_MLX16__ITC_PRIO3_GET() \
	((io0x8e & 0xffffu) >> 0U)
#define IO_MLX16__PPM_RX_PRIO_GET() \
	((io0x8e & 0x000cu) >> 2U)
#define IO_MLX16__PPM_TX_PRIO_GET() \
	((io0x8e & 0x0030u) >> 4U)
#define IO_MLX16__PPM_ERR_PRIO_GET() \
	((io0x8e & 0x00c0u) >> 6U)
#define IO_MLX16__IO_IN0_PRIO_GET() \
	((io0x8e & 0x0300u) >> 8U)
#define IO_MLX16__IO_IN1_PRIO_GET() \
	((io0x8e & 0x0c00u) >> 10U)
#define IO_MLX16__IO_IN2_PRIO_GET() \
	((io0x8e & 0x3000u) >> 12U)
#define IO_MLX16__IO_IN3_PRIO_GET() \
	((io0x8e & 0xc000u) >> 14U)
#define IO_MLX16__IO_IN4_PRIO_GET() \
	((io0x90 & 0x0003u) >> 0U)
#define IO_MLX16__ITC_PRIO4_GET() \
	((io0x90 & 0xffffu) >> 0U)
#define IO_MLX16__IO_IN5_PRIO_GET() \
	((io0x90 & 0x000cu) >> 2U)
#define IO_MLX16__IO_IN6_PRIO_GET() \
	((io0x90 & 0x0030u) >> 4U)
#define IO_MLX16__IO_IN7_PRIO_GET() \
	((io0x90 & 0x00c0u) >> 6U)
#define IO_MLX16__UART_SB_PRIO_GET() \
	((io0x90 & 0x0300u) >> 8U)
#define IO_MLX16__UART_RS_PRIO_GET() \
	((io0x90 & 0x0c00u) >> 10U)
#define IO_MLX16__UART_RR_PRIO_GET() \
	((io0x90 & 0x3000u) >> 12U)
#define IO_MLX16__UART_TS_PRIO_GET() \
	((io0x90 & 0xc000u) >> 14U)
#define IO_MLX16__ITC_PRIO5_GET() \
	((io0x92 & 0x03ffu) >> 0U)
#define IO_MLX16__UART_TR_PRIO_GET() \
	((io0x92 & 0x0003u) >> 0U)
#define IO_MLX16__UART_TE_PRIO_GET() \
	((io0x92 & 0x000cu) >> 2U)
#define IO_MLX16__UDFR_PRIO_GET() \
	((io0x92 & 0x0030u) >> 4U)
#define IO_MLX16__UDTF_PRIO_GET() \
	((io0x92 & 0x00c0u) >> 6U)
#define IO_MLX16__TX_TIMEOUT_PRIO_GET() \
	((io0x92 & 0x0300u) >> 8U)
#define IO_MLX16__SHELL_VERSION_GET() \
	(io0xbe >> 0U)
#define IO_MLX16__CPU_FP0ADR_GET() \
	(io0xc0 >> 0U)
#define IO_VERSION__VERSION_L_GET() \
	(io0x100 >> 0U)
#define IO_VERSION__VERSION_H_GET() \
	(io0x102 >> 0U)
#define IO_RAM_BIST__KEY_GET() \
	((io0x104 & 0xffffu) >> 0U)
#define IO_RAM_BIST__PHASE_GET() \
	((io0x104 & 0x0007u) >> 0U)
#define IO_RAM_BIST__TRANSPARENT_GET() \
	((io0x104 & 0x0100u) >> 8U)
#define IO_RAM_BIST__REGULAR_GET() \
	((io0x104 & 0x0200u) >> 9U)
#define IO_RAM_BIST__RUNNING_GET() \
	((io0x104 & 0x0400u) >> 10U)
#define IO_RAM_BIST__VALID_CLOCK_GET() \
	((io0x104 & 0x0800u) >> 11U)
#define IO_RAM_BIST__REGULAR_BIST_ERROR_GET() \
	((io0x104 & 0x1000u) >> 12U)
#define IO_RAM_BIST__COMPLETED_GET() \
	((io0x104 & 0x8000u) >> 15U)
#define IO_RAM_BIST__LFSR_GET() \
	((io0x106 & 0xffffu) >> 0U)
#define IO_RAM_BIST__LSFR_GOT_GET() \
	((io0x106 & 0xffffu) >> 0U)
#define IO_RAM_BIST__LFSR_EXPECTED_GET() \
	(io0x108 >> 0U)
#define IO_RAM_BIST__ADL_GET() \
	(io0x10a >> 0U)
#define IO_RAM_BIST__ADH_GET() \
	(io0x10c >> 0U)
#define IO_RAM_BIST__ADD_START_L_GET() \
	(io0x10e >> 0U)
#define IO_RAM_BIST__ADD_START_H_GET() \
	(io0x110 >> 0U)
#define IO_RAM_BIST__ADD_STOP_L_GET() \
	(io0x112 >> 0U)
#define IO_RAM_BIST__ADD_STOP_H_GET() \
	(io0x114 >> 0U)
#define IO_RAM_BIST__NB_ECC_BITS_GET() \
	((io0x116 & 0x001fu) >> 0U)
#define IO_RAM_BIST__WORD_BIST_GET() \
	((io0x116 & 0x0020u) >> 5U)
#define IO_RAM_BIST__FUNCTIONAL_BIST_GET() \
	((io0x116 & 0x0040u) >> 6U)
#define IO_RAM_BIST__ADD_SCRAMBLE_GET() \
	((io0x116 & 0x0700u) >> 8U)
#define IO_RAM_BIST__SIGNATURE_INIT_GET() \
	((io0x116 & 0x1000u) >> 12U)
#define IO_CTIMER0__TREGB_GET() \
	(io0x118 >> 0U)
#define IO_CTIMER0__TREGA_GET() \
	(io0x11a >> 0U)
#define IO_CTIMER0__TCNT_GET() \
	(io0x11c >> 0U)
#define IO_CTIMER0__START_GET() \
	((io0x11e & 0x0001u) >> 0U)
#define IO_CTIMER0__STOP_GET() \
	((io0x11e & 0x0002u) >> 1U)
#define IO_CTIMER0__EDGA_GET() \
	((io0x11e & 0x000cu) >> 2U)
#define IO_CTIMER0__EDGB_GET() \
	((io0x11e & 0x0030u) >> 4U)
#define IO_CTIMER0__PWMI_GET() \
	((io0x11e & 0x0040u) >> 6U)
#define IO_CTIMER0__POL_GET() \
	((io0x11e & 0x0080u) >> 7U)
#define IO_CTIMER0__OVRA_GET() \
	((io0x11e & 0x0100u) >> 8U)
#define IO_CTIMER0__OVRB_GET() \
	((io0x11e & 0x0200u) >> 9U)
#define IO_CTIMER0__ENCMP_GET() \
	((io0x11e & 0x0400u) >> 10U)
#define IO_CTIMER0__MODE_GET() \
	((io0x11e & 0x3800u) >> 11U)
#define IO_CTIMER0__DIV_GET() \
	((io0x11e & 0xc000u) >> 14U)
#define IO_CTIMER1__TREGB_GET() \
	(io0x120 >> 0U)
#define IO_CTIMER1__TREGA_GET() \
	(io0x122 >> 0U)
#define IO_CTIMER1__TCNT_GET() \
	(io0x124 >> 0U)
#define IO_CTIMER1__START_GET() \
	((io0x126 & 0x0001u) >> 0U)
#define IO_CTIMER1__STOP_GET() \
	((io0x126 & 0x0002u) >> 1U)
#define IO_CTIMER1__EDGA_GET() \
	((io0x126 & 0x000cu) >> 2U)
#define IO_CTIMER1__EDGB_GET() \
	((io0x126 & 0x0030u) >> 4U)
#define IO_CTIMER1__PWMI_GET() \
	((io0x126 & 0x0040u) >> 6U)
#define IO_CTIMER1__POL_GET() \
	((io0x126 & 0x0080u) >> 7U)
#define IO_CTIMER1__OVRA_GET() \
	((io0x126 & 0x0100u) >> 8U)
#define IO_CTIMER1__OVRB_GET() \
	((io0x126 & 0x0200u) >> 9U)
#define IO_CTIMER1__ENCMP_GET() \
	((io0x126 & 0x0400u) >> 10U)
#define IO_CTIMER1__MODE_GET() \
	((io0x126 & 0x3800u) >> 11U)
#define IO_CTIMER1__DIV_GET() \
	((io0x126 & 0xc000u) >> 14U)
#define IO_SPI__DR_GET() \
	(io0x128 >> 0U)
#define IO_SPI__SBASE_GET() \
	(io0x12a >> 0U)
#define IO_SPI__RBASE_GET() \
	(io0x12c >> 0U)
#define IO_SPI__MSGLEN_GET() \
	(io0x12e >> 0U)
#define IO_SPI__PSCLN_GET() \
	((io0x130 & 0x000fu) >> 0U)
#define IO_SPI__PSCLM_GET() \
	((io0x130 & 0x00f0u) >> 4U)
#define IO_SPI__START_GET() \
	((io0x132 & 0x0001u) >> 0U)
#define IO_SPI__STOP_GET() \
	((io0x132 & 0x0002u) >> 1U)
#define IO_SPI__MASTER_GET() \
	((io0x132 & 0x0004u) >> 2U)
#define IO_SPI__SS_FORCE_GET() \
	((io0x132 & 0x0008u) >> 3U)
#define IO_SPI__BYTE_MODE_GET() \
	((io0x132 & 0x0010u) >> 4U)
#define IO_SPI__CPOL_GET() \
	((io0x132 & 0x0020u) >> 5U)
#define IO_SPI__CPHA_GET() \
	((io0x132 & 0x0040u) >> 6U)
#define IO_SPI__DMA_GET() \
	((io0x132 & 0x0080u) >> 7U)
#define IO_SPI__TX_EN_GET() \
	((io0x132 & 0x0100u) >> 8U)
#define IO_SPI__RX_EN_GET() \
	((io0x132 & 0x0200u) >> 9U)
#define IO_SPI__TE_GET() \
	((io0x132 & 0x1000u) >> 12U)
#define IO_SPI__RF_GET() \
	((io0x132 & 0x2000u) >> 13U)
#define IO_SPI__OVRF_GET() \
	((io0x132 & 0x4000u) >> 14U)
#define IO_SPI__MODF_GET() \
	((io0x132 & 0x8000u) >> 15U)
#define IO_PWM_MASTER1__CMP_GET() \
	(io0x134 >> 0U)
#define IO_PWM_MASTER1__HT_GET() \
	(io0x136 >> 0U)
#define IO_PWM_MASTER1__LT_GET() \
	(io0x138 >> 0U)
#define IO_PWM_MASTER1__PER_GET() \
	(io0x13a >> 0U)
#define IO_PWM_MASTER1__START_GET() \
	((io0x13c & 0x0001u) >> 0U)
#define IO_PWM_MASTER1__STOP_GET() \
	((io0x13c & 0x0002u) >> 1U)
#define IO_PWM_MASTER1__SLAVE_GET() \
	((io0x13c & 0x0004u) >> 2U)
#define IO_PWM_MASTER1__MODE_GET() \
	((io0x13c & 0x0018u) >> 3U)
#define IO_PWM_MASTER1__POL_GET() \
	((io0x13c & 0x0020u) >> 5U)
#define IO_PWM_MASTER1__IDLE_GET() \
	((io0x13c & 0x0040u) >> 6U)
#define IO_PWM_MASTER1__PWM_IN_GET() \
	((io0x13c & 0x0080u) >> 7U)
#define IO_PWM_MASTER1__PSCLN_GET() \
	((io0x13c & 0x0f00u) >> 8U)
#define IO_PWM_MASTER1__PSCLM_GET() \
	((io0x13c & 0xf000u) >> 12U)
#define IO_PWM_SLAVE1__CMP_GET() \
	(io0x13e >> 0U)
#define IO_PWM_SLAVE1__HT_GET() \
	(io0x140 >> 0U)
#define IO_PWM_SLAVE1__LT_GET() \
	(io0x142 >> 0U)
#define IO_PWM_SLAVE1__PER_GET() \
	(io0x144 >> 0U)
#define IO_PWM_SLAVE1__START_GET() \
	((io0x146 & 0x0001u) >> 0U)
#define IO_PWM_SLAVE1__STOP_GET() \
	((io0x146 & 0x0002u) >> 1U)
#define IO_PWM_SLAVE1__SLAVE_GET() \
	((io0x146 & 0x0004u) >> 2U)
#define IO_PWM_SLAVE1__MODE_GET() \
	((io0x146 & 0x0018u) >> 3U)
#define IO_PWM_SLAVE1__POL_GET() \
	((io0x146 & 0x0020u) >> 5U)
#define IO_PWM_SLAVE1__IDLE_GET() \
	((io0x146 & 0x0040u) >> 6U)
#define IO_PWM_SLAVE1__PWM_IN_GET() \
	((io0x146 & 0x0080u) >> 7U)
#define IO_PWM_SLAVE1__PSCLN_GET() \
	((io0x146 & 0x0f00u) >> 8U)
#define IO_PWM_SLAVE1__PSCLM_GET() \
	((io0x146 & 0xf000u) >> 12U)
#define IO_PWM_SLAVE2__CMP_GET() \
	(io0x148 >> 0U)
#define IO_PWM_SLAVE2__HT_GET() \
	(io0x14a >> 0U)
#define IO_PWM_SLAVE2__LT_GET() \
	(io0x14c >> 0U)
#define IO_PWM_SLAVE2__PER_GET() \
	(io0x14e >> 0U)
#define IO_PWM_SLAVE2__START_GET() \
	((io0x150 & 0x0001u) >> 0U)
#define IO_PWM_SLAVE2__STOP_GET() \
	((io0x150 & 0x0002u) >> 1U)
#define IO_PWM_SLAVE2__SLAVE_GET() \
	((io0x150 & 0x0004u) >> 2U)
#define IO_PWM_SLAVE2__MODE_GET() \
	((io0x150 & 0x0018u) >> 3U)
#define IO_PWM_SLAVE2__POL_GET() \
	((io0x150 & 0x0020u) >> 5U)
#define IO_PWM_SLAVE2__IDLE_GET() \
	((io0x150 & 0x0040u) >> 6U)
#define IO_PWM_SLAVE2__PWM_IN_GET() \
	((io0x150 & 0x0080u) >> 7U)
#define IO_PWM_SLAVE2__PSCLN_GET() \
	((io0x150 & 0x0f00u) >> 8U)
#define IO_PWM_SLAVE2__PSCLM_GET() \
	((io0x150 & 0xf000u) >> 12U)
#define IO_PWM_SLAVE3__CMP_GET() \
	(io0x152 >> 0U)
#define IO_PWM_SLAVE3__HT_GET() \
	(io0x154 >> 0U)
#define IO_PWM_SLAVE3__LT_GET() \
	(io0x156 >> 0U)
#define IO_PWM_SLAVE3__PER_GET() \
	(io0x158 >> 0U)
#define IO_PWM_SLAVE3__START_GET() \
	((io0x15a & 0x0001u) >> 0U)
#define IO_PWM_SLAVE3__STOP_GET() \
	((io0x15a & 0x0002u) >> 1U)
#define IO_PWM_SLAVE3__SLAVE_GET() \
	((io0x15a & 0x0004u) >> 2U)
#define IO_PWM_SLAVE3__MODE_GET() \
	((io0x15a & 0x0018u) >> 3U)
#define IO_PWM_SLAVE3__POL_GET() \
	((io0x15a & 0x0020u) >> 5U)
#define IO_PWM_SLAVE3__IDLE_GET() \
	((io0x15a & 0x0040u) >> 6U)
#define IO_PWM_SLAVE3__PWM_IN_GET() \
	((io0x15a & 0x0080u) >> 7U)
#define IO_PWM_SLAVE3__PSCLN_GET() \
	((io0x15a & 0x0f00u) >> 8U)
#define IO_PWM_SLAVE3__PSCLM_GET() \
	((io0x15a & 0xf000u) >> 12U)
#define IO_PWM_MASTER2__CMP_GET() \
	(io0x15c >> 0U)
#define IO_PWM_MASTER2__HT_GET() \
	(io0x15e >> 0U)
#define IO_PWM_MASTER2__LT_GET() \
	(io0x160 >> 0U)
#define IO_PWM_MASTER2__PER_GET() \
	(io0x162 >> 0U)
#define IO_PWM_MASTER2__START_GET() \
	((io0x164 & 0x0001u) >> 0U)
#define IO_PWM_MASTER2__STOP_GET() \
	((io0x164 & 0x0002u) >> 1U)
#define IO_PWM_MASTER2__SLAVE_GET() \
	((io0x164 & 0x0004u) >> 2U)
#define IO_PWM_MASTER2__MODE_GET() \
	((io0x164 & 0x0018u) >> 3U)
#define IO_PWM_MASTER2__POL_GET() \
	((io0x164 & 0x0020u) >> 5U)
#define IO_PWM_MASTER2__IDLE_GET() \
	((io0x164 & 0x0040u) >> 6U)
#define IO_PWM_MASTER2__PWM_IN_GET() \
	((io0x164 & 0x0080u) >> 7U)
#define IO_PWM_MASTER2__PSCLN_GET() \
	((io0x164 & 0x0f00u) >> 8U)
#define IO_PWM_MASTER2__PSCLM_GET() \
	((io0x164 & 0xf000u) >> 12U)
#define IO_ADC_SAR__START_GET() \
	((io0x166 & 0x0001u) >> 0U)
#define IO_ADC_SAR__STOP_GET() \
	((io0x166 & 0x0002u) >> 1U)
#define IO_ADC_SAR__SOS_SOURCE_GET() \
	((io0x166 & 0x000cu) >> 2U)
#define IO_ADC_SAR__SOC_SOURCE_GET() \
	((io0x166 & 0x0030u) >> 4U)
#define IO_ADC_SAR__NO_INTERLEAVE_GET() \
	((io0x166 & 0x0040u) >> 6U)
#define IO_ADC_SAR__SATURATE_GET() \
	((io0x166 & 0x0080u) >> 7U)
#define IO_ADC_SAR__INT_SCHEME_GET() \
	((io0x166 & 0x0300u) >> 8U)
#define IO_ADC_SAR__ASB_GET() \
	((io0x166 & 0x0c00u) >> 10U)
#define IO_ADC_SAR__ADC_WIDTH_GET() \
	((io0x166 & 0x1000u) >> 12U)
#define IO_ADC_SAR__SBASE_0_GET() \
	(io0x168 >> 0U)
#define IO_ADC_SAR__PAUSE_GET() \
	((io0x16a & 0x0001u) >> 0U)
#define IO_ADC_SAR__RESUME_GET() \
	((io0x16a & 0x0002u) >> 1U)
#define IO_ADC_SAR__SW_TRIG_GET() \
	((io0x16a & 0x0004u) >> 2U)
#define IO_ADC_SAR__READY_GET() \
	((io0x16a & 0x0008u) >> 3U)
#define IO_ADC_SAR__LAST_INT_SRC_GET() \
	((io0x16a & 0x0030u) >> 4U)
#define IO_ADC_SAR__STATE_GET() \
	((io0x16a & 0x00c0u) >> 6U)
#define IO_ADC_SAR__ADC_OVF_GET() \
	((io0x16a & 0x0100u) >> 8U)
#define IO_ADC_SAR__ADC_ERR_GET() \
	((io0x16a & 0x0200u) >> 9U)
#define IO_ADC_SAR__MEM_ERR_GET() \
	((io0x16a & 0x0400u) >> 10U)
#define IO_ADC_SAR__FRAME_ERR_GET() \
	((io0x16a & 0x0800u) >> 11U)
#define IO_ADC_SAR__ABORTED_GET() \
	((io0x16a & 0x1000u) >> 12U)
#define IO_ADC_SAR__ADC_CLK_DIV_GET() \
	(io0x16c >> 0U)
#define IO_ADC_SAR__TEST_CONV2_GET() \
	((io0x16e & 0x0001u) >> 0U)
#define IO_ADC_SAR__TEST_CONV3_GET() \
	((io0x16e & 0x0002u) >> 1U)
#define IO_ADC_SAR__TEST_CONV4_GET() \
	((io0x16e & 0x0004u) >> 2U)
#define IO_ADC_SAR__TEST_TRIM_GET() \
	((io0x16e & 0x0008u) >> 3U)
#define IO_ADC_SAR__ADC_DATA_GET() \
	((io0x170 & 0x03ffu) >> 0U)
#define IO_ADC_SAR__SEL_TR_ADCREF_GET() \
	((io0x170 & 0x0400u) >> 10U)
#define IO_ADC_SAR__TR_ADCREF1_GET() \
	((io0x172 & 0x007fu) >> 0U)
#define IO_ADC_SAR__TR_ADCREF2_GET() \
	((io0x172 & 0x3f80u) >> 7U)
#define IO_ADC_SAR__TR_ADCREF3_GET() \
	((io0x174 & 0x007fu) >> 0U)
#define IO_ADC_SAR__IDDQ_ADC_GET() \
	((io0x174 & 0x0080u) >> 7U)
#define IO_EEPROM_FLASH__T_10NS_GET() \
	((io0x176 & 0x0001u) >> 0U)
#define IO_EEPROM_FLASH__T_50NS_GET() \
	((io0x176 & 0x001cu) >> 2U)
#define IO_EEPROM_FLASH__T_10US_GET() \
	((io0x176 & 0x03e0u) >> 5U)
#define IO_EEPROM_FLASH__T_50US_GET() \
	((io0x176 & 0x7c00u) >> 10U)
#define IO_EEPROM_FLASH__LOCK_T_GET() \
	((io0x176 & 0x8000u) >> 15U)
#define IO_EEPROM_FLASH__T_1US_GET() \
	((io0x178 & 0x001fu) >> 0U)
#define IO_EEPROM_FLASH__LOCK_1US_GET() \
	((io0x178 & 0x8000u) >> 15U)
#define IO_EEPROM_FLASH__FL_DMA_GET() \
	((io0x17a & 0x0001u) >> 0U)
#define IO_EEPROM_FLASH__FL_BUFFER_MODE_GET() \
	((io0x17a & 0x0002u) >> 1U)
#define IO_EEPROM_FLASH__EE_FL_VERSION_GET() \
	((io0x17a & 0x00f0u) >> 4U)
#define IO_EEPROM_FLASH__EE_DMA_GET() \
	((io0x17a & 0x0100u) >> 8U)
#define IO_EEPROM_FLASH__EE_EXTEND_DATA_GET() \
	((io0x17a & 0x0200u) >> 9U)
#define IO_EEPROM_FLASH__EE_BUFFER_MODE_GET() \
	((io0x17a & 0x0400u) >> 10U)
#define IO_EEPROM_FLASH__EE_FL_PDN_LOW_GET() \
	((io0x17a & 0x8000u) >> 15U)
#define IO_EEPROM_FLASH__FL_COMMAND_GET() \
	((io0x17c & 0xffffu) >> 0U)
#define IO_EEPROM_FLASH__FL_STATUS_GET() \
	((io0x17c & 0x000fu) >> 0U)
#define IO_EEPROM_FLASH__FL_ER_TIME_GET() \
	((io0x17e & 0x00ffu) >> 0U)
#define IO_EEPROM_FLASH__FL_WR_TIME_GET() \
	((io0x17e & 0x7f00u) >> 8U)
#define IO_EEPROM_FLASH__FL_LOCK_ER_WR_GET() \
	((io0x17e & 0x8000u) >> 15U)
#define IO_EEPROM_FLASH__FL_WAIT_STATES_GET() \
	((io0x180 & 0x0007u) >> 0U)
#define IO_EEPROM_FLASH__FL_BYPASS_QUEUE_GET() \
	((io0x180 & 0x0010u) >> 4U)
#define IO_EEPROM_FLASH__FL_PREDICTION_BEHAVIOR_GET() \
	((io0x180 & 0x00c0u) >> 6U)
#define IO_EEPROM_FLASH__FL_DED_RETRY_GET() \
	((io0x180 & 0x0700u) >> 8U)
#define IO_EEPROM_FLASH__FL_HALT_BEHAVIOR_GET() \
	((io0x180 & 0x3000u) >> 12U)
#define IO_EEPROM_FLASH__FL_LOCK_RDY_GET() \
	((io0x180 & 0x8000u) >> 15U)
#define IO_EEPROM_FLASH__FL_SBE_GET() \
	((io0x182 & 0x0001u) >> 0U)
#define IO_EEPROM_FLASH__FL_DATA_CORRUPTED_GET() \
	((io0x182 & 0x0002u) >> 1U)
#define IO_EEPROM_FLASH__FL_EXTENDED_DATA_GET() \
	((io0x182 & 0x0100u) >> 8U)
#define IO_EEPROM_FLASH__FL_PAGE_NUMBER_GET() \
	((io0x184 & 0x000fu) >> 0U)
#define IO_EEPROM_FLASH__FL_SECTOR_NUMBER_GET() \
	((io0x184 & 0x00f0u) >> 4U)
#define IO_EEPROM_FLASH__FL_CS_AREA_GET() \
	((io0x184 & 0x0100u) >> 8U)
#define IO_EEPROM_FLASH__FL_32K_SELEC_GET() \
	((io0x184 & 0x3000u) >> 12U)
#define IO_EEPROM_FLASH__EE_ACTIVE_GET() \
	((io0x186 & 0x0001u) >> 0U)
#define IO_EEPROM_FLASH__EE_CONFIGURED_GET() \
	((io0x186 & 0x0002u) >> 1U)
#define IO_EEPROM_FLASH__EE_WE_KEY_GET() \
	((io0x186 & 0x00f0u) >> 4U)
#define IO_EEPROM_FLASH__EE_W_MODE_GET() \
	((io0x186 & 0x0700u) >> 8U)
#define IO_EEPROM_FLASH__EE_BUSY_BUF_NOT_EMPTY_GET() \
	((io0x186 & 0x1000u) >> 12U)
#define IO_EEPROM_FLASH__EE_BUSY_WR_GET() \
	((io0x186 & 0x2000u) >> 13U)
#define IO_EEPROM_FLASH__EE_BUSY_STBY_GET() \
	((io0x186 & 0x4000u) >> 14U)
#define IO_EEPROM_FLASH__EE_BUSY_GET() \
	((io0x186 & 0x8000u) >> 15U)
#define IO_EEPROM_FLASH__EE_SBE_1_GET() \
	((io0x188 & 0x0001u) >> 0U)
#define IO_EEPROM_FLASH__EE_DATA_CORRUPTED_1_GET() \
	((io0x188 & 0x0002u) >> 1U)
#define IO_EEPROM_FLASH__EE_SBE_2_GET() \
	((io0x188 & 0x0004u) >> 2U)
#define IO_EEPROM_FLASH__EE_DATA_CORRUPTED_2_GET() \
	((io0x188 & 0x0008u) >> 3U)
#define IO_EEPROM_FLASH__EE_PRE_WR_TIME_GET() \
	((io0x18a & 0x007fu) >> 0U)
#define IO_EEPROM_FLASH__EE_WR_TIME_GET() \
	((io0x18a & 0x7f00u) >> 8U)
#define IO_EEPROM_FLASH__EE_LOCK_WR_GET() \
	((io0x18a & 0x8000u) >> 15U)
#define IO_EEPROM_FLASH__EE_ER_TIME_GET() \
	((io0x18c & 0x003fu) >> 0U)
#define IO_EEPROM_FLASH__EE_LOCK_ER_GET() \
	((io0x18c & 0x8000u) >> 15U)
#define IO_EEPROM_FLASH__EE_PROGRAM_CYCLE_GET() \
	((io0x18e & 0x001fu) >> 0U)
#define IO_EEPROM_FLASH__EE_PROGRAM_CYCLE_LOCK_GET() \
	((io0x18e & 0x8000u) >> 15U)
#define IO_EEPROM_FLASH__EE_HALT_BEHAVIOR_GET() \
	((io0x190 & 0x0003u) >> 0U)
#define IO_EEPROM_FLASH__EE_WAIT_STATES_GET() \
	((io0x190 & 0x0f00u) >> 8U)
#define IO_EEPROM_FLASH__EE_LOCK_RD_GET() \
	((io0x190 & 0x8000u) >> 15U)
#define IO_EEPROM_FLASH__EE_INT_INVALID_SRC_GET() \
	(io0x192 >> 0U)
#define IO_EEPROM_FLASH__FL_PATTERN_ID_GET() \
	((io0x19c & 0x0070u) >> 4U)
#define IO_EEPROM_FLASH__FL_ACCESS_ORDER_GET() \
	((io0x19c & 0x0300u) >> 8U)
#define IO_EEPROM_FLASH__FL_TEST_AREA_GET() \
	((io0x19c & 0x0c00u) >> 10U)
#define IO_EEPROM_FLASH__FL_ERROR_GET() \
	((io0x19c & 0x4000u) >> 14U)
#define IO_EEPROM_FLASH__FL_COMPLETED_GET() \
	((io0x19c & 0x8000u) >> 15U)
#define IO_EEPROM_FLASH__FL_BITS_ERRORS_GET() \
	(io0x19e >> 0U)
#define IO_EEPROM_FLASH__FL_SIG_L_GET() \
	(io0x1a0 >> 0U)
#define IO_EEPROM_FLASH__FL_SIG_H_GET() \
	(io0x1a2 >> 0U)
#define IO_EEPROM_FLASH__EE_CMD_GET() \
	((io0x1a4 & 0x0003u) >> 0U)
#define IO_EEPROM_FLASH__EE_PATTERN_ID_GET() \
	((io0x1a4 & 0x0070u) >> 4U)
#define IO_EEPROM_FLASH__EE_ACCESS_ORDER_GET() \
	((io0x1a4 & 0x0300u) >> 8U)
#define IO_EEPROM_FLASH__EE_TEST_AREA_GET() \
	((io0x1a4 & 0x0c00u) >> 10U)
#define IO_EEPROM_FLASH__EE_IN_PROGRESS_GET() \
	((io0x1a4 & 0x2000u) >> 13U)
#define IO_EEPROM_FLASH__EE_ERROR_GET() \
	((io0x1a4 & 0x4000u) >> 14U)
#define IO_EEPROM_FLASH__EE_COMPLETED_GET() \
	((io0x1a4 & 0x8000u) >> 15U)
#define IO_EEPROM_FLASH__EE_BITS_ERRORS_GET() \
	(io0x1a6 >> 0U)
#define IO_EEPROM_FLASH__EE_SIG_L_GET() \
	(io0x1a8 >> 0U)
#define IO_EEPROM_FLASH__EE_SIG_H_GET() \
	(io0x1aa >> 0U)
#define IO_COLIN__ADDR_PATCH0_GET() \
	((io0x1ac & 0x0fffu) >> 0U)
#define IO_COLIN__CTRL_PATCH0_GET() \
	((io0x1ac & 0x1000u) >> 12U)
#define IO_COLIN__DATA_PATCH0_GET() \
	(io0x1ae >> 0U)
#define IO_COLIN__ADDR_PATCH1_GET() \
	((io0x1b0 & 0x0fffu) >> 0U)
#define IO_COLIN__CTRL_PATCH1_GET() \
	((io0x1b0 & 0x1000u) >> 12U)
#define IO_COLIN__DATA_PATCH1_GET() \
	(io0x1b2 >> 0U)
#define IO_COLIN__ADDR_PATCH2_GET() \
	((io0x1b4 & 0x0fffu) >> 0U)
#define IO_COLIN__CTRL_PATCH2_GET() \
	((io0x1b4 & 0x1000u) >> 12U)
#define IO_COLIN__DATA_PATCH2_GET() \
	(io0x1b6 >> 0U)
#define IO_COLIN__ADDR_PATCH3_GET() \
	((io0x1b8 & 0x0fffu) >> 0U)
#define IO_COLIN__CTRL_PATCH3_GET() \
	((io0x1b8 & 0x1000u) >> 12U)
#define IO_COLIN__DATA_PATCH3_GET() \
	(io0x1ba >> 0U)
#define IO_COLIN__SPEED_GET() \
	((io_byte_0x1bc & 0x07u) >> 0U)
#define IO_COLIN__RUN_GET() \
	((io_byte_0x1bc & 0x08u) >> 3U)
#define IO_COLIN__SIGNAL_GET() \
	((io_byte_0x1bd & 0x01u) >> 0U)
#define IO_COLIN__ERROR_GET() \
	((io_byte_0x1bd & 0x02u) >> 1U)
#define IO_COLIN__HANDSHAKE_GET() \
	((io_byte_0x1bd & 0x04u) >> 2U)
#define IO_COLIN__EVENT_GET() \
	((io_byte_0x1bd & 0x08u) >> 3U)
#define IO_COLIN__COMMAND_GET() \
	(io_byte_0x1be >> 0U)
#define IO_COLIN__SLAVE_IT_GET() \
	(io_byte_0x1bf >> 0U)
#define IO_COLIN__RAM_ACCESS_GET() \
	((io0x1c0 & 0x0007u) >> 0U)
#define IO_COLIN__RAM_SETUP_GET() \
	((io0x1c0 & 0x0010u) >> 4U)
#define IO_COLIN__ROM_ACCESS_GET() \
	((io0x1c0 & 0x0700u) >> 8U)
#define IO_COLIN__ROM_SETUP_GET() \
	((io0x1c0 & 0x1000u) >> 12U)
#define IO_COLIN__DISABLE_ROM_GET() \
	((io0x1c2 & 0x0001u) >> 0U)
#define IO_COLIN__DISABLE_RAM_GET() \
	((io0x1c2 & 0x0100u) >> 8U)
#define IO_COLIN__RAM_PROT_LIMIT_GET() \
	((io0x1c4 & 0x00ffu) >> 0U)
#define IO_COLIN__LOCK_GET() \
	((io0x1c4 & 0x8000u) >> 15U)
#define IO_PORT_LIN_XKEY__LIN_XKEY_GET() \
	(io0x1c6 >> 0U)
#define IO_TRIM_BG_BIAS__PRE_TR_BGA_GET() \
	((io0x1c8 & 0x000fu) >> 0U)
#define IO_TRIM_BG_BIAS__PRE_TR_BGD_GET() \
	((io0x1c8 & 0x00f0u) >> 4U)
#define IO_TRIM_BG_BIAS__PRE_TR_BIAS_GET() \
	((io0x1c8 & 0x3f00u) >> 8U)
#define IO_TRIM_BG_BIAS__TR_UNUSED_GET() \
	((io0x1c8 & 0x4000u) >> 14U)
#define IO_TRIM_BG_BIAS__LOCK_GET() \
	((io0x1c8 & 0x8000u) >> 15U)
#define IO_TRIM_VDD__PRE_TR_VDDA_GET() \
	((io0x1ca & 0x0007u) >> 0U)
#define IO_TRIM_VDD__PRE_TR_VDDD_GET() \
	((io0x1ca & 0x0038u) >> 3U)
#define IO_TRIM_VDD__PRE_TR_SUP_GET() \
	((io0x1ca & 0x3fc0u) >> 6U)
#define IO_TRIM_VDD__TR_UNUSED_GET() \
	((io0x1ca & 0x4000u) >> 14U)
#define IO_TRIM_VDD__LOCK_GET() \
	((io0x1ca & 0x8000u) >> 15U)
#define IO_TRIM_RCO32M__TR_RCO32M_IN_GET() \
	((io0x1cc & 0x03ffu) >> 0U)
#define IO_TRIM_RCO32M__TR_UNUSED_GET() \
	((io0x1cc & 0x7c00u) >> 10U)
#define IO_TRIM_RCO32M__LOCK_GET() \
	((io0x1cc & 0x8000u) >> 15U)
#define IO_TRIM_RCO1M__PRE_TR_RCO1M_GET() \
	((io0x1ce & 0x00ffu) >> 0U)
#define IO_TRIM_RCO1M__PRE_TR_LIN_SLEWRATE_GET() \
	((io0x1ce & 0x0700u) >> 8U)
#define IO_TRIM_RCO1M__PRE_TR_LIN_SLVTERM_GET() \
	((io0x1ce & 0x3800u) >> 11U)
#define IO_TRIM_RCO1M__TR_UNUSED_GET() \
	((io0x1ce & 0x4000u) >> 14U)
#define IO_TRIM_RCO1M__LOCK_GET() \
	((io0x1ce & 0x8000u) >> 15U)
#define IO_PORT_SSCM_CONF__SSCM_EN_GET() \
	((io0x1d0 & 0x0001u) >> 0U)
#define IO_PORT_SSCM_CONF__SSCM_SINGLEBIT_GET() \
	((io0x1d0 & 0x0002u) >> 1U)
#define IO_PORT_SSCM_CONF__SSCM_CENTERED_GET() \
	((io0x1d0 & 0x0004u) >> 2U)
#define IO_PORT_STEP_CONF__STEP_INC_GET() \
	((io0x1d2 & 0x000fu) >> 0U)
#define IO_PORT_STEP_CONF__STEP_DUR_GET() \
	((io0x1d2 & 0x00f0u) >> 4U)
#define IO_PORT_STEP_CONF__STEP_CNT_GET() \
	((io0x1d2 & 0xff00u) >> 8U)
#define IO_PORT_SUPP_TEST__TEST_BGA_GET() \
	((io0x1d4 & 0x0001u) >> 0U)
#define IO_PORT_SUPP_TEST__TEST_VAUX_ADDCURRENT_GET() \
	((io0x1d4 & 0x0002u) >> 1U)
#define IO_PORT_SUPP_TEST__TEST_10U_BIAS_GET() \
	((io0x1d4 & 0x0004u) >> 2U)
#define IO_PORT_SUPP_TEST__TEST_5U_BIASAUX_GET() \
	((io0x1d4 & 0x0008u) >> 3U)
#define IO_PORT_SUPP_TEST__PORTEST_GET() \
	((io0x1d4 & 0x0010u) >> 4U)
#define IO_PORT_SUPP_TEST__SWITCHOFFREG_VDDA_GET() \
	((io0x1d4 & 0x0060u) >> 5U)
#define IO_PORT_SUPP_TEST__SWITCHOFFREG_VDDD_GET() \
	((io0x1d4 & 0x0180u) >> 7U)
#define IO_PORT_SUPP_TEST__SWITCHOFFUV_VDDD_RES_GET() \
	((io0x1d4 & 0x0200u) >> 9U)
#define IO_PORT_SUPP_TEST__SBY_BIAS_GET() \
	((io0x1d4 & 0x0400u) >> 10U)
#define IO_PORT_SUPP_TEST__LOW_VDDD_GET() \
	((io0x1d4 & 0x0800u) >> 11U)
#define IO_PORT_SUPP_TEST__SHOVE_VDDD_GET() \
	((io0x1d4 & 0x1000u) >> 12U)
#define IO_PORT_SUPP_TEST__SHOVE_VDDA_GET() \
	((io0x1d4 & 0x2000u) >> 13U)
#define IO_PORT_SUPP_TEST__SHOVE_VAUX_GET() \
	((io0x1d4 & 0x4000u) >> 14U)
#define IO_PORT_SUPP2_TEST__IDDQ_REG_VDDA_GET() \
	((io0x1d6 & 0x0001u) >> 0U)
#define IO_PORT_SUPP2_TEST__IDDQ_REG_VDDD_GET() \
	((io0x1d6 & 0x0002u) >> 1U)
#define IO_PORT_SUPP2_TEST__IDDQSENS_REG_VDDD_GET() \
	((io0x1d6 & 0x0004u) >> 2U)
#define IO_PORT_SUPP2_TEST__INT_WU_TEST_GET() \
	((io0x1d6 & 0x0008u) >> 3U)
#define IO_PORT_SUPP2_TEST__TEST_TA0_EN_GET() \
	((io0x1d6 & 0x0010u) >> 4U)
#define IO_PORT_SUPP2_TEST__TEST_TA1_EN_GET() \
	((io0x1d6 & 0x0020u) >> 5U)
#define IO_PORT_SUPP2_TEST__TEST_MEM_ANA_GET() \
	((io0x1d6 & 0x0040u) >> 6U)
#define IO_PORT_SUPP2_TEST__IDDQ_TEMPSENSE_GET() \
	((io0x1d6 & 0x0080u) >> 7U)
#define IO_PORT_SUPP2_TEST__IDDQ_CLK10K_GET() \
	((io0x1d6 & 0x0100u) >> 8U)
#define IO_PORT_SUPP2_TEST__TST_VDDA_OUT2_FV_GET() \
	((io0x1d6 & 0x0200u) >> 9U)
#define IO_PORT_SUPP2_TEST__TST_VDDD_OUT2_FV_GET() \
	((io0x1d6 & 0x0400u) >> 10U)
#define IO_PORT_SUPP2_TEST__TST_IO_LV_GET() \
	((io0x1d6 & 0x0800u) >> 11U)
#define IO_PORT_SUPP2_TEST__FGTSM_GET() \
	((io0x1d6 & 0x1000u) >> 12U)
#define IO_PORT_SUPP2_TEST__FSTOP_GET() \
	((io0x1d6 & 0x2000u) >> 13U)
#define IO_PORT_LIN_TEST__TEST_2U8_BIASLIN_GET() \
	(io0x1d8 >> 0U)
#define IO_PORT_SPARE_TEST__SET_IOX_CONN2PHV_GET() \
	((io0x1da & 0x0001u) >> 0U)
#define IO_PORT_SPARE_TEST__RST_IOX_CONN2PHV_GET() \
	((io0x1da & 0x0002u) >> 1U)
#define IO_PORT_SPARE_TEST__TST_VDDA_VT_MON_SUP_GET() \
	((io0x1da & 0x0004u) >> 2U)
#define IO_PORT_SPARE_TEST__CPCLKSEL_DRV_GET() \
	((io0x1da & 0x0018u) >> 3U)
#define IO_PORT_SPARE_TEST__TST_HS_SHORT_DET_GET() \
	((io0x1da & 0x0060u) >> 5U)
#define IO_PORT_SPARE_TEST__TST_FLASH_LV0_1_GET() \
	((io0x1da & 0x0080u) >> 7U)
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_BGA_GET() \
	((io0x1dc & 0x0001u) >> 0U)
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_BGD_GET() \
	((io0x1dc & 0x0002u) >> 1U)
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_VDDA_GET() \
	((io0x1dc & 0x0004u) >> 2U)
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_VDDD_GET() \
	((io0x1dc & 0x0008u) >> 3U)
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_BIAS_GET() \
	((io0x1dc & 0x0010u) >> 4U)
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_SUP_GET() \
	((io0x1dc & 0x0020u) >> 5U)
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_LIN_SLEWRATE_GET() \
	((io0x1dc & 0x0040u) >> 6U)
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_LIN_SLVTERM_GET() \
	((io0x1dc & 0x0080u) >> 7U)
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_RCO32M_GET() \
	((io0x1dc & 0x0100u) >> 8U)
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_RCO1M_GET() \
	((io0x1dc & 0x0200u) >> 9U)
#define IO_PORT_IO_IN__IO_IN_SYNC_GET() \
	(io0x1de >> 0U)
#define IO_PORT_SUPP_IN__UV_VDDA_IT_GET() \
	((io0x1e0 & 0x0001u) >> 0U)
#define IO_PORT_SUPP_IN__UV_VDDA_SYNC_GET() \
	((io0x1e0 & 0x0002u) >> 1U)
#define IO_PORT_SUPP_IN__UV_VS_IT_GET() \
	((io0x1e0 & 0x0004u) >> 2U)
#define IO_PORT_SUPP_IN__UV_VS_SYNC_GET() \
	((io0x1e0 & 0x0008u) >> 3U)
#define IO_PORT_SUPP_IN__OV_VS_IT_GET() \
	((io0x1e0 & 0x0010u) >> 4U)
#define IO_PORT_SUPP_IN__OV_VS_SYNC_GET() \
	((io0x1e0 & 0x0020u) >> 5U)
#define IO_PORT_SUPP_IN__OVT_IT_GET() \
	((io0x1e0 & 0x0040u) >> 6U)
#define IO_PORT_SUPP_IN__OVT_SYNC_GET() \
	((io0x1e0 & 0x0080u) >> 7U)
#define IO_PORT_SUPP_IN__OVC_IT_GET() \
	((io0x1e0 & 0x0100u) >> 8U)
#define IO_PORT_SUPP_IN__OVC_SYNC_GET() \
	((io0x1e0 & 0x0200u) >> 9U)
#define IO_PORT_SUPP_IN__UV_VDDAF_IT_GET() \
	((io0x1e0 & 0x0400u) >> 10U)
#define IO_PORT_SUPP_IN__UV_VDDAF_SYNC_GET() \
	((io0x1e0 & 0x0800u) >> 11U)
#define IO_PORT_MISC_IN__AIN_SUP_GET() \
	((io0x1e2 & 0x00ffu) >> 0U)
#define IO_PORT_MISC_IN__STOP_MODE_GET() \
	((io0x1e2 & 0x0100u) >> 8U)
#define IO_PORT_MISC_IN__RSTAT_GET() \
	((io0x1e2 & 0x0200u) >> 9U)
#define IO_PORT_MISC_IN__INTERNAL_WU_GET() \
	((io0x1e2 & 0x0400u) >> 10U)
#define IO_PORT_MISC_IN__LIN_WU_GET() \
	((io0x1e2 & 0x0800u) >> 11U)
#define IO_PORT_MISC_IN__PHYSTAT1_GET() \
	((io0x1e2 & 0x1000u) >> 12U)
#define IO_PORT_MISC_IN__LIN_RXD_GET() \
	((io0x1e2 & 0x2000u) >> 13U)
#define IO_PORT_MISC_IN__LOCAL_WU_GET() \
	((io0x1e2 & 0x4000u) >> 14U)
#define IO_PORT_MISC_IN__XOR_WU_IO_GET() \
	((io0x1e2 & 0x8000u) >> 15U)
#define IO_PORT_SUPP_CFG__UV_VDDA_FILT_SEL_GET() \
	((io0x1e4 & 0x0001u) >> 0U)
#define IO_PORT_SUPP_CFG__UV_VDDAF_FILT_SEL_GET() \
	((io0x1e4 & 0x0006u) >> 1U)
#define IO_PORT_SUPP_CFG__UV_VS_FILT_SEL_GET() \
	((io0x1e4 & 0x0008u) >> 3U)
#define IO_PORT_SUPP_CFG__OV_VS_FILT_SEL_GET() \
	((io0x1e4 & 0x0010u) >> 4U)
#define IO_PORT_SUPP_CFG__OVC_FILT_SEL_GET() \
	((io0x1e4 & 0x0020u) >> 5U)
#define IO_PORT_SUPP_CFG__OVT_FILT_SEL_GET() \
	((io0x1e4 & 0x0040u) >> 6U)
#define IO_PORT_IO_OUT_SOFT__IO_OUT_SOFT_GET() \
	(io0x1e6 >> 0U)
#define IO_PORT_IO_OUT_EN__UNUSED_GET() \
	((io0x1e8 & 0x000fu) >> 0U)
#define IO_PORT_IO_OUT_EN__IO_CH_SEL_GET() \
	((io0x1e8 & 0x0070u) >> 4U)
#define IO_PORT_IO_OUT_EN__IO0_LV_ENABLE_GET() \
	((io0x1e8 & 0x0080u) >> 7U)
#define IO_PORT_IO_OUT_EN__IO0_OD_ENABLE_GET() \
	((io0x1e8 & 0x0100u) >> 8U)
#define IO_PORT_IO_OUT_EN__IOX_OD_ENABLE_GET() \
	((io0x1e8 & 0x0200u) >> 9U)
#define IO_PORT_IO_CFG0__IO0_OUT_SEL_GET() \
	((io0x1ea & 0x000fu) >> 0U)
#define IO_PORT_IO_CFG0__IO1_OUT_SEL_GET() \
	((io0x1ea & 0x00f0u) >> 4U)
#define IO_PORT_IO_CFG0__IO2_OUT_SEL_GET() \
	((io0x1ea & 0x0f00u) >> 8U)
#define IO_PORT_IO_CFG0__IO3_OUT_SEL_GET() \
	((io0x1ea & 0xf000u) >> 12U)
#define IO_PORT_LIN_XTX_CFG__LIN_XTX_OUT_SEL_GET() \
	((io0x1ec & 0x000fu) >> 0U)
#define IO_PORT_LIN_XTX_CFG__LIN_COLIN_RX_SEL_GET() \
	((io0x1ec & 0x0030u) >> 4U)
#define IO_PORT_LIN_XTX_CFG__LIN_OUT_SOFT_GET() \
	((io0x1ec & 0x0040u) >> 6U)
#define IO_PORT_LIN_XTX_CFG__LIN_IN_SOFT_GET() \
	((io0x1ec & 0x0080u) >> 7U)
#define IO_PORT_TIMER_CFG__TIMER0_CHA_SEL_GET() \
	((io0x1ee & 0x001fu) >> 0U)
#define IO_PORT_TIMER_CFG__UNUSED_GET() \
	((io0x1ee & 0x00e0u) >> 5U)
#define IO_PORT_TIMER_CFG__TIMER0_CHB_SEL_GET() \
	((io0x1ee & 0x1f00u) >> 8U)
#define IO_PORT_COMM_CFG__SPI_MOSI_IN_SEL_GET() \
	((io0x1f0 & 0x0007u) >> 0U)
#define IO_PORT_COMM_CFG__SPI_MISO_IN_SEL_GET() \
	((io0x1f0 & 0x0070u) >> 4U)
#define IO_PORT_COMM_CFG__SPI_SCK_IN_SEL_GET() \
	((io0x1f0 & 0x0700u) >> 8U)
#define IO_PORT_COMM_CFG__SPI_SS_IN_SEL_GET() \
	((io0x1f0 & 0x7000u) >> 12U)
#define IO_PORT_MISC_OUT__CLEAR_STOP_GET() \
	((io0x1f2 & 0x0001u) >> 0U)
#define IO_PORT_MISC_OUT__SET_RSTAT_GET() \
	((io0x1f2 & 0x0002u) >> 1U)
#define IO_PORT_MISC_OUT__CLEAR_RSTAT_GET() \
	((io0x1f2 & 0x0004u) >> 2U)
#define IO_PORT_MISC_OUT__WUI_GET() \
	((io0x1f2 & 0x0018u) >> 3U)
#define IO_PORT_MISC_OUT__SWITCH_VDDA_TO_5V_GET() \
	((io0x1f2 & 0x0020u) >> 5U)
#define IO_PORT_MISC_OUT__PRUV_VS_GET() \
	((io0x1f2 & 0x01c0u) >> 6U)
#define IO_PORT_MISC_OUT__PROV_VS_GET() \
	((io0x1f2 & 0x0600u) >> 9U)
#define IO_PORT_MISC_OUT__PRUV_VDDA_GET() \
	((io0x1f2 & 0x0800u) >> 11U)
#define IO_PORT_MISC_OUT__SEL_TEMP_GET() \
	((io0x1f2 & 0xf000u) >> 12U)
#define IO_PORT_MISC2_OUT__ENABLE_OSD_DRV_GET() \
	((io0x1f4 & 0x0003u) >> 0U)
#define IO_PORT_MISC2_OUT__UNUSED_GET() \
	((io0x1f4 & 0x000cu) >> 2U)
#define IO_PORT_MISC2_OUT__AOUT_SUP_GET() \
	((io0x1f4 & 0x00f0u) >> 4U)
#define IO_PORT_MISC2_OUT__WU_IO_EN_GET() \
	((io0x1f4 & 0x0100u) >> 8U)
#define IO_PORT_MISC2_OUT__ENABLE_OTD_GET() \
	((io0x1f4 & 0x0200u) >> 9U)
#define IO_PORT_MISC2_OUT__VSM_FILT_ON_GET() \
	((io0x1f4 & 0x0400u) >> 10U)
#define IO_PORT_STOPMD_CTRL__SEL_STOP_MODE_GET() \
	(io0x1f6 >> 0U)
#define IO_PORT_STOPMD_CFG__PRE_SWITCHOFFUV_VDDA_GET() \
	((io0x1f8 & 0x0001u) >> 0U)
#define IO_PORT_STOPMD_CFG__PRE_SWITCHOFFUV_VS_GET() \
	((io0x1f8 & 0x0002u) >> 1U)
#define IO_PORT_STOPMD_CFG__PRE_SWITCHOFFOV_VS_GET() \
	((io0x1f8 & 0x0004u) >> 2U)
#define IO_PORT_STOPMD_CFG__PRE_SBY_RCO32M_GET() \
	((io0x1f8 & 0x0008u) >> 3U)
#define IO_PORT_STOPMD_CFG__PRE_SBY_RCO1M_GET() \
	((io0x1f8 & 0x0010u) >> 4U)
#define IO_PORT_DIS_GTSM__DIS_GTSM_GET() \
	(io0x1fa >> 0U)
#define IO_PORT_LIN_XCFG__LIN_XCFG_GET() \
	(io0x1fc >> 0U)
#define IO_PORT_LIN_XCFG_VALID__LIN_XCFG_VALID_GET() \
	(io0x1fe >> 0U)
#define IO_PORT_CLOCK_CTRL__AC_SEL_GET() \
	(io0x200 >> 0U)
#define IO_PORT_LINAA1__LINAA_GAIN_GET() \
	((io0x202 & 0x000fu) >> 0U)
#define IO_PORT_LINAA1__LINAA_DIV_GET() \
	((io0x202 & 0x01f0u) >> 4U)
#define IO_PORT_LINAA1__LINAA_RST1_GET() \
	((io0x202 & 0x0200u) >> 9U)
#define IO_PORT_LINAA1__LINAA_RST2_GET() \
	((io0x202 & 0x0400u) >> 10U)
#define IO_PORT_LINAA1__LINAA_EN_GET() \
	((io0x202 & 0x0800u) >> 11U)
#define IO_PORT_LINAA1__LINAA_CDOUTEN_GET() \
	((io0x202 & 0x1000u) >> 12U)
#define IO_PORT_LINAA2__LCD_SEL_LINAA_GET() \
	((io0x204 & 0x0007u) >> 0U)
#define IO_PORT_LINAA2__LCD_ON_LINAA_GET() \
	((io0x204 & 0x0008u) >> 3U)
#define IO_PORT_LINAA2__LCD_DIS_LINAA_GET() \
	((io0x204 & 0x0010u) >> 4U)
#define IO_TRIM_MISC__TRIM_LCD_LINAA_GET() \
	((io0x206 & 0x003fu) >> 0U)
#define IO_TRIM_MISC__TRIM_OTD_GET() \
	((io0x206 & 0x0fc0u) >> 6U)
#define IO_TRIM_MISC__TRIM_SDAFILT_IO_GET() \
	((io0x206 & 0x3000u) >> 12U)
#define IO_TRIM_MISC__LOCK_GET() \
	((io0x206 & 0x8000u) >> 15U)
#define IO_TRIM1_DRV__TRIM_DRVSUP_GET() \
	((io0x208 & 0x0003u) >> 0U)
#define IO_TRIM1_DRV__PRE_TRIM_DRVMOD_CPCLK_GET() \
	((io0x208 & 0x0ffcu) >> 2U)
#define IO_TRIM1_DRV__LOCK_GET() \
	((io0x208 & 0x8000u) >> 15U)
#define IO_TRIM2_DRV__TRIM_SLWRT_GET() \
	((io0x20a & 0x000fu) >> 0U)
#define IO_TRIM2_DRV__TRIM_CSA_GAIN_GET() \
	((io0x20a & 0x01f0u) >> 4U)
#define IO_TRIM2_DRV__TRIM_CP_SLWRT_DRV_GET() \
	((io0x20a & 0x1e00u) >> 9U)
#define IO_TRIM2_DRV__LOCK_GET() \
	((io0x20a & 0x8000u) >> 15U)
#define IO_TRIM3_DRV__TRIM_CSA_CL_GET() \
	((io0x20c & 0x00ffu) >> 0U)
#define IO_TRIM3_DRV__LOCK_GET() \
	((io0x20c & 0x8000u) >> 15U)
#define IO_PORT_DRV_OUT__ENABLE_DRVSUP_GET() \
	((io0x20e & 0x0001u) >> 0U)
#define IO_PORT_DRV_OUT__ENABLE_DRVMOD_CPCLK_GET() \
	((io0x20e & 0x0002u) >> 1U)
#define IO_PORT_DRV_OUT__ENABLE_DRV_GET() \
	((io0x20e & 0x003cu) >> 2U)
#define IO_PORT_DRV_OUT__ENABLE_CSA_GET() \
	((io0x20e & 0x0040u) >> 6U)
#define IO_PORT_DRV_OUT__ENABLE_HS_OC_GET() \
	((io0x20e & 0x0080u) >> 7U)
#define IO_PORT_DRV_OUT__ENABLE_LS_OC_GET() \
	((io0x20e & 0x0100u) >> 8U)
#define IO_PORT_DRV_OUT__DRVMOD_OPTION_GET() \
	((io0x20e & 0x0600u) >> 9U)
#define IO_PORT_DRV_OUT__PARALLEL_MODE_DRV_GET() \
	((io0x20e & 0x0800u) >> 11U)
#define IO_PORT_DRV1_TEST__TST_HS_OC_ISENSE_GET() \
	((io0x210 & 0x000fu) >> 0U)
#define IO_PORT_DRV1_TEST__TST_LS_OC_ISENSE_GET() \
	((io0x210 & 0x00f0u) >> 4U)
#define IO_PORT_DRV1_TEST__TST_STRS_VHS_HS_DRV_GET() \
	((io0x210 & 0x0100u) >> 8U)
#define IO_PORT_DRV1_TEST__TST_STRS_VHS_LS_DRV_GET() \
	((io0x210 & 0x0200u) >> 9U)
#define IO_PORT_DRV1_TEST__TST_OUT_LV1_GET() \
	((io0x210 & 0x3c00u) >> 10U)
#define IO_PORT_DRV1_TEST__TST_UVCMP_LV1_DRVSUP_GET() \
	((io0x210 & 0x4000u) >> 14U)
#define IO_PORT_DRV1_TEST__TST_VBGCS_LV0_DRVSUP_GET() \
	((io0x210 & 0x8000u) >> 15U)
#define IO_PORT_DRV2_TEST__TST_OUT_HV0_GET() \
	((io0x212 & 0x000fu) >> 0U)
#define IO_PORT_DRV2_TEST__TST_OUT_LV0_GET() \
	((io0x212 & 0x00f0u) >> 4U)
#define IO_PORT_DRV2_TEST__TST_DRVSUP_GET() \
	((io0x212 & 0x0100u) >> 8U)
#define IO_PORT_DRV2_TEST__TEST_DRVMOD_CPCLK_GET() \
	((io0x212 & 0x0200u) >> 9U)
#define IO_PORT_DRV2_TEST__TEST_DRV_ILD_GET() \
	((io0x212 & 0x0c00u) >> 10U)
#define IO_PORT_DRV2_TEST__TST_OC_REDUCE_LVL_GET() \
	((io0x212 & 0x1000u) >> 12U)
#define IO_PORT_DRV2_TEST__TST_DRVSUP_DISC_CMP_GET() \
	((io0x212 & 0x2000u) >> 13U)
#define IO_PORT_DRV3_TEST__TST_GHS_NOCURR_GET() \
	((io0x214 & 0x000fu) >> 0U)
#define IO_PORT_DRV3_TEST__TST_HS_GHS_IBOOST_HRDOFFSW_GET() \
	((io0x214 & 0x0010u) >> 4U)
#define IO_PORT_DRV3_TEST__TST_CSA_RS_GET() \
	((io0x214 & 0x0020u) >> 5U)
#define IO_PORT_DRV3_TEST__TST_CSA_FR_GET() \
	((io0x214 & 0x0040u) >> 6U)
#define IO_PORT_DRV3_TEST__TST_CSA_OC_GET() \
	((io0x214 & 0x0080u) >> 7U)
#define IO_PORT_DRV3_TEST__TST_AMP_DIV_LV0_CSA_GET() \
	((io0x214 & 0x0100u) >> 8U)
#define IO_PORT_DRV3_TEST__TST_DAC_LV0_CSA_GET() \
	((io0x214 & 0x0200u) >> 9U)
#define IO_PORT_DRV3_TEST__TST_V5V_DIV3_GET() \
	((io0x214 & 0x0400u) >> 10U)
#define IO_PORT_DRV3_TEST__TST_DRVMOD_CPCLK_DAC_GET() \
	((io0x214 & 0x0800u) >> 11U)
#define IO_PORT_DRV_CTRL__DRV0_CTRL_GET() \
	((io0x216 & 0x000fu) >> 0U)
#define IO_PORT_DRV_CTRL__DRV1_CTRL_GET() \
	((io0x216 & 0x00f0u) >> 4U)
#define IO_PORT_DRV_CTRL__DRV2_CTRL_GET() \
	((io0x216 & 0x0f00u) >> 8U)
#define IO_PORT_DRV_CTRL__DRV3_CTRL_GET() \
	((io0x216 & 0xf000u) >> 12U)
#define IO_PORT_DRV1_PROT__OVT_PM_GET() \
	((io0x218 & 0x0001u) >> 0U)
#define IO_PORT_DRV1_PROT__DIS_OVT_GET() \
	((io0x218 & 0x0002u) >> 1U)
#define IO_PORT_DRV1_PROT__OV_VS_PM_GET() \
	((io0x218 & 0x0004u) >> 2U)
#define IO_PORT_DRV1_PROT__DIS_OV_VS_GET() \
	((io0x218 & 0x0008u) >> 3U)
#define IO_PORT_DRV1_PROT__UV_VS_PM_GET() \
	((io0x218 & 0x0010u) >> 4U)
#define IO_PORT_DRV1_PROT__DIS_UV_VS_GET() \
	((io0x218 & 0x0020u) >> 5U)
#define IO_PORT_DRV1_PROT__UV_VDDA_PM_GET() \
	((io0x218 & 0x0040u) >> 6U)
#define IO_PORT_DRV1_PROT__DIS_UV_VDDA_GET() \
	((io0x218 & 0x0080u) >> 7U)
#define IO_PORT_DRV1_PROT__UV_VDDAF_PM_GET() \
	((io0x218 & 0x0100u) >> 8U)
#define IO_PORT_DRV1_PROT__DIS_UV_VDDAF_GET() \
	((io0x218 & 0x0200u) >> 9U)
#define IO_PORT_DRV1_PROT__OC_PM_GET() \
	((io0x218 & 0x0400u) >> 10U)
#define IO_PORT_DRV1_PROT__DIS_OC_GET() \
	((io0x218 & 0x0800u) >> 11U)
#define IO_PORT_DRV1_PROT__OV_HS_VDS_PM_GET() \
	((io0x218 & 0x1000u) >> 12U)
#define IO_PORT_DRV1_PROT__DIS_OV_HS_VDS_GET() \
	((io0x218 & 0x2000u) >> 13U)
#define IO_PORT_DRV1_PROT__OV_LS_VDS_PM_GET() \
	((io0x218 & 0x4000u) >> 14U)
#define IO_PORT_DRV1_PROT__DIS_OV_LS_VDS_GET() \
	((io0x218 & 0x8000u) >> 15U)
#define IO_PORT_DRV2_PROT__DIS_DRV_GET() \
	(io0x21a >> 0U)
#define IO_PORT_DRV_IN__OV_HS_VDS_SYNC_GET() \
	((io0x21c & 0x000fu) >> 0U)
#define IO_PORT_DRV_IN__OV_HS_VDS0_IT_GET() \
	((io0x21c & 0x0010u) >> 4U)
#define IO_PORT_DRV_IN__OV_HS_VDS1_IT_GET() \
	((io0x21c & 0x0020u) >> 5U)
#define IO_PORT_DRV_IN__OV_HS_VDS2_IT_GET() \
	((io0x21c & 0x0040u) >> 6U)
#define IO_PORT_DRV_IN__OV_HS_VDS3_IT_GET() \
	((io0x21c & 0x0080u) >> 7U)
#define IO_PORT_DRV_IN__OV_LS_VDS_SYNC_GET() \
	((io0x21c & 0x0f00u) >> 8U)
#define IO_PORT_DRV_IN__OV_LS_VDS0_IT_GET() \
	((io0x21c & 0x1000u) >> 12U)
#define IO_PORT_DRV_IN__OV_LS_VDS1_IT_GET() \
	((io0x21c & 0x2000u) >> 13U)
#define IO_PORT_DRV_IN__OV_LS_VDS2_IT_GET() \
	((io0x21c & 0x4000u) >> 14U)
#define IO_PORT_DRV_IN__OV_LS_VDS3_IT_GET() \
	((io0x21c & 0x8000u) >> 15U)
#define IO_PORT_DIAG_IN__OVT_MEM_GET() \
	((io0x21e & 0x0001u) >> 0U)
#define IO_PORT_DIAG_IN__OV_VS_MEM_GET() \
	((io0x21e & 0x0002u) >> 1U)
#define IO_PORT_DIAG_IN__UV_VS_MEM_GET() \
	((io0x21e & 0x0004u) >> 2U)
#define IO_PORT_DIAG_IN__UV_VDDA_MEM_GET() \
	((io0x21e & 0x0008u) >> 3U)
#define IO_PORT_DIAG_IN__UV_VDDAF_MEM_GET() \
	((io0x21e & 0x0010u) >> 4U)
#define IO_PORT_DIAG_IN__OVC_MEM_GET() \
	((io0x21e & 0x0020u) >> 5U)
#define IO_PORT_DIAG_IN__OV_HS_VDS_MEM_GET() \
	((io0x21e & 0x03c0u) >> 6U)
#define IO_PORT_DIAG_IN__OV_LS_VDS_MEM_GET() \
	((io0x21e & 0x3c00u) >> 10U)
#define IO_PORT_I2C_CONF__I2C_ADDR_GET() \
	((io0x220 & 0x007fu) >> 0U)
#define IO_PORT_I2C_CONF__I2C_ADDR_VALID_GET() \
	((io0x220 & 0x0080u) >> 7U)
#define IO_PORT_I2C_CONF__SDA_FILT_ENABLE_GET() \
	((io0x220 & 0x0100u) >> 8U)
#define IO_PORT_I2C_CONF__I2C_SCL_CLK_SEL_GET() \
	((io0x220 & 0x0e00u) >> 9U)
#define IO_PORT_I2C_DMA_OFFSET__I2C_DMA_OFFSET_GET() \
	(io0x222 >> 0U)
#define IO_PORT_I2C_READ_OFFSET__I2C_READ_OFFSET_GET() \
	(io0x224 >> 0U)
#define IO_PORT_MISC_TEST__TST_CMP_LV0_OTD_GET() \
	((io0x226 & 0x0001u) >> 0U)
#define IO_PORT_MISC_TEST__TST_DISC_DIO_OTD_GET() \
	((io0x226 & 0x0002u) >> 1U)
#define IO_PORT_MISC_TEST__TST_RESREF_LV0_OTD_GET() \
	((io0x226 & 0x0004u) >> 2U)
#define IO_PORT_MISC_TEST__TST_LV0_BUF_ENABLE_GET() \
	((io0x226 & 0x0008u) >> 3U)
#define IO_PORT_MISC_TEST__TST_LV0_IO0_GET() \
	((io0x226 & 0x0010u) >> 4U)
#define IO_PORT_MISC_TEST__TST_LV1_IO0_GET() \
	((io0x226 & 0x0020u) >> 5U)
#define IO_PORT_MISC_TEST__LINAA_TST_VREF_GET() \
	((io0x226 & 0x00c0u) >> 6U)
#define IO_PORT_MISC_TEST__DIS_TX_TIMEOUT_GET() \
	((io0x226 & 0x0100u) >> 8U)
#define IO_PORT_PPM_RBASE_ADD__PPM_RBASE_ADD_GET() \
	(io0x228 >> 0U)
#define IO_PORT_PPM_TBASE_ADD__PPM_TBASE_ADD_GET() \
	(io0x22a >> 0U)
#define IO_PORT_PPM_TIMEOUT__PPM_TIMEOUT_GET() \
	(io0x22c >> 0U)
#define IO_PORT_PPM_CTRL__PPM_EN_GET() \
	((io0x22e & 0x0001u) >> 0U)
#define IO_PORT_PPM_CTRL__PPM_RE_FE_GET() \
	((io0x22e & 0x0002u) >> 1U)
#define IO_PORT_PPM_CTRL__PPM_DMA_LEN_GET() \
	((io0x22e & 0x003cu) >> 2U)
#define IO_PORT_PPM_CTRL__PPM_FILT_BYP_GET() \
	((io0x22e & 0x0040u) >> 6U)
#define IO_PORT_PPM_CTRL__PPM_MODE_GET() \
	((io0x22e & 0x0080u) >> 7U)
#define IO_PORT_PPM_CTRL__PPM_DAT_IT_NB_GET() \
	((io0x22e & 0x0300u) >> 8U)
#define IO_PORT_PPM_CTRL__PPM_TX_RX_GET() \
	((io0x22e & 0x0400u) >> 10U)
#define IO_PORT_PPM_CTRL__PPM_IN_SEL_GET() \
	((io0x22e & 0x7800u) >> 11U)
#define IO_PORT_PPM_BUF_DATA__PPM_BUF_DATA_GET() \
	(io0x230 >> 0U)
#define IO_PPM_TIMER__PPM_ON_TIME_GET() \
	(io0x232 >> 0U)
#define IO_PORT_PPM_FLAGS__PPM_DMA_OP_GET() \
	((io0x234 & 0x0001u) >> 0U)
#define IO_PORT_PPM_FLAGS__PPM_RCVF_GET() \
	((io0x234 & 0x0002u) >> 1U)
#define IO_PORT_PPM_FLAGS__PPM_TOUT_GET() \
	((io0x234 & 0x0004u) >> 2U)
#define IO_PORT_PPM_FLAGS__PPM_DMA_ERR_GET() \
	((io0x234 & 0x0008u) >> 3U)
#define IO_PORT_SSCM2_CONF__SSCM2_EN_GET() \
	((io0x236 & 0x0001u) >> 0U)
#define IO_PORT_SSCM2_CONF__SSCM2_SINGLEBIT_GET() \
	((io0x236 & 0x0002u) >> 1U)
#define IO_PORT_SSCM2_CONF__SSCM2_CENTERED_GET() \
	((io0x236 & 0x0004u) >> 2U)
#define IO_PORT_STEP2_CONF__STEP2_INC_GET() \
	((io0x238 & 0x000fu) >> 0U)
#define IO_PORT_STEP2_CONF__STEP2_DUR_GET() \
	((io0x238 & 0x00f0u) >> 4U)
#define IO_PORT_STEP2_CONF__STEP2_CNT_GET() \
	((io0x238 & 0xff00u) >> 8U)
#define IO_PORT_IO_ENABLE__IO_ENABLE_GET() \
	((io0x23a & 0x00ffu) >> 0U)
#define IO_PORT_IO_ENABLE__IO_DISREC_GET() \
	((io0x23a & 0xff00u) >> 8U)
#define IO_PORT_IO_CFG1__IO4_OUT_SEL_GET() \
	((io0x23c & 0x000fu) >> 0U)
#define IO_PORT_IO_CFG1__IO5_OUT_SEL_GET() \
	((io0x23c & 0x00f0u) >> 4U)
#define IO_PORT_IO_CFG1__IO6_OUT_SEL_GET() \
	((io0x23c & 0x0f00u) >> 8U)
#define IO_PORT_IO_CFG1__IO7_OUT_SEL_GET() \
	((io0x23c & 0xf000u) >> 12U)
#define IO_PORT_TIMER_CFG1__TIMER1_CHA_SEL_GET() \
	((io0x23e & 0x001fu) >> 0U)
#define IO_PORT_TIMER_CFG1__UNUSED_GET() \
	((io0x23e & 0x00e0u) >> 5U)
#define IO_PORT_TIMER_CFG1__TIMER1_CHB_SEL_GET() \
	((io0x23e & 0x1f00u) >> 8U)
#define IO_PORT_IO_TRIG_EDGE_CFG__IO0_TRIG_EDGE_SEL_GET() \
	((io0x240 & 0x0003u) >> 0U)
#define IO_PORT_IO_TRIG_EDGE_CFG__IO1_TRIG_EDGE_SEL_GET() \
	((io0x240 & 0x000cu) >> 2U)
#define IO_PORT_IO_TRIG_EDGE_CFG__IO2_TRIG_EDGE_SEL_GET() \
	((io0x240 & 0x0030u) >> 4U)
#define IO_PORT_IO_TRIG_EDGE_CFG__IO3_TRIG_EDGE_SEL_GET() \
	((io0x240 & 0x00c0u) >> 6U)
#define IO_PORT_IO_TRIG_EDGE_CFG__IO4_TRIG_EDGE_SEL_GET() \
	((io0x240 & 0x0300u) >> 8U)
#define IO_PORT_IO_TRIG_EDGE_CFG__IO5_TRIG_EDGE_SEL_GET() \
	((io0x240 & 0x0c00u) >> 10U)
#define IO_PORT_IO_TRIG_EDGE_CFG__IO6_TRIG_EDGE_SEL_GET() \
	((io0x240 & 0x3000u) >> 12U)
#define IO_PORT_IO_TRIG_EDGE_CFG__IO7_TRIG_EDGE_SEL_GET() \
	((io0x240 & 0xc000u) >> 14U)
#define IO_PORT_COMM_CFG1__UART_RX_SEL_GET() \
	(io0x242 >> 0U)
#define IO_PORT_UDMA_RDA__UDMA_RDA_GET() \
	(io0x244 >> 0U)
#define IO_PORT_UDMA_RDB__UDMA_RDB_GET() \
	(io0x246 >> 0U)
#define IO_PORT_UDMA_TX__UDMA_TX_GET() \
	(io0x248 >> 0U)
#define IO_PORT_UDMA_SIZE__UDMA_SIZRX_GET() \
	((io0x24a & 0x00ffu) >> 0U)
#define IO_PORT_UDMA_SIZE__UDMA_SIZTX_GET() \
	((io0x24a & 0xff00u) >> 8U)
#define IO_PORT_UDMA_CTRL__UDMA_EN_GET() \
	((io0x24c & 0x0001u) >> 0U)
#define IO_PORT_UDMA_CTRL__UDMA_TXSTART_GET() \
	((io0x24c & 0x0002u) >> 1U)
#define IO_PORT_UDMA_CTRL__UDMA_LSB_FIRST_GET() \
	((io0x24c & 0x0004u) >> 2U)
#define IO_PORT_UDMA_CTRL__UDMA_LOWBYTE_FIRST_GET() \
	((io0x24c & 0x0008u) >> 3U)
#define IO_PORT_UDMA_CTRL__UART_STOP_MODE_GET() \
	((io0x24c & 0x0010u) >> 4U)
#define IO_UART__BRRD_GET() \
	(io0x24e >> 0U)
#define IO_UART__TRD_GET() \
	(io0x250 >> 0U)
#define IO_UART__RRD_GET() \
	(io0x252 >> 0U)
#define IO_UART__LFCD_GET() \
	((io0x254 & 0x00ffu) >> 0U)
#define IO_UART__LFDD_GET() \
	((io0x254 & 0xff00u) >> 8U)
#define IO_UART__TRE_GET() \
	((io0x256 & 0x0002u) >> 1U)
#define IO_UART__REE_GET() \
	((io0x256 & 0x0004u) >> 2U)
#define IO_UART__ISB_GET() \
	((io0x256 & 0x0008u) >> 3U)
#define IO_UART__LBE_GET() \
	((io0x256 & 0x0020u) >> 5U)
#define IO_UART__LSE_GET() \
	((io0x256 & 0x0040u) >> 6U)
#define IO_UART__LTE_GET() \
	((io0x256 & 0x0080u) >> 7U)
#define IO_UART__MLS_GET() \
	((io0x256 & 0x0700u) >> 8U)
#define IO_UART__BSC_GET() \
	((io0x256 & 0x1800u) >> 11U)
#define IO_UART__LBC_GET() \
	((io0x256 & 0x2000u) >> 13U)
#define IO_UART__LSC_GET() \
	((io0x256 & 0x4000u) >> 14U)
#define IO_UART__LDC_GET() \
	((io0x256 & 0x8000u) >> 15U)
#define IO_UART__TRO_GET() \
	((io0x258 & 0x0100u) >> 8U)
#define IO_UART__TRB_GET() \
	((io0x258 & 0x0200u) >> 9U)
#define IO_UART__TSB_GET() \
	((io0x258 & 0x0400u) >> 10U)
#define IO_UART__RSO_GET() \
	((io0x258 & 0x0800u) >> 11U)
#define IO_UART__RSB_GET() \
	((io0x258 & 0x1000u) >> 12U)
#define IO_UART__RRF_GET() \
	((io0x258 & 0x2000u) >> 13U)
#define IO_UART__NBR_GET() \
	((io0x258 & 0x4000u) >> 14U)
#define IO_UART__SBE_GET() \
	((io0x258 & 0x8000u) >> 15U)
#define IO_PORT_UDMA_STATUS__UDMA_RD_BUFFER_VALID_GET() \
	((io0x25a & 0x0001u) >> 0U)
#define IO_PORT_UDMA_STATUS__UDMA_FRC_GET() \
	((io0x25a & 0x0002u) >> 1U)
#define IO_PORT_UDMA_STATUS__UDMA_FTR_GET() \
	((io0x25a & 0x0004u) >> 2U)
#define IO_PORT_UDMA_STATUS__CUSTOM_UART_DMA_ERR_GET() \
	((io0x25a & 0x0008u) >> 3U)
#define IO_PORT_TX_TIMEOUT__TX_TIMEOUT_GET() \
	(io0x25c >> 0U)

/*****************************************************************************/
/* 3.3 Ports. */

/**
 * Description of the records from left to right:
 * - Block name, double underscore, field name.
 * - Hosting word variable (or undefined 16-bit variable to catch word access if it not possible).
 * - Hosting byte variable (or undefined 8-bit variable to catch byte access if it not possible).
 * - Absolute word address of the field. Also location of the host variable.
 * - Absolute byte address of the field (or 0xFFFF if byte access is not possible).
 * - Bit mask within word, showing the meaningful bits of the port inside the host withing the word
 * - Bit mask within byte, showing the meaningful bits of the port inside the host withing the byte
 * - Offset within word, shows the location of the first significant bit of the mask within the word
 * - Offset within byte, shows the location of the first significant bit of the mask within the byte
 * - Boolean true (1U) or false (0U), showing whether the port is writable.
 * - Triboolean, showing whether the port is bit accessible i.e. the assembler
 *    operation setb, clrb and mov c can be used for it. The value 2U is
 *    reserved for MlxCCT's private dummy ports.
 * - Bit mask, showing which bits of the host variable are not occupied.
 * - Bit mask, showing how the host variable is occupied by rise-only fields.
 */

#define IO_RST_CTRL__AWD_WBOOT \
	io0x2, io_byte_0x2, 0x0002u, 0x0002, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x9fe0u, 0x001fu
#define IO_RST_CTRL__SOFT_WBOOT \
	io0x2, io_byte_0x2, 0x0002u, 0x0002, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x9fe0u, 0x001fu
#define IO_RST_CTRL__HVDIG_WBOOT \
	io0x2, io_byte_0x2, 0x0002u, 0x0002, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0x9fe0u, 0x001fu
#define IO_RST_CTRL__DBG_WBOOT \
	io0x2, io_byte_0x2, 0x0002u, 0x0002, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0x9fe0u, 0x001fu
#define IO_RST_CTRL__IWD_WBOOT \
	io0x2, io_byte_0x2, 0x0002u, 0x0002, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0x9fe0u, 0x001fu
#define IO_RST_CTRL__SOFT_RESET \
	io0x2, io_byte_0x3, 0x0002u, 0x0003, 0x2000u, 0x20u, 13U, 5, 1U, 12u, 0x9fe0u, 0x001fu
#define IO_RST_CTRL__HVDIG_USED \
	io0x2, io_byte_0x3, 0x0002u, 0x0003, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x9fe0u, 0x001fu
#define IO_RST_CTRL__HVDIG_OK \
	io0x2, io_byte_0x3, 0x0002u, 0x0003, 0x8000u, 0x80u, 15U, 7, 0U, 12u, 0x9fe0u, 0x001fu
#define IO_FUNC_TEST__DISABLE_RESET \
	io0x6, io_byte_0x6, 0x0006u, 0x0006, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xc0f8u, 0x0000u
#define IO_FUNC_TEST__DISABLE_SUSPEND \
	io0x6, io_byte_0x6, 0x0006u, 0x0006, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xc0f8u, 0x0000u
#define IO_FUNC_TEST__DISABLE_IRQ \
	io0x6, io_byte_0x6, 0x0006u, 0x0006, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0xc0f8u, 0x0000u
#define IO_FUNC_TEST__FTC_SEL \
	io0x6, io_byte_0x7, 0x0006u, 0x0007, 0x0300u, 0x03u,  8U, 0, 1U, 12u, 0xc0f8u, 0x0000u
#define IO_FUNC_TEST__FTC_DIV \
	io0x6, io_byte_0x7, 0x0006u, 0x0007, 0x3c00u, 0x3cu, 10U, 2, 1U, 12u, 0xc0f8u, 0x0000u
#define IO_FUNC_TEST__TEST_UNPROT \
	io0x8, error_IO_FUNC_TEST__TEST_UNPROT_has_no_byte_access, 0x0008u, 0x0008, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_MUPET__PTC_RECEIVE \
	io0xa, error_IO_MUPET__PTC_RECEIVE_has_no_byte_access, 0x000au, 0x000a, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0x0000u, 0x0000u
#define IO_MUPET__PTC_SEND \
	io0xa, error_IO_MUPET__PTC_SEND_has_no_byte_access, 0x000au, 0x000a, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MUPET__PTCA_PEND \
	io0xc, io_byte_0xc, 0x000cu, 0x000c, 0x0001u, 0x01u,  0U, 0, 0U, 12u, 0x60ffu, 0x8000u
#define IO_MUPET__PTCS_PEND \
	io0xc, io_byte_0xc, 0x000cu, 0x000c, 0x0002u, 0x02u,  1U, 1, 0U, 12u, 0x60ffu, 0x8000u
#define IO_MUPET__PTCR_PEND \
	io0xc, io_byte_0xc, 0x000cu, 0x000c, 0x0004u, 0x04u,  2U, 2, 0U, 12u, 0x60ffu, 0x8000u
#define IO_MUPET__PTC_KEY \
	io0xc, io_byte_0xc, 0x000cu, 0x000c, 0x0080u, 0x80u,  7U, 7, 0U, 12u, 0x60ffu, 0x8000u
#define IO_MUPET__WARM_TRIGGER \
	io0xc, io_byte_0xd, 0x000cu, 0x000d, 0x1f00u, 0x1fu,  8U, 0, 1U, 12u, 0x60ffu, 0x8000u
#define IO_MUPET__CONNECTION \
	io0xc, io_byte_0xd, 0x000cu, 0x000d, 0x6000u, 0x60u, 13U, 5, 0U, 12u, 0x60ffu, 0x8000u
#define IO_MUPET__IN_APPLICATION \
	io0xc, io_byte_0xd, 0x000cu, 0x000d, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x60ffu, 0x8000u
#define IO_AWD__ACK \
	error_IO_AWD__ACK_has_no_word_access, io_byte_0xe, 0x000eu, 0x000e, 0x0040u, 0x40u,  6U, 6, 1U, 7u, 0xffbfu, 0x0040u
#define IO_AWD__WIN_OPEN \
	error_IO_AWD__WIN_OPEN_has_no_word_access, io_byte_0xf, 0x000eu, 0x000f, 0x8000u, 0x80u, 15U, 7, 0U, 7u, 0xffbfu, 0x0040u
#define IO_ROM_SHELL__READY \
	io0x10, io_byte_0x10, 0x0010u, 0x0010, 0x001fu, 0x1fu,  0U, 0, 1U, 12u, 0xffe0u, 0x0000u
#define IO_ROM_SHELL__DISABLE_MEM \
	io0x12, io_byte_0x12, 0x0012u, 0x0012, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfffeu, 0x0000u
#define IO_ROM_BIST__ADD_START_L \
	io0x14, error_IO_ROM_BIST__ADD_START_L_has_no_byte_access, 0x0014u, 0x0014, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_ROM_BIST__ADD_START_H \
	io0x16, io_byte_0x16, 0x0016u, 0x0016, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0xfff0u, 0x000fu
#define IO_ROM_BIST__ADD_STOP_L \
	io0x18, error_IO_ROM_BIST__ADD_STOP_L_has_no_byte_access, 0x0018u, 0x0018, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_ROM_BIST__ADD_STOP_H \
	io0x1a, io_byte_0x1a, 0x001au, 0x001a, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0xfff0u, 0x000fu
#define IO_ROM_BIST__SIG_EXPECTED_L \
	io0x1c, error_IO_ROM_BIST__SIG_EXPECTED_L_has_no_byte_access, 0x001cu, 0x001c, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_ROM_BIST__SIG_EXPECTED_H \
	io0x1e, io_byte_0x1e, 0x001eu, 0x001e, 0x00ffu, 0xffu,  0U, 0, 1U, 12u, 0xff00u, 0x0000u
#define IO_ROM_BIST__ECC_POSITION \
	io0x20, io_byte_0x20, 0x0020u, 0x0020, 0x0003u, 0x03u,  0U, 0, 1U, 12u, 0xff8cu, 0x0000u
#define IO_ROM_BIST__BIST \
	io0x20, io_byte_0x20, 0x0020u, 0x0020, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0xff8cu, 0x0000u
#define IO_ROM_BIST__SINGLE_RAMP \
	io0x20, io_byte_0x20, 0x0020u, 0x0020, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0xff8cu, 0x0000u
#define IO_ROM_BIST__MASK_SIG_ERR \
	io0x20, io_byte_0x20, 0x0020u, 0x0020, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0xff8cu, 0x0000u
#define IO_ROM_BIST__BIST_REQUEST \
	io0x20, io_byte_0x21, 0x0020u, 0x0021, 0x0200u, 0x02u,  9U, 1, 0U, 12u, 0xff8cu, 0x0000u
#define IO_ROM_BIST__VALID_CLOCK \
	io0x20, io_byte_0x21, 0x0020u, 0x0021, 0x0800u, 0x08u, 11U, 3, 0U, 12u, 0xff8cu, 0x0000u
#define IO_ROM_BIST__COMPLETED \
	io0x20, io_byte_0x21, 0x0020u, 0x0021, 0x8000u, 0x80u, 15U, 7, 0U, 12u, 0xff8cu, 0x0000u
#define IO_ROM_BIST__START_BIST \
	io0x22, error_IO_ROM_BIST__START_BIST_has_no_byte_access, 0x0022u, 0x0022, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_ROM_BIST__SIG_RECEIVED_L \
	io0x24, error_IO_ROM_BIST__SIG_RECEIVED_L_has_no_byte_access, 0x0024u, 0x0024, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_ROM_BIST__SIG_RECEIVED_H \
	io0x26, io_byte_0x26, 0x0026u, 0x0026, 0x00ffu, 0xffu,  0U, 0, 1U, 12u, 0xff00u, 0x00ffu
#define IO_RAM_SHELL__DISABLE_MEM \
	io0x2a, io_byte_0x2a, 0x002au, 0x002a, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfffeu, 0x0000u
#define IO_IWD__WDT \
	io0x2c, io_byte_0x2c, 0x002cu, 0x002c, 0x00ffu, 0xffu,  0U, 0, 1U, 12u, 0xf800u, 0x0000u
#define IO_IWD__DIV \
	io0x2c, io_byte_0x2d, 0x002cu, 0x002d, 0x0700u, 0x07u,  8U, 0, 1U, 12u, 0xf800u, 0x0000u
#define IO_IWD__WTG \
	io0x2e, io_byte_0x2e, 0x002eu, 0x002e, 0x00ffu, 0xffu,  0U, 0, 1U, 12u, 0xcf00u, 0x3000u
#define IO_IWD__WIN_ENABLE \
	io0x2e, io_byte_0x2f, 0x002eu, 0x002f, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0xcf00u, 0x3000u
#define IO_IWD__WIN_DISABLE \
	io0x2e, io_byte_0x2f, 0x002eu, 0x002f, 0x2000u, 0x20u, 13U, 5, 1U, 12u, 0xcf00u, 0x3000u
#define IO_IWD__ATT_INT \
	io0x2e, io_byte_0x2f, 0x002eu, 0x002f, 0x4000u, 0x40u, 14U, 6, 0U, 12u, 0xcf00u, 0x3000u
#define IO_IWD__WIN_OPEN \
	io0x2e, io_byte_0x2f, 0x002eu, 0x002f, 0x8000u, 0x80u, 15U, 7, 0U, 12u, 0xcf00u, 0x3000u
#define IO_STIMER__CURRENT \
	io0x30, error_IO_STIMER__CURRENT_has_no_byte_access, 0x0030u, 0x0030, 0x3fffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_STIMER__VALUE \
	io0x32, error_IO_STIMER__VALUE_has_no_byte_access, 0x0032u, 0x0032, 0x3fffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_STIMER__MODE \
	io0x32, error_IO_STIMER__MODE_has_no_byte_access, 0x0032u, 0x0033, 0xc000u, 0xc0u, 14U, 6, 1U, 8u, 0x0000u, 0x0000u
#define IO_PORT_ADC_CTRL__ADC_INV_COMPOUT \
	io0x34, io_byte_0x34, 0x0034u, 0x0034, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfffcu, 0x0000u
#define IO_PORT_ADC_CTRL__ADC_EN \
	io0x34, io_byte_0x34, 0x0034u, 0x0034, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xfffcu, 0x0000u
#define IO_PORT_TEST_ADC__TEST_DAC \
	io0x36, io_byte_0x36, 0x0036u, 0x0036, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfe00u, 0x0000u
#define IO_PORT_TEST_ADC__TEST_DAC_BUF \
	io0x36, io_byte_0x36, 0x0036u, 0x0036, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xfe00u, 0x0000u
#define IO_PORT_TEST_ADC__TEST_LDAC \
	io0x36, io_byte_0x36, 0x0036u, 0x0036, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0xfe00u, 0x0000u
#define IO_PORT_TEST_ADC__TEST_HDAC \
	io0x36, io_byte_0x36, 0x0036u, 0x0036, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0xfe00u, 0x0000u
#define IO_PORT_TEST_ADC__TEST_ADC_CURSRC \
	io0x36, io_byte_0x36, 0x0036u, 0x0036, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0xfe00u, 0x0000u
#define IO_PORT_TEST_ADC__TEST_ADC_REF \
	io0x36, io_byte_0x36, 0x0036u, 0x0036, 0x0060u, 0x60u,  5U, 5, 1U, 12u, 0xfe00u, 0x0000u
#define IO_PORT_TEST_ADC__TEST_ADC_IN \
	io0x36, error_IO_PORT_TEST_ADC__TEST_ADC_IN_has_no_byte_access, 0x0036u, 0x0036, 0x0180u, 0x80u,  7U, 7, 1U, 8u, 0xfe00u, 0x0000u
#define IO_MLX16__DBG_DATA0 \
	io0x38, error_IO_MLX16__DBG_DATA0_has_no_byte_access, 0x0038u, 0x0038, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_DATA1 \
	io0x3a, error_IO_MLX16__DBG_DATA1_has_no_byte_access, 0x003au, 0x003a, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_DATA2 \
	io0x3c, error_IO_MLX16__DBG_DATA2_has_no_byte_access, 0x003cu, 0x003c, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_DATA3 \
	io0x3e, error_IO_MLX16__DBG_DATA3_has_no_byte_access, 0x003eu, 0x003e, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_ADDRESS0 \
	io0x40, error_IO_MLX16__DBG_ADDRESS0_has_no_byte_access, 0x0040u, 0x0040, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_ADREXT0 \
	io0x42, io_byte_0x42, 0x0042u, 0x0042, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_CONTROL0 \
	io0x42, error_IO_MLX16__DBG_CONTROL0_has_no_byte_access, 0x0042u, 0x0042, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_COND0 \
	io0x42, io_byte_0x42, 0x0042u, 0x0042, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_RANGE0 \
	io0x42, io_byte_0x43, 0x0042u, 0x0043, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_MODE0 \
	io0x42, io_byte_0x43, 0x0042u, 0x0043, 0x0600u, 0x06u,  9U, 1, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_LOCK0 \
	io0x42, io_byte_0x43, 0x0042u, 0x0043, 0x0800u, 0x08u, 11U, 3, 0U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_MARKEXT0 \
	io0x42, io_byte_0x43, 0x0042u, 0x0043, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_OVR0 \
	io0x42, io_byte_0x43, 0x0042u, 0x0043, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_READY0 \
	io0x42, io_byte_0x43, 0x0042u, 0x0043, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_ADDRESS1 \
	io0x44, error_IO_MLX16__DBG_ADDRESS1_has_no_byte_access, 0x0044u, 0x0044, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_ADREXT1 \
	io0x46, io_byte_0x46, 0x0046u, 0x0046, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_CONTROL1 \
	io0x46, error_IO_MLX16__DBG_CONTROL1_has_no_byte_access, 0x0046u, 0x0046, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_COND1 \
	io0x46, io_byte_0x46, 0x0046u, 0x0046, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_RANGE1 \
	io0x46, io_byte_0x47, 0x0046u, 0x0047, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_MODE1 \
	io0x46, io_byte_0x47, 0x0046u, 0x0047, 0x0600u, 0x06u,  9U, 1, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_LOCK1 \
	io0x46, io_byte_0x47, 0x0046u, 0x0047, 0x0800u, 0x08u, 11U, 3, 0U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_MARKEXT1 \
	io0x46, io_byte_0x47, 0x0046u, 0x0047, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_OVR1 \
	io0x46, io_byte_0x47, 0x0046u, 0x0047, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_READY1 \
	io0x46, io_byte_0x47, 0x0046u, 0x0047, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_ADDRESS2 \
	io0x48, error_IO_MLX16__DBG_ADDRESS2_has_no_byte_access, 0x0048u, 0x0048, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_ADREXT2 \
	io0x4a, io_byte_0x4a, 0x004au, 0x004a, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_CONTROL2 \
	io0x4a, error_IO_MLX16__DBG_CONTROL2_has_no_byte_access, 0x004au, 0x004a, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_COND2 \
	io0x4a, io_byte_0x4a, 0x004au, 0x004a, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_RANGE2 \
	io0x4a, io_byte_0x4b, 0x004au, 0x004b, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_MODE2 \
	io0x4a, io_byte_0x4b, 0x004au, 0x004b, 0x0600u, 0x06u,  9U, 1, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_LOCK2 \
	io0x4a, io_byte_0x4b, 0x004au, 0x004b, 0x0800u, 0x08u, 11U, 3, 0U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_MARKEXT2 \
	io0x4a, io_byte_0x4b, 0x004au, 0x004b, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_OVR2 \
	io0x4a, io_byte_0x4b, 0x004au, 0x004b, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_READY2 \
	io0x4a, io_byte_0x4b, 0x004au, 0x004b, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_ADDRESS3 \
	io0x4c, error_IO_MLX16__DBG_ADDRESS3_has_no_byte_access, 0x004cu, 0x004c, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_ADREXT3 \
	io0x4e, io_byte_0x4e, 0x004eu, 0x004e, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_CONTROL3 \
	io0x4e, error_IO_MLX16__DBG_CONTROL3_has_no_byte_access, 0x004eu, 0x004e, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_COND3 \
	io0x4e, io_byte_0x4e, 0x004eu, 0x004e, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_RANGE3 \
	io0x4e, io_byte_0x4f, 0x004eu, 0x004f, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_MODE3 \
	io0x4e, io_byte_0x4f, 0x004eu, 0x004f, 0x0600u, 0x06u,  9U, 1, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_LOCK3 \
	io0x4e, io_byte_0x4f, 0x004eu, 0x004f, 0x0800u, 0x08u, 11U, 3, 0U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_MARKEXT3 \
	io0x4e, io_byte_0x4f, 0x004eu, 0x004f, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_OVR3 \
	io0x4e, io_byte_0x4f, 0x004eu, 0x004f, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DBG_READY3 \
	io0x4e, io_byte_0x4f, 0x004eu, 0x004f, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__ITC_PEND0 \
	io0x50, error_IO_MLX16__ITC_PEND0_has_no_byte_access, 0x0050u, 0x0050, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_MLX16__MLX16_EXCHG_PEND \
	io0x50, io_byte_0x50, 0x0050u, 0x0050, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__MLX16_DMAERR_PEND \
	io0x50, io_byte_0x50, 0x0050u, 0x0050, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__AWD_ATT_PEND \
	io0x50, io_byte_0x50, 0x0050u, 0x0050, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__IWD_ATT_PEND \
	io0x50, io_byte_0x50, 0x0050u, 0x0050, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__FL_ECC_PEND \
	io0x50, io_byte_0x50, 0x0050u, 0x0050, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__EE_ECC_PEND \
	io0x50, io_byte_0x50, 0x0050u, 0x0050, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__UV_VDDA_PEND \
	io0x50, io_byte_0x50, 0x0050u, 0x0050, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__UV_VS_PEND \
	io0x50, io_byte_0x50, 0x0050u, 0x0050, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__UV_VDDAF_PEND \
	io0x50, io_byte_0x51, 0x0050u, 0x0051, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__ANA_PLL_ERR_PEND \
	io0x50, io_byte_0x51, 0x0050u, 0x0051, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__OVT_PEND \
	io0x50, io_byte_0x51, 0x0050u, 0x0051, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__OVC_PEND \
	io0x50, io_byte_0x51, 0x0050u, 0x0051, 0x0800u, 0x08u, 11U, 3, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__OV_HS_VDS0_PEND \
	io0x50, io_byte_0x51, 0x0050u, 0x0051, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__OV_HS_VDS1_PEND \
	io0x50, io_byte_0x51, 0x0050u, 0x0051, 0x2000u, 0x20u, 13U, 5, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__OV_HS_VDS2_PEND \
	io0x50, io_byte_0x51, 0x0050u, 0x0051, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__OV_HS_VDS3_PEND \
	io0x50, io_byte_0x51, 0x0050u, 0x0051, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__ITC_PEND1 \
	io0x52, error_IO_MLX16__ITC_PEND1_has_no_byte_access, 0x0052u, 0x0052, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_MLX16__OV_LS_VDS0_PEND \
	io0x52, io_byte_0x52, 0x0052u, 0x0052, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__OV_LS_VDS1_PEND \
	io0x52, io_byte_0x52, 0x0052u, 0x0052, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__OV_LS_VDS2_PEND \
	io0x52, io_byte_0x52, 0x0052u, 0x0052, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__OV_LS_VDS3_PEND \
	io0x52, io_byte_0x52, 0x0052u, 0x0052, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__STIMER_PEND \
	io0x52, io_byte_0x52, 0x0052u, 0x0052, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__CTIMER0_1_PEND \
	io0x52, io_byte_0x52, 0x0052u, 0x0052, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__CTIMER0_2_PEND \
	io0x52, io_byte_0x52, 0x0052u, 0x0052, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__CTIMER0_3_PEND \
	io0x52, io_byte_0x52, 0x0052u, 0x0052, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__CTIMER1_1_PEND \
	io0x52, io_byte_0x53, 0x0052u, 0x0053, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__CTIMER1_2_PEND \
	io0x52, io_byte_0x53, 0x0052u, 0x0053, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__CTIMER1_3_PEND \
	io0x52, io_byte_0x53, 0x0052u, 0x0053, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__SPI_TE_PEND \
	io0x52, io_byte_0x53, 0x0052u, 0x0053, 0x0800u, 0x08u, 11U, 3, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__SPI_RF_PEND \
	io0x52, io_byte_0x53, 0x0052u, 0x0053, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__SPI_ER_PEND \
	io0x52, io_byte_0x53, 0x0052u, 0x0053, 0x2000u, 0x20u, 13U, 5, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__PWM_MASTER1_CMP_PEND \
	io0x52, io_byte_0x53, 0x0052u, 0x0053, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__PWM_MASTER1_END_PEND \
	io0x52, io_byte_0x53, 0x0052u, 0x0053, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__ITC_PEND2 \
	io0x54, error_IO_MLX16__ITC_PEND2_has_no_byte_access, 0x0054u, 0x0054, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_MLX16__PWM_SLAVE1_CMP_PEND \
	io0x54, io_byte_0x54, 0x0054u, 0x0054, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__PWM_SLAVE2_CMP_PEND \
	io0x54, io_byte_0x54, 0x0054u, 0x0054, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__PWM_SLAVE3_CMP_PEND \
	io0x54, io_byte_0x54, 0x0054u, 0x0054, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__PWM_MASTER2_CMP_PEND \
	io0x54, io_byte_0x54, 0x0054u, 0x0054, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__PWM_MASTER2_END_PEND \
	io0x54, io_byte_0x54, 0x0054u, 0x0054, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__ADC_SAR_PEND \
	io0x54, io_byte_0x54, 0x0054u, 0x0054, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__EE_COMPLETE_PEND \
	io0x54, io_byte_0x54, 0x0054u, 0x0054, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__FL_COMPLETE_PEND \
	io0x54, io_byte_0x54, 0x0054u, 0x0054, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__COLIN_OWNMTX_PEND \
	io0x54, io_byte_0x55, 0x0054u, 0x0055, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__COLIN_LIN_PEND \
	io0x54, io_byte_0x55, 0x0054u, 0x0055, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__OV_VS_PEND \
	io0x54, io_byte_0x55, 0x0054u, 0x0055, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__DIAG_PEND \
	io0x54, io_byte_0x55, 0x0054u, 0x0055, 0x0800u, 0x08u, 11U, 3, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__I2C_GLOBAL_RESET_PEND \
	io0x54, io_byte_0x55, 0x0054u, 0x0055, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__PPM_RX_PEND \
	io0x54, io_byte_0x55, 0x0054u, 0x0055, 0x2000u, 0x20u, 13U, 5, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__PPM_TX_PEND \
	io0x54, io_byte_0x55, 0x0054u, 0x0055, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__PPM_ERR_PEND \
	io0x54, io_byte_0x55, 0x0054u, 0x0055, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__IO_IN0_PEND \
	io0x56, io_byte_0x56, 0x0056u, 0x0056, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__ITC_PEND3 \
	io0x56, error_IO_MLX16__ITC_PEND3_has_no_byte_access, 0x0056u, 0x0056, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_MLX16__IO_IN1_PEND \
	io0x56, io_byte_0x56, 0x0056u, 0x0056, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__IO_IN2_PEND \
	io0x56, io_byte_0x56, 0x0056u, 0x0056, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__IO_IN3_PEND \
	io0x56, io_byte_0x56, 0x0056u, 0x0056, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__IO_IN4_PEND \
	io0x56, io_byte_0x56, 0x0056u, 0x0056, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__IO_IN5_PEND \
	io0x56, io_byte_0x56, 0x0056u, 0x0056, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__IO_IN6_PEND \
	io0x56, io_byte_0x56, 0x0056u, 0x0056, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__IO_IN7_PEND \
	io0x56, io_byte_0x56, 0x0056u, 0x0056, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__UART_SB_PEND \
	io0x56, io_byte_0x57, 0x0056u, 0x0057, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__UART_RS_PEND \
	io0x56, io_byte_0x57, 0x0056u, 0x0057, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__UART_RR_PEND \
	io0x56, io_byte_0x57, 0x0056u, 0x0057, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__UART_TS_PEND \
	io0x56, io_byte_0x57, 0x0056u, 0x0057, 0x0800u, 0x08u, 11U, 3, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__UART_TR_PEND \
	io0x56, io_byte_0x57, 0x0056u, 0x0057, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__UART_TE_PEND \
	io0x56, io_byte_0x57, 0x0056u, 0x0057, 0x2000u, 0x20u, 13U, 5, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__UDFR_PEND \
	io0x56, io_byte_0x57, 0x0056u, 0x0057, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__UDTF_PEND \
	io0x56, io_byte_0x57, 0x0056u, 0x0057, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0xffffu
#define IO_MLX16__ITC_PEND4 \
	io0x58, io_byte_0x58, 0x0058u, 0x0058, 0x0003u, 0x03u,  0U, 0, 1U, 12u, 0xfffcu, 0x0003u
#define IO_MLX16__TX_TIMEOUT_PEND \
	io0x58, io_byte_0x58, 0x0058u, 0x0058, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfffcu, 0x0003u
#define IO_MLX16__MLX16_SOFT_PEND \
	io0x58, io_byte_0x58, 0x0058u, 0x0058, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xfffcu, 0x0003u
#define IO_MLX16__SWI \
	io0x6a, io_byte_0x6b, 0x006au, 0x006b, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x7fffu, 0x0000u
#define IO_MLX16__ITC_MASK0 \
	io0x6c, error_IO_MLX16__ITC_MASK0_has_no_byte_access, 0x006cu, 0x006c, 0xffffu, 0xffu,  0U, 0, 1U, 10u, 0x0000u, 0x0000u
#define IO_MLX16__MLX16_EXCHG_ITC \
	io0x6c, io_byte_0x6c, 0x006cu, 0x006c, 0x0001u, 0x01u,  0U, 0, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__MLX16_DMAERR_ITC \
	io0x6c, io_byte_0x6c, 0x006cu, 0x006c, 0x0002u, 0x02u,  1U, 1, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__AWD_ATT_ITC \
	io0x6c, io_byte_0x6c, 0x006cu, 0x006c, 0x0004u, 0x04u,  2U, 2, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__IWD_ATT_ITC \
	io0x6c, io_byte_0x6c, 0x006cu, 0x006c, 0x0008u, 0x08u,  3U, 3, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__FL_ECC_ITC \
	io0x6c, io_byte_0x6c, 0x006cu, 0x006c, 0x0010u, 0x10u,  4U, 4, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__EE_ECC_ITC \
	io0x6c, io_byte_0x6c, 0x006cu, 0x006c, 0x0020u, 0x20u,  5U, 5, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__UV_VDDA_ITC \
	io0x6c, io_byte_0x6c, 0x006cu, 0x006c, 0x0040u, 0x40u,  6U, 6, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__UV_VS_ITC \
	io0x6c, io_byte_0x6c, 0x006cu, 0x006c, 0x0080u, 0x80u,  7U, 7, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__UV_VDDAF_ITC \
	io0x6c, io_byte_0x6d, 0x006cu, 0x006d, 0x0100u, 0x01u,  8U, 0, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__ANA_PLL_ERR_ITC \
	io0x6c, io_byte_0x6d, 0x006cu, 0x006d, 0x0200u, 0x02u,  9U, 1, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__OVT_ITC \
	io0x6c, io_byte_0x6d, 0x006cu, 0x006d, 0x0400u, 0x04u, 10U, 2, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__OVC_ITC \
	io0x6c, io_byte_0x6d, 0x006cu, 0x006d, 0x0800u, 0x08u, 11U, 3, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__OV_HS_VDS0_ITC \
	io0x6c, io_byte_0x6d, 0x006cu, 0x006d, 0x1000u, 0x10u, 12U, 4, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__OV_HS_VDS1_ITC \
	io0x6c, io_byte_0x6d, 0x006cu, 0x006d, 0x2000u, 0x20u, 13U, 5, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__OV_HS_VDS2_ITC \
	io0x6c, io_byte_0x6d, 0x006cu, 0x006d, 0x4000u, 0x40u, 14U, 6, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__OV_HS_VDS3_ITC \
	io0x6c, io_byte_0x6d, 0x006cu, 0x006d, 0x8000u, 0x80u, 15U, 7, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__ITC_MASK1 \
	io0x6e, error_IO_MLX16__ITC_MASK1_has_no_byte_access, 0x006eu, 0x006e, 0xffffu, 0xffu,  0U, 0, 1U, 10u, 0x0000u, 0x0000u
#define IO_MLX16__OV_LS_VDS0_ITC \
	io0x6e, io_byte_0x6e, 0x006eu, 0x006e, 0x0001u, 0x01u,  0U, 0, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__OV_LS_VDS1_ITC \
	io0x6e, io_byte_0x6e, 0x006eu, 0x006e, 0x0002u, 0x02u,  1U, 1, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__OV_LS_VDS2_ITC \
	io0x6e, io_byte_0x6e, 0x006eu, 0x006e, 0x0004u, 0x04u,  2U, 2, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__OV_LS_VDS3_ITC \
	io0x6e, io_byte_0x6e, 0x006eu, 0x006e, 0x0008u, 0x08u,  3U, 3, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__STIMER_ITC \
	io0x6e, io_byte_0x6e, 0x006eu, 0x006e, 0x0010u, 0x10u,  4U, 4, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__CTIMER0_1_ITC \
	io0x6e, io_byte_0x6e, 0x006eu, 0x006e, 0x0020u, 0x20u,  5U, 5, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__CTIMER0_2_ITC \
	io0x6e, io_byte_0x6e, 0x006eu, 0x006e, 0x0040u, 0x40u,  6U, 6, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__CTIMER0_3_ITC \
	io0x6e, io_byte_0x6e, 0x006eu, 0x006e, 0x0080u, 0x80u,  7U, 7, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__CTIMER1_1_ITC \
	io0x6e, io_byte_0x6f, 0x006eu, 0x006f, 0x0100u, 0x01u,  8U, 0, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__CTIMER1_2_ITC \
	io0x6e, io_byte_0x6f, 0x006eu, 0x006f, 0x0200u, 0x02u,  9U, 1, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__CTIMER1_3_ITC \
	io0x6e, io_byte_0x6f, 0x006eu, 0x006f, 0x0400u, 0x04u, 10U, 2, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__SPI_TE_ITC \
	io0x6e, io_byte_0x6f, 0x006eu, 0x006f, 0x0800u, 0x08u, 11U, 3, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__SPI_RF_ITC \
	io0x6e, io_byte_0x6f, 0x006eu, 0x006f, 0x1000u, 0x10u, 12U, 4, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__SPI_ER_ITC \
	io0x6e, io_byte_0x6f, 0x006eu, 0x006f, 0x2000u, 0x20u, 13U, 5, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__PWM_MASTER1_CMP_ITC \
	io0x6e, io_byte_0x6f, 0x006eu, 0x006f, 0x4000u, 0x40u, 14U, 6, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__PWM_MASTER1_END_ITC \
	io0x6e, io_byte_0x6f, 0x006eu, 0x006f, 0x8000u, 0x80u, 15U, 7, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__ITC_MASK2 \
	io0x70, error_IO_MLX16__ITC_MASK2_has_no_byte_access, 0x0070u, 0x0070, 0xffffu, 0xffu,  0U, 0, 1U, 10u, 0x0000u, 0x0000u
#define IO_MLX16__PWM_SLAVE1_CMP_ITC \
	io0x70, io_byte_0x70, 0x0070u, 0x0070, 0x0001u, 0x01u,  0U, 0, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__PWM_SLAVE2_CMP_ITC \
	io0x70, io_byte_0x70, 0x0070u, 0x0070, 0x0002u, 0x02u,  1U, 1, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__PWM_SLAVE3_CMP_ITC \
	io0x70, io_byte_0x70, 0x0070u, 0x0070, 0x0004u, 0x04u,  2U, 2, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__PWM_MASTER2_CMP_ITC \
	io0x70, io_byte_0x70, 0x0070u, 0x0070, 0x0008u, 0x08u,  3U, 3, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__PWM_MASTER2_END_ITC \
	io0x70, io_byte_0x70, 0x0070u, 0x0070, 0x0010u, 0x10u,  4U, 4, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__ADC_SAR_ITC \
	io0x70, io_byte_0x70, 0x0070u, 0x0070, 0x0020u, 0x20u,  5U, 5, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__EE_COMPLETE_ITC \
	io0x70, io_byte_0x70, 0x0070u, 0x0070, 0x0040u, 0x40u,  6U, 6, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__FL_COMPLETE_ITC \
	io0x70, io_byte_0x70, 0x0070u, 0x0070, 0x0080u, 0x80u,  7U, 7, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__COLIN_OWNMTX_ITC \
	io0x70, io_byte_0x71, 0x0070u, 0x0071, 0x0100u, 0x01u,  8U, 0, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__COLIN_LIN_ITC \
	io0x70, io_byte_0x71, 0x0070u, 0x0071, 0x0200u, 0x02u,  9U, 1, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__OV_VS_ITC \
	io0x70, io_byte_0x71, 0x0070u, 0x0071, 0x0400u, 0x04u, 10U, 2, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__DIAG_ITC \
	io0x70, io_byte_0x71, 0x0070u, 0x0071, 0x0800u, 0x08u, 11U, 3, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__I2C_GLOBAL_RESET_ITC \
	io0x70, io_byte_0x71, 0x0070u, 0x0071, 0x1000u, 0x10u, 12U, 4, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__PPM_RX_ITC \
	io0x70, io_byte_0x71, 0x0070u, 0x0071, 0x2000u, 0x20u, 13U, 5, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__PPM_TX_ITC \
	io0x70, io_byte_0x71, 0x0070u, 0x0071, 0x4000u, 0x40u, 14U, 6, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__PPM_ERR_ITC \
	io0x70, io_byte_0x71, 0x0070u, 0x0071, 0x8000u, 0x80u, 15U, 7, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN0_ITC \
	io0x72, io_byte_0x72, 0x0072u, 0x0072, 0x0001u, 0x01u,  0U, 0, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__ITC_MASK3 \
	io0x72, error_IO_MLX16__ITC_MASK3_has_no_byte_access, 0x0072u, 0x0072, 0xffffu, 0xffu,  0U, 0, 1U, 10u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN1_ITC \
	io0x72, io_byte_0x72, 0x0072u, 0x0072, 0x0002u, 0x02u,  1U, 1, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN2_ITC \
	io0x72, io_byte_0x72, 0x0072u, 0x0072, 0x0004u, 0x04u,  2U, 2, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN3_ITC \
	io0x72, io_byte_0x72, 0x0072u, 0x0072, 0x0008u, 0x08u,  3U, 3, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN4_ITC \
	io0x72, io_byte_0x72, 0x0072u, 0x0072, 0x0010u, 0x10u,  4U, 4, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN5_ITC \
	io0x72, io_byte_0x72, 0x0072u, 0x0072, 0x0020u, 0x20u,  5U, 5, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN6_ITC \
	io0x72, io_byte_0x72, 0x0072u, 0x0072, 0x0040u, 0x40u,  6U, 6, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN7_ITC \
	io0x72, io_byte_0x72, 0x0072u, 0x0072, 0x0080u, 0x80u,  7U, 7, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__UART_SB_ITC \
	io0x72, io_byte_0x73, 0x0072u, 0x0073, 0x0100u, 0x01u,  8U, 0, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__UART_RS_ITC \
	io0x72, io_byte_0x73, 0x0072u, 0x0073, 0x0200u, 0x02u,  9U, 1, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__UART_RR_ITC \
	io0x72, io_byte_0x73, 0x0072u, 0x0073, 0x0400u, 0x04u, 10U, 2, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__UART_TS_ITC \
	io0x72, io_byte_0x73, 0x0072u, 0x0073, 0x0800u, 0x08u, 11U, 3, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__UART_TR_ITC \
	io0x72, io_byte_0x73, 0x0072u, 0x0073, 0x1000u, 0x10u, 12U, 4, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__UART_TE_ITC \
	io0x72, io_byte_0x73, 0x0072u, 0x0073, 0x2000u, 0x20u, 13U, 5, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__UDFR_ITC \
	io0x72, io_byte_0x73, 0x0072u, 0x0073, 0x4000u, 0x40u, 14U, 6, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__UDTF_ITC \
	io0x72, io_byte_0x73, 0x0072u, 0x0073, 0x8000u, 0x80u, 15U, 7, 1U, 14u, 0x0000u, 0x0000u
#define IO_MLX16__ITC_MASK4 \
	io0x74, io_byte_0x74, 0x0074u, 0x0074, 0x0003u, 0x03u,  0U, 0, 1U, 14u, 0xfffcu, 0x0000u
#define IO_MLX16__TX_TIMEOUT_ITC \
	io0x74, io_byte_0x74, 0x0074u, 0x0074, 0x0001u, 0x01u,  0U, 0, 1U, 14u, 0xfffcu, 0x0000u
#define IO_MLX16__MLX16_SOFT_ITC \
	io0x74, io_byte_0x74, 0x0074u, 0x0074, 0x0002u, 0x02u,  1U, 1, 1U, 14u, 0xfffcu, 0x0000u
#define IO_MLX16__ITC_PRIO0 \
	io0x88, error_IO_MLX16__ITC_PRIO0_has_no_byte_access, 0x0088u, 0x0088, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__STIMER_PRIO \
	io0x88, io_byte_0x88, 0x0088u, 0x0088, 0x0003u, 0x03u,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__CTIMER0_1_PRIO \
	io0x88, io_byte_0x88, 0x0088u, 0x0088, 0x000cu, 0x0cu,  2U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__CTIMER0_2_PRIO \
	io0x88, io_byte_0x88, 0x0088u, 0x0088, 0x0030u, 0x30u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__CTIMER0_3_PRIO \
	io0x88, io_byte_0x88, 0x0088u, 0x0088, 0x00c0u, 0xc0u,  6U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__CTIMER1_1_PRIO \
	io0x88, io_byte_0x89, 0x0088u, 0x0089, 0x0300u, 0x03u,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__CTIMER1_2_PRIO \
	io0x88, io_byte_0x89, 0x0088u, 0x0089, 0x0c00u, 0x0cu, 10U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__CTIMER1_3_PRIO \
	io0x88, io_byte_0x89, 0x0088u, 0x0089, 0x3000u, 0x30u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__SPI_TE_PRIO \
	io0x88, io_byte_0x89, 0x0088u, 0x0089, 0xc000u, 0xc0u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__ITC_PRIO1 \
	io0x8a, error_IO_MLX16__ITC_PRIO1_has_no_byte_access, 0x008au, 0x008a, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__SPI_RF_PRIO \
	io0x8a, io_byte_0x8a, 0x008au, 0x008a, 0x0003u, 0x03u,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__SPI_ER_PRIO \
	io0x8a, io_byte_0x8a, 0x008au, 0x008a, 0x000cu, 0x0cu,  2U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__PWM_MASTER1_CMP_PRIO \
	io0x8a, io_byte_0x8a, 0x008au, 0x008a, 0x0030u, 0x30u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__PWM_MASTER1_END_PRIO \
	io0x8a, io_byte_0x8a, 0x008au, 0x008a, 0x00c0u, 0xc0u,  6U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__PWM_SLAVE1_CMP_PRIO \
	io0x8a, io_byte_0x8b, 0x008au, 0x008b, 0x0300u, 0x03u,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__PWM_SLAVE2_CMP_PRIO \
	io0x8a, io_byte_0x8b, 0x008au, 0x008b, 0x0c00u, 0x0cu, 10U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__PWM_SLAVE3_CMP_PRIO \
	io0x8a, io_byte_0x8b, 0x008au, 0x008b, 0x3000u, 0x30u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__PWM_MASTER2_CMP_PRIO \
	io0x8a, io_byte_0x8b, 0x008au, 0x008b, 0xc000u, 0xc0u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__ITC_PRIO2 \
	io0x8c, error_IO_MLX16__ITC_PRIO2_has_no_byte_access, 0x008cu, 0x008c, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__PWM_MASTER2_END_PRIO \
	io0x8c, io_byte_0x8c, 0x008cu, 0x008c, 0x0003u, 0x03u,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__ADC_SAR_PRIO \
	io0x8c, io_byte_0x8c, 0x008cu, 0x008c, 0x000cu, 0x0cu,  2U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__EE_COMPLETE_PRIO \
	io0x8c, io_byte_0x8c, 0x008cu, 0x008c, 0x0030u, 0x30u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__FL_COMPLETE_PRIO \
	io0x8c, io_byte_0x8c, 0x008cu, 0x008c, 0x00c0u, 0xc0u,  6U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__COLIN_OWNMTX_PRIO \
	io0x8c, io_byte_0x8d, 0x008cu, 0x008d, 0x0300u, 0x03u,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__COLIN_LIN_PRIO \
	io0x8c, io_byte_0x8d, 0x008cu, 0x008d, 0x0c00u, 0x0cu, 10U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__OV_VS_PRIO \
	io0x8c, io_byte_0x8d, 0x008cu, 0x008d, 0x3000u, 0x30u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__DIAG_PRIO \
	io0x8c, io_byte_0x8d, 0x008cu, 0x008d, 0xc000u, 0xc0u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__I2C_GLOBAL_RESET_PRIO \
	io0x8e, io_byte_0x8e, 0x008eu, 0x008e, 0x0003u, 0x03u,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__ITC_PRIO3 \
	io0x8e, error_IO_MLX16__ITC_PRIO3_has_no_byte_access, 0x008eu, 0x008e, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__PPM_RX_PRIO \
	io0x8e, io_byte_0x8e, 0x008eu, 0x008e, 0x000cu, 0x0cu,  2U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__PPM_TX_PRIO \
	io0x8e, io_byte_0x8e, 0x008eu, 0x008e, 0x0030u, 0x30u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__PPM_ERR_PRIO \
	io0x8e, io_byte_0x8e, 0x008eu, 0x008e, 0x00c0u, 0xc0u,  6U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN0_PRIO \
	io0x8e, io_byte_0x8f, 0x008eu, 0x008f, 0x0300u, 0x03u,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN1_PRIO \
	io0x8e, io_byte_0x8f, 0x008eu, 0x008f, 0x0c00u, 0x0cu, 10U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN2_PRIO \
	io0x8e, io_byte_0x8f, 0x008eu, 0x008f, 0x3000u, 0x30u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN3_PRIO \
	io0x8e, io_byte_0x8f, 0x008eu, 0x008f, 0xc000u, 0xc0u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN4_PRIO \
	io0x90, io_byte_0x90, 0x0090u, 0x0090, 0x0003u, 0x03u,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__ITC_PRIO4 \
	io0x90, error_IO_MLX16__ITC_PRIO4_has_no_byte_access, 0x0090u, 0x0090, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN5_PRIO \
	io0x90, io_byte_0x90, 0x0090u, 0x0090, 0x000cu, 0x0cu,  2U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN6_PRIO \
	io0x90, io_byte_0x90, 0x0090u, 0x0090, 0x0030u, 0x30u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__IO_IN7_PRIO \
	io0x90, io_byte_0x90, 0x0090u, 0x0090, 0x00c0u, 0xc0u,  6U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__UART_SB_PRIO \
	io0x90, io_byte_0x91, 0x0090u, 0x0091, 0x0300u, 0x03u,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__UART_RS_PRIO \
	io0x90, io_byte_0x91, 0x0090u, 0x0091, 0x0c00u, 0x0cu, 10U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__UART_RR_PRIO \
	io0x90, io_byte_0x91, 0x0090u, 0x0091, 0x3000u, 0x30u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__UART_TS_PRIO \
	io0x90, io_byte_0x91, 0x0090u, 0x0091, 0xc000u, 0xc0u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_MLX16__ITC_PRIO5 \
	io0x92, error_IO_MLX16__ITC_PRIO5_has_no_byte_access, 0x0092u, 0x0092, 0x03ffu, 0xffu,  0U, 0, 1U, 8u, 0xfc00u, 0x0000u
#define IO_MLX16__UART_TR_PRIO \
	io0x92, io_byte_0x92, 0x0092u, 0x0092, 0x0003u, 0x03u,  0U, 0, 1U, 12u, 0xfc00u, 0x0000u
#define IO_MLX16__UART_TE_PRIO \
	io0x92, io_byte_0x92, 0x0092u, 0x0092, 0x000cu, 0x0cu,  2U, 2, 1U, 12u, 0xfc00u, 0x0000u
#define IO_MLX16__UDFR_PRIO \
	io0x92, io_byte_0x92, 0x0092u, 0x0092, 0x0030u, 0x30u,  4U, 4, 1U, 12u, 0xfc00u, 0x0000u
#define IO_MLX16__UDTF_PRIO \
	io0x92, io_byte_0x92, 0x0092u, 0x0092, 0x00c0u, 0xc0u,  6U, 6, 1U, 12u, 0xfc00u, 0x0000u
#define IO_MLX16__TX_TIMEOUT_PRIO \
	io0x92, io_byte_0x93, 0x0092u, 0x0093, 0x0300u, 0x03u,  8U, 0, 1U, 12u, 0xfc00u, 0x0000u
#define IO_MLX16__SHELL_VERSION \
	io0xbe, error_IO_MLX16__SHELL_VERSION_has_no_byte_access, 0x00beu, 0x00be, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_MLX16__CPU_FP0ADR \
	io0xc0, error_IO_MLX16__CPU_FP0ADR_has_no_byte_access, 0x00c0u, 0x00c0, 0x0fffu, 0xffu,  0U, 0, 1U, 8u, 0xf000u, 0x0000u
#define IO_VERSION__VERSION_L \
	io0x100, error_IO_VERSION__VERSION_L_has_no_byte_access, 0x0100u, 0x0100, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_VERSION__VERSION_H \
	io0x102, error_IO_VERSION__VERSION_H_has_no_byte_access, 0x0102u, 0x0102, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_RAM_BIST__KEY \
	io0x104, error_IO_RAM_BIST__KEY_has_no_byte_access, 0x0104u, 0x0104, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_RAM_BIST__PHASE \
	io0x104, error_IO_RAM_BIST__PHASE_has_no_byte_access, 0x0104u, 0x0104, 0x0007u, 0x07u,  0U, 0, 0U, 8u, 0x0000u, 0x0000u
#define IO_RAM_BIST__TRANSPARENT \
	io0x104, error_IO_RAM_BIST__TRANSPARENT_has_no_byte_access, 0x0104u, 0x0105, 0x0100u, 0x01u,  8U, 0, 0U, 8u, 0x0000u, 0x0000u
#define IO_RAM_BIST__REGULAR \
	io0x104, error_IO_RAM_BIST__REGULAR_has_no_byte_access, 0x0104u, 0x0105, 0x0200u, 0x02u,  9U, 1, 0U, 8u, 0x0000u, 0x0000u
#define IO_RAM_BIST__RUNNING \
	io0x104, error_IO_RAM_BIST__RUNNING_has_no_byte_access, 0x0104u, 0x0105, 0x0400u, 0x04u, 10U, 2, 0U, 8u, 0x0000u, 0x0000u
#define IO_RAM_BIST__VALID_CLOCK \
	io0x104, error_IO_RAM_BIST__VALID_CLOCK_has_no_byte_access, 0x0104u, 0x0105, 0x0800u, 0x08u, 11U, 3, 0U, 8u, 0x0000u, 0x0000u
#define IO_RAM_BIST__REGULAR_BIST_ERROR \
	io0x104, error_IO_RAM_BIST__REGULAR_BIST_ERROR_has_no_byte_access, 0x0104u, 0x0105, 0x1000u, 0x10u, 12U, 4, 0U, 8u, 0x0000u, 0x0000u
#define IO_RAM_BIST__COMPLETED \
	io0x104, error_IO_RAM_BIST__COMPLETED_has_no_byte_access, 0x0104u, 0x0105, 0x8000u, 0x80u, 15U, 7, 0U, 8u, 0x0000u, 0x0000u
#define IO_RAM_BIST__LFSR \
	io0x106, error_IO_RAM_BIST__LFSR_has_no_byte_access, 0x0106u, 0x0106, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_RAM_BIST__LSFR_GOT \
	io0x106, error_IO_RAM_BIST__LSFR_GOT_has_no_byte_access, 0x0106u, 0x0106, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_RAM_BIST__LFSR_EXPECTED \
	io0x108, error_IO_RAM_BIST__LFSR_EXPECTED_has_no_byte_access, 0x0108u, 0x0108, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_RAM_BIST__ADL \
	io0x10a, error_IO_RAM_BIST__ADL_has_no_byte_access, 0x010au, 0x010a, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_RAM_BIST__ADH \
	io0x10c, error_IO_RAM_BIST__ADH_has_no_byte_access, 0x010cu, 0x010c, 0x000fu, 0x0fu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_RAM_BIST__ADD_START_L \
	io0x10e, error_IO_RAM_BIST__ADD_START_L_has_no_byte_access, 0x010eu, 0x010e, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_RAM_BIST__ADD_START_H \
	io0x110, io_byte_0x110, 0x0110u, 0x0110, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0xfff0u, 0x0000u
#define IO_RAM_BIST__ADD_STOP_L \
	io0x112, error_IO_RAM_BIST__ADD_STOP_L_has_no_byte_access, 0x0112u, 0x0112, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_RAM_BIST__ADD_STOP_H \
	io0x114, io_byte_0x114, 0x0114u, 0x0114, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0xfff0u, 0x0000u
#define IO_RAM_BIST__NB_ECC_BITS \
	io0x116, io_byte_0x116, 0x0116u, 0x0116, 0x001fu, 0x1fu,  0U, 0, 1U, 12u, 0xe880u, 0x0000u
#define IO_RAM_BIST__WORD_BIST \
	io0x116, io_byte_0x116, 0x0116u, 0x0116, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0xe880u, 0x0000u
#define IO_RAM_BIST__FUNCTIONAL_BIST \
	io0x116, io_byte_0x116, 0x0116u, 0x0116, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0xe880u, 0x0000u
#define IO_RAM_BIST__ADD_SCRAMBLE \
	io0x116, io_byte_0x117, 0x0116u, 0x0117, 0x0700u, 0x07u,  8U, 0, 1U, 12u, 0xe880u, 0x0000u
#define IO_RAM_BIST__SIGNATURE_INIT \
	io0x116, io_byte_0x117, 0x0116u, 0x0117, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0xe880u, 0x0000u
#define IO_CTIMER0__TREGB \
	io0x118, error_IO_CTIMER0__TREGB_has_no_byte_access, 0x0118u, 0x0118, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_CTIMER0__TREGA \
	io0x11a, error_IO_CTIMER0__TREGA_has_no_byte_access, 0x011au, 0x011a, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_CTIMER0__TCNT \
	io0x11c, error_IO_CTIMER0__TCNT_has_no_byte_access, 0x011cu, 0x011c, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_CTIMER0__START \
	io0x11e, io_byte_0x11e, 0x011eu, 0x011e, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER0__STOP \
	io0x11e, io_byte_0x11e, 0x011eu, 0x011e, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER0__EDGA \
	io0x11e, io_byte_0x11e, 0x011eu, 0x011e, 0x000cu, 0x0cu,  2U, 2, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER0__EDGB \
	io0x11e, io_byte_0x11e, 0x011eu, 0x011e, 0x0030u, 0x30u,  4U, 4, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER0__PWMI \
	io0x11e, io_byte_0x11e, 0x011eu, 0x011e, 0x0040u, 0x40u,  6U, 6, 0U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER0__POL \
	io0x11e, io_byte_0x11e, 0x011eu, 0x011e, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER0__OVRA \
	io0x11e, io_byte_0x11f, 0x011eu, 0x011f, 0x0100u, 0x01u,  8U, 0, 0U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER0__OVRB \
	io0x11e, io_byte_0x11f, 0x011eu, 0x011f, 0x0200u, 0x02u,  9U, 1, 0U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER0__ENCMP \
	io0x11e, io_byte_0x11f, 0x011eu, 0x011f, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER0__MODE \
	io0x11e, io_byte_0x11f, 0x011eu, 0x011f, 0x3800u, 0x38u, 11U, 3, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER0__DIV \
	io0x11e, io_byte_0x11f, 0x011eu, 0x011f, 0xc000u, 0xc0u, 14U, 6, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER1__TREGB \
	io0x120, error_IO_CTIMER1__TREGB_has_no_byte_access, 0x0120u, 0x0120, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_CTIMER1__TREGA \
	io0x122, error_IO_CTIMER1__TREGA_has_no_byte_access, 0x0122u, 0x0122, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_CTIMER1__TCNT \
	io0x124, error_IO_CTIMER1__TCNT_has_no_byte_access, 0x0124u, 0x0124, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_CTIMER1__START \
	io0x126, io_byte_0x126, 0x0126u, 0x0126, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER1__STOP \
	io0x126, io_byte_0x126, 0x0126u, 0x0126, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER1__EDGA \
	io0x126, io_byte_0x126, 0x0126u, 0x0126, 0x000cu, 0x0cu,  2U, 2, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER1__EDGB \
	io0x126, io_byte_0x126, 0x0126u, 0x0126, 0x0030u, 0x30u,  4U, 4, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER1__PWMI \
	io0x126, io_byte_0x126, 0x0126u, 0x0126, 0x0040u, 0x40u,  6U, 6, 0U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER1__POL \
	io0x126, io_byte_0x126, 0x0126u, 0x0126, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER1__OVRA \
	io0x126, io_byte_0x127, 0x0126u, 0x0127, 0x0100u, 0x01u,  8U, 0, 0U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER1__OVRB \
	io0x126, io_byte_0x127, 0x0126u, 0x0127, 0x0200u, 0x02u,  9U, 1, 0U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER1__ENCMP \
	io0x126, io_byte_0x127, 0x0126u, 0x0127, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER1__MODE \
	io0x126, io_byte_0x127, 0x0126u, 0x0127, 0x3800u, 0x38u, 11U, 3, 1U, 12u, 0x0340u, 0x0003u
#define IO_CTIMER1__DIV \
	io0x126, io_byte_0x127, 0x0126u, 0x0127, 0xc000u, 0xc0u, 14U, 6, 1U, 12u, 0x0340u, 0x0003u
#define IO_SPI__DR \
	io0x128, error_IO_SPI__DR_has_no_byte_access, 0x0128u, 0x0128, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_SPI__SBASE \
	io0x12a, error_IO_SPI__SBASE_has_no_byte_access, 0x012au, 0x012a, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_SPI__RBASE \
	io0x12c, error_IO_SPI__RBASE_has_no_byte_access, 0x012cu, 0x012c, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_SPI__MSGLEN \
	io0x12e, io_byte_0x12e, 0x012eu, 0x012e, 0x003fu, 0x3fu,  0U, 0, 1U, 12u, 0xffc0u, 0x0000u
#define IO_SPI__PSCLN \
	io0x130, io_byte_0x130, 0x0130u, 0x0130, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0xff00u, 0x0000u
#define IO_SPI__PSCLM \
	io0x130, io_byte_0x130, 0x0130u, 0x0130, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0xff00u, 0x0000u
#define IO_SPI__START \
	io0x132, io_byte_0x132, 0x0132u, 0x0132, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x3c00u, 0xc003u
#define IO_SPI__STOP \
	io0x132, io_byte_0x132, 0x0132u, 0x0132, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x3c00u, 0xc003u
#define IO_SPI__MASTER \
	io0x132, io_byte_0x132, 0x0132u, 0x0132, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0x3c00u, 0xc003u
#define IO_SPI__SS_FORCE \
	io0x132, io_byte_0x132, 0x0132u, 0x0132, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0x3c00u, 0xc003u
#define IO_SPI__BYTE_MODE \
	io0x132, io_byte_0x132, 0x0132u, 0x0132, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0x3c00u, 0xc003u
#define IO_SPI__CPOL \
	io0x132, io_byte_0x132, 0x0132u, 0x0132, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0x3c00u, 0xc003u
#define IO_SPI__CPHA \
	io0x132, io_byte_0x132, 0x0132u, 0x0132, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0x3c00u, 0xc003u
#define IO_SPI__DMA \
	io0x132, io_byte_0x132, 0x0132u, 0x0132, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0x3c00u, 0xc003u
#define IO_SPI__TX_EN \
	io0x132, io_byte_0x133, 0x0132u, 0x0133, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0x3c00u, 0xc003u
#define IO_SPI__RX_EN \
	io0x132, io_byte_0x133, 0x0132u, 0x0133, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0x3c00u, 0xc003u
#define IO_SPI__TE \
	io0x132, io_byte_0x133, 0x0132u, 0x0133, 0x1000u, 0x10u, 12U, 4, 0U, 12u, 0x3c00u, 0xc003u
#define IO_SPI__RF \
	io0x132, io_byte_0x133, 0x0132u, 0x0133, 0x2000u, 0x20u, 13U, 5, 0U, 12u, 0x3c00u, 0xc003u
#define IO_SPI__OVRF \
	io0x132, io_byte_0x133, 0x0132u, 0x0133, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x3c00u, 0xc003u
#define IO_SPI__MODF \
	io0x132, io_byte_0x133, 0x0132u, 0x0133, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x3c00u, 0xc003u
#define IO_PWM_MASTER1__CMP \
	io0x134, error_IO_PWM_MASTER1__CMP_has_no_byte_access, 0x0134u, 0x0134, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_MASTER1__HT \
	io0x136, error_IO_PWM_MASTER1__HT_has_no_byte_access, 0x0136u, 0x0136, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_MASTER1__LT \
	io0x138, error_IO_PWM_MASTER1__LT_has_no_byte_access, 0x0138u, 0x0138, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_MASTER1__PER \
	io0x13a, error_IO_PWM_MASTER1__PER_has_no_byte_access, 0x013au, 0x013a, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_MASTER1__START \
	io0x13c, io_byte_0x13c, 0x013cu, 0x013c, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER1__STOP \
	io0x13c, io_byte_0x13c, 0x013cu, 0x013c, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER1__SLAVE \
	io0x13c, io_byte_0x13c, 0x013cu, 0x013c, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER1__MODE \
	io0x13c, io_byte_0x13c, 0x013cu, 0x013c, 0x0018u, 0x18u,  3U, 3, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER1__POL \
	io0x13c, io_byte_0x13c, 0x013cu, 0x013c, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER1__IDLE \
	io0x13c, io_byte_0x13c, 0x013cu, 0x013c, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER1__PWM_IN \
	io0x13c, io_byte_0x13c, 0x013cu, 0x013c, 0x0080u, 0x80u,  7U, 7, 0U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER1__PSCLN \
	io0x13c, io_byte_0x13d, 0x013cu, 0x013d, 0x0f00u, 0x0fu,  8U, 0, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER1__PSCLM \
	io0x13c, io_byte_0x13d, 0x013cu, 0x013d, 0xf000u, 0xf0u, 12U, 4, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE1__CMP \
	io0x13e, error_IO_PWM_SLAVE1__CMP_has_no_byte_access, 0x013eu, 0x013e, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_SLAVE1__HT \
	io0x140, error_IO_PWM_SLAVE1__HT_has_no_byte_access, 0x0140u, 0x0140, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_SLAVE1__LT \
	io0x142, error_IO_PWM_SLAVE1__LT_has_no_byte_access, 0x0142u, 0x0142, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_SLAVE1__PER \
	io0x144, error_IO_PWM_SLAVE1__PER_has_no_byte_access, 0x0144u, 0x0144, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PWM_SLAVE1__START \
	io0x146, io_byte_0x146, 0x0146u, 0x0146, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE1__STOP \
	io0x146, io_byte_0x146, 0x0146u, 0x0146, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE1__SLAVE \
	io0x146, io_byte_0x146, 0x0146u, 0x0146, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE1__MODE \
	io0x146, io_byte_0x146, 0x0146u, 0x0146, 0x0018u, 0x18u,  3U, 3, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE1__POL \
	io0x146, io_byte_0x146, 0x0146u, 0x0146, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE1__IDLE \
	io0x146, io_byte_0x146, 0x0146u, 0x0146, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE1__PWM_IN \
	io0x146, io_byte_0x146, 0x0146u, 0x0146, 0x0080u, 0x80u,  7U, 7, 0U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE1__PSCLN \
	io0x146, io_byte_0x147, 0x0146u, 0x0147, 0x0f00u, 0x0fu,  8U, 0, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE1__PSCLM \
	io0x146, io_byte_0x147, 0x0146u, 0x0147, 0xf000u, 0xf0u, 12U, 4, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE2__CMP \
	io0x148, error_IO_PWM_SLAVE2__CMP_has_no_byte_access, 0x0148u, 0x0148, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_SLAVE2__HT \
	io0x14a, error_IO_PWM_SLAVE2__HT_has_no_byte_access, 0x014au, 0x014a, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_SLAVE2__LT \
	io0x14c, error_IO_PWM_SLAVE2__LT_has_no_byte_access, 0x014cu, 0x014c, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_SLAVE2__PER \
	io0x14e, error_IO_PWM_SLAVE2__PER_has_no_byte_access, 0x014eu, 0x014e, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PWM_SLAVE2__START \
	io0x150, io_byte_0x150, 0x0150u, 0x0150, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE2__STOP \
	io0x150, io_byte_0x150, 0x0150u, 0x0150, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE2__SLAVE \
	io0x150, io_byte_0x150, 0x0150u, 0x0150, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE2__MODE \
	io0x150, io_byte_0x150, 0x0150u, 0x0150, 0x0018u, 0x18u,  3U, 3, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE2__POL \
	io0x150, io_byte_0x150, 0x0150u, 0x0150, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE2__IDLE \
	io0x150, io_byte_0x150, 0x0150u, 0x0150, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE2__PWM_IN \
	io0x150, io_byte_0x150, 0x0150u, 0x0150, 0x0080u, 0x80u,  7U, 7, 0U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE2__PSCLN \
	io0x150, io_byte_0x151, 0x0150u, 0x0151, 0x0f00u, 0x0fu,  8U, 0, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE2__PSCLM \
	io0x150, io_byte_0x151, 0x0150u, 0x0151, 0xf000u, 0xf0u, 12U, 4, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE3__CMP \
	io0x152, error_IO_PWM_SLAVE3__CMP_has_no_byte_access, 0x0152u, 0x0152, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_SLAVE3__HT \
	io0x154, error_IO_PWM_SLAVE3__HT_has_no_byte_access, 0x0154u, 0x0154, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_SLAVE3__LT \
	io0x156, error_IO_PWM_SLAVE3__LT_has_no_byte_access, 0x0156u, 0x0156, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_SLAVE3__PER \
	io0x158, error_IO_PWM_SLAVE3__PER_has_no_byte_access, 0x0158u, 0x0158, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PWM_SLAVE3__START \
	io0x15a, io_byte_0x15a, 0x015au, 0x015a, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE3__STOP \
	io0x15a, io_byte_0x15a, 0x015au, 0x015a, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE3__SLAVE \
	io0x15a, io_byte_0x15a, 0x015au, 0x015a, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE3__MODE \
	io0x15a, io_byte_0x15a, 0x015au, 0x015a, 0x0018u, 0x18u,  3U, 3, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE3__POL \
	io0x15a, io_byte_0x15a, 0x015au, 0x015a, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE3__IDLE \
	io0x15a, io_byte_0x15a, 0x015au, 0x015a, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE3__PWM_IN \
	io0x15a, io_byte_0x15a, 0x015au, 0x015a, 0x0080u, 0x80u,  7U, 7, 0U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE3__PSCLN \
	io0x15a, io_byte_0x15b, 0x015au, 0x015b, 0x0f00u, 0x0fu,  8U, 0, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_SLAVE3__PSCLM \
	io0x15a, io_byte_0x15b, 0x015au, 0x015b, 0xf000u, 0xf0u, 12U, 4, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER2__CMP \
	io0x15c, error_IO_PWM_MASTER2__CMP_has_no_byte_access, 0x015cu, 0x015c, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_MASTER2__HT \
	io0x15e, error_IO_PWM_MASTER2__HT_has_no_byte_access, 0x015eu, 0x015e, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_MASTER2__LT \
	io0x160, error_IO_PWM_MASTER2__LT_has_no_byte_access, 0x0160u, 0x0160, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_MASTER2__PER \
	io0x162, error_IO_PWM_MASTER2__PER_has_no_byte_access, 0x0162u, 0x0162, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PWM_MASTER2__START \
	io0x164, io_byte_0x164, 0x0164u, 0x0164, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER2__STOP \
	io0x164, io_byte_0x164, 0x0164u, 0x0164, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER2__SLAVE \
	io0x164, io_byte_0x164, 0x0164u, 0x0164, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER2__MODE \
	io0x164, io_byte_0x164, 0x0164u, 0x0164, 0x0018u, 0x18u,  3U, 3, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER2__POL \
	io0x164, io_byte_0x164, 0x0164u, 0x0164, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER2__IDLE \
	io0x164, io_byte_0x164, 0x0164u, 0x0164, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER2__PWM_IN \
	io0x164, io_byte_0x164, 0x0164u, 0x0164, 0x0080u, 0x80u,  7U, 7, 0U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER2__PSCLN \
	io0x164, io_byte_0x165, 0x0164u, 0x0165, 0x0f00u, 0x0fu,  8U, 0, 1U, 12u, 0x0080u, 0x0003u
#define IO_PWM_MASTER2__PSCLM \
	io0x164, io_byte_0x165, 0x0164u, 0x0165, 0xf000u, 0xf0u, 12U, 4, 1U, 12u, 0x0080u, 0x0003u
#define IO_ADC_SAR__START \
	io0x166, io_byte_0x166, 0x0166u, 0x0166, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xe000u, 0x0003u
#define IO_ADC_SAR__STOP \
	io0x166, io_byte_0x166, 0x0166u, 0x0166, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xe000u, 0x0003u
#define IO_ADC_SAR__SOS_SOURCE \
	io0x166, io_byte_0x166, 0x0166u, 0x0166, 0x000cu, 0x0cu,  2U, 2, 1U, 12u, 0xe000u, 0x0003u
#define IO_ADC_SAR__SOC_SOURCE \
	io0x166, io_byte_0x166, 0x0166u, 0x0166, 0x0030u, 0x30u,  4U, 4, 1U, 12u, 0xe000u, 0x0003u
#define IO_ADC_SAR__NO_INTERLEAVE \
	io0x166, io_byte_0x166, 0x0166u, 0x0166, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0xe000u, 0x0003u
#define IO_ADC_SAR__SATURATE \
	io0x166, io_byte_0x166, 0x0166u, 0x0166, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0xe000u, 0x0003u
#define IO_ADC_SAR__INT_SCHEME \
	io0x166, io_byte_0x167, 0x0166u, 0x0167, 0x0300u, 0x03u,  8U, 0, 1U, 12u, 0xe000u, 0x0003u
#define IO_ADC_SAR__ASB \
	io0x166, io_byte_0x167, 0x0166u, 0x0167, 0x0c00u, 0x0cu, 10U, 2, 1U, 12u, 0xe000u, 0x0003u
#define IO_ADC_SAR__ADC_WIDTH \
	io0x166, io_byte_0x167, 0x0166u, 0x0167, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0xe000u, 0x0003u
#define IO_ADC_SAR__SBASE_0 \
	io0x168, error_IO_ADC_SAR__SBASE_0_has_no_byte_access, 0x0168u, 0x0168, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_ADC_SAR__PAUSE \
	io0x16a, io_byte_0x16a, 0x016au, 0x016a, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xe000u, 0x1fffu
#define IO_ADC_SAR__RESUME \
	io0x16a, io_byte_0x16a, 0x016au, 0x016a, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xe000u, 0x1fffu
#define IO_ADC_SAR__SW_TRIG \
	io0x16a, io_byte_0x16a, 0x016au, 0x016a, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0xe000u, 0x1fffu
#define IO_ADC_SAR__READY \
	io0x16a, io_byte_0x16a, 0x016au, 0x016a, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0xe000u, 0x1fffu
#define IO_ADC_SAR__LAST_INT_SRC \
	io0x16a, io_byte_0x16a, 0x016au, 0x016a, 0x0030u, 0x30u,  4U, 4, 1U, 12u, 0xe000u, 0x1fffu
#define IO_ADC_SAR__STATE \
	io0x16a, io_byte_0x16a, 0x016au, 0x016a, 0x00c0u, 0xc0u,  6U, 6, 1U, 12u, 0xe000u, 0x1fffu
#define IO_ADC_SAR__ADC_OVF \
	io0x16a, io_byte_0x16b, 0x016au, 0x016b, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0xe000u, 0x1fffu
#define IO_ADC_SAR__ADC_ERR \
	io0x16a, io_byte_0x16b, 0x016au, 0x016b, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0xe000u, 0x1fffu
#define IO_ADC_SAR__MEM_ERR \
	io0x16a, io_byte_0x16b, 0x016au, 0x016b, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0xe000u, 0x1fffu
#define IO_ADC_SAR__FRAME_ERR \
	io0x16a, io_byte_0x16b, 0x016au, 0x016b, 0x0800u, 0x08u, 11U, 3, 1U, 12u, 0xe000u, 0x1fffu
#define IO_ADC_SAR__ABORTED \
	io0x16a, io_byte_0x16b, 0x016au, 0x016b, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0xe000u, 0x1fffu
#define IO_ADC_SAR__ADC_CLK_DIV \
	io0x16c, io_byte_0x16c, 0x016cu, 0x016c, 0x007fu, 0x7fu,  0U, 0, 1U, 12u, 0xff80u, 0x0000u
#define IO_ADC_SAR__TEST_CONV2 \
	io0x16e, io_byte_0x16e, 0x016eu, 0x016e, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfff0u, 0x0000u
#define IO_ADC_SAR__TEST_CONV3 \
	io0x16e, io_byte_0x16e, 0x016eu, 0x016e, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xfff0u, 0x0000u
#define IO_ADC_SAR__TEST_CONV4 \
	io0x16e, io_byte_0x16e, 0x016eu, 0x016e, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0xfff0u, 0x0000u
#define IO_ADC_SAR__TEST_TRIM \
	io0x16e, io_byte_0x16e, 0x016eu, 0x016e, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0xfff0u, 0x0000u
#define IO_ADC_SAR__ADC_DATA \
	io0x170, error_IO_ADC_SAR__ADC_DATA_has_no_byte_access, 0x0170u, 0x0170, 0x03ffu, 0xffu,  0U, 0, 1U, 8u, 0xf800u, 0x0000u
#define IO_ADC_SAR__SEL_TR_ADCREF \
	io0x170, io_byte_0x171, 0x0170u, 0x0171, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0xf800u, 0x0000u
#define IO_ADC_SAR__TR_ADCREF1 \
	io0x172, io_byte_0x172, 0x0172u, 0x0172, 0x007fu, 0x7fu,  0U, 0, 1U, 12u, 0xc000u, 0x0000u
#define IO_ADC_SAR__TR_ADCREF2 \
	io0x172, error_IO_ADC_SAR__TR_ADCREF2_has_no_byte_access, 0x0172u, 0x0172, 0x3f80u, 0x80u,  7U, 7, 1U, 8u, 0xc000u, 0x0000u
#define IO_ADC_SAR__TR_ADCREF3 \
	io0x174, io_byte_0x174, 0x0174u, 0x0174, 0x007fu, 0x7fu,  0U, 0, 1U, 12u, 0xff00u, 0x0000u
#define IO_ADC_SAR__IDDQ_ADC \
	io0x174, io_byte_0x174, 0x0174u, 0x0174, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0xff00u, 0x0000u
#define IO_EEPROM_FLASH__T_10NS \
	io0x176, io_byte_0x176, 0x0176u, 0x0176, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x0002u, 0x0000u
#define IO_EEPROM_FLASH__T_50NS \
	io0x176, io_byte_0x176, 0x0176u, 0x0176, 0x001cu, 0x1cu,  2U, 2, 1U, 12u, 0x0002u, 0x0000u
#define IO_EEPROM_FLASH__T_10US \
	io0x176, error_IO_EEPROM_FLASH__T_10US_has_no_byte_access, 0x0176u, 0x0176, 0x03e0u, 0xe0u,  5U, 5, 1U, 8u, 0x0002u, 0x0000u
#define IO_EEPROM_FLASH__T_50US \
	io0x176, io_byte_0x177, 0x0176u, 0x0177, 0x7c00u, 0x7cu, 10U, 2, 1U, 12u, 0x0002u, 0x0000u
#define IO_EEPROM_FLASH__LOCK_T \
	io0x176, io_byte_0x177, 0x0176u, 0x0177, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0002u, 0x0000u
#define IO_EEPROM_FLASH__T_1US \
	io0x178, io_byte_0x178, 0x0178u, 0x0178, 0x001fu, 0x1fu,  0U, 0, 1U, 12u, 0x7fe0u, 0x0000u
#define IO_EEPROM_FLASH__LOCK_1US \
	io0x178, io_byte_0x179, 0x0178u, 0x0179, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x7fe0u, 0x0000u
#define IO_EEPROM_FLASH__FL_DMA \
	io0x17a, io_byte_0x17a, 0x017au, 0x017a, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x78fcu, 0x0000u
#define IO_EEPROM_FLASH__FL_BUFFER_MODE \
	io0x17a, io_byte_0x17a, 0x017au, 0x017a, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x78fcu, 0x0000u
#define IO_EEPROM_FLASH__EE_FL_VERSION \
	io0x17a, io_byte_0x17a, 0x017au, 0x017a, 0x00f0u, 0xf0u,  4U, 4, 0U, 12u, 0x78fcu, 0x0000u
#define IO_EEPROM_FLASH__EE_DMA \
	io0x17a, io_byte_0x17b, 0x017au, 0x017b, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0x78fcu, 0x0000u
#define IO_EEPROM_FLASH__EE_EXTEND_DATA \
	io0x17a, io_byte_0x17b, 0x017au, 0x017b, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0x78fcu, 0x0000u
#define IO_EEPROM_FLASH__EE_BUFFER_MODE \
	io0x17a, io_byte_0x17b, 0x017au, 0x017b, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0x78fcu, 0x0000u
#define IO_EEPROM_FLASH__EE_FL_PDN_LOW \
	io0x17a, io_byte_0x17b, 0x017au, 0x017b, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x78fcu, 0x0000u
#define IO_EEPROM_FLASH__FL_COMMAND \
	io0x17c, error_IO_EEPROM_FLASH__FL_COMMAND_has_no_byte_access, 0x017cu, 0x017c, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_EEPROM_FLASH__FL_STATUS \
	io0x17c, io_byte_0x17c, 0x017cu, 0x017c, 0x000fu, 0x0fu,  0U, 0, 0U, 12u, 0x0000u, 0x0000u
#define IO_EEPROM_FLASH__FL_ER_TIME \
	io0x17e, io_byte_0x17e, 0x017eu, 0x017e, 0x00ffu, 0xffu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_EEPROM_FLASH__FL_WR_TIME \
	io0x17e, io_byte_0x17f, 0x017eu, 0x017f, 0x7f00u, 0x7fu,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_EEPROM_FLASH__FL_LOCK_ER_WR \
	io0x17e, io_byte_0x17f, 0x017eu, 0x017f, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0x0000u
#define IO_EEPROM_FLASH__FL_WAIT_STATES \
	io0x180, io_byte_0x180, 0x0180u, 0x0180, 0x0007u, 0x07u,  0U, 0, 1U, 12u, 0x4828u, 0x0000u
#define IO_EEPROM_FLASH__FL_BYPASS_QUEUE \
	io0x180, io_byte_0x180, 0x0180u, 0x0180, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0x4828u, 0x0000u
#define IO_EEPROM_FLASH__FL_PREDICTION_BEHAVIOR \
	io0x180, io_byte_0x180, 0x0180u, 0x0180, 0x00c0u, 0xc0u,  6U, 6, 1U, 12u, 0x4828u, 0x0000u
#define IO_EEPROM_FLASH__FL_DED_RETRY \
	io0x180, io_byte_0x181, 0x0180u, 0x0181, 0x0700u, 0x07u,  8U, 0, 1U, 12u, 0x4828u, 0x0000u
#define IO_EEPROM_FLASH__FL_HALT_BEHAVIOR \
	io0x180, io_byte_0x181, 0x0180u, 0x0181, 0x3000u, 0x30u, 12U, 4, 1U, 12u, 0x4828u, 0x0000u
#define IO_EEPROM_FLASH__FL_LOCK_RDY \
	io0x180, io_byte_0x181, 0x0180u, 0x0181, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x4828u, 0x0000u
#define IO_EEPROM_FLASH__FL_SBE \
	io0x182, io_byte_0x182, 0x0182u, 0x0182, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfefcu, 0x0003u
#define IO_EEPROM_FLASH__FL_DATA_CORRUPTED \
	io0x182, io_byte_0x182, 0x0182u, 0x0182, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xfefcu, 0x0003u
#define IO_EEPROM_FLASH__FL_EXTENDED_DATA \
	io0x182, io_byte_0x183, 0x0182u, 0x0183, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0xfefcu, 0x0003u
#define IO_EEPROM_FLASH__FL_PAGE_NUMBER \
	io0x184, error_IO_EEPROM_FLASH__FL_PAGE_NUMBER_has_no_byte_access, 0x0184u, 0x0184, 0x000fu, 0x0fu,  0U, 0, 1U, 8u, 0xce00u, 0x0000u
#define IO_EEPROM_FLASH__FL_SECTOR_NUMBER \
	io0x184, error_IO_EEPROM_FLASH__FL_SECTOR_NUMBER_has_no_byte_access, 0x0184u, 0x0184, 0x00f0u, 0xf0u,  4U, 4, 1U, 8u, 0xce00u, 0x0000u
#define IO_EEPROM_FLASH__FL_CS_AREA \
	io0x184, error_IO_EEPROM_FLASH__FL_CS_AREA_has_no_byte_access, 0x0184u, 0x0185, 0x0100u, 0x01u,  8U, 0, 1U, 8u, 0xce00u, 0x0000u
#define IO_EEPROM_FLASH__FL_32K_SELEC \
	io0x184, error_IO_EEPROM_FLASH__FL_32K_SELEC_has_no_byte_access, 0x0184u, 0x0185, 0x3000u, 0x30u, 12U, 4, 1U, 8u, 0xce00u, 0x0000u
#define IO_EEPROM_FLASH__EE_ACTIVE \
	io0x186, io_byte_0x186, 0x0186u, 0x0186, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xf80cu, 0x0000u
#define IO_EEPROM_FLASH__EE_CONFIGURED \
	io0x186, io_byte_0x186, 0x0186u, 0x0186, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xf80cu, 0x0000u
#define IO_EEPROM_FLASH__EE_WE_KEY \
	io0x186, io_byte_0x186, 0x0186u, 0x0186, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0xf80cu, 0x0000u
#define IO_EEPROM_FLASH__EE_W_MODE \
	io0x186, io_byte_0x187, 0x0186u, 0x0187, 0x0700u, 0x07u,  8U, 0, 1U, 12u, 0xf80cu, 0x0000u
#define IO_EEPROM_FLASH__EE_BUSY_BUF_NOT_EMPTY \
	io0x186, io_byte_0x187, 0x0186u, 0x0187, 0x1000u, 0x10u, 12U, 4, 0U, 12u, 0xf80cu, 0x0000u
#define IO_EEPROM_FLASH__EE_BUSY_WR \
	io0x186, io_byte_0x187, 0x0186u, 0x0187, 0x2000u, 0x20u, 13U, 5, 0U, 12u, 0xf80cu, 0x0000u
#define IO_EEPROM_FLASH__EE_BUSY_STBY \
	io0x186, io_byte_0x187, 0x0186u, 0x0187, 0x4000u, 0x40u, 14U, 6, 0U, 12u, 0xf80cu, 0x0000u
#define IO_EEPROM_FLASH__EE_BUSY \
	io0x186, io_byte_0x187, 0x0186u, 0x0187, 0x8000u, 0x80u, 15U, 7, 0U, 12u, 0xf80cu, 0x0000u
#define IO_EEPROM_FLASH__EE_SBE_1 \
	io0x188, io_byte_0x188, 0x0188u, 0x0188, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfff0u, 0x000fu
#define IO_EEPROM_FLASH__EE_DATA_CORRUPTED_1 \
	io0x188, io_byte_0x188, 0x0188u, 0x0188, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xfff0u, 0x000fu
#define IO_EEPROM_FLASH__EE_SBE_2 \
	io0x188, io_byte_0x188, 0x0188u, 0x0188, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0xfff0u, 0x000fu
#define IO_EEPROM_FLASH__EE_DATA_CORRUPTED_2 \
	io0x188, io_byte_0x188, 0x0188u, 0x0188, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0xfff0u, 0x000fu
#define IO_EEPROM_FLASH__EE_PRE_WR_TIME \
	io0x18a, io_byte_0x18a, 0x018au, 0x018a, 0x007fu, 0x7fu,  0U, 0, 1U, 12u, 0x0080u, 0x0000u
#define IO_EEPROM_FLASH__EE_WR_TIME \
	io0x18a, io_byte_0x18b, 0x018au, 0x018b, 0x7f00u, 0x7fu,  8U, 0, 1U, 12u, 0x0080u, 0x0000u
#define IO_EEPROM_FLASH__EE_LOCK_WR \
	io0x18a, io_byte_0x18b, 0x018au, 0x018b, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0080u, 0x0000u
#define IO_EEPROM_FLASH__EE_ER_TIME \
	io0x18c, io_byte_0x18c, 0x018cu, 0x018c, 0x003fu, 0x3fu,  0U, 0, 1U, 12u, 0x7fc0u, 0x0000u
#define IO_EEPROM_FLASH__EE_LOCK_ER \
	io0x18c, io_byte_0x18d, 0x018cu, 0x018d, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x7fc0u, 0x0000u
#define IO_EEPROM_FLASH__EE_PROGRAM_CYCLE \
	io0x18e, io_byte_0x18e, 0x018eu, 0x018e, 0x001fu, 0x1fu,  0U, 0, 1U, 12u, 0x7fe0u, 0x0000u
#define IO_EEPROM_FLASH__EE_PROGRAM_CYCLE_LOCK \
	io0x18e, io_byte_0x18f, 0x018eu, 0x018f, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x7fe0u, 0x0000u
#define IO_EEPROM_FLASH__EE_HALT_BEHAVIOR \
	io0x190, io_byte_0x190, 0x0190u, 0x0190, 0x0003u, 0x03u,  0U, 0, 1U, 12u, 0x70fcu, 0x0000u
#define IO_EEPROM_FLASH__EE_WAIT_STATES \
	io0x190, io_byte_0x191, 0x0190u, 0x0191, 0x0f00u, 0x0fu,  8U, 0, 1U, 12u, 0x70fcu, 0x0000u
#define IO_EEPROM_FLASH__EE_LOCK_RD \
	io0x190, io_byte_0x191, 0x0190u, 0x0191, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x70fcu, 0x0000u
#define IO_EEPROM_FLASH__EE_INT_INVALID_SRC \
	io0x192, io_byte_0x192, 0x0192u, 0x0192, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0xfff0u, 0x000fu
#define IO_EEPROM_FLASH__FL_PATTERN_ID \
	io0x19c, io_byte_0x19c, 0x019cu, 0x019c, 0x0070u, 0x70u,  4U, 4, 1U, 12u, 0x708fu, 0x8000u
#define IO_EEPROM_FLASH__FL_ACCESS_ORDER \
	io0x19c, io_byte_0x19d, 0x019cu, 0x019d, 0x0300u, 0x03u,  8U, 0, 1U, 12u, 0x708fu, 0x8000u
#define IO_EEPROM_FLASH__FL_TEST_AREA \
	io0x19c, io_byte_0x19d, 0x019cu, 0x019d, 0x0c00u, 0x0cu, 10U, 2, 1U, 12u, 0x708fu, 0x8000u
#define IO_EEPROM_FLASH__FL_ERROR \
	io0x19c, io_byte_0x19d, 0x019cu, 0x019d, 0x4000u, 0x40u, 14U, 6, 0U, 12u, 0x708fu, 0x8000u
#define IO_EEPROM_FLASH__FL_COMPLETED \
	io0x19c, io_byte_0x19d, 0x019cu, 0x019d, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x708fu, 0x8000u
#define IO_EEPROM_FLASH__FL_BITS_ERRORS \
	io0x19e, error_IO_EEPROM_FLASH__FL_BITS_ERRORS_has_no_byte_access, 0x019eu, 0x019e, 0x01ffu, 0xffu,  0U, 0, 1U, 8u, 0xfe00u, 0x0000u
#define IO_EEPROM_FLASH__FL_SIG_L \
	io0x1a0, error_IO_EEPROM_FLASH__FL_SIG_L_has_no_byte_access, 0x01a0u, 0x01a0, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_EEPROM_FLASH__FL_SIG_H \
	io0x1a2, error_IO_EEPROM_FLASH__FL_SIG_H_has_no_byte_access, 0x01a2u, 0x01a2, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_EEPROM_FLASH__EE_CMD \
	io0x1a4, io_byte_0x1a4, 0x01a4u, 0x01a4, 0x0003u, 0x03u,  0U, 0, 1U, 12u, 0x708cu, 0x8000u
#define IO_EEPROM_FLASH__EE_PATTERN_ID \
	io0x1a4, io_byte_0x1a4, 0x01a4u, 0x01a4, 0x0070u, 0x70u,  4U, 4, 1U, 12u, 0x708cu, 0x8000u
#define IO_EEPROM_FLASH__EE_ACCESS_ORDER \
	io0x1a4, io_byte_0x1a5, 0x01a4u, 0x01a5, 0x0300u, 0x03u,  8U, 0, 1U, 12u, 0x708cu, 0x8000u
#define IO_EEPROM_FLASH__EE_TEST_AREA \
	io0x1a4, io_byte_0x1a5, 0x01a4u, 0x01a5, 0x0c00u, 0x0cu, 10U, 2, 1U, 12u, 0x708cu, 0x8000u
#define IO_EEPROM_FLASH__EE_IN_PROGRESS \
	io0x1a4, io_byte_0x1a5, 0x01a4u, 0x01a5, 0x2000u, 0x20u, 13U, 5, 0U, 12u, 0x708cu, 0x8000u
#define IO_EEPROM_FLASH__EE_ERROR \
	io0x1a4, io_byte_0x1a5, 0x01a4u, 0x01a5, 0x4000u, 0x40u, 14U, 6, 0U, 12u, 0x708cu, 0x8000u
#define IO_EEPROM_FLASH__EE_COMPLETED \
	io0x1a4, io_byte_0x1a5, 0x01a4u, 0x01a5, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x708cu, 0x8000u
#define IO_EEPROM_FLASH__EE_BITS_ERRORS \
	io0x1a6, error_IO_EEPROM_FLASH__EE_BITS_ERRORS_has_no_byte_access, 0x01a6u, 0x01a6, 0x01ffu, 0xffu,  0U, 0, 1U, 8u, 0xfe00u, 0x0000u
#define IO_EEPROM_FLASH__EE_SIG_L \
	io0x1a8, error_IO_EEPROM_FLASH__EE_SIG_L_has_no_byte_access, 0x01a8u, 0x01a8, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_EEPROM_FLASH__EE_SIG_H \
	io0x1aa, error_IO_EEPROM_FLASH__EE_SIG_H_has_no_byte_access, 0x01aau, 0x01aa, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0xffffu
#define IO_COLIN__ADDR_PATCH0 \
	io0x1ac, error_IO_COLIN__ADDR_PATCH0_has_no_byte_access, 0x01acu, 0x01ac, 0x0fffu, 0xffu,  0U, 0, 1U, 8u, 0xe000u, 0x0000u
#define IO_COLIN__CTRL_PATCH0 \
	io0x1ac, error_IO_COLIN__CTRL_PATCH0_has_no_byte_access, 0x01acu, 0x01ad, 0x1000u, 0x10u, 12U, 4, 1U, 8u, 0xe000u, 0x0000u
#define IO_COLIN__DATA_PATCH0 \
	io0x1ae, error_IO_COLIN__DATA_PATCH0_has_no_byte_access, 0x01aeu, 0x01ae, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_COLIN__ADDR_PATCH1 \
	io0x1b0, error_IO_COLIN__ADDR_PATCH1_has_no_byte_access, 0x01b0u, 0x01b0, 0x0fffu, 0xffu,  0U, 0, 1U, 8u, 0xe000u, 0x0000u
#define IO_COLIN__CTRL_PATCH1 \
	io0x1b0, error_IO_COLIN__CTRL_PATCH1_has_no_byte_access, 0x01b0u, 0x01b1, 0x1000u, 0x10u, 12U, 4, 1U, 8u, 0xe000u, 0x0000u
#define IO_COLIN__DATA_PATCH1 \
	io0x1b2, error_IO_COLIN__DATA_PATCH1_has_no_byte_access, 0x01b2u, 0x01b2, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_COLIN__ADDR_PATCH2 \
	io0x1b4, error_IO_COLIN__ADDR_PATCH2_has_no_byte_access, 0x01b4u, 0x01b4, 0x0fffu, 0xffu,  0U, 0, 1U, 8u, 0xe000u, 0x0000u
#define IO_COLIN__CTRL_PATCH2 \
	io0x1b4, error_IO_COLIN__CTRL_PATCH2_has_no_byte_access, 0x01b4u, 0x01b5, 0x1000u, 0x10u, 12U, 4, 1U, 8u, 0xe000u, 0x0000u
#define IO_COLIN__DATA_PATCH2 \
	io0x1b6, error_IO_COLIN__DATA_PATCH2_has_no_byte_access, 0x01b6u, 0x01b6, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_COLIN__ADDR_PATCH3 \
	io0x1b8, error_IO_COLIN__ADDR_PATCH3_has_no_byte_access, 0x01b8u, 0x01b8, 0x0fffu, 0xffu,  0U, 0, 1U, 8u, 0xe000u, 0x0000u
#define IO_COLIN__CTRL_PATCH3 \
	io0x1b8, error_IO_COLIN__CTRL_PATCH3_has_no_byte_access, 0x01b8u, 0x01b9, 0x1000u, 0x10u, 12U, 4, 1U, 8u, 0xe000u, 0x0000u
#define IO_COLIN__DATA_PATCH3 \
	io0x1ba, error_IO_COLIN__DATA_PATCH3_has_no_byte_access, 0x01bau, 0x01ba, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_COLIN__SPEED \
	error_IO_COLIN__SPEED_has_no_word_access, io_byte_0x1bc, 0x01bcu, 0x01bc, 0x0007u, 0x07u,  0U, 0, 1U, 4u, 0xf0f0u, 0x0f00u
#define IO_COLIN__RUN \
	error_IO_COLIN__RUN_has_no_word_access, io_byte_0x1bc, 0x01bcu, 0x01bc, 0x0008u, 0x08u,  3U, 3, 1U, 4u, 0xf0f0u, 0x0f00u
#define IO_COLIN__SIGNAL \
	error_IO_COLIN__SIGNAL_has_no_word_access, io_byte_0x1bd, 0x01bcu, 0x01bd, 0x0100u, 0x01u,  8U, 0, 1U, 4u, 0xf0f0u, 0x0f00u
#define IO_COLIN__ERROR \
	error_IO_COLIN__ERROR_has_no_word_access, io_byte_0x1bd, 0x01bcu, 0x01bd, 0x0200u, 0x02u,  9U, 1, 1U, 4u, 0xf0f0u, 0x0f00u
#define IO_COLIN__HANDSHAKE \
	error_IO_COLIN__HANDSHAKE_has_no_word_access, io_byte_0x1bd, 0x01bcu, 0x01bd, 0x0400u, 0x04u, 10U, 2, 1U, 4u, 0xf0f0u, 0x0f00u
#define IO_COLIN__EVENT \
	error_IO_COLIN__EVENT_has_no_word_access, io_byte_0x1bd, 0x01bcu, 0x01bd, 0x0800u, 0x08u, 11U, 3, 1U, 4u, 0xf0f0u, 0x0f00u
#define IO_COLIN__COMMAND \
	error_IO_COLIN__COMMAND_has_no_word_access, io_byte_0x1be, 0x01beu, 0x01be, 0x00ffu, 0xffu,  0U, 0, 1U, 4u, 0x0000u, 0xffffu
#define IO_COLIN__SLAVE_IT \
	error_IO_COLIN__SLAVE_IT_has_no_word_access, io_byte_0x1bf, 0x01beu, 0x01bf, 0xff00u, 0xffu,  8U, 0, 1U, 4u, 0x0000u, 0xffffu
#define IO_COLIN__RAM_ACCESS \
	io0x1c0, io_byte_0x1c0, 0x01c0u, 0x01c0, 0x0007u, 0x07u,  0U, 0, 1U, 12u, 0xe8e8u, 0x0000u
#define IO_COLIN__RAM_SETUP \
	io0x1c0, io_byte_0x1c0, 0x01c0u, 0x01c0, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0xe8e8u, 0x0000u
#define IO_COLIN__ROM_ACCESS \
	io0x1c0, io_byte_0x1c1, 0x01c0u, 0x01c1, 0x0700u, 0x07u,  8U, 0, 1U, 12u, 0xe8e8u, 0x0000u
#define IO_COLIN__ROM_SETUP \
	io0x1c0, io_byte_0x1c1, 0x01c0u, 0x01c1, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0xe8e8u, 0x0000u
#define IO_COLIN__DISABLE_ROM \
	io0x1c2, io_byte_0x1c2, 0x01c2u, 0x01c2, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfefeu, 0x0000u
#define IO_COLIN__DISABLE_RAM \
	io0x1c2, io_byte_0x1c3, 0x01c2u, 0x01c3, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0xfefeu, 0x0000u
#define IO_COLIN__RAM_PROT_LIMIT \
	io0x1c4, io_byte_0x1c4, 0x01c4u, 0x01c4, 0x00ffu, 0xffu,  0U, 0, 1U, 12u, 0x7f00u, 0x0000u
#define IO_COLIN__LOCK \
	io0x1c4, io_byte_0x1c5, 0x01c4u, 0x01c5, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x7f00u, 0x0000u
#define IO_PORT_LIN_XKEY__LIN_XKEY \
	io0x1c6, error_IO_PORT_LIN_XKEY__LIN_XKEY_has_no_byte_access, 0x01c6u, 0x01c6, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_TRIM_BG_BIAS__PRE_TR_BGA \
	io0x1c8, io_byte_0x1c8, 0x01c8u, 0x01c8, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_BG_BIAS__PRE_TR_BGD \
	io0x1c8, io_byte_0x1c8, 0x01c8u, 0x01c8, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_BG_BIAS__PRE_TR_BIAS \
	io0x1c8, io_byte_0x1c9, 0x01c8u, 0x01c9, 0x3f00u, 0x3fu,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_BG_BIAS__TR_UNUSED \
	io0x1c8, io_byte_0x1c9, 0x01c8u, 0x01c9, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_BG_BIAS__LOCK \
	io0x1c8, io_byte_0x1c9, 0x01c8u, 0x01c9, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_VDD__PRE_TR_VDDA \
	io0x1ca, io_byte_0x1ca, 0x01cau, 0x01ca, 0x0007u, 0x07u,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_VDD__PRE_TR_VDDD \
	io0x1ca, io_byte_0x1ca, 0x01cau, 0x01ca, 0x0038u, 0x38u,  3U, 3, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_VDD__PRE_TR_SUP \
	io0x1ca, error_IO_TRIM_VDD__PRE_TR_SUP_has_no_byte_access, 0x01cau, 0x01ca, 0x3fc0u, 0xc0u,  6U, 6, 1U, 8u, 0x0000u, 0x0000u
#define IO_TRIM_VDD__TR_UNUSED \
	io0x1ca, io_byte_0x1cb, 0x01cau, 0x01cb, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_VDD__LOCK \
	io0x1ca, io_byte_0x1cb, 0x01cau, 0x01cb, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_RCO32M__TR_RCO32M_IN \
	io0x1cc, error_IO_TRIM_RCO32M__TR_RCO32M_IN_has_no_byte_access, 0x01ccu, 0x01cc, 0x03ffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_TRIM_RCO32M__TR_UNUSED \
	io0x1cc, io_byte_0x1cd, 0x01ccu, 0x01cd, 0x7c00u, 0x7cu, 10U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_RCO32M__LOCK \
	io0x1cc, io_byte_0x1cd, 0x01ccu, 0x01cd, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_RCO1M__PRE_TR_RCO1M \
	io0x1ce, io_byte_0x1ce, 0x01ceu, 0x01ce, 0x00ffu, 0xffu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_RCO1M__PRE_TR_LIN_SLEWRATE \
	io0x1ce, io_byte_0x1cf, 0x01ceu, 0x01cf, 0x0700u, 0x07u,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_RCO1M__PRE_TR_LIN_SLVTERM \
	io0x1ce, io_byte_0x1cf, 0x01ceu, 0x01cf, 0x3800u, 0x38u, 11U, 3, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_RCO1M__TR_UNUSED \
	io0x1ce, io_byte_0x1cf, 0x01ceu, 0x01cf, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_TRIM_RCO1M__LOCK \
	io0x1ce, io_byte_0x1cf, 0x01ceu, 0x01cf, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_SSCM_CONF__SSCM_EN \
	io0x1d0, io_byte_0x1d0, 0x01d0u, 0x01d0, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfff8u, 0x0000u
#define IO_PORT_SSCM_CONF__SSCM_SINGLEBIT \
	io0x1d0, io_byte_0x1d0, 0x01d0u, 0x01d0, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xfff8u, 0x0000u
#define IO_PORT_SSCM_CONF__SSCM_CENTERED \
	io0x1d0, io_byte_0x1d0, 0x01d0u, 0x01d0, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0xfff8u, 0x0000u
#define IO_PORT_STEP_CONF__STEP_INC \
	io0x1d2, io_byte_0x1d2, 0x01d2u, 0x01d2, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_STEP_CONF__STEP_DUR \
	io0x1d2, io_byte_0x1d2, 0x01d2u, 0x01d2, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_STEP_CONF__STEP_CNT \
	io0x1d2, io_byte_0x1d3, 0x01d2u, 0x01d3, 0xff00u, 0xffu,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_SUPP_TEST__TEST_BGA \
	io0x1d4, io_byte_0x1d4, 0x01d4u, 0x01d4, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_SUPP_TEST__TEST_VAUX_ADDCURRENT \
	io0x1d4, io_byte_0x1d4, 0x01d4u, 0x01d4, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_SUPP_TEST__TEST_10U_BIAS \
	io0x1d4, io_byte_0x1d4, 0x01d4u, 0x01d4, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_SUPP_TEST__TEST_5U_BIASAUX \
	io0x1d4, io_byte_0x1d4, 0x01d4u, 0x01d4, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_SUPP_TEST__PORTEST \
	io0x1d4, io_byte_0x1d4, 0x01d4u, 0x01d4, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_SUPP_TEST__SWITCHOFFREG_VDDA \
	io0x1d4, io_byte_0x1d4, 0x01d4u, 0x01d4, 0x0060u, 0x60u,  5U, 5, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_SUPP_TEST__SWITCHOFFREG_VDDD \
	io0x1d4, error_IO_PORT_SUPP_TEST__SWITCHOFFREG_VDDD_has_no_byte_access, 0x01d4u, 0x01d4, 0x0180u, 0x80u,  7U, 7, 1U, 8u, 0x8000u, 0x0000u
#define IO_PORT_SUPP_TEST__SWITCHOFFUV_VDDD_RES \
	io0x1d4, io_byte_0x1d5, 0x01d4u, 0x01d5, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_SUPP_TEST__SBY_BIAS \
	io0x1d4, io_byte_0x1d5, 0x01d4u, 0x01d5, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_SUPP_TEST__LOW_VDDD \
	io0x1d4, io_byte_0x1d5, 0x01d4u, 0x01d5, 0x0800u, 0x08u, 11U, 3, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_SUPP_TEST__SHOVE_VDDD \
	io0x1d4, io_byte_0x1d5, 0x01d4u, 0x01d5, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_SUPP_TEST__SHOVE_VDDA \
	io0x1d4, io_byte_0x1d5, 0x01d4u, 0x01d5, 0x2000u, 0x20u, 13U, 5, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_SUPP_TEST__SHOVE_VAUX \
	io0x1d4, io_byte_0x1d5, 0x01d4u, 0x01d5, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_SUPP2_TEST__IDDQ_REG_VDDA \
	io0x1d6, io_byte_0x1d6, 0x01d6u, 0x01d6, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_SUPP2_TEST__IDDQ_REG_VDDD \
	io0x1d6, io_byte_0x1d6, 0x01d6u, 0x01d6, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_SUPP2_TEST__IDDQSENS_REG_VDDD \
	io0x1d6, io_byte_0x1d6, 0x01d6u, 0x01d6, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_SUPP2_TEST__INT_WU_TEST \
	io0x1d6, io_byte_0x1d6, 0x01d6u, 0x01d6, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_SUPP2_TEST__TEST_TA0_EN \
	io0x1d6, io_byte_0x1d6, 0x01d6u, 0x01d6, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_SUPP2_TEST__TEST_TA1_EN \
	io0x1d6, io_byte_0x1d6, 0x01d6u, 0x01d6, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_SUPP2_TEST__TEST_MEM_ANA \
	io0x1d6, io_byte_0x1d6, 0x01d6u, 0x01d6, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_SUPP2_TEST__IDDQ_TEMPSENSE \
	io0x1d6, io_byte_0x1d6, 0x01d6u, 0x01d6, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_SUPP2_TEST__IDDQ_CLK10K \
	io0x1d6, io_byte_0x1d7, 0x01d6u, 0x01d7, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_SUPP2_TEST__TST_VDDA_OUT2_FV \
	io0x1d6, io_byte_0x1d7, 0x01d6u, 0x01d7, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_SUPP2_TEST__TST_VDDD_OUT2_FV \
	io0x1d6, io_byte_0x1d7, 0x01d6u, 0x01d7, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_SUPP2_TEST__TST_IO_LV \
	io0x1d6, io_byte_0x1d7, 0x01d6u, 0x01d7, 0x0800u, 0x08u, 11U, 3, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_SUPP2_TEST__FGTSM \
	io0x1d6, io_byte_0x1d7, 0x01d6u, 0x01d7, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_SUPP2_TEST__FSTOP \
	io0x1d6, io_byte_0x1d7, 0x01d6u, 0x01d7, 0x2000u, 0x20u, 13U, 5, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_LIN_TEST__TEST_2U8_BIASLIN \
	io0x1d8, io_byte_0x1d8, 0x01d8u, 0x01d8, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfffeu, 0x0000u
#define IO_PORT_SPARE_TEST__SET_IOX_CONN2PHV \
	io0x1da, io_byte_0x1da, 0x01dau, 0x01da, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xff00u, 0x0000u
#define IO_PORT_SPARE_TEST__RST_IOX_CONN2PHV \
	io0x1da, io_byte_0x1da, 0x01dau, 0x01da, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xff00u, 0x0000u
#define IO_PORT_SPARE_TEST__TST_VDDA_VT_MON_SUP \
	io0x1da, io_byte_0x1da, 0x01dau, 0x01da, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0xff00u, 0x0000u
#define IO_PORT_SPARE_TEST__CPCLKSEL_DRV \
	io0x1da, io_byte_0x1da, 0x01dau, 0x01da, 0x0018u, 0x18u,  3U, 3, 1U, 12u, 0xff00u, 0x0000u
#define IO_PORT_SPARE_TEST__TST_HS_SHORT_DET \
	io0x1da, io_byte_0x1da, 0x01dau, 0x01da, 0x0060u, 0x60u,  5U, 5, 1U, 12u, 0xff00u, 0x0000u
#define IO_PORT_SPARE_TEST__TST_FLASH_LV0_1 \
	io0x1da, io_byte_0x1da, 0x01dau, 0x01da, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0xff00u, 0x0000u
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_BGA \
	io0x1dc, io_byte_0x1dc, 0x01dcu, 0x01dc, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_BGD \
	io0x1dc, io_byte_0x1dc, 0x01dcu, 0x01dc, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_VDDA \
	io0x1dc, io_byte_0x1dc, 0x01dcu, 0x01dc, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_VDDD \
	io0x1dc, io_byte_0x1dc, 0x01dcu, 0x01dc, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_BIAS \
	io0x1dc, io_byte_0x1dc, 0x01dcu, 0x01dc, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_SUP \
	io0x1dc, io_byte_0x1dc, 0x01dcu, 0x01dc, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_LIN_SLEWRATE \
	io0x1dc, io_byte_0x1dc, 0x01dcu, 0x01dc, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_LIN_SLVTERM \
	io0x1dc, io_byte_0x1dc, 0x01dcu, 0x01dc, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_RCO32M \
	io0x1dc, io_byte_0x1dd, 0x01dcu, 0x01dd, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_ADC_TRIM_TEST__SEL_TR_RCO1M \
	io0x1dc, io_byte_0x1dd, 0x01dcu, 0x01dd, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_IO_IN__IO_IN_SYNC \
	io0x1de, error_IO_PORT_IO_IN__IO_IN_SYNC_has_no_byte_access, 0x01deu, 0x01de, 0x00ffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_SUPP_IN__UV_VDDA_IT \
	io0x1e0, error_IO_PORT_SUPP_IN__UV_VDDA_IT_has_no_byte_access, 0x01e0u, 0x01e0, 0x0001u, 0x01u,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_SUPP_IN__UV_VDDA_SYNC \
	io0x1e0, error_IO_PORT_SUPP_IN__UV_VDDA_SYNC_has_no_byte_access, 0x01e0u, 0x01e0, 0x0002u, 0x02u,  1U, 1, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_SUPP_IN__UV_VS_IT \
	io0x1e0, error_IO_PORT_SUPP_IN__UV_VS_IT_has_no_byte_access, 0x01e0u, 0x01e0, 0x0004u, 0x04u,  2U, 2, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_SUPP_IN__UV_VS_SYNC \
	io0x1e0, error_IO_PORT_SUPP_IN__UV_VS_SYNC_has_no_byte_access, 0x01e0u, 0x01e0, 0x0008u, 0x08u,  3U, 3, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_SUPP_IN__OV_VS_IT \
	io0x1e0, error_IO_PORT_SUPP_IN__OV_VS_IT_has_no_byte_access, 0x01e0u, 0x01e0, 0x0010u, 0x10u,  4U, 4, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_SUPP_IN__OV_VS_SYNC \
	io0x1e0, error_IO_PORT_SUPP_IN__OV_VS_SYNC_has_no_byte_access, 0x01e0u, 0x01e0, 0x0020u, 0x20u,  5U, 5, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_SUPP_IN__OVT_IT \
	io0x1e0, error_IO_PORT_SUPP_IN__OVT_IT_has_no_byte_access, 0x01e0u, 0x01e0, 0x0040u, 0x40u,  6U, 6, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_SUPP_IN__OVT_SYNC \
	io0x1e0, error_IO_PORT_SUPP_IN__OVT_SYNC_has_no_byte_access, 0x01e0u, 0x01e0, 0x0080u, 0x80u,  7U, 7, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_SUPP_IN__OVC_IT \
	io0x1e0, error_IO_PORT_SUPP_IN__OVC_IT_has_no_byte_access, 0x01e0u, 0x01e1, 0x0100u, 0x01u,  8U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_SUPP_IN__OVC_SYNC \
	io0x1e0, error_IO_PORT_SUPP_IN__OVC_SYNC_has_no_byte_access, 0x01e0u, 0x01e1, 0x0200u, 0x02u,  9U, 1, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_SUPP_IN__UV_VDDAF_IT \
	io0x1e0, error_IO_PORT_SUPP_IN__UV_VDDAF_IT_has_no_byte_access, 0x01e0u, 0x01e1, 0x0400u, 0x04u, 10U, 2, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_SUPP_IN__UV_VDDAF_SYNC \
	io0x1e0, error_IO_PORT_SUPP_IN__UV_VDDAF_SYNC_has_no_byte_access, 0x01e0u, 0x01e1, 0x0800u, 0x08u, 11U, 3, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_MISC_IN__AIN_SUP \
	io0x1e2, error_IO_PORT_MISC_IN__AIN_SUP_has_no_byte_access, 0x01e2u, 0x01e2, 0x00ffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_MISC_IN__STOP_MODE \
	io0x1e2, error_IO_PORT_MISC_IN__STOP_MODE_has_no_byte_access, 0x01e2u, 0x01e3, 0x0100u, 0x01u,  8U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_MISC_IN__RSTAT \
	io0x1e2, error_IO_PORT_MISC_IN__RSTAT_has_no_byte_access, 0x01e2u, 0x01e3, 0x0200u, 0x02u,  9U, 1, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_MISC_IN__INTERNAL_WU \
	io0x1e2, error_IO_PORT_MISC_IN__INTERNAL_WU_has_no_byte_access, 0x01e2u, 0x01e3, 0x0400u, 0x04u, 10U, 2, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_MISC_IN__LIN_WU \
	io0x1e2, error_IO_PORT_MISC_IN__LIN_WU_has_no_byte_access, 0x01e2u, 0x01e3, 0x0800u, 0x08u, 11U, 3, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_MISC_IN__PHYSTAT1 \
	io0x1e2, error_IO_PORT_MISC_IN__PHYSTAT1_has_no_byte_access, 0x01e2u, 0x01e3, 0x1000u, 0x10u, 12U, 4, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_MISC_IN__LIN_RXD \
	io0x1e2, error_IO_PORT_MISC_IN__LIN_RXD_has_no_byte_access, 0x01e2u, 0x01e3, 0x2000u, 0x20u, 13U, 5, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_MISC_IN__LOCAL_WU \
	io0x1e2, error_IO_PORT_MISC_IN__LOCAL_WU_has_no_byte_access, 0x01e2u, 0x01e3, 0x4000u, 0x40u, 14U, 6, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_MISC_IN__XOR_WU_IO \
	io0x1e2, error_IO_PORT_MISC_IN__XOR_WU_IO_has_no_byte_access, 0x01e2u, 0x01e3, 0x8000u, 0x80u, 15U, 7, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_SUPP_CFG__UV_VDDA_FILT_SEL \
	io0x1e4, io_byte_0x1e4, 0x01e4u, 0x01e4, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xff80u, 0x0000u
#define IO_PORT_SUPP_CFG__UV_VDDAF_FILT_SEL \
	io0x1e4, io_byte_0x1e4, 0x01e4u, 0x01e4, 0x0006u, 0x06u,  1U, 1, 1U, 12u, 0xff80u, 0x0000u
#define IO_PORT_SUPP_CFG__UV_VS_FILT_SEL \
	io0x1e4, io_byte_0x1e4, 0x01e4u, 0x01e4, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0xff80u, 0x0000u
#define IO_PORT_SUPP_CFG__OV_VS_FILT_SEL \
	io0x1e4, io_byte_0x1e4, 0x01e4u, 0x01e4, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0xff80u, 0x0000u
#define IO_PORT_SUPP_CFG__OVC_FILT_SEL \
	io0x1e4, io_byte_0x1e4, 0x01e4u, 0x01e4, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0xff80u, 0x0000u
#define IO_PORT_SUPP_CFG__OVT_FILT_SEL \
	io0x1e4, io_byte_0x1e4, 0x01e4u, 0x01e4, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0xff80u, 0x0000u
#define IO_PORT_IO_OUT_SOFT__IO_OUT_SOFT \
	io0x1e6, io_byte_0x1e6, 0x01e6u, 0x01e6, 0x00ffu, 0xffu,  0U, 0, 1U, 12u, 0xff00u, 0x0000u
#define IO_PORT_IO_OUT_EN__UNUSED \
	io0x1e8, io_byte_0x1e8, 0x01e8u, 0x01e8, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_IO_OUT_EN__IO_CH_SEL \
	io0x1e8, io_byte_0x1e8, 0x01e8u, 0x01e8, 0x0070u, 0x70u,  4U, 4, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_IO_OUT_EN__IO0_LV_ENABLE \
	io0x1e8, io_byte_0x1e8, 0x01e8u, 0x01e8, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_IO_OUT_EN__IO0_OD_ENABLE \
	io0x1e8, io_byte_0x1e9, 0x01e8u, 0x01e9, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_IO_OUT_EN__IOX_OD_ENABLE \
	io0x1e8, io_byte_0x1e9, 0x01e8u, 0x01e9, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0xfc00u, 0x0000u
#define IO_PORT_IO_CFG0__IO0_OUT_SEL \
	io0x1ea, io_byte_0x1ea, 0x01eau, 0x01ea, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_CFG0__IO1_OUT_SEL \
	io0x1ea, io_byte_0x1ea, 0x01eau, 0x01ea, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_CFG0__IO2_OUT_SEL \
	io0x1ea, io_byte_0x1eb, 0x01eau, 0x01eb, 0x0f00u, 0x0fu,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_CFG0__IO3_OUT_SEL \
	io0x1ea, io_byte_0x1eb, 0x01eau, 0x01eb, 0xf000u, 0xf0u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_LIN_XTX_CFG__LIN_XTX_OUT_SEL \
	io0x1ec, io_byte_0x1ec, 0x01ecu, 0x01ec, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0xff00u, 0x0000u
#define IO_PORT_LIN_XTX_CFG__LIN_COLIN_RX_SEL \
	io0x1ec, io_byte_0x1ec, 0x01ecu, 0x01ec, 0x0030u, 0x30u,  4U, 4, 1U, 12u, 0xff00u, 0x0000u
#define IO_PORT_LIN_XTX_CFG__LIN_OUT_SOFT \
	io0x1ec, io_byte_0x1ec, 0x01ecu, 0x01ec, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0xff00u, 0x0000u
#define IO_PORT_LIN_XTX_CFG__LIN_IN_SOFT \
	io0x1ec, io_byte_0x1ec, 0x01ecu, 0x01ec, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0xff00u, 0x0000u
#define IO_PORT_TIMER_CFG__TIMER0_CHA_SEL \
	io0x1ee, io_byte_0x1ee, 0x01eeu, 0x01ee, 0x001fu, 0x1fu,  0U, 0, 1U, 12u, 0xe000u, 0x0000u
#define IO_PORT_TIMER_CFG__UNUSED \
	io0x1ee, io_byte_0x1ee, 0x01eeu, 0x01ee, 0x00e0u, 0xe0u,  5U, 5, 1U, 12u, 0xe000u, 0x0000u
#define IO_PORT_TIMER_CFG__TIMER0_CHB_SEL \
	io0x1ee, io_byte_0x1ef, 0x01eeu, 0x01ef, 0x1f00u, 0x1fu,  8U, 0, 1U, 12u, 0xe000u, 0x0000u
#define IO_PORT_COMM_CFG__SPI_MOSI_IN_SEL \
	io0x1f0, io_byte_0x1f0, 0x01f0u, 0x01f0, 0x0007u, 0x07u,  0U, 0, 1U, 12u, 0x8888u, 0x0000u
#define IO_PORT_COMM_CFG__SPI_MISO_IN_SEL \
	io0x1f0, io_byte_0x1f0, 0x01f0u, 0x01f0, 0x0070u, 0x70u,  4U, 4, 1U, 12u, 0x8888u, 0x0000u
#define IO_PORT_COMM_CFG__SPI_SCK_IN_SEL \
	io0x1f0, io_byte_0x1f1, 0x01f0u, 0x01f1, 0x0700u, 0x07u,  8U, 0, 1U, 12u, 0x8888u, 0x0000u
#define IO_PORT_COMM_CFG__SPI_SS_IN_SEL \
	io0x1f0, io_byte_0x1f1, 0x01f0u, 0x01f1, 0x7000u, 0x70u, 12U, 4, 1U, 12u, 0x8888u, 0x0000u
#define IO_PORT_MISC_OUT__CLEAR_STOP \
	io0x1f2, io_byte_0x1f2, 0x01f2u, 0x01f2, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_MISC_OUT__SET_RSTAT \
	io0x1f2, io_byte_0x1f2, 0x01f2u, 0x01f2, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_MISC_OUT__CLEAR_RSTAT \
	io0x1f2, io_byte_0x1f2, 0x01f2u, 0x01f2, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_MISC_OUT__WUI \
	io0x1f2, io_byte_0x1f2, 0x01f2u, 0x01f2, 0x0018u, 0x18u,  3U, 3, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_MISC_OUT__SWITCH_VDDA_TO_5V \
	io0x1f2, io_byte_0x1f2, 0x01f2u, 0x01f2, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_MISC_OUT__PRUV_VS \
	io0x1f2, error_IO_PORT_MISC_OUT__PRUV_VS_has_no_byte_access, 0x01f2u, 0x01f2, 0x01c0u, 0xc0u,  6U, 6, 1U, 8u, 0x0000u, 0x0000u
#define IO_PORT_MISC_OUT__PROV_VS \
	io0x1f2, io_byte_0x1f3, 0x01f2u, 0x01f3, 0x0600u, 0x06u,  9U, 1, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_MISC_OUT__PRUV_VDDA \
	io0x1f2, io_byte_0x1f3, 0x01f2u, 0x01f3, 0x0800u, 0x08u, 11U, 3, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_MISC_OUT__SEL_TEMP \
	io0x1f2, io_byte_0x1f3, 0x01f2u, 0x01f3, 0xf000u, 0xf0u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_MISC2_OUT__ENABLE_OSD_DRV \
	io0x1f4, io_byte_0x1f4, 0x01f4u, 0x01f4, 0x0003u, 0x03u,  0U, 0, 1U, 12u, 0xf800u, 0x0000u
#define IO_PORT_MISC2_OUT__UNUSED \
	io0x1f4, io_byte_0x1f4, 0x01f4u, 0x01f4, 0x000cu, 0x0cu,  2U, 2, 1U, 12u, 0xf800u, 0x0000u
#define IO_PORT_MISC2_OUT__AOUT_SUP \
	io0x1f4, io_byte_0x1f4, 0x01f4u, 0x01f4, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0xf800u, 0x0000u
#define IO_PORT_MISC2_OUT__WU_IO_EN \
	io0x1f4, io_byte_0x1f5, 0x01f4u, 0x01f5, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0xf800u, 0x0000u
#define IO_PORT_MISC2_OUT__ENABLE_OTD \
	io0x1f4, io_byte_0x1f5, 0x01f4u, 0x01f5, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0xf800u, 0x0000u
#define IO_PORT_MISC2_OUT__VSM_FILT_ON \
	io0x1f4, io_byte_0x1f5, 0x01f4u, 0x01f5, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0xf800u, 0x0000u
#define IO_PORT_STOPMD_CTRL__SEL_STOP_MODE \
	io0x1f6, io_byte_0x1f6, 0x01f6u, 0x01f6, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfffeu, 0x0000u
#define IO_PORT_STOPMD_CFG__PRE_SWITCHOFFUV_VDDA \
	io0x1f8, io_byte_0x1f8, 0x01f8u, 0x01f8, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xffe0u, 0x0000u
#define IO_PORT_STOPMD_CFG__PRE_SWITCHOFFUV_VS \
	io0x1f8, io_byte_0x1f8, 0x01f8u, 0x01f8, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xffe0u, 0x0000u
#define IO_PORT_STOPMD_CFG__PRE_SWITCHOFFOV_VS \
	io0x1f8, io_byte_0x1f8, 0x01f8u, 0x01f8, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0xffe0u, 0x0000u
#define IO_PORT_STOPMD_CFG__PRE_SBY_RCO32M \
	io0x1f8, io_byte_0x1f8, 0x01f8u, 0x01f8, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0xffe0u, 0x0000u
#define IO_PORT_STOPMD_CFG__PRE_SBY_RCO1M \
	io0x1f8, io_byte_0x1f8, 0x01f8u, 0x01f8, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0xffe0u, 0x0000u
#define IO_PORT_DIS_GTSM__DIS_GTSM \
	io0x1fa, io_byte_0x1fa, 0x01fau, 0x01fa, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfffeu, 0x0000u
#define IO_PORT_LIN_XCFG__LIN_XCFG \
	io0x1fc, error_IO_PORT_LIN_XCFG__LIN_XCFG_has_no_byte_access, 0x01fcu, 0x01fc, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PORT_LIN_XCFG_VALID__LIN_XCFG_VALID \
	io0x1fe, error_IO_PORT_LIN_XCFG_VALID__LIN_XCFG_VALID_has_no_byte_access, 0x01feu, 0x01fe, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_CLOCK_CTRL__AC_SEL \
	io0x200, io_byte_0x200, 0x0200u, 0x0200, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfffeu, 0x0000u
#define IO_PORT_LINAA1__LINAA_GAIN \
	io0x202, io_byte_0x202, 0x0202u, 0x0202, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0xe000u, 0x0000u
#define IO_PORT_LINAA1__LINAA_DIV \
	io0x202, error_IO_PORT_LINAA1__LINAA_DIV_has_no_byte_access, 0x0202u, 0x0202, 0x01f0u, 0xf0u,  4U, 4, 1U, 8u, 0xe000u, 0x0000u
#define IO_PORT_LINAA1__LINAA_RST1 \
	io0x202, io_byte_0x203, 0x0202u, 0x0203, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0xe000u, 0x0000u
#define IO_PORT_LINAA1__LINAA_RST2 \
	io0x202, io_byte_0x203, 0x0202u, 0x0203, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0xe000u, 0x0000u
#define IO_PORT_LINAA1__LINAA_EN \
	io0x202, io_byte_0x203, 0x0202u, 0x0203, 0x0800u, 0x08u, 11U, 3, 1U, 12u, 0xe000u, 0x0000u
#define IO_PORT_LINAA1__LINAA_CDOUTEN \
	io0x202, io_byte_0x203, 0x0202u, 0x0203, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0xe000u, 0x0000u
#define IO_PORT_LINAA2__LCD_SEL_LINAA \
	io0x204, io_byte_0x204, 0x0204u, 0x0204, 0x0007u, 0x07u,  0U, 0, 1U, 12u, 0xffe0u, 0x0000u
#define IO_PORT_LINAA2__LCD_ON_LINAA \
	io0x204, io_byte_0x204, 0x0204u, 0x0204, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0xffe0u, 0x0000u
#define IO_PORT_LINAA2__LCD_DIS_LINAA \
	io0x204, io_byte_0x204, 0x0204u, 0x0204, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0xffe0u, 0x0000u
#define IO_TRIM_MISC__TRIM_LCD_LINAA \
	io0x206, io_byte_0x206, 0x0206u, 0x0206, 0x003fu, 0x3fu,  0U, 0, 1U, 12u, 0x4000u, 0x0000u
#define IO_TRIM_MISC__TRIM_OTD \
	io0x206, error_IO_TRIM_MISC__TRIM_OTD_has_no_byte_access, 0x0206u, 0x0206, 0x0fc0u, 0xc0u,  6U, 6, 1U, 8u, 0x4000u, 0x0000u
#define IO_TRIM_MISC__TRIM_SDAFILT_IO \
	io0x206, io_byte_0x207, 0x0206u, 0x0207, 0x3000u, 0x30u, 12U, 4, 1U, 12u, 0x4000u, 0x0000u
#define IO_TRIM_MISC__LOCK \
	io0x206, io_byte_0x207, 0x0206u, 0x0207, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x4000u, 0x0000u
#define IO_TRIM1_DRV__TRIM_DRVSUP \
	io0x208, io_byte_0x208, 0x0208u, 0x0208, 0x0003u, 0x03u,  0U, 0, 1U, 12u, 0x7000u, 0x0000u
#define IO_TRIM1_DRV__PRE_TRIM_DRVMOD_CPCLK \
	io0x208, error_IO_TRIM1_DRV__PRE_TRIM_DRVMOD_CPCLK_has_no_byte_access, 0x0208u, 0x0208, 0x0ffcu, 0xfcu,  2U, 2, 1U, 8u, 0x7000u, 0x0000u
#define IO_TRIM1_DRV__LOCK \
	io0x208, io_byte_0x209, 0x0208u, 0x0209, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x7000u, 0x0000u
#define IO_TRIM2_DRV__TRIM_SLWRT \
	io0x20a, io_byte_0x20a, 0x020au, 0x020a, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0x6000u, 0x0000u
#define IO_TRIM2_DRV__TRIM_CSA_GAIN \
	io0x20a, error_IO_TRIM2_DRV__TRIM_CSA_GAIN_has_no_byte_access, 0x020au, 0x020a, 0x01f0u, 0xf0u,  4U, 4, 1U, 8u, 0x6000u, 0x0000u
#define IO_TRIM2_DRV__TRIM_CP_SLWRT_DRV \
	io0x20a, io_byte_0x20b, 0x020au, 0x020b, 0x1e00u, 0x1eu,  9U, 1, 1U, 12u, 0x6000u, 0x0000u
#define IO_TRIM2_DRV__LOCK \
	io0x20a, io_byte_0x20b, 0x020au, 0x020b, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x6000u, 0x0000u
#define IO_TRIM3_DRV__TRIM_CSA_CL \
	io0x20c, io_byte_0x20c, 0x020cu, 0x020c, 0x00ffu, 0xffu,  0U, 0, 1U, 12u, 0x7f00u, 0x0000u
#define IO_TRIM3_DRV__LOCK \
	io0x20c, io_byte_0x20d, 0x020cu, 0x020d, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x7f00u, 0x0000u
#define IO_PORT_DRV_OUT__ENABLE_DRVSUP \
	io0x20e, io_byte_0x20e, 0x020eu, 0x020e, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV_OUT__ENABLE_DRVMOD_CPCLK \
	io0x20e, io_byte_0x20e, 0x020eu, 0x020e, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV_OUT__ENABLE_DRV \
	io0x20e, io_byte_0x20e, 0x020eu, 0x020e, 0x003cu, 0x3cu,  2U, 2, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV_OUT__ENABLE_CSA \
	io0x20e, io_byte_0x20e, 0x020eu, 0x020e, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV_OUT__ENABLE_HS_OC \
	io0x20e, io_byte_0x20e, 0x020eu, 0x020e, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV_OUT__ENABLE_LS_OC \
	io0x20e, io_byte_0x20f, 0x020eu, 0x020f, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV_OUT__DRVMOD_OPTION \
	io0x20e, io_byte_0x20f, 0x020eu, 0x020f, 0x0600u, 0x06u,  9U, 1, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV_OUT__PARALLEL_MODE_DRV \
	io0x20e, io_byte_0x20f, 0x020eu, 0x020f, 0x0800u, 0x08u, 11U, 3, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV1_TEST__TST_HS_OC_ISENSE \
	io0x210, io_byte_0x210, 0x0210u, 0x0210, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_TEST__TST_LS_OC_ISENSE \
	io0x210, io_byte_0x210, 0x0210u, 0x0210, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_TEST__TST_STRS_VHS_HS_DRV \
	io0x210, io_byte_0x211, 0x0210u, 0x0211, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_TEST__TST_STRS_VHS_LS_DRV \
	io0x210, io_byte_0x211, 0x0210u, 0x0211, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_TEST__TST_OUT_LV1 \
	io0x210, io_byte_0x211, 0x0210u, 0x0211, 0x3c00u, 0x3cu, 10U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_TEST__TST_UVCMP_LV1_DRVSUP \
	io0x210, io_byte_0x211, 0x0210u, 0x0211, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_TEST__TST_VBGCS_LV0_DRVSUP \
	io0x210, io_byte_0x211, 0x0210u, 0x0211, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV2_TEST__TST_OUT_HV0 \
	io0x212, io_byte_0x212, 0x0212u, 0x0212, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_DRV2_TEST__TST_OUT_LV0 \
	io0x212, io_byte_0x212, 0x0212u, 0x0212, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_DRV2_TEST__TST_DRVSUP \
	io0x212, io_byte_0x213, 0x0212u, 0x0213, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_DRV2_TEST__TEST_DRVMOD_CPCLK \
	io0x212, io_byte_0x213, 0x0212u, 0x0213, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_DRV2_TEST__TEST_DRV_ILD \
	io0x212, io_byte_0x213, 0x0212u, 0x0213, 0x0c00u, 0x0cu, 10U, 2, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_DRV2_TEST__TST_OC_REDUCE_LVL \
	io0x212, io_byte_0x213, 0x0212u, 0x0213, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_DRV2_TEST__TST_DRVSUP_DISC_CMP \
	io0x212, io_byte_0x213, 0x0212u, 0x0213, 0x2000u, 0x20u, 13U, 5, 1U, 12u, 0xc000u, 0x0000u
#define IO_PORT_DRV3_TEST__TST_GHS_NOCURR \
	io0x214, io_byte_0x214, 0x0214u, 0x0214, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV3_TEST__TST_HS_GHS_IBOOST_HRDOFFSW \
	io0x214, io_byte_0x214, 0x0214u, 0x0214, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV3_TEST__TST_CSA_RS \
	io0x214, io_byte_0x214, 0x0214u, 0x0214, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV3_TEST__TST_CSA_FR \
	io0x214, io_byte_0x214, 0x0214u, 0x0214, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV3_TEST__TST_CSA_OC \
	io0x214, io_byte_0x214, 0x0214u, 0x0214, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV3_TEST__TST_AMP_DIV_LV0_CSA \
	io0x214, io_byte_0x215, 0x0214u, 0x0215, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV3_TEST__TST_DAC_LV0_CSA \
	io0x214, io_byte_0x215, 0x0214u, 0x0215, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV3_TEST__TST_V5V_DIV3 \
	io0x214, io_byte_0x215, 0x0214u, 0x0215, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV3_TEST__TST_DRVMOD_CPCLK_DAC \
	io0x214, io_byte_0x215, 0x0214u, 0x0215, 0x0800u, 0x08u, 11U, 3, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_DRV_CTRL__DRV0_CTRL \
	io0x216, io_byte_0x216, 0x0216u, 0x0216, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV_CTRL__DRV1_CTRL \
	io0x216, io_byte_0x216, 0x0216u, 0x0216, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV_CTRL__DRV2_CTRL \
	io0x216, io_byte_0x217, 0x0216u, 0x0217, 0x0f00u, 0x0fu,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV_CTRL__DRV3_CTRL \
	io0x216, io_byte_0x217, 0x0216u, 0x0217, 0xf000u, 0xf0u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__OVT_PM \
	io0x218, io_byte_0x218, 0x0218u, 0x0218, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__DIS_OVT \
	io0x218, io_byte_0x218, 0x0218u, 0x0218, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__OV_VS_PM \
	io0x218, io_byte_0x218, 0x0218u, 0x0218, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__DIS_OV_VS \
	io0x218, io_byte_0x218, 0x0218u, 0x0218, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__UV_VS_PM \
	io0x218, io_byte_0x218, 0x0218u, 0x0218, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__DIS_UV_VS \
	io0x218, io_byte_0x218, 0x0218u, 0x0218, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__UV_VDDA_PM \
	io0x218, io_byte_0x218, 0x0218u, 0x0218, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__DIS_UV_VDDA \
	io0x218, io_byte_0x218, 0x0218u, 0x0218, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__UV_VDDAF_PM \
	io0x218, io_byte_0x219, 0x0218u, 0x0219, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__DIS_UV_VDDAF \
	io0x218, io_byte_0x219, 0x0218u, 0x0219, 0x0200u, 0x02u,  9U, 1, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__OC_PM \
	io0x218, io_byte_0x219, 0x0218u, 0x0219, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__DIS_OC \
	io0x218, io_byte_0x219, 0x0218u, 0x0219, 0x0800u, 0x08u, 11U, 3, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__OV_HS_VDS_PM \
	io0x218, io_byte_0x219, 0x0218u, 0x0219, 0x1000u, 0x10u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__DIS_OV_HS_VDS \
	io0x218, io_byte_0x219, 0x0218u, 0x0219, 0x2000u, 0x20u, 13U, 5, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__OV_LS_VDS_PM \
	io0x218, io_byte_0x219, 0x0218u, 0x0219, 0x4000u, 0x40u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV1_PROT__DIS_OV_LS_VDS \
	io0x218, io_byte_0x219, 0x0218u, 0x0219, 0x8000u, 0x80u, 15U, 7, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_DRV2_PROT__DIS_DRV \
	io0x21a, io_byte_0x21a, 0x021au, 0x021a, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfffeu, 0x0000u
#define IO_PORT_DRV_IN__OV_HS_VDS_SYNC \
	io0x21c, error_IO_PORT_DRV_IN__OV_HS_VDS_SYNC_has_no_byte_access, 0x021cu, 0x021c, 0x000fu, 0x0fu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DRV_IN__OV_HS_VDS0_IT \
	io0x21c, error_IO_PORT_DRV_IN__OV_HS_VDS0_IT_has_no_byte_access, 0x021cu, 0x021c, 0x0010u, 0x10u,  4U, 4, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DRV_IN__OV_HS_VDS1_IT \
	io0x21c, error_IO_PORT_DRV_IN__OV_HS_VDS1_IT_has_no_byte_access, 0x021cu, 0x021c, 0x0020u, 0x20u,  5U, 5, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DRV_IN__OV_HS_VDS2_IT \
	io0x21c, error_IO_PORT_DRV_IN__OV_HS_VDS2_IT_has_no_byte_access, 0x021cu, 0x021c, 0x0040u, 0x40u,  6U, 6, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DRV_IN__OV_HS_VDS3_IT \
	io0x21c, error_IO_PORT_DRV_IN__OV_HS_VDS3_IT_has_no_byte_access, 0x021cu, 0x021c, 0x0080u, 0x80u,  7U, 7, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DRV_IN__OV_LS_VDS_SYNC \
	io0x21c, error_IO_PORT_DRV_IN__OV_LS_VDS_SYNC_has_no_byte_access, 0x021cu, 0x021d, 0x0f00u, 0x0fu,  8U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DRV_IN__OV_LS_VDS0_IT \
	io0x21c, error_IO_PORT_DRV_IN__OV_LS_VDS0_IT_has_no_byte_access, 0x021cu, 0x021d, 0x1000u, 0x10u, 12U, 4, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DRV_IN__OV_LS_VDS1_IT \
	io0x21c, error_IO_PORT_DRV_IN__OV_LS_VDS1_IT_has_no_byte_access, 0x021cu, 0x021d, 0x2000u, 0x20u, 13U, 5, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DRV_IN__OV_LS_VDS2_IT \
	io0x21c, error_IO_PORT_DRV_IN__OV_LS_VDS2_IT_has_no_byte_access, 0x021cu, 0x021d, 0x4000u, 0x40u, 14U, 6, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DRV_IN__OV_LS_VDS3_IT \
	io0x21c, error_IO_PORT_DRV_IN__OV_LS_VDS3_IT_has_no_byte_access, 0x021cu, 0x021d, 0x8000u, 0x80u, 15U, 7, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DIAG_IN__OVT_MEM \
	io0x21e, error_IO_PORT_DIAG_IN__OVT_MEM_has_no_byte_access, 0x021eu, 0x021e, 0x0001u, 0x01u,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DIAG_IN__OV_VS_MEM \
	io0x21e, error_IO_PORT_DIAG_IN__OV_VS_MEM_has_no_byte_access, 0x021eu, 0x021e, 0x0002u, 0x02u,  1U, 1, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DIAG_IN__UV_VS_MEM \
	io0x21e, error_IO_PORT_DIAG_IN__UV_VS_MEM_has_no_byte_access, 0x021eu, 0x021e, 0x0004u, 0x04u,  2U, 2, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DIAG_IN__UV_VDDA_MEM \
	io0x21e, error_IO_PORT_DIAG_IN__UV_VDDA_MEM_has_no_byte_access, 0x021eu, 0x021e, 0x0008u, 0x08u,  3U, 3, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DIAG_IN__UV_VDDAF_MEM \
	io0x21e, error_IO_PORT_DIAG_IN__UV_VDDAF_MEM_has_no_byte_access, 0x021eu, 0x021e, 0x0010u, 0x10u,  4U, 4, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DIAG_IN__OVC_MEM \
	io0x21e, error_IO_PORT_DIAG_IN__OVC_MEM_has_no_byte_access, 0x021eu, 0x021e, 0x0020u, 0x20u,  5U, 5, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DIAG_IN__OV_HS_VDS_MEM \
	io0x21e, error_IO_PORT_DIAG_IN__OV_HS_VDS_MEM_has_no_byte_access, 0x021eu, 0x021e, 0x03c0u, 0xc0u,  6U, 6, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_DIAG_IN__OV_LS_VDS_MEM \
	io0x21e, error_IO_PORT_DIAG_IN__OV_LS_VDS_MEM_has_no_byte_access, 0x021eu, 0x021f, 0x3c00u, 0x3cu, 10U, 2, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_I2C_CONF__I2C_ADDR \
	io0x220, io_byte_0x220, 0x0220u, 0x0220, 0x007fu, 0x7fu,  0U, 0, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_I2C_CONF__I2C_ADDR_VALID \
	io0x220, io_byte_0x220, 0x0220u, 0x0220, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_I2C_CONF__SDA_FILT_ENABLE \
	io0x220, io_byte_0x221, 0x0220u, 0x0221, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_I2C_CONF__I2C_SCL_CLK_SEL \
	io0x220, io_byte_0x221, 0x0220u, 0x0221, 0x0e00u, 0x0eu,  9U, 1, 1U, 12u, 0xf000u, 0x0000u
#define IO_PORT_I2C_DMA_OFFSET__I2C_DMA_OFFSET \
	io0x222, error_IO_PORT_I2C_DMA_OFFSET__I2C_DMA_OFFSET_has_no_byte_access, 0x0222u, 0x0222, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PORT_I2C_READ_OFFSET__I2C_READ_OFFSET \
	io0x224, io_byte_0x224, 0x0224u, 0x0224, 0x00ffu, 0xffu,  0U, 0, 1U, 12u, 0xff00u, 0x0000u
#define IO_PORT_MISC_TEST__TST_CMP_LV0_OTD \
	io0x226, io_byte_0x226, 0x0226u, 0x0226, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfe00u, 0x0000u
#define IO_PORT_MISC_TEST__TST_DISC_DIO_OTD \
	io0x226, io_byte_0x226, 0x0226u, 0x0226, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xfe00u, 0x0000u
#define IO_PORT_MISC_TEST__TST_RESREF_LV0_OTD \
	io0x226, io_byte_0x226, 0x0226u, 0x0226, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0xfe00u, 0x0000u
#define IO_PORT_MISC_TEST__TST_LV0_BUF_ENABLE \
	io0x226, io_byte_0x226, 0x0226u, 0x0226, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0xfe00u, 0x0000u
#define IO_PORT_MISC_TEST__TST_LV0_IO0 \
	io0x226, io_byte_0x226, 0x0226u, 0x0226, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0xfe00u, 0x0000u
#define IO_PORT_MISC_TEST__TST_LV1_IO0 \
	io0x226, io_byte_0x226, 0x0226u, 0x0226, 0x0020u, 0x20u,  5U, 5, 1U, 12u, 0xfe00u, 0x0000u
#define IO_PORT_MISC_TEST__LINAA_TST_VREF \
	io0x226, io_byte_0x226, 0x0226u, 0x0226, 0x00c0u, 0xc0u,  6U, 6, 1U, 12u, 0xfe00u, 0x0000u
#define IO_PORT_MISC_TEST__DIS_TX_TIMEOUT \
	io0x226, io_byte_0x227, 0x0226u, 0x0227, 0x0100u, 0x01u,  8U, 0, 1U, 12u, 0xfe00u, 0x0000u
#define IO_PORT_PPM_RBASE_ADD__PPM_RBASE_ADD \
	io0x228, error_IO_PORT_PPM_RBASE_ADD__PPM_RBASE_ADD_has_no_byte_access, 0x0228u, 0x0228, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PORT_PPM_TBASE_ADD__PPM_TBASE_ADD \
	io0x22a, error_IO_PORT_PPM_TBASE_ADD__PPM_TBASE_ADD_has_no_byte_access, 0x022au, 0x022a, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PORT_PPM_TIMEOUT__PPM_TIMEOUT \
	io0x22c, error_IO_PORT_PPM_TIMEOUT__PPM_TIMEOUT_has_no_byte_access, 0x022cu, 0x022c, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PORT_PPM_CTRL__PPM_EN \
	io0x22e, io_byte_0x22e, 0x022eu, 0x022e, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_PPM_CTRL__PPM_RE_FE \
	io0x22e, io_byte_0x22e, 0x022eu, 0x022e, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_PPM_CTRL__PPM_DMA_LEN \
	io0x22e, io_byte_0x22e, 0x022eu, 0x022e, 0x003cu, 0x3cu,  2U, 2, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_PPM_CTRL__PPM_FILT_BYP \
	io0x22e, io_byte_0x22e, 0x022eu, 0x022e, 0x0040u, 0x40u,  6U, 6, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_PPM_CTRL__PPM_MODE \
	io0x22e, io_byte_0x22e, 0x022eu, 0x022e, 0x0080u, 0x80u,  7U, 7, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_PPM_CTRL__PPM_DAT_IT_NB \
	io0x22e, io_byte_0x22f, 0x022eu, 0x022f, 0x0300u, 0x03u,  8U, 0, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_PPM_CTRL__PPM_TX_RX \
	io0x22e, io_byte_0x22f, 0x022eu, 0x022f, 0x0400u, 0x04u, 10U, 2, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_PPM_CTRL__PPM_IN_SEL \
	io0x22e, io_byte_0x22f, 0x022eu, 0x022f, 0x7800u, 0x78u, 11U, 3, 1U, 12u, 0x8000u, 0x0000u
#define IO_PORT_PPM_BUF_DATA__PPM_BUF_DATA \
	io0x230, error_IO_PORT_PPM_BUF_DATA__PPM_BUF_DATA_has_no_byte_access, 0x0230u, 0x0230, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PPM_TIMER__PPM_ON_TIME \
	io0x232, error_IO_PPM_TIMER__PPM_ON_TIME_has_no_byte_access, 0x0232u, 0x0232, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PORT_PPM_FLAGS__PPM_DMA_OP \
	io0x234, error_IO_PORT_PPM_FLAGS__PPM_DMA_OP_has_no_byte_access, 0x0234u, 0x0234, 0x0001u, 0x01u,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_PPM_FLAGS__PPM_RCVF \
	io0x234, error_IO_PORT_PPM_FLAGS__PPM_RCVF_has_no_byte_access, 0x0234u, 0x0234, 0x0002u, 0x02u,  1U, 1, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_PPM_FLAGS__PPM_TOUT \
	io0x234, error_IO_PORT_PPM_FLAGS__PPM_TOUT_has_no_byte_access, 0x0234u, 0x0234, 0x0004u, 0x04u,  2U, 2, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_PPM_FLAGS__PPM_DMA_ERR \
	io0x234, error_IO_PORT_PPM_FLAGS__PPM_DMA_ERR_has_no_byte_access, 0x0234u, 0x0234, 0x0008u, 0x08u,  3U, 3, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_SSCM2_CONF__SSCM2_EN \
	io0x236, io_byte_0x236, 0x0236u, 0x0236, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xfff8u, 0x0000u
#define IO_PORT_SSCM2_CONF__SSCM2_SINGLEBIT \
	io0x236, io_byte_0x236, 0x0236u, 0x0236, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xfff8u, 0x0000u
#define IO_PORT_SSCM2_CONF__SSCM2_CENTERED \
	io0x236, io_byte_0x236, 0x0236u, 0x0236, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0xfff8u, 0x0000u
#define IO_PORT_STEP2_CONF__STEP2_INC \
	io0x238, io_byte_0x238, 0x0238u, 0x0238, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_STEP2_CONF__STEP2_DUR \
	io0x238, io_byte_0x238, 0x0238u, 0x0238, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_STEP2_CONF__STEP2_CNT \
	io0x238, io_byte_0x239, 0x0238u, 0x0239, 0xff00u, 0xffu,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_ENABLE__IO_ENABLE \
	io0x23a, io_byte_0x23a, 0x023au, 0x023a, 0x00ffu, 0xffu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_ENABLE__IO_DISREC \
	io0x23a, io_byte_0x23b, 0x023au, 0x023b, 0xff00u, 0xffu,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_CFG1__IO4_OUT_SEL \
	io0x23c, io_byte_0x23c, 0x023cu, 0x023c, 0x000fu, 0x0fu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_CFG1__IO5_OUT_SEL \
	io0x23c, io_byte_0x23c, 0x023cu, 0x023c, 0x00f0u, 0xf0u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_CFG1__IO6_OUT_SEL \
	io0x23c, io_byte_0x23d, 0x023cu, 0x023d, 0x0f00u, 0x0fu,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_CFG1__IO7_OUT_SEL \
	io0x23c, io_byte_0x23d, 0x023cu, 0x023d, 0xf000u, 0xf0u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_TIMER_CFG1__TIMER1_CHA_SEL \
	io0x23e, io_byte_0x23e, 0x023eu, 0x023e, 0x001fu, 0x1fu,  0U, 0, 1U, 12u, 0xe000u, 0x0000u
#define IO_PORT_TIMER_CFG1__UNUSED \
	io0x23e, io_byte_0x23e, 0x023eu, 0x023e, 0x00e0u, 0xe0u,  5U, 5, 1U, 12u, 0xe000u, 0x0000u
#define IO_PORT_TIMER_CFG1__TIMER1_CHB_SEL \
	io0x23e, io_byte_0x23f, 0x023eu, 0x023f, 0x1f00u, 0x1fu,  8U, 0, 1U, 12u, 0xe000u, 0x0000u
#define IO_PORT_IO_TRIG_EDGE_CFG__IO0_TRIG_EDGE_SEL \
	io0x240, io_byte_0x240, 0x0240u, 0x0240, 0x0003u, 0x03u,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_TRIG_EDGE_CFG__IO1_TRIG_EDGE_SEL \
	io0x240, io_byte_0x240, 0x0240u, 0x0240, 0x000cu, 0x0cu,  2U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_TRIG_EDGE_CFG__IO2_TRIG_EDGE_SEL \
	io0x240, io_byte_0x240, 0x0240u, 0x0240, 0x0030u, 0x30u,  4U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_TRIG_EDGE_CFG__IO3_TRIG_EDGE_SEL \
	io0x240, io_byte_0x240, 0x0240u, 0x0240, 0x00c0u, 0xc0u,  6U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_TRIG_EDGE_CFG__IO4_TRIG_EDGE_SEL \
	io0x240, io_byte_0x241, 0x0240u, 0x0241, 0x0300u, 0x03u,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_TRIG_EDGE_CFG__IO5_TRIG_EDGE_SEL \
	io0x240, io_byte_0x241, 0x0240u, 0x0241, 0x0c00u, 0x0cu, 10U, 2, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_TRIG_EDGE_CFG__IO6_TRIG_EDGE_SEL \
	io0x240, io_byte_0x241, 0x0240u, 0x0241, 0x3000u, 0x30u, 12U, 4, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_IO_TRIG_EDGE_CFG__IO7_TRIG_EDGE_SEL \
	io0x240, io_byte_0x241, 0x0240u, 0x0241, 0xc000u, 0xc0u, 14U, 6, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_COMM_CFG1__UART_RX_SEL \
	io0x242, io_byte_0x242, 0x0242u, 0x0242, 0x0007u, 0x07u,  0U, 0, 1U, 12u, 0xfff8u, 0x0000u
#define IO_PORT_UDMA_RDA__UDMA_RDA \
	io0x244, error_IO_PORT_UDMA_RDA__UDMA_RDA_has_no_byte_access, 0x0244u, 0x0244, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PORT_UDMA_RDB__UDMA_RDB \
	io0x246, error_IO_PORT_UDMA_RDB__UDMA_RDB_has_no_byte_access, 0x0246u, 0x0246, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PORT_UDMA_TX__UDMA_TX \
	io0x248, error_IO_PORT_UDMA_TX__UDMA_TX_has_no_byte_access, 0x0248u, 0x0248, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_PORT_UDMA_SIZE__UDMA_SIZRX \
	io0x24a, io_byte_0x24a, 0x024au, 0x024a, 0x00ffu, 0xffu,  0U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_UDMA_SIZE__UDMA_SIZTX \
	io0x24a, io_byte_0x24b, 0x024au, 0x024b, 0xff00u, 0xffu,  8U, 0, 1U, 12u, 0x0000u, 0x0000u
#define IO_PORT_UDMA_CTRL__UDMA_EN \
	io0x24c, io_byte_0x24c, 0x024cu, 0x024c, 0x0001u, 0x01u,  0U, 0, 1U, 12u, 0xffe0u, 0x0000u
#define IO_PORT_UDMA_CTRL__UDMA_TXSTART \
	io0x24c, io_byte_0x24c, 0x024cu, 0x024c, 0x0002u, 0x02u,  1U, 1, 1U, 12u, 0xffe0u, 0x0000u
#define IO_PORT_UDMA_CTRL__UDMA_LSB_FIRST \
	io0x24c, io_byte_0x24c, 0x024cu, 0x024c, 0x0004u, 0x04u,  2U, 2, 1U, 12u, 0xffe0u, 0x0000u
#define IO_PORT_UDMA_CTRL__UDMA_LOWBYTE_FIRST \
	io0x24c, io_byte_0x24c, 0x024cu, 0x024c, 0x0008u, 0x08u,  3U, 3, 1U, 12u, 0xffe0u, 0x0000u
#define IO_PORT_UDMA_CTRL__UART_STOP_MODE \
	io0x24c, io_byte_0x24c, 0x024cu, 0x024c, 0x0010u, 0x10u,  4U, 4, 1U, 12u, 0xffe0u, 0x0000u
#define IO_UART__BRRD \
	io0x24e, error_IO_UART__BRRD_has_no_byte_access, 0x024eu, 0x024e, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_UART__TRD \
	io0x250, error_IO_UART__TRD_has_no_byte_access, 0x0250u, 0x0250, 0xffffu, 0xffu,  0U, 0, 1U, 8u, 0x0000u, 0x0000u
#define IO_UART__RRD \
	io0x252, error_IO_UART__RRD_has_no_byte_access, 0x0252u, 0x0252, 0xffffu, 0xffu,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_UART__LFCD \
	io0x254, error_IO_UART__LFCD_has_no_byte_access, 0x0254u, 0x0254, 0x00ffu, 0xffu,  0U, 0, 0U, 8u, 0x00ffu, 0x0000u
#define IO_UART__LFDD \
	io0x254, error_IO_UART__LFDD_has_no_byte_access, 0x0254u, 0x0255, 0xff00u, 0xffu,  8U, 0, 1U, 8u, 0x00ffu, 0x0000u
#define IO_UART__TRE \
	io0x256, error_IO_UART__TRE_has_no_byte_access, 0x0256u, 0x0256, 0x0002u, 0x02u,  1U, 1, 1U, 8u, 0x00f1u, 0x0000u
#define IO_UART__REE \
	io0x256, error_IO_UART__REE_has_no_byte_access, 0x0256u, 0x0256, 0x0004u, 0x04u,  2U, 2, 1U, 8u, 0x00f1u, 0x0000u
#define IO_UART__ISB \
	io0x256, error_IO_UART__ISB_has_no_byte_access, 0x0256u, 0x0256, 0x0008u, 0x08u,  3U, 3, 1U, 8u, 0x00f1u, 0x0000u
#define IO_UART__LBE \
	io0x256, error_IO_UART__LBE_has_no_byte_access, 0x0256u, 0x0256, 0x0020u, 0x20u,  5U, 5, 0U, 8u, 0x00f1u, 0x0000u
#define IO_UART__LSE \
	io0x256, error_IO_UART__LSE_has_no_byte_access, 0x0256u, 0x0256, 0x0040u, 0x40u,  6U, 6, 0U, 8u, 0x00f1u, 0x0000u
#define IO_UART__LTE \
	io0x256, error_IO_UART__LTE_has_no_byte_access, 0x0256u, 0x0256, 0x0080u, 0x80u,  7U, 7, 0U, 8u, 0x00f1u, 0x0000u
#define IO_UART__MLS \
	io0x256, error_IO_UART__MLS_has_no_byte_access, 0x0256u, 0x0257, 0x0700u, 0x07u,  8U, 0, 1U, 8u, 0x00f1u, 0x0000u
#define IO_UART__BSC \
	io0x256, error_IO_UART__BSC_has_no_byte_access, 0x0256u, 0x0257, 0x1800u, 0x18u, 11U, 3, 1U, 8u, 0x00f1u, 0x0000u
#define IO_UART__LBC \
	io0x256, error_IO_UART__LBC_has_no_byte_access, 0x0256u, 0x0257, 0x2000u, 0x20u, 13U, 5, 1U, 8u, 0x00f1u, 0x0000u
#define IO_UART__LSC \
	io0x256, error_IO_UART__LSC_has_no_byte_access, 0x0256u, 0x0257, 0x4000u, 0x40u, 14U, 6, 1U, 8u, 0x00f1u, 0x0000u
#define IO_UART__LDC \
	io0x256, error_IO_UART__LDC_has_no_byte_access, 0x0256u, 0x0257, 0x8000u, 0x80u, 15U, 7, 1U, 8u, 0x00f1u, 0x0000u
#define IO_UART__TRO \
	io0x258, error_IO_UART__TRO_has_no_byte_access, 0x0258u, 0x0259, 0x0100u, 0x01u,  8U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_UART__TRB \
	io0x258, error_IO_UART__TRB_has_no_byte_access, 0x0258u, 0x0259, 0x0200u, 0x02u,  9U, 1, 0U, 8u, 0xffffu, 0x0000u
#define IO_UART__TSB \
	io0x258, error_IO_UART__TSB_has_no_byte_access, 0x0258u, 0x0259, 0x0400u, 0x04u, 10U, 2, 0U, 8u, 0xffffu, 0x0000u
#define IO_UART__RSO \
	io0x258, error_IO_UART__RSO_has_no_byte_access, 0x0258u, 0x0259, 0x0800u, 0x08u, 11U, 3, 0U, 8u, 0xffffu, 0x0000u
#define IO_UART__RSB \
	io0x258, error_IO_UART__RSB_has_no_byte_access, 0x0258u, 0x0259, 0x1000u, 0x10u, 12U, 4, 0U, 8u, 0xffffu, 0x0000u
#define IO_UART__RRF \
	io0x258, error_IO_UART__RRF_has_no_byte_access, 0x0258u, 0x0259, 0x2000u, 0x20u, 13U, 5, 0U, 8u, 0xffffu, 0x0000u
#define IO_UART__NBR \
	io0x258, error_IO_UART__NBR_has_no_byte_access, 0x0258u, 0x0259, 0x4000u, 0x40u, 14U, 6, 0U, 8u, 0xffffu, 0x0000u
#define IO_UART__SBE \
	io0x258, error_IO_UART__SBE_has_no_byte_access, 0x0258u, 0x0259, 0x8000u, 0x80u, 15U, 7, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_UDMA_STATUS__UDMA_RD_BUFFER_VALID \
	io0x25a, error_IO_PORT_UDMA_STATUS__UDMA_RD_BUFFER_VALID_has_no_byte_access, 0x025au, 0x025a, 0x0001u, 0x01u,  0U, 0, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_UDMA_STATUS__UDMA_FRC \
	io0x25a, error_IO_PORT_UDMA_STATUS__UDMA_FRC_has_no_byte_access, 0x025au, 0x025a, 0x0002u, 0x02u,  1U, 1, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_UDMA_STATUS__UDMA_FTR \
	io0x25a, error_IO_PORT_UDMA_STATUS__UDMA_FTR_has_no_byte_access, 0x025au, 0x025a, 0x0004u, 0x04u,  2U, 2, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_UDMA_STATUS__CUSTOM_UART_DMA_ERR \
	io0x25a, error_IO_PORT_UDMA_STATUS__CUSTOM_UART_DMA_ERR_has_no_byte_access, 0x025au, 0x025a, 0x0008u, 0x08u,  3U, 3, 0U, 8u, 0xffffu, 0x0000u
#define IO_PORT_TX_TIMEOUT__TX_TIMEOUT \
	io0x25c, error_IO_PORT_TX_TIMEOUT__TX_TIMEOUT_has_no_byte_access, 0x025cu, 0x025c, 0x0001u, 0x01u,  0U, 0, 0U, 8u, 0xffffu, 0x0000u

/*****************************************************************************/
/* 3.4 Dummy ports. */

/* MlxCCT private. */

extern volatile uint16_t iodummy __attribute__((addr(0x0)));
extern volatile uint8_t  iodummy8 __attribute__((addr(0x0)));

#define IO_ADC_SAR__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ADC_SAR__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_AWD__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_AWD__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_COLIN__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_COLIN__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_CTIMER0__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER0__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_CTIMER1__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_CTIMER1__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_EEPROM_FLASH__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_EEPROM_FLASH__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_FUNC_TEST__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_FUNC_TEST__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_IWD__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_IWD__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_MLX16__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MLX16__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_MUPET__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_MUPET__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_ADC_CTRL__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_CTRL__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_ADC_TRIM_TEST__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_ADC_TRIM_TEST__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_CLOCK_CTRL__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_CLOCK_CTRL__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_COMM_CFG__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_COMM_CFG1__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_COMM_CFG1__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_DIAG_IN__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIAG_IN__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_DIS_GTSM__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DIS_GTSM__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_DRV1_PROT__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_PROT__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_DRV1_TEST__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV1_TEST__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_DRV2_PROT__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_PROT__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_DRV2_TEST__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV2_TEST__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_DRV3_TEST__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV3_TEST__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_DRV_CTRL__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_CTRL__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_DRV_IN__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_IN__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_DRV_OUT__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_DRV_OUT__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_I2C_CONF__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_CONF__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_I2C_DMA_OFFSET__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_DMA_OFFSET__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_I2C_READ_OFFSET__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_I2C_READ_OFFSET__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_IO_CFG0__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG0__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_IO_CFG1__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_CFG1__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_IO_ENABLE__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_ENABLE__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_IO_IN__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_IN__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_IO_OUT_EN__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_EN__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_IO_OUT_SOFT__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_OUT_SOFT__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_IO_TRIG_EDGE_CFG__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_IO_TRIG_EDGE_CFG__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_LIN_TEST__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_TEST__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_LIN_XCFG__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_LIN_XCFG_VALID__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XCFG_VALID__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_LIN_XKEY__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XKEY__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_LIN_XTX_CFG__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LIN_XTX_CFG__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_LINAA1__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA1__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_LINAA2__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_LINAA2__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_MISC2_OUT__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC2_OUT__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_MISC_IN__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_IN__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_MISC_OUT__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_OUT__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_MISC_TEST__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_MISC_TEST__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_PPM_BUF_DATA__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_BUF_DATA__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_PPM_CTRL__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_CTRL__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_PPM_FLAGS__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_FLAGS__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_PPM_RBASE_ADD__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_RBASE_ADD__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_PPM_TBASE_ADD__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TBASE_ADD__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_PPM_TIMEOUT__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_PPM_TIMEOUT__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_SPARE_TEST__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SPARE_TEST__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_SSCM2_CONF__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM2_CONF__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_SSCM_CONF__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SSCM_CONF__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_STEP2_CONF__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP2_CONF__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_STEP_CONF__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STEP_CONF__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_STOPMD_CFG__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CFG__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_STOPMD_CTRL__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_STOPMD_CTRL__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_SUPP2_TEST__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP2_TEST__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_SUPP_CFG__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_CFG__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_SUPP_IN__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_IN__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_SUPP_TEST__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_SUPP_TEST__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_TEST_ADC__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TEST_ADC__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_TIMER_CFG__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_TIMER_CFG1__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TIMER_CFG1__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_TX_TIMEOUT__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_TX_TIMEOUT__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_UDMA_CTRL__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_CTRL__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_UDMA_RDA__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDA__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_UDMA_RDB__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_RDB__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_UDMA_SIZE__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_SIZE__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_UDMA_STATUS__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_STATUS__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PORT_UDMA_TX__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PORT_UDMA_TX__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PPM_TIMER__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PPM_TIMER__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PWM_MASTER1__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER1__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PWM_MASTER2__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_MASTER2__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PWM_SLAVE1__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE1__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PWM_SLAVE2__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE2__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_PWM_SLAVE3__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_PWM_SLAVE3__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_RAM_BIST__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_BIST__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_RAM_SHELL__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RAM_SHELL__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_ROM_BIST__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_BIST__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_ROM_SHELL__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_ROM_SHELL__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_RST_CTRL__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_RST_CTRL__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_SPI__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_SPI__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_STIMER__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_STIMER__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_TRIM1_DRV__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM1_DRV__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_TRIM2_DRV__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM2_DRV__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_TRIM3_DRV__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM3_DRV__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_TRIM_BG_BIAS__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_BG_BIAS__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_TRIM_MISC__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_MISC__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_TRIM_RCO1M__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO1M__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_TRIM_RCO32M__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_RCO32M__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_TRIM_VDD__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_TRIM_VDD__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_UART__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_UART__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U

#define IO_VERSION__ \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY2  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY3  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY4  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY5  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY6  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY7  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY8  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY9  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY10  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY11  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY12  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY13  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY14  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY15  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY16  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U
#define IO_VERSION__DUMMY17  \
	iodummy, iodummy8, 0xFFFFU, 0xFFFF, 0x0000U, 0x00U,  0U, 0, 1U, 0u, 0x0000U, 0x0000U


/*****************************************************************************/
/* 4. Statistics. */

/* Report of values which might be of interest. */

/*
 * Range: 0x0002u to 0x025cu
 * Variables: 227
 * Fields: 902
 * Occupation: 87.03% (395.1 bytes)
 */

#endif /* IO_H */

/* EOF */
