  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=loop_pipeline.h' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/loop_pipeline.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=loop_pipeline.cpp' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/loop_pipeline.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=loop_pipeline_tb.cpp' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/loop_pipeline_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=loop_pipeline' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'syn.interface.s_axilite_data64=1' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(8)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.925 seconds; current allocated memory: 258.316 MB.
INFO: [HLS 200-10] Analyzing design file 'loop_pipeline.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.716 seconds; current allocated memory: 261.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_1' is marked as complete unroll implied by the pipeline pragma (loop_pipeline.cpp:57:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (loop_pipeline.cpp:57:26) in function 'loop_pipeline' completely with a factor of 10 (loop_pipeline.cpp:36:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'loop_pipeline(hls::stream<hls::axis<int, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<int, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)::col_buffer' due to pipeline pragma (loop_pipeline.cpp:40:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13loop_pipelineRN3hls6streamINS_4axisIiLm0ELm0ELm0ELh56ELb0EEELi0EEES4_E10col_buffer': Complete partitioning on dimension 1. (loop_pipeline.cpp:42:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.138 seconds; current allocated memory: 262.953 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 262.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 267.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 270.031 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 292.172 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 292.199 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'loop_pipeline' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loop_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'loop_pipeline'.
WARNING: [HLS 200-880] The II Violation in module 'loop_pipeline' (function 'loop_pipeline'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('out_r_V_data_V_write_ln61', loop_pipeline.cpp:61) on port 'out_r_V_data_V' (loop_pipeline.cpp:61) and axis write operation ('out_r_V_data_V_write_ln61', loop_pipeline.cpp:61) on port 'out_r_V_data_V' (loop_pipeline.cpp:61).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'loop_pipeline' (function 'loop_pipeline'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('out_r_V_data_V_write_ln61', loop_pipeline.cpp:61) on port 'out_r_V_data_V' (loop_pipeline.cpp:61) and axis write operation ('out_r_V_data_V_write_ln61', loop_pipeline.cpp:61) on port 'out_r_V_data_V' (loop_pipeline.cpp:61).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'loop_pipeline' (function 'loop_pipeline'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('out_r_V_data_V_write_ln61', loop_pipeline.cpp:61) on port 'out_r_V_data_V' (loop_pipeline.cpp:61) and axis write operation ('out_r_V_data_V_write_ln61', loop_pipeline.cpp:61) on port 'out_r_V_data_V' (loop_pipeline.cpp:61).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'loop_pipeline' (function 'loop_pipeline'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('out_r_V_data_V_write_ln61', loop_pipeline.cpp:61) on port 'out_r_V_data_V' (loop_pipeline.cpp:61) and axis write operation ('out_r_V_data_V_write_ln61', loop_pipeline.cpp:61) on port 'out_r_V_data_V' (loop_pipeline.cpp:61).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'loop_pipeline' (function 'loop_pipeline'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis write operation ('out_r_V_data_V_write_ln61', loop_pipeline.cpp:61) on port 'out_r_V_data_V' (loop_pipeline.cpp:61) and axis write operation ('out_r_V_data_V_write_ln61', loop_pipeline.cpp:61) on port 'out_r_V_data_V' (loop_pipeline.cpp:61).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'loop_pipeline' (function 'loop_pipeline'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between axis write operation ('out_r_V_data_V_write_ln61', loop_pipeline.cpp:61) on port 'out_r_V_data_V' (loop_pipeline.cpp:61) and axis write operation ('out_r_V_data_V_write_ln61', loop_pipeline.cpp:61) on port 'out_r_V_data_V' (loop_pipeline.cpp:61).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, function 'loop_pipeline'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.725 seconds; current allocated memory: 292.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 292.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loop_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_pipeline/strm_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_pipeline/strm_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_pipeline/strm_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_pipeline/strm_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_pipeline/out_r_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_pipeline/out_r_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_pipeline/out_r_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_pipeline/out_r_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'loop_pipeline' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'read_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'loop_pipeline_stream_stream_axis_0_col_buffer_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'loop_pipeline_stream_stream_axis_0_col_buffer_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'loop_pipeline_stream_stream_axis_0_col_buffer_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'loop_pipeline_stream_stream_axis_0_col_buffer_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'loop_pipeline_stream_stream_axis_0_col_buffer_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'loop_pipeline_stream_stream_axis_0_col_buffer_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'loop_pipeline_stream_stream_axis_0_col_buffer_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'loop_pipeline_stream_stream_axis_0_col_buffer_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'loop_pipeline_stream_stream_axis_0_col_buffer' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'loop_pipeline' pipeline 'loop_pipeline' pipeline type 'function pipeline'
WARNING: [HLS 200-1961] Disabling free running pipeline (frp) architecture on pipeline 'loop_pipeline' in module 'loop_pipeline', because it has multiple AXIS/AP_HS input ports strm_V_data_V
WARNING: [HLS 200-1961] Disabling free running pipeline (frp) architecture on pipeline 'loop_pipeline' in module 'loop_pipeline', because it has multiple AXIS/AP_HS input ports strm_V_keep_V
WARNING: [HLS 200-1961] Disabling free running pipeline (frp) architecture on pipeline 'loop_pipeline' in module 'loop_pipeline', because it has multiple AXIS/AP_HS input ports strm_V_strb_V
WARNING: [HLS 200-1961] Disabling free running pipeline (frp) architecture on pipeline 'loop_pipeline' in module 'loop_pipeline', because it has multiple AXIS/AP_HS input ports strm_V_last_V
INFO: [RTGEN 206-100] Finished creating RTL model for 'loop_pipeline'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.008 seconds; current allocated memory: 293.859 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 298.473 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 299.805 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for loop_pipeline.
INFO: [VLOG 209-307] Generating Verilog RTL for loop_pipeline.
INFO: [HLS 200-789] **** Estimated Fmax: 197.71 MHz
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.868 seconds; peak allocated memory: 300.039 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 27s
