\hypertarget{group___p_w_r___exported___macro}{}\doxysection{PWR Exported Macro}
\label{group___p_w_r___exported___macro}\index{PWR Exported Macro@{PWR Exported Macro}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CSR \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check PWR flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga96f24bf4b16c9f944cd829100bf746e5}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR $\vert$=  (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $<$$<$ 2U)
\begin{DoxyCompactList}\small\item\em Clear the PWR\textquotesingle{}s pending flags. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_w_r___exported___macro_ga96f24bf4b16c9f944cd829100bf746e5}\label{group___p_w_r___exported___macro_ga96f24bf4b16c9f944cd829100bf746e5}} 
\index{PWR Exported Macro@{PWR Exported Macro}!\_\_HAL\_PWR\_CLEAR\_FLAG@{\_\_HAL\_PWR\_CLEAR\_FLAG}}
\index{\_\_HAL\_PWR\_CLEAR\_FLAG@{\_\_HAL\_PWR\_CLEAR\_FLAG}!PWR Exported Macro@{PWR Exported Macro}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_CLEAR\_FLAG}{\_\_HAL\_PWR\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR $\vert$=  (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $<$$<$ 2U)}



Clear the PWR\textquotesingle{}s pending flags. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to clear. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item PWR\+\_\+\+FLAG\+\_\+\+WU\+: Wake Up flag \item PWR\+\_\+\+FLAG\+\_\+\+SB\+: Stand\+By flag \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f0xx__hal__pwr_8h_source_l00115}{115}} of file \mbox{\hyperlink{stm32f0xx__hal__pwr_8h_source}{stm32f0xx\+\_\+hal\+\_\+pwr.\+h}}.

\mbox{\Hypertarget{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}\label{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}} 
\index{PWR Exported Macro@{PWR Exported Macro}!\_\_HAL\_PWR\_GET\_FLAG@{\_\_HAL\_PWR\_GET\_FLAG}}
\index{\_\_HAL\_PWR\_GET\_FLAG@{\_\_HAL\_PWR\_GET\_FLAG}!PWR Exported Macro@{PWR Exported Macro}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_GET\_FLAG}{\_\_HAL\_PWR\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CSR \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))}



Check PWR flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item PWR\+\_\+\+FLAG\+\_\+\+WU\+: Wake Up flag. This flag indicates that a wakeup event was received from the WKUP pin or from the RTC alarm (Alarm A), RTC Tamper event, RTC Time\+Stamp event or RTC Wakeup. An additional wakeup event is detected if the WKUP pin is enabled (by setting the EWUP bit) when the WKUP pin level is already high. \item PWR\+\_\+\+FLAG\+\_\+\+SB\+: Stand\+By flag. This flag indicates that the system was resumed from Stand\+By mode. \item PWR\+\_\+\+FLAG\+\_\+\+PVDO\+: PVD Output. This flag is valid only if PVD is enabled by the HAL\+\_\+\+PWR\+\_\+\+Enable\+PVD() function. The PVD is stopped by Standby mode For this reason, this bit is equal to 0 after Standby or reset until the PVDE bit is set. Warning\+: this Flag is not available on STM32\+F030x8 products \item PWR\+\_\+\+FLAG\+\_\+\+VREFINTRDY\+: This flag indicates that the internal reference voltage VREFINT is ready. Warning\+: this Flag is not available on STM32\+F030x8 products \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{FLAG}} (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f0xx__hal__pwr_8h_source_l00107}{107}} of file \mbox{\hyperlink{stm32f0xx__hal__pwr_8h_source}{stm32f0xx\+\_\+hal\+\_\+pwr.\+h}}.

