Flow report for fsac
Sat Mar 21 22:50:38 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Flow Summary                                                            ;
+---------------------------+---------------------------------------------+
; Flow Status               ; Successful - Sat Mar 21 22:50:38 2015       ;
; Quartus II 64-Bit Version ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name             ; fsac                                        ;
; Top-level Entity Name     ; fsac                                        ;
; Family                    ; MAX II                                      ;
; Total logic elements      ; 62 / 240 ( 26 % )                           ;
; Total pins                ; 14 / 80 ( 18 % )                            ;
; Total virtual pins        ; 0                                           ;
; UFM blocks                ; 0 / 1 ( 0 % )                               ;
; Device                    ; EPM240T100C3                                ;
; Timing Models             ; Final                                       ;
+---------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/21/2015 22:49:30 ;
; Main task         ; Compilation         ;
; Revision Name     ; fsac                ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                         ;
+--------------------------+--------------------------------+---------------+-------------+----------------+
; Assignment Name          ; Value                          ; Default Value ; Entity Name ; Section Id     ;
+--------------------------+--------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID    ; 35775011289782.142694937003622 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT   ; Verilog Hdl                    ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL      ; ModelSim-Altera (Verilog)      ; <None>        ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY ; output_files                   ; --            ; --          ; --             ;
+--------------------------+--------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:01     ; 1.0                     ; 728 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:03     ; 1.0                     ; 839 MB              ; 00:00:02                           ;
; Assembler                 ; 00:00:00     ; 1.0                     ; 656 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 644 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 807 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 918 MB              ; 00:00:01                           ;
; Total                     ; 00:00:06     ; --                      ; --                  ; 00:00:07                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                               ;
+---------------------------+-----------------------+-------------+------------+----------------+
; Module Name               ; Machine Hostname      ; OS Name     ; OS Version ; Processor type ;
+---------------------------+-----------------------+-------------+------------+----------------+
; Analysis & Synthesis      ; localhost.localdomain ; Fedora Core ; 20         ; x86_64         ;
; Fitter                    ; localhost.localdomain ; Fedora Core ; 20         ; x86_64         ;
; Assembler                 ; localhost.localdomain ; Fedora Core ; 20         ; x86_64         ;
; TimeQuest Timing Analyzer ; localhost.localdomain ; Fedora Core ; 20         ; x86_64         ;
; EDA Netlist Writer        ; localhost.localdomain ; Fedora Core ; 20         ; x86_64         ;
; EDA Netlist Writer        ; localhost.localdomain ; Fedora Core ; 20         ; x86_64         ;
+---------------------------+-----------------------+-------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off fsac -c fsac
quartus_fit --read_settings_files=off --write_settings_files=off fsac -c fsac
quartus_asm --read_settings_files=off --write_settings_files=off fsac -c fsac
quartus_sta fsac -c fsac
quartus_eda --read_settings_files=off --write_settings_files=off fsac -c fsac
quartus_eda --read_settings_files=on --write_settings_files=off fsac -c fsac --gen_testbench



