
---------- Begin Simulation Statistics ----------
final_tick                               168499679000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 269124                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683964                       # Number of bytes of host memory used
host_op_rate                                   269652                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   371.58                       # Real time elapsed on the host
host_tick_rate                              453472510                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168500                       # Number of seconds simulated
sim_ticks                                168499679000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694315                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095415                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101840                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727743                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477830                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65338                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.684997                       # CPI: cycles per instruction
system.cpu.discardedOps                        190730                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610122                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402402                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001436                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35564218                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.593473                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168499679                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132935461                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       277735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        564098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          238                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       874864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4397                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750684                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4403                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 168499679000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109610                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199096                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78627                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176765                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176765                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109610                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       850473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 850473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31070144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31070144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286375                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286375    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286375                       # Request fanout histogram
system.membus.respLayer1.occupancy         1558849500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1360482000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 168499679000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            534502                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       978002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          178332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341319                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341318                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533755                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2624708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2626504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    105854592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              105921728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          281773                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12742208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1157594                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004015                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063320                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1152952     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4636      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1157594                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3309098000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2625222996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2241000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 168499679000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   76                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               589366                       # number of demand (read+write) hits
system.l2.demand_hits::total                   589442                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  76                       # number of overall hits
system.l2.overall_hits::.cpu.data              589366                       # number of overall hits
system.l2.overall_hits::total                  589442                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             285708                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286379                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            285708                       # number of overall misses
system.l2.overall_misses::total                286379                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66388000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30485179000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30551567000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66388000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30485179000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30551567000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           875074                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875821                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          875074                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875821                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.898260                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.326496                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.326983                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.898260                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.326496                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.326983                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98938.897168                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106700.473910                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106682.288157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98938.897168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106700.473910                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106682.288157                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199097                       # number of writebacks
system.l2.writebacks::total                    199097                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        285704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286375                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       285704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286375                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52968000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24770809000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24823777000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52968000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24770809000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24823777000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.898260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.326491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.326979                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.898260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.326491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.326979                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78938.897168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86700.952734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86682.765605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78938.897168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86700.952734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86682.765605                       # average overall mshr miss latency
system.l2.replacements                         281773                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       778905                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           778905                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       778905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       778905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          354                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           354                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            164554                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                164554                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176765                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176765                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19243429000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19243429000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.517888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.517888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108864.475433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108864.475433                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15708129000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15708129000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.517888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.517888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88864.475433                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88864.475433                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66388000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66388000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.898260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.898260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98938.897168                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98938.897168                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52968000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52968000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.898260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.898260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78938.897168                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78938.897168                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        424812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            424812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11241750000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11241750000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.204107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.204107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103189.282469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103189.282469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9062680000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9062680000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.204099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.204099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83190.409312                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83190.409312                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 168499679000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8087.177017                       # Cycle average of tags in use
system.l2.tags.total_refs                     1750088                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    289965                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.035515                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      52.579488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.087482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8008.510047                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987204                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4986                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          604                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3790857                       # Number of tag accesses
system.l2.tags.data_accesses                  3790857                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 168499679000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18285056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18328000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12742144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12742144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          285704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              286375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199096                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            254861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         108516860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108771721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       254861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           254861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       75621177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75621177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       75621177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           254861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        108516860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            184392897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    199087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    284855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008496556500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11652                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11652                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              800179                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187759                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286375                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199096                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286375                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199096                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    849                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12553                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4739626500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1427630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10093239000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16599.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35349.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   145423                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101816                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286375                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199096                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       237334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.670734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.231456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.865269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       182951     77.09%     77.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29193     12.30%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6060      2.55%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1531      0.65%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9188      3.87%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          791      0.33%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          668      0.28%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          519      0.22%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6433      2.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       237334                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.503090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.100574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.285269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11444     98.21%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          141      1.21%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           25      0.21%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.23%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11652                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.083762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.049829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.079544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5581     47.90%     47.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              232      1.99%     49.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5162     44.30%     94.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              638      5.48%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.32%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11652                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18273664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   54336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12739840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18328000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12742144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       108.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  168499638000                       # Total gap between requests
system.mem_ctrls.avgGap                     347084.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18230720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12739840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 254861.019646215456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 108194390.091390013695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75607503.086103796959                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       285704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18520250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10074718750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4044855254500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27600.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35262.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20316105.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            824912760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            438424965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1002641640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          508020840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13300809600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41068724580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30119688000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        87263222385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.883612                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77874628750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5626400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  84998650250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            869744820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            462257565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1036014000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          531072360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13300809600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41607755340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29665767360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        87473421045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.131084                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  76693977500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5626400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86179301500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    168499679000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 168499679000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662876                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662876                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662876                       # number of overall hits
system.cpu.icache.overall_hits::total         9662876                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71754000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71754000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71754000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71754000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663623                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663623                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663623                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663623                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96056.224900                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96056.224900                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96056.224900                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96056.224900                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70260000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70260000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94056.224900                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94056.224900                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94056.224900                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94056.224900                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662876                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662876                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71754000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71754000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663623                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663623                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96056.224900                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96056.224900                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70260000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70260000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94056.224900                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94056.224900                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 168499679000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.211710                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663623                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.576975                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.211710                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.709398                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.709398                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327993                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327993                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 168499679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168499679000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 168499679000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51155459                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51155459                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51155934                       # number of overall hits
system.cpu.dcache.overall_hits::total        51155934                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       920219                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         920219                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       928161                       # number of overall misses
system.cpu.dcache.overall_misses::total        928161                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  48078436000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48078436000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  48078436000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48078436000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52075678                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52075678                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52084095                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52084095                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017671                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017671                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017820                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017820                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52246.732571                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52246.732571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51799.672686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51799.672686                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        92657                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.733313                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       778905                       # number of writebacks
system.cpu.dcache.writebacks::total            778905                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53082                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53082                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53082                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53082                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       867137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       867137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       875074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       875074                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  44724456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44724456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45516696999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45516696999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016651                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016651                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016801                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016801                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51577.151015                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51577.151015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52014.683328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52014.683328                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874561                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40599691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40599691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       525886                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        525886                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22037627000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22037627000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41125577                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41125577                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012787                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012787                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41905.711504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41905.711504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           68                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       525818                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       525818                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20983097000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20983097000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39905.627042                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39905.627042                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10555768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10555768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       394333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       394333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26040809000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26040809000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66037.610345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66037.610345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53014                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53014                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341319                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341319                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23741359000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23741359000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69557.683575                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69557.683575                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          475                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           475                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943567                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943567                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    792240999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    792240999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.942973                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.942973                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99816.177271                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99816.177271                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 168499679000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.645022                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52031083                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            875073                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.459134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.645022                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991494                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991494                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105043415                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105043415                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 168499679000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168499679000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
