#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007A4400 .scope module, "BancoPruebas" "BancoPruebas" 2 13;
 .timescale -9 -12;
v007F12A0_0 .net "A", 7 0, L_007F4E38; 1 drivers
v007F1878_0 .net "B", 7 0, L_007F4EE8; 1 drivers
v007F1560_0 .net "Clock", 0 0, v007F1198_0; 1 drivers
v007F1610_0 .net "ReadA", 0 0, v007EF080_0; 1 drivers
v007F1770_0 .net "ReadAtoRam", 0 0, v007F03F8_0; 1 drivers
v007F1458_0 .net "ReadAtoWB", 0 0, v007F0348_0; 1 drivers
v007F17C8_0 .net "ReadB", 0 0, v007EEC08_0; 1 drivers
v007F16C0_0 .net "ReadBtoRam", 0 0, v007EFA00_0; 1 drivers
v007F15B8_0 .net "ReadBtoWB", 0 0, v007EF9A8_0; 1 drivers
v007F1508_0 .net "Reset", 0 0, v007F1248_0; 1 drivers
v007F1668_0 .net *"_s0", 7 0, C4<00000000>; 1 drivers
v007F1820_0 .net *"_s4", 7 0, C4<00000000>; 1 drivers
v007F1718_0 .net "a_sel", 0 0, v007EE9A0_0; 1 drivers
v007F18D0_0 .net "b_sel", 0 0, v007EEB58_0; 1 drivers
v007F14B0_0 .net "oRamAddress", 9 0, v007EE650_0; 1 drivers
v007F24F0_0 .net "oRamEnableWrite", 0 0, v007EE5F8_0; 1 drivers
v007F20D0_0 .net "outAlu", 7 0, L_007F5150; 1 drivers
v007F1DB8_0 .net "outAlutoRam", 7 0, v007F0088_0; 1 drivers
v007F27B0_0 .net "outAlutoWB", 7 0, v007EFFD8_0; 1 drivers
v007F1D60_0 .net "rConstant", 7 0, v007EEB00_0; 1 drivers
v007F2338_0 .net "ramA", 7 0, v007EDF18_0; 1 drivers
v007F2288_0 .net "ramB", 7 0, v007EDB50_0; 1 drivers
v007F2390_0 .net "wAddress", 9 0, L_007F2498; 1 drivers
v007F2548_0 .net "wAreg", 7 0, v007EDC00_0; 1 drivers
v007F1F18_0 .net "wBranchAddress", 9 0, v007EF238_0; 1 drivers
v007F25A0_0 .net "wBranchTaken", 0 0, v007EF290_0; 1 drivers
v007F2020_0 .net "wBreg", 7 0, v007A5580_0; 1 drivers
v007F1E10_0 .net "wCa", 0 0, v007EED68_0; 1 drivers
v007F1F70_0 .net "wCb", 0 0, v007EF028_0; 1 drivers
v007F1E68_0 .net "wInstruction", 15 0, v007F1140_0; 1 drivers
v007F1EC0_0 .net "wInstructionToAlu", 15 0, v007EF0D8_0; 1 drivers
v007F2128_0 .net "wJumpTaken", 0 0, v007EF2E8_0; 1 drivers
v007F2078_0 .net "wOut_Mux_A", 7 0, v007EE948_0; 1 drivers
v007F2650_0 .net "wOut_Mux_B", 7 0, v007EE9F8_0; 1 drivers
v007F1FC8_0 .net "wRamAddress", 9 0, v007EED10_0; 1 drivers
v007F2808_0 .net "wRamEnable", 0 0, v007EEDC0_0; 1 drivers
v007F22E0_0 .net "wWriteA", 0 0, v007EEE18_0; 1 drivers
v007F2180_0 .net "wWriteABUF", 0 0, v007F0660_0; 1 drivers
v007F21D8_0 .net "wWriteAtoWB", 0 0, v007F07C0_0; 1 drivers
v007F2230_0 .net "wWriteB", 0 0, v007EEA50_0; 1 drivers
v007F2700_0 .net "wWriteBBUF", 0 0, v007F0768_0; 1 drivers
v007F23E8_0 .net "wWriteBtoWB", 0 0, v007EE8B8_0; 1 drivers
L_007F2910 .cmp/eq 8, v007EDC00_0, C4<00000000>;
L_007F2968 .cmp/eq 8, v007A5580_0, C4<00000000>;
L_007F2AC8 .part v007EDC00_0, 7, 1;
L_007F2A18 .part v007A5580_0, 7, 1;
S_007A3C08 .scope module, "g1" "generator" 2 22, 3 1, S_007A4400;
 .timescale -9 -12;
v007F11F0_0 .alias "clock", 0 0, v007F1560_0;
v007F1248_0 .var "reset", 0 0;
S_007A3AF8 .scope module, "reloj" "clk" 3 4, 3 14, S_007A3C08;
 .timescale -9 -12;
v007F1198_0 .var "clk", 0 0;
S_007A39E8 .scope module, "r1" "ROM" 2 24, 4 3, S_007A4400;
 .timescale -9 -12;
v007F1090 .array "Memory", 0 10, 15 0;
v007F10E8_0 .alias "iAddress", 9 0, v007F2390_0;
v007F1140_0 .var "oInstruction", 15 0;
E_007B6648 .event edge, v007F0D20_0;
S_007A35A8 .scope module, "pc1" "pc_Decider" 2 32, 5 1, S_007A4400;
 .timescale -9 -12;
L_007F4470 .functor OR 1, v007EF290_0, v007EF2E8_0, C4<0>, C4<0>;
L_007F4048 .functor OR 1, v007F1248_0, v007EF290_0, C4<0>, C4<0>;
L_007F40B8 .functor OR 1, L_007F4048, v007EF2E8_0, C4<0>, C4<0>;
L_007F4080 .functor OR 1, v007EF290_0, v007EF2E8_0, C4<0>, C4<0>;
v007EF5A8_0 .alias "Clock", 0 0, v007F1560_0;
v007EF600_0 .alias "Reset", 0 0, v007F1508_0;
v007EF6B0_0 .net *"_s0", 9 0, C4<0000000000>; 1 drivers
v007F0F30_0 .net *"_s11", 0 0, L_007F25F8; 1 drivers
v007F0AB8_0 .net *"_s13", 0 0, L_007F26A8; 1 drivers
v007F0C70_0 .net *"_s15", 0 0, L_007F2758; 1 drivers
v007F0958_0 .net *"_s17", 0 0, L_007F2A70; 1 drivers
v007F0E28_0 .net *"_s19", 0 0, L_007F2BD0; 1 drivers
v007F12F8_0 .net *"_s22", 4 0, C4<00000>; 1 drivers
v007F0CC8_0 .net *"_s25", 0 0, L_007F2C80; 1 drivers
v007F0A08_0 .net *"_s27", 0 0, L_007F2B78; 1 drivers
v007F1350_0 .net *"_s29", 0 0, L_007F2B20; 1 drivers
v007F13A8_0 .net *"_s31", 0 0, L_007F2CD8; 1 drivers
v007F0C18_0 .net *"_s33", 0 0, L_007F29C0; 1 drivers
v007F0B10_0 .net *"_s36", 0 0, L_007F4048; 1 drivers
v007F0D78_0 .net *"_s4", 0 0, L_007F4470; 1 drivers
v007F0BC0_0 .net *"_s40", 0 0, L_007F4080; 1 drivers
v007F1400_0 .net *"_s42", 9 0, C4<0000000000>; 1 drivers
v007F09B0_0 .net *"_s8", 4 0, C4<00000>; 1 drivers
v007F0B68_0 .net "concatenation1", 9 0, L_007F2C28; 1 drivers
v007F0DD0_0 .net "concatenation2", 9 0, L_007F2860; 1 drivers
v007F0A60_0 .alias "wBranchAddress", 9 0, v007F1F18_0;
v007F0E80_0 .alias "wBranchTaken", 0 0, v007F25A0_0;
v007F0FE0_0 .var "wDestination", 9 0;
v007F0D20_0 .alias "wIP", 9 0, v007F2390_0;
v007F0ED8_0 .net "wIP_temp", 9 0, v007EF448_0; 1 drivers
v007F0F88_0 .net "wInitialIP", 9 0, L_007F2440; 1 drivers
v007F1038_0 .alias "wJumpTaken", 0 0, v007F2128_0;
E_007B65E8/0 .event edge, v007EF2E8_0, v007EF238_0, v007EF290_0, v007EF448_0;
E_007B65E8/1 .event edge, v007F0B68_0, v007F0DD0_0;
E_007B65E8 .event/or E_007B65E8/0, E_007B65E8/1;
L_007F2440 .functor MUXZ 10, L_007F2440, C4<0000000000>, v007F1248_0, C4<>;
L_007F2498 .functor MUXZ 10, v007EF448_0, v007F0FE0_0, L_007F4470, C4<>;
L_007F25F8 .part v007EF238_0, 4, 1;
L_007F26A8 .part v007EF238_0, 3, 1;
L_007F2758 .part v007EF238_0, 2, 1;
L_007F2A70 .part v007EF238_0, 1, 1;
L_007F2BD0 .part v007EF238_0, 0, 1;
LS_007F2C28_0_0 .concat [ 1 1 1 1], L_007F2BD0, L_007F2A70, L_007F2758, L_007F26A8;
LS_007F2C28_0_4 .concat [ 1 5 0 0], L_007F25F8, C4<00000>;
L_007F2C28 .concat [ 4 6 0 0], LS_007F2C28_0_0, LS_007F2C28_0_4;
L_007F2C80 .part v007EF238_0, 4, 1;
L_007F2B78 .part v007EF238_0, 3, 1;
L_007F2B20 .part v007EF238_0, 2, 1;
L_007F2CD8 .part v007EF238_0, 1, 1;
L_007F29C0 .part v007EF238_0, 0, 1;
LS_007F2860_0_0 .concat [ 1 1 1 1], L_007F29C0, L_007F2CD8, L_007F2B20, L_007F2B78;
LS_007F2860_0_4 .concat [ 1 5 0 0], L_007F2C80, C4<00000>;
L_007F2860 .concat [ 4 6 0 0], LS_007F2860_0_0, LS_007F2860_0_4;
L_007F28B8 .functor MUXZ 10, C4<0000000000>, v007F0FE0_0, L_007F4080, C4<>;
S_007A3410 .scope module, "IP" "UPCOUNTER_POSEDGE" 5 19, 5 44, S_007A35A8;
 .timescale -9 -12;
v007EF868_0 .alias "Clock", 0 0, v007F1560_0;
v007EF658_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EF8C0_0 .net "Initial", 9 0, L_007F28B8; 1 drivers
v007EF448_0 .var "Q", 9 0;
v007EF4A0_0 .net "Reset", 0 0, L_007F40B8; 1 drivers
S_007A3A70 .scope module, "dec1" "decodificador" 2 42, 6 2, S_007A4400;
 .timescale -9 -12;
v007EF3F0_0 .alias "Clock", 0 0, v007F1560_0;
v007EF238_0 .var "rBranch_dir", 9 0;
v007EF290_0 .var "rBranch_taken", 0 0;
v007EEB00_0 .var "rC", 7 0;
v007EF2E8_0 .var "rJumpTaken", 0 0;
v007EE9A0_0 .var "rMux_a_sel", 0 0;
v007EEB58_0 .var "rMux_b_sel", 0 0;
v007EEBB0_0 .alias "wCa", 0 0, v007F1E10_0;
v007EF708_0 .alias "wCb", 0 0, v007F1F70_0;
v007EF7B8_0 .alias "wInstruction", 15 0, v007F1E68_0;
v007EF4F8_0 .net "wNa", 0 0, L_007F2AC8; 1 drivers
v007EF550_0 .net "wNb", 0 0, L_007F2A18; 1 drivers
v007EF760_0 .net "wZa", 0 0, L_007F2910; 1 drivers
v007EF810_0 .net "wZb", 0 0, L_007F2968; 1 drivers
S_007A3278 .scope module, "muxa" "Mux2" 2 59, 7 2, S_007A4400;
 .timescale -9 -12;
P_007B66EC .param/l "SIZE" 7 2, +C4<01000>;
v007EE948_0 .var "rOut", 7 0;
v007EF130_0 .alias "wA", 7 0, v007F2548_0;
v007EF340_0 .alias "wB", 7 0, v007F1D60_0;
v007EF1E0_0 .alias "wSelect", 0 0, v007F1718_0;
E_007B68E8 .event edge, v007EF1E0_0;
S_007A4158 .scope module, "FFDInstruciton" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 66, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B66CC .param/l "SIZE" 8 1, +C4<010000>;
v007EEAA8_0 .alias "Clock", 0 0, v007F1560_0;
v007EEF78_0 .alias "D", 15 0, v007F1E68_0;
v007EEC60_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EF0D8_0 .var "Q", 15 0;
v007EF398_0 .alias "Reset", 0 0, v007F1508_0;
S_007A4A60 .scope module, "muxb" "Mux2" 2 76, 7 2, S_007A4400;
 .timescale -9 -12;
P_007B670C .param/l "SIZE" 7 2, +C4<01000>;
v007EE9F8_0 .var "rOut", 7 0;
v007EECB8_0 .alias "wA", 7 0, v007F2020_0;
v007EEEC8_0 .alias "wB", 7 0, v007F1D60_0;
v007EEF20_0 .alias "wSelect", 0 0, v007F18D0_0;
E_007B68C8 .event edge, v007EEF20_0;
S_007A49D8 .scope module, "alu" "ALU" 2 92, 9 5, S_007A4400;
 .timescale -9 -12;
v007F01E8_0 .alias "iA", 7 0, v007F2078_0;
v007F0240_0 .alias "iB", 7 0, v007F2650_0;
v007EEFD0_0 .alias "oData", 7 0, v007F20D0_0;
v007EED10_0 .var "oRamAddress", 9 0;
v007EEDC0_0 .var "oRamEnableWrite", 0 0;
v007EF080_0 .var "oReadA", 0 0;
v007EEC08_0 .var "oReadB", 0 0;
v007EEE18_0 .var "oWriteA", 0 0;
v007EEA50_0 .var "oWriteB", 0 0;
v007EF188_0 .var "rEx", 8 0;
v007EED68_0 .var "wCa", 0 0;
v007EF028_0 .var "wCb", 0 0;
v007EEE70_0 .alias "wInstruction", 15 0, v007F1EC0_0;
E_007B6208/0 .event edge, v007EEE70_0, v007F01E8_0, v007F0240_0, v007EF188_0;
E_007B6208/1 .event edge, v007EED68_0, v007EF028_0;
E_007B6208 .event/or E_007B6208/0, E_007B6208/1;
L_007F5150 .part v007EF188_0, 0, 8;
S_007A4840 .scope module, "FFDalutoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 108, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B64EC .param/l "SIZE" 8 1, +C4<01000>;
v007EFF28_0 .alias "Clock", 0 0, v007F1560_0;
v007EFF80_0 .alias "D", 7 0, v007F20D0_0;
v007F0030_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007F0088_0 .var "Q", 7 0;
v007F00E0_0 .alias "Reset", 0 0, v007F1508_0;
S_007A4F28 .scope module, "FFDalutowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 117, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B61EC .param/l "SIZE" 8 1, +C4<01000>;
v007EFE20_0 .alias "Clock", 0 0, v007F1560_0;
v007EFB60_0 .alias "D", 7 0, v007F1DB8_0;
v007EFE78_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EFFD8_0 .var "Q", 7 0;
v007EFED0_0 .alias "Reset", 0 0, v007F1508_0;
S_007A4730 .scope module, "FFDReadAtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 129, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B62AC .param/l "SIZE" 8 1, +C4<01>;
v007EFB08_0 .alias "Clock", 0 0, v007F1560_0;
v007EFDC8_0 .alias "D", 0 0, v007F1610_0;
v007EFBB8_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007F03F8_0 .var "Q", 0 0;
v007F03A0_0 .alias "Reset", 0 0, v007F1508_0;
S_007A4620 .scope module, "FFDReadAtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 138, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B638C .param/l "SIZE" 8 1, +C4<01>;
v007F0298_0 .alias "Clock", 0 0, v007F1560_0;
v007EFCC0_0 .alias "D", 0 0, v007F1770_0;
v007EFA58_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007F0348_0 .var "Q", 0 0;
v007F02F0_0 .alias "Reset", 0 0, v007F1508_0;
S_007A4D08 .scope module, "FFDReadBtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 149, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B644C .param/l "SIZE" 8 1, +C4<01>;
v007EFC10_0 .alias "Clock", 0 0, v007F1560_0;
v007EFAB0_0 .alias "D", 0 0, v007F17C8_0;
v007EFD70_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EFA00_0 .var "Q", 0 0;
v007EF950_0 .alias "Reset", 0 0, v007F1508_0;
S_007A4E18 .scope module, "FFDReadBtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 158, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B628C .param/l "SIZE" 8 1, +C4<01>;
v007EFC68_0 .alias "Clock", 0 0, v007F1560_0;
v007F0138_0 .alias "D", 0 0, v007F16C0_0;
v007F0190_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EF9A8_0 .var "Q", 0 0;
v007EFD18_0 .alias "Reset", 0 0, v007F1508_0;
S_007A4C80 .scope module, "FFDWriteAtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 169, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B62EC .param/l "SIZE" 8 1, +C4<01>;
v007F0608_0 .alias "Clock", 0 0, v007F1560_0;
v007F0818_0 .alias "D", 0 0, v007F22E0_0;
v007F0870_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007F0660_0 .var "Q", 0 0;
v007F06B8_0 .alias "Reset", 0 0, v007F1508_0;
S_007A41E0 .scope module, "FFDWriteAtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 178, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B5F4C .param/l "SIZE" 8 1, +C4<01>;
v007F0710_0 .alias "Clock", 0 0, v007F1560_0;
v007F04A8_0 .alias "D", 0 0, v007F2180_0;
v007F0558_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007F07C0_0 .var "Q", 0 0;
v007F05B0_0 .alias "Reset", 0 0, v007F1508_0;
S_007A4488 .scope module, "FFDWriteBtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 190, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B5F2C .param/l "SIZE" 8 1, +C4<01>;
v007EE7B0_0 .alias "Clock", 0 0, v007F1560_0;
v007F0500_0 .alias "D", 0 0, v007F2230_0;
v007F08C8_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007F0768_0 .var "Q", 0 0;
v007F0450_0 .alias "Reset", 0 0, v007F1508_0;
S_007A4950 .scope module, "FFDWriteBtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 199, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B5FCC .param/l "SIZE" 8 1, +C4<01>;
v007EE6A8_0 .alias "Clock", 0 0, v007F1560_0;
v007EE808_0 .alias "D", 0 0, v007F2700_0;
v007EE4F0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EE8B8_0 .var "Q", 0 0;
v007EE700_0 .alias "Reset", 0 0, v007F1508_0;
S_007A4B70 .scope module, "FFDramenable" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 213, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B5ACC .param/l "SIZE" 8 1, +C4<01>;
v007EE758_0 .alias "Clock", 0 0, v007F1560_0;
v007EE5A0_0 .alias "D", 0 0, v007F2808_0;
v007EE498_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EE5F8_0 .var "Q", 0 0;
v007EE548_0 .alias "Reset", 0 0, v007F1508_0;
S_007A4BF8 .scope module, "FFDRamaddress" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 222, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B5CAC .param/l "SIZE" 8 1, +C4<01010>;
v007EDFC8_0 .alias "Clock", 0 0, v007F1560_0;
v007EE020_0 .alias "D", 9 0, v007F1FC8_0;
v007EE440_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EE650_0 .var "Q", 9 0;
v007EE860_0 .alias "Reset", 0 0, v007F1508_0;
S_007A46A8 .scope module, "ram_memory" "MEMORY" 2 235, 10 3, S_007A4400;
 .timescale -9 -12;
P_00785B0C .param/l "ADDR_WIDTH" 10 3, +C4<01010>;
P_00785B20 .param/l "DATA_WIDTH" 10 3, +C4<01000>;
P_00785B34 .param/l "MEM_SIZE" 10 3, +C4<010000000000>;
v007EE288_0 .alias "Clock", 0 0, v007F1560_0;
v007EE390 .array "Memory", 0 1024, 7 0;
v007ED998_0 .alias "iAddress", 9 0, v007F14B0_0;
v007EDD08_0 .alias "iDataIn", 7 0, v007F1DB8_0;
v007EDEC0_0 .alias "iReadtoa", 0 0, v007F1770_0;
v007EE078_0 .alias "iReadtob", 0 0, v007F16C0_0;
v007EDCB0_0 .alias "iWriteEnable", 0 0, v007F24F0_0;
v007EDF18_0 .var "oDataOuta", 7 0;
v007EDB50_0 .var "oDataOutb", 7 0;
S_007A4268 .scope module, "WBA" "WBX" 2 246, 11 1, S_007A4400;
 .timescale -9 -12;
L_00796C28 .functor OR 1, v007F0348_0, v007F07C0_0, C4<0>, C4<0>;
v007EE128_0 .net *"_s0", 0 0, L_00796C28; 1 drivers
v007EE1D8_0 .net *"_s2", 7 0, L_007F4B20; 1 drivers
v007EDE10_0 .alias "iDataALU", 7 0, v007F27B0_0;
v007EDAA0_0 .alias "iDataRAM", 7 0, v007F2338_0;
v007EE230_0 .alias "iRead", 0 0, v007F1458_0;
v007EDE68_0 .alias "iRegister", 7 0, v007F12A0_0;
v007EDF70_0 .alias "iWrite", 0 0, v007F21D8_0;
v007ED940_0 .alias "oRegister", 7 0, v007F12A0_0;
L_007F4B20 .functor MUXZ 8, v007EFFD8_0, v007EDF18_0, v007F0348_0, C4<>;
L_007F4E38 .functor MUXZ 8, L_007F4E38, L_007F4B20, L_00796C28, C4<>;
S_007A4510 .scope module, "WBB" "WBX" 2 255, 11 1, S_007A4400;
 .timescale -9 -12;
L_00796C60 .functor OR 1, v007EF9A8_0, v007EE8B8_0, C4<0>, C4<0>;
v007EDC58_0 .net *"_s0", 0 0, L_00796C60; 1 drivers
v007EDAF8_0 .net *"_s2", 7 0, L_007F4CD8; 1 drivers
v007EDD60_0 .alias "iDataALU", 7 0, v007F27B0_0;
v007EDBA8_0 .alias "iDataRAM", 7 0, v007F2288_0;
v007EE3E8_0 .alias "iRead", 0 0, v007F15B8_0;
v007EE2E0_0 .alias "iRegister", 7 0, v007F1878_0;
v007ED9F0_0 .alias "iWrite", 0 0, v007F23E8_0;
v007EDDB8_0 .alias "oRegister", 7 0, v007F1878_0;
L_007F4CD8 .functor MUXZ 8, v007EFFD8_0, v007EDB50_0, v007EF9A8_0, C4<>;
L_007F4EE8 .functor MUXZ 8, L_007F4EE8, L_007F4CD8, L_00796C60, C4<>;
S_007A4AE8 .scope module, "FFDA" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 263, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B5C8C .param/l "SIZE" 8 1, +C4<01000>;
v007EE180_0 .alias "Clock", 0 0, v007F1560_0;
v007EDA48_0 .alias "D", 7 0, v007F12A0_0;
v007EE338_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EDC00_0 .var "Q", 7 0;
v007EE0D0_0 .alias "Reset", 0 0, v007F1508_0;
S_007A4EA0 .scope module, "FFDB" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 273, 8 1, S_007A4400;
 .timescale -9 -12;
P_007B5C4C .param/l "SIZE" 8 1, +C4<01000>;
v007A5160_0 .alias "Clock", 0 0, v007F1560_0;
v007A5478_0 .alias "D", 7 0, v007F1878_0;
v007A5790_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007A5580_0 .var "Q", 7 0;
v007A5688_0 .alias "Reset", 0 0, v007F1508_0;
E_007B5D48 .event posedge, v007A5160_0;
    .scope S_007A3AF8;
T_0 ;
    %delay 250000, 0;
    %set/v v007F1198_0, 0, 1;
    %delay 250000, 0;
    %set/v v007F1198_0, 1, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_007A3C08;
T_1 ;
    %set/v v007F1248_0, 1, 1;
    %delay 1000000, 0;
    %set/v v007F1248_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_007A39E8;
T_2 ;
    %vpi_call 4 9 "$readmemh", "test.txt", v007F1090;
    %end;
    .thread T_2;
    .scope S_007A39E8;
T_3 ;
    %wait E_007B6648;
    %ix/getv 3, v007F10E8_0;
    %load/av 8, v007F1090, 16;
    %set/v v007F1140_0, 8, 16;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_007A3410;
T_4 ;
    %wait E_007B5D48;
    %load/v 8, v007EF4A0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v007EF8C0_0, 10;
    %set/v v007EF448_0, 8, 10;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v007EF658_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v007EF448_0, 10;
    %mov 18, 0, 22;
    %addi 8, 1, 32;
    %set/v v007EF448_0, 8, 10;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_007A35A8;
T_5 ;
    %wait E_007B65E8;
    %load/v 8, v007F1038_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v007F0A60_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v007F0FE0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v007F0E80_0, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.4, 4;
    %load/x1p 8, v007F0A60_0, 1;
    %jmp T_5.5;
T_5.4 ;
    %mov 8, 2, 1;
T_5.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v007F0ED8_0, 10;
    %load/v 18, v007F0B68_0, 10;
    %sub 8, 18, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v007F0FE0_0, 0, 8;
T_5.6 ;
T_5.2 ;
T_5.1 ;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.8, 4;
    %load/x1p 8, v007F0A60_0, 1;
    %jmp T_5.9;
T_5.8 ;
    %mov 8, 2, 1;
T_5.9 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_5.10, 8;
    %load/v 8, v007F0ED8_0, 10;
    %load/v 18, v007F0DD0_0, 10;
    %add 8, 18, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v007F0FE0_0, 0, 8;
T_5.10 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_007A3A70;
T_6 ;
    %wait E_007B5D48;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.0, 4;
    %load/x1p 8, v007EF7B8_0, 6;
    %jmp T_6.1;
T_6.0 ;
    %mov 8, 2, 6;
T_6.1 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 0, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_6.10, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_6.11, 6;
    %cmpi/u 8, 18, 6;
    %jmp/1 T_6.12, 6;
    %cmpi/u 8, 19, 6;
    %jmp/1 T_6.13, 6;
    %cmpi/u 8, 22, 6;
    %jmp/1 T_6.14, 6;
    %cmpi/u 8, 23, 6;
    %jmp/1 T_6.15, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_6.16, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_6.17, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_6.18, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_6.19, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_6.20, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_6.21, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_6.22, 6;
    %cmpi/u 8, 17, 6;
    %jmp/1 T_6.23, 6;
    %cmpi/u 8, 20, 6;
    %jmp/1 T_6.24, 6;
    %cmpi/u 8, 21, 6;
    %jmp/1 T_6.25, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_6.26, 6;
    %cmpi/u 8, 25, 6;
    %jmp/1 T_6.27, 6;
    %cmpi/u 8, 26, 6;
    %jmp/1 T_6.28, 6;
    %cmpi/u 8, 27, 6;
    %jmp/1 T_6.29, 6;
    %cmpi/u 8, 28, 6;
    %jmp/1 T_6.30, 6;
    %cmpi/u 8, 29, 6;
    %jmp/1 T_6.31, 6;
    %cmpi/u 8, 30, 6;
    %jmp/1 T_6.32, 6;
    %cmpi/u 8, 31, 6;
    %jmp/1 T_6.33, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.34, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_6.35, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.36, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.37, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.38, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %set/v v007EEB00_0, 0, 8;
    %jmp T_6.40;
T_6.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.13 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.16 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %load/v 8, v007EF7B8_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EEB00_0, 8, 8;
    %jmp T_6.40;
T_6.17 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %load/v 8, v007EF7B8_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EEB00_0, 8, 8;
    %jmp T_6.40;
T_6.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %load/v 8, v007EF7B8_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EEB00_0, 8, 8;
    %jmp T_6.40;
T_6.19 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %load/v 8, v007EF7B8_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EEB00_0, 8, 8;
    %jmp T_6.40;
T_6.20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %load/v 8, v007EF7B8_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EEB00_0, 8, 8;
    %jmp T_6.40;
T_6.21 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %load/v 8, v007EF7B8_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EEB00_0, 8, 8;
    %jmp T_6.40;
T_6.22 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %load/v 8, v007EF7B8_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EEB00_0, 8, 8;
    %jmp T_6.40;
T_6.23 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %load/v 8, v007EF7B8_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EEB00_0, 8, 8;
    %jmp T_6.40;
T_6.24 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %load/v 8, v007EF7B8_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EEB00_0, 8, 8;
    %jmp T_6.40;
T_6.25 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 0;
    %load/v 8, v007EF7B8_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EEB00_0, 8, 8;
    %jmp T_6.40;
T_6.26 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 1;
    %load/v 8, v007EF7B8_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %jmp T_6.40;
T_6.27 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %load/v 8, v007EF760_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.41, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 1;
    %load/v 8, v007EF7B8_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 8;
    %jmp T_6.42;
T_6.41 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
T_6.42 ;
    %jmp T_6.40;
T_6.28 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %load/v 8, v007EF760_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.43, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 1;
    %load/v 8, v007EF7B8_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 8;
    %jmp T_6.44;
T_6.43 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
T_6.44 ;
    %jmp T_6.40;
T_6.29 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %load/v 8, v007EEBB0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.45, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 1;
    %load/v 8, v007EF7B8_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 8;
    %jmp T_6.46;
T_6.45 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
T_6.46 ;
    %jmp T_6.40;
T_6.30 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %load/v 8, v007EEBB0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.47, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 1;
    %load/v 8, v007EF7B8_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 8;
    %jmp T_6.48;
T_6.47 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
T_6.48 ;
    %jmp T_6.40;
T_6.31 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %load/v 8, v007EF4F8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.49, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 1;
    %load/v 8, v007EF7B8_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 8;
    %jmp T_6.50;
T_6.49 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
T_6.50 ;
    %jmp T_6.40;
T_6.32 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %load/v 8, v007EF4F8_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.51, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 1;
    %load/v 8, v007EF7B8_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 8;
    %jmp T_6.52;
T_6.51 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
T_6.52 ;
    %jmp T_6.40;
T_6.33 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %load/v 8, v007EF810_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.53, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 1;
    %load/v 8, v007EF7B8_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 8;
    %jmp T_6.54;
T_6.53 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
T_6.54 ;
    %jmp T_6.40;
T_6.34 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %load/v 8, v007EF810_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.55, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 1;
    %load/v 8, v007EF7B8_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 8;
    %jmp T_6.56;
T_6.55 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
T_6.56 ;
    %jmp T_6.40;
T_6.35 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %load/v 8, v007EF708_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.57, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 1;
    %load/v 8, v007EF7B8_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 8;
    %jmp T_6.58;
T_6.57 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
T_6.58 ;
    %jmp T_6.40;
T_6.36 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %load/v 8, v007EF708_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.59, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 1;
    %load/v 8, v007EF7B8_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 8;
    %jmp T_6.60;
T_6.59 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
T_6.60 ;
    %jmp T_6.40;
T_6.37 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %load/v 8, v007EF550_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.61, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 1;
    %load/v 8, v007EF7B8_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 8;
    %jmp T_6.62;
T_6.61 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
T_6.62 ;
    %jmp T_6.40;
T_6.38 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF2E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEB58_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EEB00_0, 0, 0;
    %load/v 8, v007EF550_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.63, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 1;
    %load/v 8, v007EF7B8_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007EF238_0, 0, 8;
    %jmp T_6.64;
T_6.63 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF290_0, 0, 0;
T_6.64 ;
    %jmp T_6.40;
T_6.40 ;
    %jmp T_6;
    .thread T_6;
    .scope S_007A3278;
T_7 ;
    %wait E_007B68E8;
    %load/v 8, v007EF1E0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v007EF340_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EE948_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v007EF130_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EE948_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_007A4158;
T_8 ;
    %wait E_007B5D48;
    %load/v 8, v007EF398_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v007EF0D8_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v007EEC60_0, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v007EEF78_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007EF0D8_0, 0, 8;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_007A4A60;
T_9 ;
    %wait E_007B68C8;
    %load/v 8, v007EEF20_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v007EEEC8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EE9F8_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v007EECB8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EE9F8_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_007A49D8;
T_10 ;
    %wait E_007B6208;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.0, 4;
    %load/x1p 8, v007EEE70_0, 6;
    %jmp T_10.1;
T_10.0 ;
    %mov 8, 2, 6;
T_10.1 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 6, 6;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_10.5, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_10.6, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_10.7, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_10.8, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_10.9, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_10.10, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_10.11, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_10.12, 6;
    %cmpi/u 8, 17, 6;
    %jmp/1 T_10.13, 6;
    %cmpi/u 8, 18, 6;
    %jmp/1 T_10.14, 6;
    %cmpi/u 8, 19, 6;
    %jmp/1 T_10.15, 6;
    %cmpi/u 8, 20, 6;
    %jmp/1 T_10.16, 6;
    %cmpi/u 8, 21, 6;
    %jmp/1 T_10.17, 6;
    %cmpi/u 8, 22, 6;
    %jmp/1 T_10.18, 6;
    %cmpi/u 8, 23, 6;
    %jmp/1 T_10.19, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_10.20, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_10.21, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_10.22, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_10.23, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_10.24, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_10.25, 6;
    %load/v 8, v007EF188_0, 9;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %load/v 8, v007EEE70_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007EED10_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %jmp T_10.27;
T_10.2 ;
    %load/v 8, v007F01E8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F0240_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.28, 4;
    %load/x1p 8, v007EF188_0, 1;
    %jmp T_10.29;
T_10.28 ;
    %mov 8, 2, 1;
T_10.29 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.3 ;
    %load/v 8, v007F0240_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F01E8_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.30, 4;
    %load/x1p 8, v007EF188_0, 1;
    %jmp T_10.31;
T_10.30 ;
    %mov 8, 2, 1;
T_10.31 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.4 ;
    %load/v 8, v007F01E8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F0240_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.32, 4;
    %load/x1p 8, v007EF188_0, 1;
    %jmp T_10.33;
T_10.32 ;
    %mov 8, 2, 1;
T_10.33 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.5 ;
    %load/v 8, v007F01E8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F0240_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.34, 4;
    %load/x1p 8, v007EF188_0, 1;
    %jmp T_10.35;
T_10.34 ;
    %mov 8, 2, 1;
T_10.35 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.6 ;
    %load/v 8, v007F01E8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F0240_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.36, 4;
    %load/x1p 8, v007EF188_0, 1;
    %jmp T_10.37;
T_10.36 ;
    %mov 8, 2, 1;
T_10.37 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.7 ;
    %load/v 8, v007F0240_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F01E8_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.38, 4;
    %load/x1p 8, v007EF188_0, 1;
    %jmp T_10.39;
T_10.38 ;
    %mov 8, 2, 1;
T_10.39 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.8 ;
    %load/v 8, v007F01E8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F0240_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.40, 4;
    %load/x1p 8, v007EF188_0, 1;
    %jmp T_10.41;
T_10.40 ;
    %mov 8, 2, 1;
T_10.41 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.9 ;
    %load/v 8, v007F0240_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F01E8_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.42, 4;
    %load/x1p 8, v007EF188_0, 1;
    %jmp T_10.43;
T_10.42 ;
    %mov 8, 2, 1;
T_10.43 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.10 ;
    %load/v 8, v007F01E8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F0240_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.11 ;
    %load/v 8, v007F0240_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F01E8_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 1;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.12 ;
    %load/v 8, v007F01E8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F0240_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.13 ;
    %load/v 8, v007F0240_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F01E8_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %jmp T_10.27;
T_10.14 ;
    %load/v 8, v007F01E8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F0240_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.15 ;
    %load/v 8, v007F0240_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F01E8_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 1;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.16 ;
    %load/v 8, v007F01E8_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F0240_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.17 ;
    %load/v 8, v007F0240_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007F01E8_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.18 ;
    %load/v 8, v007F01E8_0, 8;
    %mov 16, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 9;
    %set/v v007EF188_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.44, 4;
    %load/x1p 8, v007EF188_0, 1;
    %jmp T_10.45;
T_10.44 ;
    %mov 8, 2, 1;
T_10.45 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.19 ;
    %load/v 8, v007F01E8_0, 8;
    %mov 16, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 9;
    %set/v v007EF188_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.46, 4;
    %load/x1p 8, v007EF188_0, 1;
    %jmp T_10.47;
T_10.46 ;
    %mov 8, 2, 1;
T_10.47 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %jmp T_10.27;
T_10.20 ;
    %load/v 8, v007EF188_0, 9;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %load/v 8, v007EEE70_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007EED10_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %jmp T_10.27;
T_10.21 ;
    %load/v 8, v007EF188_0, 9;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %load/v 8, v007EEE70_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007EED10_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %jmp T_10.27;
T_10.22 ;
    %load/v 8, v007F01E8_0, 8;
    %mov 16, 0, 1;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %load/v 8, v007EEE70_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007EED10_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %jmp T_10.27;
T_10.23 ;
    %load/v 8, v007F0240_0, 8;
    %mov 16, 0, 1;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %load/v 8, v007EEE70_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007EED10_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %jmp T_10.27;
T_10.24 ;
    %load/v 8, v007F01E8_0, 8;
    %mov 16, 0, 1;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %load/v 8, v007EEE70_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007EED10_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %jmp T_10.27;
T_10.25 ;
    %load/v 8, v007F0240_0, 8;
    %mov 16, 0, 1;
    %set/v v007EF188_0, 8, 9;
    %load/v 8, v007EED68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED68_0, 0, 8;
    %load/v 8, v007EEE70_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007EED10_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEA50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEC08_0, 0, 0;
    %load/v 8, v007EF028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF028_0, 0, 8;
    %jmp T_10.27;
T_10.27 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_007A4840;
T_11 ;
    %wait E_007B5D48;
    %load/v 8, v007F00E0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007F0088_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v007F0030_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v007EFF80_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007F0088_0, 0, 8;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_007A4F28;
T_12 ;
    %wait E_007B5D48;
    %load/v 8, v007EFED0_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EFFD8_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v007EFE78_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v007EFB60_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EFFD8_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_007A4730;
T_13 ;
    %wait E_007B5D48;
    %load/v 8, v007F03A0_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007F03F8_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v007EFBB8_0, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v007EFDC8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007F03F8_0, 0, 8;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_007A4620;
T_14 ;
    %wait E_007B5D48;
    %load/v 8, v007F02F0_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007F0348_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v007EFA58_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v007EFCC0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007F0348_0, 0, 8;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_007A4D08;
T_15 ;
    %wait E_007B5D48;
    %load/v 8, v007EF950_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EFA00_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v007EFD70_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v007EFAB0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EFA00_0, 0, 8;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_007A4E18;
T_16 ;
    %wait E_007B5D48;
    %load/v 8, v007EFD18_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF9A8_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v007F0190_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v007F0138_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF9A8_0, 0, 8;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_007A4C80;
T_17 ;
    %wait E_007B5D48;
    %load/v 8, v007F06B8_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007F0660_0, 0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v007F0870_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v007F0818_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007F0660_0, 0, 8;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_007A41E0;
T_18 ;
    %wait E_007B5D48;
    %load/v 8, v007F05B0_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007F07C0_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v007F0558_0, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v007F04A8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007F07C0_0, 0, 8;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_007A4488;
T_19 ;
    %wait E_007B5D48;
    %load/v 8, v007F0450_0, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007F0768_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v007F08C8_0, 1;
    %jmp/0xz  T_19.2, 8;
    %load/v 8, v007F0500_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007F0768_0, 0, 8;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_007A4950;
T_20 ;
    %wait E_007B5D48;
    %load/v 8, v007EE700_0, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE8B8_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v007EE4F0_0, 1;
    %jmp/0xz  T_20.2, 8;
    %load/v 8, v007EE808_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE8B8_0, 0, 8;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_007A4B70;
T_21 ;
    %wait E_007B5D48;
    %load/v 8, v007EE548_0, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE5F8_0, 0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v007EE498_0, 1;
    %jmp/0xz  T_21.2, 8;
    %load/v 8, v007EE5A0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE5F8_0, 0, 8;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_007A4BF8;
T_22 ;
    %wait E_007B5D48;
    %load/v 8, v007EE860_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v007EE650_0, 0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v007EE440_0, 1;
    %jmp/0xz  T_22.2, 8;
    %load/v 8, v007EE020_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v007EE650_0, 0, 8;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_007A46A8;
T_23 ;
    %wait E_007B5D48;
    %load/v 8, v007EDCB0_0, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v007EDD08_0, 8;
    %ix/getv 3, v007ED998_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v007EE390, 0, 8;
t_0 ;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v007EDCB0_0, 1;
    %inv 8, 1;
    %load/v 9, v007EDEC0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v007EE078_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.2, 8;
    %ix/getv 3, v007ED998_0;
    %load/av 8, v007EE390, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDF18_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v007EDCB0_0, 1;
    %inv 8, 1;
    %load/v 9, v007EDEC0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v007EE078_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.4, 8;
    %ix/getv 3, v007ED998_0;
    %load/av 8, v007EE390, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDB50_0, 0, 8;
    %jmp T_23.5;
T_23.4 ;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDF18_0, 0, 3;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDB50_0, 0, 3;
    %jmp T_23;
    .thread T_23;
    .scope S_007A4AE8;
T_24 ;
    %wait E_007B5D48;
    %load/v 8, v007EE0D0_0, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDC00_0, 0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v007EE338_0, 1;
    %jmp/0xz  T_24.2, 8;
    %load/v 8, v007EDA48_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDC00_0, 0, 8;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_007A4EA0;
T_25 ;
    %wait E_007B5D48;
    %load/v 8, v007A5688_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007A5580_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v007A5790_0, 1;
    %jmp/0xz  T_25.2, 8;
    %load/v 8, v007A5478_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007A5580_0, 0, 8;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_007A4400;
T_26 ;
    %vpi_call 2 285 "$dumpfile", "signals.vcd";
    %vpi_call 2 286 "$dumpvars";
    %delay 70000000, 0;
    %vpi_call 2 288 "$display", "Test finished";
    %vpi_call 2 289 "$finish";
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./generator.v";
    "./Module_ROM.v";
    "./pc_decider.v";
    "./decodificador.v";
    "./Mux.v";
    "./FFD.v";
    "./ALU.v";
    "./memory.v";
    "./WB.v";
