

================================================================
== Vitis HLS Report for 'RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP'
================================================================
* Date:           Mon Mar 18 18:56:08 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.991 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_LAYER_NEURONS_LOOP  |       33|       33|         4|          2|          1|    16|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     90|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     87|    -|
|Register         |        -|    -|      35|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      35|    177|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_132_p2    |         +|   0|  0|  13|           5|           1|
    |newFirst10_fu_174_p2  |         +|   0|  0|  15|           8|           8|
    |newFirst12_fu_180_p2  |         +|   0|  0|   8|           8|           8|
    |newFirst_fu_169_p2    |         +|   0|  0|  15|           8|           8|
    |newSecond_fu_186_p2   |         -|   0|  0|   8|           8|           8|
    |icmp_ln51_fu_126_p2   |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln57_fu_192_p2   |      icmp|   0|  0|  15|           8|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  90|          51|          46|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |NEURONS_MEMBRANE_address0         |  14|          3|    6|         18|
    |NEURONS_MEMBRANE_d0               |  14|          3|    8|         24|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_neurons_index_1  |   9|          2|    5|         10|
    |neurons_index_fu_58               |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  87|         19|   28|         71|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |NEURONS_MEMBRANE_addr_reg_233                |  5|   0|    6|          1|
    |NEURONS_MEMBRANE_addr_reg_233_pp0_iter1_reg  |  5|   0|    6|          1|
    |ap_CS_fsm                                    |  2|   0|    2|          0|
    |ap_done_reg                                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |  1|   0|    1|          0|
    |icmp_ln51_reg_224                            |  1|   0|    1|          0|
    |icmp_ln57_reg_245                            |  1|   0|    1|          0|
    |neurons_index_cast_reg_228                   |  5|   0|   64|         59|
    |neurons_index_fu_58                          |  5|   0|    5|          0|
    |newSecond_reg_239                            |  8|   0|    8|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        | 35|   0|   96|         61|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP|  return value|
|input_list_0_1_reload      |   in|    8|     ap_none|                  input_list_0_1_reload|        scalar|
|input_list_1_1_reload      |   in|    6|     ap_none|                  input_list_1_1_reload|        scalar|
|input_list_2_1_reload      |   in|    7|     ap_none|                  input_list_2_1_reload|        scalar|
|input_list_3_1_reload      |   in|    7|     ap_none|                  input_list_3_1_reload|        scalar|
|NEURONS_MEMBRANE_address0  |  out|    6|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_we0       |  out|    1|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_d0        |  out|    8|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_address1  |  out|    6|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce1       |  out|    1|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q1        |   in|    8|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_STATE_address0     |  out|    6|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_STATE_ce0          |  out|    1|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_STATE_we0          |  out|    1|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_STATE_d0           |  out|    1|   ap_memory|                          NEURONS_STATE|         array|
+---------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%neurons_index = alloca i32 1"   --->   Operation 7 'alloca' 'neurons_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_list_3_1_reload_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %input_list_3_1_reload"   --->   Operation 8 'read' 'input_list_3_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_list_2_1_reload_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %input_list_2_1_reload"   --->   Operation 9 'read' 'input_list_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_list_1_1_reload_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %input_list_1_1_reload"   --->   Operation 10 'read' 'input_list_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_list_0_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_list_0_1_reload"   --->   Operation 11 'read' 'input_list_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %neurons_index"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %INPUT_LAYER_WEIGHTS_LOOP.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%neurons_index_1 = load i5 %neurons_index" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 14 'load' 'neurons_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.78ns)   --->   "%icmp_ln51 = icmp_eq  i5 %neurons_index_1, i5 16" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 16 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.78ns)   --->   "%add_ln51 = add i5 %neurons_index_1, i5 1" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 17 'add' 'add_ln51' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %INPUT_LAYER_WEIGHTS_LOOP.i.split, void %_Z11input_layerP6ap_intILi8EE.exit.exitStub" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 18 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%neurons_index_cast = zext i5 %neurons_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 19 'zext' 'neurons_index_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %neurons_index_cast" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 20 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 21 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln51 = store i5 %add_ln51, i5 %neurons_index" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 22 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln51 = br void %INPUT_LAYER_WEIGHTS_LOOP.i" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 23 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.99>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 24 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %input_list_1_1_reload_read, i2 0" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 25 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln55_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %input_list_2_1_reload_read, i1 0" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 26 'bitconcatenate' 'shl_ln55_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln55_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %input_list_3_1_reload_read, i1 0" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 27 'bitconcatenate' 'shl_ln55_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%newFirst = add i8 %shl_ln55_2, i8 %input_list_0_1_reload_read" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 28 'add' 'newFirst' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.91ns)   --->   "%newFirst10 = add i8 %shl_ln1, i8 %shl_ln55_1" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 29 'add' 'newFirst10' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst12 = add i8 %newFirst10, i8 %newFirst" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 30 'add' 'newFirst12' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%newSecond = sub i8 %NEURONS_MEMBRANE_load, i8 %newFirst12" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 31 'sub' 'newSecond' <Predicate = (!icmp_ln51)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.23>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 33 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.32ns)   --->   "%store_ln55 = store i8 %newSecond, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 34 'store' 'store_ln55' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_3 : Operation 35 [1/1] (1.91ns)   --->   "%icmp_ln57 = icmp_sgt  i8 %newSecond, i8 25" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 35 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc18.i, void %if.then.i247" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 36 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %neurons_index_cast" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 37 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.32ns)   --->   "%store_ln59 = store i1 1, i6 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 38 'store' 'store_ln59' <Predicate = (icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln60 = store i8 0, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:60->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 39 'store' 'store_ln60' <Predicate = (icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc18.i" [B_RNI_HLS/apc/src/RNI_2.cpp:61->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 40 'br' 'br_ln61' <Predicate = (icmp_ln57)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_list_0_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_list_1_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_list_2_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_list_3_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
neurons_index              (alloca           ) [ 01000]
input_list_3_1_reload_read (read             ) [ 00100]
input_list_2_1_reload_read (read             ) [ 00100]
input_list_1_1_reload_read (read             ) [ 00100]
input_list_0_1_reload_read (read             ) [ 00100]
store_ln0                  (store            ) [ 00000]
br_ln0                     (br               ) [ 00000]
neurons_index_1            (load             ) [ 00000]
specpipeline_ln0           (specpipeline     ) [ 00000]
icmp_ln51                  (icmp             ) [ 01100]
add_ln51                   (add              ) [ 00000]
br_ln51                    (br               ) [ 00000]
neurons_index_cast         (zext             ) [ 01110]
NEURONS_MEMBRANE_addr      (getelementptr    ) [ 01111]
store_ln51                 (store            ) [ 00000]
br_ln51                    (br               ) [ 00000]
NEURONS_MEMBRANE_load      (load             ) [ 00000]
shl_ln1                    (bitconcatenate   ) [ 00000]
shl_ln55_1                 (bitconcatenate   ) [ 00000]
shl_ln55_2                 (bitconcatenate   ) [ 00000]
newFirst                   (add              ) [ 00000]
newFirst10                 (add              ) [ 00000]
newFirst12                 (add              ) [ 00000]
newSecond                  (sub              ) [ 01010]
speclooptripcount_ln51     (speclooptripcount) [ 00000]
specloopname_ln51          (specloopname     ) [ 00000]
store_ln55                 (store            ) [ 00000]
icmp_ln57                  (icmp             ) [ 01111]
br_ln57                    (br               ) [ 00000]
NEURONS_STATE_addr         (getelementptr    ) [ 00000]
store_ln59                 (store            ) [ 00000]
store_ln60                 (store            ) [ 00000]
br_ln61                    (br               ) [ 00000]
ret_ln0                    (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_list_0_1_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_0_1_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_list_1_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_1_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_list_2_1_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_2_1_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_list_3_1_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_3_1_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="neurons_index_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neurons_index/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_list_3_1_reload_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="7" slack="0"/>
<pin id="64" dir="0" index="1" bw="7" slack="0"/>
<pin id="65" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_list_3_1_reload_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="input_list_2_1_reload_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="0"/>
<pin id="70" dir="0" index="1" bw="7" slack="0"/>
<pin id="71" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_list_2_1_reload_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_list_1_1_reload_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_list_1_1_reload_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_list_0_1_reload_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_list_0_1_reload_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="2"/>
<pin id="95" dir="0" index="1" bw="8" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="99" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="101" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/1 store_ln55/3 store_ln60/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="NEURONS_STATE_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="5" slack="2"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln59_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="5" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="neurons_index_1_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neurons_index_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln51_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln51_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="neurons_index_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="neurons_index_cast/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln51_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="5" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="shl_ln1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="1"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="shl_ln55_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="1"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln55_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="shl_ln55_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="1"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln55_2/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="newFirst_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="1"/>
<pin id="172" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newFirst/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="newFirst10_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newFirst10/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="newFirst12_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newFirst12/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="newSecond_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newSecond/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln57_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="1"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="neurons_index_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="neurons_index "/>
</bind>
</comp>

<comp id="204" class="1005" name="input_list_3_1_reload_read_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="1"/>
<pin id="206" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_list_3_1_reload_read "/>
</bind>
</comp>

<comp id="209" class="1005" name="input_list_2_1_reload_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="1"/>
<pin id="211" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_list_2_1_reload_read "/>
</bind>
</comp>

<comp id="214" class="1005" name="input_list_1_1_reload_read_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="1"/>
<pin id="216" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_list_1_1_reload_read "/>
</bind>
</comp>

<comp id="219" class="1005" name="input_list_0_1_reload_read_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="1"/>
<pin id="221" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_0_1_reload_read "/>
</bind>
</comp>

<comp id="224" class="1005" name="icmp_ln51_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="228" class="1005" name="neurons_index_cast_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="2"/>
<pin id="230" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="neurons_index_cast "/>
</bind>
</comp>

<comp id="233" class="1005" name="NEURONS_MEMBRANE_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="1"/>
<pin id="235" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="239" class="1005" name="newSecond_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSecond "/>
</bind>
</comp>

<comp id="245" class="1005" name="icmp_ln57_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="54" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="123" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="123" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="147"><net_src comp="132" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="148" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="155" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="169" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="93" pin="7"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="58" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="207"><net_src comp="62" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="212"><net_src comp="68" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="217"><net_src comp="74" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="222"><net_src comp="80" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="227"><net_src comp="126" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="138" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="236"><net_src comp="86" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="242"><net_src comp="186" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="248"><net_src comp="192" pin="2"/><net_sink comp="245" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_MEMBRANE | {3 4 }
	Port: NEURONS_STATE | {3 }
 - Input state : 
	Port: RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP : input_list_0_1_reload | {1 }
	Port: RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP : input_list_1_1_reload | {1 }
	Port: RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP : input_list_2_1_reload | {1 }
	Port: RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP : input_list_3_1_reload | {1 }
	Port: RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP : NEURONS_MEMBRANE | {1 2 }
	Port: RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP : NEURONS_STATE | {}
  - Chain level:
	State 1
		store_ln0 : 1
		neurons_index_1 : 1
		icmp_ln51 : 2
		add_ln51 : 2
		br_ln51 : 3
		neurons_index_cast : 2
		NEURONS_MEMBRANE_addr : 3
		NEURONS_MEMBRANE_load : 4
		store_ln51 : 3
	State 2
		newFirst : 1
		newFirst10 : 1
		newFirst12 : 2
		newSecond : 3
	State 3
		br_ln57 : 1
		store_ln59 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |            add_ln51_fu_132            |    0    |    13   |
|    add   |            newFirst_fu_169            |    0    |    15   |
|          |           newFirst10_fu_174           |    0    |    15   |
|          |           newFirst12_fu_180           |    0    |    8    |
|----------|---------------------------------------|---------|---------|
|   icmp   |            icmp_ln51_fu_126           |    0    |    13   |
|          |            icmp_ln57_fu_192           |    0    |    15   |
|----------|---------------------------------------|---------|---------|
|    sub   |            newSecond_fu_186           |    0    |    8    |
|----------|---------------------------------------|---------|---------|
|          | input_list_3_1_reload_read_read_fu_62 |    0    |    0    |
|   read   | input_list_2_1_reload_read_read_fu_68 |    0    |    0    |
|          | input_list_1_1_reload_read_read_fu_74 |    0    |    0    |
|          | input_list_0_1_reload_read_read_fu_80 |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   zext   |       neurons_index_cast_fu_138       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |             shl_ln1_fu_148            |    0    |    0    |
|bitconcatenate|           shl_ln55_1_fu_155           |    0    |    0    |
|          |           shl_ln55_2_fu_162           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    87   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|   NEURONS_MEMBRANE_addr_reg_233  |    6   |
|         icmp_ln51_reg_224        |    1   |
|         icmp_ln57_reg_245        |    1   |
|input_list_0_1_reload_read_reg_219|    8   |
|input_list_1_1_reload_read_reg_214|    6   |
|input_list_2_1_reload_read_reg_209|    7   |
|input_list_3_1_reload_read_reg_204|    7   |
|    neurons_index_cast_reg_228    |   64   |
|       neurons_index_reg_197      |    5   |
|         newSecond_reg_239        |    8   |
+----------------------------------+--------+
|               Total              |   113  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_93 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   87   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   113  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   113  |   105  |
+-----------+--------+--------+--------+
