INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/PWM PDF_teste_calculo/pwm_pdf/pwm_pdf.srcs/sources_1/new/sine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sine'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/PWM PDF_teste_calculo/pwm_pdf/pwm_pdf.srcs/sources_1/new/sine_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sine_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/PWM PDF_teste_calculo/pwm_pdf/pwm_pdf.srcs/sources_1/new/sine_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sine_top_tb'
