Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Jun  3 12:59:34 2025
| Host         : sidharth-Alienware-Aurora-Ryzen-Edition running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                234         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
SYNTH-10   Warning           Wide multiplier                                            7           
TIMING-18  Warning           Missing input or output delay                              15          
TIMING-20  Warning           Non-clocked latch                                          66          
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1353)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (736)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1353)
---------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (736)
--------------------------------------------------
 There are 736 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.368        0.000                      0                49497        0.027        0.000                      0                49497        8.750        0.000                       0                  8380  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.368        0.000                      0                49497        0.027        0.000                      0                49497        8.750        0.000                       0                  8380  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_2048_2303_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.583ns  (logic 4.843ns (26.062%)  route 13.740ns (73.937%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X26Y114        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/Q
                         net (fo=42, routed)          0.460     6.170    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[1]
    SLICE_X27Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.294 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.294    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20_n_1
    SLICE_X27Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.844 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.844    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X27Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.958    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X27Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.072    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X27Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.186    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X27Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.414    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[0]
                         net (fo=7, routed)           0.926     8.676    u_tinyriscv/u_id_ex/inst_ff/data4[28]
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.299     8.975 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_482/O
                         net (fo=2, routed)           0.813     9.788    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[28]
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.912 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_244/O
                         net (fo=59, routed)          0.705    10.617    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[28]
    SLICE_X36Y107        LUT4 (Prop_lut4_I0_O)        0.124    10.741 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.857    11.598    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X40Y98         LUT6 (Prop_lut6_I2_O)        0.124    11.722 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.622    13.344    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.468 r  u_uart_debug/_ram_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.146    15.615    u_ram/_ram_reg_2048_2303_1_1/A0
    SLICE_X30Y44         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.440    16.055 r  u_ram/_ram_reg_2048_2303_1_1/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.055    u_ram/_ram_reg_2048_2303_1_1/OC
    SLICE_X30Y44         MUXF7 (Prop_muxf7_I1_O)      0.247    16.302 r  u_ram/_ram_reg_2048_2303_1_1/F7.B/O
                         net (fo=1, routed)           0.000    16.302    u_ram/_ram_reg_2048_2303_1_1/O0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    16.400 r  u_ram/_ram_reg_2048_2303_1_1/F8/O
                         net (fo=1, routed)           0.960    17.360    u_ram/_ram_reg_2048_2303_1_1_n_1
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.319    17.679 r  u_ram/acc1_i_646/O
                         net (fo=2, routed)           0.000    17.679    u_ram/acc1_i_646_n_1
    SLICE_X33Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    17.917 r  u_ram/acc1_i_369/O
                         net (fo=1, routed)           0.946    18.863    u_ram/acc1_i_369_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I1_O)        0.298    19.161 r  u_ram/acc1_i_150/O
                         net (fo=1, routed)           1.059    20.220    u_tinyriscv/u_id_ex/inst_ff/acc1__0_2
    SLICE_X29Y94         LUT6 (Prop_lut6_I4_O)        0.124    20.344 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_33/O
                         net (fo=8, routed)           0.326    20.669    u_tinyriscv/u_id_ex/inst_ff/uart_rx_reg[1]
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.124    20.793 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_1_1_i_2/O
                         net (fo=6, routed)           0.970    21.763    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[1]
    SLICE_X35Y76         LUT6 (Prop_lut6_I1_O)        0.124    21.887 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_1_1_i_1/O
                         net (fo=64, routed)          1.950    23.838    u_ram/_ram_reg_2048_2303_1_1/D
    SLICE_X30Y44         RAMS64E                                      r  u_ram/_ram_reg_2048_2303_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.445    24.786    u_ram/_ram_reg_2048_2303_1_1/WCLK
    SLICE_X30Y44         RAMS64E                                      r  u_ram/_ram_reg_2048_2303_1_1/RAMS64E_A/CLK
                         clock pessimism              0.180    24.966    
                         clock uncertainty           -0.035    24.931    
    SLICE_X30Y44         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.206    u_ram/_ram_reg_2048_2303_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.206    
                         arrival time                         -23.838    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3584_3839_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.583ns  (logic 4.843ns (26.063%)  route 13.740ns (73.937%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X26Y114        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/Q
                         net (fo=42, routed)          0.460     6.170    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[1]
    SLICE_X27Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.294 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.294    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20_n_1
    SLICE_X27Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.844 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.844    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X27Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.958    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X27Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.072    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X27Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.186    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X27Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.414    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[0]
                         net (fo=7, routed)           0.926     8.676    u_tinyriscv/u_id_ex/inst_ff/data4[28]
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.299     8.975 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_482/O
                         net (fo=2, routed)           0.813     9.788    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[28]
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.912 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_244/O
                         net (fo=59, routed)          0.705    10.617    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[28]
    SLICE_X36Y107        LUT4 (Prop_lut4_I0_O)        0.124    10.741 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.857    11.598    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X40Y98         LUT6 (Prop_lut6_I2_O)        0.124    11.722 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.622    13.344    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.468 r  u_uart_debug/_ram_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.146    15.615    u_ram/_ram_reg_2048_2303_1_1/A0
    SLICE_X30Y44         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.440    16.055 r  u_ram/_ram_reg_2048_2303_1_1/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.055    u_ram/_ram_reg_2048_2303_1_1/OC
    SLICE_X30Y44         MUXF7 (Prop_muxf7_I1_O)      0.247    16.302 r  u_ram/_ram_reg_2048_2303_1_1/F7.B/O
                         net (fo=1, routed)           0.000    16.302    u_ram/_ram_reg_2048_2303_1_1/O0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    16.400 r  u_ram/_ram_reg_2048_2303_1_1/F8/O
                         net (fo=1, routed)           0.960    17.360    u_ram/_ram_reg_2048_2303_1_1_n_1
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.319    17.679 r  u_ram/acc1_i_646/O
                         net (fo=2, routed)           0.000    17.679    u_ram/acc1_i_646_n_1
    SLICE_X33Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    17.917 r  u_ram/acc1_i_369/O
                         net (fo=1, routed)           0.946    18.863    u_ram/acc1_i_369_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I1_O)        0.298    19.161 r  u_ram/acc1_i_150/O
                         net (fo=1, routed)           1.059    20.220    u_tinyriscv/u_id_ex/inst_ff/acc1__0_2
    SLICE_X29Y94         LUT6 (Prop_lut6_I4_O)        0.124    20.344 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_33/O
                         net (fo=8, routed)           0.326    20.669    u_tinyriscv/u_id_ex/inst_ff/uart_rx_reg[1]
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.124    20.793 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_1_1_i_2/O
                         net (fo=6, routed)           0.970    21.763    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[1]
    SLICE_X35Y76         LUT6 (Prop_lut6_I1_O)        0.124    21.887 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_1_1_i_1/O
                         net (fo=64, routed)          1.950    23.838    u_ram/_ram_reg_3584_3839_1_1/D
    SLICE_X30Y47         RAMS64E                                      r  u_ram/_ram_reg_3584_3839_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.446    24.787    u_ram/_ram_reg_3584_3839_1_1/WCLK
    SLICE_X30Y47         RAMS64E                                      r  u_ram/_ram_reg_3584_3839_1_1/RAMS64E_A/CLK
                         clock pessimism              0.180    24.967    
                         clock uncertainty           -0.035    24.932    
    SLICE_X30Y47         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.207    u_ram/_ram_reg_3584_3839_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.207    
                         arrival time                         -23.838    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_1024_1279_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.576ns  (logic 4.843ns (26.073%)  route 13.732ns (73.927%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 24.785 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X26Y114        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/Q
                         net (fo=42, routed)          0.460     6.170    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[1]
    SLICE_X27Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.294 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.294    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20_n_1
    SLICE_X27Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.844 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.844    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X27Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.958    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X27Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.072    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X27Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.186    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X27Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.414    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[0]
                         net (fo=7, routed)           0.926     8.676    u_tinyriscv/u_id_ex/inst_ff/data4[28]
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.299     8.975 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_482/O
                         net (fo=2, routed)           0.813     9.788    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[28]
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.912 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_244/O
                         net (fo=59, routed)          0.705    10.617    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[28]
    SLICE_X36Y107        LUT4 (Prop_lut4_I0_O)        0.124    10.741 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.857    11.598    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X40Y98         LUT6 (Prop_lut6_I2_O)        0.124    11.722 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.622    13.344    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.468 r  u_uart_debug/_ram_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.146    15.615    u_ram/_ram_reg_2048_2303_1_1/A0
    SLICE_X30Y44         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.440    16.055 r  u_ram/_ram_reg_2048_2303_1_1/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.055    u_ram/_ram_reg_2048_2303_1_1/OC
    SLICE_X30Y44         MUXF7 (Prop_muxf7_I1_O)      0.247    16.302 r  u_ram/_ram_reg_2048_2303_1_1/F7.B/O
                         net (fo=1, routed)           0.000    16.302    u_ram/_ram_reg_2048_2303_1_1/O0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    16.400 r  u_ram/_ram_reg_2048_2303_1_1/F8/O
                         net (fo=1, routed)           0.960    17.360    u_ram/_ram_reg_2048_2303_1_1_n_1
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.319    17.679 r  u_ram/acc1_i_646/O
                         net (fo=2, routed)           0.000    17.679    u_ram/acc1_i_646_n_1
    SLICE_X33Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    17.917 r  u_ram/acc1_i_369/O
                         net (fo=1, routed)           0.946    18.863    u_ram/acc1_i_369_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I1_O)        0.298    19.161 r  u_ram/acc1_i_150/O
                         net (fo=1, routed)           1.059    20.220    u_tinyriscv/u_id_ex/inst_ff/acc1__0_2
    SLICE_X29Y94         LUT6 (Prop_lut6_I4_O)        0.124    20.344 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_33/O
                         net (fo=8, routed)           0.326    20.669    u_tinyriscv/u_id_ex/inst_ff/uart_rx_reg[1]
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.124    20.793 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_1_1_i_2/O
                         net (fo=6, routed)           0.970    21.763    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[1]
    SLICE_X35Y76         LUT6 (Prop_lut6_I1_O)        0.124    21.887 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_1_1_i_1/O
                         net (fo=64, routed)          1.943    23.830    u_ram/_ram_reg_1024_1279_1_1/D
    SLICE_X34Y43         RAMS64E                                      r  u_ram/_ram_reg_1024_1279_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.444    24.785    u_ram/_ram_reg_1024_1279_1_1/WCLK
    SLICE_X34Y43         RAMS64E                                      r  u_ram/_ram_reg_1024_1279_1_1/RAMS64E_A/CLK
                         clock pessimism              0.180    24.965    
                         clock uncertainty           -0.035    24.930    
    SLICE_X34Y43         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.205    u_ram/_ram_reg_1024_1279_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.205    
                         arrival time                         -23.830    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_1280_1535_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.451ns  (logic 4.843ns (26.250%)  route 13.608ns (73.750%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 24.785 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X26Y114        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/Q
                         net (fo=42, routed)          0.460     6.170    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[1]
    SLICE_X27Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.294 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.294    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20_n_1
    SLICE_X27Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.844 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.844    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X27Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.958    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X27Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.072    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X27Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.186    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X27Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.414    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[0]
                         net (fo=7, routed)           0.926     8.676    u_tinyriscv/u_id_ex/inst_ff/data4[28]
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.299     8.975 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_482/O
                         net (fo=2, routed)           0.813     9.788    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[28]
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.912 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_244/O
                         net (fo=59, routed)          0.705    10.617    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[28]
    SLICE_X36Y107        LUT4 (Prop_lut4_I0_O)        0.124    10.741 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.857    11.598    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X40Y98         LUT6 (Prop_lut6_I2_O)        0.124    11.722 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.622    13.344    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.468 r  u_uart_debug/_ram_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.146    15.615    u_ram/_ram_reg_2048_2303_1_1/A0
    SLICE_X30Y44         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.440    16.055 r  u_ram/_ram_reg_2048_2303_1_1/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.055    u_ram/_ram_reg_2048_2303_1_1/OC
    SLICE_X30Y44         MUXF7 (Prop_muxf7_I1_O)      0.247    16.302 r  u_ram/_ram_reg_2048_2303_1_1/F7.B/O
                         net (fo=1, routed)           0.000    16.302    u_ram/_ram_reg_2048_2303_1_1/O0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    16.400 r  u_ram/_ram_reg_2048_2303_1_1/F8/O
                         net (fo=1, routed)           0.960    17.360    u_ram/_ram_reg_2048_2303_1_1_n_1
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.319    17.679 r  u_ram/acc1_i_646/O
                         net (fo=2, routed)           0.000    17.679    u_ram/acc1_i_646_n_1
    SLICE_X33Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    17.917 r  u_ram/acc1_i_369/O
                         net (fo=1, routed)           0.946    18.863    u_ram/acc1_i_369_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I1_O)        0.298    19.161 r  u_ram/acc1_i_150/O
                         net (fo=1, routed)           1.059    20.220    u_tinyriscv/u_id_ex/inst_ff/acc1__0_2
    SLICE_X29Y94         LUT6 (Prop_lut6_I4_O)        0.124    20.344 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_33/O
                         net (fo=8, routed)           0.326    20.669    u_tinyriscv/u_id_ex/inst_ff/uart_rx_reg[1]
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.124    20.793 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_1_1_i_2/O
                         net (fo=6, routed)           0.970    21.763    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[1]
    SLICE_X35Y76         LUT6 (Prop_lut6_I1_O)        0.124    21.887 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_1_1_i_1/O
                         net (fo=64, routed)          1.818    23.705    u_ram/_ram_reg_1280_1535_1_1/D
    SLICE_X34Y45         RAMS64E                                      r  u_ram/_ram_reg_1280_1535_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.444    24.785    u_ram/_ram_reg_1280_1535_1_1/WCLK
    SLICE_X34Y45         RAMS64E                                      r  u_ram/_ram_reg_1280_1535_1_1/RAMS64E_A/CLK
                         clock pessimism              0.180    24.965    
                         clock uncertainty           -0.035    24.930    
    SLICE_X34Y45         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.205    u_ram/_ram_reg_1280_1535_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.205    
                         arrival time                         -23.705    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_2304_2559_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.451ns  (logic 4.843ns (26.250%)  route 13.607ns (73.750%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X26Y114        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/Q
                         net (fo=42, routed)          0.460     6.170    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[1]
    SLICE_X27Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.294 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.294    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20_n_1
    SLICE_X27Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.844 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.844    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X27Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.958    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X27Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.072    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X27Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.186    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X27Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.414    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[0]
                         net (fo=7, routed)           0.926     8.676    u_tinyriscv/u_id_ex/inst_ff/data4[28]
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.299     8.975 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_482/O
                         net (fo=2, routed)           0.813     9.788    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[28]
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.912 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_244/O
                         net (fo=59, routed)          0.705    10.617    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[28]
    SLICE_X36Y107        LUT4 (Prop_lut4_I0_O)        0.124    10.741 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.857    11.598    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X40Y98         LUT6 (Prop_lut6_I2_O)        0.124    11.722 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.622    13.344    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X37Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.468 r  u_uart_debug/_ram_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.146    15.615    u_ram/_ram_reg_2048_2303_1_1/A0
    SLICE_X30Y44         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.440    16.055 r  u_ram/_ram_reg_2048_2303_1_1/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.055    u_ram/_ram_reg_2048_2303_1_1/OC
    SLICE_X30Y44         MUXF7 (Prop_muxf7_I1_O)      0.247    16.302 r  u_ram/_ram_reg_2048_2303_1_1/F7.B/O
                         net (fo=1, routed)           0.000    16.302    u_ram/_ram_reg_2048_2303_1_1/O0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    16.400 r  u_ram/_ram_reg_2048_2303_1_1/F8/O
                         net (fo=1, routed)           0.960    17.360    u_ram/_ram_reg_2048_2303_1_1_n_1
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.319    17.679 r  u_ram/acc1_i_646/O
                         net (fo=2, routed)           0.000    17.679    u_ram/acc1_i_646_n_1
    SLICE_X33Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    17.917 r  u_ram/acc1_i_369/O
                         net (fo=1, routed)           0.946    18.863    u_ram/acc1_i_369_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I1_O)        0.298    19.161 r  u_ram/acc1_i_150/O
                         net (fo=1, routed)           1.059    20.220    u_tinyriscv/u_id_ex/inst_ff/acc1__0_2
    SLICE_X29Y94         LUT6 (Prop_lut6_I4_O)        0.124    20.344 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_33/O
                         net (fo=8, routed)           0.326    20.669    u_tinyriscv/u_id_ex/inst_ff/uart_rx_reg[1]
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.124    20.793 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_1_1_i_2/O
                         net (fo=6, routed)           0.970    21.763    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[1]
    SLICE_X35Y76         LUT6 (Prop_lut6_I1_O)        0.124    21.887 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_1_1_i_1/O
                         net (fo=64, routed)          1.818    23.705    u_ram/_ram_reg_2304_2559_1_1/D
    SLICE_X34Y48         RAMS64E                                      r  u_ram/_ram_reg_2304_2559_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.445    24.786    u_ram/_ram_reg_2304_2559_1_1/WCLK
    SLICE_X34Y48         RAMS64E                                      r  u_ram/_ram_reg_2304_2559_1_1/RAMS64E_A/CLK
                         clock pessimism              0.180    24.966    
                         clock uncertainty           -0.035    24.931    
    SLICE_X34Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.206    u_ram/_ram_reg_2304_2559_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.206    
                         arrival time                         -23.705    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_256_511_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.435ns  (logic 5.101ns (27.670%)  route 13.334ns (72.330%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 24.778 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X26Y114        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/Q
                         net (fo=42, routed)          0.460     6.170    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[1]
    SLICE_X27Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.294 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.294    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20_n_1
    SLICE_X27Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.844 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.844    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X27Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.958    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X27Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.072    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X27Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.186    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X27Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.414    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[0]
                         net (fo=7, routed)           0.926     8.676    u_tinyriscv/u_id_ex/inst_ff/data4[28]
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.299     8.975 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_482/O
                         net (fo=2, routed)           0.813     9.788    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[28]
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.912 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_244/O
                         net (fo=59, routed)          0.705    10.617    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[28]
    SLICE_X36Y107        LUT4 (Prop_lut4_I0_O)        0.124    10.741 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          1.169    11.911    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.124    12.035 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.265    13.300    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.150    13.450 r  u_uart_debug/_ram_reg_0_255_21_21_i_8/O
                         net (fo=192, routed)         2.249    15.699    u_ram/_ram_reg_256_511_23_23/A1
    SLICE_X42Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.469    16.167 r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.167    u_ram/_ram_reg_256_511_23_23/OA
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    16.381 r  u_ram/_ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    16.381    u_ram/_ram_reg_256_511_23_23/O1
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088    16.469 r  u_ram/_ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.943    17.413    u_ram/_ram_reg_256_511_23_23_n_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.319    17.732 r  u_ram/acc1_i_674/O
                         net (fo=1, routed)           0.000    17.732    u_ram/acc1_i_674_n_1
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    17.970 r  u_ram/acc1_i_453/O
                         net (fo=2, routed)           0.000    17.970    u_ram/acc1_i_453_n_1
    SLICE_X41Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    18.074 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           0.871    18.944    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.316    19.260 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.850    20.110    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X39Y101        LUT5 (Prop_lut5_I3_O)        0.124    20.234 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.380    20.614    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X39Y102        LUT6 (Prop_lut6_I2_O)        0.124    20.738 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.263    21.001    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    21.125 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           0.192    21.317    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124    21.441 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          2.248    23.689    u_ram/_ram_reg_256_511_23_23/D
    SLICE_X42Y56         RAMS64E                                      r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.437    24.778    u_ram/_ram_reg_256_511_23_23/WCLK
    SLICE_X42Y56         RAMS64E                                      r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/CLK
                         clock pessimism              0.187    24.965    
                         clock uncertainty           -0.035    24.929    
    SLICE_X42Y56         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.204    u_ram/_ram_reg_256_511_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.204    
                         arrival time                         -23.689    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_1024_1279_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.376ns  (logic 5.101ns (27.758%)  route 13.276ns (72.242%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X26Y114        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/Q
                         net (fo=42, routed)          0.460     6.170    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[1]
    SLICE_X27Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.294 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.294    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20_n_1
    SLICE_X27Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.844 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.844    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X27Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.958    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X27Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.072    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X27Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.186    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X27Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.414    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[0]
                         net (fo=7, routed)           0.926     8.676    u_tinyriscv/u_id_ex/inst_ff/data4[28]
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.299     8.975 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_482/O
                         net (fo=2, routed)           0.813     9.788    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[28]
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.912 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_244/O
                         net (fo=59, routed)          0.705    10.617    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[28]
    SLICE_X36Y107        LUT4 (Prop_lut4_I0_O)        0.124    10.741 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          1.169    11.911    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.124    12.035 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.265    13.300    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.150    13.450 r  u_uart_debug/_ram_reg_0_255_21_21_i_8/O
                         net (fo=192, routed)         2.249    15.699    u_ram/_ram_reg_256_511_23_23/A1
    SLICE_X42Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.469    16.167 r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.167    u_ram/_ram_reg_256_511_23_23/OA
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    16.381 r  u_ram/_ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    16.381    u_ram/_ram_reg_256_511_23_23/O1
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088    16.469 r  u_ram/_ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.943    17.413    u_ram/_ram_reg_256_511_23_23_n_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.319    17.732 r  u_ram/acc1_i_674/O
                         net (fo=1, routed)           0.000    17.732    u_ram/acc1_i_674_n_1
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    17.970 r  u_ram/acc1_i_453/O
                         net (fo=2, routed)           0.000    17.970    u_ram/acc1_i_453_n_1
    SLICE_X41Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    18.074 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           0.871    18.944    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.316    19.260 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.850    20.110    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X39Y101        LUT5 (Prop_lut5_I3_O)        0.124    20.234 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.380    20.614    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X39Y102        LUT6 (Prop_lut6_I2_O)        0.124    20.738 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.263    21.001    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    21.125 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           0.192    21.317    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124    21.441 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          2.190    23.631    u_ram/_ram_reg_1024_1279_23_23/D
    SLICE_X42Y60         RAMS64E                                      r  u_ram/_ram_reg_1024_1279_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.435    24.776    u_ram/_ram_reg_1024_1279_23_23/WCLK
    SLICE_X42Y60         RAMS64E                                      r  u_ram/_ram_reg_1024_1279_23_23/RAMS64E_A/CLK
                         clock pessimism              0.187    24.963    
                         clock uncertainty           -0.035    24.927    
    SLICE_X42Y60         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.202    u_ram/_ram_reg_1024_1279_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -23.631    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_2816_3071_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.373ns  (logic 5.101ns (27.763%)  route 13.272ns (72.237%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 24.775 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X26Y114        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/Q
                         net (fo=42, routed)          0.460     6.170    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[1]
    SLICE_X27Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.294 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.294    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20_n_1
    SLICE_X27Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.844 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.844    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X27Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.958    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X27Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.072    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X27Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.186    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X27Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.414    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[0]
                         net (fo=7, routed)           0.926     8.676    u_tinyriscv/u_id_ex/inst_ff/data4[28]
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.299     8.975 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_482/O
                         net (fo=2, routed)           0.813     9.788    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[28]
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.912 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_244/O
                         net (fo=59, routed)          0.705    10.617    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[28]
    SLICE_X36Y107        LUT4 (Prop_lut4_I0_O)        0.124    10.741 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          1.169    11.911    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.124    12.035 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.265    13.300    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.150    13.450 r  u_uart_debug/_ram_reg_0_255_21_21_i_8/O
                         net (fo=192, routed)         2.249    15.699    u_ram/_ram_reg_256_511_23_23/A1
    SLICE_X42Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.469    16.167 r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.167    u_ram/_ram_reg_256_511_23_23/OA
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    16.381 r  u_ram/_ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    16.381    u_ram/_ram_reg_256_511_23_23/O1
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088    16.469 r  u_ram/_ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.943    17.413    u_ram/_ram_reg_256_511_23_23_n_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.319    17.732 r  u_ram/acc1_i_674/O
                         net (fo=1, routed)           0.000    17.732    u_ram/acc1_i_674_n_1
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    17.970 r  u_ram/acc1_i_453/O
                         net (fo=2, routed)           0.000    17.970    u_ram/acc1_i_453_n_1
    SLICE_X41Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    18.074 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           0.871    18.944    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.316    19.260 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.850    20.110    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X39Y101        LUT5 (Prop_lut5_I3_O)        0.124    20.234 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.380    20.614    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X39Y102        LUT6 (Prop_lut6_I2_O)        0.124    20.738 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.263    21.001    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    21.125 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           0.192    21.317    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124    21.441 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          2.186    23.627    u_ram/_ram_reg_2816_3071_23_23/D
    SLICE_X42Y61         RAMS64E                                      r  u_ram/_ram_reg_2816_3071_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.434    24.775    u_ram/_ram_reg_2816_3071_23_23/WCLK
    SLICE_X42Y61         RAMS64E                                      r  u_ram/_ram_reg_2816_3071_23_23/RAMS64E_A/CLK
                         clock pessimism              0.187    24.962    
                         clock uncertainty           -0.035    24.926    
    SLICE_X42Y61         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.201    u_ram/_ram_reg_2816_3071_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.201    
                         arrival time                         -23.627    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_2048_2303_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.371ns  (logic 5.101ns (27.765%)  route 13.270ns (72.235%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 24.774 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X26Y114        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/Q
                         net (fo=42, routed)          0.460     6.170    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[1]
    SLICE_X27Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.294 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.294    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20_n_1
    SLICE_X27Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.844 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.844    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X27Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.958    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X27Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.072    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X27Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.186    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X27Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.414    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[0]
                         net (fo=7, routed)           0.926     8.676    u_tinyriscv/u_id_ex/inst_ff/data4[28]
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.299     8.975 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_482/O
                         net (fo=2, routed)           0.813     9.788    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[28]
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.912 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_244/O
                         net (fo=59, routed)          0.705    10.617    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[28]
    SLICE_X36Y107        LUT4 (Prop_lut4_I0_O)        0.124    10.741 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          1.169    11.911    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.124    12.035 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.265    13.300    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.150    13.450 r  u_uart_debug/_ram_reg_0_255_21_21_i_8/O
                         net (fo=192, routed)         2.249    15.699    u_ram/_ram_reg_256_511_23_23/A1
    SLICE_X42Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.469    16.167 r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.167    u_ram/_ram_reg_256_511_23_23/OA
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    16.381 r  u_ram/_ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    16.381    u_ram/_ram_reg_256_511_23_23/O1
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088    16.469 r  u_ram/_ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.943    17.413    u_ram/_ram_reg_256_511_23_23_n_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.319    17.732 r  u_ram/acc1_i_674/O
                         net (fo=1, routed)           0.000    17.732    u_ram/acc1_i_674_n_1
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    17.970 r  u_ram/acc1_i_453/O
                         net (fo=2, routed)           0.000    17.970    u_ram/acc1_i_453_n_1
    SLICE_X41Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    18.074 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           0.871    18.944    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.316    19.260 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.850    20.110    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X39Y101        LUT5 (Prop_lut5_I3_O)        0.124    20.234 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.380    20.614    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X39Y102        LUT6 (Prop_lut6_I2_O)        0.124    20.738 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.263    21.001    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    21.125 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           0.192    21.317    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124    21.441 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          2.184    23.626    u_ram/_ram_reg_2048_2303_23_23/D
    SLICE_X38Y59         RAMS64E                                      r  u_ram/_ram_reg_2048_2303_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.433    24.774    u_ram/_ram_reg_2048_2303_23_23/WCLK
    SLICE_X38Y59         RAMS64E                                      r  u_ram/_ram_reg_2048_2303_23_23/RAMS64E_A/CLK
                         clock pessimism              0.187    24.961    
                         clock uncertainty           -0.035    24.925    
    SLICE_X38Y59         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.200    u_ram/_ram_reg_2048_2303_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.200    
                         arrival time                         -23.626    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3072_3327_30_30/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.368ns  (logic 4.848ns (26.394%)  route 13.520ns (73.606%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 24.771 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X26Y114        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y114        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[1]/Q
                         net (fo=42, routed)          0.460     6.170    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[1]
    SLICE_X27Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.294 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.294    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_20_n_1
    SLICE_X27Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.844 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.844    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X27Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.958    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X27Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.072    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X27Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.186    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X27Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.414    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X27Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.528    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X27Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.750 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[0]
                         net (fo=7, routed)           0.926     8.676    u_tinyriscv/u_id_ex/inst_ff/data4[28]
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.299     8.975 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_482/O
                         net (fo=2, routed)           0.813     9.788    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[28]
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.912 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_244/O
                         net (fo=59, routed)          0.705    10.617    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[28]
    SLICE_X36Y107        LUT4 (Prop_lut4_I0_O)        0.124    10.741 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.857    11.598    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X40Y98         LUT6 (Prop_lut6_I2_O)        0.124    11.722 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.351    13.073    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.150    13.223 r  u_uart_debug/_ram_reg_0_255_30_30_i_9/O
                         net (fo=128, routed)         2.004    15.228    u_ram/_ram_reg_2304_2559_30_30/A0
    SLICE_X30Y62         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    15.554 r  u_ram/_ram_reg_2304_2559_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.554    u_ram/_ram_reg_2304_2559_30_30/OD
    SLICE_X30Y62         MUXF7 (Prop_muxf7_I0_O)      0.241    15.795 r  u_ram/_ram_reg_2304_2559_30_30/F7.B/O
                         net (fo=1, routed)           0.000    15.795    u_ram/_ram_reg_2304_2559_30_30/O0
    SLICE_X30Y62         MUXF8 (Prop_muxf8_I0_O)      0.098    15.893 r  u_ram/_ram_reg_2304_2559_30_30/F8/O
                         net (fo=1, routed)           1.019    16.912    u_ram/_ram_reg_2304_2559_30_30_n_1
    SLICE_X31Y75         LUT6 (Prop_lut6_I3_O)        0.319    17.231 r  u_ram/acc1_i_396/O
                         net (fo=2, routed)           0.000    17.231    u_ram/acc1_i_396_n_1
    SLICE_X31Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    17.443 r  u_ram/acc1_i_175/O
                         net (fo=1, routed)           0.921    18.363    u_ram/acc1_i_175_n_1
    SLICE_X31Y85         LUT5 (Prop_lut5_I1_O)        0.299    18.662 r  u_ram/acc1_i_42/O
                         net (fo=1, routed)           1.109    19.771    u_tinyriscv/u_id_ex/inst_ff/acc1__1_28
    SLICE_X26Y106        LUT6 (Prop_lut6_I4_O)        0.124    19.895 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_4/O
                         net (fo=8, routed)           0.597    20.492    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X26Y108        LUT6 (Prop_lut6_I2_O)        0.124    20.616 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_11/O
                         net (fo=1, routed)           0.280    20.896    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_11_n_1
    SLICE_X26Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.020 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_30_30_i_10/O
                         net (fo=7, routed)           0.332    21.352    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[30]
    SLICE_X27Y106        LUT6 (Prop_lut6_I1_O)        0.124    21.476 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_1/O
                         net (fo=64, routed)          2.146    23.622    u_ram/_ram_reg_3072_3327_30_30/D
    SLICE_X30Y63         RAMS64E                                      r  u_ram/_ram_reg_3072_3327_30_30/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.430    24.771    u_ram/_ram_reg_3072_3327_30_30/WCLK
    SLICE_X30Y63         RAMS64E                                      r  u_ram/_ram_reg_3072_3327_30_30/RAMS64E_A/CLK
                         clock pessimism              0.187    24.958    
                         clock uncertainty           -0.035    24.922    
    SLICE_X30Y63         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.197    u_ram/_ram_reg_3072_3327_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.197    
                         arrival time                         -23.622    
  -------------------------------------------------------------------
                         slack                                  0.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.261%)  route 0.191ns (53.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.632     1.516    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X38Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDCE (Prop_fdce_C_Q)         0.164     1.680 r  u_jtag_top/u_jtag_dm/data0_reg[24]/Q
                         net (fo=2, routed)           0.191     1.870    u_jtag_top/u_jtag_dm/data0_reg_n_1_[24]
    SLICE_X34Y130        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.906     2.034    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X34Y130        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[24]/C
                         clock pessimism             -0.253     1.780    
    SLICE_X34Y130        FDCE (Hold_fdce_C_D)         0.063     1.843    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.225%)  route 0.208ns (52.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.638     1.522    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X35Y113        FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/Q
                         net (fo=2, routed)           0.208     1.870    u_jtag_top/u_jtag_dm/rx/dm_mem_addr_reg[31][7]
    SLICE_X36Y113        LUT5 (Prop_lut5_I2_O)        0.045     1.915 r  u_jtag_top/u_jtag_dm/rx/dm_mem_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.915    u_jtag_top/u_jtag_dm/rx_n_127
    SLICE_X36Y113        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.911     2.039    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y113        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_addr_reg[7]/C
                         clock pessimism             -0.253     1.785    
    SLICE_X36Y113        FDCE (Hold_fdce_C_D)         0.092     1.877    u_jtag_top/u_jtag_dm/dm_mem_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.074%)  route 0.209ns (52.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X32Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_jtag_top/u_jtag_dm/read_data_reg[0]/Q
                         net (fo=1, routed)           0.209     1.867    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[0]
    SLICE_X39Y127        LUT2 (Prop_lut2_I0_O)        0.045     1.912 r  u_jtag_top/u_jtag_dm/tx/req_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.912    u_jtag_top/u_jtag_dm/tx/req_data0_in[2]
    SLICE_X39Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.903     2.031    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X39Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[2]/C
                         clock pessimism             -0.253     1.777    
    SLICE_X39Y127        FDCE (Hold_fdce_C_D)         0.092     1.869    u_jtag_top/u_jtag_dm/tx/req_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_id_ex/csr_we_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/csr_rdata_ff/qout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.488%)  route 0.223ns (54.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.632     1.516    u_tinyriscv/u_id_ex/csr_we_ff/clk_IBUF_BUFG
    SLICE_X39Y121        FDRE                                         r  u_tinyriscv/u_id_ex/csr_we_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_tinyriscv/u_id_ex/csr_we_ff/qout_r_reg[0]/Q
                         net (fo=67, routed)          0.223     1.880    u_tinyriscv/u_id_ex/csr_we_ff/ie_csr_we_o
    SLICE_X35Y120        LUT6 (Prop_lut6_I0_O)        0.045     1.925 r  u_tinyriscv/u_id_ex/csr_we_ff/qout_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.925    u_tinyriscv/u_id_ex/csr_rdata_ff/csr_data_o[0]
    SLICE_X35Y120        FDRE                                         r  u_tinyriscv/u_id_ex/csr_rdata_ff/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.905     2.033    u_tinyriscv/u_id_ex/csr_rdata_ff/clk_IBUF_BUFG
    SLICE_X35Y120        FDRE                                         r  u_tinyriscv/u_id_ex/csr_rdata_ff/qout_r_reg[0]/C
                         clock pessimism             -0.253     1.779    
    SLICE_X35Y120        FDRE (Hold_fdre_C_D)         0.092     1.871    u_tinyriscv/u_id_ex/csr_rdata_ff/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.623%)  route 0.244ns (63.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X40Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[3]/Q
                         net (fo=12, routed)          0.244     1.902    u_jtag_top/u_jtag_dm/rx_data[3]
    SLICE_X35Y129        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.905     2.033    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X35Y129        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[1]/C
                         clock pessimism             -0.253     1.779    
    SLICE_X35Y129        FDCE (Hold_fdce_C_D)         0.066     1.845    u_jtag_top/u_jtag_dm/dmcontrol_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 uart_0/uart_baud_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/rx_div_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.189ns (43.959%)  route 0.241ns (56.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.643     1.527    uart_0/clk_IBUF_BUFG
    SLICE_X32Y104        FDRE                                         r  uart_0/uart_baud_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  uart_0/uart_baud_reg[11]/Q
                         net (fo=4, routed)           0.241     1.909    uart_0/uart_baud_reg[31]_0[4]
    SLICE_X39Y106        LUT3 (Prop_lut3_I0_O)        0.048     1.957 r  uart_0/rx_div_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.957    uart_0/rx_div_cnt[11]_i_1_n_1
    SLICE_X39Y106        FDRE                                         r  uart_0/rx_div_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.916     2.044    uart_0/clk_IBUF_BUFG
    SLICE_X39Y106        FDRE                                         r  uart_0/rx_div_cnt_reg[11]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.107     1.897    uart_0/rx_div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart_0/uart_baud_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/rx_div_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.565%)  route 0.241ns (56.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.643     1.527    uart_0/clk_IBUF_BUFG
    SLICE_X32Y104        FDRE                                         r  uart_0/uart_baud_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  uart_0/uart_baud_reg[11]/Q
                         net (fo=4, routed)           0.241     1.909    uart_0/uart_baud_reg[31]_0[4]
    SLICE_X39Y106        LUT3 (Prop_lut3_I2_O)        0.045     1.954 r  uart_0/rx_div_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.954    uart_0/rx_div_cnt[10]_i_1_n_1
    SLICE_X39Y106        FDRE                                         r  uart_0/rx_div_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.916     2.044    uart_0/clk_IBUF_BUFG
    SLICE_X39Y106        FDRE                                         r  uart_0/rx_div_cnt_reg[10]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.091     1.881    uart_0/rx_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.605%)  route 0.241ns (56.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.632     1.516    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X35Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y128        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u_jtag_top/u_jtag_dm/read_data_reg[12]/Q
                         net (fo=1, routed)           0.241     1.897    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[12]
    SLICE_X39Y127        LUT2 (Prop_lut2_I0_O)        0.045     1.942 r  u_jtag_top/u_jtag_dm/tx/req_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.942    u_jtag_top/u_jtag_dm/tx/req_data0_in[14]
    SLICE_X39Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.903     2.031    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X39Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/C
                         clock pessimism             -0.253     1.777    
    SLICE_X39Y127        FDCE (Hold_fdce_C_D)         0.091     1.868    u_jtag_top/u_jtag_dm/tx/req_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.402%)  route 0.243ns (56.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.632     1.516    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X35Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y128        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u_jtag_top/u_jtag_dm/read_data_reg[2]/Q
                         net (fo=1, routed)           0.243     1.899    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[2]
    SLICE_X39Y127        LUT2 (Prop_lut2_I0_O)        0.045     1.944 r  u_jtag_top/u_jtag_dm/tx/req_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.944    u_jtag_top/u_jtag_dm/tx/req_data0_in[4]
    SLICE_X39Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.903     2.031    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X39Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/C
                         clock pessimism             -0.253     1.777    
    SLICE_X39Y127        FDCE (Hold_fdce_C_D)         0.092     1.869    u_jtag_top/u_jtag_dm/tx/req_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/read_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.185ns (41.350%)  route 0.262ns (58.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X32Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_jtag_top/u_jtag_dm/read_data_reg[7]/Q
                         net (fo=1, routed)           0.262     1.920    u_jtag_top/u_jtag_dm/tx/req_data_reg[33]_0[7]
    SLICE_X39Y127        LUT2 (Prop_lut2_I0_O)        0.044     1.964 r  u_jtag_top/u_jtag_dm/tx/req_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.964    u_jtag_top/u_jtag_dm/tx/req_data0_in[9]
    SLICE_X39Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.903     2.031    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X39Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/C
                         clock pessimism             -0.253     1.777    
    SLICE_X39Y127        FDCE (Hold_fdce_C_D)         0.107     1.884    u_jtag_top/u_jtag_dm/tx/req_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X17Y130  over_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X17Y130  succ_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y100  gpio_0/gpio_ctrl_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y112  gpio_0/gpio_ctrl_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y108  gpio_0/gpio_ctrl_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y109  gpio_0/gpio_ctrl_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X53Y116  gpio_0/gpio_ctrl_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y101  gpio_0/gpio_ctrl_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y112  gpio_0/gpio_ctrl_reg[15]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y54   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y54   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y61   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y54   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y54   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           701 Endpoints
Min Delay           701 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.850ns  (logic 4.342ns (16.170%)  route 22.509ns (83.830%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.487    11.318    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.442 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.265    12.706    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.150    12.856 r  u_uart_debug/_ram_reg_0_255_21_21_i_8/O
                         net (fo=192, routed)         2.249    15.105    u_ram/_ram_reg_256_511_23_23/A1
    SLICE_X42Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.469    15.574 r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.574    u_ram/_ram_reg_256_511_23_23/OA
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    15.788 r  u_ram/_ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    15.788    u_ram/_ram_reg_256_511_23_23/O1
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088    15.876 r  u_ram/_ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.943    16.819    u_ram/_ram_reg_256_511_23_23_n_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.319    17.138 r  u_ram/acc1_i_674/O
                         net (fo=1, routed)           0.000    17.138    u_ram/acc1_i_674_n_1
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    17.376 r  u_ram/acc1_i_453/O
                         net (fo=2, routed)           0.000    17.376    u_ram/acc1_i_453_n_1
    SLICE_X41Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.480 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           0.871    18.351    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.667 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.850    19.517    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X39Y101        LUT5 (Prop_lut5_I3_O)        0.124    19.641 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           1.766    21.408    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.532 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=5, routed)           1.488    23.019    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X20Y119        LUT6 (Prop_lut6_I5_O)        0.124    23.143 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=13, routed)          2.557    25.700    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124    25.824 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[15]_i_1/O
                         net (fo=1, routed)           1.026    26.850    u_tinyriscv/u_ex/D[15]
    SLICE_X4Y118         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.071ns  (logic 4.342ns (16.654%)  route 21.729ns (83.346%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.487    11.318    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.442 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.265    12.706    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.150    12.856 r  u_uart_debug/_ram_reg_0_255_21_21_i_8/O
                         net (fo=192, routed)         2.249    15.105    u_ram/_ram_reg_256_511_23_23/A1
    SLICE_X42Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.469    15.574 r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.574    u_ram/_ram_reg_256_511_23_23/OA
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    15.788 r  u_ram/_ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    15.788    u_ram/_ram_reg_256_511_23_23/O1
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088    15.876 r  u_ram/_ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.943    16.819    u_ram/_ram_reg_256_511_23_23_n_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.319    17.138 r  u_ram/acc1_i_674/O
                         net (fo=1, routed)           0.000    17.138    u_ram/acc1_i_674_n_1
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    17.376 r  u_ram/acc1_i_453/O
                         net (fo=2, routed)           0.000    17.376    u_ram/acc1_i_453_n_1
    SLICE_X41Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.480 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           0.871    18.351    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.667 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.850    19.517    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X39Y101        LUT5 (Prop_lut5_I3_O)        0.124    19.641 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           1.766    21.408    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.532 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=5, routed)           1.488    23.019    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X20Y119        LUT6 (Prop_lut6_I5_O)        0.124    23.143 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=13, routed)          2.328    25.472    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    25.596 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.475    26.071    u_tinyriscv/u_ex/D[21]
    SLICE_X9Y126         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.762ns  (logic 4.342ns (16.853%)  route 21.420ns (83.147%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.487    11.318    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.442 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.265    12.706    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.150    12.856 r  u_uart_debug/_ram_reg_0_255_21_21_i_8/O
                         net (fo=192, routed)         2.249    15.105    u_ram/_ram_reg_256_511_23_23/A1
    SLICE_X42Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.469    15.574 r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.574    u_ram/_ram_reg_256_511_23_23/OA
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    15.788 r  u_ram/_ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    15.788    u_ram/_ram_reg_256_511_23_23/O1
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088    15.876 r  u_ram/_ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.943    16.819    u_ram/_ram_reg_256_511_23_23_n_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.319    17.138 r  u_ram/acc1_i_674/O
                         net (fo=1, routed)           0.000    17.138    u_ram/acc1_i_674_n_1
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    17.376 r  u_ram/acc1_i_453/O
                         net (fo=2, routed)           0.000    17.376    u_ram/acc1_i_453_n_1
    SLICE_X41Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.480 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           0.871    18.351    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.667 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.850    19.517    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X39Y101        LUT5 (Prop_lut5_I3_O)        0.124    19.641 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           1.766    21.408    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.532 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=5, routed)           1.488    23.019    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X20Y119        LUT6 (Prop_lut6_I5_O)        0.124    23.143 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=13, routed)          2.116    25.259    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X5Y123         LUT6 (Prop_lut6_I0_O)        0.124    25.383 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.379    25.762    u_tinyriscv/u_ex/D[20]
    SLICE_X5Y123         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.679ns  (logic 4.342ns (16.908%)  route 21.338ns (83.092%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.487    11.318    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.442 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.265    12.706    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.150    12.856 r  u_uart_debug/_ram_reg_0_255_21_21_i_8/O
                         net (fo=192, routed)         2.249    15.105    u_ram/_ram_reg_256_511_23_23/A1
    SLICE_X42Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.469    15.574 r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.574    u_ram/_ram_reg_256_511_23_23/OA
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    15.788 r  u_ram/_ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    15.788    u_ram/_ram_reg_256_511_23_23/O1
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088    15.876 r  u_ram/_ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.943    16.819    u_ram/_ram_reg_256_511_23_23_n_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.319    17.138 r  u_ram/acc1_i_674/O
                         net (fo=1, routed)           0.000    17.138    u_ram/acc1_i_674_n_1
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    17.376 r  u_ram/acc1_i_453/O
                         net (fo=2, routed)           0.000    17.376    u_ram/acc1_i_453_n_1
    SLICE_X41Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.480 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           0.871    18.351    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.667 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           1.475    20.142    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X39Y104        LUT6 (Prop_lut6_I1_O)        0.124    20.266 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_31/O
                         net (fo=1, routed)           1.154    21.421    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_31_n_1
    SLICE_X25Y106        LUT6 (Prop_lut6_I2_O)        0.124    21.545 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_14/O
                         net (fo=8, routed)           1.921    23.465    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_14_n_1
    SLICE_X21Y119        LUT6 (Prop_lut6_I0_O)        0.124    23.589 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_2/O
                         net (fo=1, routed)           1.386    24.975    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_2_n_1
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124    25.099 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.581    25.679    u_tinyriscv/u_ex/D[17]
    SLICE_X4Y118         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.619ns  (logic 4.342ns (16.948%)  route 21.277ns (83.052%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.487    11.318    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.442 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.265    12.706    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.150    12.856 r  u_uart_debug/_ram_reg_0_255_21_21_i_8/O
                         net (fo=192, routed)         2.249    15.105    u_ram/_ram_reg_256_511_23_23/A1
    SLICE_X42Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.469    15.574 r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.574    u_ram/_ram_reg_256_511_23_23/OA
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    15.788 r  u_ram/_ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    15.788    u_ram/_ram_reg_256_511_23_23/O1
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088    15.876 r  u_ram/_ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.943    16.819    u_ram/_ram_reg_256_511_23_23_n_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.319    17.138 r  u_ram/acc1_i_674/O
                         net (fo=1, routed)           0.000    17.138    u_ram/acc1_i_674_n_1
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    17.376 r  u_ram/acc1_i_453/O
                         net (fo=2, routed)           0.000    17.376    u_ram/acc1_i_453_n_1
    SLICE_X41Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.480 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           0.871    18.351    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.667 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.850    19.517    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X39Y101        LUT5 (Prop_lut5_I3_O)        0.124    19.641 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           1.766    21.408    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.532 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=5, routed)           1.488    23.019    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X20Y119        LUT6 (Prop_lut6_I5_O)        0.124    23.143 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=13, routed)          2.351    25.495    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.124    25.619 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    25.619    u_tinyriscv/u_ex/D[18]
    SLICE_X4Y122         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.604ns  (logic 4.342ns (16.958%)  route 21.262ns (83.042%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.487    11.318    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.442 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.265    12.706    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.150    12.856 r  u_uart_debug/_ram_reg_0_255_21_21_i_8/O
                         net (fo=192, routed)         2.249    15.105    u_ram/_ram_reg_256_511_23_23/A1
    SLICE_X42Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.469    15.574 r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.574    u_ram/_ram_reg_256_511_23_23/OA
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    15.788 r  u_ram/_ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    15.788    u_ram/_ram_reg_256_511_23_23/O1
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088    15.876 r  u_ram/_ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.943    16.819    u_ram/_ram_reg_256_511_23_23_n_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.319    17.138 r  u_ram/acc1_i_674/O
                         net (fo=1, routed)           0.000    17.138    u_ram/acc1_i_674_n_1
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    17.376 r  u_ram/acc1_i_453/O
                         net (fo=2, routed)           0.000    17.376    u_ram/acc1_i_453_n_1
    SLICE_X41Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.480 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           0.871    18.351    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.667 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.850    19.517    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X39Y101        LUT5 (Prop_lut5_I3_O)        0.124    19.641 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           1.766    21.408    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.532 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=5, routed)           1.488    23.019    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X20Y119        LUT6 (Prop_lut6_I5_O)        0.124    23.143 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=13, routed)          1.958    25.101    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X7Y124         LUT6 (Prop_lut6_I0_O)        0.124    25.225 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.379    25.604    u_tinyriscv/u_ex/D[22]
    SLICE_X7Y124         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.423ns  (logic 4.342ns (17.078%)  route 21.081ns (82.922%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.487    11.318    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.442 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.265    12.706    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.150    12.856 r  u_uart_debug/_ram_reg_0_255_21_21_i_8/O
                         net (fo=192, routed)         2.249    15.105    u_ram/_ram_reg_256_511_23_23/A1
    SLICE_X42Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.469    15.574 r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.574    u_ram/_ram_reg_256_511_23_23/OA
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    15.788 r  u_ram/_ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    15.788    u_ram/_ram_reg_256_511_23_23/O1
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088    15.876 r  u_ram/_ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.943    16.819    u_ram/_ram_reg_256_511_23_23_n_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.319    17.138 r  u_ram/acc1_i_674/O
                         net (fo=1, routed)           0.000    17.138    u_ram/acc1_i_674_n_1
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    17.376 r  u_ram/acc1_i_453/O
                         net (fo=2, routed)           0.000    17.376    u_ram/acc1_i_453_n_1
    SLICE_X41Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.480 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           0.871    18.351    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.667 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.850    19.517    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X39Y101        LUT5 (Prop_lut5_I3_O)        0.124    19.641 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           1.766    21.408    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.532 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=5, routed)           1.488    23.019    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X20Y119        LUT6 (Prop_lut6_I5_O)        0.124    23.143 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=13, routed)          1.449    24.592    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X16Y128        LUT6 (Prop_lut6_I0_O)        0.124    24.716 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.707    25.423    u_tinyriscv/u_ex/D[29]
    SLICE_X14Y128        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.414ns  (logic 4.342ns (17.084%)  route 21.072ns (82.916%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.487    11.318    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.442 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.265    12.706    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.150    12.856 r  u_uart_debug/_ram_reg_0_255_21_21_i_8/O
                         net (fo=192, routed)         2.249    15.105    u_ram/_ram_reg_256_511_23_23/A1
    SLICE_X42Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.469    15.574 r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.574    u_ram/_ram_reg_256_511_23_23/OA
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    15.788 r  u_ram/_ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    15.788    u_ram/_ram_reg_256_511_23_23/O1
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088    15.876 r  u_ram/_ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.943    16.819    u_ram/_ram_reg_256_511_23_23_n_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.319    17.138 r  u_ram/acc1_i_674/O
                         net (fo=1, routed)           0.000    17.138    u_ram/acc1_i_674_n_1
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    17.376 r  u_ram/acc1_i_453/O
                         net (fo=2, routed)           0.000    17.376    u_ram/acc1_i_453_n_1
    SLICE_X41Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.480 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           0.871    18.351    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.667 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.850    19.517    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X39Y101        LUT5 (Prop_lut5_I3_O)        0.124    19.641 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           1.766    21.408    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.532 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=5, routed)           1.488    23.019    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X20Y119        LUT6 (Prop_lut6_I5_O)        0.124    23.143 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=13, routed)          1.564    24.707    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X10Y126        LUT6 (Prop_lut6_I0_O)        0.124    24.831 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.583    25.414    u_tinyriscv/u_ex/D[23]
    SLICE_X6Y125         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.386ns  (logic 4.342ns (17.103%)  route 21.044ns (82.897%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.487    11.318    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.442 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.265    12.706    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.150    12.856 r  u_uart_debug/_ram_reg_0_255_21_21_i_8/O
                         net (fo=192, routed)         2.249    15.105    u_ram/_ram_reg_256_511_23_23/A1
    SLICE_X42Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.469    15.574 r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.574    u_ram/_ram_reg_256_511_23_23/OA
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    15.788 r  u_ram/_ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    15.788    u_ram/_ram_reg_256_511_23_23/O1
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088    15.876 r  u_ram/_ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.943    16.819    u_ram/_ram_reg_256_511_23_23_n_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.319    17.138 r  u_ram/acc1_i_674/O
                         net (fo=1, routed)           0.000    17.138    u_ram/acc1_i_674_n_1
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    17.376 r  u_ram/acc1_i_453/O
                         net (fo=2, routed)           0.000    17.376    u_ram/acc1_i_453_n_1
    SLICE_X41Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.480 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           0.871    18.351    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.667 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.850    19.517    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X39Y101        LUT5 (Prop_lut5_I3_O)        0.124    19.641 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           1.766    21.408    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X20Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.532 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=5, routed)           1.488    23.019    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X20Y119        LUT6 (Prop_lut6_I5_O)        0.124    23.143 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=13, routed)          1.740    24.883    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X10Y127        LUT6 (Prop_lut6_I0_O)        0.124    25.007 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.379    25.386    u_tinyriscv/u_ex/D[26]
    SLICE_X10Y127        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.331ns  (logic 4.342ns (17.141%)  route 20.989ns (82.859%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.487    11.318    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.442 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.265    12.706    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.150    12.856 r  u_uart_debug/_ram_reg_0_255_21_21_i_8/O
                         net (fo=192, routed)         2.249    15.105    u_ram/_ram_reg_256_511_23_23/A1
    SLICE_X42Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.469    15.574 r  u_ram/_ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.574    u_ram/_ram_reg_256_511_23_23/OA
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    15.788 r  u_ram/_ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    15.788    u_ram/_ram_reg_256_511_23_23/O1
    SLICE_X42Y56         MUXF8 (Prop_muxf8_I1_O)      0.088    15.876 r  u_ram/_ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.943    16.819    u_ram/_ram_reg_256_511_23_23_n_1
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.319    17.138 r  u_ram/acc1_i_674/O
                         net (fo=1, routed)           0.000    17.138    u_ram/acc1_i_674_n_1
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    17.376 r  u_ram/acc1_i_453/O
                         net (fo=2, routed)           0.000    17.376    u_ram/acc1_i_453_n_1
    SLICE_X41Y73         MUXF8 (Prop_muxf8_I0_O)      0.104    17.480 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           0.871    18.351    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.667 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           1.475    20.142    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X39Y104        LUT6 (Prop_lut6_I1_O)        0.124    20.266 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_31/O
                         net (fo=1, routed)           1.154    21.421    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_31_n_1
    SLICE_X25Y106        LUT6 (Prop_lut6_I2_O)        0.124    21.545 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_14/O
                         net (fo=8, routed)           1.483    23.027    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_14_n_1
    SLICE_X23Y117        LUT6 (Prop_lut6_I0_O)        0.124    23.151 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[14]_i_3/O
                         net (fo=1, routed)           0.797    23.948    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[14]_i_3_n_1
    SLICE_X20Y117        LUT6 (Prop_lut6_I1_O)        0.124    24.072 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[14]_i_1/O
                         net (fo=1, routed)           1.258    25.331    u_tinyriscv/u_ex/D[14]
    SLICE_X4Y118         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.940%)  route 0.114ns (47.060%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/C
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/Q
                         net (fo=1, routed)           0.114     0.242    u_jtag_top/u_jtag_driver/recv_data[12]
    SLICE_X38Y129        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/C
    SLICE_X51Y127        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/Q
                         net (fo=1, routed)           0.116     0.244    u_jtag_top/u_jtag_driver/recv_data[24]
    SLICE_X50Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/C
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/Q
                         net (fo=1, routed)           0.120     0.248    u_jtag_top/u_jtag_driver/recv_data[4]
    SLICE_X38Y129        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[3]/C
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    u_jtag_top/u_jtag_driver/recv_data[3]
    SLICE_X38Y129        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[5]/C
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[5]/Q
                         net (fo=1, routed)           0.110     0.251    u_jtag_top/u_jtag_driver/recv_data[5]
    SLICE_X38Y129        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/req_d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/rx/req_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/req_d_reg/C
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/req_d_reg/Q
                         net (fo=1, routed)           0.124     0.252    u_jtag_top/u_jtag_driver/rx/req_d
    SLICE_X48Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[13]/C
    SLICE_X41Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[13]/Q
                         net (fo=1, routed)           0.112     0.253    u_jtag_top/u_jtag_driver/recv_data[13]
    SLICE_X41Y128        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/C
    SLICE_X41Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    u_jtag_top/u_jtag_driver/recv_data[2]
    SLICE_X41Y128        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/C
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/Q
                         net (fo=1, routed)           0.112     0.253    u_jtag_top/u_jtag_driver/recv_data[35]
    SLICE_X46Y129        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[7]/C
    SLICE_X41Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[7]/Q
                         net (fo=1, routed)           0.112     0.253    u_jtag_top/u_jtag_driver/recv_data[7]
    SLICE_X41Y128        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.267ns  (logic 10.260ns (40.606%)  route 15.007ns (59.394%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.670     6.376    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X31Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.500 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3/O
                         net (fo=6, routed)           0.701     7.200    u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3_n_1
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.124     7.324 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_2/O
                         net (fo=43, routed)          3.136    10.461    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]_0
    SLICE_X7Y108         LUT3 (Prop_lut3_I0_O)        0.124    10.585 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=62, routed)          3.157    13.742    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_1
    SLICE_X13Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.866 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.411    14.277    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.313 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.315    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.833 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.369    21.202    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y114        LUT2 (Prop_lut2_I0_O)        0.124    21.326 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60/O
                         net (fo=1, routed)           0.000    21.326    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60_n_1
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.876 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.876    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42_n_1
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.990 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.990    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.104 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.104    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23_n_1
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.218 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.218    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51_n_1
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.332 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.332    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_1
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.446 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.446    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_1
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.560 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.560    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27_n_1
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.782 f  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_23/O[0]
                         net (fo=2, routed)           0.833    23.615    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_23_n_8
    SLICE_X9Y121         LUT1 (Prop_lut1_I0_O)        0.299    23.914 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_34/O
                         net (fo=1, routed)           0.000    23.914    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_34_n_1
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.446 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.446    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24_n_1
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.560 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.560    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41_n_1
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.674 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.674    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32_n_1
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.987 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_22/O[3]
                         net (fo=1, routed)           0.832    25.819    u_tinyriscv/u_ex/p_16_in[27]
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.306    26.125 f  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_28/O
                         net (fo=1, routed)           1.101    27.226    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_9_1
    SLICE_X12Y127        LUT5 (Prop_lut5_I3_O)        0.124    27.350 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_20/O
                         net (fo=1, routed)           0.854    28.204    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_20_n_1
    SLICE_X13Y127        LUT6 (Prop_lut6_I5_O)        0.124    28.328 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_9/O
                         net (fo=1, routed)           0.787    29.115    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_9_n_1
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124    29.239 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_4/O
                         net (fo=1, routed)           0.829    30.068    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_4_n_1
    SLICE_X14Y129        LUT6 (Prop_lut6_I5_O)        0.124    30.192 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.324    30.516    u_tinyriscv/u_ex/D[27]
    SLICE_X12Y129        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.096ns  (logic 9.812ns (39.098%)  route 15.284ns (60.902%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.670     6.376    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X31Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.500 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3/O
                         net (fo=6, routed)           0.701     7.200    u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3_n_1
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.124     7.324 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_2/O
                         net (fo=43, routed)          3.136    10.461    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]_0
    SLICE_X7Y108         LUT3 (Prop_lut3_I0_O)        0.124    10.585 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=62, routed)          3.157    13.742    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_1
    SLICE_X13Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.866 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.411    14.277    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.313 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.315    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.833 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.369    21.202    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y114        LUT2 (Prop_lut2_I0_O)        0.124    21.326 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60/O
                         net (fo=1, routed)           0.000    21.326    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60_n_1
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.876 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.876    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42_n_1
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.990 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.990    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.104 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.104    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23_n_1
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.218 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.218    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51_n_1
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.440 f  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/O[0]
                         net (fo=2, routed)           0.828    23.268    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_8
    SLICE_X9Y118         LUT1 (Prop_lut1_I0_O)        0.299    23.567 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_38/O
                         net (fo=1, routed)           0.000    23.567    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_38_n_1
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.099 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.099    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_21_n_1
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.213    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33_n_1
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.327 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.327    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28_n_1
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.661 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/O[1]
                         net (fo=1, routed)           0.807    25.468    u_tinyriscv/u_ex/p_16_in[13]
    SLICE_X8Y121         LUT6 (Prop_lut6_I2_O)        0.303    25.771 f  u_tinyriscv/u_ex/reg_wdata_reg[13]_i_21/O
                         net (fo=1, routed)           0.856    26.627    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[13]_i_6_1
    SLICE_X16Y120        LUT6 (Prop_lut6_I0_O)        0.124    26.751 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[13]_i_15/O
                         net (fo=1, routed)           1.018    27.769    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[13]_i_15_n_1
    SLICE_X16Y113        LUT5 (Prop_lut5_I3_O)        0.124    27.893 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[13]_i_6/O
                         net (fo=1, routed)           1.087    28.980    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[13]_i_6_n_1
    SLICE_X31Y117        LUT6 (Prop_lut6_I5_O)        0.124    29.104 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[13]_i_1/O
                         net (fo=1, routed)           1.241    30.345    u_tinyriscv/u_ex/D[13]
    SLICE_X25Y115        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.890ns  (logic 10.392ns (41.752%)  route 14.498ns (58.248%))
  Logic Levels:           26  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.670     6.376    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X31Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.500 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3/O
                         net (fo=6, routed)           0.701     7.200    u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3_n_1
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.124     7.324 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_2/O
                         net (fo=43, routed)          3.136    10.461    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]_0
    SLICE_X7Y108         LUT3 (Prop_lut3_I0_O)        0.124    10.585 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=62, routed)          3.157    13.742    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_1
    SLICE_X13Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.866 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.411    14.277    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.313 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.315    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.833 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.369    21.202    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y114        LUT2 (Prop_lut2_I0_O)        0.124    21.326 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60/O
                         net (fo=1, routed)           0.000    21.326    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60_n_1
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.876 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.876    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42_n_1
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.990 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.990    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.104 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.104    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23_n_1
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.218 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.218    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51_n_1
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.332 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.332    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_1
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.446 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.446    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_1
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.560 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.560    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27_n_1
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.782 f  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_23/O[0]
                         net (fo=2, routed)           0.833    23.615    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_23_n_8
    SLICE_X9Y121         LUT1 (Prop_lut1_I0_O)        0.299    23.914 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_34/O
                         net (fo=1, routed)           0.000    23.914    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_34_n_1
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.446 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.446    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24_n_1
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.560 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.560    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41_n_1
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.674 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.674    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32_n_1
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.788 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.009    24.797    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_22_n_1
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.131 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_50/O[1]
                         net (fo=1, routed)           0.800    25.931    u_tinyriscv/u_ex/p_16_in[29]
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.303    26.234 f  u_tinyriscv/u_ex/reg_wdata_reg[29]_i_19/O
                         net (fo=1, routed)           0.154    26.388    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_8_1
    SLICE_X9Y126         LUT5 (Prop_lut5_I3_O)        0.124    26.512 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_15/O
                         net (fo=1, routed)           1.188    27.700    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_15_n_1
    SLICE_X17Y125        LUT6 (Prop_lut6_I5_O)        0.124    27.824 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_8/O
                         net (fo=1, routed)           0.784    28.607    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_8_n_1
    SLICE_X17Y126        LUT4 (Prop_lut4_I0_O)        0.124    28.731 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_4/O
                         net (fo=1, routed)           0.577    29.308    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_4_n_1
    SLICE_X16Y128        LUT6 (Prop_lut6_I5_O)        0.124    29.432 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.707    30.139    u_tinyriscv/u_ex/D[29]
    SLICE_X14Y128        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.879ns  (logic 9.488ns (38.136%)  route 15.391ns (61.864%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.670     6.376    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X31Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.500 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3/O
                         net (fo=6, routed)           0.701     7.200    u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3_n_1
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.124     7.324 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_2/O
                         net (fo=43, routed)          3.136    10.461    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]_0
    SLICE_X7Y108         LUT3 (Prop_lut3_I0_O)        0.124    10.585 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=62, routed)          3.157    13.742    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_1
    SLICE_X13Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.866 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.411    14.277    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.313 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.315    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.833 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.369    21.202    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y114        LUT2 (Prop_lut2_I0_O)        0.124    21.326 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60/O
                         net (fo=1, routed)           0.000    21.326    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60_n_1
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.876 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.876    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42_n_1
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.990 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.990    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.104 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.104    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23_n_1
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.218 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.218    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51_n_1
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.440 f  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/O[0]
                         net (fo=2, routed)           0.828    23.268    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_8
    SLICE_X9Y118         LUT1 (Prop_lut1_I0_O)        0.299    23.567 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_38/O
                         net (fo=1, routed)           0.000    23.567    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_38_n_1
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.099 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.099    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_21_n_1
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.338 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/O[2]
                         net (fo=1, routed)           0.966    25.304    u_tinyriscv/u_ex/p_16_in[6]
    SLICE_X13Y119        LUT6 (Prop_lut6_I2_O)        0.302    25.606 f  u_tinyriscv/u_ex/reg_wdata_reg[6]_i_18/O
                         net (fo=1, routed)           0.938    26.544    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[6]_i_2_1
    SLICE_X16Y116        LUT6 (Prop_lut6_I0_O)        0.124    26.668 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[6]_i_7/O
                         net (fo=1, routed)           0.656    27.325    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[6]_i_7_n_1
    SLICE_X17Y110        LUT6 (Prop_lut6_I1_O)        0.124    27.449 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[6]_i_2/O
                         net (fo=1, routed)           0.950    28.399    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[6]_i_2_n_1
    SLICE_X19Y112        LUT6 (Prop_lut6_I0_O)        0.124    28.523 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[6]_i_1/O
                         net (fo=1, routed)           1.606    30.129    u_tinyriscv/u_ex/D[6]
    SLICE_X5Y106         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.710ns  (logic 9.468ns (38.317%)  route 15.242ns (61.683%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.670     6.376    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X31Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.500 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3/O
                         net (fo=6, routed)           0.701     7.200    u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3_n_1
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.124     7.324 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_2/O
                         net (fo=43, routed)          3.136    10.461    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]_0
    SLICE_X7Y108         LUT3 (Prop_lut3_I0_O)        0.124    10.585 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=62, routed)          3.157    13.742    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_1
    SLICE_X13Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.866 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.411    14.277    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.313 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.315    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.833 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.369    21.202    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y114        LUT2 (Prop_lut2_I0_O)        0.124    21.326 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60/O
                         net (fo=1, routed)           0.000    21.326    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60_n_1
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.876 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.876    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42_n_1
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.990 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.990    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.104 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.104    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23_n_1
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.218 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.218    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51_n_1
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.440 f  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/O[0]
                         net (fo=2, routed)           0.828    23.268    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_8
    SLICE_X9Y118         LUT1 (Prop_lut1_I0_O)        0.299    23.567 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_38/O
                         net (fo=1, routed)           0.000    23.567    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_38_n_1
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.099 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.099    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_21_n_1
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.321 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/O[0]
                         net (fo=1, routed)           1.030    25.352    u_tinyriscv/u_ex/p_16_in[4]
    SLICE_X7Y119         LUT6 (Prop_lut6_I2_O)        0.299    25.651 f  u_tinyriscv/u_ex/reg_wdata_reg[4]_i_18/O
                         net (fo=1, routed)           1.021    26.672    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_5_0
    SLICE_X17Y116        LUT6 (Prop_lut6_I0_O)        0.124    26.796 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_13/O
                         net (fo=1, routed)           1.012    27.808    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_13_n_1
    SLICE_X17Y111        LUT6 (Prop_lut6_I4_O)        0.124    27.932 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_5/O
                         net (fo=1, routed)           0.696    28.628    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_5_n_1
    SLICE_X18Y113        LUT6 (Prop_lut6_I5_O)        0.124    28.752 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_1/O
                         net (fo=1, routed)           1.207    29.959    u_tinyriscv/u_ex/D[4]
    SLICE_X5Y110         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.558ns  (logic 9.582ns (39.018%)  route 14.976ns (60.982%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.670     6.376    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X31Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.500 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3/O
                         net (fo=6, routed)           0.701     7.200    u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3_n_1
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.124     7.324 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_2/O
                         net (fo=43, routed)          3.136    10.461    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]_0
    SLICE_X7Y108         LUT3 (Prop_lut3_I0_O)        0.124    10.585 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=62, routed)          3.157    13.742    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_1
    SLICE_X13Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.866 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.411    14.277    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.313 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.315    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.833 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.369    21.202    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y114        LUT2 (Prop_lut2_I0_O)        0.124    21.326 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60/O
                         net (fo=1, routed)           0.000    21.326    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60_n_1
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.876 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.876    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42_n_1
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.990 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.990    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.104 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.104    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23_n_1
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.218 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.218    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51_n_1
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.440 f  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/O[0]
                         net (fo=2, routed)           0.828    23.268    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_8
    SLICE_X9Y118         LUT1 (Prop_lut1_I0_O)        0.299    23.567 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_38/O
                         net (fo=1, routed)           0.000    23.567    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_38_n_1
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.099 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.099    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_21_n_1
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.213    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33_n_1
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.435 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28/O[0]
                         net (fo=1, routed)           0.710    25.145    u_tinyriscv/u_ex/p_16_in[8]
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.299    25.444 f  u_tinyriscv/u_ex/reg_wdata_reg[8]_i_21/O
                         net (fo=1, routed)           1.012    26.456    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[8]_i_5_3
    SLICE_X16Y118        LUT6 (Prop_lut6_I0_O)        0.124    26.580 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[8]_i_14/O
                         net (fo=1, routed)           0.932    27.512    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[8]_i_14_n_1
    SLICE_X19Y110        LUT6 (Prop_lut6_I4_O)        0.124    27.636 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[8]_i_5/O
                         net (fo=1, routed)           0.879    28.516    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[8]_i_5_n_1
    SLICE_X20Y113        LUT6 (Prop_lut6_I5_O)        0.124    28.640 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[8]_i_1/O
                         net (fo=1, routed)           1.168    29.807    u_tinyriscv/u_ex/D[8]
    SLICE_X13Y112        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.553ns  (logic 9.566ns (38.960%)  route 14.987ns (61.040%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.670     6.376    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X31Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.500 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3/O
                         net (fo=6, routed)           0.701     7.200    u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3_n_1
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.124     7.324 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_2/O
                         net (fo=43, routed)          3.136    10.461    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]_0
    SLICE_X7Y108         LUT3 (Prop_lut3_I0_O)        0.124    10.585 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=62, routed)          3.157    13.742    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_1
    SLICE_X13Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.866 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.411    14.277    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.313 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.315    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.833 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.369    21.202    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y114        LUT2 (Prop_lut2_I0_O)        0.124    21.326 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60/O
                         net (fo=1, routed)           0.000    21.326    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60_n_1
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.876 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.876    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42_n_1
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.990 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.990    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.104 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.104    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23_n_1
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.218 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.218    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51_n_1
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.440 f  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/O[0]
                         net (fo=2, routed)           0.828    23.268    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_8
    SLICE_X9Y118         LUT1 (Prop_lut1_I0_O)        0.299    23.567 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_38/O
                         net (fo=1, routed)           0.000    23.567    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_38_n_1
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.099 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.099    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_21_n_1
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.412 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/O[3]
                         net (fo=1, routed)           0.718    25.130    u_tinyriscv/u_ex/p_16_in[7]
    SLICE_X13Y119        LUT6 (Prop_lut6_I2_O)        0.306    25.436 f  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_28/O
                         net (fo=1, routed)           0.932    26.368    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[7]_i_5_2
    SLICE_X16Y115        LUT6 (Prop_lut6_I0_O)        0.124    26.492 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[7]_i_16/O
                         net (fo=1, routed)           1.144    27.636    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[7]_i_16_n_1
    SLICE_X16Y110        LUT6 (Prop_lut6_I4_O)        0.124    27.760 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[7]_i_5/O
                         net (fo=1, routed)           0.454    28.215    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[7]_i_5_n_1
    SLICE_X18Y113        LUT6 (Prop_lut6_I5_O)        0.124    28.339 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[7]_i_1/O
                         net (fo=1, routed)           1.464    29.803    u_tinyriscv/u_ex/D[7]
    SLICE_X5Y106         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.547ns  (logic 10.296ns (41.945%)  route 14.251ns (58.055%))
  Logic Levels:           26  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.670     6.376    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X31Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.500 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3/O
                         net (fo=6, routed)           0.701     7.200    u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3_n_1
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.124     7.324 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_2/O
                         net (fo=43, routed)          3.136    10.461    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]_0
    SLICE_X7Y108         LUT3 (Prop_lut3_I0_O)        0.124    10.585 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=62, routed)          3.157    13.742    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_1
    SLICE_X13Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.866 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.411    14.277    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.313 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.315    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.833 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.369    21.202    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y114        LUT2 (Prop_lut2_I0_O)        0.124    21.326 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60/O
                         net (fo=1, routed)           0.000    21.326    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60_n_1
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.876 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.876    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42_n_1
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.990 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.990    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.104 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.104    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23_n_1
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.218 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.218    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51_n_1
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.332 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.332    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_1
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.446 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.446    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_1
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.560 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.560    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27_n_1
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.782 f  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_23/O[0]
                         net (fo=2, routed)           0.833    23.615    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_23_n_8
    SLICE_X9Y121         LUT1 (Prop_lut1_I0_O)        0.299    23.914 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_34/O
                         net (fo=1, routed)           0.000    23.914    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_34_n_1
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.446 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.446    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24_n_1
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.560 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.560    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41_n_1
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.674 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.674    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32_n_1
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.788 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.009    24.797    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_22_n_1
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.036 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_50/O[2]
                         net (fo=1, routed)           0.604    25.640    u_tinyriscv/u_ex/p_16_in[30]
    SLICE_X10Y125        LUT6 (Prop_lut6_I2_O)        0.302    25.942 f  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_20/O
                         net (fo=1, routed)           0.829    26.771    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_7_2
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124    26.895 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_15/O
                         net (fo=1, routed)           0.589    27.484    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_15_n_1
    SLICE_X16Y125        LUT6 (Prop_lut6_I5_O)        0.124    27.608 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_7/O
                         net (fo=1, routed)           0.812    28.420    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_7_n_1
    SLICE_X16Y126        LUT4 (Prop_lut4_I0_O)        0.124    28.544 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_4/O
                         net (fo=1, routed)           0.574    29.118    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_4_n_1
    SLICE_X16Y127        LUT6 (Prop_lut6_I5_O)        0.124    29.242 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.554    29.796    u_tinyriscv/u_ex/D[30]
    SLICE_X16Y127        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.323ns  (logic 9.716ns (39.946%)  route 14.607ns (60.054%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.670     6.376    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X31Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.500 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3/O
                         net (fo=6, routed)           0.701     7.200    u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3_n_1
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.124     7.324 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_2/O
                         net (fo=43, routed)          3.136    10.461    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]_0
    SLICE_X7Y108         LUT3 (Prop_lut3_I0_O)        0.124    10.585 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=62, routed)          3.157    13.742    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_1
    SLICE_X13Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.866 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.411    14.277    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.313 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.315    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.833 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.369    21.202    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y114        LUT2 (Prop_lut2_I0_O)        0.124    21.326 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60/O
                         net (fo=1, routed)           0.000    21.326    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60_n_1
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.876 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.876    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42_n_1
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.990 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.990    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.104 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.104    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23_n_1
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.218 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.218    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51_n_1
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.440 f  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/O[0]
                         net (fo=2, routed)           0.828    23.268    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_8
    SLICE_X9Y118         LUT1 (Prop_lut1_I0_O)        0.299    23.567 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_38/O
                         net (fo=1, routed)           0.000    23.567    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_38_n_1
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.099 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.099    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_21_n_1
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.213 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.213    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33_n_1
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.327 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.327    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28_n_1
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.566 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/O[2]
                         net (fo=1, routed)           0.522    25.089    u_tinyriscv/u_ex/p_16_in[14]
    SLICE_X8Y121         LUT6 (Prop_lut6_I2_O)        0.302    25.391 f  u_tinyriscv/u_ex/reg_wdata_reg[14]_i_17/O
                         net (fo=1, routed)           0.881    26.272    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[14]_i_4_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I0_O)        0.124    26.396 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[14]_i_11/O
                         net (fo=1, routed)           1.147    27.543    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[14]_i_11_n_1
    SLICE_X17Y117        LUT5 (Prop_lut5_I1_O)        0.124    27.667 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[14]_i_4/O
                         net (fo=1, routed)           0.522    28.189    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[14]_i_4_n_1
    SLICE_X20Y117        LUT6 (Prop_lut6_I3_O)        0.124    28.313 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[14]_i_1/O
                         net (fo=1, routed)           1.258    29.572    u_tinyriscv/u_ex/D[14]
    SLICE_X4Y118         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.277ns  (logic 10.250ns (42.222%)  route 14.027ns (57.778%))
  Logic Levels:           25  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.728     5.249    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.456     5.705 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.670     6.376    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X31Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.500 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3/O
                         net (fo=6, routed)           0.701     7.200    u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_3_n_1
    SLICE_X31Y116        LUT3 (Prop_lut3_I0_O)        0.124     7.324 f  u_tinyriscv/u_id_ex/inst_ff/mac_hold_reg_i_2/O
                         net (fo=43, routed)          3.136    10.461    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]_0
    SLICE_X7Y108         LUT3 (Prop_lut3_I0_O)        0.124    10.585 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=62, routed)          3.157    13.742    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_1
    SLICE_X13Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.866 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.411    14.277    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.313 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.315    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.833 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.369    21.202    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X11Y114        LUT2 (Prop_lut2_I0_O)        0.124    21.326 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60/O
                         net (fo=1, routed)           0.000    21.326    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_60_n_1
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.876 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.876    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_42_n_1
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.990 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.990    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.104 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.104    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_23_n_1
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.218 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    22.218    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_51_n_1
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.332 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.332    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_1
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.446 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.446    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_1
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.560 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.560    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27_n_1
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.782 f  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_23/O[0]
                         net (fo=2, routed)           0.833    23.615    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_23_n_8
    SLICE_X9Y121         LUT1 (Prop_lut1_I0_O)        0.299    23.914 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_34/O
                         net (fo=1, routed)           0.000    23.914    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_34_n_1
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.446 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.446    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24_n_1
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.560 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.560    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41_n_1
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.674 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.674    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32_n_1
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.788 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.009    24.797    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_22_n_1
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.110 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_50/O[3]
                         net (fo=1, routed)           0.656    25.766    u_tinyriscv/u_ex/p_16_in[31]
    SLICE_X8Y125         LUT6 (Prop_lut6_I2_O)        0.306    26.072 f  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_34/O
                         net (fo=1, routed)           0.738    26.810    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_7_2
    SLICE_X15Y126        LUT6 (Prop_lut6_I4_O)        0.124    26.934 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_22/O
                         net (fo=1, routed)           0.670    27.604    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_22_n_1
    SLICE_X15Y126        LUT4 (Prop_lut4_I0_O)        0.124    27.728 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_7/O
                         net (fo=1, routed)           1.200    28.929    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_7_n_1
    SLICE_X13Y128        LUT6 (Prop_lut6_I5_O)        0.124    29.053 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_1/O
                         net (fo=1, routed)           0.473    29.526    u_tinyriscv/u_ex/D[31]
    SLICE_X12Y129        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/is_mac_conf_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/mac_config_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.633     1.517    u_tinyriscv/u_id_ex/is_mac_conf_ff/clk_IBUF_BUFG
    SLICE_X41Y122        FDRE                                         r  u_tinyriscv/u_id_ex/is_mac_conf_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_tinyriscv/u_id_ex/is_mac_conf_ff/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.122     1.780    u_tinyriscv/u_ex/ie_is_mac_config_o
    SLICE_X40Y122        LDCE                                         r  u_tinyriscv/u_ex/mac_config_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/rx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.636     1.520    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X46Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131        FDCE (Prop_fdce_C_Q)         0.164     1.684 r  u_jtag_top/u_jtag_dm/rx/ack_reg/Q
                         net (fo=2, routed)           0.112     1.796    u_jtag_top/u_jtag_driver/tx/dm_ack_i
    SLICE_X47Y130        FDCE                                         r  u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X46Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.164     1.681 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[35]/Q
                         net (fo=1, routed)           0.083     1.764    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[33]
    SLICE_X47Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.809 r  u_jtag_top/u_jtag_driver/rx/recv_data[35]_i_1/O
                         net (fo=1, routed)           0.000     1.809    u_jtag_top/u_jtag_driver/rx/recv_data0_in[35]
    SLICE_X47Y128        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.611%)  route 0.143ns (43.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.630     1.514    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X39Y126        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.143     1.797    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[8]
    SLICE_X41Y127        LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  u_jtag_top/u_jtag_driver/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.842    u_jtag_top/u_jtag_driver/rx/recv_data0_in[10]
    SLICE_X41Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.190ns (58.073%)  route 0.137ns (41.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.632     1.516    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X39Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/Q
                         net (fo=1, routed)           0.137     1.794    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[2]
    SLICE_X39Y128        LUT2 (Prop_lut2_I0_O)        0.049     1.843 r  u_jtag_top/u_jtag_driver/rx/recv_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.843    u_jtag_top/u_jtag_driver/rx/recv_data0_in[4]
    SLICE_X39Y128        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.141ns (38.337%)  route 0.227ns (61.663%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.632     1.516    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X49Y125        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u_jtag_top/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.227     1.883    u_jtag_top/u_jtag_driver/rx/dm_resp_i
    SLICE_X48Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.226ns (60.134%)  route 0.150ns (39.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.630     1.514    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X39Y126        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDCE (Prop_fdce_C_Q)         0.128     1.642 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[13]/Q
                         net (fo=1, routed)           0.150     1.791    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[11]
    SLICE_X41Y127        LUT2 (Prop_lut2_I0_O)        0.098     1.889 r  u_jtag_top/u_jtag_driver/rx/recv_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.889    u_jtag_top/u_jtag_driver/rx/recv_data0_in[13]
    SLICE_X41Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/mreg_wdata_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.128ns (34.319%)  route 0.245ns (65.681%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.636     1.520    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X19Y128        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y128        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[25]/Q
                         net (fo=21, routed)          0.245     1.893    u_tinyriscv/u_ex/ie_reg1_rdata_o[25]
    SLICE_X14Y129        LDCE                                         r  u_tinyriscv/u_ex/mreg_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.185ns (48.802%)  route 0.194ns (51.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.633     1.517    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X43Y127        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[28]/Q
                         net (fo=1, routed)           0.194     1.852    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[26]
    SLICE_X44Y127        LUT2 (Prop_lut2_I0_O)        0.044     1.896 r  u_jtag_top/u_jtag_driver/rx/recv_data[28]_i_1/O
                         net (fo=1, routed)           0.000     1.896    u_jtag_top/u_jtag_driver/rx/recv_data0_in[28]
    SLICE_X44Y127        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.638%)  route 0.196ns (51.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.630     1.514    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X39Y126        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/Q
                         net (fo=1, routed)           0.196     1.851    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[4]
    SLICE_X39Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.896 r  u_jtag_top/u_jtag_driver/rx/recv_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.896    u_jtag_top/u_jtag_driver/rx/recv_data0_in[6]
    SLICE_X39Y128        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         49514 Endpoints
Min Delay         49514 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[110][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.545ns  (logic 3.645ns (15.481%)  route 19.900ns (84.519%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.657    11.487    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.611 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.418    13.028    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.152 r  u_uart_debug/_ram_reg_0_255_6_6_i_7/O
                         net (fo=192, routed)         2.378    15.530    u_ram/_ram_reg_1280_1535_7_7/A2
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    15.654 r  u_ram/_ram_reg_1280_1535_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.654    u_ram/_ram_reg_1280_1535_7_7/OD
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I0_O)      0.241    15.895 r  u_ram/_ram_reg_1280_1535_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.895    u_ram/_ram_reg_1280_1535_7_7/O0
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I0_O)      0.098    15.993 r  u_ram/_ram_reg_1280_1535_7_7/F8/O
                         net (fo=1, routed)           1.479    17.472    u_ram/_ram_reg_1280_1535_7_7_n_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I3_O)        0.319    17.791 r  u_ram/acc1_i_592/O
                         net (fo=1, routed)           0.000    17.791    u_ram/acc1_i_592_n_1
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    18.036 r  u_ram/acc1_i_326/O
                         net (fo=3, routed)           0.570    18.606    u_ram/acc1_i_326_n_1
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.298    18.904 r  u_ram/qout_r[7]_i_5/O
                         net (fo=3, routed)           1.143    20.047    u_uart_debug/s1_data_i[7]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124    20.171 r  u_uart_debug/rx_data[64][7]_i_7/O
                         net (fo=1, routed)           0.280    20.451    u_uart_debug/rx_data[64][7]_i_7_n_1
    SLICE_X24Y104        LUT6 (Prop_lut6_I2_O)        0.124    20.575 r  u_uart_debug/rx_data[64][7]_i_3/O
                         net (fo=132, routed)         2.970    23.545    u_uart_debug/rx_data[64][7]_i_3_n_1
    SLICE_X12Y29         FDRE                                         r  u_uart_debug/rx_data_reg[110][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.439     4.780    u_uart_debug/clk_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  u_uart_debug/rx_data_reg[110][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[97][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.523ns  (logic 3.645ns (15.495%)  route 19.878ns (84.505%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.657    11.487    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.611 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.418    13.028    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.152 r  u_uart_debug/_ram_reg_0_255_6_6_i_7/O
                         net (fo=192, routed)         2.378    15.530    u_ram/_ram_reg_1280_1535_7_7/A2
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    15.654 r  u_ram/_ram_reg_1280_1535_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.654    u_ram/_ram_reg_1280_1535_7_7/OD
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I0_O)      0.241    15.895 r  u_ram/_ram_reg_1280_1535_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.895    u_ram/_ram_reg_1280_1535_7_7/O0
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I0_O)      0.098    15.993 r  u_ram/_ram_reg_1280_1535_7_7/F8/O
                         net (fo=1, routed)           1.479    17.472    u_ram/_ram_reg_1280_1535_7_7_n_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I3_O)        0.319    17.791 r  u_ram/acc1_i_592/O
                         net (fo=1, routed)           0.000    17.791    u_ram/acc1_i_592_n_1
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    18.036 r  u_ram/acc1_i_326/O
                         net (fo=3, routed)           0.570    18.606    u_ram/acc1_i_326_n_1
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.298    18.904 r  u_ram/qout_r[7]_i_5/O
                         net (fo=3, routed)           1.143    20.047    u_uart_debug/s1_data_i[7]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124    20.171 r  u_uart_debug/rx_data[64][7]_i_7/O
                         net (fo=1, routed)           0.280    20.451    u_uart_debug/rx_data[64][7]_i_7_n_1
    SLICE_X24Y104        LUT6 (Prop_lut6_I2_O)        0.124    20.575 r  u_uart_debug/rx_data[64][7]_i_3/O
                         net (fo=132, routed)         2.949    23.523    u_uart_debug/rx_data[64][7]_i_3_n_1
    SLICE_X10Y30         FDRE                                         r  u_uart_debug/rx_data_reg[97][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.440     4.781    u_uart_debug/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  u_uart_debug/rx_data_reg[97][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[109][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.523ns  (logic 3.645ns (15.495%)  route 19.878ns (84.505%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.657    11.487    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.611 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.418    13.028    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.152 r  u_uart_debug/_ram_reg_0_255_6_6_i_7/O
                         net (fo=192, routed)         2.378    15.530    u_ram/_ram_reg_1280_1535_7_7/A2
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    15.654 r  u_ram/_ram_reg_1280_1535_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.654    u_ram/_ram_reg_1280_1535_7_7/OD
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I0_O)      0.241    15.895 r  u_ram/_ram_reg_1280_1535_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.895    u_ram/_ram_reg_1280_1535_7_7/O0
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I0_O)      0.098    15.993 r  u_ram/_ram_reg_1280_1535_7_7/F8/O
                         net (fo=1, routed)           1.479    17.472    u_ram/_ram_reg_1280_1535_7_7_n_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I3_O)        0.319    17.791 r  u_ram/acc1_i_592/O
                         net (fo=1, routed)           0.000    17.791    u_ram/acc1_i_592_n_1
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    18.036 r  u_ram/acc1_i_326/O
                         net (fo=3, routed)           0.570    18.606    u_ram/acc1_i_326_n_1
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.298    18.904 r  u_ram/qout_r[7]_i_5/O
                         net (fo=3, routed)           1.143    20.047    u_uart_debug/s1_data_i[7]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124    20.171 r  u_uart_debug/rx_data[64][7]_i_7/O
                         net (fo=1, routed)           0.280    20.451    u_uart_debug/rx_data[64][7]_i_7_n_1
    SLICE_X24Y104        LUT6 (Prop_lut6_I2_O)        0.124    20.575 r  u_uart_debug/rx_data[64][7]_i_3/O
                         net (fo=132, routed)         2.948    23.523    u_uart_debug/rx_data[64][7]_i_3_n_1
    SLICE_X11Y31         FDRE                                         r  u_uart_debug/rx_data_reg[109][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.441     4.782    u_uart_debug/clk_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  u_uart_debug/rx_data_reg[109][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[99][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.509ns  (logic 3.645ns (15.505%)  route 19.864ns (84.495%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.657    11.487    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.611 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.418    13.028    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.152 r  u_uart_debug/_ram_reg_0_255_6_6_i_7/O
                         net (fo=192, routed)         2.378    15.530    u_ram/_ram_reg_1280_1535_7_7/A2
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    15.654 r  u_ram/_ram_reg_1280_1535_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.654    u_ram/_ram_reg_1280_1535_7_7/OD
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I0_O)      0.241    15.895 r  u_ram/_ram_reg_1280_1535_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.895    u_ram/_ram_reg_1280_1535_7_7/O0
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I0_O)      0.098    15.993 r  u_ram/_ram_reg_1280_1535_7_7/F8/O
                         net (fo=1, routed)           1.479    17.472    u_ram/_ram_reg_1280_1535_7_7_n_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I3_O)        0.319    17.791 r  u_ram/acc1_i_592/O
                         net (fo=1, routed)           0.000    17.791    u_ram/acc1_i_592_n_1
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    18.036 r  u_ram/acc1_i_326/O
                         net (fo=3, routed)           0.570    18.606    u_ram/acc1_i_326_n_1
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.298    18.904 r  u_ram/qout_r[7]_i_5/O
                         net (fo=3, routed)           1.143    20.047    u_uart_debug/s1_data_i[7]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124    20.171 r  u_uart_debug/rx_data[64][7]_i_7/O
                         net (fo=1, routed)           0.280    20.451    u_uart_debug/rx_data[64][7]_i_7_n_1
    SLICE_X24Y104        LUT6 (Prop_lut6_I2_O)        0.124    20.575 r  u_uart_debug/rx_data[64][7]_i_3/O
                         net (fo=132, routed)         2.934    23.509    u_uart_debug/rx_data[64][7]_i_3_n_1
    SLICE_X9Y33          FDRE                                         r  u_uart_debug/rx_data_reg[99][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.443     4.784    u_uart_debug/clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  u_uart_debug/rx_data_reg[99][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[104][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.495ns  (logic 3.645ns (15.514%)  route 19.850ns (84.486%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.657    11.487    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.611 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.418    13.028    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.152 r  u_uart_debug/_ram_reg_0_255_6_6_i_7/O
                         net (fo=192, routed)         2.378    15.530    u_ram/_ram_reg_1280_1535_7_7/A2
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    15.654 r  u_ram/_ram_reg_1280_1535_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.654    u_ram/_ram_reg_1280_1535_7_7/OD
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I0_O)      0.241    15.895 r  u_ram/_ram_reg_1280_1535_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.895    u_ram/_ram_reg_1280_1535_7_7/O0
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I0_O)      0.098    15.993 r  u_ram/_ram_reg_1280_1535_7_7/F8/O
                         net (fo=1, routed)           1.479    17.472    u_ram/_ram_reg_1280_1535_7_7_n_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I3_O)        0.319    17.791 r  u_ram/acc1_i_592/O
                         net (fo=1, routed)           0.000    17.791    u_ram/acc1_i_592_n_1
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    18.036 r  u_ram/acc1_i_326/O
                         net (fo=3, routed)           0.570    18.606    u_ram/acc1_i_326_n_1
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.298    18.904 r  u_ram/qout_r[7]_i_5/O
                         net (fo=3, routed)           1.143    20.047    u_uart_debug/s1_data_i[7]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124    20.171 r  u_uart_debug/rx_data[64][7]_i_7/O
                         net (fo=1, routed)           0.280    20.451    u_uart_debug/rx_data[64][7]_i_7_n_1
    SLICE_X24Y104        LUT6 (Prop_lut6_I2_O)        0.124    20.575 r  u_uart_debug/rx_data[64][7]_i_3/O
                         net (fo=132, routed)         2.920    23.495    u_uart_debug/rx_data[64][7]_i_3_n_1
    SLICE_X11Y30         FDRE                                         r  u_uart_debug/rx_data_reg[104][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.440     4.781    u_uart_debug/clk_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  u_uart_debug/rx_data_reg[104][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[101][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.489ns  (logic 3.645ns (15.518%)  route 19.844ns (84.482%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.657    11.487    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.611 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.418    13.028    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.152 r  u_uart_debug/_ram_reg_0_255_6_6_i_7/O
                         net (fo=192, routed)         2.378    15.530    u_ram/_ram_reg_1280_1535_7_7/A2
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    15.654 r  u_ram/_ram_reg_1280_1535_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.654    u_ram/_ram_reg_1280_1535_7_7/OD
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I0_O)      0.241    15.895 r  u_ram/_ram_reg_1280_1535_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.895    u_ram/_ram_reg_1280_1535_7_7/O0
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I0_O)      0.098    15.993 r  u_ram/_ram_reg_1280_1535_7_7/F8/O
                         net (fo=1, routed)           1.479    17.472    u_ram/_ram_reg_1280_1535_7_7_n_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I3_O)        0.319    17.791 r  u_ram/acc1_i_592/O
                         net (fo=1, routed)           0.000    17.791    u_ram/acc1_i_592_n_1
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    18.036 r  u_ram/acc1_i_326/O
                         net (fo=3, routed)           0.570    18.606    u_ram/acc1_i_326_n_1
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.298    18.904 r  u_ram/qout_r[7]_i_5/O
                         net (fo=3, routed)           1.143    20.047    u_uart_debug/s1_data_i[7]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124    20.171 r  u_uart_debug/rx_data[64][7]_i_7/O
                         net (fo=1, routed)           0.280    20.451    u_uart_debug/rx_data[64][7]_i_7_n_1
    SLICE_X24Y104        LUT6 (Prop_lut6_I2_O)        0.124    20.575 r  u_uart_debug/rx_data[64][7]_i_3/O
                         net (fo=132, routed)         2.914    23.489    u_uart_debug/rx_data[64][7]_i_3_n_1
    SLICE_X10Y33         FDRE                                         r  u_uart_debug/rx_data_reg[101][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.444     4.785    u_uart_debug/clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  u_uart_debug/rx_data_reg[101][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[100][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.476ns  (logic 3.645ns (15.526%)  route 19.832ns (84.474%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.657    11.487    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.611 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.418    13.028    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.152 r  u_uart_debug/_ram_reg_0_255_6_6_i_7/O
                         net (fo=192, routed)         2.378    15.530    u_ram/_ram_reg_1280_1535_7_7/A2
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    15.654 r  u_ram/_ram_reg_1280_1535_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.654    u_ram/_ram_reg_1280_1535_7_7/OD
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I0_O)      0.241    15.895 r  u_ram/_ram_reg_1280_1535_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.895    u_ram/_ram_reg_1280_1535_7_7/O0
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I0_O)      0.098    15.993 r  u_ram/_ram_reg_1280_1535_7_7/F8/O
                         net (fo=1, routed)           1.479    17.472    u_ram/_ram_reg_1280_1535_7_7_n_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I3_O)        0.319    17.791 r  u_ram/acc1_i_592/O
                         net (fo=1, routed)           0.000    17.791    u_ram/acc1_i_592_n_1
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    18.036 r  u_ram/acc1_i_326/O
                         net (fo=3, routed)           0.570    18.606    u_ram/acc1_i_326_n_1
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.298    18.904 r  u_ram/qout_r[7]_i_5/O
                         net (fo=3, routed)           1.143    20.047    u_uart_debug/s1_data_i[7]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124    20.171 r  u_uart_debug/rx_data[64][7]_i_7/O
                         net (fo=1, routed)           0.280    20.451    u_uart_debug/rx_data[64][7]_i_7_n_1
    SLICE_X24Y104        LUT6 (Prop_lut6_I2_O)        0.124    20.575 r  u_uart_debug/rx_data[64][7]_i_3/O
                         net (fo=132, routed)         2.902    23.476    u_uart_debug/rx_data[64][7]_i_3_n_1
    SLICE_X12Y34         FDRE                                         r  u_uart_debug/rx_data_reg[100][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.444     4.785    u_uart_debug/clk_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  u_uart_debug/rx_data_reg[100][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[83][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.473ns  (logic 3.645ns (15.528%)  route 19.828ns (84.472%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.657    11.487    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.611 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.418    13.028    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.152 r  u_uart_debug/_ram_reg_0_255_6_6_i_7/O
                         net (fo=192, routed)         2.378    15.530    u_ram/_ram_reg_1280_1535_7_7/A2
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    15.654 r  u_ram/_ram_reg_1280_1535_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.654    u_ram/_ram_reg_1280_1535_7_7/OD
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I0_O)      0.241    15.895 r  u_ram/_ram_reg_1280_1535_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.895    u_ram/_ram_reg_1280_1535_7_7/O0
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I0_O)      0.098    15.993 r  u_ram/_ram_reg_1280_1535_7_7/F8/O
                         net (fo=1, routed)           1.479    17.472    u_ram/_ram_reg_1280_1535_7_7_n_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I3_O)        0.319    17.791 r  u_ram/acc1_i_592/O
                         net (fo=1, routed)           0.000    17.791    u_ram/acc1_i_592_n_1
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    18.036 r  u_ram/acc1_i_326/O
                         net (fo=3, routed)           0.570    18.606    u_ram/acc1_i_326_n_1
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.298    18.904 r  u_ram/qout_r[7]_i_5/O
                         net (fo=3, routed)           1.143    20.047    u_uart_debug/s1_data_i[7]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124    20.171 r  u_uart_debug/rx_data[64][7]_i_7/O
                         net (fo=1, routed)           0.280    20.451    u_uart_debug/rx_data[64][7]_i_7_n_1
    SLICE_X24Y104        LUT6 (Prop_lut6_I2_O)        0.124    20.575 r  u_uart_debug/rx_data[64][7]_i_3/O
                         net (fo=132, routed)         2.898    23.473    u_uart_debug/rx_data[64][7]_i_3_n_1
    SLICE_X8Y39          FDRE                                         r  u_uart_debug/rx_data_reg[83][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.448     4.789    u_uart_debug/clk_IBUF_BUFG
    SLICE_X8Y39          FDRE                                         r  u_uart_debug/rx_data_reg[83][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[120][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.447ns  (logic 3.645ns (15.545%)  route 19.803ns (84.455%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.657    11.487    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.611 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.418    13.028    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.152 r  u_uart_debug/_ram_reg_0_255_6_6_i_7/O
                         net (fo=192, routed)         2.378    15.530    u_ram/_ram_reg_1280_1535_7_7/A2
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    15.654 r  u_ram/_ram_reg_1280_1535_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.654    u_ram/_ram_reg_1280_1535_7_7/OD
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I0_O)      0.241    15.895 r  u_ram/_ram_reg_1280_1535_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.895    u_ram/_ram_reg_1280_1535_7_7/O0
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I0_O)      0.098    15.993 r  u_ram/_ram_reg_1280_1535_7_7/F8/O
                         net (fo=1, routed)           1.479    17.472    u_ram/_ram_reg_1280_1535_7_7_n_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I3_O)        0.319    17.791 r  u_ram/acc1_i_592/O
                         net (fo=1, routed)           0.000    17.791    u_ram/acc1_i_592_n_1
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    18.036 r  u_ram/acc1_i_326/O
                         net (fo=3, routed)           0.570    18.606    u_ram/acc1_i_326_n_1
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.298    18.904 r  u_ram/qout_r[7]_i_5/O
                         net (fo=3, routed)           1.143    20.047    u_uart_debug/s1_data_i[7]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124    20.171 r  u_uart_debug/rx_data[64][7]_i_7/O
                         net (fo=1, routed)           0.280    20.451    u_uart_debug/rx_data[64][7]_i_7_n_1
    SLICE_X24Y104        LUT6 (Prop_lut6_I2_O)        0.124    20.575 r  u_uart_debug/rx_data[64][7]_i_3/O
                         net (fo=132, routed)         2.873    23.447    u_uart_debug/rx_data[64][7]_i_3_n_1
    SLICE_X15Y34         FDRE                                         r  u_uart_debug/rx_data_reg[120][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.444     4.785    u_uart_debug/clk_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  u_uart_debug/rx_data_reg[120][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[105][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.445ns  (logic 3.645ns (15.547%)  route 19.800ns (84.453%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1211, routed)        5.691     7.143    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.250     8.518    u_tinyriscv/load_reg/acc1_i_683_1
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.642 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          1.065     9.706    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X37Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.657    11.487    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.611 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.418    13.028    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.152 r  u_uart_debug/_ram_reg_0_255_6_6_i_7/O
                         net (fo=192, routed)         2.378    15.530    u_ram/_ram_reg_1280_1535_7_7/A2
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    15.654 r  u_ram/_ram_reg_1280_1535_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.654    u_ram/_ram_reg_1280_1535_7_7/OD
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I0_O)      0.241    15.895 r  u_ram/_ram_reg_1280_1535_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.895    u_ram/_ram_reg_1280_1535_7_7/O0
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I0_O)      0.098    15.993 r  u_ram/_ram_reg_1280_1535_7_7/F8/O
                         net (fo=1, routed)           1.479    17.472    u_ram/_ram_reg_1280_1535_7_7_n_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I3_O)        0.319    17.791 r  u_ram/acc1_i_592/O
                         net (fo=1, routed)           0.000    17.791    u_ram/acc1_i_592_n_1
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    18.036 r  u_ram/acc1_i_326/O
                         net (fo=3, routed)           0.570    18.606    u_ram/acc1_i_326_n_1
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.298    18.904 r  u_ram/qout_r[7]_i_5/O
                         net (fo=3, routed)           1.143    20.047    u_uart_debug/s1_data_i[7]
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.124    20.171 r  u_uart_debug/rx_data[64][7]_i_7/O
                         net (fo=1, routed)           0.280    20.451    u_uart_debug/rx_data[64][7]_i_7_n_1
    SLICE_X24Y104        LUT6 (Prop_lut6_I2_O)        0.124    20.575 r  u_uart_debug/rx_data[64][7]_i_3/O
                         net (fo=132, routed)         2.871    23.445    u_uart_debug/rx_data[64][7]_i_3_n_1
    SLICE_X8Y35          FDRE                                         r  u_uart_debug/rx_data_reg[105][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.445     4.786    u_uart_debug/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  u_uart_debug/rx_data_reg[105][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/req_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y131        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_reg/C
    SLICE_X45Y131        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_reg/Q
                         net (fo=2, routed)           0.114     0.255    u_jtag_top/u_jtag_dm/rx/dtm_req_valid_o
    SLICE_X46Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.908     2.036    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X46Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/req_d_reg/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/mreg/mac_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.158ns (59.809%)  route 0.106ns (40.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[17]/G
    SLICE_X13Y129        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[17]/Q
                         net (fo=1, routed)           0.106     0.264    u_tinyriscv/mreg/count_wdata_o[17]
    SLICE_X13Y130        FDRE                                         r  u_tinyriscv/mreg/mac_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.910     2.038    u_tinyriscv/mreg/clk_IBUF_BUFG
    SLICE_X13Y130        FDRE                                         r  u_tinyriscv/mreg/mac_count_reg[17]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/mreg/mac_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[28]/G
    SLICE_X13Y129        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[28]/Q
                         net (fo=1, routed)           0.110     0.268    u_tinyriscv/mreg/count_wdata_o[28]
    SLICE_X13Y130        FDRE                                         r  u_tinyriscv/mreg/mac_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.910     2.038    u_tinyriscv/mreg/clk_IBUF_BUFG
    SLICE_X13Y130        FDRE                                         r  u_tinyriscv/mreg/mac_count_reg[28]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/mreg/mac_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[3]/G
    SLICE_X7Y126         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[3]/Q
                         net (fo=1, routed)           0.110     0.268    u_tinyriscv/mreg/count_wdata_o[3]
    SLICE_X7Y127         FDRE                                         r  u_tinyriscv/mreg/mac_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.935     2.063    u_tinyriscv/mreg/clk_IBUF_BUFG
    SLICE_X7Y127         FDRE                                         r  u_tinyriscv/mreg/mac_count_reg[3]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/mreg/mac_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[20]/G
    SLICE_X11Y129        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[20]/Q
                         net (fo=1, routed)           0.112     0.270    u_tinyriscv/mreg/count_wdata_o[20]
    SLICE_X11Y130        FDRE                                         r  u_tinyriscv/mreg/mac_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.911     2.039    u_tinyriscv/mreg/clk_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  u_tinyriscv/mreg/mac_count_reg[20]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.853%)  route 0.131ns (48.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/ack_reg/C
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.131     0.272    u_jtag_top/u_jtag_dm/tx/dtm_ack_o
    SLICE_X49Y125        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.903     2.031    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X49Y125        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/mreg/mac_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.178ns (64.204%)  route 0.099ns (35.796%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[18]/G
    SLICE_X14Y129        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_tinyriscv/u_ex/mreg_wdata_reg[18]/Q
                         net (fo=1, routed)           0.099     0.277    u_tinyriscv/mreg/count_wdata_o[18]
    SLICE_X12Y130        FDRE                                         r  u_tinyriscv/mreg/mac_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.910     2.038    u_tinyriscv/mreg/clk_IBUF_BUFG
    SLICE_X12Y130        FDRE                                         r  u_tinyriscv/mreg/mac_count_reg[18]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/mreg/mac_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.178ns (63.744%)  route 0.101ns (36.256%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[25]/G
    SLICE_X14Y129        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_tinyriscv/u_ex/mreg_wdata_reg[25]/Q
                         net (fo=1, routed)           0.101     0.279    u_tinyriscv/mreg/count_wdata_o[25]
    SLICE_X12Y130        FDRE                                         r  u_tinyriscv/mreg/mac_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.910     2.038    u_tinyriscv/mreg/clk_IBUF_BUFG
    SLICE_X12Y130        FDRE                                         r  u_tinyriscv/mreg/mac_count_reg[25]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[30]/C
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[30]/Q
                         net (fo=1, routed)           0.097     0.238    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[30]
    SLICE_X44Y128        LUT2 (Prop_lut2_I0_O)        0.048     0.286 r  u_jtag_top/u_jtag_dm/rx/recv_data[30]_i_1/O
                         net (fo=1, routed)           0.000     0.286    u_jtag_top/u_jtag_dm/rx/recv_data0_in[30]
    SLICE_X44Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.905     2.033    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X44Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[30]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/mreg/mac_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[22]/G
    SLICE_X10Y129        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_tinyriscv/u_ex/mreg_wdata_reg[22]/Q
                         net (fo=1, routed)           0.112     0.290    u_tinyriscv/mreg/count_wdata_o[22]
    SLICE_X11Y130        FDRE                                         r  u_tinyriscv/mreg/mac_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.911     2.039    u_tinyriscv/mreg/clk_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  u_tinyriscv/mreg/mac_count_reg[22]/C





