// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/27/2025 00:42:56"

// 
// Device: Altera EP4CE55F23A7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	done,
	SRAM_A_L0,
	SRAM_D_L0,
	SRAM_Q_L0,
	SRAM_ceb_L0,
	SRAM_web_L0,
	SRAM_A_L1,
	SRAM_D_L1,
	SRAM_Q_L1,
	SRAM_ceb_L1,
	SRAM_web_L1,
	ROM_A_IMG,
	ROM_rd_IMG,
	ROM_Q_IMG);
input 	clk;
input 	rst;
output 	done;
output 	[11:0] SRAM_A_L0;
output 	[15:0] SRAM_D_L0;
input 	[15:0] SRAM_Q_L0;
output 	SRAM_ceb_L0;
output 	SRAM_web_L0;
output 	[11:0] SRAM_A_L1;
output 	[15:0] SRAM_D_L1;
input 	[15:0] SRAM_Q_L1;
output 	SRAM_ceb_L1;
output 	SRAM_web_L1;
output 	[11:0] ROM_A_IMG;
output 	ROM_rd_IMG;
input 	[15:0] ROM_Q_IMG;

// Design Ports Information
// done	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[0]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[1]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[2]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[4]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[6]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[7]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[8]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[9]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[10]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[11]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[1]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[2]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[3]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[5]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[6]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[7]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[8]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[9]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[10]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[11]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[12]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[13]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[14]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[15]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ceb_L0	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_web_L0	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[0]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[1]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[3]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[5]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[6]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[7]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[8]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[10]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[11]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[1]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[4]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[5]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[6]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[7]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[8]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[9]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[10]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[11]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[12]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[13]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[14]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[15]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ceb_L1	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_web_L1	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[0]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[1]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[2]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[4]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[5]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[6]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[7]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[8]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[9]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[10]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[11]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_rd_IMG	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[4]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[4]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[4]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[15]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[15]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[15]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[14]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[14]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[14]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[13]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[13]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[13]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[12]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[12]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[12]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[11]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[11]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[11]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[10]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[10]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[10]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[9]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[9]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[9]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[8]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[8]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[8]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[7]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[7]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[7]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[6]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[6]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[6]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[5]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[5]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[5]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[3]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[3]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[3]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[2]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[2]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[2]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[1]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[1]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[1]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[0]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[0]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[0]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \Master_0|atconv|Mult0|auto_generated|mac_out2~0 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~1 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~2 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~3 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~4 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~5 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~6 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~7 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~8 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~9 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~10 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~11 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~12 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~13 ;
wire \done~output_o ;
wire \SRAM_A_L0[0]~output_o ;
wire \SRAM_A_L0[1]~output_o ;
wire \SRAM_A_L0[2]~output_o ;
wire \SRAM_A_L0[3]~output_o ;
wire \SRAM_A_L0[4]~output_o ;
wire \SRAM_A_L0[5]~output_o ;
wire \SRAM_A_L0[6]~output_o ;
wire \SRAM_A_L0[7]~output_o ;
wire \SRAM_A_L0[8]~output_o ;
wire \SRAM_A_L0[9]~output_o ;
wire \SRAM_A_L0[10]~output_o ;
wire \SRAM_A_L0[11]~output_o ;
wire \SRAM_D_L0[0]~output_o ;
wire \SRAM_D_L0[1]~output_o ;
wire \SRAM_D_L0[2]~output_o ;
wire \SRAM_D_L0[3]~output_o ;
wire \SRAM_D_L0[4]~output_o ;
wire \SRAM_D_L0[5]~output_o ;
wire \SRAM_D_L0[6]~output_o ;
wire \SRAM_D_L0[7]~output_o ;
wire \SRAM_D_L0[8]~output_o ;
wire \SRAM_D_L0[9]~output_o ;
wire \SRAM_D_L0[10]~output_o ;
wire \SRAM_D_L0[11]~output_o ;
wire \SRAM_D_L0[12]~output_o ;
wire \SRAM_D_L0[13]~output_o ;
wire \SRAM_D_L0[14]~output_o ;
wire \SRAM_D_L0[15]~output_o ;
wire \SRAM_ceb_L0~output_o ;
wire \SRAM_web_L0~output_o ;
wire \SRAM_A_L1[0]~output_o ;
wire \SRAM_A_L1[1]~output_o ;
wire \SRAM_A_L1[2]~output_o ;
wire \SRAM_A_L1[3]~output_o ;
wire \SRAM_A_L1[4]~output_o ;
wire \SRAM_A_L1[5]~output_o ;
wire \SRAM_A_L1[6]~output_o ;
wire \SRAM_A_L1[7]~output_o ;
wire \SRAM_A_L1[8]~output_o ;
wire \SRAM_A_L1[9]~output_o ;
wire \SRAM_A_L1[10]~output_o ;
wire \SRAM_A_L1[11]~output_o ;
wire \SRAM_D_L1[0]~output_o ;
wire \SRAM_D_L1[1]~output_o ;
wire \SRAM_D_L1[2]~output_o ;
wire \SRAM_D_L1[3]~output_o ;
wire \SRAM_D_L1[4]~output_o ;
wire \SRAM_D_L1[5]~output_o ;
wire \SRAM_D_L1[6]~output_o ;
wire \SRAM_D_L1[7]~output_o ;
wire \SRAM_D_L1[8]~output_o ;
wire \SRAM_D_L1[9]~output_o ;
wire \SRAM_D_L1[10]~output_o ;
wire \SRAM_D_L1[11]~output_o ;
wire \SRAM_D_L1[12]~output_o ;
wire \SRAM_D_L1[13]~output_o ;
wire \SRAM_D_L1[14]~output_o ;
wire \SRAM_D_L1[15]~output_o ;
wire \SRAM_ceb_L1~output_o ;
wire \SRAM_web_L1~output_o ;
wire \ROM_A_IMG[0]~output_o ;
wire \ROM_A_IMG[1]~output_o ;
wire \ROM_A_IMG[2]~output_o ;
wire \ROM_A_IMG[3]~output_o ;
wire \ROM_A_IMG[4]~output_o ;
wire \ROM_A_IMG[5]~output_o ;
wire \ROM_A_IMG[6]~output_o ;
wire \ROM_A_IMG[7]~output_o ;
wire \ROM_A_IMG[8]~output_o ;
wire \ROM_A_IMG[9]~output_o ;
wire \ROM_A_IMG[10]~output_o ;
wire \ROM_A_IMG[11]~output_o ;
wire \ROM_rd_IMG~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst~input_o ;
wire \Master_0|atconv|data_counter[0]~5_combout ;
wire \Master_0|atconv|center_row[0]~7_combout ;
wire \Master_0|atconv|center_col[0]~7_combout ;
wire \Master_0|atconv|center_col[0]~8 ;
wire \Master_0|atconv|center_col[1]~9_combout ;
wire \Master_0|atconv|center_col[0]~22_combout ;
wire \Master_0|atconv|center_col[1]~10 ;
wire \Master_0|atconv|center_col[2]~11_combout ;
wire \Master_0|atconv|center_col[2]~12 ;
wire \Master_0|atconv|center_col[3]~13_combout ;
wire \Master_0|atconv|center_col[3]~14 ;
wire \Master_0|atconv|center_col[4]~15_combout ;
wire \Master_0|atconv|center_col[4]~16 ;
wire \Master_0|atconv|center_col[5]~17_combout ;
wire \Master_0|atconv|Equal4~1_combout ;
wire \Master_0|atconv|center_col[0]~21_combout ;
wire \Master_0|atconv|center_col[5]~18 ;
wire \Master_0|atconv|center_col[6]~19_combout ;
wire \Master_0|atconv|Equal4~0_combout ;
wire \Master_0|atconv|center_row[3]~21_combout ;
wire \Master_0|atconv|center_row[3]~22_combout ;
wire \Master_0|atconv|center_row[0]~8 ;
wire \Master_0|atconv|center_row[1]~9_combout ;
wire \Master_0|atconv|center_row[1]~10 ;
wire \Master_0|atconv|center_row[2]~11_combout ;
wire \Master_0|atconv|center_row[2]~12 ;
wire \Master_0|atconv|center_row[3]~13_combout ;
wire \Master_0|atconv|center_row[3]~14 ;
wire \Master_0|atconv|center_row[4]~15_combout ;
wire \Master_0|atconv|center_row[4]~16 ;
wire \Master_0|atconv|center_row[5]~17_combout ;
wire \Master_0|atconv|center_row[5]~18 ;
wire \Master_0|atconv|center_row[6]~19_combout ;
wire \Master_0|atconv|next_state~3_combout ;
wire \Master_0|atconv|Selector0~4_combout ;
wire \Master_0|atconv|cur_state.IDLE~0_combout ;
wire \Master_0|atconv|cur_state.IDLE~q ;
wire \Master_0|atconv|data_counter[0]~6 ;
wire \Master_0|atconv|data_counter[1]~8_combout ;
wire \Master_0|atconv|data_counter[4]~7_combout ;
wire \Master_0|atconv|data_counter[1]~9 ;
wire \Master_0|atconv|data_counter[2]~10_combout ;
wire \Master_0|atconv|data_counter[2]~11 ;
wire \Master_0|atconv|data_counter[3]~12_combout ;
wire \Master_0|atconv|data_counter[3]~13 ;
wire \Master_0|atconv|data_counter[4]~14_combout ;
wire \Master_0|atconv|Selector0~2_combout ;
wire \Master_0|atconv|Selector0~3_combout ;
wire \Master_0|atconv|cur_state.FETCH~q ;
wire \Master_0|atconv|cur_state~14_combout ;
wire \Master_0|atconv|Equal0~0_combout ;
wire \Master_0|atconv|cur_state~16_combout ;
wire \Master_0|atconv|cur_state.WRITE_L0~q ;
wire \Master_0|atconv|next_state~4_combout ;
wire \Master_0|atconv|Selector1~0_combout ;
wire \Master_0|atconv|pool_row[0]~6_combout ;
wire \Master_0|atconv|pool_col[0]~6_combout ;
wire \Master_0|atconv|Equal6~0_combout ;
wire \Master_0|atconv|pool_col[4]~17 ;
wire \Master_0|atconv|pool_col[5]~18_combout ;
wire \Master_0|atconv|pool_col[5]~9_combout ;
wire \Master_0|atconv|pool_col[5]~8_combout ;
wire \Master_0|atconv|pool_col[0]~7 ;
wire \Master_0|atconv|pool_col[1]~10_combout ;
wire \Master_0|atconv|pool_col[1]~11 ;
wire \Master_0|atconv|pool_col[2]~12_combout ;
wire \Master_0|atconv|pool_col[2]~13 ;
wire \Master_0|atconv|pool_col[3]~14_combout ;
wire \Master_0|atconv|pool_col[3]~15 ;
wire \Master_0|atconv|pool_col[4]~16_combout ;
wire \Master_0|atconv|pool_row[5]~8_combout ;
wire \Master_0|atconv|pool_row[5]~9_combout ;
wire \Master_0|atconv|pool_row[0]~7 ;
wire \Master_0|atconv|pool_row[1]~10_combout ;
wire \Master_0|atconv|pool_row[1]~11 ;
wire \Master_0|atconv|pool_row[2]~12_combout ;
wire \Master_0|atconv|pool_row[2]~13 ;
wire \Master_0|atconv|pool_row[3]~14_combout ;
wire \Master_0|atconv|next_state~0_combout ;
wire \Master_0|atconv|pool_row[3]~15 ;
wire \Master_0|atconv|pool_row[4]~16_combout ;
wire \Master_0|atconv|pool_row[4]~17 ;
wire \Master_0|atconv|pool_row[5]~18_combout ;
wire \Master_0|atconv|next_state~1_combout ;
wire \Master_0|atconv|next_state~2_combout ;
wire \Master_0|atconv|maxpool_counter~0_combout ;
wire \Master_0|atconv|Selector1~1_combout ;
wire \Master_0|atconv|Selector1~2_combout ;
wire \Master_0|atconv|cur_state.READ_L0~q ;
wire \Master_0|atconv|maxpool_counter~1_combout ;
wire \Master_0|atconv|cur_state~15_combout ;
wire \Master_0|atconv|cur_state.WRITE_L1~q ;
wire \Master_0|atconv|Selector2~0_combout ;
wire \Master_0|atconv|cur_state.DONE~q ;
wire \Master_0|atconv|store_counter[0]~12_combout ;
wire \Master_0|atconv|store_counter[4]~14_combout ;
wire \Master_0|atconv|store_counter[4]~15_combout ;
wire \Master_0|ADDR_M[0]~13_combout ;
wire \Master_0|atconv|layer0_ceb~combout ;
wire \Master_0|ADDR_M[0]~14_combout ;
wire \u_BUS|Decoder0~0_combout ;
wire \Master_0|ADDR_M[0]~57_combout ;
wire \Master_0|ADDR_M[0]~58_combout ;
wire \Master_0|atconv|Selector10~6_combout ;
wire \Master_0|ADDR_M[0]~10_combout ;
wire \Master_0|atconv|LessThan1~0_combout ;
wire \Master_0|atconv|LessThan3~0_combout ;
wire \Master_0|atconv|Selector10~4_combout ;
wire \Master_0|atconv|Add7~1 ;
wire \Master_0|atconv|Add7~3 ;
wire \Master_0|atconv|Add7~5 ;
wire \Master_0|atconv|Add7~7 ;
wire \Master_0|atconv|Add7~9 ;
wire \Master_0|atconv|Add7~10_combout ;
wire \Master_0|atconv|Selector10~5_combout ;
wire \Master_0|atconv|Selector10~8_combout ;
wire \Master_0|atconv|Selector10~9_combout ;
wire \Master_0|atconv|Add5~1 ;
wire \Master_0|atconv|Add5~3 ;
wire \Master_0|atconv|Add5~5 ;
wire \Master_0|atconv|Add5~7 ;
wire \Master_0|atconv|Add5~9 ;
wire \Master_0|atconv|Add5~10_combout ;
wire \Master_0|atconv|Selector10~10_combout ;
wire \Master_0|atconv|Selector10~11_combout ;
wire \Master_0|atconv|LessThan1~1_combout ;
wire \Master_0|atconv|Selector10~15_combout ;
wire \Master_0|atconv|Selector10~16_combout ;
wire \Master_0|atconv|Selector10~7_combout ;
wire \Master_0|atconv|Selector10~12_combout ;
wire \Master_0|atconv|Selector10~13_combout ;
wire \Master_0|atconv|Selector10~14_combout ;
wire \Master_0|ADDR_M[0]~11_combout ;
wire \Master_0|ADDR_M[0]~12_combout ;
wire \u_BUS|ADDR_S1[0]~0_combout ;
wire \Master_0|atconv|Add7~0_combout ;
wire \Master_0|atconv|Add7~12_combout ;
wire \Master_0|ADDR_M[4]~15_combout ;
wire \Master_0|ADDR_M[4]~16_combout ;
wire \Master_0|ADDR_M[4]~18_combout ;
wire \Master_0|ADDR_M[4]~19_combout ;
wire \Master_0|ADDR_M[1]~17_combout ;
wire \Master_0|ADDR_M[4]~59_combout ;
wire \Master_0|ADDR_M[1]~20_combout ;
wire \Master_0|atconv|Add5~0_combout ;
wire \Master_0|atconv|Add5~12_combout ;
wire \Master_0|ADDR_M[1]~21_combout ;
wire \Master_0|atconv|store_counter[0]~13 ;
wire \Master_0|atconv|store_counter[1]~16_combout ;
wire \Master_0|ADDR_M[1]~22_combout ;
wire \u_BUS|ADDR_S1[1]~1_combout ;
wire \Master_0|atconv|store_counter[1]~17 ;
wire \Master_0|atconv|store_counter[2]~18_combout ;
wire \Master_0|ADDR_M[2]~23_combout ;
wire \Master_0|ADDR_M[2]~24_combout ;
wire \Master_0|atconv|Add5~2_combout ;
wire \Master_0|atconv|Add5~13_combout ;
wire \Master_0|atconv|Add7~2_combout ;
wire \Master_0|atconv|Add7~13_combout ;
wire \Master_0|ADDR_M[2]~25_combout ;
wire \Master_0|ADDR_M[2]~26_combout ;
wire \u_BUS|ADDR_S1[2]~2_combout ;
wire \Master_0|ADDR_M[3]~27_combout ;
wire \Master_0|ADDR_M[3]~28_combout ;
wire \Master_0|atconv|Add7~4_combout ;
wire \Master_0|atconv|Add7~14_combout ;
wire \Master_0|atconv|Add5~4_combout ;
wire \Master_0|atconv|Add5~14_combout ;
wire \Master_0|ADDR_M[3]~29_combout ;
wire \Master_0|atconv|store_counter[2]~19 ;
wire \Master_0|atconv|store_counter[3]~20_combout ;
wire \Master_0|ADDR_M[3]~30_combout ;
wire \u_BUS|ADDR_S1[3]~3_combout ;
wire \Master_0|atconv|Add7~6_combout ;
wire \Master_0|atconv|Add7~15_combout ;
wire \Master_0|atconv|Add5~6_combout ;
wire \Master_0|atconv|Add5~15_combout ;
wire \Master_0|ADDR_M[4]~31_combout ;
wire \Master_0|ADDR_M[4]~32_combout ;
wire \Master_0|ADDR_M[4]~33_combout ;
wire \Master_0|atconv|store_counter[3]~21 ;
wire \Master_0|atconv|store_counter[4]~22_combout ;
wire \Master_0|ADDR_M[4]~34_combout ;
wire \u_BUS|ADDR_S1[4]~4_combout ;
wire \Master_0|atconv|layer1_A[5]~0_combout ;
wire \Master_0|atconv|Add14~0_combout ;
wire \Master_0|ADDR_M[5]~35_combout ;
wire \Master_0|atconv|Add5~8_combout ;
wire \Master_0|atconv|Add5~16_combout ;
wire \Master_0|atconv|Add7~8_combout ;
wire \Master_0|atconv|Add7~16_combout ;
wire \Master_0|ADDR_M[5]~36_combout ;
wire \Master_0|atconv|store_counter[4]~23 ;
wire \Master_0|atconv|store_counter[5]~24_combout ;
wire \Master_0|ADDR_M[5]~37_combout ;
wire \u_BUS|ADDR_S1[5]~5_combout ;
wire \Master_0|ADDR_M[6]~61_combout ;
wire \Master_0|ADDR_M[6]~62_combout ;
wire \Master_0|atconv|Add6~1 ;
wire \Master_0|atconv|Add6~3 ;
wire \Master_0|atconv|Add6~5 ;
wire \Master_0|atconv|Add6~7 ;
wire \Master_0|atconv|Add6~9 ;
wire \Master_0|atconv|Add6~10_combout ;
wire \Master_0|atconv|LessThan0~0_combout ;
wire \Master_0|atconv|LessThan2~0_combout ;
wire \Master_0|atconv|LessThan0~1_combout ;
wire \Master_0|atconv|Add4~1 ;
wire \Master_0|atconv|Add4~3 ;
wire \Master_0|atconv|Add4~5 ;
wire \Master_0|atconv|Add4~7 ;
wire \Master_0|atconv|Add4~9 ;
wire \Master_0|atconv|Add4~10_combout ;
wire \Master_0|atconv|Selector3~2_combout ;
wire \Master_0|atconv|Selector3~3_combout ;
wire \Master_0|atconv|Selector3~0_combout ;
wire \Master_0|atconv|Selector3~1_combout ;
wire \Master_0|atconv|Selector3~4_combout ;
wire \Master_0|atconv|Selector3~5_combout ;
wire \Master_0|ADDR_M[6]~38_combout ;
wire \Master_0|ADDR_M[6]~39_combout ;
wire \Master_0|atconv|Add15~0_combout ;
wire \Master_0|atconv|store_counter[5]~25 ;
wire \Master_0|atconv|store_counter[6]~26_combout ;
wire \Master_0|ADDR_M[6]~40_combout ;
wire \Master_0|atconv|layer1_A[5]~1 ;
wire \Master_0|atconv|layer1_A[6]~2_combout ;
wire \Master_0|ADDR_M[6]~41_combout ;
wire \u_BUS|ADDR_S1[6]~6_combout ;
wire \Master_0|atconv|Add15~1 ;
wire \Master_0|atconv|Add15~3_combout ;
wire \Master_0|atconv|Add4~0_combout ;
wire \Master_0|atconv|Add4~12_combout ;
wire \Master_0|ADDR_M[11]~42_combout ;
wire \Master_0|ADDR_M[11]~43_combout ;
wire \Master_0|ADDR_M[11]~44_combout ;
wire \Master_0|ADDR_M[11]~45_combout ;
wire \Master_0|ADDR_M[11]~60_combout ;
wire \Master_0|atconv|layer1_A[6]~3 ;
wire \Master_0|atconv|layer1_A[7]~4_combout ;
wire \Master_0|atconv|Add14~1_combout ;
wire \Master_0|ADDR_M[7]~46_combout ;
wire \Master_0|atconv|Add6~0_combout ;
wire \Master_0|atconv|Add6~12_combout ;
wire \Master_0|ADDR_M[7]~47_combout ;
wire \Master_0|atconv|store_counter[6]~27 ;
wire \Master_0|atconv|store_counter[7]~28_combout ;
wire \Master_0|atconv|Add15~2_combout ;
wire \u_BUS|ADDR_S1[7]~7_combout ;
wire \Master_0|atconv|layer1_A[7]~5 ;
wire \Master_0|atconv|layer1_A[8]~6_combout ;
wire \Master_0|atconv|Add14~2_combout ;
wire \Master_0|ADDR_M[8]~48_combout ;
wire \Master_0|atconv|Add6~2_combout ;
wire \Master_0|atconv|Add6~13_combout ;
wire \Master_0|atconv|Add4~2_combout ;
wire \Master_0|atconv|Add4~13_combout ;
wire \Master_0|ADDR_M[8]~49_combout ;
wire \Master_0|atconv|store_counter[7]~29 ;
wire \Master_0|atconv|store_counter[8]~30_combout ;
wire \Master_0|atconv|Add15~5_combout ;
wire \Master_0|atconv|Add15~4 ;
wire \Master_0|atconv|Add15~6_combout ;
wire \u_BUS|ADDR_S1[8]~8_combout ;
wire \Master_0|atconv|Add15~7 ;
wire \Master_0|atconv|Add15~9_combout ;
wire \Master_0|atconv|Add6~4_combout ;
wire \Master_0|atconv|Add6~14_combout ;
wire \Master_0|atconv|layer1_A[8]~7 ;
wire \Master_0|atconv|layer1_A[9]~8_combout ;
wire \Master_0|atconv|Add14~3_combout ;
wire \Master_0|ADDR_M[9]~50_combout ;
wire \Master_0|atconv|Add4~4_combout ;
wire \Master_0|atconv|Add4~14_combout ;
wire \Master_0|ADDR_M[9]~51_combout ;
wire \Master_0|atconv|store_counter[8]~31 ;
wire \Master_0|atconv|store_counter[9]~32_combout ;
wire \Master_0|atconv|Add15~8_combout ;
wire \u_BUS|ADDR_S1[9]~9_combout ;
wire \Master_0|atconv|Add15~10 ;
wire \Master_0|atconv|Add15~12_combout ;
wire \Master_0|atconv|Add4~6_combout ;
wire \Master_0|atconv|Add4~15_combout ;
wire \Master_0|atconv|layer1_A[9]~9 ;
wire \Master_0|atconv|layer1_A[10]~10_combout ;
wire \Master_0|atconv|Add14~4_combout ;
wire \Master_0|ADDR_M[10]~52_combout ;
wire \Master_0|atconv|Add6~6_combout ;
wire \Master_0|atconv|Add6~15_combout ;
wire \Master_0|ADDR_M[10]~53_combout ;
wire \Master_0|atconv|store_counter[9]~33 ;
wire \Master_0|atconv|store_counter[10]~34_combout ;
wire \Master_0|atconv|Add15~11_combout ;
wire \u_BUS|ADDR_S1[10]~10_combout ;
wire \Master_0|atconv|Add15~13 ;
wire \Master_0|atconv|Add15~15_combout ;
wire \Master_0|atconv|Add6~8_combout ;
wire \Master_0|atconv|Add6~16_combout ;
wire \Master_0|atconv|layer1_A[10]~11 ;
wire \Master_0|atconv|layer1_A[11]~12_combout ;
wire \Master_0|atconv|Add14~5_combout ;
wire \Master_0|ADDR_M[11]~54_combout ;
wire \Master_0|atconv|Add4~8_combout ;
wire \Master_0|atconv|Add4~16_combout ;
wire \Master_0|ADDR_M[11]~55_combout ;
wire \Master_0|atconv|store_counter[10]~35 ;
wire \Master_0|atconv|store_counter[11]~36_combout ;
wire \Master_0|atconv|Add15~14_combout ;
wire \u_BUS|ADDR_S1[11]~11_combout ;
wire \Master_0|atconv|acc[12]~97_combout ;
wire \SRAM_Q_L1[0]~input_o ;
wire \SRAM_Q_L0[0]~input_o ;
wire \Master_0|ID_M[1]~0_combout ;
wire \ROM_Q_IMG[0]~input_o ;
wire \Slave_1|SRAM_ceb~0_combout ;
wire \Master_0|atconv|maxpool_buffer~32_combout ;
wire \u_BUS|Decoder0~1_combout ;
wire \Master_0|atconv|maxpool_buffer~33_combout ;
wire \ROM_Q_IMG[1]~input_o ;
wire \SRAM_Q_L0[1]~input_o ;
wire \Master_0|atconv|maxpool_buffer~30_combout ;
wire \SRAM_Q_L1[1]~input_o ;
wire \Master_0|atconv|maxpool_buffer~31_combout ;
wire \ROM_Q_IMG[2]~input_o ;
wire \SRAM_Q_L0[2]~input_o ;
wire \Master_0|atconv|maxpool_buffer~28_combout ;
wire \SRAM_Q_L1[2]~input_o ;
wire \Master_0|atconv|maxpool_buffer~29_combout ;
wire \SRAM_Q_L0[3]~input_o ;
wire \ROM_Q_IMG[3]~input_o ;
wire \Master_0|atconv|maxpool_buffer~26_combout ;
wire \SRAM_Q_L1[3]~input_o ;
wire \Master_0|atconv|maxpool_buffer~27_combout ;
wire \SRAM_Q_L1[4]~input_o ;
wire \ROM_Q_IMG[4]~input_o ;
wire \SRAM_Q_L0[4]~input_o ;
wire \Master_0|atconv|maxpool_buffer~0_combout ;
wire \Master_0|atconv|maxpool_buffer~1_combout ;
wire \SRAM_Q_L1[5]~input_o ;
wire \ROM_Q_IMG[5]~input_o ;
wire \SRAM_Q_L0[5]~input_o ;
wire \Master_0|atconv|maxpool_buffer~24_combout ;
wire \Master_0|atconv|maxpool_buffer~25_combout ;
wire \SRAM_Q_L0[6]~input_o ;
wire \ROM_Q_IMG[6]~input_o ;
wire \Master_0|atconv|maxpool_buffer~22_combout ;
wire \SRAM_Q_L1[6]~input_o ;
wire \Master_0|atconv|maxpool_buffer~23_combout ;
wire \ROM_Q_IMG[7]~input_o ;
wire \SRAM_Q_L0[7]~input_o ;
wire \Master_0|atconv|maxpool_buffer~20_combout ;
wire \SRAM_Q_L1[7]~input_o ;
wire \Master_0|atconv|maxpool_buffer~21_combout ;
wire \ROM_Q_IMG[8]~input_o ;
wire \SRAM_Q_L0[8]~input_o ;
wire \Master_0|atconv|maxpool_buffer~18_combout ;
wire \SRAM_Q_L1[8]~input_o ;
wire \Master_0|atconv|maxpool_buffer~19_combout ;
wire \SRAM_Q_L1[9]~input_o ;
wire \SRAM_Q_L0[9]~input_o ;
wire \ROM_Q_IMG[9]~input_o ;
wire \Master_0|atconv|maxpool_buffer~16_combout ;
wire \Master_0|atconv|maxpool_buffer~17_combout ;
wire \SRAM_Q_L1[10]~input_o ;
wire \SRAM_Q_L0[10]~input_o ;
wire \ROM_Q_IMG[10]~input_o ;
wire \Master_0|atconv|maxpool_buffer~14_combout ;
wire \Master_0|atconv|maxpool_buffer~15_combout ;
wire \SRAM_Q_L0[11]~input_o ;
wire \ROM_Q_IMG[11]~input_o ;
wire \Master_0|atconv|maxpool_buffer~12_combout ;
wire \SRAM_Q_L1[11]~input_o ;
wire \Master_0|atconv|maxpool_buffer~13_combout ;
wire \SRAM_Q_L0[12]~input_o ;
wire \ROM_Q_IMG[12]~input_o ;
wire \Master_0|atconv|maxpool_buffer~10_combout ;
wire \SRAM_Q_L1[12]~input_o ;
wire \Master_0|atconv|maxpool_buffer~11_combout ;
wire \SRAM_Q_L1[13]~input_o ;
wire \SRAM_Q_L0[13]~input_o ;
wire \ROM_Q_IMG[13]~input_o ;
wire \Master_0|atconv|maxpool_buffer~8_combout ;
wire \Master_0|atconv|maxpool_buffer~9_combout ;
wire \SRAM_Q_L1[14]~input_o ;
wire \SRAM_Q_L0[14]~input_o ;
wire \ROM_Q_IMG[14]~input_o ;
wire \Master_0|atconv|maxpool_buffer~6_combout ;
wire \Master_0|atconv|maxpool_buffer~7_combout ;
wire \SRAM_Q_L1[15]~input_o ;
wire \SRAM_Q_L0[15]~input_o ;
wire \ROM_Q_IMG[15]~input_o ;
wire \Master_0|atconv|maxpool_buffer~4_combout ;
wire \Master_0|atconv|maxpool_buffer~5_combout ;
wire \Master_0|atconv|Mux3~0_combout ;
wire \Master_0|atconv|Mux2~0_combout ;
wire \Master_0|atconv|Mux0~0_combout ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~dataout ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~0 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~1 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~2 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~3 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~4 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~5 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~6 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~7 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~8 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~9 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~10 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~11 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~12 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_mult1~13 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~dataout ;
wire \Master_0|atconv|acc[0]~32_combout ;
wire \~GND~combout ;
wire \Master_0|ADDR_M[4]~56_combout ;
wire \Master_0|atconv|acc[12]~96_combout ;
wire \Master_0|atconv|acc[12]~98_combout ;
wire \Master_0|atconv|acc[0]~33 ;
wire \Master_0|atconv|acc[1]~34_combout ;
wire \Master_0|atconv|acc[1]~35 ;
wire \Master_0|atconv|acc[2]~36_combout ;
wire \Master_0|atconv|acc[2]~37 ;
wire \Master_0|atconv|acc[3]~38_combout ;
wire \Master_0|atconv|acc[3]~39 ;
wire \Master_0|atconv|acc[4]~40_combout ;
wire \Master_0|atconv|Add10~0_combout ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \Master_0|atconv|acc[4]~41 ;
wire \Master_0|atconv|acc[5]~42_combout ;
wire \Master_0|atconv|acc[5]~43 ;
wire \Master_0|atconv|acc[6]~44_combout ;
wire \Master_0|atconv|acc[6]~45 ;
wire \Master_0|atconv|acc[7]~46_combout ;
wire \Master_0|atconv|acc[7]~47 ;
wire \Master_0|atconv|acc[8]~48_combout ;
wire \Master_0|atconv|acc[8]~49 ;
wire \Master_0|atconv|acc[9]~50_combout ;
wire \Master_0|atconv|acc[9]~51 ;
wire \Master_0|atconv|acc[10]~52_combout ;
wire \Master_0|atconv|acc[10]~53 ;
wire \Master_0|atconv|acc[11]~54_combout ;
wire \Master_0|atconv|acc[11]~55 ;
wire \Master_0|atconv|acc[12]~56_combout ;
wire \Master_0|atconv|acc[12]~57 ;
wire \Master_0|atconv|acc[13]~58_combout ;
wire \Master_0|atconv|acc[13]~59 ;
wire \Master_0|atconv|acc[14]~60_combout ;
wire \Master_0|atconv|acc[14]~61 ;
wire \Master_0|atconv|acc[15]~62_combout ;
wire \Master_0|atconv|acc[15]~63 ;
wire \Master_0|atconv|acc[16]~64_combout ;
wire \Master_0|atconv|acc[16]~65 ;
wire \Master_0|atconv|acc[17]~66_combout ;
wire \Master_0|atconv|acc[17]~67 ;
wire \Master_0|atconv|acc[18]~68_combout ;
wire \Master_0|atconv|acc[18]~69 ;
wire \Master_0|atconv|acc[19]~70_combout ;
wire \Master_0|atconv|acc[19]~71 ;
wire \Master_0|atconv|acc[20]~72_combout ;
wire \Master_0|atconv|acc[20]~73 ;
wire \Master_0|atconv|acc[21]~74_combout ;
wire \Master_0|atconv|acc[21]~75 ;
wire \Master_0|atconv|acc[22]~76_combout ;
wire \Master_0|atconv|acc[22]~77 ;
wire \Master_0|atconv|acc[23]~78_combout ;
wire \Master_0|atconv|acc[23]~79 ;
wire \Master_0|atconv|acc[24]~80_combout ;
wire \Master_0|atconv|acc[24]~81 ;
wire \Master_0|atconv|acc[25]~82_combout ;
wire \Master_0|atconv|acc[25]~83 ;
wire \Master_0|atconv|acc[26]~84_combout ;
wire \Master_0|atconv|acc[26]~85 ;
wire \Master_0|atconv|acc[27]~86_combout ;
wire \Master_0|atconv|acc[27]~87 ;
wire \Master_0|atconv|acc[28]~88_combout ;
wire \Master_0|atconv|acc[28]~89 ;
wire \Master_0|atconv|acc[29]~90_combout ;
wire \Master_0|atconv|acc[29]~91 ;
wire \Master_0|atconv|acc[30]~92_combout ;
wire \Master_0|atconv|acc[30]~93 ;
wire \Master_0|atconv|acc[31]~94_combout ;
wire \u_BUS|WDATA_S1[0]~21_combout ;
wire \Master_0|atconv|WideOr6~0_combout ;
wire \u_BUS|WDATA_S1[0]~4_combout ;
wire \Master_0|atconv|Add10~1 ;
wire \Master_0|atconv|Add10~2_combout ;
wire \u_BUS|WDATA_S1[1]~5_combout ;
wire \Master_0|atconv|Add10~3 ;
wire \Master_0|atconv|Add10~4_combout ;
wire \u_BUS|WDATA_S1[2]~6_combout ;
wire \Master_0|atconv|Add10~5 ;
wire \Master_0|atconv|Add10~6_combout ;
wire \u_BUS|WDATA_S1[3]~7_combout ;
wire \Master_0|atconv|maxpool_buffer[0][2]~2_combout ;
wire \Master_0|atconv|maxpool_buffer[0][15]~q ;
wire \Master_0|atconv|maxpool_buffer[1][15]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[1][10]~3_combout ;
wire \Master_0|atconv|maxpool_buffer[1][15]~q ;
wire \Master_0|atconv|maxpool_buffer[1][14]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[1][14]~q ;
wire \Master_0|atconv|maxpool_buffer[0][14]~q ;
wire \Master_0|atconv|maxpool_buffer[0][13]~q ;
wire \Master_0|atconv|maxpool_buffer[1][13]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[1][13]~q ;
wire \Master_0|atconv|maxpool_buffer[0][12]~q ;
wire \Master_0|atconv|maxpool_buffer[1][12]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[1][12]~q ;
wire \Master_0|atconv|maxpool_buffer[0][11]~q ;
wire \Master_0|atconv|maxpool_buffer[1][11]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[1][11]~q ;
wire \Master_0|atconv|maxpool_buffer[0][10]~q ;
wire \Master_0|atconv|maxpool_buffer[1][10]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[1][10]~q ;
wire \Master_0|atconv|maxpool_buffer[1][9]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[1][9]~q ;
wire \Master_0|atconv|maxpool_buffer[0][9]~q ;
wire \Master_0|atconv|maxpool_buffer[0][8]~q ;
wire \Master_0|atconv|maxpool_buffer[1][8]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[1][8]~q ;
wire \Master_0|atconv|maxpool_buffer[1][7]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[1][7]~q ;
wire \Master_0|atconv|maxpool_buffer[0][7]~q ;
wire \Master_0|atconv|maxpool_buffer[1][6]~q ;
wire \Master_0|atconv|maxpool_buffer[0][6]~q ;
wire \Master_0|atconv|maxpool_buffer[0][5]~q ;
wire \Master_0|atconv|maxpool_buffer[1][5]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[1][5]~q ;
wire \Master_0|atconv|maxpool_buffer[1][4]~q ;
wire \Master_0|atconv|maxpool_buffer[0][4]~q ;
wire \Master_0|atconv|maxpool_buffer[0][3]~q ;
wire \Master_0|atconv|maxpool_buffer[1][3]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[1][3]~q ;
wire \Master_0|atconv|maxpool_buffer[0][2]~q ;
wire \Master_0|atconv|maxpool_buffer[1][2]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[1][2]~q ;
wire \Master_0|atconv|maxpool_buffer[0][1]~q ;
wire \Master_0|atconv|maxpool_buffer[1][1]~q ;
wire \Master_0|atconv|maxpool_buffer[1][0]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[1][0]~q ;
wire \Master_0|atconv|maxpool_buffer[0][0]~q ;
wire \Master_0|atconv|LessThan6~1_cout ;
wire \Master_0|atconv|LessThan6~3_cout ;
wire \Master_0|atconv|LessThan6~5_cout ;
wire \Master_0|atconv|LessThan6~7_cout ;
wire \Master_0|atconv|LessThan6~9_cout ;
wire \Master_0|atconv|LessThan6~11_cout ;
wire \Master_0|atconv|LessThan6~13_cout ;
wire \Master_0|atconv|LessThan6~15_cout ;
wire \Master_0|atconv|LessThan6~17_cout ;
wire \Master_0|atconv|LessThan6~19_cout ;
wire \Master_0|atconv|LessThan6~21_cout ;
wire \Master_0|atconv|LessThan6~23_cout ;
wire \Master_0|atconv|LessThan6~25_cout ;
wire \Master_0|atconv|LessThan6~27_cout ;
wire \Master_0|atconv|LessThan6~29_cout ;
wire \Master_0|atconv|LessThan6~30_combout ;
wire \Master_0|atconv|max1[0]~15_combout ;
wire \Master_0|atconv|Equal7~11_combout ;
wire \Master_0|atconv|maxpool_buffer[2][9]~34_combout ;
wire \Master_0|atconv|maxpool_buffer[2][15]~q ;
wire \Master_0|atconv|maxpool_buffer[3][0]~35_combout ;
wire \Master_0|atconv|maxpool_buffer[3][15]~q ;
wire \Master_0|atconv|maxpool_buffer[2][14]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[2][14]~q ;
wire \Master_0|atconv|maxpool_buffer[3][14]~q ;
wire \Master_0|atconv|maxpool_buffer[3][13]~q ;
wire \Master_0|atconv|maxpool_buffer[2][13]~feeder_combout ;
wire \Master_0|atconv|maxpool_buffer[2][13]~q ;
wire \Master_0|atconv|maxpool_buffer[2][12]~q ;
wire \Master_0|atconv|maxpool_buffer[3][12]~q ;
wire \Master_0|atconv|maxpool_buffer[3][11]~q ;
wire \Master_0|atconv|maxpool_buffer[2][11]~q ;
wire \Master_0|atconv|maxpool_buffer[3][10]~q ;
wire \Master_0|atconv|maxpool_buffer[2][10]~q ;
wire \Master_0|atconv|maxpool_buffer[3][9]~q ;
wire \Master_0|atconv|maxpool_buffer[2][9]~q ;
wire \Master_0|atconv|maxpool_buffer[2][8]~q ;
wire \Master_0|atconv|maxpool_buffer[3][8]~q ;
wire \Master_0|atconv|maxpool_buffer[2][7]~q ;
wire \Master_0|atconv|maxpool_buffer[3][7]~q ;
wire \Master_0|atconv|maxpool_buffer[2][6]~q ;
wire \Master_0|atconv|maxpool_buffer[3][6]~q ;
wire \Master_0|atconv|maxpool_buffer[2][5]~q ;
wire \Master_0|atconv|maxpool_buffer[3][5]~q ;
wire \Master_0|atconv|maxpool_buffer[3][4]~q ;
wire \Master_0|atconv|maxpool_buffer[2][4]~q ;
wire \Master_0|atconv|maxpool_buffer[3][3]~q ;
wire \Master_0|atconv|maxpool_buffer[2][3]~q ;
wire \Master_0|atconv|maxpool_buffer[2][2]~q ;
wire \Master_0|atconv|maxpool_buffer[3][2]~q ;
wire \Master_0|atconv|maxpool_buffer[3][1]~q ;
wire \Master_0|atconv|maxpool_buffer[2][1]~q ;
wire \Master_0|atconv|maxpool_buffer[3][0]~q ;
wire \Master_0|atconv|maxpool_buffer[2][0]~q ;
wire \Master_0|atconv|LessThan7~1_cout ;
wire \Master_0|atconv|LessThan7~3_cout ;
wire \Master_0|atconv|LessThan7~5_cout ;
wire \Master_0|atconv|LessThan7~7_cout ;
wire \Master_0|atconv|LessThan7~9_cout ;
wire \Master_0|atconv|LessThan7~11_cout ;
wire \Master_0|atconv|LessThan7~13_cout ;
wire \Master_0|atconv|LessThan7~15_cout ;
wire \Master_0|atconv|LessThan7~17_cout ;
wire \Master_0|atconv|LessThan7~19_cout ;
wire \Master_0|atconv|LessThan7~21_cout ;
wire \Master_0|atconv|LessThan7~23_cout ;
wire \Master_0|atconv|LessThan7~25_cout ;
wire \Master_0|atconv|LessThan7~27_cout ;
wire \Master_0|atconv|LessThan7~29_cout ;
wire \Master_0|atconv|LessThan7~30_combout ;
wire \Master_0|atconv|max2[15]~1_combout ;
wire \Master_0|atconv|max1[15]~1_combout ;
wire \Master_0|atconv|max1[14]~2_combout ;
wire \Master_0|atconv|max2[14]~2_combout ;
wire \Master_0|atconv|max1[13]~3_combout ;
wire \Master_0|atconv|max2[13]~3_combout ;
wire \Master_0|atconv|max1[12]~4_combout ;
wire \Master_0|atconv|max2[12]~4_combout ;
wire \Master_0|atconv|max2[11]~5_combout ;
wire \Master_0|atconv|max1[11]~5_combout ;
wire \Master_0|atconv|max2[10]~6_combout ;
wire \Master_0|atconv|max1[10]~6_combout ;
wire \Master_0|atconv|max1[9]~7_combout ;
wire \Master_0|atconv|max2[9]~7_combout ;
wire \Master_0|atconv|max1[8]~8_combout ;
wire \Master_0|atconv|max2[8]~8_combout ;
wire \Master_0|atconv|max1[7]~9_combout ;
wire \Master_0|atconv|max2[7]~9_combout ;
wire \Master_0|atconv|max1[6]~10_combout ;
wire \Master_0|atconv|max2[6]~10_combout ;
wire \Master_0|atconv|max2[5]~11_combout ;
wire \Master_0|atconv|max1[5]~11_combout ;
wire \Master_0|atconv|max2[4]~0_combout ;
wire \Master_0|atconv|max1[4]~0_combout ;
wire \Master_0|atconv|max2[3]~12_combout ;
wire \Master_0|atconv|max1[3]~12_combout ;
wire \Master_0|atconv|max2[2]~13_combout ;
wire \Master_0|atconv|max1[2]~13_combout ;
wire \Master_0|atconv|max2[1]~14_combout ;
wire \Master_0|atconv|max1[1]~14_combout ;
wire \Master_0|atconv|max2[0]~15_combout ;
wire \Master_0|atconv|LessThan8~1_cout ;
wire \Master_0|atconv|LessThan8~3_cout ;
wire \Master_0|atconv|LessThan8~5_cout ;
wire \Master_0|atconv|LessThan8~7_cout ;
wire \Master_0|atconv|LessThan8~9_cout ;
wire \Master_0|atconv|LessThan8~11_cout ;
wire \Master_0|atconv|LessThan8~13_cout ;
wire \Master_0|atconv|LessThan8~15_cout ;
wire \Master_0|atconv|LessThan8~17_cout ;
wire \Master_0|atconv|LessThan8~19_cout ;
wire \Master_0|atconv|LessThan8~21_cout ;
wire \Master_0|atconv|LessThan8~23_cout ;
wire \Master_0|atconv|LessThan8~25_cout ;
wire \Master_0|atconv|LessThan8~27_cout ;
wire \Master_0|atconv|LessThan8~29_cout ;
wire \Master_0|atconv|LessThan8~30_combout ;
wire \Master_0|atconv|Equal7~9_combout ;
wire \Master_0|atconv|Equal7~10_combout ;
wire \Master_0|atconv|Equal7~8_combout ;
wire \Master_0|WDATA_M[15]~0_combout ;
wire \Master_0|atconv|max_val[4]~0_combout ;
wire \Master_0|WDATA_M[4]~1_combout ;
wire \Master_0|atconv|Add17~0_combout ;
wire \Master_0|atconv|Add10~7 ;
wire \Master_0|atconv|Add10~8_combout ;
wire \Master_0|WDATA_M[4]~2_combout ;
wire \u_BUS|WDATA_S1[4]~8_combout ;
wire \u_BUS|WDATA_S1[4]~9_combout ;
wire \Master_0|atconv|Add10~9 ;
wire \Master_0|atconv|Add10~10_combout ;
wire \Master_0|atconv|max_val[5]~1_combout ;
wire \Master_0|WDATA_M[5]~3_combout ;
wire \Master_0|atconv|Add17~1 ;
wire \Master_0|atconv|Add17~2_combout ;
wire \Master_0|WDATA_M[5]~4_combout ;
wire \u_BUS|WDATA_S1[5]~10_combout ;
wire \Master_0|atconv|max_val[6]~2_combout ;
wire \Master_0|WDATA_M[6]~5_combout ;
wire \Master_0|atconv|Add10~11 ;
wire \Master_0|atconv|Add10~12_combout ;
wire \Master_0|atconv|Add17~3 ;
wire \Master_0|atconv|Add17~4_combout ;
wire \Master_0|WDATA_M[6]~6_combout ;
wire \u_BUS|WDATA_S1[6]~11_combout ;
wire \Master_0|atconv|max_val[7]~3_combout ;
wire \Master_0|atconv|Add17~5 ;
wire \Master_0|atconv|Add17~6_combout ;
wire \Master_0|WDATA_M[7]~7_combout ;
wire \Master_0|atconv|Add10~13 ;
wire \Master_0|atconv|Add10~14_combout ;
wire \Master_0|WDATA_M[7]~8_combout ;
wire \u_BUS|WDATA_S1[7]~12_combout ;
wire \Master_0|atconv|Add10~15 ;
wire \Master_0|atconv|Add10~16_combout ;
wire \Master_0|atconv|max_val[8]~4_combout ;
wire \Master_0|WDATA_M[8]~9_combout ;
wire \Master_0|atconv|Add17~7 ;
wire \Master_0|atconv|Add17~8_combout ;
wire \Master_0|WDATA_M[8]~10_combout ;
wire \u_BUS|WDATA_S1[8]~13_combout ;
wire \Master_0|atconv|Add10~17 ;
wire \Master_0|atconv|Add10~18_combout ;
wire \Master_0|atconv|max_val[9]~5_combout ;
wire \Master_0|atconv|Add17~9 ;
wire \Master_0|atconv|Add17~10_combout ;
wire \Master_0|WDATA_M[9]~11_combout ;
wire \Master_0|WDATA_M[9]~12_combout ;
wire \u_BUS|WDATA_S1[9]~14_combout ;
wire \Master_0|atconv|max_val[10]~6_combout ;
wire \Master_0|atconv|Add17~11 ;
wire \Master_0|atconv|Add17~12_combout ;
wire \Master_0|atconv|Add10~19 ;
wire \Master_0|atconv|Add10~20_combout ;
wire \Master_0|WDATA_M[10]~13_combout ;
wire \Master_0|WDATA_M[10]~14_combout ;
wire \u_BUS|WDATA_S1[10]~15_combout ;
wire \Master_0|atconv|max_val[11]~7_combout ;
wire \Master_0|atconv|Add17~13 ;
wire \Master_0|atconv|Add17~14_combout ;
wire \Master_0|WDATA_M[11]~15_combout ;
wire \Master_0|atconv|Add10~21 ;
wire \Master_0|atconv|Add10~22_combout ;
wire \Master_0|WDATA_M[11]~16_combout ;
wire \u_BUS|WDATA_S1[11]~16_combout ;
wire \Master_0|atconv|max_val[12]~8_combout ;
wire \Master_0|atconv|Add17~15 ;
wire \Master_0|atconv|Add17~16_combout ;
wire \Master_0|atconv|Add10~23 ;
wire \Master_0|atconv|Add10~24_combout ;
wire \Master_0|WDATA_M[12]~17_combout ;
wire \Master_0|WDATA_M[12]~18_combout ;
wire \u_BUS|WDATA_S1[12]~17_combout ;
wire \Master_0|atconv|max_val[13]~9_combout ;
wire \Master_0|atconv|Add17~17 ;
wire \Master_0|atconv|Add17~18_combout ;
wire \Master_0|atconv|Add10~25 ;
wire \Master_0|atconv|Add10~26_combout ;
wire \Master_0|WDATA_M[13]~19_combout ;
wire \Master_0|WDATA_M[13]~20_combout ;
wire \u_BUS|WDATA_S1[13]~18_combout ;
wire \Master_0|atconv|max_val[14]~10_combout ;
wire \Master_0|WDATA_M[14]~21_combout ;
wire \Master_0|atconv|Add10~27 ;
wire \Master_0|atconv|Add10~28_combout ;
wire \Master_0|atconv|Add17~19 ;
wire \Master_0|atconv|Add17~20_combout ;
wire \Master_0|WDATA_M[14]~22_combout ;
wire \u_BUS|WDATA_S1[14]~19_combout ;
wire \Master_0|atconv|max_val[15]~11_combout ;
wire \Master_0|atconv|Add17~21 ;
wire \Master_0|atconv|Add17~22_combout ;
wire \Master_0|atconv|Add10~29 ;
wire \Master_0|atconv|Add10~30_combout ;
wire \Master_0|WDATA_M[15]~23_combout ;
wire \Master_0|WDATA_M[15]~24_combout ;
wire \u_BUS|WDATA_S1[15]~20_combout ;
wire \Slave_1|SRAM_ceb~1_combout ;
wire \u_BUS|WVALID_S1~0_combout ;
wire \u_BUS|ADDR_S2[0]~0_combout ;
wire \u_BUS|ADDR_S2[1]~1_combout ;
wire \u_BUS|ADDR_S2[2]~2_combout ;
wire \u_BUS|ADDR_S2[3]~3_combout ;
wire \u_BUS|ADDR_S2[4]~4_combout ;
wire \u_BUS|ADDR_S2[5]~5_combout ;
wire \u_BUS|ADDR_S2[6]~6_combout ;
wire \u_BUS|ADDR_S2[7]~7_combout ;
wire \u_BUS|ADDR_S2[8]~8_combout ;
wire \u_BUS|ADDR_S2[9]~9_combout ;
wire \u_BUS|ADDR_S2[10]~10_combout ;
wire \u_BUS|ADDR_S2[11]~11_combout ;
wire \u_BUS|WDATA_S2[4]~14_combout ;
wire \u_BUS|WDATA_S2[4]~2_combout ;
wire \u_BUS|WDATA_S2[5]~3_combout ;
wire \u_BUS|WDATA_S2[6]~4_combout ;
wire \u_BUS|WDATA_S2[7]~5_combout ;
wire \u_BUS|WDATA_S2[8]~6_combout ;
wire \u_BUS|WDATA_S2[9]~7_combout ;
wire \u_BUS|WDATA_S2[10]~8_combout ;
wire \u_BUS|WDATA_S2[11]~9_combout ;
wire \u_BUS|WDATA_S2[12]~10_combout ;
wire \u_BUS|WDATA_S2[13]~11_combout ;
wire \u_BUS|WDATA_S2[14]~12_combout ;
wire \u_BUS|WDATA_S2[15]~13_combout ;
wire \u_BUS|Decoder0~2_combout ;
wire \u_BUS|ADDR_S0[0]~0_combout ;
wire \u_BUS|ADDR_S0[1]~1_combout ;
wire \u_BUS|ADDR_S0[2]~2_combout ;
wire \u_BUS|ADDR_S0[3]~3_combout ;
wire \u_BUS|ADDR_S0[4]~4_combout ;
wire \u_BUS|ADDR_S0[5]~5_combout ;
wire \u_BUS|ADDR_S0[6]~6_combout ;
wire \u_BUS|ADDR_S0[7]~7_combout ;
wire \u_BUS|ADDR_S0[8]~8_combout ;
wire \u_BUS|ADDR_S0[9]~9_combout ;
wire \u_BUS|ADDR_S0[10]~10_combout ;
wire \u_BUS|ADDR_S0[11]~11_combout ;
wire \u_BUS|RVALID_S0~0_combout ;
wire [6:0] \Master_0|atconv|center_col ;
wire [5:0] \Master_0|atconv|pool_col ;
wire [4:0] \Master_0|atconv|data_counter ;
wire [11:0] \Master_0|atconv|store_counter ;
wire [5:0] \Master_0|atconv|pool_row ;
wire [1:0] \Master_0|atconv|maxpool_counter ;
wire [6:0] \Master_0|atconv|center_row ;
wire [31:0] \Master_0|atconv|acc ;

wire [35:0] \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \Master_0|atconv|Mult0|auto_generated|mac_out2~0  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~1  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~2  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~3  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~4  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~5  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~6  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~7  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~8  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~9  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~10  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~11  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~12  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~13  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~dataout  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT1  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT2  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT3  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT4  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT5  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT6  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT7  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT8  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT9  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT10  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT11  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT12  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT13  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT14  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT15  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT16  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT17  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT18  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT19  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT20  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  = \Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~0  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~1  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~2  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~3  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~4  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~5  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~6  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~7  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~8  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~9  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~10  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~11  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~12  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~13  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~dataout  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT1  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT2  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT3  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT4  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT5  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT6  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT7  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT8  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT9  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT10  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT11  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT12  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT13  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT14  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT15  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT16  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT17  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT18  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT19  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT20  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT21  = \Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X62_Y0_N2
cycloneive_io_obuf \done~output (
	.i(\Master_0|atconv|cur_state.DONE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cycloneive_io_obuf \SRAM_A_L0[0]~output (
	.i(\u_BUS|ADDR_S1[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[0]~output .bus_hold = "false";
defparam \SRAM_A_L0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneive_io_obuf \SRAM_A_L0[1]~output (
	.i(\u_BUS|ADDR_S1[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[1]~output .bus_hold = "false";
defparam \SRAM_A_L0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \SRAM_A_L0[2]~output (
	.i(\u_BUS|ADDR_S1[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[2]~output .bus_hold = "false";
defparam \SRAM_A_L0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N23
cycloneive_io_obuf \SRAM_A_L0[3]~output (
	.i(\u_BUS|ADDR_S1[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[3]~output .bus_hold = "false";
defparam \SRAM_A_L0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N9
cycloneive_io_obuf \SRAM_A_L0[4]~output (
	.i(\u_BUS|ADDR_S1[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[4]~output .bus_hold = "false";
defparam \SRAM_A_L0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N23
cycloneive_io_obuf \SRAM_A_L0[5]~output (
	.i(\u_BUS|ADDR_S1[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[5]~output .bus_hold = "false";
defparam \SRAM_A_L0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneive_io_obuf \SRAM_A_L0[6]~output (
	.i(\u_BUS|ADDR_S1[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[6]~output .bus_hold = "false";
defparam \SRAM_A_L0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \SRAM_A_L0[7]~output (
	.i(\u_BUS|ADDR_S1[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[7]~output .bus_hold = "false";
defparam \SRAM_A_L0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N23
cycloneive_io_obuf \SRAM_A_L0[8]~output (
	.i(\u_BUS|ADDR_S1[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[8]~output .bus_hold = "false";
defparam \SRAM_A_L0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneive_io_obuf \SRAM_A_L0[9]~output (
	.i(\u_BUS|ADDR_S1[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[9]~output .bus_hold = "false";
defparam \SRAM_A_L0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneive_io_obuf \SRAM_A_L0[10]~output (
	.i(\u_BUS|ADDR_S1[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[10]~output .bus_hold = "false";
defparam \SRAM_A_L0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N9
cycloneive_io_obuf \SRAM_A_L0[11]~output (
	.i(\u_BUS|ADDR_S1[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[11]~output .bus_hold = "false";
defparam \SRAM_A_L0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y53_N2
cycloneive_io_obuf \SRAM_D_L0[0]~output (
	.i(\u_BUS|WDATA_S1[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[0]~output .bus_hold = "false";
defparam \SRAM_D_L0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \SRAM_D_L0[1]~output (
	.i(\u_BUS|WDATA_S1[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[1]~output .bus_hold = "false";
defparam \SRAM_D_L0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y19_N16
cycloneive_io_obuf \SRAM_D_L0[2]~output (
	.i(\u_BUS|WDATA_S1[2]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[2]~output .bus_hold = "false";
defparam \SRAM_D_L0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_D_L0[3]~output (
	.i(\u_BUS|WDATA_S1[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[3]~output .bus_hold = "false";
defparam \SRAM_D_L0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_D_L0[4]~output (
	.i(\u_BUS|WDATA_S1[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[4]~output .bus_hold = "false";
defparam \SRAM_D_L0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
cycloneive_io_obuf \SRAM_D_L0[5]~output (
	.i(\u_BUS|WDATA_S1[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[5]~output .bus_hold = "false";
defparam \SRAM_D_L0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \SRAM_D_L0[6]~output (
	.i(\u_BUS|WDATA_S1[6]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[6]~output .bus_hold = "false";
defparam \SRAM_D_L0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \SRAM_D_L0[7]~output (
	.i(\u_BUS|WDATA_S1[7]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[7]~output .bus_hold = "false";
defparam \SRAM_D_L0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y17_N23
cycloneive_io_obuf \SRAM_D_L0[8]~output (
	.i(\u_BUS|WDATA_S1[8]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[8]~output .bus_hold = "false";
defparam \SRAM_D_L0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N23
cycloneive_io_obuf \SRAM_D_L0[9]~output (
	.i(\u_BUS|WDATA_S1[9]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[9]~output .bus_hold = "false";
defparam \SRAM_D_L0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N23
cycloneive_io_obuf \SRAM_D_L0[10]~output (
	.i(\u_BUS|WDATA_S1[10]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[10]~output .bus_hold = "false";
defparam \SRAM_D_L0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N9
cycloneive_io_obuf \SRAM_D_L0[11]~output (
	.i(\u_BUS|WDATA_S1[11]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[11]~output .bus_hold = "false";
defparam \SRAM_D_L0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \SRAM_D_L0[12]~output (
	.i(\u_BUS|WDATA_S1[12]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[12]~output .bus_hold = "false";
defparam \SRAM_D_L0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N2
cycloneive_io_obuf \SRAM_D_L0[13]~output (
	.i(\u_BUS|WDATA_S1[13]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[13]~output .bus_hold = "false";
defparam \SRAM_D_L0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y21_N16
cycloneive_io_obuf \SRAM_D_L0[14]~output (
	.i(\u_BUS|WDATA_S1[14]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[14]~output .bus_hold = "false";
defparam \SRAM_D_L0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_D_L0[15]~output (
	.i(\u_BUS|WDATA_S1[15]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[15]~output .bus_hold = "false";
defparam \SRAM_D_L0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N16
cycloneive_io_obuf \SRAM_ceb_L0~output (
	.i(\Slave_1|SRAM_ceb~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ceb_L0~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ceb_L0~output .bus_hold = "false";
defparam \SRAM_ceb_L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N16
cycloneive_io_obuf \SRAM_web_L0~output (
	.i(!\u_BUS|WVALID_S1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_web_L0~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_web_L0~output .bus_hold = "false";
defparam \SRAM_web_L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N23
cycloneive_io_obuf \SRAM_A_L1[0]~output (
	.i(\u_BUS|ADDR_S2[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[0]~output .bus_hold = "false";
defparam \SRAM_A_L1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneive_io_obuf \SRAM_A_L1[1]~output (
	.i(\u_BUS|ADDR_S2[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[1]~output .bus_hold = "false";
defparam \SRAM_A_L1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \SRAM_A_L1[2]~output (
	.i(\u_BUS|ADDR_S2[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[2]~output .bus_hold = "false";
defparam \SRAM_A_L1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N23
cycloneive_io_obuf \SRAM_A_L1[3]~output (
	.i(\u_BUS|ADDR_S2[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[3]~output .bus_hold = "false";
defparam \SRAM_A_L1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \SRAM_A_L1[4]~output (
	.i(\u_BUS|ADDR_S2[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[4]~output .bus_hold = "false";
defparam \SRAM_A_L1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \SRAM_A_L1[5]~output (
	.i(\u_BUS|ADDR_S2[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[5]~output .bus_hold = "false";
defparam \SRAM_A_L1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \SRAM_A_L1[6]~output (
	.i(\u_BUS|ADDR_S2[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[6]~output .bus_hold = "false";
defparam \SRAM_A_L1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N2
cycloneive_io_obuf \SRAM_A_L1[7]~output (
	.i(\u_BUS|ADDR_S2[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[7]~output .bus_hold = "false";
defparam \SRAM_A_L1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y16_N9
cycloneive_io_obuf \SRAM_A_L1[8]~output (
	.i(\u_BUS|ADDR_S2[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[8]~output .bus_hold = "false";
defparam \SRAM_A_L1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \SRAM_A_L1[9]~output (
	.i(\u_BUS|ADDR_S2[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[9]~output .bus_hold = "false";
defparam \SRAM_A_L1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \SRAM_A_L1[10]~output (
	.i(\u_BUS|ADDR_S2[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[10]~output .bus_hold = "false";
defparam \SRAM_A_L1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y12_N23
cycloneive_io_obuf \SRAM_A_L1[11]~output (
	.i(\u_BUS|ADDR_S2[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[11]~output .bus_hold = "false";
defparam \SRAM_A_L1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N16
cycloneive_io_obuf \SRAM_D_L1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[0]~output .bus_hold = "false";
defparam \SRAM_D_L1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N2
cycloneive_io_obuf \SRAM_D_L1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[1]~output .bus_hold = "false";
defparam \SRAM_D_L1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y53_N2
cycloneive_io_obuf \SRAM_D_L1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[2]~output .bus_hold = "false";
defparam \SRAM_D_L1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N9
cycloneive_io_obuf \SRAM_D_L1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[3]~output .bus_hold = "false";
defparam \SRAM_D_L1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \SRAM_D_L1[4]~output (
	.i(\u_BUS|WDATA_S2[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[4]~output .bus_hold = "false";
defparam \SRAM_D_L1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_D_L1[5]~output (
	.i(\u_BUS|WDATA_S2[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[5]~output .bus_hold = "false";
defparam \SRAM_D_L1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \SRAM_D_L1[6]~output (
	.i(\u_BUS|WDATA_S2[6]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[6]~output .bus_hold = "false";
defparam \SRAM_D_L1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N9
cycloneive_io_obuf \SRAM_D_L1[7]~output (
	.i(\u_BUS|WDATA_S2[7]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[7]~output .bus_hold = "false";
defparam \SRAM_D_L1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \SRAM_D_L1[8]~output (
	.i(\u_BUS|WDATA_S2[8]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[8]~output .bus_hold = "false";
defparam \SRAM_D_L1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \SRAM_D_L1[9]~output (
	.i(\u_BUS|WDATA_S2[9]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[9]~output .bus_hold = "false";
defparam \SRAM_D_L1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \SRAM_D_L1[10]~output (
	.i(\u_BUS|WDATA_S2[10]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[10]~output .bus_hold = "false";
defparam \SRAM_D_L1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_D_L1[11]~output (
	.i(\u_BUS|WDATA_S2[11]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[11]~output .bus_hold = "false";
defparam \SRAM_D_L1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N2
cycloneive_io_obuf \SRAM_D_L1[12]~output (
	.i(\u_BUS|WDATA_S2[12]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[12]~output .bus_hold = "false";
defparam \SRAM_D_L1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y53_N16
cycloneive_io_obuf \SRAM_D_L1[13]~output (
	.i(\u_BUS|WDATA_S2[13]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[13]~output .bus_hold = "false";
defparam \SRAM_D_L1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N2
cycloneive_io_obuf \SRAM_D_L1[14]~output (
	.i(\u_BUS|WDATA_S2[14]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[14]~output .bus_hold = "false";
defparam \SRAM_D_L1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
cycloneive_io_obuf \SRAM_D_L1[15]~output (
	.i(\u_BUS|WDATA_S2[15]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[15]~output .bus_hold = "false";
defparam \SRAM_D_L1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y53_N2
cycloneive_io_obuf \SRAM_ceb_L1~output (
	.i(\u_BUS|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ceb_L1~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ceb_L1~output .bus_hold = "false";
defparam \SRAM_ceb_L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y53_N9
cycloneive_io_obuf \SRAM_web_L1~output (
	.i(!\u_BUS|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_web_L1~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_web_L1~output .bus_hold = "false";
defparam \SRAM_web_L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \ROM_A_IMG[0]~output (
	.i(\u_BUS|ADDR_S0[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[0]~output .bus_hold = "false";
defparam \ROM_A_IMG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ROM_A_IMG[1]~output (
	.i(\u_BUS|ADDR_S0[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[1]~output .bus_hold = "false";
defparam \ROM_A_IMG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N2
cycloneive_io_obuf \ROM_A_IMG[2]~output (
	.i(\u_BUS|ADDR_S0[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[2]~output .bus_hold = "false";
defparam \ROM_A_IMG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N16
cycloneive_io_obuf \ROM_A_IMG[3]~output (
	.i(\u_BUS|ADDR_S0[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[3]~output .bus_hold = "false";
defparam \ROM_A_IMG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N16
cycloneive_io_obuf \ROM_A_IMG[4]~output (
	.i(\u_BUS|ADDR_S0[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[4]~output .bus_hold = "false";
defparam \ROM_A_IMG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y15_N2
cycloneive_io_obuf \ROM_A_IMG[5]~output (
	.i(\u_BUS|ADDR_S0[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[5]~output .bus_hold = "false";
defparam \ROM_A_IMG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneive_io_obuf \ROM_A_IMG[6]~output (
	.i(\u_BUS|ADDR_S0[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[6]~output .bus_hold = "false";
defparam \ROM_A_IMG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N16
cycloneive_io_obuf \ROM_A_IMG[7]~output (
	.i(\u_BUS|ADDR_S0[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[7]~output .bus_hold = "false";
defparam \ROM_A_IMG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \ROM_A_IMG[8]~output (
	.i(\u_BUS|ADDR_S0[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[8]~output .bus_hold = "false";
defparam \ROM_A_IMG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneive_io_obuf \ROM_A_IMG[9]~output (
	.i(\u_BUS|ADDR_S0[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[9]~output .bus_hold = "false";
defparam \ROM_A_IMG[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cycloneive_io_obuf \ROM_A_IMG[10]~output (
	.i(\u_BUS|ADDR_S0[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[10]~output .bus_hold = "false";
defparam \ROM_A_IMG[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \ROM_A_IMG[11]~output (
	.i(\u_BUS|ADDR_S0[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[11]~output .bus_hold = "false";
defparam \ROM_A_IMG[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y16_N2
cycloneive_io_obuf \ROM_rd_IMG~output (
	.i(!\u_BUS|RVALID_S0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_rd_IMG~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_rd_IMG~output .bus_hold = "false";
defparam \ROM_rd_IMG~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneive_lcell_comb \Master_0|atconv|data_counter[0]~5 (
// Equation(s):
// \Master_0|atconv|data_counter[0]~5_combout  = \Master_0|atconv|data_counter [0] $ (VCC)
// \Master_0|atconv|data_counter[0]~6  = CARRY(\Master_0|atconv|data_counter [0])

	.dataa(gnd),
	.datab(\Master_0|atconv|data_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|data_counter[0]~5_combout ),
	.cout(\Master_0|atconv|data_counter[0]~6 ));
// synopsys translate_off
defparam \Master_0|atconv|data_counter[0]~5 .lut_mask = 16'h33CC;
defparam \Master_0|atconv|data_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \Master_0|atconv|center_row[0]~7 (
// Equation(s):
// \Master_0|atconv|center_row[0]~7_combout  = \Master_0|atconv|center_row [0] $ (VCC)
// \Master_0|atconv|center_row[0]~8  = CARRY(\Master_0|atconv|center_row [0])

	.dataa(gnd),
	.datab(\Master_0|atconv|center_row [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|center_row[0]~7_combout ),
	.cout(\Master_0|atconv|center_row[0]~8 ));
// synopsys translate_off
defparam \Master_0|atconv|center_row[0]~7 .lut_mask = 16'h33CC;
defparam \Master_0|atconv|center_row[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneive_lcell_comb \Master_0|atconv|center_col[0]~7 (
// Equation(s):
// \Master_0|atconv|center_col[0]~7_combout  = \Master_0|atconv|center_col [0] $ (VCC)
// \Master_0|atconv|center_col[0]~8  = CARRY(\Master_0|atconv|center_col [0])

	.dataa(\Master_0|atconv|center_col [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|center_col[0]~7_combout ),
	.cout(\Master_0|atconv|center_col[0]~8 ));
// synopsys translate_off
defparam \Master_0|atconv|center_col[0]~7 .lut_mask = 16'h55AA;
defparam \Master_0|atconv|center_col[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneive_lcell_comb \Master_0|atconv|center_col[1]~9 (
// Equation(s):
// \Master_0|atconv|center_col[1]~9_combout  = (\Master_0|atconv|center_col [1] & (!\Master_0|atconv|center_col[0]~8 )) # (!\Master_0|atconv|center_col [1] & ((\Master_0|atconv|center_col[0]~8 ) # (GND)))
// \Master_0|atconv|center_col[1]~10  = CARRY((!\Master_0|atconv|center_col[0]~8 ) # (!\Master_0|atconv|center_col [1]))

	.dataa(gnd),
	.datab(\Master_0|atconv|center_col [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|center_col[0]~8 ),
	.combout(\Master_0|atconv|center_col[1]~9_combout ),
	.cout(\Master_0|atconv|center_col[1]~10 ));
// synopsys translate_off
defparam \Master_0|atconv|center_col[1]~9 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|center_col[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N30
cycloneive_lcell_comb \Master_0|atconv|center_col[0]~22 (
// Equation(s):
// \Master_0|atconv|center_col[0]~22_combout  = (\rst~input_o ) # (\Master_0|atconv|cur_state.WRITE_L0~q )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|center_col[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|center_col[0]~22 .lut_mask = 16'hFFCC;
defparam \Master_0|atconv|center_col[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N15
dffeas \Master_0|atconv|center_col[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|center_col[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|center_col[0]~21_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|center_col[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|center_col [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|center_col[1] .is_wysiwyg = "true";
defparam \Master_0|atconv|center_col[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneive_lcell_comb \Master_0|atconv|center_col[2]~11 (
// Equation(s):
// \Master_0|atconv|center_col[2]~11_combout  = (\Master_0|atconv|center_col [2] & (\Master_0|atconv|center_col[1]~10  $ (GND))) # (!\Master_0|atconv|center_col [2] & (!\Master_0|atconv|center_col[1]~10  & VCC))
// \Master_0|atconv|center_col[2]~12  = CARRY((\Master_0|atconv|center_col [2] & !\Master_0|atconv|center_col[1]~10 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|center_col [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|center_col[1]~10 ),
	.combout(\Master_0|atconv|center_col[2]~11_combout ),
	.cout(\Master_0|atconv|center_col[2]~12 ));
// synopsys translate_off
defparam \Master_0|atconv|center_col[2]~11 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|center_col[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y20_N17
dffeas \Master_0|atconv|center_col[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|center_col[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|center_col[0]~21_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|center_col[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|center_col [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|center_col[2] .is_wysiwyg = "true";
defparam \Master_0|atconv|center_col[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneive_lcell_comb \Master_0|atconv|center_col[3]~13 (
// Equation(s):
// \Master_0|atconv|center_col[3]~13_combout  = (\Master_0|atconv|center_col [3] & (!\Master_0|atconv|center_col[2]~12 )) # (!\Master_0|atconv|center_col [3] & ((\Master_0|atconv|center_col[2]~12 ) # (GND)))
// \Master_0|atconv|center_col[3]~14  = CARRY((!\Master_0|atconv|center_col[2]~12 ) # (!\Master_0|atconv|center_col [3]))

	.dataa(gnd),
	.datab(\Master_0|atconv|center_col [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|center_col[2]~12 ),
	.combout(\Master_0|atconv|center_col[3]~13_combout ),
	.cout(\Master_0|atconv|center_col[3]~14 ));
// synopsys translate_off
defparam \Master_0|atconv|center_col[3]~13 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|center_col[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y20_N19
dffeas \Master_0|atconv|center_col[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|center_col[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|center_col[0]~21_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|center_col[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|center_col [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|center_col[3] .is_wysiwyg = "true";
defparam \Master_0|atconv|center_col[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneive_lcell_comb \Master_0|atconv|center_col[4]~15 (
// Equation(s):
// \Master_0|atconv|center_col[4]~15_combout  = (\Master_0|atconv|center_col [4] & (\Master_0|atconv|center_col[3]~14  $ (GND))) # (!\Master_0|atconv|center_col [4] & (!\Master_0|atconv|center_col[3]~14  & VCC))
// \Master_0|atconv|center_col[4]~16  = CARRY((\Master_0|atconv|center_col [4] & !\Master_0|atconv|center_col[3]~14 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|center_col [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|center_col[3]~14 ),
	.combout(\Master_0|atconv|center_col[4]~15_combout ),
	.cout(\Master_0|atconv|center_col[4]~16 ));
// synopsys translate_off
defparam \Master_0|atconv|center_col[4]~15 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|center_col[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y20_N21
dffeas \Master_0|atconv|center_col[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|center_col[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|center_col[0]~21_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|center_col[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|center_col [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|center_col[4] .is_wysiwyg = "true";
defparam \Master_0|atconv|center_col[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneive_lcell_comb \Master_0|atconv|center_col[5]~17 (
// Equation(s):
// \Master_0|atconv|center_col[5]~17_combout  = (\Master_0|atconv|center_col [5] & (!\Master_0|atconv|center_col[4]~16 )) # (!\Master_0|atconv|center_col [5] & ((\Master_0|atconv|center_col[4]~16 ) # (GND)))
// \Master_0|atconv|center_col[5]~18  = CARRY((!\Master_0|atconv|center_col[4]~16 ) # (!\Master_0|atconv|center_col [5]))

	.dataa(\Master_0|atconv|center_col [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|center_col[4]~16 ),
	.combout(\Master_0|atconv|center_col[5]~17_combout ),
	.cout(\Master_0|atconv|center_col[5]~18 ));
// synopsys translate_off
defparam \Master_0|atconv|center_col[5]~17 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|center_col[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \Master_0|atconv|center_col[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|center_col[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|center_col[0]~21_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|center_col[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|center_col [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|center_col[5] .is_wysiwyg = "true";
defparam \Master_0|atconv|center_col[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneive_lcell_comb \Master_0|atconv|Equal4~1 (
// Equation(s):
// \Master_0|atconv|Equal4~1_combout  = ((\Master_0|atconv|Equal4~0_combout ) # ((!\Master_0|atconv|center_col [3]) # (!\Master_0|atconv|center_col [5]))) # (!\Master_0|atconv|center_col [4])

	.dataa(\Master_0|atconv|center_col [4]),
	.datab(\Master_0|atconv|Equal4~0_combout ),
	.datac(\Master_0|atconv|center_col [5]),
	.datad(\Master_0|atconv|center_col [3]),
	.cin(gnd),
	.combout(\Master_0|atconv|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Equal4~1 .lut_mask = 16'hDFFF;
defparam \Master_0|atconv|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneive_lcell_comb \Master_0|atconv|center_col[0]~21 (
// Equation(s):
// \Master_0|atconv|center_col[0]~21_combout  = (\rst~input_o ) # (!\Master_0|atconv|Equal4~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\Master_0|atconv|Equal4~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|center_col[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|center_col[0]~21 .lut_mask = 16'hF0FF;
defparam \Master_0|atconv|center_col[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N13
dffeas \Master_0|atconv|center_col[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|center_col[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|center_col[0]~21_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|center_col[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|center_col [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|center_col[0] .is_wysiwyg = "true";
defparam \Master_0|atconv|center_col[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \Master_0|atconv|center_col[6]~19 (
// Equation(s):
// \Master_0|atconv|center_col[6]~19_combout  = \Master_0|atconv|center_col[5]~18  $ (!\Master_0|atconv|center_col [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|center_col [6]),
	.cin(\Master_0|atconv|center_col[5]~18 ),
	.combout(\Master_0|atconv|center_col[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|center_col[6]~19 .lut_mask = 16'hF00F;
defparam \Master_0|atconv|center_col[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \Master_0|atconv|center_col[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|center_col[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|center_col[0]~21_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|center_col[0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|center_col [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|center_col[6] .is_wysiwyg = "true";
defparam \Master_0|atconv|center_col[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneive_lcell_comb \Master_0|atconv|Equal4~0 (
// Equation(s):
// \Master_0|atconv|Equal4~0_combout  = (((\Master_0|atconv|center_col [6]) # (!\Master_0|atconv|center_col [1])) # (!\Master_0|atconv|center_col [2])) # (!\Master_0|atconv|center_col [0])

	.dataa(\Master_0|atconv|center_col [0]),
	.datab(\Master_0|atconv|center_col [2]),
	.datac(\Master_0|atconv|center_col [1]),
	.datad(\Master_0|atconv|center_col [6]),
	.cin(gnd),
	.combout(\Master_0|atconv|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Equal4~0 .lut_mask = 16'hFF7F;
defparam \Master_0|atconv|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneive_lcell_comb \Master_0|atconv|center_row[3]~21 (
// Equation(s):
// \Master_0|atconv|center_row[3]~21_combout  = ((!\Master_0|atconv|center_col [3]) # (!\Master_0|atconv|center_col [5])) # (!\Master_0|atconv|cur_state.WRITE_L0~q )

	.dataa(gnd),
	.datab(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datac(\Master_0|atconv|center_col [5]),
	.datad(\Master_0|atconv|center_col [3]),
	.cin(gnd),
	.combout(\Master_0|atconv|center_row[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|center_row[3]~21 .lut_mask = 16'h3FFF;
defparam \Master_0|atconv|center_row[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneive_lcell_comb \Master_0|atconv|center_row[3]~22 (
// Equation(s):
// \Master_0|atconv|center_row[3]~22_combout  = (\rst~input_o ) # ((!\Master_0|atconv|Equal4~0_combout  & (!\Master_0|atconv|center_row[3]~21_combout  & \Master_0|atconv|center_col [4])))

	.dataa(\rst~input_o ),
	.datab(\Master_0|atconv|Equal4~0_combout ),
	.datac(\Master_0|atconv|center_row[3]~21_combout ),
	.datad(\Master_0|atconv|center_col [4]),
	.cin(gnd),
	.combout(\Master_0|atconv|center_row[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|center_row[3]~22 .lut_mask = 16'hABAA;
defparam \Master_0|atconv|center_row[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N3
dffeas \Master_0|atconv|center_row[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|center_row[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Master_0|atconv|center_row[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|center_row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|center_row[0] .is_wysiwyg = "true";
defparam \Master_0|atconv|center_row[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \Master_0|atconv|center_row[1]~9 (
// Equation(s):
// \Master_0|atconv|center_row[1]~9_combout  = (\Master_0|atconv|center_row [1] & (!\Master_0|atconv|center_row[0]~8 )) # (!\Master_0|atconv|center_row [1] & ((\Master_0|atconv|center_row[0]~8 ) # (GND)))
// \Master_0|atconv|center_row[1]~10  = CARRY((!\Master_0|atconv|center_row[0]~8 ) # (!\Master_0|atconv|center_row [1]))

	.dataa(gnd),
	.datab(\Master_0|atconv|center_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|center_row[0]~8 ),
	.combout(\Master_0|atconv|center_row[1]~9_combout ),
	.cout(\Master_0|atconv|center_row[1]~10 ));
// synopsys translate_off
defparam \Master_0|atconv|center_row[1]~9 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|center_row[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \Master_0|atconv|center_row[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|center_row[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Master_0|atconv|center_row[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|center_row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|center_row[1] .is_wysiwyg = "true";
defparam \Master_0|atconv|center_row[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \Master_0|atconv|center_row[2]~11 (
// Equation(s):
// \Master_0|atconv|center_row[2]~11_combout  = (\Master_0|atconv|center_row [2] & (\Master_0|atconv|center_row[1]~10  $ (GND))) # (!\Master_0|atconv|center_row [2] & (!\Master_0|atconv|center_row[1]~10  & VCC))
// \Master_0|atconv|center_row[2]~12  = CARRY((\Master_0|atconv|center_row [2] & !\Master_0|atconv|center_row[1]~10 ))

	.dataa(\Master_0|atconv|center_row [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|center_row[1]~10 ),
	.combout(\Master_0|atconv|center_row[2]~11_combout ),
	.cout(\Master_0|atconv|center_row[2]~12 ));
// synopsys translate_off
defparam \Master_0|atconv|center_row[2]~11 .lut_mask = 16'hA50A;
defparam \Master_0|atconv|center_row[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \Master_0|atconv|center_row[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|center_row[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Master_0|atconv|center_row[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|center_row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|center_row[2] .is_wysiwyg = "true";
defparam \Master_0|atconv|center_row[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \Master_0|atconv|center_row[3]~13 (
// Equation(s):
// \Master_0|atconv|center_row[3]~13_combout  = (\Master_0|atconv|center_row [3] & (!\Master_0|atconv|center_row[2]~12 )) # (!\Master_0|atconv|center_row [3] & ((\Master_0|atconv|center_row[2]~12 ) # (GND)))
// \Master_0|atconv|center_row[3]~14  = CARRY((!\Master_0|atconv|center_row[2]~12 ) # (!\Master_0|atconv|center_row [3]))

	.dataa(gnd),
	.datab(\Master_0|atconv|center_row [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|center_row[2]~12 ),
	.combout(\Master_0|atconv|center_row[3]~13_combout ),
	.cout(\Master_0|atconv|center_row[3]~14 ));
// synopsys translate_off
defparam \Master_0|atconv|center_row[3]~13 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|center_row[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \Master_0|atconv|center_row[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|center_row[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Master_0|atconv|center_row[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|center_row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|center_row[3] .is_wysiwyg = "true";
defparam \Master_0|atconv|center_row[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \Master_0|atconv|center_row[4]~15 (
// Equation(s):
// \Master_0|atconv|center_row[4]~15_combout  = (\Master_0|atconv|center_row [4] & (\Master_0|atconv|center_row[3]~14  $ (GND))) # (!\Master_0|atconv|center_row [4] & (!\Master_0|atconv|center_row[3]~14  & VCC))
// \Master_0|atconv|center_row[4]~16  = CARRY((\Master_0|atconv|center_row [4] & !\Master_0|atconv|center_row[3]~14 ))

	.dataa(\Master_0|atconv|center_row [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|center_row[3]~14 ),
	.combout(\Master_0|atconv|center_row[4]~15_combout ),
	.cout(\Master_0|atconv|center_row[4]~16 ));
// synopsys translate_off
defparam \Master_0|atconv|center_row[4]~15 .lut_mask = 16'hA50A;
defparam \Master_0|atconv|center_row[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \Master_0|atconv|center_row[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|center_row[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Master_0|atconv|center_row[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|center_row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|center_row[4] .is_wysiwyg = "true";
defparam \Master_0|atconv|center_row[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \Master_0|atconv|center_row[5]~17 (
// Equation(s):
// \Master_0|atconv|center_row[5]~17_combout  = (\Master_0|atconv|center_row [5] & (!\Master_0|atconv|center_row[4]~16 )) # (!\Master_0|atconv|center_row [5] & ((\Master_0|atconv|center_row[4]~16 ) # (GND)))
// \Master_0|atconv|center_row[5]~18  = CARRY((!\Master_0|atconv|center_row[4]~16 ) # (!\Master_0|atconv|center_row [5]))

	.dataa(\Master_0|atconv|center_row [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|center_row[4]~16 ),
	.combout(\Master_0|atconv|center_row[5]~17_combout ),
	.cout(\Master_0|atconv|center_row[5]~18 ));
// synopsys translate_off
defparam \Master_0|atconv|center_row[5]~17 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|center_row[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \Master_0|atconv|center_row[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|center_row[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Master_0|atconv|center_row[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|center_row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|center_row[5] .is_wysiwyg = "true";
defparam \Master_0|atconv|center_row[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \Master_0|atconv|center_row[6]~19 (
// Equation(s):
// \Master_0|atconv|center_row[6]~19_combout  = \Master_0|atconv|center_row [6] $ (!\Master_0|atconv|center_row[5]~18 )

	.dataa(gnd),
	.datab(\Master_0|atconv|center_row [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|atconv|center_row[5]~18 ),
	.combout(\Master_0|atconv|center_row[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|center_row[6]~19 .lut_mask = 16'hC3C3;
defparam \Master_0|atconv|center_row[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N15
dffeas \Master_0|atconv|center_row[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|center_row[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Master_0|atconv|center_row[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|center_row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|center_row[6] .is_wysiwyg = "true";
defparam \Master_0|atconv|center_row[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \Master_0|atconv|next_state~3 (
// Equation(s):
// \Master_0|atconv|next_state~3_combout  = (\Master_0|atconv|center_row [0] & (\Master_0|atconv|center_row [1] & (\Master_0|atconv|center_row [2] & !\Master_0|atconv|center_row [6])))

	.dataa(\Master_0|atconv|center_row [0]),
	.datab(\Master_0|atconv|center_row [1]),
	.datac(\Master_0|atconv|center_row [2]),
	.datad(\Master_0|atconv|center_row [6]),
	.cin(gnd),
	.combout(\Master_0|atconv|next_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|next_state~3 .lut_mask = 16'h0080;
defparam \Master_0|atconv|next_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \Master_0|atconv|Selector0~4 (
// Equation(s):
// \Master_0|atconv|Selector0~4_combout  = (((!\Master_0|atconv|center_row [3]) # (!\Master_0|atconv|next_state~3_combout )) # (!\Master_0|atconv|center_row [5])) # (!\Master_0|atconv|center_row [4])

	.dataa(\Master_0|atconv|center_row [4]),
	.datab(\Master_0|atconv|center_row [5]),
	.datac(\Master_0|atconv|next_state~3_combout ),
	.datad(\Master_0|atconv|center_row [3]),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector0~4 .lut_mask = 16'h7FFF;
defparam \Master_0|atconv|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N24
cycloneive_lcell_comb \Master_0|atconv|cur_state.IDLE~0 (
// Equation(s):
// \Master_0|atconv|cur_state.IDLE~0_combout  = !\rst~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\Master_0|atconv|cur_state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|cur_state.IDLE~0 .lut_mask = 16'h00FF;
defparam \Master_0|atconv|cur_state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N25
dffeas \Master_0|atconv|cur_state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|cur_state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|cur_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|cur_state.IDLE .is_wysiwyg = "true";
defparam \Master_0|atconv|cur_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N16
cycloneive_lcell_comb \Master_0|atconv|data_counter[1]~8 (
// Equation(s):
// \Master_0|atconv|data_counter[1]~8_combout  = (\Master_0|atconv|data_counter [1] & (!\Master_0|atconv|data_counter[0]~6 )) # (!\Master_0|atconv|data_counter [1] & ((\Master_0|atconv|data_counter[0]~6 ) # (GND)))
// \Master_0|atconv|data_counter[1]~9  = CARRY((!\Master_0|atconv|data_counter[0]~6 ) # (!\Master_0|atconv|data_counter [1]))

	.dataa(\Master_0|atconv|data_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|data_counter[0]~6 ),
	.combout(\Master_0|atconv|data_counter[1]~8_combout ),
	.cout(\Master_0|atconv|data_counter[1]~9 ));
// synopsys translate_off
defparam \Master_0|atconv|data_counter[1]~8 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|data_counter[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N12
cycloneive_lcell_comb \Master_0|atconv|data_counter[4]~7 (
// Equation(s):
// \Master_0|atconv|data_counter[4]~7_combout  = (\Master_0|atconv|cur_state.WRITE_L0~q ) # ((\rst~input_o ) # (\Master_0|atconv|cur_state.FETCH~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datac(\rst~input_o ),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|data_counter[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|data_counter[4]~7 .lut_mask = 16'hFFFC;
defparam \Master_0|atconv|data_counter[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N17
dffeas \Master_0|atconv|data_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|data_counter[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|cur_state~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|data_counter[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|data_counter[1] .is_wysiwyg = "true";
defparam \Master_0|atconv|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N18
cycloneive_lcell_comb \Master_0|atconv|data_counter[2]~10 (
// Equation(s):
// \Master_0|atconv|data_counter[2]~10_combout  = (\Master_0|atconv|data_counter [2] & (\Master_0|atconv|data_counter[1]~9  $ (GND))) # (!\Master_0|atconv|data_counter [2] & (!\Master_0|atconv|data_counter[1]~9  & VCC))
// \Master_0|atconv|data_counter[2]~11  = CARRY((\Master_0|atconv|data_counter [2] & !\Master_0|atconv|data_counter[1]~9 ))

	.dataa(\Master_0|atconv|data_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|data_counter[1]~9 ),
	.combout(\Master_0|atconv|data_counter[2]~10_combout ),
	.cout(\Master_0|atconv|data_counter[2]~11 ));
// synopsys translate_off
defparam \Master_0|atconv|data_counter[2]~10 .lut_mask = 16'hA50A;
defparam \Master_0|atconv|data_counter[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y19_N19
dffeas \Master_0|atconv|data_counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|data_counter[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|cur_state~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|data_counter[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|data_counter[2] .is_wysiwyg = "true";
defparam \Master_0|atconv|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N20
cycloneive_lcell_comb \Master_0|atconv|data_counter[3]~12 (
// Equation(s):
// \Master_0|atconv|data_counter[3]~12_combout  = (\Master_0|atconv|data_counter [3] & (!\Master_0|atconv|data_counter[2]~11 )) # (!\Master_0|atconv|data_counter [3] & ((\Master_0|atconv|data_counter[2]~11 ) # (GND)))
// \Master_0|atconv|data_counter[3]~13  = CARRY((!\Master_0|atconv|data_counter[2]~11 ) # (!\Master_0|atconv|data_counter [3]))

	.dataa(gnd),
	.datab(\Master_0|atconv|data_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|data_counter[2]~11 ),
	.combout(\Master_0|atconv|data_counter[3]~12_combout ),
	.cout(\Master_0|atconv|data_counter[3]~13 ));
// synopsys translate_off
defparam \Master_0|atconv|data_counter[3]~12 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|data_counter[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y19_N21
dffeas \Master_0|atconv|data_counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|data_counter[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|cur_state~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|data_counter[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|data_counter[3] .is_wysiwyg = "true";
defparam \Master_0|atconv|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N22
cycloneive_lcell_comb \Master_0|atconv|data_counter[4]~14 (
// Equation(s):
// \Master_0|atconv|data_counter[4]~14_combout  = \Master_0|atconv|data_counter [4] $ (!\Master_0|atconv|data_counter[3]~13 )

	.dataa(\Master_0|atconv|data_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|atconv|data_counter[3]~13 ),
	.combout(\Master_0|atconv|data_counter[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|data_counter[4]~14 .lut_mask = 16'hA5A5;
defparam \Master_0|atconv|data_counter[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y19_N23
dffeas \Master_0|atconv|data_counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|data_counter[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|cur_state~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|data_counter[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|data_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|data_counter[4] .is_wysiwyg = "true";
defparam \Master_0|atconv|data_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneive_lcell_comb \Master_0|atconv|Selector0~2 (
// Equation(s):
// \Master_0|atconv|Selector0~2_combout  = ((\Master_0|atconv|cur_state.FETCH~q  & ((\Master_0|atconv|data_counter [4]) # (!\Master_0|atconv|Equal0~0_combout )))) # (!\Master_0|atconv|cur_state.IDLE~q )

	.dataa(\Master_0|atconv|Equal0~0_combout ),
	.datab(\Master_0|atconv|cur_state.IDLE~q ),
	.datac(\Master_0|atconv|data_counter [4]),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector0~2 .lut_mask = 16'hF733;
defparam \Master_0|atconv|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N28
cycloneive_lcell_comb \Master_0|atconv|Selector0~3 (
// Equation(s):
// \Master_0|atconv|Selector0~3_combout  = (\Master_0|atconv|Selector0~2_combout ) # ((\Master_0|atconv|cur_state.WRITE_L0~q  & ((\Master_0|atconv|Selector0~4_combout ) # (\Master_0|atconv|Equal4~1_combout ))))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|atconv|Selector0~4_combout ),
	.datac(\Master_0|atconv|Selector0~2_combout ),
	.datad(\Master_0|atconv|Equal4~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector0~3 .lut_mask = 16'hFAF8;
defparam \Master_0|atconv|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N29
dffeas \Master_0|atconv|cur_state.FETCH (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|cur_state.FETCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|cur_state.FETCH .is_wysiwyg = "true";
defparam \Master_0|atconv|cur_state.FETCH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N30
cycloneive_lcell_comb \Master_0|atconv|cur_state~14 (
// Equation(s):
// \Master_0|atconv|cur_state~14_combout  = (\rst~input_o ) # (!\Master_0|atconv|cur_state.FETCH~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|cur_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|cur_state~14 .lut_mask = 16'hF0FF;
defparam \Master_0|atconv|cur_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N15
dffeas \Master_0|atconv|data_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|data_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|cur_state~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|data_counter[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|data_counter[0] .is_wysiwyg = "true";
defparam \Master_0|atconv|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N12
cycloneive_lcell_comb \Master_0|atconv|Equal0~0 (
// Equation(s):
// \Master_0|atconv|Equal0~0_combout  = (\Master_0|atconv|data_counter [0] & (!\Master_0|atconv|data_counter [1] & (!\Master_0|atconv|data_counter [2] & \Master_0|atconv|data_counter [3])))

	.dataa(\Master_0|atconv|data_counter [0]),
	.datab(\Master_0|atconv|data_counter [1]),
	.datac(\Master_0|atconv|data_counter [2]),
	.datad(\Master_0|atconv|data_counter [3]),
	.cin(gnd),
	.combout(\Master_0|atconv|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Equal0~0 .lut_mask = 16'h0200;
defparam \Master_0|atconv|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N4
cycloneive_lcell_comb \Master_0|atconv|cur_state~16 (
// Equation(s):
// \Master_0|atconv|cur_state~16_combout  = (\Master_0|atconv|Equal0~0_combout  & (!\rst~input_o  & (!\Master_0|atconv|data_counter [4] & \Master_0|atconv|cur_state.FETCH~q )))

	.dataa(\Master_0|atconv|Equal0~0_combout ),
	.datab(\rst~input_o ),
	.datac(\Master_0|atconv|data_counter [4]),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|cur_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|cur_state~16 .lut_mask = 16'h0200;
defparam \Master_0|atconv|cur_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N5
dffeas \Master_0|atconv|cur_state.WRITE_L0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|cur_state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|cur_state.WRITE_L0 .is_wysiwyg = "true";
defparam \Master_0|atconv|cur_state.WRITE_L0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \Master_0|atconv|next_state~4 (
// Equation(s):
// \Master_0|atconv|next_state~4_combout  = (\Master_0|atconv|center_row [5] & (\Master_0|atconv|center_row [3] & \Master_0|atconv|center_row [4]))

	.dataa(\Master_0|atconv|center_row [5]),
	.datab(gnd),
	.datac(\Master_0|atconv|center_row [3]),
	.datad(\Master_0|atconv|center_row [4]),
	.cin(gnd),
	.combout(\Master_0|atconv|next_state~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|next_state~4 .lut_mask = 16'hA000;
defparam \Master_0|atconv|next_state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N18
cycloneive_lcell_comb \Master_0|atconv|Selector1~0 (
// Equation(s):
// \Master_0|atconv|Selector1~0_combout  = (\Master_0|atconv|cur_state.WRITE_L0~q  & (\Master_0|atconv|next_state~3_combout  & (\Master_0|atconv|next_state~4_combout  & !\Master_0|atconv|Equal4~1_combout )))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|atconv|next_state~3_combout ),
	.datac(\Master_0|atconv|next_state~4_combout ),
	.datad(\Master_0|atconv|Equal4~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector1~0 .lut_mask = 16'h0080;
defparam \Master_0|atconv|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneive_lcell_comb \Master_0|atconv|pool_row[0]~6 (
// Equation(s):
// \Master_0|atconv|pool_row[0]~6_combout  = \Master_0|atconv|pool_row [0] $ (VCC)
// \Master_0|atconv|pool_row[0]~7  = CARRY(\Master_0|atconv|pool_row [0])

	.dataa(gnd),
	.datab(\Master_0|atconv|pool_row [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|pool_row[0]~6_combout ),
	.cout(\Master_0|atconv|pool_row[0]~7 ));
// synopsys translate_off
defparam \Master_0|atconv|pool_row[0]~6 .lut_mask = 16'h33CC;
defparam \Master_0|atconv|pool_row[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneive_lcell_comb \Master_0|atconv|pool_col[0]~6 (
// Equation(s):
// \Master_0|atconv|pool_col[0]~6_combout  = \Master_0|atconv|pool_col [0] $ (VCC)
// \Master_0|atconv|pool_col[0]~7  = CARRY(\Master_0|atconv|pool_col [0])

	.dataa(gnd),
	.datab(\Master_0|atconv|pool_col [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|pool_col[0]~6_combout ),
	.cout(\Master_0|atconv|pool_col[0]~7 ));
// synopsys translate_off
defparam \Master_0|atconv|pool_col[0]~6 .lut_mask = 16'h33CC;
defparam \Master_0|atconv|pool_col[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneive_lcell_comb \Master_0|atconv|Equal6~0 (
// Equation(s):
// \Master_0|atconv|Equal6~0_combout  = (((!\Master_0|atconv|pool_col [0]) # (!\Master_0|atconv|pool_col [2])) # (!\Master_0|atconv|pool_col [1])) # (!\Master_0|atconv|pool_col [3])

	.dataa(\Master_0|atconv|pool_col [3]),
	.datab(\Master_0|atconv|pool_col [1]),
	.datac(\Master_0|atconv|pool_col [2]),
	.datad(\Master_0|atconv|pool_col [0]),
	.cin(gnd),
	.combout(\Master_0|atconv|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Equal6~0 .lut_mask = 16'h7FFF;
defparam \Master_0|atconv|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
cycloneive_lcell_comb \Master_0|atconv|pool_col[4]~16 (
// Equation(s):
// \Master_0|atconv|pool_col[4]~16_combout  = (\Master_0|atconv|pool_col [4] & (\Master_0|atconv|pool_col[3]~15  $ (GND))) # (!\Master_0|atconv|pool_col [4] & (!\Master_0|atconv|pool_col[3]~15  & VCC))
// \Master_0|atconv|pool_col[4]~17  = CARRY((\Master_0|atconv|pool_col [4] & !\Master_0|atconv|pool_col[3]~15 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|pool_col [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|pool_col[3]~15 ),
	.combout(\Master_0|atconv|pool_col[4]~16_combout ),
	.cout(\Master_0|atconv|pool_col[4]~17 ));
// synopsys translate_off
defparam \Master_0|atconv|pool_col[4]~16 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|pool_col[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
cycloneive_lcell_comb \Master_0|atconv|pool_col[5]~18 (
// Equation(s):
// \Master_0|atconv|pool_col[5]~18_combout  = \Master_0|atconv|pool_col[4]~17  $ (\Master_0|atconv|pool_col [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|pool_col [5]),
	.cin(\Master_0|atconv|pool_col[4]~17 ),
	.combout(\Master_0|atconv|pool_col[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|pool_col[5]~18 .lut_mask = 16'h0FF0;
defparam \Master_0|atconv|pool_col[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneive_lcell_comb \Master_0|atconv|pool_col[5]~9 (
// Equation(s):
// \Master_0|atconv|pool_col[5]~9_combout  = (\rst~input_o ) # (\Master_0|atconv|cur_state.WRITE_L1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|pool_col[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|pool_col[5]~9 .lut_mask = 16'hFFF0;
defparam \Master_0|atconv|pool_col[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N11
dffeas \Master_0|atconv|pool_col[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|pool_col[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|pool_col[5]~8_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|pool_col[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|pool_col [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|pool_col[5] .is_wysiwyg = "true";
defparam \Master_0|atconv|pool_col[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
cycloneive_lcell_comb \Master_0|atconv|pool_col[5]~8 (
// Equation(s):
// \Master_0|atconv|pool_col[5]~8_combout  = (\rst~input_o ) # ((!\Master_0|atconv|Equal6~0_combout  & (\Master_0|atconv|pool_col [4] & !\Master_0|atconv|pool_col [5])))

	.dataa(\rst~input_o ),
	.datab(\Master_0|atconv|Equal6~0_combout ),
	.datac(\Master_0|atconv|pool_col [4]),
	.datad(\Master_0|atconv|pool_col [5]),
	.cin(gnd),
	.combout(\Master_0|atconv|pool_col[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|pool_col[5]~8 .lut_mask = 16'hAABA;
defparam \Master_0|atconv|pool_col[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N1
dffeas \Master_0|atconv|pool_col[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|pool_col[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|pool_col[5]~8_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|pool_col[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|pool_col [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|pool_col[0] .is_wysiwyg = "true";
defparam \Master_0|atconv|pool_col[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
cycloneive_lcell_comb \Master_0|atconv|pool_col[1]~10 (
// Equation(s):
// \Master_0|atconv|pool_col[1]~10_combout  = (\Master_0|atconv|pool_col [1] & (!\Master_0|atconv|pool_col[0]~7 )) # (!\Master_0|atconv|pool_col [1] & ((\Master_0|atconv|pool_col[0]~7 ) # (GND)))
// \Master_0|atconv|pool_col[1]~11  = CARRY((!\Master_0|atconv|pool_col[0]~7 ) # (!\Master_0|atconv|pool_col [1]))

	.dataa(gnd),
	.datab(\Master_0|atconv|pool_col [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|pool_col[0]~7 ),
	.combout(\Master_0|atconv|pool_col[1]~10_combout ),
	.cout(\Master_0|atconv|pool_col[1]~11 ));
// synopsys translate_off
defparam \Master_0|atconv|pool_col[1]~10 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|pool_col[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y17_N3
dffeas \Master_0|atconv|pool_col[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|pool_col[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|pool_col[5]~8_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|pool_col[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|pool_col [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|pool_col[1] .is_wysiwyg = "true";
defparam \Master_0|atconv|pool_col[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneive_lcell_comb \Master_0|atconv|pool_col[2]~12 (
// Equation(s):
// \Master_0|atconv|pool_col[2]~12_combout  = (\Master_0|atconv|pool_col [2] & (\Master_0|atconv|pool_col[1]~11  $ (GND))) # (!\Master_0|atconv|pool_col [2] & (!\Master_0|atconv|pool_col[1]~11  & VCC))
// \Master_0|atconv|pool_col[2]~13  = CARRY((\Master_0|atconv|pool_col [2] & !\Master_0|atconv|pool_col[1]~11 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|pool_col [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|pool_col[1]~11 ),
	.combout(\Master_0|atconv|pool_col[2]~12_combout ),
	.cout(\Master_0|atconv|pool_col[2]~13 ));
// synopsys translate_off
defparam \Master_0|atconv|pool_col[2]~12 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|pool_col[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y17_N5
dffeas \Master_0|atconv|pool_col[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|pool_col[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|pool_col[5]~8_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|pool_col[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|pool_col [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|pool_col[2] .is_wysiwyg = "true";
defparam \Master_0|atconv|pool_col[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneive_lcell_comb \Master_0|atconv|pool_col[3]~14 (
// Equation(s):
// \Master_0|atconv|pool_col[3]~14_combout  = (\Master_0|atconv|pool_col [3] & (!\Master_0|atconv|pool_col[2]~13 )) # (!\Master_0|atconv|pool_col [3] & ((\Master_0|atconv|pool_col[2]~13 ) # (GND)))
// \Master_0|atconv|pool_col[3]~15  = CARRY((!\Master_0|atconv|pool_col[2]~13 ) # (!\Master_0|atconv|pool_col [3]))

	.dataa(\Master_0|atconv|pool_col [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|pool_col[2]~13 ),
	.combout(\Master_0|atconv|pool_col[3]~14_combout ),
	.cout(\Master_0|atconv|pool_col[3]~15 ));
// synopsys translate_off
defparam \Master_0|atconv|pool_col[3]~14 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|pool_col[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y17_N7
dffeas \Master_0|atconv|pool_col[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|pool_col[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|pool_col[5]~8_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|pool_col[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|pool_col [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|pool_col[3] .is_wysiwyg = "true";
defparam \Master_0|atconv|pool_col[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N9
dffeas \Master_0|atconv|pool_col[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|pool_col[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|pool_col[5]~8_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|pool_col[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|pool_col [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|pool_col[4] .is_wysiwyg = "true";
defparam \Master_0|atconv|pool_col[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneive_lcell_comb \Master_0|atconv|pool_row[5]~8 (
// Equation(s):
// \Master_0|atconv|pool_row[5]~8_combout  = (\Master_0|atconv|pool_col [5]) # (!\Master_0|atconv|pool_col [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|pool_col [4]),
	.datad(\Master_0|atconv|pool_col [5]),
	.cin(gnd),
	.combout(\Master_0|atconv|pool_row[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|pool_row[5]~8 .lut_mask = 16'hFF0F;
defparam \Master_0|atconv|pool_row[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
cycloneive_lcell_comb \Master_0|atconv|pool_row[5]~9 (
// Equation(s):
// \Master_0|atconv|pool_row[5]~9_combout  = (\rst~input_o ) # ((\Master_0|atconv|cur_state.WRITE_L1~q  & (!\Master_0|atconv|pool_row[5]~8_combout  & !\Master_0|atconv|Equal6~0_combout )))

	.dataa(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datab(\Master_0|atconv|pool_row[5]~8_combout ),
	.datac(\rst~input_o ),
	.datad(\Master_0|atconv|Equal6~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|pool_row[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|pool_row[5]~9 .lut_mask = 16'hF0F2;
defparam \Master_0|atconv|pool_row[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N1
dffeas \Master_0|atconv|pool_row[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|pool_row[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Master_0|atconv|pool_row[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|pool_row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|pool_row[0] .is_wysiwyg = "true";
defparam \Master_0|atconv|pool_row[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
cycloneive_lcell_comb \Master_0|atconv|pool_row[1]~10 (
// Equation(s):
// \Master_0|atconv|pool_row[1]~10_combout  = (\Master_0|atconv|pool_row [1] & (!\Master_0|atconv|pool_row[0]~7 )) # (!\Master_0|atconv|pool_row [1] & ((\Master_0|atconv|pool_row[0]~7 ) # (GND)))
// \Master_0|atconv|pool_row[1]~11  = CARRY((!\Master_0|atconv|pool_row[0]~7 ) # (!\Master_0|atconv|pool_row [1]))

	.dataa(gnd),
	.datab(\Master_0|atconv|pool_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|pool_row[0]~7 ),
	.combout(\Master_0|atconv|pool_row[1]~10_combout ),
	.cout(\Master_0|atconv|pool_row[1]~11 ));
// synopsys translate_off
defparam \Master_0|atconv|pool_row[1]~10 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|pool_row[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y17_N3
dffeas \Master_0|atconv|pool_row[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|pool_row[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Master_0|atconv|pool_row[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|pool_row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|pool_row[1] .is_wysiwyg = "true";
defparam \Master_0|atconv|pool_row[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
cycloneive_lcell_comb \Master_0|atconv|pool_row[2]~12 (
// Equation(s):
// \Master_0|atconv|pool_row[2]~12_combout  = (\Master_0|atconv|pool_row [2] & (\Master_0|atconv|pool_row[1]~11  $ (GND))) # (!\Master_0|atconv|pool_row [2] & (!\Master_0|atconv|pool_row[1]~11  & VCC))
// \Master_0|atconv|pool_row[2]~13  = CARRY((\Master_0|atconv|pool_row [2] & !\Master_0|atconv|pool_row[1]~11 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|pool_row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|pool_row[1]~11 ),
	.combout(\Master_0|atconv|pool_row[2]~12_combout ),
	.cout(\Master_0|atconv|pool_row[2]~13 ));
// synopsys translate_off
defparam \Master_0|atconv|pool_row[2]~12 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|pool_row[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y17_N5
dffeas \Master_0|atconv|pool_row[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|pool_row[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Master_0|atconv|pool_row[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|pool_row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|pool_row[2] .is_wysiwyg = "true";
defparam \Master_0|atconv|pool_row[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneive_lcell_comb \Master_0|atconv|pool_row[3]~14 (
// Equation(s):
// \Master_0|atconv|pool_row[3]~14_combout  = (\Master_0|atconv|pool_row [3] & (!\Master_0|atconv|pool_row[2]~13 )) # (!\Master_0|atconv|pool_row [3] & ((\Master_0|atconv|pool_row[2]~13 ) # (GND)))
// \Master_0|atconv|pool_row[3]~15  = CARRY((!\Master_0|atconv|pool_row[2]~13 ) # (!\Master_0|atconv|pool_row [3]))

	.dataa(\Master_0|atconv|pool_row [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|pool_row[2]~13 ),
	.combout(\Master_0|atconv|pool_row[3]~14_combout ),
	.cout(\Master_0|atconv|pool_row[3]~15 ));
// synopsys translate_off
defparam \Master_0|atconv|pool_row[3]~14 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|pool_row[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y17_N7
dffeas \Master_0|atconv|pool_row[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|pool_row[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Master_0|atconv|pool_row[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|pool_row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|pool_row[3] .is_wysiwyg = "true";
defparam \Master_0|atconv|pool_row[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneive_lcell_comb \Master_0|atconv|next_state~0 (
// Equation(s):
// \Master_0|atconv|next_state~0_combout  = (\Master_0|atconv|pool_row [3] & (\Master_0|atconv|pool_row [1] & (\Master_0|atconv|pool_row [2] & \Master_0|atconv|pool_row [0])))

	.dataa(\Master_0|atconv|pool_row [3]),
	.datab(\Master_0|atconv|pool_row [1]),
	.datac(\Master_0|atconv|pool_row [2]),
	.datad(\Master_0|atconv|pool_row [0]),
	.cin(gnd),
	.combout(\Master_0|atconv|next_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|next_state~0 .lut_mask = 16'h8000;
defparam \Master_0|atconv|next_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneive_lcell_comb \Master_0|atconv|pool_row[4]~16 (
// Equation(s):
// \Master_0|atconv|pool_row[4]~16_combout  = (\Master_0|atconv|pool_row [4] & (\Master_0|atconv|pool_row[3]~15  $ (GND))) # (!\Master_0|atconv|pool_row [4] & (!\Master_0|atconv|pool_row[3]~15  & VCC))
// \Master_0|atconv|pool_row[4]~17  = CARRY((\Master_0|atconv|pool_row [4] & !\Master_0|atconv|pool_row[3]~15 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|pool_row [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|pool_row[3]~15 ),
	.combout(\Master_0|atconv|pool_row[4]~16_combout ),
	.cout(\Master_0|atconv|pool_row[4]~17 ));
// synopsys translate_off
defparam \Master_0|atconv|pool_row[4]~16 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|pool_row[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y17_N9
dffeas \Master_0|atconv|pool_row[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|pool_row[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Master_0|atconv|pool_row[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|pool_row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|pool_row[4] .is_wysiwyg = "true";
defparam \Master_0|atconv|pool_row[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
cycloneive_lcell_comb \Master_0|atconv|pool_row[5]~18 (
// Equation(s):
// \Master_0|atconv|pool_row[5]~18_combout  = \Master_0|atconv|pool_row[4]~17  $ (\Master_0|atconv|pool_row [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|pool_row [5]),
	.cin(\Master_0|atconv|pool_row[4]~17 ),
	.combout(\Master_0|atconv|pool_row[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|pool_row[5]~18 .lut_mask = 16'h0FF0;
defparam \Master_0|atconv|pool_row[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y17_N11
dffeas \Master_0|atconv|pool_row[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|pool_row[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Master_0|atconv|pool_row[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|pool_row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|pool_row[5] .is_wysiwyg = "true";
defparam \Master_0|atconv|pool_row[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
cycloneive_lcell_comb \Master_0|atconv|next_state~1 (
// Equation(s):
// \Master_0|atconv|next_state~1_combout  = (\Master_0|atconv|pool_col [4] & (\Master_0|atconv|pool_row [4] & !\Master_0|atconv|pool_row [5]))

	.dataa(\Master_0|atconv|pool_col [4]),
	.datab(gnd),
	.datac(\Master_0|atconv|pool_row [4]),
	.datad(\Master_0|atconv|pool_row [5]),
	.cin(gnd),
	.combout(\Master_0|atconv|next_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|next_state~1 .lut_mask = 16'h00A0;
defparam \Master_0|atconv|next_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
cycloneive_lcell_comb \Master_0|atconv|next_state~2 (
// Equation(s):
// \Master_0|atconv|next_state~2_combout  = (\Master_0|atconv|next_state~0_combout  & (\Master_0|atconv|next_state~1_combout  & (!\Master_0|atconv|Equal6~0_combout  & !\Master_0|atconv|pool_col [5])))

	.dataa(\Master_0|atconv|next_state~0_combout ),
	.datab(\Master_0|atconv|next_state~1_combout ),
	.datac(\Master_0|atconv|Equal6~0_combout ),
	.datad(\Master_0|atconv|pool_col [5]),
	.cin(gnd),
	.combout(\Master_0|atconv|next_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|next_state~2 .lut_mask = 16'h0008;
defparam \Master_0|atconv|next_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneive_lcell_comb \Master_0|atconv|maxpool_counter~0 (
// Equation(s):
// \Master_0|atconv|maxpool_counter~0_combout  = (!\rst~input_o  & (\Master_0|atconv|cur_state.READ_L0~q  & !\Master_0|atconv|maxpool_counter [0]))

	.dataa(\rst~input_o ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|atconv|maxpool_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_counter~0 .lut_mask = 16'h0404;
defparam \Master_0|atconv|maxpool_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \Master_0|atconv|maxpool_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_counter[0] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneive_lcell_comb \Master_0|atconv|Selector1~1 (
// Equation(s):
// \Master_0|atconv|Selector1~1_combout  = (\Master_0|atconv|next_state~2_combout  & (((\Master_0|atconv|cur_state.READ_L0~q  & !\Master_0|atconv|maxpool_counter [0])))) # (!\Master_0|atconv|next_state~2_combout  & ((\Master_0|atconv|cur_state.WRITE_L1~q ) # 
// ((\Master_0|atconv|cur_state.READ_L0~q  & !\Master_0|atconv|maxpool_counter [0]))))

	.dataa(\Master_0|atconv|next_state~2_combout ),
	.datab(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\Master_0|atconv|maxpool_counter [0]),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector1~1 .lut_mask = 16'h44F4;
defparam \Master_0|atconv|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneive_lcell_comb \Master_0|atconv|Selector1~2 (
// Equation(s):
// \Master_0|atconv|Selector1~2_combout  = (\Master_0|atconv|Selector1~0_combout ) # ((\Master_0|atconv|Selector1~1_combout ) # ((!\Master_0|atconv|maxpool_counter [1] & \Master_0|atconv|cur_state.READ_L0~q )))

	.dataa(\Master_0|atconv|maxpool_counter [1]),
	.datab(\Master_0|atconv|Selector1~0_combout ),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\Master_0|atconv|Selector1~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector1~2 .lut_mask = 16'hFFDC;
defparam \Master_0|atconv|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N15
dffeas \Master_0|atconv|cur_state.READ_L0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|cur_state.READ_L0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|cur_state.READ_L0 .is_wysiwyg = "true";
defparam \Master_0|atconv|cur_state.READ_L0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneive_lcell_comb \Master_0|atconv|maxpool_counter~1 (
// Equation(s):
// \Master_0|atconv|maxpool_counter~1_combout  = (!\rst~input_o  & (\Master_0|atconv|cur_state.READ_L0~q  & (\Master_0|atconv|maxpool_counter [1] $ (\Master_0|atconv|maxpool_counter [0]))))

	.dataa(\rst~input_o ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|atconv|maxpool_counter [1]),
	.datad(\Master_0|atconv|maxpool_counter [0]),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_counter~1 .lut_mask = 16'h0440;
defparam \Master_0|atconv|maxpool_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N27
dffeas \Master_0|atconv|maxpool_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_counter[1] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneive_lcell_comb \Master_0|atconv|cur_state~15 (
// Equation(s):
// \Master_0|atconv|cur_state~15_combout  = (\Master_0|atconv|maxpool_counter [1] & (\Master_0|atconv|maxpool_counter [0] & (\Master_0|atconv|cur_state.READ_L0~q  & !\rst~input_o )))

	.dataa(\Master_0|atconv|maxpool_counter [1]),
	.datab(\Master_0|atconv|maxpool_counter [0]),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\Master_0|atconv|cur_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|cur_state~15 .lut_mask = 16'h0080;
defparam \Master_0|atconv|cur_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N9
dffeas \Master_0|atconv|cur_state.WRITE_L1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|cur_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|cur_state.WRITE_L1 .is_wysiwyg = "true";
defparam \Master_0|atconv|cur_state.WRITE_L1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneive_lcell_comb \Master_0|atconv|Selector2~0 (
// Equation(s):
// \Master_0|atconv|Selector2~0_combout  = (\Master_0|atconv|cur_state.DONE~q ) # ((\Master_0|atconv|cur_state.WRITE_L1~q  & \Master_0|atconv|next_state~2_combout ))

	.dataa(gnd),
	.datab(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datac(\Master_0|atconv|cur_state.DONE~q ),
	.datad(\Master_0|atconv|next_state~2_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector2~0 .lut_mask = 16'hFCF0;
defparam \Master_0|atconv|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N25
dffeas \Master_0|atconv|cur_state.DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|cur_state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|cur_state.DONE .is_wysiwyg = "true";
defparam \Master_0|atconv|cur_state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneive_lcell_comb \Master_0|atconv|store_counter[0]~12 (
// Equation(s):
// \Master_0|atconv|store_counter[0]~12_combout  = \Master_0|atconv|store_counter [0] $ (VCC)
// \Master_0|atconv|store_counter[0]~13  = CARRY(\Master_0|atconv|store_counter [0])

	.dataa(gnd),
	.datab(\Master_0|atconv|store_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|store_counter[0]~12_combout ),
	.cout(\Master_0|atconv|store_counter[0]~13 ));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[0]~12 .lut_mask = 16'h33CC;
defparam \Master_0|atconv|store_counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N2
cycloneive_lcell_comb \Master_0|atconv|store_counter[4]~14 (
// Equation(s):
// \Master_0|atconv|store_counter[4]~14_combout  = (\rst~input_o ) # (!\Master_0|atconv|cur_state.WRITE_L0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|store_counter[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|store_counter[4]~14 .lut_mask = 16'hF0FF;
defparam \Master_0|atconv|store_counter[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneive_lcell_comb \Master_0|atconv|store_counter[4]~15 (
// Equation(s):
// \Master_0|atconv|store_counter[4]~15_combout  = (\Master_0|atconv|cur_state.WRITE_L0~q ) # ((\rst~input_o ) # (\Master_0|atconv|cur_state.DONE~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datac(\rst~input_o ),
	.datad(\Master_0|atconv|cur_state.DONE~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|store_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|store_counter[4]~15 .lut_mask = 16'hFFFC;
defparam \Master_0|atconv|store_counter[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N5
dffeas \Master_0|atconv|store_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|store_counter[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|store_counter[4]~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|store_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|store_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[0] .is_wysiwyg = "true";
defparam \Master_0|atconv|store_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneive_lcell_comb \Master_0|ADDR_M[0]~13 (
// Equation(s):
// \Master_0|ADDR_M[0]~13_combout  = (\Master_0|atconv|cur_state.READ_L0~q  & (((\Master_0|atconv|maxpool_counter [0])))) # (!\Master_0|atconv|cur_state.READ_L0~q  & (\Master_0|atconv|store_counter [0] & (\Master_0|atconv|cur_state.WRITE_L0~q )))

	.dataa(\Master_0|atconv|store_counter [0]),
	.datab(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\Master_0|atconv|maxpool_counter [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~13 .lut_mask = 16'hF808;
defparam \Master_0|ADDR_M[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneive_lcell_comb \Master_0|atconv|layer0_ceb (
// Equation(s):
// \Master_0|atconv|layer0_ceb~combout  = (\Master_0|atconv|cur_state.READ_L0~q ) # (\Master_0|atconv|cur_state.WRITE_L0~q )

	.dataa(gnd),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|layer0_ceb~combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|layer0_ceb .lut_mask = 16'hFCFC;
defparam \Master_0|atconv|layer0_ceb .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneive_lcell_comb \Master_0|ADDR_M[0]~14 (
// Equation(s):
// \Master_0|ADDR_M[0]~14_combout  = (\Master_0|ADDR_M[0]~13_combout ) # ((\Master_0|atconv|cur_state.WRITE_L1~q  & (!\Master_0|atconv|layer0_ceb~combout  & \Master_0|atconv|pool_col [0])))

	.dataa(\Master_0|ADDR_M[0]~13_combout ),
	.datab(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datac(\Master_0|atconv|layer0_ceb~combout ),
	.datad(\Master_0|atconv|pool_col [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~14 .lut_mask = 16'hAEAA;
defparam \Master_0|ADDR_M[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneive_lcell_comb \u_BUS|Decoder0~0 (
// Equation(s):
// \u_BUS|Decoder0~0_combout  = (\Master_0|atconv|cur_state.WRITE_L1~q ) # ((\Master_0|atconv|cur_state.FETCH~q ) # ((!\Master_0|atconv|cur_state.WRITE_L0~q  & !\Master_0|atconv|cur_state.READ_L0~q )))

	.dataa(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datab(\Master_0|atconv|cur_state.FETCH~q ),
	.datac(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datad(\Master_0|atconv|cur_state.READ_L0~q ),
	.cin(gnd),
	.combout(\u_BUS|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Decoder0~0 .lut_mask = 16'hEEEF;
defparam \u_BUS|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \Master_0|ADDR_M[0]~57 (
// Equation(s):
// \Master_0|ADDR_M[0]~57_combout  = (\Master_0|atconv|data_counter [3] & (!\Master_0|atconv|data_counter [1] & (!\Master_0|atconv|data_counter [0] & !\Master_0|atconv|data_counter [2]))) # (!\Master_0|atconv|data_counter [3] & 
// (((\Master_0|atconv|data_counter [2]))))

	.dataa(\Master_0|atconv|data_counter [3]),
	.datab(\Master_0|atconv|data_counter [1]),
	.datac(\Master_0|atconv|data_counter [0]),
	.datad(\Master_0|atconv|data_counter [2]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~57 .lut_mask = 16'h5502;
defparam \Master_0|ADDR_M[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N0
cycloneive_lcell_comb \Master_0|ADDR_M[0]~58 (
// Equation(s):
// \Master_0|ADDR_M[0]~58_combout  = (\Master_0|atconv|data_counter [0] & (\Master_0|atconv|data_counter [1] & \Master_0|atconv|data_counter [3])) # (!\Master_0|atconv|data_counter [0] & (\Master_0|atconv|data_counter [1] $ (\Master_0|atconv|data_counter 
// [3])))

	.dataa(\Master_0|atconv|data_counter [0]),
	.datab(\Master_0|atconv|data_counter [1]),
	.datac(gnd),
	.datad(\Master_0|atconv|data_counter [3]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~58 .lut_mask = 16'h9944;
defparam \Master_0|ADDR_M[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N12
cycloneive_lcell_comb \Master_0|atconv|Selector10~6 (
// Equation(s):
// \Master_0|atconv|Selector10~6_combout  = \Master_0|atconv|data_counter [0] $ (\Master_0|atconv|data_counter [1])

	.dataa(\Master_0|atconv|data_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|data_counter [1]),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector10~6 .lut_mask = 16'h55AA;
defparam \Master_0|atconv|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N10
cycloneive_lcell_comb \Master_0|ADDR_M[0]~10 (
// Equation(s):
// \Master_0|ADDR_M[0]~10_combout  = (\Master_0|ADDR_M[0]~57_combout  & ((\Master_0|ADDR_M[0]~58_combout  & (!\Master_0|atconv|Selector10~6_combout )) # (!\Master_0|ADDR_M[0]~58_combout  & ((\Master_0|atconv|Selector10~6_combout ) # 
// (\Master_0|atconv|center_col [0]))))) # (!\Master_0|ADDR_M[0]~57_combout  & ((\Master_0|ADDR_M[0]~58_combout  & ((\Master_0|atconv|Selector10~6_combout ) # (\Master_0|atconv|center_col [0]))) # (!\Master_0|ADDR_M[0]~58_combout  & 
// (\Master_0|atconv|Selector10~6_combout  & \Master_0|atconv|center_col [0]))))

	.dataa(\Master_0|ADDR_M[0]~57_combout ),
	.datab(\Master_0|ADDR_M[0]~58_combout ),
	.datac(\Master_0|atconv|Selector10~6_combout ),
	.datad(\Master_0|atconv|center_col [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~10 .lut_mask = 16'h7E68;
defparam \Master_0|ADDR_M[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneive_lcell_comb \Master_0|atconv|LessThan1~0 (
// Equation(s):
// \Master_0|atconv|LessThan1~0_combout  = (!\Master_0|atconv|center_col [4] & (!\Master_0|atconv|center_col [3] & (!\Master_0|atconv|center_col [1] & !\Master_0|atconv|center_col [2])))

	.dataa(\Master_0|atconv|center_col [4]),
	.datab(\Master_0|atconv|center_col [3]),
	.datac(\Master_0|atconv|center_col [1]),
	.datad(\Master_0|atconv|center_col [2]),
	.cin(gnd),
	.combout(\Master_0|atconv|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|LessThan1~0 .lut_mask = 16'h0001;
defparam \Master_0|atconv|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N14
cycloneive_lcell_comb \Master_0|atconv|LessThan3~0 (
// Equation(s):
// \Master_0|atconv|LessThan3~0_combout  = (\Master_0|atconv|center_col [6] & ((\Master_0|atconv|center_col [5]) # ((\Master_0|atconv|center_col [0]) # (!\Master_0|atconv|LessThan1~0_combout ))))

	.dataa(\Master_0|atconv|center_col [5]),
	.datab(\Master_0|atconv|center_col [0]),
	.datac(\Master_0|atconv|LessThan1~0_combout ),
	.datad(\Master_0|atconv|center_col [6]),
	.cin(gnd),
	.combout(\Master_0|atconv|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|LessThan3~0 .lut_mask = 16'hEF00;
defparam \Master_0|atconv|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cycloneive_lcell_comb \Master_0|atconv|Selector10~4 (
// Equation(s):
// \Master_0|atconv|Selector10~4_combout  = (!\Master_0|atconv|data_counter [0] & !\Master_0|atconv|data_counter [1])

	.dataa(\Master_0|atconv|data_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|data_counter [1]),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector10~4 .lut_mask = 16'h0055;
defparam \Master_0|atconv|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \Master_0|atconv|Add7~0 (
// Equation(s):
// \Master_0|atconv|Add7~0_combout  = \Master_0|atconv|center_col [1] $ (VCC)
// \Master_0|atconv|Add7~1  = CARRY(\Master_0|atconv|center_col [1])

	.dataa(\Master_0|atconv|center_col [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|Add7~0_combout ),
	.cout(\Master_0|atconv|Add7~1 ));
// synopsys translate_off
defparam \Master_0|atconv|Add7~0 .lut_mask = 16'h55AA;
defparam \Master_0|atconv|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneive_lcell_comb \Master_0|atconv|Add7~2 (
// Equation(s):
// \Master_0|atconv|Add7~2_combout  = (\Master_0|atconv|center_col [2] & (!\Master_0|atconv|Add7~1 )) # (!\Master_0|atconv|center_col [2] & ((\Master_0|atconv|Add7~1 ) # (GND)))
// \Master_0|atconv|Add7~3  = CARRY((!\Master_0|atconv|Add7~1 ) # (!\Master_0|atconv|center_col [2]))

	.dataa(\Master_0|atconv|center_col [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add7~1 ),
	.combout(\Master_0|atconv|Add7~2_combout ),
	.cout(\Master_0|atconv|Add7~3 ));
// synopsys translate_off
defparam \Master_0|atconv|Add7~2 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \Master_0|atconv|Add7~4 (
// Equation(s):
// \Master_0|atconv|Add7~4_combout  = (\Master_0|atconv|center_col [3] & (\Master_0|atconv|Add7~3  $ (GND))) # (!\Master_0|atconv|center_col [3] & (!\Master_0|atconv|Add7~3  & VCC))
// \Master_0|atconv|Add7~5  = CARRY((\Master_0|atconv|center_col [3] & !\Master_0|atconv|Add7~3 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|center_col [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add7~3 ),
	.combout(\Master_0|atconv|Add7~4_combout ),
	.cout(\Master_0|atconv|Add7~5 ));
// synopsys translate_off
defparam \Master_0|atconv|Add7~4 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \Master_0|atconv|Add7~6 (
// Equation(s):
// \Master_0|atconv|Add7~6_combout  = (\Master_0|atconv|center_col [4] & (!\Master_0|atconv|Add7~5 )) # (!\Master_0|atconv|center_col [4] & ((\Master_0|atconv|Add7~5 ) # (GND)))
// \Master_0|atconv|Add7~7  = CARRY((!\Master_0|atconv|Add7~5 ) # (!\Master_0|atconv|center_col [4]))

	.dataa(\Master_0|atconv|center_col [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add7~5 ),
	.combout(\Master_0|atconv|Add7~6_combout ),
	.cout(\Master_0|atconv|Add7~7 ));
// synopsys translate_off
defparam \Master_0|atconv|Add7~6 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \Master_0|atconv|Add7~8 (
// Equation(s):
// \Master_0|atconv|Add7~8_combout  = (\Master_0|atconv|center_col [5] & (\Master_0|atconv|Add7~7  $ (GND))) # (!\Master_0|atconv|center_col [5] & (!\Master_0|atconv|Add7~7  & VCC))
// \Master_0|atconv|Add7~9  = CARRY((\Master_0|atconv|center_col [5] & !\Master_0|atconv|Add7~7 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|center_col [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add7~7 ),
	.combout(\Master_0|atconv|Add7~8_combout ),
	.cout(\Master_0|atconv|Add7~9 ));
// synopsys translate_off
defparam \Master_0|atconv|Add7~8 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \Master_0|atconv|Add7~10 (
// Equation(s):
// \Master_0|atconv|Add7~10_combout  = \Master_0|atconv|center_col [6] $ (\Master_0|atconv|Add7~9 )

	.dataa(\Master_0|atconv|center_col [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|atconv|Add7~9 ),
	.combout(\Master_0|atconv|Add7~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add7~10 .lut_mask = 16'h5A5A;
defparam \Master_0|atconv|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N6
cycloneive_lcell_comb \Master_0|atconv|Selector10~5 (
// Equation(s):
// \Master_0|atconv|Selector10~5_combout  = (\Master_0|atconv|Selector10~4_combout  & ((\Master_0|atconv|LessThan3~0_combout ) # ((\Master_0|atconv|Add7~10_combout )))) # (!\Master_0|atconv|Selector10~4_combout  & (((\Master_0|atconv|center_col [6]))))

	.dataa(\Master_0|atconv|LessThan3~0_combout ),
	.datab(\Master_0|atconv|Selector10~4_combout ),
	.datac(\Master_0|atconv|Add7~10_combout ),
	.datad(\Master_0|atconv|center_col [6]),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector10~5 .lut_mask = 16'hFBC8;
defparam \Master_0|atconv|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneive_lcell_comb \Master_0|atconv|Selector10~8 (
// Equation(s):
// \Master_0|atconv|Selector10~8_combout  = (\Master_0|atconv|data_counter [0] & (!\Master_0|atconv|data_counter [1] & \Master_0|atconv|center_col [6]))

	.dataa(\Master_0|atconv|data_counter [0]),
	.datab(\Master_0|atconv|data_counter [1]),
	.datac(gnd),
	.datad(\Master_0|atconv|center_col [6]),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector10~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector10~8 .lut_mask = 16'h2200;
defparam \Master_0|atconv|Selector10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N20
cycloneive_lcell_comb \Master_0|atconv|Selector10~9 (
// Equation(s):
// \Master_0|atconv|Selector10~9_combout  = (!\Master_0|atconv|data_counter [0] & (\Master_0|atconv|data_counter [1] & ((\Master_0|atconv|Add7~10_combout ) # (\Master_0|atconv|LessThan3~0_combout ))))

	.dataa(\Master_0|atconv|data_counter [0]),
	.datab(\Master_0|atconv|data_counter [1]),
	.datac(\Master_0|atconv|Add7~10_combout ),
	.datad(\Master_0|atconv|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector10~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector10~9 .lut_mask = 16'h4440;
defparam \Master_0|atconv|Selector10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneive_lcell_comb \Master_0|atconv|Add5~0 (
// Equation(s):
// \Master_0|atconv|Add5~0_combout  = \Master_0|atconv|center_col [1] $ (VCC)
// \Master_0|atconv|Add5~1  = CARRY(\Master_0|atconv|center_col [1])

	.dataa(\Master_0|atconv|center_col [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|Add5~0_combout ),
	.cout(\Master_0|atconv|Add5~1 ));
// synopsys translate_off
defparam \Master_0|atconv|Add5~0 .lut_mask = 16'h55AA;
defparam \Master_0|atconv|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \Master_0|atconv|Add5~2 (
// Equation(s):
// \Master_0|atconv|Add5~2_combout  = (\Master_0|atconv|center_col [2] & (\Master_0|atconv|Add5~1  & VCC)) # (!\Master_0|atconv|center_col [2] & (!\Master_0|atconv|Add5~1 ))
// \Master_0|atconv|Add5~3  = CARRY((!\Master_0|atconv|center_col [2] & !\Master_0|atconv|Add5~1 ))

	.dataa(\Master_0|atconv|center_col [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add5~1 ),
	.combout(\Master_0|atconv|Add5~2_combout ),
	.cout(\Master_0|atconv|Add5~3 ));
// synopsys translate_off
defparam \Master_0|atconv|Add5~2 .lut_mask = 16'hA505;
defparam \Master_0|atconv|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneive_lcell_comb \Master_0|atconv|Add5~4 (
// Equation(s):
// \Master_0|atconv|Add5~4_combout  = (\Master_0|atconv|center_col [3] & ((GND) # (!\Master_0|atconv|Add5~3 ))) # (!\Master_0|atconv|center_col [3] & (\Master_0|atconv|Add5~3  $ (GND)))
// \Master_0|atconv|Add5~5  = CARRY((\Master_0|atconv|center_col [3]) # (!\Master_0|atconv|Add5~3 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|center_col [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add5~3 ),
	.combout(\Master_0|atconv|Add5~4_combout ),
	.cout(\Master_0|atconv|Add5~5 ));
// synopsys translate_off
defparam \Master_0|atconv|Add5~4 .lut_mask = 16'h3CCF;
defparam \Master_0|atconv|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneive_lcell_comb \Master_0|atconv|Add5~6 (
// Equation(s):
// \Master_0|atconv|Add5~6_combout  = (\Master_0|atconv|center_col [4] & (\Master_0|atconv|Add5~5  & VCC)) # (!\Master_0|atconv|center_col [4] & (!\Master_0|atconv|Add5~5 ))
// \Master_0|atconv|Add5~7  = CARRY((!\Master_0|atconv|center_col [4] & !\Master_0|atconv|Add5~5 ))

	.dataa(\Master_0|atconv|center_col [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add5~5 ),
	.combout(\Master_0|atconv|Add5~6_combout ),
	.cout(\Master_0|atconv|Add5~7 ));
// synopsys translate_off
defparam \Master_0|atconv|Add5~6 .lut_mask = 16'hA505;
defparam \Master_0|atconv|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \Master_0|atconv|Add5~8 (
// Equation(s):
// \Master_0|atconv|Add5~8_combout  = (\Master_0|atconv|center_col [5] & ((GND) # (!\Master_0|atconv|Add5~7 ))) # (!\Master_0|atconv|center_col [5] & (\Master_0|atconv|Add5~7  $ (GND)))
// \Master_0|atconv|Add5~9  = CARRY((\Master_0|atconv|center_col [5]) # (!\Master_0|atconv|Add5~7 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|center_col [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add5~7 ),
	.combout(\Master_0|atconv|Add5~8_combout ),
	.cout(\Master_0|atconv|Add5~9 ));
// synopsys translate_off
defparam \Master_0|atconv|Add5~8 .lut_mask = 16'h3CCF;
defparam \Master_0|atconv|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneive_lcell_comb \Master_0|atconv|Add5~10 (
// Equation(s):
// \Master_0|atconv|Add5~10_combout  = \Master_0|atconv|center_col [6] $ (!\Master_0|atconv|Add5~9 )

	.dataa(\Master_0|atconv|center_col [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|atconv|Add5~9 ),
	.combout(\Master_0|atconv|Add5~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add5~10 .lut_mask = 16'hA5A5;
defparam \Master_0|atconv|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N26
cycloneive_lcell_comb \Master_0|atconv|Selector10~10 (
// Equation(s):
// \Master_0|atconv|Selector10~10_combout  = (\Master_0|atconv|Add5~10_combout  & ((\Master_0|atconv|center_col [5]) # ((\Master_0|atconv|center_col [6]) # (!\Master_0|atconv|LessThan1~0_combout ))))

	.dataa(\Master_0|atconv|center_col [5]),
	.datab(\Master_0|atconv|center_col [6]),
	.datac(\Master_0|atconv|Add5~10_combout ),
	.datad(\Master_0|atconv|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector10~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector10~10 .lut_mask = 16'hE0F0;
defparam \Master_0|atconv|Selector10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N24
cycloneive_lcell_comb \Master_0|atconv|Selector10~11 (
// Equation(s):
// \Master_0|atconv|Selector10~11_combout  = (\Master_0|atconv|Selector10~8_combout ) # ((\Master_0|atconv|Selector10~9_combout ) # ((\Master_0|atconv|Selector10~10_combout  & !\Master_0|atconv|Selector10~6_combout )))

	.dataa(\Master_0|atconv|Selector10~8_combout ),
	.datab(\Master_0|atconv|Selector10~9_combout ),
	.datac(\Master_0|atconv|Selector10~10_combout ),
	.datad(\Master_0|atconv|Selector10~6_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector10~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector10~11 .lut_mask = 16'hEEFE;
defparam \Master_0|atconv|Selector10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N18
cycloneive_lcell_comb \Master_0|atconv|LessThan1~1 (
// Equation(s):
// \Master_0|atconv|LessThan1~1_combout  = (\Master_0|atconv|center_col [5]) # ((\Master_0|atconv|center_col [6]) # (!\Master_0|atconv|LessThan1~0_combout ))

	.dataa(\Master_0|atconv|center_col [5]),
	.datab(gnd),
	.datac(\Master_0|atconv|LessThan1~0_combout ),
	.datad(\Master_0|atconv|center_col [6]),
	.cin(gnd),
	.combout(\Master_0|atconv|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|LessThan1~1 .lut_mask = 16'hFFAF;
defparam \Master_0|atconv|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N28
cycloneive_lcell_comb \Master_0|atconv|Selector10~15 (
// Equation(s):
// \Master_0|atconv|Selector10~15_combout  = (!\Master_0|atconv|data_counter [0] & (\Master_0|atconv|data_counter [1] & (\Master_0|atconv|Add5~10_combout  & \Master_0|atconv|LessThan1~1_combout )))

	.dataa(\Master_0|atconv|data_counter [0]),
	.datab(\Master_0|atconv|data_counter [1]),
	.datac(\Master_0|atconv|Add5~10_combout ),
	.datad(\Master_0|atconv|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector10~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector10~15 .lut_mask = 16'h4000;
defparam \Master_0|atconv|Selector10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N14
cycloneive_lcell_comb \Master_0|atconv|Selector10~16 (
// Equation(s):
// \Master_0|atconv|Selector10~16_combout  = (\Master_0|atconv|data_counter [0] & (!\Master_0|atconv|data_counter [1] & ((\Master_0|atconv|Add7~10_combout ) # (\Master_0|atconv|LessThan3~0_combout ))))

	.dataa(\Master_0|atconv|data_counter [0]),
	.datab(\Master_0|atconv|data_counter [1]),
	.datac(\Master_0|atconv|Add7~10_combout ),
	.datad(\Master_0|atconv|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector10~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector10~16 .lut_mask = 16'h2220;
defparam \Master_0|atconv|Selector10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N16
cycloneive_lcell_comb \Master_0|atconv|Selector10~7 (
// Equation(s):
// \Master_0|atconv|Selector10~7_combout  = (\Master_0|atconv|Selector10~15_combout ) # ((\Master_0|atconv|Selector10~16_combout ) # ((!\Master_0|atconv|Selector10~6_combout  & \Master_0|atconv|center_col [6])))

	.dataa(\Master_0|atconv|Selector10~6_combout ),
	.datab(\Master_0|atconv|Selector10~15_combout ),
	.datac(\Master_0|atconv|Selector10~16_combout ),
	.datad(\Master_0|atconv|center_col [6]),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector10~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector10~7 .lut_mask = 16'hFDFC;
defparam \Master_0|atconv|Selector10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cycloneive_lcell_comb \Master_0|atconv|Selector10~12 (
// Equation(s):
// \Master_0|atconv|Selector10~12_combout  = (\Master_0|atconv|data_counter [3] & (((\Master_0|atconv|data_counter [2])))) # (!\Master_0|atconv|data_counter [3] & ((\Master_0|atconv|data_counter [2] & ((\Master_0|atconv|Selector10~7_combout ))) # 
// (!\Master_0|atconv|data_counter [2] & (\Master_0|atconv|Selector10~11_combout ))))

	.dataa(\Master_0|atconv|data_counter [3]),
	.datab(\Master_0|atconv|Selector10~11_combout ),
	.datac(\Master_0|atconv|data_counter [2]),
	.datad(\Master_0|atconv|Selector10~7_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector10~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector10~12 .lut_mask = 16'hF4A4;
defparam \Master_0|atconv|Selector10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N8
cycloneive_lcell_comb \Master_0|atconv|Selector10~13 (
// Equation(s):
// \Master_0|atconv|Selector10~13_combout  = (\Master_0|atconv|data_counter [3] & ((\Master_0|atconv|Selector10~12_combout  & (\Master_0|atconv|center_col [6])) # (!\Master_0|atconv|Selector10~12_combout  & ((\Master_0|atconv|Selector10~5_combout ))))) # 
// (!\Master_0|atconv|data_counter [3] & (((\Master_0|atconv|Selector10~12_combout ))))

	.dataa(\Master_0|atconv|data_counter [3]),
	.datab(\Master_0|atconv|center_col [6]),
	.datac(\Master_0|atconv|Selector10~5_combout ),
	.datad(\Master_0|atconv|Selector10~12_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector10~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector10~13 .lut_mask = 16'hDDA0;
defparam \Master_0|atconv|Selector10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneive_lcell_comb \Master_0|atconv|Selector10~14 (
// Equation(s):
// \Master_0|atconv|Selector10~14_combout  = (\Master_0|atconv|data_counter [4] & ((\Master_0|atconv|center_col [6]))) # (!\Master_0|atconv|data_counter [4] & (\Master_0|atconv|Selector10~13_combout ))

	.dataa(\Master_0|atconv|Selector10~13_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|data_counter [4]),
	.datad(\Master_0|atconv|center_col [6]),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector10~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector10~14 .lut_mask = 16'hFA0A;
defparam \Master_0|atconv|Selector10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneive_lcell_comb \Master_0|ADDR_M[0]~11 (
// Equation(s):
// \Master_0|ADDR_M[0]~11_combout  = (\Master_0|atconv|data_counter [4] & (((\Master_0|atconv|center_col [0])))) # (!\Master_0|atconv|data_counter [4] & ((\Master_0|atconv|center_col [0] & (\Master_0|atconv|LessThan1~1_combout )) # 
// (!\Master_0|atconv|center_col [0] & ((\Master_0|atconv|LessThan3~0_combout )))))

	.dataa(\Master_0|atconv|LessThan1~1_combout ),
	.datab(\Master_0|atconv|data_counter [4]),
	.datac(\Master_0|atconv|LessThan3~0_combout ),
	.datad(\Master_0|atconv|center_col [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~11 .lut_mask = 16'hEE30;
defparam \Master_0|ADDR_M[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N6
cycloneive_lcell_comb \Master_0|ADDR_M[0]~12 (
// Equation(s):
// \Master_0|ADDR_M[0]~12_combout  = (\Master_0|atconv|Selector10~14_combout ) # ((\Master_0|ADDR_M[0]~10_combout  & ((\Master_0|ADDR_M[0]~11_combout ) # (\Master_0|atconv|center_col [0]))) # (!\Master_0|ADDR_M[0]~10_combout  & 
// (\Master_0|ADDR_M[0]~11_combout  & \Master_0|atconv|center_col [0])))

	.dataa(\Master_0|ADDR_M[0]~10_combout ),
	.datab(\Master_0|atconv|Selector10~14_combout ),
	.datac(\Master_0|ADDR_M[0]~11_combout ),
	.datad(\Master_0|atconv|center_col [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~12 .lut_mask = 16'hFEEC;
defparam \Master_0|ADDR_M[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneive_lcell_comb \u_BUS|ADDR_S1[0]~0 (
// Equation(s):
// \u_BUS|ADDR_S1[0]~0_combout  = (!\u_BUS|Decoder0~0_combout  & ((\Master_0|atconv|cur_state.FETCH~q  & ((\Master_0|ADDR_M[0]~12_combout ))) # (!\Master_0|atconv|cur_state.FETCH~q  & (\Master_0|ADDR_M[0]~14_combout ))))

	.dataa(\Master_0|ADDR_M[0]~14_combout ),
	.datab(\u_BUS|Decoder0~0_combout ),
	.datac(\Master_0|atconv|cur_state.FETCH~q ),
	.datad(\Master_0|ADDR_M[0]~12_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[0]~0 .lut_mask = 16'h3202;
defparam \u_BUS|ADDR_S1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneive_lcell_comb \Master_0|atconv|Add7~12 (
// Equation(s):
// \Master_0|atconv|Add7~12_combout  = (\Master_0|atconv|LessThan3~0_combout ) # (\Master_0|atconv|Add7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|LessThan3~0_combout ),
	.datad(\Master_0|atconv|Add7~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add7~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add7~12 .lut_mask = 16'hFFF0;
defparam \Master_0|atconv|Add7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \Master_0|ADDR_M[4]~15 (
// Equation(s):
// \Master_0|ADDR_M[4]~15_combout  = (\Master_0|atconv|data_counter [2] & ((\Master_0|atconv|data_counter [3]) # (\Master_0|atconv|data_counter [1] $ (!\Master_0|atconv|data_counter [0])))) # (!\Master_0|atconv|data_counter [2] & 
// ((\Master_0|atconv|data_counter [1] & (\Master_0|atconv|data_counter [3])) # (!\Master_0|atconv|data_counter [1] & ((\Master_0|atconv|data_counter [0])))))

	.dataa(\Master_0|atconv|data_counter [1]),
	.datab(\Master_0|atconv|data_counter [2]),
	.datac(\Master_0|atconv|data_counter [3]),
	.datad(\Master_0|atconv|data_counter [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~15 .lut_mask = 16'hF9E4;
defparam \Master_0|ADDR_M[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N26
cycloneive_lcell_comb \Master_0|ADDR_M[4]~16 (
// Equation(s):
// \Master_0|ADDR_M[4]~16_combout  = (\Master_0|ADDR_M[4]~15_combout ) # ((\Master_0|atconv|Selector10~14_combout ) # ((\Master_0|atconv|data_counter [4]) # (!\Master_0|atconv|cur_state.FETCH~q )))

	.dataa(\Master_0|ADDR_M[4]~15_combout ),
	.datab(\Master_0|atconv|Selector10~14_combout ),
	.datac(\Master_0|atconv|data_counter [4]),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~16 .lut_mask = 16'hFEFF;
defparam \Master_0|ADDR_M[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N30
cycloneive_lcell_comb \Master_0|ADDR_M[4]~18 (
// Equation(s):
// \Master_0|ADDR_M[4]~18_combout  = (\Master_0|atconv|data_counter [0] & (\Master_0|atconv|data_counter [2] & (!\Master_0|atconv|data_counter [3] & !\Master_0|atconv|data_counter [1]))) # (!\Master_0|atconv|data_counter [0] & (!\Master_0|atconv|data_counter 
// [2] & (\Master_0|atconv|data_counter [3] $ (\Master_0|atconv|data_counter [1]))))

	.dataa(\Master_0|atconv|data_counter [0]),
	.datab(\Master_0|atconv|data_counter [2]),
	.datac(\Master_0|atconv|data_counter [3]),
	.datad(\Master_0|atconv|data_counter [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~18 .lut_mask = 16'h0118;
defparam \Master_0|ADDR_M[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneive_lcell_comb \Master_0|ADDR_M[4]~19 (
// Equation(s):
// \Master_0|ADDR_M[4]~19_combout  = (\Master_0|ADDR_M[4]~16_combout  & (\Master_0|atconv|cur_state.FETCH~q )) # (!\Master_0|ADDR_M[4]~16_combout  & ((\Master_0|ADDR_M[4]~18_combout )))

	.dataa(gnd),
	.datab(\Master_0|atconv|cur_state.FETCH~q ),
	.datac(\Master_0|ADDR_M[4]~18_combout ),
	.datad(\Master_0|ADDR_M[4]~16_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~19 .lut_mask = 16'hCCF0;
defparam \Master_0|ADDR_M[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneive_lcell_comb \Master_0|ADDR_M[1]~17 (
// Equation(s):
// \Master_0|ADDR_M[1]~17_combout  = (\Master_0|atconv|cur_state.WRITE_L1~q  & \Master_0|atconv|pool_col [1])

	.dataa(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|pool_col [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~17 .lut_mask = 16'hAA00;
defparam \Master_0|ADDR_M[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N2
cycloneive_lcell_comb \Master_0|ADDR_M[4]~59 (
// Equation(s):
// \Master_0|ADDR_M[4]~59_combout  = ((!\Master_0|atconv|Selector10~14_combout  & ((\Master_0|ADDR_M[4]~15_combout ) # (\Master_0|atconv|data_counter [4])))) # (!\Master_0|atconv|cur_state.FETCH~q )

	.dataa(\Master_0|ADDR_M[4]~15_combout ),
	.datab(\Master_0|atconv|Selector10~14_combout ),
	.datac(\Master_0|atconv|data_counter [4]),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~59 .lut_mask = 16'h32FF;
defparam \Master_0|ADDR_M[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneive_lcell_comb \Master_0|ADDR_M[1]~20 (
// Equation(s):
// \Master_0|ADDR_M[1]~20_combout  = (\Master_0|ADDR_M[4]~19_combout  & (((\Master_0|atconv|center_col [1]) # (!\Master_0|ADDR_M[4]~59_combout )))) # (!\Master_0|ADDR_M[4]~19_combout  & (\Master_0|ADDR_M[1]~17_combout  & (\Master_0|ADDR_M[4]~59_combout )))

	.dataa(\Master_0|ADDR_M[4]~19_combout ),
	.datab(\Master_0|ADDR_M[1]~17_combout ),
	.datac(\Master_0|ADDR_M[4]~59_combout ),
	.datad(\Master_0|atconv|center_col [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~20 .lut_mask = 16'hEA4A;
defparam \Master_0|ADDR_M[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneive_lcell_comb \Master_0|atconv|Add5~12 (
// Equation(s):
// \Master_0|atconv|Add5~12_combout  = (\Master_0|atconv|Add5~0_combout  & ((\Master_0|atconv|center_col [6]) # ((\Master_0|atconv|center_col [5]) # (!\Master_0|atconv|LessThan1~0_combout ))))

	.dataa(\Master_0|atconv|center_col [6]),
	.datab(\Master_0|atconv|center_col [5]),
	.datac(\Master_0|atconv|LessThan1~0_combout ),
	.datad(\Master_0|atconv|Add5~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add5~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add5~12 .lut_mask = 16'hEF00;
defparam \Master_0|atconv|Add5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \Master_0|ADDR_M[1]~21 (
// Equation(s):
// \Master_0|ADDR_M[1]~21_combout  = (\Master_0|ADDR_M[4]~16_combout  & (((\Master_0|ADDR_M[1]~20_combout )))) # (!\Master_0|ADDR_M[4]~16_combout  & ((\Master_0|ADDR_M[1]~20_combout  & (\Master_0|atconv|Add7~12_combout )) # (!\Master_0|ADDR_M[1]~20_combout  
// & ((\Master_0|atconv|Add5~12_combout )))))

	.dataa(\Master_0|atconv|Add7~12_combout ),
	.datab(\Master_0|ADDR_M[4]~16_combout ),
	.datac(\Master_0|ADDR_M[1]~20_combout ),
	.datad(\Master_0|atconv|Add5~12_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~21 .lut_mask = 16'hE3E0;
defparam \Master_0|ADDR_M[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneive_lcell_comb \Master_0|atconv|store_counter[1]~16 (
// Equation(s):
// \Master_0|atconv|store_counter[1]~16_combout  = (\Master_0|atconv|store_counter [1] & (!\Master_0|atconv|store_counter[0]~13 )) # (!\Master_0|atconv|store_counter [1] & ((\Master_0|atconv|store_counter[0]~13 ) # (GND)))
// \Master_0|atconv|store_counter[1]~17  = CARRY((!\Master_0|atconv|store_counter[0]~13 ) # (!\Master_0|atconv|store_counter [1]))

	.dataa(\Master_0|atconv|store_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|store_counter[0]~13 ),
	.combout(\Master_0|atconv|store_counter[1]~16_combout ),
	.cout(\Master_0|atconv|store_counter[1]~17 ));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[1]~16 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|store_counter[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y16_N7
dffeas \Master_0|atconv|store_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|store_counter[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|store_counter[4]~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|store_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|store_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[1] .is_wysiwyg = "true";
defparam \Master_0|atconv|store_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_lcell_comb \Master_0|ADDR_M[1]~22 (
// Equation(s):
// \Master_0|ADDR_M[1]~22_combout  = (!\Master_0|atconv|cur_state.READ_L0~q  & ((\Master_0|atconv|cur_state.WRITE_L0~q  & ((\Master_0|atconv|store_counter [1]))) # (!\Master_0|atconv|cur_state.WRITE_L0~q  & (\Master_0|ADDR_M[1]~21_combout ))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|ADDR_M[1]~21_combout ),
	.datac(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datad(\Master_0|atconv|store_counter [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~22 .lut_mask = 16'h5404;
defparam \Master_0|ADDR_M[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \u_BUS|ADDR_S1[1]~1 (
// Equation(s):
// \u_BUS|ADDR_S1[1]~1_combout  = (!\u_BUS|Decoder0~0_combout  & ((\Master_0|ADDR_M[1]~22_combout ) # ((\Master_0|atconv|pool_col [0] & \Master_0|atconv|cur_state.READ_L0~q ))))

	.dataa(\Master_0|atconv|pool_col [0]),
	.datab(\u_BUS|Decoder0~0_combout ),
	.datac(\Master_0|ADDR_M[1]~22_combout ),
	.datad(\Master_0|atconv|cur_state.READ_L0~q ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[1]~1 .lut_mask = 16'h3230;
defparam \u_BUS|ADDR_S1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N8
cycloneive_lcell_comb \Master_0|atconv|store_counter[2]~18 (
// Equation(s):
// \Master_0|atconv|store_counter[2]~18_combout  = (\Master_0|atconv|store_counter [2] & (\Master_0|atconv|store_counter[1]~17  $ (GND))) # (!\Master_0|atconv|store_counter [2] & (!\Master_0|atconv|store_counter[1]~17  & VCC))
// \Master_0|atconv|store_counter[2]~19  = CARRY((\Master_0|atconv|store_counter [2] & !\Master_0|atconv|store_counter[1]~17 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|store_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|store_counter[1]~17 ),
	.combout(\Master_0|atconv|store_counter[2]~18_combout ),
	.cout(\Master_0|atconv|store_counter[2]~19 ));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[2]~18 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|store_counter[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y16_N9
dffeas \Master_0|atconv|store_counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|store_counter[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|store_counter[4]~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|store_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|store_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[2] .is_wysiwyg = "true";
defparam \Master_0|atconv|store_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
cycloneive_lcell_comb \Master_0|ADDR_M[2]~23 (
// Equation(s):
// \Master_0|ADDR_M[2]~23_combout  = (\Master_0|atconv|pool_col [2] & \Master_0|atconv|cur_state.WRITE_L1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|pool_col [2]),
	.datad(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~23 .lut_mask = 16'hF000;
defparam \Master_0|ADDR_M[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneive_lcell_comb \Master_0|ADDR_M[2]~24 (
// Equation(s):
// \Master_0|ADDR_M[2]~24_combout  = (\Master_0|ADDR_M[4]~59_combout  & ((\Master_0|ADDR_M[4]~19_combout  & (\Master_0|atconv|center_col [2])) # (!\Master_0|ADDR_M[4]~19_combout  & ((\Master_0|ADDR_M[2]~23_combout ))))) # (!\Master_0|ADDR_M[4]~59_combout  & 
// (((\Master_0|ADDR_M[4]~19_combout ))))

	.dataa(\Master_0|ADDR_M[4]~59_combout ),
	.datab(\Master_0|atconv|center_col [2]),
	.datac(\Master_0|ADDR_M[4]~19_combout ),
	.datad(\Master_0|ADDR_M[2]~23_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~24 .lut_mask = 16'hDAD0;
defparam \Master_0|ADDR_M[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneive_lcell_comb \Master_0|atconv|Add5~13 (
// Equation(s):
// \Master_0|atconv|Add5~13_combout  = (\Master_0|atconv|Add5~2_combout  & ((\Master_0|atconv|center_col [5]) # ((\Master_0|atconv|center_col [6]) # (!\Master_0|atconv|LessThan1~0_combout ))))

	.dataa(\Master_0|atconv|center_col [5]),
	.datab(\Master_0|atconv|LessThan1~0_combout ),
	.datac(\Master_0|atconv|center_col [6]),
	.datad(\Master_0|atconv|Add5~2_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add5~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add5~13 .lut_mask = 16'hFB00;
defparam \Master_0|atconv|Add5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneive_lcell_comb \Master_0|atconv|Add7~13 (
// Equation(s):
// \Master_0|atconv|Add7~13_combout  = (!\Master_0|atconv|LessThan3~0_combout  & \Master_0|atconv|Add7~2_combout )

	.dataa(\Master_0|atconv|LessThan3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|Add7~2_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add7~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add7~13 .lut_mask = 16'h5500;
defparam \Master_0|atconv|Add7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneive_lcell_comb \Master_0|ADDR_M[2]~25 (
// Equation(s):
// \Master_0|ADDR_M[2]~25_combout  = (\Master_0|ADDR_M[2]~24_combout  & ((\Master_0|ADDR_M[4]~16_combout ) # ((\Master_0|atconv|Add7~13_combout )))) # (!\Master_0|ADDR_M[2]~24_combout  & (!\Master_0|ADDR_M[4]~16_combout  & (\Master_0|atconv|Add5~13_combout 
// )))

	.dataa(\Master_0|ADDR_M[2]~24_combout ),
	.datab(\Master_0|ADDR_M[4]~16_combout ),
	.datac(\Master_0|atconv|Add5~13_combout ),
	.datad(\Master_0|atconv|Add7~13_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~25 .lut_mask = 16'hBA98;
defparam \Master_0|ADDR_M[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneive_lcell_comb \Master_0|ADDR_M[2]~26 (
// Equation(s):
// \Master_0|ADDR_M[2]~26_combout  = (!\Master_0|atconv|cur_state.READ_L0~q  & ((\Master_0|atconv|cur_state.WRITE_L0~q  & (\Master_0|atconv|store_counter [2])) # (!\Master_0|atconv|cur_state.WRITE_L0~q  & ((\Master_0|ADDR_M[2]~25_combout )))))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|atconv|store_counter [2]),
	.datad(\Master_0|ADDR_M[2]~25_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~26 .lut_mask = 16'h3120;
defparam \Master_0|ADDR_M[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_lcell_comb \u_BUS|ADDR_S1[2]~2 (
// Equation(s):
// \u_BUS|ADDR_S1[2]~2_combout  = (!\u_BUS|Decoder0~0_combout  & ((\Master_0|ADDR_M[2]~26_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|pool_col [1]))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|ADDR_M[2]~26_combout ),
	.datac(\Master_0|atconv|pool_col [1]),
	.datad(\u_BUS|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[2]~2 .lut_mask = 16'h00EC;
defparam \u_BUS|ADDR_S1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneive_lcell_comb \Master_0|ADDR_M[3]~27 (
// Equation(s):
// \Master_0|ADDR_M[3]~27_combout  = (\Master_0|atconv|cur_state.WRITE_L1~q  & \Master_0|atconv|pool_col [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datad(\Master_0|atconv|pool_col [3]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~27 .lut_mask = 16'hF000;
defparam \Master_0|ADDR_M[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneive_lcell_comb \Master_0|ADDR_M[3]~28 (
// Equation(s):
// \Master_0|ADDR_M[3]~28_combout  = (\Master_0|ADDR_M[4]~59_combout  & ((\Master_0|ADDR_M[4]~19_combout  & (\Master_0|atconv|center_col [3])) # (!\Master_0|ADDR_M[4]~19_combout  & ((\Master_0|ADDR_M[3]~27_combout ))))) # (!\Master_0|ADDR_M[4]~59_combout  & 
// (((\Master_0|ADDR_M[4]~19_combout ))))

	.dataa(\Master_0|ADDR_M[4]~59_combout ),
	.datab(\Master_0|atconv|center_col [3]),
	.datac(\Master_0|ADDR_M[4]~19_combout ),
	.datad(\Master_0|ADDR_M[3]~27_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~28 .lut_mask = 16'hDAD0;
defparam \Master_0|ADDR_M[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneive_lcell_comb \Master_0|atconv|Add7~14 (
// Equation(s):
// \Master_0|atconv|Add7~14_combout  = (!\Master_0|atconv|LessThan3~0_combout  & \Master_0|atconv|Add7~4_combout )

	.dataa(\Master_0|atconv|LessThan3~0_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|Add7~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|Add7~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add7~14 .lut_mask = 16'h5050;
defparam \Master_0|atconv|Add7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneive_lcell_comb \Master_0|atconv|Add5~14 (
// Equation(s):
// \Master_0|atconv|Add5~14_combout  = (\Master_0|atconv|Add5~4_combout  & ((\Master_0|atconv|center_col [5]) # ((\Master_0|atconv|center_col [6]) # (!\Master_0|atconv|LessThan1~0_combout ))))

	.dataa(\Master_0|atconv|center_col [5]),
	.datab(\Master_0|atconv|LessThan1~0_combout ),
	.datac(\Master_0|atconv|center_col [6]),
	.datad(\Master_0|atconv|Add5~4_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add5~14 .lut_mask = 16'hFB00;
defparam \Master_0|atconv|Add5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneive_lcell_comb \Master_0|ADDR_M[3]~29 (
// Equation(s):
// \Master_0|ADDR_M[3]~29_combout  = (\Master_0|ADDR_M[3]~28_combout  & ((\Master_0|atconv|Add7~14_combout ) # ((\Master_0|ADDR_M[4]~16_combout )))) # (!\Master_0|ADDR_M[3]~28_combout  & (((\Master_0|atconv|Add5~14_combout  & !\Master_0|ADDR_M[4]~16_combout 
// ))))

	.dataa(\Master_0|ADDR_M[3]~28_combout ),
	.datab(\Master_0|atconv|Add7~14_combout ),
	.datac(\Master_0|atconv|Add5~14_combout ),
	.datad(\Master_0|ADDR_M[4]~16_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~29 .lut_mask = 16'hAAD8;
defparam \Master_0|ADDR_M[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N10
cycloneive_lcell_comb \Master_0|atconv|store_counter[3]~20 (
// Equation(s):
// \Master_0|atconv|store_counter[3]~20_combout  = (\Master_0|atconv|store_counter [3] & (!\Master_0|atconv|store_counter[2]~19 )) # (!\Master_0|atconv|store_counter [3] & ((\Master_0|atconv|store_counter[2]~19 ) # (GND)))
// \Master_0|atconv|store_counter[3]~21  = CARRY((!\Master_0|atconv|store_counter[2]~19 ) # (!\Master_0|atconv|store_counter [3]))

	.dataa(\Master_0|atconv|store_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|store_counter[2]~19 ),
	.combout(\Master_0|atconv|store_counter[3]~20_combout ),
	.cout(\Master_0|atconv|store_counter[3]~21 ));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[3]~20 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|store_counter[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y16_N11
dffeas \Master_0|atconv|store_counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|store_counter[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|store_counter[4]~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|store_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|store_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[3] .is_wysiwyg = "true";
defparam \Master_0|atconv|store_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
cycloneive_lcell_comb \Master_0|ADDR_M[3]~30 (
// Equation(s):
// \Master_0|ADDR_M[3]~30_combout  = (!\Master_0|atconv|cur_state.READ_L0~q  & ((\Master_0|atconv|cur_state.WRITE_L0~q  & ((\Master_0|atconv|store_counter [3]))) # (!\Master_0|atconv|cur_state.WRITE_L0~q  & (\Master_0|ADDR_M[3]~29_combout ))))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|ADDR_M[3]~29_combout ),
	.datad(\Master_0|atconv|store_counter [3]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~30 .lut_mask = 16'h3210;
defparam \Master_0|ADDR_M[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneive_lcell_comb \u_BUS|ADDR_S1[3]~3 (
// Equation(s):
// \u_BUS|ADDR_S1[3]~3_combout  = (!\u_BUS|Decoder0~0_combout  & ((\Master_0|ADDR_M[3]~30_combout ) # ((\Master_0|atconv|pool_col [2] & \Master_0|atconv|cur_state.READ_L0~q ))))

	.dataa(\Master_0|atconv|pool_col [2]),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\u_BUS|Decoder0~0_combout ),
	.datad(\Master_0|ADDR_M[3]~30_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[3]~3 .lut_mask = 16'h0F08;
defparam \u_BUS|ADDR_S1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneive_lcell_comb \Master_0|atconv|Add7~15 (
// Equation(s):
// \Master_0|atconv|Add7~15_combout  = (!\Master_0|atconv|LessThan3~0_combout  & \Master_0|atconv|Add7~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|LessThan3~0_combout ),
	.datad(\Master_0|atconv|Add7~6_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add7~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add7~15 .lut_mask = 16'h0F00;
defparam \Master_0|atconv|Add7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneive_lcell_comb \Master_0|atconv|Add5~15 (
// Equation(s):
// \Master_0|atconv|Add5~15_combout  = (\Master_0|atconv|Add5~6_combout  & ((\Master_0|atconv|center_col [5]) # ((\Master_0|atconv|center_col [6]) # (!\Master_0|atconv|LessThan1~0_combout ))))

	.dataa(\Master_0|atconv|center_col [5]),
	.datab(\Master_0|atconv|LessThan1~0_combout ),
	.datac(\Master_0|atconv|Add5~6_combout ),
	.datad(\Master_0|atconv|center_col [6]),
	.cin(gnd),
	.combout(\Master_0|atconv|Add5~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add5~15 .lut_mask = 16'hF0B0;
defparam \Master_0|atconv|Add5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N28
cycloneive_lcell_comb \Master_0|ADDR_M[4]~31 (
// Equation(s):
// \Master_0|ADDR_M[4]~31_combout  = (\Master_0|atconv|pool_col [4] & \Master_0|atconv|cur_state.WRITE_L1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|pool_col [4]),
	.datad(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~31 .lut_mask = 16'hF000;
defparam \Master_0|ADDR_M[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneive_lcell_comb \Master_0|ADDR_M[4]~32 (
// Equation(s):
// \Master_0|ADDR_M[4]~32_combout  = (\Master_0|ADDR_M[4]~59_combout  & ((\Master_0|ADDR_M[4]~19_combout  & (\Master_0|atconv|center_col [4])) # (!\Master_0|ADDR_M[4]~19_combout  & ((\Master_0|ADDR_M[4]~31_combout ))))) # (!\Master_0|ADDR_M[4]~59_combout  & 
// (((\Master_0|ADDR_M[4]~19_combout ))))

	.dataa(\Master_0|ADDR_M[4]~59_combout ),
	.datab(\Master_0|atconv|center_col [4]),
	.datac(\Master_0|ADDR_M[4]~31_combout ),
	.datad(\Master_0|ADDR_M[4]~19_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~32 .lut_mask = 16'hDDA0;
defparam \Master_0|ADDR_M[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneive_lcell_comb \Master_0|ADDR_M[4]~33 (
// Equation(s):
// \Master_0|ADDR_M[4]~33_combout  = (\Master_0|ADDR_M[4]~16_combout  & (((\Master_0|ADDR_M[4]~32_combout )))) # (!\Master_0|ADDR_M[4]~16_combout  & ((\Master_0|ADDR_M[4]~32_combout  & (\Master_0|atconv|Add7~15_combout )) # (!\Master_0|ADDR_M[4]~32_combout  
// & ((\Master_0|atconv|Add5~15_combout )))))

	.dataa(\Master_0|atconv|Add7~15_combout ),
	.datab(\Master_0|ADDR_M[4]~16_combout ),
	.datac(\Master_0|atconv|Add5~15_combout ),
	.datad(\Master_0|ADDR_M[4]~32_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~33 .lut_mask = 16'hEE30;
defparam \Master_0|ADDR_M[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneive_lcell_comb \Master_0|atconv|store_counter[4]~22 (
// Equation(s):
// \Master_0|atconv|store_counter[4]~22_combout  = (\Master_0|atconv|store_counter [4] & (\Master_0|atconv|store_counter[3]~21  $ (GND))) # (!\Master_0|atconv|store_counter [4] & (!\Master_0|atconv|store_counter[3]~21  & VCC))
// \Master_0|atconv|store_counter[4]~23  = CARRY((\Master_0|atconv|store_counter [4] & !\Master_0|atconv|store_counter[3]~21 ))

	.dataa(\Master_0|atconv|store_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|store_counter[3]~21 ),
	.combout(\Master_0|atconv|store_counter[4]~22_combout ),
	.cout(\Master_0|atconv|store_counter[4]~23 ));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[4]~22 .lut_mask = 16'hA50A;
defparam \Master_0|atconv|store_counter[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y16_N13
dffeas \Master_0|atconv|store_counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|store_counter[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|store_counter[4]~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|store_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|store_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[4] .is_wysiwyg = "true";
defparam \Master_0|atconv|store_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneive_lcell_comb \Master_0|ADDR_M[4]~34 (
// Equation(s):
// \Master_0|ADDR_M[4]~34_combout  = (!\Master_0|atconv|cur_state.READ_L0~q  & ((\Master_0|atconv|cur_state.WRITE_L0~q  & ((\Master_0|atconv|store_counter [4]))) # (!\Master_0|atconv|cur_state.WRITE_L0~q  & (\Master_0|ADDR_M[4]~33_combout ))))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|ADDR_M[4]~33_combout ),
	.datad(\Master_0|atconv|store_counter [4]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~34 .lut_mask = 16'h3210;
defparam \Master_0|ADDR_M[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
cycloneive_lcell_comb \u_BUS|ADDR_S1[4]~4 (
// Equation(s):
// \u_BUS|ADDR_S1[4]~4_combout  = (!\u_BUS|Decoder0~0_combout  & ((\Master_0|ADDR_M[4]~34_combout ) # ((\Master_0|atconv|pool_col [3] & \Master_0|atconv|cur_state.READ_L0~q ))))

	.dataa(\Master_0|atconv|pool_col [3]),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\u_BUS|Decoder0~0_combout ),
	.datad(\Master_0|ADDR_M[4]~34_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[4]~4 .lut_mask = 16'h0F08;
defparam \u_BUS|ADDR_S1[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneive_lcell_comb \Master_0|atconv|layer1_A[5]~0 (
// Equation(s):
// \Master_0|atconv|layer1_A[5]~0_combout  = (\Master_0|atconv|pool_col [5] & (\Master_0|atconv|pool_row [0] $ (VCC))) # (!\Master_0|atconv|pool_col [5] & (\Master_0|atconv|pool_row [0] & VCC))
// \Master_0|atconv|layer1_A[5]~1  = CARRY((\Master_0|atconv|pool_col [5] & \Master_0|atconv|pool_row [0]))

	.dataa(\Master_0|atconv|pool_col [5]),
	.datab(\Master_0|atconv|pool_row [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|layer1_A[5]~0_combout ),
	.cout(\Master_0|atconv|layer1_A[5]~1 ));
// synopsys translate_off
defparam \Master_0|atconv|layer1_A[5]~0 .lut_mask = 16'h6688;
defparam \Master_0|atconv|layer1_A[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneive_lcell_comb \Master_0|atconv|Add14~0 (
// Equation(s):
// \Master_0|atconv|Add14~0_combout  = (\Master_0|atconv|cur_state.WRITE_L1~q  & \Master_0|atconv|layer1_A[5]~0_combout )

	.dataa(gnd),
	.datab(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datac(\Master_0|atconv|layer1_A[5]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add14~0 .lut_mask = 16'hC0C0;
defparam \Master_0|atconv|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneive_lcell_comb \Master_0|ADDR_M[5]~35 (
// Equation(s):
// \Master_0|ADDR_M[5]~35_combout  = (\Master_0|ADDR_M[4]~59_combout  & ((\Master_0|ADDR_M[4]~19_combout  & (\Master_0|atconv|center_col [5])) # (!\Master_0|ADDR_M[4]~19_combout  & ((\Master_0|atconv|Add14~0_combout ))))) # (!\Master_0|ADDR_M[4]~59_combout  
// & (\Master_0|ADDR_M[4]~19_combout ))

	.dataa(\Master_0|ADDR_M[4]~59_combout ),
	.datab(\Master_0|ADDR_M[4]~19_combout ),
	.datac(\Master_0|atconv|center_col [5]),
	.datad(\Master_0|atconv|Add14~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~35 .lut_mask = 16'hE6C4;
defparam \Master_0|ADDR_M[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneive_lcell_comb \Master_0|atconv|Add5~16 (
// Equation(s):
// \Master_0|atconv|Add5~16_combout  = (\Master_0|atconv|Add5~8_combout  & ((\Master_0|atconv|center_col [5]) # ((\Master_0|atconv|center_col [6]) # (!\Master_0|atconv|LessThan1~0_combout ))))

	.dataa(\Master_0|atconv|center_col [5]),
	.datab(\Master_0|atconv|LessThan1~0_combout ),
	.datac(\Master_0|atconv|center_col [6]),
	.datad(\Master_0|atconv|Add5~8_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add5~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add5~16 .lut_mask = 16'hFB00;
defparam \Master_0|atconv|Add5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneive_lcell_comb \Master_0|atconv|Add7~16 (
// Equation(s):
// \Master_0|atconv|Add7~16_combout  = (\Master_0|atconv|Add7~8_combout  & !\Master_0|atconv|LessThan3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|Add7~8_combout ),
	.datad(\Master_0|atconv|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add7~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add7~16 .lut_mask = 16'h00F0;
defparam \Master_0|atconv|Add7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneive_lcell_comb \Master_0|ADDR_M[5]~36 (
// Equation(s):
// \Master_0|ADDR_M[5]~36_combout  = (\Master_0|ADDR_M[5]~35_combout  & (((\Master_0|atconv|Add7~16_combout ) # (\Master_0|ADDR_M[4]~16_combout )))) # (!\Master_0|ADDR_M[5]~35_combout  & (\Master_0|atconv|Add5~16_combout  & ((!\Master_0|ADDR_M[4]~16_combout 
// ))))

	.dataa(\Master_0|ADDR_M[5]~35_combout ),
	.datab(\Master_0|atconv|Add5~16_combout ),
	.datac(\Master_0|atconv|Add7~16_combout ),
	.datad(\Master_0|ADDR_M[4]~16_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~36 .lut_mask = 16'hAAE4;
defparam \Master_0|ADDR_M[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
cycloneive_lcell_comb \Master_0|atconv|store_counter[5]~24 (
// Equation(s):
// \Master_0|atconv|store_counter[5]~24_combout  = (\Master_0|atconv|store_counter [5] & (!\Master_0|atconv|store_counter[4]~23 )) # (!\Master_0|atconv|store_counter [5] & ((\Master_0|atconv|store_counter[4]~23 ) # (GND)))
// \Master_0|atconv|store_counter[5]~25  = CARRY((!\Master_0|atconv|store_counter[4]~23 ) # (!\Master_0|atconv|store_counter [5]))

	.dataa(gnd),
	.datab(\Master_0|atconv|store_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|store_counter[4]~23 ),
	.combout(\Master_0|atconv|store_counter[5]~24_combout ),
	.cout(\Master_0|atconv|store_counter[5]~25 ));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[5]~24 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|store_counter[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y16_N15
dffeas \Master_0|atconv|store_counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|store_counter[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|store_counter[4]~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|store_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|store_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[5] .is_wysiwyg = "true";
defparam \Master_0|atconv|store_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneive_lcell_comb \Master_0|ADDR_M[5]~37 (
// Equation(s):
// \Master_0|ADDR_M[5]~37_combout  = (!\Master_0|atconv|cur_state.READ_L0~q  & ((\Master_0|atconv|cur_state.WRITE_L0~q  & ((\Master_0|atconv|store_counter [5]))) # (!\Master_0|atconv|cur_state.WRITE_L0~q  & (\Master_0|ADDR_M[5]~36_combout ))))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|ADDR_M[5]~36_combout ),
	.datad(\Master_0|atconv|store_counter [5]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~37 .lut_mask = 16'h3210;
defparam \Master_0|ADDR_M[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N0
cycloneive_lcell_comb \u_BUS|ADDR_S1[5]~5 (
// Equation(s):
// \u_BUS|ADDR_S1[5]~5_combout  = (!\u_BUS|Decoder0~0_combout  & ((\Master_0|ADDR_M[5]~37_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|pool_col [4]))))

	.dataa(\Master_0|ADDR_M[5]~37_combout ),
	.datab(\u_BUS|Decoder0~0_combout ),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\Master_0|atconv|pool_col [4]),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[5]~5 .lut_mask = 16'h3222;
defparam \u_BUS|ADDR_S1[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \Master_0|ADDR_M[6]~61 (
// Equation(s):
// \Master_0|ADDR_M[6]~61_combout  = (\Master_0|atconv|data_counter [3] & ((\Master_0|atconv|center_row [0]) # ((!\Master_0|atconv|data_counter [1] & !\Master_0|atconv|data_counter [0])))) # (!\Master_0|atconv|data_counter [3] & 
// (\Master_0|atconv|data_counter [1] & ((\Master_0|atconv|data_counter [0]) # (!\Master_0|atconv|center_row [0]))))

	.dataa(\Master_0|atconv|center_row [0]),
	.datab(\Master_0|atconv|data_counter [3]),
	.datac(\Master_0|atconv|data_counter [1]),
	.datad(\Master_0|atconv|data_counter [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[6]~61 .lut_mask = 16'hB89C;
defparam \Master_0|ADDR_M[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \Master_0|ADDR_M[6]~62 (
// Equation(s):
// \Master_0|ADDR_M[6]~62_combout  = (\Master_0|atconv|center_row [0] & ((\Master_0|atconv|data_counter [2]) # ((\Master_0|ADDR_M[6]~61_combout )))) # (!\Master_0|atconv|center_row [0] & (\Master_0|ADDR_M[6]~61_combout  & (\Master_0|atconv|data_counter [2] $ 
// (!\Master_0|atconv|data_counter [1]))))

	.dataa(\Master_0|atconv|center_row [0]),
	.datab(\Master_0|atconv|data_counter [2]),
	.datac(\Master_0|atconv|data_counter [1]),
	.datad(\Master_0|ADDR_M[6]~61_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[6]~62 .lut_mask = 16'hEB88;
defparam \Master_0|ADDR_M[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \Master_0|atconv|Add6~0 (
// Equation(s):
// \Master_0|atconv|Add6~0_combout  = \Master_0|atconv|center_row [1] $ (VCC)
// \Master_0|atconv|Add6~1  = CARRY(\Master_0|atconv|center_row [1])

	.dataa(gnd),
	.datab(\Master_0|atconv|center_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|Add6~0_combout ),
	.cout(\Master_0|atconv|Add6~1 ));
// synopsys translate_off
defparam \Master_0|atconv|Add6~0 .lut_mask = 16'h33CC;
defparam \Master_0|atconv|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \Master_0|atconv|Add6~2 (
// Equation(s):
// \Master_0|atconv|Add6~2_combout  = (\Master_0|atconv|center_row [2] & (!\Master_0|atconv|Add6~1 )) # (!\Master_0|atconv|center_row [2] & ((\Master_0|atconv|Add6~1 ) # (GND)))
// \Master_0|atconv|Add6~3  = CARRY((!\Master_0|atconv|Add6~1 ) # (!\Master_0|atconv|center_row [2]))

	.dataa(gnd),
	.datab(\Master_0|atconv|center_row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add6~1 ),
	.combout(\Master_0|atconv|Add6~2_combout ),
	.cout(\Master_0|atconv|Add6~3 ));
// synopsys translate_off
defparam \Master_0|atconv|Add6~2 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \Master_0|atconv|Add6~4 (
// Equation(s):
// \Master_0|atconv|Add6~4_combout  = (\Master_0|atconv|center_row [3] & (\Master_0|atconv|Add6~3  $ (GND))) # (!\Master_0|atconv|center_row [3] & (!\Master_0|atconv|Add6~3  & VCC))
// \Master_0|atconv|Add6~5  = CARRY((\Master_0|atconv|center_row [3] & !\Master_0|atconv|Add6~3 ))

	.dataa(\Master_0|atconv|center_row [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add6~3 ),
	.combout(\Master_0|atconv|Add6~4_combout ),
	.cout(\Master_0|atconv|Add6~5 ));
// synopsys translate_off
defparam \Master_0|atconv|Add6~4 .lut_mask = 16'hA50A;
defparam \Master_0|atconv|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \Master_0|atconv|Add6~6 (
// Equation(s):
// \Master_0|atconv|Add6~6_combout  = (\Master_0|atconv|center_row [4] & (!\Master_0|atconv|Add6~5 )) # (!\Master_0|atconv|center_row [4] & ((\Master_0|atconv|Add6~5 ) # (GND)))
// \Master_0|atconv|Add6~7  = CARRY((!\Master_0|atconv|Add6~5 ) # (!\Master_0|atconv|center_row [4]))

	.dataa(\Master_0|atconv|center_row [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add6~5 ),
	.combout(\Master_0|atconv|Add6~6_combout ),
	.cout(\Master_0|atconv|Add6~7 ));
// synopsys translate_off
defparam \Master_0|atconv|Add6~6 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \Master_0|atconv|Add6~8 (
// Equation(s):
// \Master_0|atconv|Add6~8_combout  = (\Master_0|atconv|center_row [5] & (\Master_0|atconv|Add6~7  $ (GND))) # (!\Master_0|atconv|center_row [5] & (!\Master_0|atconv|Add6~7  & VCC))
// \Master_0|atconv|Add6~9  = CARRY((\Master_0|atconv|center_row [5] & !\Master_0|atconv|Add6~7 ))

	.dataa(\Master_0|atconv|center_row [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add6~7 ),
	.combout(\Master_0|atconv|Add6~8_combout ),
	.cout(\Master_0|atconv|Add6~9 ));
// synopsys translate_off
defparam \Master_0|atconv|Add6~8 .lut_mask = 16'hA50A;
defparam \Master_0|atconv|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \Master_0|atconv|Add6~10 (
// Equation(s):
// \Master_0|atconv|Add6~10_combout  = \Master_0|atconv|Add6~9  $ (\Master_0|atconv|center_row [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|center_row [6]),
	.cin(\Master_0|atconv|Add6~9 ),
	.combout(\Master_0|atconv|Add6~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add6~10 .lut_mask = 16'h0FF0;
defparam \Master_0|atconv|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \Master_0|atconv|LessThan0~0 (
// Equation(s):
// \Master_0|atconv|LessThan0~0_combout  = (!\Master_0|atconv|center_row [2] & (!\Master_0|atconv|center_row [1] & (!\Master_0|atconv|center_row [3] & !\Master_0|atconv|center_row [4])))

	.dataa(\Master_0|atconv|center_row [2]),
	.datab(\Master_0|atconv|center_row [1]),
	.datac(\Master_0|atconv|center_row [3]),
	.datad(\Master_0|atconv|center_row [4]),
	.cin(gnd),
	.combout(\Master_0|atconv|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|LessThan0~0 .lut_mask = 16'h0001;
defparam \Master_0|atconv|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \Master_0|atconv|LessThan2~0 (
// Equation(s):
// \Master_0|atconv|LessThan2~0_combout  = (\Master_0|atconv|center_row [6] & ((\Master_0|atconv|center_row [0]) # ((\Master_0|atconv|center_row [5]) # (!\Master_0|atconv|LessThan0~0_combout ))))

	.dataa(\Master_0|atconv|center_row [6]),
	.datab(\Master_0|atconv|center_row [0]),
	.datac(\Master_0|atconv|LessThan0~0_combout ),
	.datad(\Master_0|atconv|center_row [5]),
	.cin(gnd),
	.combout(\Master_0|atconv|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|LessThan2~0 .lut_mask = 16'hAA8A;
defparam \Master_0|atconv|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \Master_0|atconv|LessThan0~1 (
// Equation(s):
// \Master_0|atconv|LessThan0~1_combout  = (\Master_0|atconv|center_row [6]) # ((\Master_0|atconv|center_row [5]) # (!\Master_0|atconv|LessThan0~0_combout ))

	.dataa(\Master_0|atconv|center_row [6]),
	.datab(gnd),
	.datac(\Master_0|atconv|LessThan0~0_combout ),
	.datad(\Master_0|atconv|center_row [5]),
	.cin(gnd),
	.combout(\Master_0|atconv|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|LessThan0~1 .lut_mask = 16'hFFAF;
defparam \Master_0|atconv|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \Master_0|atconv|Add4~0 (
// Equation(s):
// \Master_0|atconv|Add4~0_combout  = \Master_0|atconv|center_row [1] $ (VCC)
// \Master_0|atconv|Add4~1  = CARRY(\Master_0|atconv|center_row [1])

	.dataa(gnd),
	.datab(\Master_0|atconv|center_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|Add4~0_combout ),
	.cout(\Master_0|atconv|Add4~1 ));
// synopsys translate_off
defparam \Master_0|atconv|Add4~0 .lut_mask = 16'h33CC;
defparam \Master_0|atconv|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \Master_0|atconv|Add4~2 (
// Equation(s):
// \Master_0|atconv|Add4~2_combout  = (\Master_0|atconv|center_row [2] & (\Master_0|atconv|Add4~1  & VCC)) # (!\Master_0|atconv|center_row [2] & (!\Master_0|atconv|Add4~1 ))
// \Master_0|atconv|Add4~3  = CARRY((!\Master_0|atconv|center_row [2] & !\Master_0|atconv|Add4~1 ))

	.dataa(\Master_0|atconv|center_row [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add4~1 ),
	.combout(\Master_0|atconv|Add4~2_combout ),
	.cout(\Master_0|atconv|Add4~3 ));
// synopsys translate_off
defparam \Master_0|atconv|Add4~2 .lut_mask = 16'hA505;
defparam \Master_0|atconv|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \Master_0|atconv|Add4~4 (
// Equation(s):
// \Master_0|atconv|Add4~4_combout  = (\Master_0|atconv|center_row [3] & ((GND) # (!\Master_0|atconv|Add4~3 ))) # (!\Master_0|atconv|center_row [3] & (\Master_0|atconv|Add4~3  $ (GND)))
// \Master_0|atconv|Add4~5  = CARRY((\Master_0|atconv|center_row [3]) # (!\Master_0|atconv|Add4~3 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|center_row [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add4~3 ),
	.combout(\Master_0|atconv|Add4~4_combout ),
	.cout(\Master_0|atconv|Add4~5 ));
// synopsys translate_off
defparam \Master_0|atconv|Add4~4 .lut_mask = 16'h3CCF;
defparam \Master_0|atconv|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \Master_0|atconv|Add4~6 (
// Equation(s):
// \Master_0|atconv|Add4~6_combout  = (\Master_0|atconv|center_row [4] & (\Master_0|atconv|Add4~5  & VCC)) # (!\Master_0|atconv|center_row [4] & (!\Master_0|atconv|Add4~5 ))
// \Master_0|atconv|Add4~7  = CARRY((!\Master_0|atconv|center_row [4] & !\Master_0|atconv|Add4~5 ))

	.dataa(\Master_0|atconv|center_row [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add4~5 ),
	.combout(\Master_0|atconv|Add4~6_combout ),
	.cout(\Master_0|atconv|Add4~7 ));
// synopsys translate_off
defparam \Master_0|atconv|Add4~6 .lut_mask = 16'hA505;
defparam \Master_0|atconv|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \Master_0|atconv|Add4~8 (
// Equation(s):
// \Master_0|atconv|Add4~8_combout  = (\Master_0|atconv|center_row [5] & ((GND) # (!\Master_0|atconv|Add4~7 ))) # (!\Master_0|atconv|center_row [5] & (\Master_0|atconv|Add4~7  $ (GND)))
// \Master_0|atconv|Add4~9  = CARRY((\Master_0|atconv|center_row [5]) # (!\Master_0|atconv|Add4~7 ))

	.dataa(\Master_0|atconv|center_row [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add4~7 ),
	.combout(\Master_0|atconv|Add4~8_combout ),
	.cout(\Master_0|atconv|Add4~9 ));
// synopsys translate_off
defparam \Master_0|atconv|Add4~8 .lut_mask = 16'h5AAF;
defparam \Master_0|atconv|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \Master_0|atconv|Add4~10 (
// Equation(s):
// \Master_0|atconv|Add4~10_combout  = \Master_0|atconv|center_row [6] $ (!\Master_0|atconv|Add4~9 )

	.dataa(gnd),
	.datab(\Master_0|atconv|center_row [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|atconv|Add4~9 ),
	.combout(\Master_0|atconv|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add4~10 .lut_mask = 16'hC3C3;
defparam \Master_0|atconv|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \Master_0|atconv|Selector3~2 (
// Equation(s):
// \Master_0|atconv|Selector3~2_combout  = (\Master_0|atconv|data_counter [1] & \Master_0|atconv|data_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|data_counter [1]),
	.datad(\Master_0|atconv|data_counter [0]),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector3~2 .lut_mask = 16'hF000;
defparam \Master_0|atconv|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \Master_0|atconv|Selector3~3 (
// Equation(s):
// \Master_0|atconv|Selector3~3_combout  = (\Master_0|atconv|Selector3~2_combout  & (((\Master_0|atconv|center_row [6])))) # (!\Master_0|atconv|Selector3~2_combout  & (\Master_0|atconv|LessThan0~1_combout  & (\Master_0|atconv|Add4~10_combout )))

	.dataa(\Master_0|atconv|LessThan0~1_combout ),
	.datab(\Master_0|atconv|Add4~10_combout ),
	.datac(\Master_0|atconv|center_row [6]),
	.datad(\Master_0|atconv|Selector3~2_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector3~3 .lut_mask = 16'hF088;
defparam \Master_0|atconv|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneive_lcell_comb \Master_0|atconv|Selector3~0 (
// Equation(s):
// \Master_0|atconv|Selector3~0_combout  = (\Master_0|atconv|data_counter [2] & (\Master_0|atconv|data_counter [1] & !\Master_0|atconv|data_counter [3])) # (!\Master_0|atconv|data_counter [2] & ((\Master_0|atconv|data_counter [3])))

	.dataa(\Master_0|atconv|data_counter [1]),
	.datab(\Master_0|atconv|data_counter [2]),
	.datac(\Master_0|atconv|data_counter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector3~0 .lut_mask = 16'h3838;
defparam \Master_0|atconv|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \Master_0|atconv|Selector3~1 (
// Equation(s):
// \Master_0|atconv|Selector3~1_combout  = (\Master_0|atconv|data_counter [4] & (!\Master_0|atconv|Selector3~0_combout )) # (!\Master_0|atconv|data_counter [4] & ((\Master_0|atconv|data_counter [2]) # ((\Master_0|atconv|Selector3~0_combout  & 
// \Master_0|atconv|Selector10~4_combout ))))

	.dataa(\Master_0|atconv|Selector3~0_combout ),
	.datab(\Master_0|atconv|data_counter [2]),
	.datac(\Master_0|atconv|Selector10~4_combout ),
	.datad(\Master_0|atconv|data_counter [4]),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector3~1 .lut_mask = 16'h55EC;
defparam \Master_0|atconv|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \Master_0|atconv|Selector3~4 (
// Equation(s):
// \Master_0|atconv|Selector3~4_combout  = (\Master_0|atconv|Selector3~1_combout  & ((\Master_0|atconv|Add6~10_combout ) # ((\Master_0|atconv|LessThan2~0_combout )))) # (!\Master_0|atconv|Selector3~1_combout  & (((\Master_0|atconv|Selector3~3_combout ))))

	.dataa(\Master_0|atconv|Add6~10_combout ),
	.datab(\Master_0|atconv|LessThan2~0_combout ),
	.datac(\Master_0|atconv|Selector3~3_combout ),
	.datad(\Master_0|atconv|Selector3~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector3~4 .lut_mask = 16'hEEF0;
defparam \Master_0|atconv|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \Master_0|atconv|Selector3~5 (
// Equation(s):
// \Master_0|atconv|Selector3~5_combout  = (\Master_0|atconv|Selector3~4_combout  & ((\Master_0|atconv|center_row [6]) # (\Master_0|atconv|Selector3~0_combout  $ (!\Master_0|atconv|Selector3~1_combout )))) # (!\Master_0|atconv|Selector3~4_combout  & 
// (\Master_0|atconv|center_row [6] & (\Master_0|atconv|Selector3~0_combout  $ (\Master_0|atconv|Selector3~1_combout ))))

	.dataa(\Master_0|atconv|Selector3~4_combout ),
	.datab(\Master_0|atconv|center_row [6]),
	.datac(\Master_0|atconv|Selector3~0_combout ),
	.datad(\Master_0|atconv|Selector3~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Selector3~5 .lut_mask = 16'hACCA;
defparam \Master_0|atconv|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \Master_0|ADDR_M[6]~38 (
// Equation(s):
// \Master_0|ADDR_M[6]~38_combout  = (\Master_0|atconv|center_row [0] & ((\Master_0|atconv|LessThan0~1_combout ) # ((\Master_0|atconv|data_counter [4])))) # (!\Master_0|atconv|center_row [0] & (((\Master_0|atconv|LessThan2~0_combout  & 
// !\Master_0|atconv|data_counter [4]))))

	.dataa(\Master_0|atconv|center_row [0]),
	.datab(\Master_0|atconv|LessThan0~1_combout ),
	.datac(\Master_0|atconv|LessThan2~0_combout ),
	.datad(\Master_0|atconv|data_counter [4]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[6]~38 .lut_mask = 16'hAAD8;
defparam \Master_0|ADDR_M[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \Master_0|ADDR_M[6]~39 (
// Equation(s):
// \Master_0|ADDR_M[6]~39_combout  = (\Master_0|atconv|Selector3~5_combout ) # ((\Master_0|ADDR_M[6]~62_combout  & ((\Master_0|atconv|center_row [0]) # (\Master_0|ADDR_M[6]~38_combout ))) # (!\Master_0|ADDR_M[6]~62_combout  & (\Master_0|atconv|center_row [0] 
// & \Master_0|ADDR_M[6]~38_combout )))

	.dataa(\Master_0|ADDR_M[6]~62_combout ),
	.datab(\Master_0|atconv|Selector3~5_combout ),
	.datac(\Master_0|atconv|center_row [0]),
	.datad(\Master_0|ADDR_M[6]~38_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[6]~39 .lut_mask = 16'hFEEC;
defparam \Master_0|ADDR_M[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
cycloneive_lcell_comb \Master_0|atconv|Add15~0 (
// Equation(s):
// \Master_0|atconv|Add15~0_combout  = (\Master_0|atconv|maxpool_counter [1] & (\Master_0|atconv|pool_col [5] $ (VCC))) # (!\Master_0|atconv|maxpool_counter [1] & (\Master_0|atconv|pool_col [5] & VCC))
// \Master_0|atconv|Add15~1  = CARRY((\Master_0|atconv|maxpool_counter [1] & \Master_0|atconv|pool_col [5]))

	.dataa(\Master_0|atconv|maxpool_counter [1]),
	.datab(\Master_0|atconv|pool_col [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|Add15~0_combout ),
	.cout(\Master_0|atconv|Add15~1 ));
// synopsys translate_off
defparam \Master_0|atconv|Add15~0 .lut_mask = 16'h6688;
defparam \Master_0|atconv|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N16
cycloneive_lcell_comb \Master_0|atconv|store_counter[6]~26 (
// Equation(s):
// \Master_0|atconv|store_counter[6]~26_combout  = (\Master_0|atconv|store_counter [6] & (\Master_0|atconv|store_counter[5]~25  $ (GND))) # (!\Master_0|atconv|store_counter [6] & (!\Master_0|atconv|store_counter[5]~25  & VCC))
// \Master_0|atconv|store_counter[6]~27  = CARRY((\Master_0|atconv|store_counter [6] & !\Master_0|atconv|store_counter[5]~25 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|store_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|store_counter[5]~25 ),
	.combout(\Master_0|atconv|store_counter[6]~26_combout ),
	.cout(\Master_0|atconv|store_counter[6]~27 ));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[6]~26 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|store_counter[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y16_N17
dffeas \Master_0|atconv|store_counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|store_counter[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|store_counter[4]~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|store_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|store_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[6] .is_wysiwyg = "true";
defparam \Master_0|atconv|store_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
cycloneive_lcell_comb \Master_0|ADDR_M[6]~40 (
// Equation(s):
// \Master_0|ADDR_M[6]~40_combout  = (\Master_0|atconv|cur_state.READ_L0~q  & (((\Master_0|atconv|Add15~0_combout )))) # (!\Master_0|atconv|cur_state.READ_L0~q  & (\Master_0|atconv|cur_state.WRITE_L0~q  & ((\Master_0|atconv|store_counter [6]))))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|atconv|Add15~0_combout ),
	.datad(\Master_0|atconv|store_counter [6]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[6]~40 .lut_mask = 16'hE2C0;
defparam \Master_0|ADDR_M[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
cycloneive_lcell_comb \Master_0|atconv|layer1_A[6]~2 (
// Equation(s):
// \Master_0|atconv|layer1_A[6]~2_combout  = (\Master_0|atconv|pool_row [1] & (!\Master_0|atconv|layer1_A[5]~1 )) # (!\Master_0|atconv|pool_row [1] & ((\Master_0|atconv|layer1_A[5]~1 ) # (GND)))
// \Master_0|atconv|layer1_A[6]~3  = CARRY((!\Master_0|atconv|layer1_A[5]~1 ) # (!\Master_0|atconv|pool_row [1]))

	.dataa(gnd),
	.datab(\Master_0|atconv|pool_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|layer1_A[5]~1 ),
	.combout(\Master_0|atconv|layer1_A[6]~2_combout ),
	.cout(\Master_0|atconv|layer1_A[6]~3 ));
// synopsys translate_off
defparam \Master_0|atconv|layer1_A[6]~2 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|layer1_A[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneive_lcell_comb \Master_0|ADDR_M[6]~41 (
// Equation(s):
// \Master_0|ADDR_M[6]~41_combout  = (\Master_0|ADDR_M[6]~40_combout ) # ((!\Master_0|atconv|layer0_ceb~combout  & (\Master_0|atconv|cur_state.WRITE_L1~q  & \Master_0|atconv|layer1_A[6]~2_combout )))

	.dataa(\Master_0|ADDR_M[6]~40_combout ),
	.datab(\Master_0|atconv|layer0_ceb~combout ),
	.datac(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datad(\Master_0|atconv|layer1_A[6]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[6]~41 .lut_mask = 16'hBAAA;
defparam \Master_0|ADDR_M[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneive_lcell_comb \u_BUS|ADDR_S1[6]~6 (
// Equation(s):
// \u_BUS|ADDR_S1[6]~6_combout  = (!\u_BUS|Decoder0~0_combout  & ((\Master_0|atconv|cur_state.FETCH~q  & (\Master_0|ADDR_M[6]~39_combout )) # (!\Master_0|atconv|cur_state.FETCH~q  & ((\Master_0|ADDR_M[6]~41_combout )))))

	.dataa(\Master_0|ADDR_M[6]~39_combout ),
	.datab(\Master_0|ADDR_M[6]~41_combout ),
	.datac(\Master_0|atconv|cur_state.FETCH~q ),
	.datad(\u_BUS|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[6]~6 .lut_mask = 16'h00AC;
defparam \u_BUS|ADDR_S1[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N10
cycloneive_lcell_comb \Master_0|atconv|Add15~3 (
// Equation(s):
// \Master_0|atconv|Add15~3_combout  = (\Master_0|atconv|pool_row [0] & (!\Master_0|atconv|Add15~1 )) # (!\Master_0|atconv|pool_row [0] & ((\Master_0|atconv|Add15~1 ) # (GND)))
// \Master_0|atconv|Add15~4  = CARRY((!\Master_0|atconv|Add15~1 ) # (!\Master_0|atconv|pool_row [0]))

	.dataa(gnd),
	.datab(\Master_0|atconv|pool_row [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add15~1 ),
	.combout(\Master_0|atconv|Add15~3_combout ),
	.cout(\Master_0|atconv|Add15~4 ));
// synopsys translate_off
defparam \Master_0|atconv|Add15~3 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|Add15~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \Master_0|atconv|Add4~12 (
// Equation(s):
// \Master_0|atconv|Add4~12_combout  = (\Master_0|atconv|Add4~0_combout  & ((\Master_0|atconv|center_row [6]) # ((\Master_0|atconv|center_row [5]) # (!\Master_0|atconv|LessThan0~0_combout ))))

	.dataa(\Master_0|atconv|center_row [6]),
	.datab(\Master_0|atconv|Add4~0_combout ),
	.datac(\Master_0|atconv|LessThan0~0_combout ),
	.datad(\Master_0|atconv|center_row [5]),
	.cin(gnd),
	.combout(\Master_0|atconv|Add4~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add4~12 .lut_mask = 16'hCC8C;
defparam \Master_0|atconv|Add4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \Master_0|ADDR_M[11]~42 (
// Equation(s):
// \Master_0|ADDR_M[11]~42_combout  = (\Master_0|atconv|data_counter [1] & ((\Master_0|atconv|data_counter [3]) # ((!\Master_0|atconv|data_counter [2] & \Master_0|atconv|data_counter [0])))) # (!\Master_0|atconv|data_counter [1] & 
// ((\Master_0|atconv|data_counter [2]) # ((\Master_0|atconv|data_counter [3] & \Master_0|atconv|data_counter [0]))))

	.dataa(\Master_0|atconv|data_counter [1]),
	.datab(\Master_0|atconv|data_counter [2]),
	.datac(\Master_0|atconv|data_counter [3]),
	.datad(\Master_0|atconv|data_counter [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[11]~42 .lut_mask = 16'hF6E4;
defparam \Master_0|ADDR_M[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneive_lcell_comb \Master_0|ADDR_M[11]~43 (
// Equation(s):
// \Master_0|ADDR_M[11]~43_combout  = (\Master_0|ADDR_M[11]~42_combout ) # ((\Master_0|atconv|Selector3~5_combout ) # ((\Master_0|atconv|data_counter [4]) # (!\Master_0|atconv|cur_state.FETCH~q )))

	.dataa(\Master_0|ADDR_M[11]~42_combout ),
	.datab(\Master_0|atconv|Selector3~5_combout ),
	.datac(\Master_0|atconv|cur_state.FETCH~q ),
	.datad(\Master_0|atconv|data_counter [4]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[11]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[11]~43 .lut_mask = 16'hFFEF;
defparam \Master_0|ADDR_M[11]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \Master_0|ADDR_M[11]~44 (
// Equation(s):
// \Master_0|ADDR_M[11]~44_combout  = (\Master_0|atconv|data_counter [1] & (\Master_0|atconv|data_counter [2] & (!\Master_0|atconv|data_counter [3]))) # (!\Master_0|atconv|data_counter [1] & (!\Master_0|atconv|data_counter [2] & 
// (\Master_0|atconv|data_counter [3] & !\Master_0|atconv|data_counter [0])))

	.dataa(\Master_0|atconv|data_counter [1]),
	.datab(\Master_0|atconv|data_counter [2]),
	.datac(\Master_0|atconv|data_counter [3]),
	.datad(\Master_0|atconv|data_counter [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[11]~44 .lut_mask = 16'h0818;
defparam \Master_0|ADDR_M[11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \Master_0|ADDR_M[11]~45 (
// Equation(s):
// \Master_0|ADDR_M[11]~45_combout  = (\Master_0|ADDR_M[11]~43_combout  & (\Master_0|atconv|cur_state.FETCH~q )) # (!\Master_0|ADDR_M[11]~43_combout  & ((\Master_0|ADDR_M[11]~44_combout )))

	.dataa(\Master_0|atconv|cur_state.FETCH~q ),
	.datab(\Master_0|ADDR_M[11]~43_combout ),
	.datac(\Master_0|ADDR_M[11]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[11]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[11]~45 .lut_mask = 16'hB8B8;
defparam \Master_0|ADDR_M[11]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneive_lcell_comb \Master_0|ADDR_M[11]~60 (
// Equation(s):
// \Master_0|ADDR_M[11]~60_combout  = ((!\Master_0|atconv|Selector3~5_combout  & ((\Master_0|ADDR_M[11]~42_combout ) # (\Master_0|atconv|data_counter [4])))) # (!\Master_0|atconv|cur_state.FETCH~q )

	.dataa(\Master_0|ADDR_M[11]~42_combout ),
	.datab(\Master_0|atconv|Selector3~5_combout ),
	.datac(\Master_0|atconv|cur_state.FETCH~q ),
	.datad(\Master_0|atconv|data_counter [4]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[11]~60 .lut_mask = 16'h3F2F;
defparam \Master_0|ADDR_M[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneive_lcell_comb \Master_0|atconv|layer1_A[7]~4 (
// Equation(s):
// \Master_0|atconv|layer1_A[7]~4_combout  = (\Master_0|atconv|pool_row [2] & (\Master_0|atconv|layer1_A[6]~3  $ (GND))) # (!\Master_0|atconv|pool_row [2] & (!\Master_0|atconv|layer1_A[6]~3  & VCC))
// \Master_0|atconv|layer1_A[7]~5  = CARRY((\Master_0|atconv|pool_row [2] & !\Master_0|atconv|layer1_A[6]~3 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|pool_row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|layer1_A[6]~3 ),
	.combout(\Master_0|atconv|layer1_A[7]~4_combout ),
	.cout(\Master_0|atconv|layer1_A[7]~5 ));
// synopsys translate_off
defparam \Master_0|atconv|layer1_A[7]~4 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|layer1_A[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneive_lcell_comb \Master_0|atconv|Add14~1 (
// Equation(s):
// \Master_0|atconv|Add14~1_combout  = (\Master_0|atconv|cur_state.WRITE_L1~q  & \Master_0|atconv|layer1_A[7]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datad(\Master_0|atconv|layer1_A[7]~4_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add14~1 .lut_mask = 16'hF000;
defparam \Master_0|atconv|Add14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \Master_0|ADDR_M[7]~46 (
// Equation(s):
// \Master_0|ADDR_M[7]~46_combout  = (\Master_0|ADDR_M[11]~45_combout  & (((\Master_0|atconv|center_row [1])) # (!\Master_0|ADDR_M[11]~60_combout ))) # (!\Master_0|ADDR_M[11]~45_combout  & (\Master_0|ADDR_M[11]~60_combout  & 
// ((\Master_0|atconv|Add14~1_combout ))))

	.dataa(\Master_0|ADDR_M[11]~45_combout ),
	.datab(\Master_0|ADDR_M[11]~60_combout ),
	.datac(\Master_0|atconv|center_row [1]),
	.datad(\Master_0|atconv|Add14~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~46 .lut_mask = 16'hE6A2;
defparam \Master_0|ADDR_M[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \Master_0|atconv|Add6~12 (
// Equation(s):
// \Master_0|atconv|Add6~12_combout  = (\Master_0|atconv|Add6~0_combout ) # (\Master_0|atconv|LessThan2~0_combout )

	.dataa(\Master_0|atconv|Add6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add6~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add6~12 .lut_mask = 16'hFFAA;
defparam \Master_0|atconv|Add6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \Master_0|ADDR_M[7]~47 (
// Equation(s):
// \Master_0|ADDR_M[7]~47_combout  = (\Master_0|ADDR_M[7]~46_combout  & (((\Master_0|atconv|Add6~12_combout ) # (\Master_0|ADDR_M[11]~43_combout )))) # (!\Master_0|ADDR_M[7]~46_combout  & (\Master_0|atconv|Add4~12_combout  & 
// ((!\Master_0|ADDR_M[11]~43_combout ))))

	.dataa(\Master_0|atconv|Add4~12_combout ),
	.datab(\Master_0|ADDR_M[7]~46_combout ),
	.datac(\Master_0|atconv|Add6~12_combout ),
	.datad(\Master_0|ADDR_M[11]~43_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~47 .lut_mask = 16'hCCE2;
defparam \Master_0|ADDR_M[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
cycloneive_lcell_comb \Master_0|atconv|store_counter[7]~28 (
// Equation(s):
// \Master_0|atconv|store_counter[7]~28_combout  = (\Master_0|atconv|store_counter [7] & (!\Master_0|atconv|store_counter[6]~27 )) # (!\Master_0|atconv|store_counter [7] & ((\Master_0|atconv|store_counter[6]~27 ) # (GND)))
// \Master_0|atconv|store_counter[7]~29  = CARRY((!\Master_0|atconv|store_counter[6]~27 ) # (!\Master_0|atconv|store_counter [7]))

	.dataa(gnd),
	.datab(\Master_0|atconv|store_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|store_counter[6]~27 ),
	.combout(\Master_0|atconv|store_counter[7]~28_combout ),
	.cout(\Master_0|atconv|store_counter[7]~29 ));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[7]~28 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|store_counter[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y16_N19
dffeas \Master_0|atconv|store_counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|store_counter[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|store_counter[4]~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|store_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|store_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[7] .is_wysiwyg = "true";
defparam \Master_0|atconv|store_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneive_lcell_comb \Master_0|atconv|Add15~2 (
// Equation(s):
// \Master_0|atconv|Add15~2_combout  = (!\Master_0|atconv|cur_state.READ_L0~q  & ((\Master_0|atconv|cur_state.WRITE_L0~q  & ((\Master_0|atconv|store_counter [7]))) # (!\Master_0|atconv|cur_state.WRITE_L0~q  & (\Master_0|ADDR_M[7]~47_combout ))))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|ADDR_M[7]~47_combout ),
	.datad(\Master_0|atconv|store_counter [7]),
	.cin(gnd),
	.combout(\Master_0|atconv|Add15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add15~2 .lut_mask = 16'h3210;
defparam \Master_0|atconv|Add15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N14
cycloneive_lcell_comb \u_BUS|ADDR_S1[7]~7 (
// Equation(s):
// \u_BUS|ADDR_S1[7]~7_combout  = (!\u_BUS|Decoder0~0_combout  & ((\Master_0|atconv|Add15~2_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|Add15~3_combout ))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\u_BUS|Decoder0~0_combout ),
	.datac(\Master_0|atconv|Add15~3_combout ),
	.datad(\Master_0|atconv|Add15~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[7]~7 .lut_mask = 16'h3320;
defparam \u_BUS|ADDR_S1[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
cycloneive_lcell_comb \Master_0|atconv|layer1_A[8]~6 (
// Equation(s):
// \Master_0|atconv|layer1_A[8]~6_combout  = (\Master_0|atconv|pool_row [3] & (!\Master_0|atconv|layer1_A[7]~5 )) # (!\Master_0|atconv|pool_row [3] & ((\Master_0|atconv|layer1_A[7]~5 ) # (GND)))
// \Master_0|atconv|layer1_A[8]~7  = CARRY((!\Master_0|atconv|layer1_A[7]~5 ) # (!\Master_0|atconv|pool_row [3]))

	.dataa(\Master_0|atconv|pool_row [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|layer1_A[7]~5 ),
	.combout(\Master_0|atconv|layer1_A[8]~6_combout ),
	.cout(\Master_0|atconv|layer1_A[8]~7 ));
// synopsys translate_off
defparam \Master_0|atconv|layer1_A[8]~6 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|layer1_A[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \Master_0|atconv|Add14~2 (
// Equation(s):
// \Master_0|atconv|Add14~2_combout  = (\Master_0|atconv|cur_state.WRITE_L1~q  & \Master_0|atconv|layer1_A[8]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datad(\Master_0|atconv|layer1_A[8]~6_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add14~2 .lut_mask = 16'hF000;
defparam \Master_0|atconv|Add14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \Master_0|ADDR_M[8]~48 (
// Equation(s):
// \Master_0|ADDR_M[8]~48_combout  = (\Master_0|ADDR_M[11]~45_combout  & ((\Master_0|atconv|center_row [2]) # ((!\Master_0|ADDR_M[11]~60_combout )))) # (!\Master_0|ADDR_M[11]~45_combout  & (((\Master_0|atconv|Add14~2_combout  & 
// \Master_0|ADDR_M[11]~60_combout ))))

	.dataa(\Master_0|ADDR_M[11]~45_combout ),
	.datab(\Master_0|atconv|center_row [2]),
	.datac(\Master_0|atconv|Add14~2_combout ),
	.datad(\Master_0|ADDR_M[11]~60_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[8]~48 .lut_mask = 16'hD8AA;
defparam \Master_0|ADDR_M[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \Master_0|atconv|Add6~13 (
// Equation(s):
// \Master_0|atconv|Add6~13_combout  = (\Master_0|atconv|Add6~2_combout  & !\Master_0|atconv|LessThan2~0_combout )

	.dataa(gnd),
	.datab(\Master_0|atconv|Add6~2_combout ),
	.datac(gnd),
	.datad(\Master_0|atconv|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add6~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add6~13 .lut_mask = 16'h00CC;
defparam \Master_0|atconv|Add6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \Master_0|atconv|Add4~13 (
// Equation(s):
// \Master_0|atconv|Add4~13_combout  = (\Master_0|atconv|Add4~2_combout  & ((\Master_0|atconv|center_row [6]) # ((\Master_0|atconv|center_row [5]) # (!\Master_0|atconv|LessThan0~0_combout ))))

	.dataa(\Master_0|atconv|center_row [6]),
	.datab(\Master_0|atconv|Add4~2_combout ),
	.datac(\Master_0|atconv|LessThan0~0_combout ),
	.datad(\Master_0|atconv|center_row [5]),
	.cin(gnd),
	.combout(\Master_0|atconv|Add4~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add4~13 .lut_mask = 16'hCC8C;
defparam \Master_0|atconv|Add4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \Master_0|ADDR_M[8]~49 (
// Equation(s):
// \Master_0|ADDR_M[8]~49_combout  = (\Master_0|ADDR_M[8]~48_combout  & ((\Master_0|atconv|Add6~13_combout ) # ((\Master_0|ADDR_M[11]~43_combout )))) # (!\Master_0|ADDR_M[8]~48_combout  & (((\Master_0|atconv|Add4~13_combout  & 
// !\Master_0|ADDR_M[11]~43_combout ))))

	.dataa(\Master_0|ADDR_M[8]~48_combout ),
	.datab(\Master_0|atconv|Add6~13_combout ),
	.datac(\Master_0|atconv|Add4~13_combout ),
	.datad(\Master_0|ADDR_M[11]~43_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[8]~49 .lut_mask = 16'hAAD8;
defparam \Master_0|ADDR_M[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneive_lcell_comb \Master_0|atconv|store_counter[8]~30 (
// Equation(s):
// \Master_0|atconv|store_counter[8]~30_combout  = (\Master_0|atconv|store_counter [8] & (\Master_0|atconv|store_counter[7]~29  $ (GND))) # (!\Master_0|atconv|store_counter [8] & (!\Master_0|atconv|store_counter[7]~29  & VCC))
// \Master_0|atconv|store_counter[8]~31  = CARRY((\Master_0|atconv|store_counter [8] & !\Master_0|atconv|store_counter[7]~29 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|store_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|store_counter[7]~29 ),
	.combout(\Master_0|atconv|store_counter[8]~30_combout ),
	.cout(\Master_0|atconv|store_counter[8]~31 ));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[8]~30 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|store_counter[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y16_N21
dffeas \Master_0|atconv|store_counter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|store_counter[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|store_counter[4]~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|store_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|store_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[8] .is_wysiwyg = "true";
defparam \Master_0|atconv|store_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneive_lcell_comb \Master_0|atconv|Add15~5 (
// Equation(s):
// \Master_0|atconv|Add15~5_combout  = (!\Master_0|atconv|cur_state.READ_L0~q  & ((\Master_0|atconv|cur_state.WRITE_L0~q  & ((\Master_0|atconv|store_counter [8]))) # (!\Master_0|atconv|cur_state.WRITE_L0~q  & (\Master_0|ADDR_M[8]~49_combout ))))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|ADDR_M[8]~49_combout ),
	.datad(\Master_0|atconv|store_counter [8]),
	.cin(gnd),
	.combout(\Master_0|atconv|Add15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add15~5 .lut_mask = 16'h3210;
defparam \Master_0|atconv|Add15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N12
cycloneive_lcell_comb \Master_0|atconv|Add15~6 (
// Equation(s):
// \Master_0|atconv|Add15~6_combout  = (\Master_0|atconv|pool_row [1] & (\Master_0|atconv|Add15~4  $ (GND))) # (!\Master_0|atconv|pool_row [1] & (!\Master_0|atconv|Add15~4  & VCC))
// \Master_0|atconv|Add15~7  = CARRY((\Master_0|atconv|pool_row [1] & !\Master_0|atconv|Add15~4 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|pool_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add15~4 ),
	.combout(\Master_0|atconv|Add15~6_combout ),
	.cout(\Master_0|atconv|Add15~7 ));
// synopsys translate_off
defparam \Master_0|atconv|Add15~6 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N4
cycloneive_lcell_comb \u_BUS|ADDR_S1[8]~8 (
// Equation(s):
// \u_BUS|ADDR_S1[8]~8_combout  = (!\u_BUS|Decoder0~0_combout  & ((\Master_0|atconv|Add15~5_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|Add15~6_combout ))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\u_BUS|Decoder0~0_combout ),
	.datac(\Master_0|atconv|Add15~5_combout ),
	.datad(\Master_0|atconv|Add15~6_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[8]~8 .lut_mask = 16'h3230;
defparam \u_BUS|ADDR_S1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N14
cycloneive_lcell_comb \Master_0|atconv|Add15~9 (
// Equation(s):
// \Master_0|atconv|Add15~9_combout  = (\Master_0|atconv|pool_row [2] & (!\Master_0|atconv|Add15~7 )) # (!\Master_0|atconv|pool_row [2] & ((\Master_0|atconv|Add15~7 ) # (GND)))
// \Master_0|atconv|Add15~10  = CARRY((!\Master_0|atconv|Add15~7 ) # (!\Master_0|atconv|pool_row [2]))

	.dataa(gnd),
	.datab(\Master_0|atconv|pool_row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add15~7 ),
	.combout(\Master_0|atconv|Add15~9_combout ),
	.cout(\Master_0|atconv|Add15~10 ));
// synopsys translate_off
defparam \Master_0|atconv|Add15~9 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|Add15~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \Master_0|atconv|Add6~14 (
// Equation(s):
// \Master_0|atconv|Add6~14_combout  = (\Master_0|atconv|Add6~4_combout  & !\Master_0|atconv|LessThan2~0_combout )

	.dataa(gnd),
	.datab(\Master_0|atconv|Add6~4_combout ),
	.datac(gnd),
	.datad(\Master_0|atconv|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add6~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add6~14 .lut_mask = 16'h00CC;
defparam \Master_0|atconv|Add6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneive_lcell_comb \Master_0|atconv|layer1_A[9]~8 (
// Equation(s):
// \Master_0|atconv|layer1_A[9]~8_combout  = (\Master_0|atconv|pool_row [4] & (\Master_0|atconv|layer1_A[8]~7  $ (GND))) # (!\Master_0|atconv|pool_row [4] & (!\Master_0|atconv|layer1_A[8]~7  & VCC))
// \Master_0|atconv|layer1_A[9]~9  = CARRY((\Master_0|atconv|pool_row [4] & !\Master_0|atconv|layer1_A[8]~7 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|pool_row [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|layer1_A[8]~7 ),
	.combout(\Master_0|atconv|layer1_A[9]~8_combout ),
	.cout(\Master_0|atconv|layer1_A[9]~9 ));
// synopsys translate_off
defparam \Master_0|atconv|layer1_A[9]~8 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|layer1_A[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \Master_0|atconv|Add14~3 (
// Equation(s):
// \Master_0|atconv|Add14~3_combout  = (\Master_0|atconv|cur_state.WRITE_L1~q  & \Master_0|atconv|layer1_A[9]~8_combout )

	.dataa(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datab(gnd),
	.datac(\Master_0|atconv|layer1_A[9]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|Add14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add14~3 .lut_mask = 16'hA0A0;
defparam \Master_0|atconv|Add14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \Master_0|ADDR_M[9]~50 (
// Equation(s):
// \Master_0|ADDR_M[9]~50_combout  = (\Master_0|ADDR_M[11]~45_combout  & (((\Master_0|atconv|center_row [3]) # (!\Master_0|ADDR_M[11]~60_combout )))) # (!\Master_0|ADDR_M[11]~45_combout  & (\Master_0|atconv|Add14~3_combout  & 
// ((\Master_0|ADDR_M[11]~60_combout ))))

	.dataa(\Master_0|ADDR_M[11]~45_combout ),
	.datab(\Master_0|atconv|Add14~3_combout ),
	.datac(\Master_0|atconv|center_row [3]),
	.datad(\Master_0|ADDR_M[11]~60_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[9]~50 .lut_mask = 16'hE4AA;
defparam \Master_0|ADDR_M[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \Master_0|atconv|Add4~14 (
// Equation(s):
// \Master_0|atconv|Add4~14_combout  = (\Master_0|atconv|Add4~4_combout  & ((\Master_0|atconv|center_row [6]) # ((\Master_0|atconv|center_row [5]) # (!\Master_0|atconv|LessThan0~0_combout ))))

	.dataa(\Master_0|atconv|center_row [6]),
	.datab(\Master_0|atconv|Add4~4_combout ),
	.datac(\Master_0|atconv|LessThan0~0_combout ),
	.datad(\Master_0|atconv|center_row [5]),
	.cin(gnd),
	.combout(\Master_0|atconv|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add4~14 .lut_mask = 16'hCC8C;
defparam \Master_0|atconv|Add4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \Master_0|ADDR_M[9]~51 (
// Equation(s):
// \Master_0|ADDR_M[9]~51_combout  = (\Master_0|ADDR_M[9]~50_combout  & ((\Master_0|atconv|Add6~14_combout ) # ((\Master_0|ADDR_M[11]~43_combout )))) # (!\Master_0|ADDR_M[9]~50_combout  & (((\Master_0|atconv|Add4~14_combout  & 
// !\Master_0|ADDR_M[11]~43_combout ))))

	.dataa(\Master_0|atconv|Add6~14_combout ),
	.datab(\Master_0|ADDR_M[9]~50_combout ),
	.datac(\Master_0|atconv|Add4~14_combout ),
	.datad(\Master_0|ADDR_M[11]~43_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[9]~51 .lut_mask = 16'hCCB8;
defparam \Master_0|ADDR_M[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N22
cycloneive_lcell_comb \Master_0|atconv|store_counter[9]~32 (
// Equation(s):
// \Master_0|atconv|store_counter[9]~32_combout  = (\Master_0|atconv|store_counter [9] & (!\Master_0|atconv|store_counter[8]~31 )) # (!\Master_0|atconv|store_counter [9] & ((\Master_0|atconv|store_counter[8]~31 ) # (GND)))
// \Master_0|atconv|store_counter[9]~33  = CARRY((!\Master_0|atconv|store_counter[8]~31 ) # (!\Master_0|atconv|store_counter [9]))

	.dataa(\Master_0|atconv|store_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|store_counter[8]~31 ),
	.combout(\Master_0|atconv|store_counter[9]~32_combout ),
	.cout(\Master_0|atconv|store_counter[9]~33 ));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[9]~32 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|store_counter[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y16_N23
dffeas \Master_0|atconv|store_counter[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|store_counter[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|store_counter[4]~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|store_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|store_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[9] .is_wysiwyg = "true";
defparam \Master_0|atconv|store_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
cycloneive_lcell_comb \Master_0|atconv|Add15~8 (
// Equation(s):
// \Master_0|atconv|Add15~8_combout  = (!\Master_0|atconv|cur_state.READ_L0~q  & ((\Master_0|atconv|cur_state.WRITE_L0~q  & ((\Master_0|atconv|store_counter [9]))) # (!\Master_0|atconv|cur_state.WRITE_L0~q  & (\Master_0|ADDR_M[9]~51_combout ))))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|ADDR_M[9]~51_combout ),
	.datad(\Master_0|atconv|store_counter [9]),
	.cin(gnd),
	.combout(\Master_0|atconv|Add15~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add15~8 .lut_mask = 16'h3210;
defparam \Master_0|atconv|Add15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N2
cycloneive_lcell_comb \u_BUS|ADDR_S1[9]~9 (
// Equation(s):
// \u_BUS|ADDR_S1[9]~9_combout  = (!\u_BUS|Decoder0~0_combout  & ((\Master_0|atconv|Add15~8_combout ) # ((\Master_0|atconv|Add15~9_combout  & \Master_0|atconv|cur_state.READ_L0~q ))))

	.dataa(\Master_0|atconv|Add15~9_combout ),
	.datab(\u_BUS|Decoder0~0_combout ),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\Master_0|atconv|Add15~8_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[9]~9 .lut_mask = 16'h3320;
defparam \u_BUS|ADDR_S1[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N16
cycloneive_lcell_comb \Master_0|atconv|Add15~12 (
// Equation(s):
// \Master_0|atconv|Add15~12_combout  = (\Master_0|atconv|pool_row [3] & (\Master_0|atconv|Add15~10  $ (GND))) # (!\Master_0|atconv|pool_row [3] & (!\Master_0|atconv|Add15~10  & VCC))
// \Master_0|atconv|Add15~13  = CARRY((\Master_0|atconv|pool_row [3] & !\Master_0|atconv|Add15~10 ))

	.dataa(\Master_0|atconv|pool_row [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add15~10 ),
	.combout(\Master_0|atconv|Add15~12_combout ),
	.cout(\Master_0|atconv|Add15~13 ));
// synopsys translate_off
defparam \Master_0|atconv|Add15~12 .lut_mask = 16'hA50A;
defparam \Master_0|atconv|Add15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \Master_0|atconv|Add4~15 (
// Equation(s):
// \Master_0|atconv|Add4~15_combout  = (\Master_0|atconv|Add4~6_combout  & (((\Master_0|atconv|center_row [6]) # (\Master_0|atconv|center_row [5])) # (!\Master_0|atconv|LessThan0~0_combout )))

	.dataa(\Master_0|atconv|LessThan0~0_combout ),
	.datab(\Master_0|atconv|center_row [6]),
	.datac(\Master_0|atconv|Add4~6_combout ),
	.datad(\Master_0|atconv|center_row [5]),
	.cin(gnd),
	.combout(\Master_0|atconv|Add4~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add4~15 .lut_mask = 16'hF0D0;
defparam \Master_0|atconv|Add4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
cycloneive_lcell_comb \Master_0|atconv|layer1_A[10]~10 (
// Equation(s):
// \Master_0|atconv|layer1_A[10]~10_combout  = (\Master_0|atconv|pool_row [5] & (!\Master_0|atconv|layer1_A[9]~9 )) # (!\Master_0|atconv|pool_row [5] & ((\Master_0|atconv|layer1_A[9]~9 ) # (GND)))
// \Master_0|atconv|layer1_A[10]~11  = CARRY((!\Master_0|atconv|layer1_A[9]~9 ) # (!\Master_0|atconv|pool_row [5]))

	.dataa(\Master_0|atconv|pool_row [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|layer1_A[9]~9 ),
	.combout(\Master_0|atconv|layer1_A[10]~10_combout ),
	.cout(\Master_0|atconv|layer1_A[10]~11 ));
// synopsys translate_off
defparam \Master_0|atconv|layer1_A[10]~10 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|layer1_A[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \Master_0|atconv|Add14~4 (
// Equation(s):
// \Master_0|atconv|Add14~4_combout  = (\Master_0|atconv|cur_state.WRITE_L1~q  & \Master_0|atconv|layer1_A[10]~10_combout )

	.dataa(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|layer1_A[10]~10_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add14~4 .lut_mask = 16'hAA00;
defparam \Master_0|atconv|Add14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \Master_0|ADDR_M[10]~52 (
// Equation(s):
// \Master_0|ADDR_M[10]~52_combout  = (\Master_0|ADDR_M[11]~45_combout  & (((\Master_0|atconv|center_row [4]) # (!\Master_0|ADDR_M[11]~60_combout )))) # (!\Master_0|ADDR_M[11]~45_combout  & (\Master_0|atconv|Add14~4_combout  & 
// ((\Master_0|ADDR_M[11]~60_combout ))))

	.dataa(\Master_0|ADDR_M[11]~45_combout ),
	.datab(\Master_0|atconv|Add14~4_combout ),
	.datac(\Master_0|atconv|center_row [4]),
	.datad(\Master_0|ADDR_M[11]~60_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[10]~52 .lut_mask = 16'hE4AA;
defparam \Master_0|ADDR_M[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \Master_0|atconv|Add6~15 (
// Equation(s):
// \Master_0|atconv|Add6~15_combout  = (!\Master_0|atconv|LessThan2~0_combout  & \Master_0|atconv|Add6~6_combout )

	.dataa(gnd),
	.datab(\Master_0|atconv|LessThan2~0_combout ),
	.datac(gnd),
	.datad(\Master_0|atconv|Add6~6_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add6~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add6~15 .lut_mask = 16'h3300;
defparam \Master_0|atconv|Add6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \Master_0|ADDR_M[10]~53 (
// Equation(s):
// \Master_0|ADDR_M[10]~53_combout  = (\Master_0|ADDR_M[10]~52_combout  & (((\Master_0|atconv|Add6~15_combout ) # (\Master_0|ADDR_M[11]~43_combout )))) # (!\Master_0|ADDR_M[10]~52_combout  & (\Master_0|atconv|Add4~15_combout  & 
// ((!\Master_0|ADDR_M[11]~43_combout ))))

	.dataa(\Master_0|atconv|Add4~15_combout ),
	.datab(\Master_0|ADDR_M[10]~52_combout ),
	.datac(\Master_0|atconv|Add6~15_combout ),
	.datad(\Master_0|ADDR_M[11]~43_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[10]~53 .lut_mask = 16'hCCE2;
defparam \Master_0|ADDR_M[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneive_lcell_comb \Master_0|atconv|store_counter[10]~34 (
// Equation(s):
// \Master_0|atconv|store_counter[10]~34_combout  = (\Master_0|atconv|store_counter [10] & (\Master_0|atconv|store_counter[9]~33  $ (GND))) # (!\Master_0|atconv|store_counter [10] & (!\Master_0|atconv|store_counter[9]~33  & VCC))
// \Master_0|atconv|store_counter[10]~35  = CARRY((\Master_0|atconv|store_counter [10] & !\Master_0|atconv|store_counter[9]~33 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|store_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|store_counter[9]~33 ),
	.combout(\Master_0|atconv|store_counter[10]~34_combout ),
	.cout(\Master_0|atconv|store_counter[10]~35 ));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[10]~34 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|store_counter[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y16_N25
dffeas \Master_0|atconv|store_counter[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|store_counter[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|store_counter[4]~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|store_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|store_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[10] .is_wysiwyg = "true";
defparam \Master_0|atconv|store_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
cycloneive_lcell_comb \Master_0|atconv|Add15~11 (
// Equation(s):
// \Master_0|atconv|Add15~11_combout  = (!\Master_0|atconv|cur_state.READ_L0~q  & ((\Master_0|atconv|cur_state.WRITE_L0~q  & ((\Master_0|atconv|store_counter [10]))) # (!\Master_0|atconv|cur_state.WRITE_L0~q  & (\Master_0|ADDR_M[10]~53_combout ))))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|ADDR_M[10]~53_combout ),
	.datad(\Master_0|atconv|store_counter [10]),
	.cin(gnd),
	.combout(\Master_0|atconv|Add15~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add15~11 .lut_mask = 16'h3210;
defparam \Master_0|atconv|Add15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
cycloneive_lcell_comb \u_BUS|ADDR_S1[10]~10 (
// Equation(s):
// \u_BUS|ADDR_S1[10]~10_combout  = (!\u_BUS|Decoder0~0_combout  & ((\Master_0|atconv|Add15~11_combout ) # ((\Master_0|atconv|Add15~12_combout  & \Master_0|atconv|cur_state.READ_L0~q ))))

	.dataa(\Master_0|atconv|Add15~12_combout ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\u_BUS|Decoder0~0_combout ),
	.datad(\Master_0|atconv|Add15~11_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[10]~10 .lut_mask = 16'h0F08;
defparam \u_BUS|ADDR_S1[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N18
cycloneive_lcell_comb \Master_0|atconv|Add15~15 (
// Equation(s):
// \Master_0|atconv|Add15~15_combout  = \Master_0|atconv|Add15~13  $ (\Master_0|atconv|pool_row [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|pool_row [4]),
	.cin(\Master_0|atconv|Add15~13 ),
	.combout(\Master_0|atconv|Add15~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add15~15 .lut_mask = 16'h0FF0;
defparam \Master_0|atconv|Add15~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \Master_0|atconv|Add6~16 (
// Equation(s):
// \Master_0|atconv|Add6~16_combout  = (\Master_0|atconv|Add6~8_combout  & !\Master_0|atconv|LessThan2~0_combout )

	.dataa(gnd),
	.datab(\Master_0|atconv|Add6~8_combout ),
	.datac(gnd),
	.datad(\Master_0|atconv|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add6~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add6~16 .lut_mask = 16'h00CC;
defparam \Master_0|atconv|Add6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneive_lcell_comb \Master_0|atconv|layer1_A[11]~12 (
// Equation(s):
// \Master_0|atconv|layer1_A[11]~12_combout  = !\Master_0|atconv|layer1_A[10]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|atconv|layer1_A[10]~11 ),
	.combout(\Master_0|atconv|layer1_A[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|layer1_A[11]~12 .lut_mask = 16'h0F0F;
defparam \Master_0|atconv|layer1_A[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
cycloneive_lcell_comb \Master_0|atconv|Add14~5 (
// Equation(s):
// \Master_0|atconv|Add14~5_combout  = (\Master_0|atconv|cur_state.WRITE_L1~q  & \Master_0|atconv|layer1_A[11]~12_combout )

	.dataa(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|layer1_A[11]~12_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add14~5 .lut_mask = 16'hAA00;
defparam \Master_0|atconv|Add14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \Master_0|ADDR_M[11]~54 (
// Equation(s):
// \Master_0|ADDR_M[11]~54_combout  = (\Master_0|ADDR_M[11]~45_combout  & (((\Master_0|atconv|center_row [5])) # (!\Master_0|ADDR_M[11]~60_combout ))) # (!\Master_0|ADDR_M[11]~45_combout  & (\Master_0|ADDR_M[11]~60_combout  & 
// (\Master_0|atconv|Add14~5_combout )))

	.dataa(\Master_0|ADDR_M[11]~45_combout ),
	.datab(\Master_0|ADDR_M[11]~60_combout ),
	.datac(\Master_0|atconv|Add14~5_combout ),
	.datad(\Master_0|atconv|center_row [5]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[11]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[11]~54 .lut_mask = 16'hEA62;
defparam \Master_0|ADDR_M[11]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \Master_0|atconv|Add4~16 (
// Equation(s):
// \Master_0|atconv|Add4~16_combout  = (\Master_0|atconv|Add4~8_combout  & ((\Master_0|atconv|center_row [5]) # ((\Master_0|atconv|center_row [6]) # (!\Master_0|atconv|LessThan0~0_combout ))))

	.dataa(\Master_0|atconv|center_row [5]),
	.datab(\Master_0|atconv|Add4~8_combout ),
	.datac(\Master_0|atconv|center_row [6]),
	.datad(\Master_0|atconv|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Add4~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add4~16 .lut_mask = 16'hC8CC;
defparam \Master_0|atconv|Add4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \Master_0|ADDR_M[11]~55 (
// Equation(s):
// \Master_0|ADDR_M[11]~55_combout  = (\Master_0|ADDR_M[11]~54_combout  & ((\Master_0|atconv|Add6~16_combout ) # ((\Master_0|ADDR_M[11]~43_combout )))) # (!\Master_0|ADDR_M[11]~54_combout  & (((\Master_0|atconv|Add4~16_combout  & 
// !\Master_0|ADDR_M[11]~43_combout ))))

	.dataa(\Master_0|atconv|Add6~16_combout ),
	.datab(\Master_0|ADDR_M[11]~54_combout ),
	.datac(\Master_0|atconv|Add4~16_combout ),
	.datad(\Master_0|ADDR_M[11]~43_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[11]~55 .lut_mask = 16'hCCB8;
defparam \Master_0|ADDR_M[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneive_lcell_comb \Master_0|atconv|store_counter[11]~36 (
// Equation(s):
// \Master_0|atconv|store_counter[11]~36_combout  = \Master_0|atconv|store_counter [11] $ (\Master_0|atconv|store_counter[10]~35 )

	.dataa(\Master_0|atconv|store_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|atconv|store_counter[10]~35 ),
	.combout(\Master_0|atconv|store_counter[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|store_counter[11]~36 .lut_mask = 16'h5A5A;
defparam \Master_0|atconv|store_counter[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y16_N27
dffeas \Master_0|atconv|store_counter[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|store_counter[11]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Master_0|atconv|store_counter[4]~14_combout ),
	.sload(gnd),
	.ena(\Master_0|atconv|store_counter[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|store_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|store_counter[11] .is_wysiwyg = "true";
defparam \Master_0|atconv|store_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N16
cycloneive_lcell_comb \Master_0|atconv|Add15~14 (
// Equation(s):
// \Master_0|atconv|Add15~14_combout  = (!\Master_0|atconv|cur_state.READ_L0~q  & ((\Master_0|atconv|cur_state.WRITE_L0~q  & ((\Master_0|atconv|store_counter [11]))) # (!\Master_0|atconv|cur_state.WRITE_L0~q  & (\Master_0|ADDR_M[11]~55_combout ))))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|ADDR_M[11]~55_combout ),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\Master_0|atconv|store_counter [11]),
	.cin(gnd),
	.combout(\Master_0|atconv|Add15~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add15~14 .lut_mask = 16'h0E04;
defparam \Master_0|atconv|Add15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N18
cycloneive_lcell_comb \u_BUS|ADDR_S1[11]~11 (
// Equation(s):
// \u_BUS|ADDR_S1[11]~11_combout  = (!\u_BUS|Decoder0~0_combout  & ((\Master_0|atconv|Add15~14_combout ) # ((\Master_0|atconv|Add15~15_combout  & \Master_0|atconv|cur_state.READ_L0~q ))))

	.dataa(\Master_0|atconv|Add15~15_combout ),
	.datab(\u_BUS|Decoder0~0_combout ),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\Master_0|atconv|Add15~14_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[11]~11 .lut_mask = 16'h3320;
defparam \u_BUS|ADDR_S1[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N6
cycloneive_lcell_comb \Master_0|atconv|acc[12]~97 (
// Equation(s):
// \Master_0|atconv|acc[12]~97_combout  = (\rst~input_o ) # (\Master_0|atconv|cur_state.FETCH~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|acc[12]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|acc[12]~97 .lut_mask = 16'hFFF0;
defparam \Master_0|atconv|acc[12]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N22
cycloneive_io_ibuf \SRAM_Q_L1[0]~input (
	.i(SRAM_Q_L1[0]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[0]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[0]~input .bus_hold = "false";
defparam \SRAM_Q_L1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L0[0]~input (
	.i(SRAM_Q_L0[0]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[0]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[0]~input .bus_hold = "false";
defparam \SRAM_Q_L0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N10
cycloneive_lcell_comb \Master_0|ID_M[1]~0 (
// Equation(s):
// \Master_0|ID_M[1]~0_combout  = (!\Master_0|atconv|cur_state.WRITE_L0~q  & (!\Master_0|atconv|cur_state.READ_L0~q  & !\Master_0|atconv|cur_state.FETCH~q ))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(gnd),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\Master_0|ID_M[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ID_M[1]~0 .lut_mask = 16'h0005;
defparam \Master_0|ID_M[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N8
cycloneive_io_ibuf \ROM_Q_IMG[0]~input (
	.i(ROM_Q_IMG[0]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[0]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[0]~input .bus_hold = "false";
defparam \ROM_Q_IMG[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cycloneive_lcell_comb \Slave_1|SRAM_ceb~0 (
// Equation(s):
// \Slave_1|SRAM_ceb~0_combout  = (!\Master_0|atconv|cur_state.WRITE_L1~q  & !\Master_0|atconv|cur_state.FETCH~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_ceb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_ceb~0 .lut_mask = 16'h000F;
defparam \Slave_1|SRAM_ceb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~32 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~32_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & (\SRAM_Q_L0[0]~input_o )) # (!\Slave_1|SRAM_ceb~0_combout  & ((\ROM_Q_IMG[0]~input_o )))))

	.dataa(\SRAM_Q_L0[0]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\ROM_Q_IMG[0]~input_o ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~32_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~32 .lut_mask = 16'h2230;
defparam \Master_0|atconv|maxpool_buffer~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cycloneive_lcell_comb \u_BUS|Decoder0~1 (
// Equation(s):
// \u_BUS|Decoder0~1_combout  = (!\Master_0|atconv|cur_state.WRITE_L0~q  & (\Master_0|atconv|cur_state.WRITE_L1~q  & (!\Master_0|atconv|cur_state.READ_L0~q  & !\Master_0|atconv|cur_state.FETCH~q )))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\u_BUS|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Decoder0~1 .lut_mask = 16'h0004;
defparam \u_BUS|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~33 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~33_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~32_combout ) # ((\SRAM_Q_L1[0]~input_o  & \u_BUS|Decoder0~1_combout ))))

	.dataa(\rst~input_o ),
	.datab(\SRAM_Q_L1[0]~input_o ),
	.datac(\Master_0|atconv|maxpool_buffer~32_combout ),
	.datad(\u_BUS|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~33_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~33 .lut_mask = 16'h5450;
defparam \Master_0|atconv|maxpool_buffer~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \ROM_Q_IMG[1]~input (
	.i(ROM_Q_IMG[1]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[1]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[1]~input .bus_hold = "false";
defparam \ROM_Q_IMG[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L0[1]~input (
	.i(SRAM_Q_L0[1]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[1]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[1]~input .bus_hold = "false";
defparam \SRAM_Q_L0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~30 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~30_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & ((\SRAM_Q_L0[1]~input_o ))) # (!\Slave_1|SRAM_ceb~0_combout  & (\ROM_Q_IMG[1]~input_o ))))

	.dataa(\ROM_Q_IMG[1]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\SRAM_Q_L0[1]~input_o ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~30 .lut_mask = 16'h3022;
defparam \Master_0|atconv|maxpool_buffer~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \SRAM_Q_L1[1]~input (
	.i(SRAM_Q_L1[1]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[1]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[1]~input .bus_hold = "false";
defparam \SRAM_Q_L1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~31 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~31_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~30_combout ) # ((\SRAM_Q_L1[1]~input_o  & \u_BUS|Decoder0~1_combout ))))

	.dataa(\rst~input_o ),
	.datab(\Master_0|atconv|maxpool_buffer~30_combout ),
	.datac(\SRAM_Q_L1[1]~input_o ),
	.datad(\u_BUS|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~31_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~31 .lut_mask = 16'h5444;
defparam \Master_0|atconv|maxpool_buffer~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N8
cycloneive_io_ibuf \ROM_Q_IMG[2]~input (
	.i(ROM_Q_IMG[2]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[2]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[2]~input .bus_hold = "false";
defparam \ROM_Q_IMG[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N22
cycloneive_io_ibuf \SRAM_Q_L0[2]~input (
	.i(SRAM_Q_L0[2]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[2]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[2]~input .bus_hold = "false";
defparam \SRAM_Q_L0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~28 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~28_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & ((\SRAM_Q_L0[2]~input_o ))) # (!\Slave_1|SRAM_ceb~0_combout  & (\ROM_Q_IMG[2]~input_o ))))

	.dataa(\ROM_Q_IMG[2]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\SRAM_Q_L0[2]~input_o ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~28_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~28 .lut_mask = 16'h3022;
defparam \Master_0|atconv|maxpool_buffer~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_Q_L1[2]~input (
	.i(SRAM_Q_L1[2]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[2]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[2]~input .bus_hold = "false";
defparam \SRAM_Q_L1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~29 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~29_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~28_combout ) # ((\SRAM_Q_L1[2]~input_o  & \u_BUS|Decoder0~1_combout ))))

	.dataa(\rst~input_o ),
	.datab(\Master_0|atconv|maxpool_buffer~28_combout ),
	.datac(\SRAM_Q_L1[2]~input_o ),
	.datad(\u_BUS|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~29_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~29 .lut_mask = 16'h5444;
defparam \Master_0|atconv|maxpool_buffer~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L0[3]~input (
	.i(SRAM_Q_L0[3]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[3]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[3]~input .bus_hold = "false";
defparam \SRAM_Q_L0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \ROM_Q_IMG[3]~input (
	.i(ROM_Q_IMG[3]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[3]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[3]~input .bus_hold = "false";
defparam \ROM_Q_IMG[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~26 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~26_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & (\SRAM_Q_L0[3]~input_o )) # (!\Slave_1|SRAM_ceb~0_combout  & ((\ROM_Q_IMG[3]~input_o )))))

	.dataa(\SRAM_Q_L0[3]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\ROM_Q_IMG[3]~input_o ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~26_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~26 .lut_mask = 16'h2230;
defparam \Master_0|atconv|maxpool_buffer~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
cycloneive_io_ibuf \SRAM_Q_L1[3]~input (
	.i(SRAM_Q_L1[3]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[3]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[3]~input .bus_hold = "false";
defparam \SRAM_Q_L1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~27 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~27_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~26_combout ) # ((\SRAM_Q_L1[3]~input_o  & \u_BUS|Decoder0~1_combout ))))

	.dataa(\Master_0|atconv|maxpool_buffer~26_combout ),
	.datab(\SRAM_Q_L1[3]~input_o ),
	.datac(\rst~input_o ),
	.datad(\u_BUS|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~27_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~27 .lut_mask = 16'h0E0A;
defparam \Master_0|atconv|maxpool_buffer~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N1
cycloneive_io_ibuf \SRAM_Q_L1[4]~input (
	.i(SRAM_Q_L1[4]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[4]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[4]~input .bus_hold = "false";
defparam \SRAM_Q_L1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N1
cycloneive_io_ibuf \ROM_Q_IMG[4]~input (
	.i(ROM_Q_IMG[4]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[4]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[4]~input .bus_hold = "false";
defparam \ROM_Q_IMG[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N22
cycloneive_io_ibuf \SRAM_Q_L0[4]~input (
	.i(SRAM_Q_L0[4]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[4]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[4]~input .bus_hold = "false";
defparam \SRAM_Q_L0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~0 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~0_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & ((\SRAM_Q_L0[4]~input_o ))) # (!\Slave_1|SRAM_ceb~0_combout  & (\ROM_Q_IMG[4]~input_o ))))

	.dataa(\ROM_Q_IMG[4]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\SRAM_Q_L0[4]~input_o ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~0 .lut_mask = 16'h3022;
defparam \Master_0|atconv|maxpool_buffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~1 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~1_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~0_combout ) # ((\SRAM_Q_L1[4]~input_o  & \u_BUS|Decoder0~1_combout ))))

	.dataa(\SRAM_Q_L1[4]~input_o ),
	.datab(\rst~input_o ),
	.datac(\u_BUS|Decoder0~1_combout ),
	.datad(\Master_0|atconv|maxpool_buffer~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~1 .lut_mask = 16'h3320;
defparam \Master_0|atconv|maxpool_buffer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L1[5]~input (
	.i(SRAM_Q_L1[5]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[5]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[5]~input .bus_hold = "false";
defparam \SRAM_Q_L1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N15
cycloneive_io_ibuf \ROM_Q_IMG[5]~input (
	.i(ROM_Q_IMG[5]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[5]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[5]~input .bus_hold = "false";
defparam \ROM_Q_IMG[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N15
cycloneive_io_ibuf \SRAM_Q_L0[5]~input (
	.i(SRAM_Q_L0[5]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[5]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[5]~input .bus_hold = "false";
defparam \SRAM_Q_L0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~24 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~24_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & ((\SRAM_Q_L0[5]~input_o ))) # (!\Slave_1|SRAM_ceb~0_combout  & (\ROM_Q_IMG[5]~input_o ))))

	.dataa(\ROM_Q_IMG[5]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\SRAM_Q_L0[5]~input_o ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~24_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~24 .lut_mask = 16'h3022;
defparam \Master_0|atconv|maxpool_buffer~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~25 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~25_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~24_combout ) # ((\SRAM_Q_L1[5]~input_o  & \u_BUS|Decoder0~1_combout ))))

	.dataa(\SRAM_Q_L1[5]~input_o ),
	.datab(\u_BUS|Decoder0~1_combout ),
	.datac(\rst~input_o ),
	.datad(\Master_0|atconv|maxpool_buffer~24_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~25_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~25 .lut_mask = 16'h0F08;
defparam \Master_0|atconv|maxpool_buffer~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cycloneive_io_ibuf \SRAM_Q_L0[6]~input (
	.i(SRAM_Q_L0[6]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[6]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[6]~input .bus_hold = "false";
defparam \SRAM_Q_L0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N1
cycloneive_io_ibuf \ROM_Q_IMG[6]~input (
	.i(ROM_Q_IMG[6]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[6]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[6]~input .bus_hold = "false";
defparam \ROM_Q_IMG[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~22 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~22_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & (\SRAM_Q_L0[6]~input_o )) # (!\Slave_1|SRAM_ceb~0_combout  & ((\ROM_Q_IMG[6]~input_o )))))

	.dataa(\SRAM_Q_L0[6]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\ROM_Q_IMG[6]~input_o ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~22 .lut_mask = 16'h2230;
defparam \Master_0|atconv|maxpool_buffer~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N15
cycloneive_io_ibuf \SRAM_Q_L1[6]~input (
	.i(SRAM_Q_L1[6]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[6]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[6]~input .bus_hold = "false";
defparam \SRAM_Q_L1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~23 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~23_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~22_combout ) # ((\SRAM_Q_L1[6]~input_o  & \u_BUS|Decoder0~1_combout ))))

	.dataa(\Master_0|atconv|maxpool_buffer~22_combout ),
	.datab(\SRAM_Q_L1[6]~input_o ),
	.datac(\rst~input_o ),
	.datad(\u_BUS|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~23_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~23 .lut_mask = 16'h0E0A;
defparam \Master_0|atconv|maxpool_buffer~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \ROM_Q_IMG[7]~input (
	.i(ROM_Q_IMG[7]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[7]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[7]~input .bus_hold = "false";
defparam \ROM_Q_IMG[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \SRAM_Q_L0[7]~input (
	.i(SRAM_Q_L0[7]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[7]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[7]~input .bus_hold = "false";
defparam \SRAM_Q_L0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~20 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~20_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & ((\SRAM_Q_L0[7]~input_o ))) # (!\Slave_1|SRAM_ceb~0_combout  & (\ROM_Q_IMG[7]~input_o ))))

	.dataa(\ROM_Q_IMG[7]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\SRAM_Q_L0[7]~input_o ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~20_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~20 .lut_mask = 16'h3022;
defparam \Master_0|atconv|maxpool_buffer~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L1[7]~input (
	.i(SRAM_Q_L1[7]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[7]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[7]~input .bus_hold = "false";
defparam \SRAM_Q_L1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~21 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~21_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~20_combout ) # ((\u_BUS|Decoder0~1_combout  & \SRAM_Q_L1[7]~input_o ))))

	.dataa(\rst~input_o ),
	.datab(\u_BUS|Decoder0~1_combout ),
	.datac(\Master_0|atconv|maxpool_buffer~20_combout ),
	.datad(\SRAM_Q_L1[7]~input_o ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~21_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~21 .lut_mask = 16'h5450;
defparam \Master_0|atconv|maxpool_buffer~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneive_io_ibuf \ROM_Q_IMG[8]~input (
	.i(ROM_Q_IMG[8]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[8]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[8]~input .bus_hold = "false";
defparam \ROM_Q_IMG[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L0[8]~input (
	.i(SRAM_Q_L0[8]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[8]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[8]~input .bus_hold = "false";
defparam \SRAM_Q_L0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~18 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~18_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & ((\SRAM_Q_L0[8]~input_o ))) # (!\Slave_1|SRAM_ceb~0_combout  & (\ROM_Q_IMG[8]~input_o ))))

	.dataa(\ROM_Q_IMG[8]~input_o ),
	.datab(\SRAM_Q_L0[8]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~18_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~18 .lut_mask = 16'h0C0A;
defparam \Master_0|atconv|maxpool_buffer~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \SRAM_Q_L1[8]~input (
	.i(SRAM_Q_L1[8]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[8]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[8]~input .bus_hold = "false";
defparam \SRAM_Q_L1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~19 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~19_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~18_combout ) # ((\u_BUS|Decoder0~1_combout  & \SRAM_Q_L1[8]~input_o ))))

	.dataa(\u_BUS|Decoder0~1_combout ),
	.datab(\rst~input_o ),
	.datac(\Master_0|atconv|maxpool_buffer~18_combout ),
	.datad(\SRAM_Q_L1[8]~input_o ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~19_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~19 .lut_mask = 16'h3230;
defparam \Master_0|atconv|maxpool_buffer~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \SRAM_Q_L1[9]~input (
	.i(SRAM_Q_L1[9]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[9]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[9]~input .bus_hold = "false";
defparam \SRAM_Q_L1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L0[9]~input (
	.i(SRAM_Q_L0[9]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[9]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[9]~input .bus_hold = "false";
defparam \SRAM_Q_L0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \ROM_Q_IMG[9]~input (
	.i(ROM_Q_IMG[9]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[9]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[9]~input .bus_hold = "false";
defparam \ROM_Q_IMG[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~16 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~16_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & (\SRAM_Q_L0[9]~input_o )) # (!\Slave_1|SRAM_ceb~0_combout  & ((\ROM_Q_IMG[9]~input_o )))))

	.dataa(\SRAM_Q_L0[9]~input_o ),
	.datab(\ROM_Q_IMG[9]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~16 .lut_mask = 16'h0A0C;
defparam \Master_0|atconv|maxpool_buffer~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~17 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~17_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~16_combout ) # ((\SRAM_Q_L1[9]~input_o  & \u_BUS|Decoder0~1_combout ))))

	.dataa(\SRAM_Q_L1[9]~input_o ),
	.datab(\rst~input_o ),
	.datac(\u_BUS|Decoder0~1_combout ),
	.datad(\Master_0|atconv|maxpool_buffer~16_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~17_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~17 .lut_mask = 16'h3320;
defparam \Master_0|atconv|maxpool_buffer~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneive_io_ibuf \SRAM_Q_L1[10]~input (
	.i(SRAM_Q_L1[10]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[10]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[10]~input .bus_hold = "false";
defparam \SRAM_Q_L1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L0[10]~input (
	.i(SRAM_Q_L0[10]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[10]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[10]~input .bus_hold = "false";
defparam \SRAM_Q_L0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N15
cycloneive_io_ibuf \ROM_Q_IMG[10]~input (
	.i(ROM_Q_IMG[10]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[10]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[10]~input .bus_hold = "false";
defparam \ROM_Q_IMG[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~14 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~14_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & (\SRAM_Q_L0[10]~input_o )) # (!\Slave_1|SRAM_ceb~0_combout  & ((\ROM_Q_IMG[10]~input_o )))))

	.dataa(\SRAM_Q_L0[10]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\ROM_Q_IMG[10]~input_o ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~14 .lut_mask = 16'h2230;
defparam \Master_0|atconv|maxpool_buffer~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~15 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~15_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~14_combout ) # ((\SRAM_Q_L1[10]~input_o  & \u_BUS|Decoder0~1_combout ))))

	.dataa(\SRAM_Q_L1[10]~input_o ),
	.datab(\rst~input_o ),
	.datac(\u_BUS|Decoder0~1_combout ),
	.datad(\Master_0|atconv|maxpool_buffer~14_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~15 .lut_mask = 16'h3320;
defparam \Master_0|atconv|maxpool_buffer~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L0[11]~input (
	.i(SRAM_Q_L0[11]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[11]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[11]~input .bus_hold = "false";
defparam \SRAM_Q_L0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \ROM_Q_IMG[11]~input (
	.i(ROM_Q_IMG[11]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[11]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[11]~input .bus_hold = "false";
defparam \ROM_Q_IMG[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~12 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~12_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & (\SRAM_Q_L0[11]~input_o )) # (!\Slave_1|SRAM_ceb~0_combout  & ((\ROM_Q_IMG[11]~input_o )))))

	.dataa(\SRAM_Q_L0[11]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\ROM_Q_IMG[11]~input_o ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~12 .lut_mask = 16'h2230;
defparam \Master_0|atconv|maxpool_buffer~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneive_io_ibuf \SRAM_Q_L1[11]~input (
	.i(SRAM_Q_L1[11]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[11]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[11]~input .bus_hold = "false";
defparam \SRAM_Q_L1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~13 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~13_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~12_combout ) # ((\u_BUS|Decoder0~1_combout  & \SRAM_Q_L1[11]~input_o ))))

	.dataa(\u_BUS|Decoder0~1_combout ),
	.datab(\rst~input_o ),
	.datac(\Master_0|atconv|maxpool_buffer~12_combout ),
	.datad(\SRAM_Q_L1[11]~input_o ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~13 .lut_mask = 16'h3230;
defparam \Master_0|atconv|maxpool_buffer~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L0[12]~input (
	.i(SRAM_Q_L0[12]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[12]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[12]~input .bus_hold = "false";
defparam \SRAM_Q_L0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \ROM_Q_IMG[12]~input (
	.i(ROM_Q_IMG[12]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[12]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[12]~input .bus_hold = "false";
defparam \ROM_Q_IMG[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N4
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~10 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~10_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & (\SRAM_Q_L0[12]~input_o )) # (!\Slave_1|SRAM_ceb~0_combout  & ((\ROM_Q_IMG[12]~input_o )))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\SRAM_Q_L0[12]~input_o ),
	.datac(\ROM_Q_IMG[12]~input_o ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~10 .lut_mask = 16'h4450;
defparam \Master_0|atconv|maxpool_buffer~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \SRAM_Q_L1[12]~input (
	.i(SRAM_Q_L1[12]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[12]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[12]~input .bus_hold = "false";
defparam \SRAM_Q_L1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N16
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~11 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~11_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~10_combout ) # ((\SRAM_Q_L1[12]~input_o  & \u_BUS|Decoder0~1_combout ))))

	.dataa(\rst~input_o ),
	.datab(\Master_0|atconv|maxpool_buffer~10_combout ),
	.datac(\SRAM_Q_L1[12]~input_o ),
	.datad(\u_BUS|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~11 .lut_mask = 16'h5444;
defparam \Master_0|atconv|maxpool_buffer~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L1[13]~input (
	.i(SRAM_Q_L1[13]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[13]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[13]~input .bus_hold = "false";
defparam \SRAM_Q_L1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[13]~input (
	.i(SRAM_Q_L0[13]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[13]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[13]~input .bus_hold = "false";
defparam \SRAM_Q_L0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N8
cycloneive_io_ibuf \ROM_Q_IMG[13]~input (
	.i(ROM_Q_IMG[13]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[13]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[13]~input .bus_hold = "false";
defparam \ROM_Q_IMG[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N0
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~8 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~8_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & (\SRAM_Q_L0[13]~input_o )) # (!\Slave_1|SRAM_ceb~0_combout  & ((\ROM_Q_IMG[13]~input_o )))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\Slave_1|SRAM_ceb~0_combout ),
	.datac(\SRAM_Q_L0[13]~input_o ),
	.datad(\ROM_Q_IMG[13]~input_o ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~8 .lut_mask = 16'h5140;
defparam \Master_0|atconv|maxpool_buffer~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~9 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~9_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~8_combout ) # ((\SRAM_Q_L1[13]~input_o  & \u_BUS|Decoder0~1_combout ))))

	.dataa(\SRAM_Q_L1[13]~input_o ),
	.datab(\Master_0|atconv|maxpool_buffer~8_combout ),
	.datac(\rst~input_o ),
	.datad(\u_BUS|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~9 .lut_mask = 16'h0E0C;
defparam \Master_0|atconv|maxpool_buffer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L1[14]~input (
	.i(SRAM_Q_L1[14]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[14]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[14]~input .bus_hold = "false";
defparam \SRAM_Q_L1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cycloneive_io_ibuf \SRAM_Q_L0[14]~input (
	.i(SRAM_Q_L0[14]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[14]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[14]~input .bus_hold = "false";
defparam \SRAM_Q_L0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
cycloneive_io_ibuf \ROM_Q_IMG[14]~input (
	.i(ROM_Q_IMG[14]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[14]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[14]~input .bus_hold = "false";
defparam \ROM_Q_IMG[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N12
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~6 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~6_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & (\SRAM_Q_L0[14]~input_o )) # (!\Slave_1|SRAM_ceb~0_combout  & ((\ROM_Q_IMG[14]~input_o )))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\SRAM_Q_L0[14]~input_o ),
	.datac(\ROM_Q_IMG[14]~input_o ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~6 .lut_mask = 16'h4450;
defparam \Master_0|atconv|maxpool_buffer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~7 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~7_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~6_combout ) # ((\SRAM_Q_L1[14]~input_o  & \u_BUS|Decoder0~1_combout ))))

	.dataa(\SRAM_Q_L1[14]~input_o ),
	.datab(\u_BUS|Decoder0~1_combout ),
	.datac(\rst~input_o ),
	.datad(\Master_0|atconv|maxpool_buffer~6_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~7 .lut_mask = 16'h0F08;
defparam \Master_0|atconv|maxpool_buffer~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L1[15]~input (
	.i(SRAM_Q_L1[15]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[15]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[15]~input .bus_hold = "false";
defparam \SRAM_Q_L1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L0[15]~input (
	.i(SRAM_Q_L0[15]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[15]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[15]~input .bus_hold = "false";
defparam \SRAM_Q_L0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \ROM_Q_IMG[15]~input (
	.i(ROM_Q_IMG[15]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[15]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[15]~input .bus_hold = "false";
defparam \ROM_Q_IMG[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~4 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~4_combout  = (!\Master_0|ID_M[1]~0_combout  & ((\Slave_1|SRAM_ceb~0_combout  & (\SRAM_Q_L0[15]~input_o )) # (!\Slave_1|SRAM_ceb~0_combout  & ((\ROM_Q_IMG[15]~input_o )))))

	.dataa(\SRAM_Q_L0[15]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\ROM_Q_IMG[15]~input_o ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~4 .lut_mask = 16'h2230;
defparam \Master_0|atconv|maxpool_buffer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer~5 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer~5_combout  = (!\rst~input_o  & ((\Master_0|atconv|maxpool_buffer~4_combout ) # ((\u_BUS|Decoder0~1_combout  & \SRAM_Q_L1[15]~input_o ))))

	.dataa(\u_BUS|Decoder0~1_combout ),
	.datab(\rst~input_o ),
	.datac(\SRAM_Q_L1[15]~input_o ),
	.datad(\Master_0|atconv|maxpool_buffer~4_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer~5 .lut_mask = 16'h3320;
defparam \Master_0|atconv|maxpool_buffer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N8
cycloneive_lcell_comb \Master_0|atconv|Mux3~0 (
// Equation(s):
// \Master_0|atconv|Mux3~0_combout  = (\Master_0|atconv|data_counter [0] & ((\Master_0|atconv|data_counter [1]) # (!\Master_0|atconv|data_counter [2])))

	.dataa(gnd),
	.datab(\Master_0|atconv|data_counter [2]),
	.datac(\Master_0|atconv|data_counter [0]),
	.datad(\Master_0|atconv|data_counter [1]),
	.cin(gnd),
	.combout(\Master_0|atconv|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Mux3~0 .lut_mask = 16'hF030;
defparam \Master_0|atconv|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N10
cycloneive_lcell_comb \Master_0|atconv|Mux2~0 (
// Equation(s):
// \Master_0|atconv|Mux2~0_combout  = ((\Master_0|atconv|data_counter [1] & \Master_0|atconv|data_counter [0])) # (!\Master_0|atconv|data_counter [2])

	.dataa(gnd),
	.datab(\Master_0|atconv|data_counter [1]),
	.datac(\Master_0|atconv|data_counter [0]),
	.datad(\Master_0|atconv|data_counter [2]),
	.cin(gnd),
	.combout(\Master_0|atconv|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Mux2~0 .lut_mask = 16'hC0FF;
defparam \Master_0|atconv|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N24
cycloneive_lcell_comb \Master_0|atconv|Mux0~0 (
// Equation(s):
// \Master_0|atconv|Mux0~0_combout  = (\Master_0|atconv|data_counter [1]) # ((!\Master_0|atconv|data_counter [2]) # (!\Master_0|atconv|data_counter [0]))

	.dataa(gnd),
	.datab(\Master_0|atconv|data_counter [1]),
	.datac(\Master_0|atconv|data_counter [0]),
	.datad(\Master_0|atconv|data_counter [2]),
	.cin(gnd),
	.combout(\Master_0|atconv|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Mux0~0 .lut_mask = 16'hCFFF;
defparam \Master_0|atconv|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X34_Y19_N0
cycloneive_mac_mult \Master_0|atconv|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(\Master_0|atconv|acc[12]~97_combout ),
	.dataa({\Master_0|atconv|maxpool_buffer~5_combout ,\Master_0|atconv|maxpool_buffer~7_combout ,\Master_0|atconv|maxpool_buffer~9_combout ,\Master_0|atconv|maxpool_buffer~11_combout ,\Master_0|atconv|maxpool_buffer~13_combout ,\Master_0|atconv|maxpool_buffer~15_combout ,
\Master_0|atconv|maxpool_buffer~17_combout ,\Master_0|atconv|maxpool_buffer~19_combout ,\Master_0|atconv|maxpool_buffer~21_combout ,\Master_0|atconv|maxpool_buffer~23_combout ,\Master_0|atconv|maxpool_buffer~25_combout ,
\Master_0|atconv|maxpool_buffer~1_combout ,\Master_0|atconv|maxpool_buffer~27_combout ,\Master_0|atconv|maxpool_buffer~29_combout ,\Master_0|atconv|maxpool_buffer~31_combout ,\Master_0|atconv|maxpool_buffer~33_combout ,gnd,gnd}),
	.datab({\Master_0|atconv|Mux0~0_combout ,vcc,\Master_0|atconv|Mux0~0_combout ,\Master_0|atconv|Mux0~0_combout ,\Master_0|atconv|Mux2~0_combout ,\Master_0|atconv|Mux3~0_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Master_0|atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Master_0|atconv|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \Master_0|atconv|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Master_0|atconv|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Master_0|atconv|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Master_0|atconv|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Master_0|atconv|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X34_Y19_N2
cycloneive_mac_out \Master_0|atconv|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\Master_0|atconv|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~dataout ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~13 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~12 ,
\Master_0|atconv|Mult0|auto_generated|mac_mult1~11 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~10 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~9 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~8 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~7 ,
\Master_0|atconv|Mult0|auto_generated|mac_mult1~6 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~5 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~4 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~3 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~2 ,
\Master_0|atconv|Mult0|auto_generated|mac_mult1~1 ,\Master_0|atconv|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Master_0|atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Master_0|atconv|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Master_0|atconv|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneive_lcell_comb \Master_0|atconv|acc[0]~32 (
// Equation(s):
// \Master_0|atconv|acc[0]~32_combout  = (\Master_0|atconv|Mult0|auto_generated|mac_out2~dataout  & (\Master_0|atconv|acc [0] $ (VCC))) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~dataout  & (\Master_0|atconv|acc [0] & VCC))
// \Master_0|atconv|acc[0]~33  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~dataout  & \Master_0|atconv|acc [0]))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\Master_0|atconv|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|acc[0]~32_combout ),
	.cout(\Master_0|atconv|acc[0]~33 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[0]~32 .lut_mask = 16'h6688;
defparam \Master_0|atconv|acc[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N26
cycloneive_lcell_comb \Master_0|ADDR_M[4]~56 (
// Equation(s):
// \Master_0|ADDR_M[4]~56_combout  = (!\Master_0|atconv|data_counter [1] & (!\Master_0|atconv|data_counter [0] & !\Master_0|atconv|data_counter [2]))

	.dataa(\Master_0|atconv|data_counter [1]),
	.datab(\Master_0|atconv|data_counter [0]),
	.datac(\Master_0|atconv|data_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~56 .lut_mask = 16'h0101;
defparam \Master_0|ADDR_M[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N0
cycloneive_lcell_comb \Master_0|atconv|acc[12]~96 (
// Equation(s):
// \Master_0|atconv|acc[12]~96_combout  = (\Master_0|atconv|cur_state~14_combout ) # ((\Master_0|ADDR_M[4]~56_combout  & (!\Master_0|atconv|data_counter [3] & !\Master_0|atconv|data_counter [4])))

	.dataa(\Master_0|ADDR_M[4]~56_combout ),
	.datab(\Master_0|atconv|data_counter [3]),
	.datac(\Master_0|atconv|data_counter [4]),
	.datad(\Master_0|atconv|cur_state~14_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|acc[12]~96_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|acc[12]~96 .lut_mask = 16'hFF02;
defparam \Master_0|atconv|acc[12]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N4
cycloneive_lcell_comb \Master_0|atconv|acc[12]~98 (
// Equation(s):
// \Master_0|atconv|acc[12]~98_combout  = (\Master_0|atconv|acc[12]~97_combout ) # ((\Master_0|ADDR_M[4]~56_combout  & (!\Master_0|atconv|data_counter [3] & !\Master_0|atconv|data_counter [4])))

	.dataa(\Master_0|ADDR_M[4]~56_combout ),
	.datab(\Master_0|atconv|data_counter [3]),
	.datac(\Master_0|atconv|data_counter [4]),
	.datad(\Master_0|atconv|acc[12]~97_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|acc[12]~98_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|acc[12]~98 .lut_mask = 16'hFF02;
defparam \Master_0|atconv|acc[12]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N1
dffeas \Master_0|atconv|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[0]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[0] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneive_lcell_comb \Master_0|atconv|acc[1]~34 (
// Equation(s):
// \Master_0|atconv|acc[1]~34_combout  = (\Master_0|atconv|acc [1] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT1  & (\Master_0|atconv|acc[0]~33  & VCC)) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\Master_0|atconv|acc[0]~33 
// )))) # (!\Master_0|atconv|acc [1] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\Master_0|atconv|acc[0]~33 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\Master_0|atconv|acc[0]~33 ) # (GND)))))
// \Master_0|atconv|acc[1]~35  = CARRY((\Master_0|atconv|acc [1] & (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT1  & !\Master_0|atconv|acc[0]~33 )) # (!\Master_0|atconv|acc [1] & ((!\Master_0|atconv|acc[0]~33 ) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\Master_0|atconv|acc [1]),
	.datab(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[0]~33 ),
	.combout(\Master_0|atconv|acc[1]~34_combout ),
	.cout(\Master_0|atconv|acc[1]~35 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[1]~34 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N3
dffeas \Master_0|atconv|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[1]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[1] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneive_lcell_comb \Master_0|atconv|acc[2]~36 (
// Equation(s):
// \Master_0|atconv|acc[2]~36_combout  = ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT2  $ (\Master_0|atconv|acc [2] $ (!\Master_0|atconv|acc[1]~35 )))) # (GND)
// \Master_0|atconv|acc[2]~37  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT2  & ((\Master_0|atconv|acc [2]) # (!\Master_0|atconv|acc[1]~35 ))) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT2  & (\Master_0|atconv|acc [2] & 
// !\Master_0|atconv|acc[1]~35 )))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\Master_0|atconv|acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[1]~35 ),
	.combout(\Master_0|atconv|acc[2]~36_combout ),
	.cout(\Master_0|atconv|acc[2]~37 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[2]~36 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N5
dffeas \Master_0|atconv|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[2]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[2] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneive_lcell_comb \Master_0|atconv|acc[3]~38 (
// Equation(s):
// \Master_0|atconv|acc[3]~38_combout  = (\Master_0|atconv|acc [3] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT3  & (\Master_0|atconv|acc[2]~37  & VCC)) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\Master_0|atconv|acc[2]~37 
// )))) # (!\Master_0|atconv|acc [3] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\Master_0|atconv|acc[2]~37 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\Master_0|atconv|acc[2]~37 ) # (GND)))))
// \Master_0|atconv|acc[3]~39  = CARRY((\Master_0|atconv|acc [3] & (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT3  & !\Master_0|atconv|acc[2]~37 )) # (!\Master_0|atconv|acc [3] & ((!\Master_0|atconv|acc[2]~37 ) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\Master_0|atconv|acc [3]),
	.datab(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[2]~37 ),
	.combout(\Master_0|atconv|acc[3]~38_combout ),
	.cout(\Master_0|atconv|acc[3]~39 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[3]~38 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N7
dffeas \Master_0|atconv|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[3]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[3] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneive_lcell_comb \Master_0|atconv|acc[4]~40 (
// Equation(s):
// \Master_0|atconv|acc[4]~40_combout  = ((\Master_0|atconv|acc [4] $ (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\Master_0|atconv|acc[3]~39 )))) # (GND)
// \Master_0|atconv|acc[4]~41  = CARRY((\Master_0|atconv|acc [4] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\Master_0|atconv|acc[3]~39 ))) # (!\Master_0|atconv|acc [4] & (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT4  & 
// !\Master_0|atconv|acc[3]~39 )))

	.dataa(\Master_0|atconv|acc [4]),
	.datab(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[3]~39 ),
	.combout(\Master_0|atconv|acc[4]~40_combout ),
	.cout(\Master_0|atconv|acc[4]~41 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[4]~40 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N9
dffeas \Master_0|atconv|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[4]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[4] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \Master_0|atconv|Add10~0 (
// Equation(s):
// \Master_0|atconv|Add10~0_combout  = \Master_0|atconv|acc [4] $ (VCC)
// \Master_0|atconv|Add10~1  = CARRY(\Master_0|atconv|acc [4])

	.dataa(gnd),
	.datab(\Master_0|atconv|acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|Add10~0_combout ),
	.cout(\Master_0|atconv|Add10~1 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~0 .lut_mask = 16'h33CC;
defparam \Master_0|atconv|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneive_lcell_comb \Master_0|atconv|acc[5]~42 (
// Equation(s):
// \Master_0|atconv|acc[5]~42_combout  = (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\Master_0|atconv|acc [5] & (\Master_0|atconv|acc[4]~41  & VCC)) # (!\Master_0|atconv|acc [5] & (!\Master_0|atconv|acc[4]~41 )))) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\Master_0|atconv|acc [5] & (!\Master_0|atconv|acc[4]~41 )) # (!\Master_0|atconv|acc [5] & ((\Master_0|atconv|acc[4]~41 ) # (GND)))))
// \Master_0|atconv|acc[5]~43  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\Master_0|atconv|acc [5] & !\Master_0|atconv|acc[4]~41 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT5  & ((!\Master_0|atconv|acc[4]~41 ) # 
// (!\Master_0|atconv|acc [5]))))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\Master_0|atconv|acc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[4]~41 ),
	.combout(\Master_0|atconv|acc[5]~42_combout ),
	.cout(\Master_0|atconv|acc[5]~43 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[5]~42 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N11
dffeas \Master_0|atconv|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[5]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[5] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneive_lcell_comb \Master_0|atconv|acc[6]~44 (
// Equation(s):
// \Master_0|atconv|acc[6]~44_combout  = ((\Master_0|atconv|acc [6] $ (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\Master_0|atconv|acc[5]~43 )))) # (GND)
// \Master_0|atconv|acc[6]~45  = CARRY((\Master_0|atconv|acc [6] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\Master_0|atconv|acc[5]~43 ))) # (!\Master_0|atconv|acc [6] & (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT6  & 
// !\Master_0|atconv|acc[5]~43 )))

	.dataa(\Master_0|atconv|acc [6]),
	.datab(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[5]~43 ),
	.combout(\Master_0|atconv|acc[6]~44_combout ),
	.cout(\Master_0|atconv|acc[6]~45 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[6]~44 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N13
dffeas \Master_0|atconv|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[6] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneive_lcell_comb \Master_0|atconv|acc[7]~46 (
// Equation(s):
// \Master_0|atconv|acc[7]~46_combout  = (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\Master_0|atconv|acc [7] & (\Master_0|atconv|acc[6]~45  & VCC)) # (!\Master_0|atconv|acc [7] & (!\Master_0|atconv|acc[6]~45 )))) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\Master_0|atconv|acc [7] & (!\Master_0|atconv|acc[6]~45 )) # (!\Master_0|atconv|acc [7] & ((\Master_0|atconv|acc[6]~45 ) # (GND)))))
// \Master_0|atconv|acc[7]~47  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\Master_0|atconv|acc [7] & !\Master_0|atconv|acc[6]~45 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\Master_0|atconv|acc[6]~45 ) # 
// (!\Master_0|atconv|acc [7]))))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\Master_0|atconv|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[6]~45 ),
	.combout(\Master_0|atconv|acc[7]~46_combout ),
	.cout(\Master_0|atconv|acc[7]~47 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[7]~46 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N15
dffeas \Master_0|atconv|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[7]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[7] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneive_lcell_comb \Master_0|atconv|acc[8]~48 (
// Equation(s):
// \Master_0|atconv|acc[8]~48_combout  = ((\Master_0|atconv|acc [8] $ (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT8  $ (!\Master_0|atconv|acc[7]~47 )))) # (GND)
// \Master_0|atconv|acc[8]~49  = CARRY((\Master_0|atconv|acc [8] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT8 ) # (!\Master_0|atconv|acc[7]~47 ))) # (!\Master_0|atconv|acc [8] & (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT8  & 
// !\Master_0|atconv|acc[7]~47 )))

	.dataa(\Master_0|atconv|acc [8]),
	.datab(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[7]~47 ),
	.combout(\Master_0|atconv|acc[8]~48_combout ),
	.cout(\Master_0|atconv|acc[8]~49 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[8]~48 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N17
dffeas \Master_0|atconv|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[8] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneive_lcell_comb \Master_0|atconv|acc[9]~50 (
// Equation(s):
// \Master_0|atconv|acc[9]~50_combout  = (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\Master_0|atconv|acc [9] & (\Master_0|atconv|acc[8]~49  & VCC)) # (!\Master_0|atconv|acc [9] & (!\Master_0|atconv|acc[8]~49 )))) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\Master_0|atconv|acc [9] & (!\Master_0|atconv|acc[8]~49 )) # (!\Master_0|atconv|acc [9] & ((\Master_0|atconv|acc[8]~49 ) # (GND)))))
// \Master_0|atconv|acc[9]~51  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\Master_0|atconv|acc [9] & !\Master_0|atconv|acc[8]~49 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\Master_0|atconv|acc[8]~49 ) # 
// (!\Master_0|atconv|acc [9]))))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\Master_0|atconv|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[8]~49 ),
	.combout(\Master_0|atconv|acc[9]~50_combout ),
	.cout(\Master_0|atconv|acc[9]~51 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[9]~50 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N19
dffeas \Master_0|atconv|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[9] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneive_lcell_comb \Master_0|atconv|acc[10]~52 (
// Equation(s):
// \Master_0|atconv|acc[10]~52_combout  = ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT10  $ (\Master_0|atconv|acc [10] $ (!\Master_0|atconv|acc[9]~51 )))) # (GND)
// \Master_0|atconv|acc[10]~53  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT10  & ((\Master_0|atconv|acc [10]) # (!\Master_0|atconv|acc[9]~51 ))) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT10  & (\Master_0|atconv|acc [10] & 
// !\Master_0|atconv|acc[9]~51 )))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\Master_0|atconv|acc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[9]~51 ),
	.combout(\Master_0|atconv|acc[10]~52_combout ),
	.cout(\Master_0|atconv|acc[10]~53 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[10]~52 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N21
dffeas \Master_0|atconv|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[10] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneive_lcell_comb \Master_0|atconv|acc[11]~54 (
// Equation(s):
// \Master_0|atconv|acc[11]~54_combout  = (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\Master_0|atconv|acc [11] & (\Master_0|atconv|acc[10]~53  & VCC)) # (!\Master_0|atconv|acc [11] & (!\Master_0|atconv|acc[10]~53 )))) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\Master_0|atconv|acc [11] & (!\Master_0|atconv|acc[10]~53 )) # (!\Master_0|atconv|acc [11] & ((\Master_0|atconv|acc[10]~53 ) # (GND)))))
// \Master_0|atconv|acc[11]~55  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\Master_0|atconv|acc [11] & !\Master_0|atconv|acc[10]~53 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT11  & ((!\Master_0|atconv|acc[10]~53 
// ) # (!\Master_0|atconv|acc [11]))))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\Master_0|atconv|acc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[10]~53 ),
	.combout(\Master_0|atconv|acc[11]~54_combout ),
	.cout(\Master_0|atconv|acc[11]~55 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[11]~54 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N23
dffeas \Master_0|atconv|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[11] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneive_lcell_comb \Master_0|atconv|acc[12]~56 (
// Equation(s):
// \Master_0|atconv|acc[12]~56_combout  = ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\Master_0|atconv|acc [12] $ (!\Master_0|atconv|acc[11]~55 )))) # (GND)
// \Master_0|atconv|acc[12]~57  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\Master_0|atconv|acc [12]) # (!\Master_0|atconv|acc[11]~55 ))) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT12  & (\Master_0|atconv|acc [12] & 
// !\Master_0|atconv|acc[11]~55 )))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\Master_0|atconv|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[11]~55 ),
	.combout(\Master_0|atconv|acc[12]~56_combout ),
	.cout(\Master_0|atconv|acc[12]~57 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[12]~56 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N25
dffeas \Master_0|atconv|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[12] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneive_lcell_comb \Master_0|atconv|acc[13]~58 (
// Equation(s):
// \Master_0|atconv|acc[13]~58_combout  = (\Master_0|atconv|acc [13] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT13  & (\Master_0|atconv|acc[12]~57  & VCC)) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT13  & 
// (!\Master_0|atconv|acc[12]~57 )))) # (!\Master_0|atconv|acc [13] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\Master_0|atconv|acc[12]~57 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\Master_0|atconv|acc[12]~57 
// ) # (GND)))))
// \Master_0|atconv|acc[13]~59  = CARRY((\Master_0|atconv|acc [13] & (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT13  & !\Master_0|atconv|acc[12]~57 )) # (!\Master_0|atconv|acc [13] & ((!\Master_0|atconv|acc[12]~57 ) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\Master_0|atconv|acc [13]),
	.datab(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[12]~57 ),
	.combout(\Master_0|atconv|acc[13]~58_combout ),
	.cout(\Master_0|atconv|acc[13]~59 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[13]~58 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N27
dffeas \Master_0|atconv|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[13] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneive_lcell_comb \Master_0|atconv|acc[14]~60 (
// Equation(s):
// \Master_0|atconv|acc[14]~60_combout  = ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\Master_0|atconv|acc [14] $ (!\Master_0|atconv|acc[13]~59 )))) # (GND)
// \Master_0|atconv|acc[14]~61  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\Master_0|atconv|acc [14]) # (!\Master_0|atconv|acc[13]~59 ))) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT14  & (\Master_0|atconv|acc [14] & 
// !\Master_0|atconv|acc[13]~59 )))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\Master_0|atconv|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[13]~59 ),
	.combout(\Master_0|atconv|acc[14]~60_combout ),
	.cout(\Master_0|atconv|acc[14]~61 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[14]~60 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N29
dffeas \Master_0|atconv|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[14] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneive_lcell_comb \Master_0|atconv|acc[15]~62 (
// Equation(s):
// \Master_0|atconv|acc[15]~62_combout  = (\Master_0|atconv|acc [15] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT15  & (\Master_0|atconv|acc[14]~61  & VCC)) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT15  & 
// (!\Master_0|atconv|acc[14]~61 )))) # (!\Master_0|atconv|acc [15] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\Master_0|atconv|acc[14]~61 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\Master_0|atconv|acc[14]~61 
// ) # (GND)))))
// \Master_0|atconv|acc[15]~63  = CARRY((\Master_0|atconv|acc [15] & (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT15  & !\Master_0|atconv|acc[14]~61 )) # (!\Master_0|atconv|acc [15] & ((!\Master_0|atconv|acc[14]~61 ) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\Master_0|atconv|acc [15]),
	.datab(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[14]~61 ),
	.combout(\Master_0|atconv|acc[15]~62_combout ),
	.cout(\Master_0|atconv|acc[15]~63 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[15]~62 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N31
dffeas \Master_0|atconv|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[15] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \Master_0|atconv|acc[16]~64 (
// Equation(s):
// \Master_0|atconv|acc[16]~64_combout  = ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\Master_0|atconv|acc [16] $ (!\Master_0|atconv|acc[15]~63 )))) # (GND)
// \Master_0|atconv|acc[16]~65  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\Master_0|atconv|acc [16]) # (!\Master_0|atconv|acc[15]~63 ))) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT16  & (\Master_0|atconv|acc [16] & 
// !\Master_0|atconv|acc[15]~63 )))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\Master_0|atconv|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[15]~63 ),
	.combout(\Master_0|atconv|acc[16]~64_combout ),
	.cout(\Master_0|atconv|acc[16]~65 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[16]~64 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N1
dffeas \Master_0|atconv|acc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[16] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \Master_0|atconv|acc[17]~66 (
// Equation(s):
// \Master_0|atconv|acc[17]~66_combout  = (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\Master_0|atconv|acc [17] & (\Master_0|atconv|acc[16]~65  & VCC)) # (!\Master_0|atconv|acc [17] & (!\Master_0|atconv|acc[16]~65 )))) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\Master_0|atconv|acc [17] & (!\Master_0|atconv|acc[16]~65 )) # (!\Master_0|atconv|acc [17] & ((\Master_0|atconv|acc[16]~65 ) # (GND)))))
// \Master_0|atconv|acc[17]~67  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\Master_0|atconv|acc [17] & !\Master_0|atconv|acc[16]~65 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\Master_0|atconv|acc[16]~65 
// ) # (!\Master_0|atconv|acc [17]))))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\Master_0|atconv|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[16]~65 ),
	.combout(\Master_0|atconv|acc[17]~66_combout ),
	.cout(\Master_0|atconv|acc[17]~67 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[17]~66 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N3
dffeas \Master_0|atconv|acc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[17] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \Master_0|atconv|acc[18]~68 (
// Equation(s):
// \Master_0|atconv|acc[18]~68_combout  = ((\Master_0|atconv|acc [18] $ (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT18  $ (!\Master_0|atconv|acc[17]~67 )))) # (GND)
// \Master_0|atconv|acc[18]~69  = CARRY((\Master_0|atconv|acc [18] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT18 ) # (!\Master_0|atconv|acc[17]~67 ))) # (!\Master_0|atconv|acc [18] & (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// !\Master_0|atconv|acc[17]~67 )))

	.dataa(\Master_0|atconv|acc [18]),
	.datab(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[17]~67 ),
	.combout(\Master_0|atconv|acc[18]~68_combout ),
	.cout(\Master_0|atconv|acc[18]~69 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[18]~68 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N5
dffeas \Master_0|atconv|acc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[18] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \Master_0|atconv|acc[19]~70 (
// Equation(s):
// \Master_0|atconv|acc[19]~70_combout  = (\Master_0|atconv|acc [19] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT19  & (\Master_0|atconv|acc[18]~69  & VCC)) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// (!\Master_0|atconv|acc[18]~69 )))) # (!\Master_0|atconv|acc [19] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\Master_0|atconv|acc[18]~69 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\Master_0|atconv|acc[18]~69 
// ) # (GND)))))
// \Master_0|atconv|acc[19]~71  = CARRY((\Master_0|atconv|acc [19] & (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT19  & !\Master_0|atconv|acc[18]~69 )) # (!\Master_0|atconv|acc [19] & ((!\Master_0|atconv|acc[18]~69 ) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\Master_0|atconv|acc [19]),
	.datab(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[18]~69 ),
	.combout(\Master_0|atconv|acc[19]~70_combout ),
	.cout(\Master_0|atconv|acc[19]~71 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[19]~70 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N7
dffeas \Master_0|atconv|acc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[19] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \Master_0|atconv|acc[20]~72 (
// Equation(s):
// \Master_0|atconv|acc[20]~72_combout  = ((\Master_0|atconv|acc [20] $ (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\Master_0|atconv|acc[19]~71 )))) # (GND)
// \Master_0|atconv|acc[20]~73  = CARRY((\Master_0|atconv|acc [20] & ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\Master_0|atconv|acc[19]~71 ))) # (!\Master_0|atconv|acc [20] & (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// !\Master_0|atconv|acc[19]~71 )))

	.dataa(\Master_0|atconv|acc [20]),
	.datab(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[19]~71 ),
	.combout(\Master_0|atconv|acc[20]~72_combout ),
	.cout(\Master_0|atconv|acc[20]~73 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[20]~72 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N9
dffeas \Master_0|atconv|acc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[20] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \Master_0|atconv|acc[21]~74 (
// Equation(s):
// \Master_0|atconv|acc[21]~74_combout  = (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [21] & (\Master_0|atconv|acc[20]~73  & VCC)) # (!\Master_0|atconv|acc [21] & (!\Master_0|atconv|acc[20]~73 )))) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [21] & (!\Master_0|atconv|acc[20]~73 )) # (!\Master_0|atconv|acc [21] & ((\Master_0|atconv|acc[20]~73 ) # (GND)))))
// \Master_0|atconv|acc[21]~75  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|atconv|acc [21] & !\Master_0|atconv|acc[20]~73 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\Master_0|atconv|acc[20]~73 
// ) # (!\Master_0|atconv|acc [21]))))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|atconv|acc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[20]~73 ),
	.combout(\Master_0|atconv|acc[21]~74_combout ),
	.cout(\Master_0|atconv|acc[21]~75 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[21]~74 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N11
dffeas \Master_0|atconv|acc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[21] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \Master_0|atconv|acc[22]~76 (
// Equation(s):
// \Master_0|atconv|acc[22]~76_combout  = ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  $ (\Master_0|atconv|acc [22] $ (!\Master_0|atconv|acc[21]~75 )))) # (GND)
// \Master_0|atconv|acc[22]~77  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [22]) # (!\Master_0|atconv|acc[21]~75 ))) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & (\Master_0|atconv|acc [22] & 
// !\Master_0|atconv|acc[21]~75 )))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|atconv|acc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[21]~75 ),
	.combout(\Master_0|atconv|acc[22]~76_combout ),
	.cout(\Master_0|atconv|acc[22]~77 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[22]~76 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N13
dffeas \Master_0|atconv|acc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[22] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \Master_0|atconv|acc[23]~78 (
// Equation(s):
// \Master_0|atconv|acc[23]~78_combout  = (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [23] & (\Master_0|atconv|acc[22]~77  & VCC)) # (!\Master_0|atconv|acc [23] & (!\Master_0|atconv|acc[22]~77 )))) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [23] & (!\Master_0|atconv|acc[22]~77 )) # (!\Master_0|atconv|acc [23] & ((\Master_0|atconv|acc[22]~77 ) # (GND)))))
// \Master_0|atconv|acc[23]~79  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|atconv|acc [23] & !\Master_0|atconv|acc[22]~77 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\Master_0|atconv|acc[22]~77 
// ) # (!\Master_0|atconv|acc [23]))))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|atconv|acc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[22]~77 ),
	.combout(\Master_0|atconv|acc[23]~78_combout ),
	.cout(\Master_0|atconv|acc[23]~79 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[23]~78 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N15
dffeas \Master_0|atconv|acc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[23] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \Master_0|atconv|acc[24]~80 (
// Equation(s):
// \Master_0|atconv|acc[24]~80_combout  = ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  $ (\Master_0|atconv|acc [24] $ (!\Master_0|atconv|acc[23]~79 )))) # (GND)
// \Master_0|atconv|acc[24]~81  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [24]) # (!\Master_0|atconv|acc[23]~79 ))) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & (\Master_0|atconv|acc [24] & 
// !\Master_0|atconv|acc[23]~79 )))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|atconv|acc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[23]~79 ),
	.combout(\Master_0|atconv|acc[24]~80_combout ),
	.cout(\Master_0|atconv|acc[24]~81 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[24]~80 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N17
dffeas \Master_0|atconv|acc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[24] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \Master_0|atconv|acc[25]~82 (
// Equation(s):
// \Master_0|atconv|acc[25]~82_combout  = (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [25] & (\Master_0|atconv|acc[24]~81  & VCC)) # (!\Master_0|atconv|acc [25] & (!\Master_0|atconv|acc[24]~81 )))) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [25] & (!\Master_0|atconv|acc[24]~81 )) # (!\Master_0|atconv|acc [25] & ((\Master_0|atconv|acc[24]~81 ) # (GND)))))
// \Master_0|atconv|acc[25]~83  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|atconv|acc [25] & !\Master_0|atconv|acc[24]~81 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\Master_0|atconv|acc[24]~81 
// ) # (!\Master_0|atconv|acc [25]))))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|atconv|acc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[24]~81 ),
	.combout(\Master_0|atconv|acc[25]~82_combout ),
	.cout(\Master_0|atconv|acc[25]~83 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[25]~82 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N19
dffeas \Master_0|atconv|acc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[25] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \Master_0|atconv|acc[26]~84 (
// Equation(s):
// \Master_0|atconv|acc[26]~84_combout  = ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  $ (\Master_0|atconv|acc [26] $ (!\Master_0|atconv|acc[25]~83 )))) # (GND)
// \Master_0|atconv|acc[26]~85  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [26]) # (!\Master_0|atconv|acc[25]~83 ))) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & (\Master_0|atconv|acc [26] & 
// !\Master_0|atconv|acc[25]~83 )))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|atconv|acc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[25]~83 ),
	.combout(\Master_0|atconv|acc[26]~84_combout ),
	.cout(\Master_0|atconv|acc[26]~85 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[26]~84 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N21
dffeas \Master_0|atconv|acc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[26] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \Master_0|atconv|acc[27]~86 (
// Equation(s):
// \Master_0|atconv|acc[27]~86_combout  = (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [27] & (\Master_0|atconv|acc[26]~85  & VCC)) # (!\Master_0|atconv|acc [27] & (!\Master_0|atconv|acc[26]~85 )))) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [27] & (!\Master_0|atconv|acc[26]~85 )) # (!\Master_0|atconv|acc [27] & ((\Master_0|atconv|acc[26]~85 ) # (GND)))))
// \Master_0|atconv|acc[27]~87  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|atconv|acc [27] & !\Master_0|atconv|acc[26]~85 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\Master_0|atconv|acc[26]~85 
// ) # (!\Master_0|atconv|acc [27]))))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|atconv|acc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[26]~85 ),
	.combout(\Master_0|atconv|acc[27]~86_combout ),
	.cout(\Master_0|atconv|acc[27]~87 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[27]~86 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N23
dffeas \Master_0|atconv|acc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[27] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \Master_0|atconv|acc[28]~88 (
// Equation(s):
// \Master_0|atconv|acc[28]~88_combout  = ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  $ (\Master_0|atconv|acc [28] $ (!\Master_0|atconv|acc[27]~87 )))) # (GND)
// \Master_0|atconv|acc[28]~89  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [28]) # (!\Master_0|atconv|acc[27]~87 ))) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & (\Master_0|atconv|acc [28] & 
// !\Master_0|atconv|acc[27]~87 )))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|atconv|acc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[27]~87 ),
	.combout(\Master_0|atconv|acc[28]~88_combout ),
	.cout(\Master_0|atconv|acc[28]~89 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[28]~88 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N25
dffeas \Master_0|atconv|acc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[28] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \Master_0|atconv|acc[29]~90 (
// Equation(s):
// \Master_0|atconv|acc[29]~90_combout  = (\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [29] & (\Master_0|atconv|acc[28]~89  & VCC)) # (!\Master_0|atconv|acc [29] & (!\Master_0|atconv|acc[28]~89 )))) # 
// (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [29] & (!\Master_0|atconv|acc[28]~89 )) # (!\Master_0|atconv|acc [29] & ((\Master_0|atconv|acc[28]~89 ) # (GND)))))
// \Master_0|atconv|acc[29]~91  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|atconv|acc [29] & !\Master_0|atconv|acc[28]~89 )) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\Master_0|atconv|acc[28]~89 
// ) # (!\Master_0|atconv|acc [29]))))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|atconv|acc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[28]~89 ),
	.combout(\Master_0|atconv|acc[29]~90_combout ),
	.cout(\Master_0|atconv|acc[29]~91 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[29]~90 .lut_mask = 16'h9617;
defparam \Master_0|atconv|acc[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N27
dffeas \Master_0|atconv|acc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[29] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \Master_0|atconv|acc[30]~92 (
// Equation(s):
// \Master_0|atconv|acc[30]~92_combout  = ((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  $ (\Master_0|atconv|acc [30] $ (!\Master_0|atconv|acc[29]~91 )))) # (GND)
// \Master_0|atconv|acc[30]~93  = CARRY((\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|atconv|acc [30]) # (!\Master_0|atconv|acc[29]~91 ))) # (!\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  & (\Master_0|atconv|acc [30] & 
// !\Master_0|atconv|acc[29]~91 )))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|atconv|acc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|acc[29]~91 ),
	.combout(\Master_0|atconv|acc[30]~92_combout ),
	.cout(\Master_0|atconv|acc[30]~93 ));
// synopsys translate_off
defparam \Master_0|atconv|acc[30]~92 .lut_mask = 16'h698E;
defparam \Master_0|atconv|acc[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N29
dffeas \Master_0|atconv|acc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[30] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \Master_0|atconv|acc[31]~94 (
// Equation(s):
// \Master_0|atconv|acc[31]~94_combout  = \Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21  $ (\Master_0|atconv|acc[30]~93  $ (\Master_0|atconv|acc [31]))

	.dataa(\Master_0|atconv|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|acc [31]),
	.cin(\Master_0|atconv|acc[30]~93 ),
	.combout(\Master_0|atconv|acc[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|acc[31]~94 .lut_mask = 16'hA55A;
defparam \Master_0|atconv|acc[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N31
dffeas \Master_0|atconv|acc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|acc[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|atconv|acc[12]~96_combout ),
	.ena(\Master_0|atconv|acc[12]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|acc[31] .is_wysiwyg = "true";
defparam \Master_0|atconv|acc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \u_BUS|WDATA_S1[0]~21 (
// Equation(s):
// \u_BUS|WDATA_S1[0]~21_combout  = (\Master_0|atconv|layer0_ceb~combout  & (!\Master_0|atconv|cur_state.WRITE_L1~q  & (!\Master_0|atconv|acc [31] & !\Master_0|atconv|cur_state.FETCH~q )))

	.dataa(\Master_0|atconv|layer0_ceb~combout ),
	.datab(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datac(\Master_0|atconv|acc [31]),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[0]~21 .lut_mask = 16'h0002;
defparam \u_BUS|WDATA_S1[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N28
cycloneive_lcell_comb \Master_0|atconv|WideOr6~0 (
// Equation(s):
// \Master_0|atconv|WideOr6~0_combout  = (\Master_0|atconv|acc [1]) # ((\Master_0|atconv|acc [3]) # ((\Master_0|atconv|acc [0]) # (\Master_0|atconv|acc [2])))

	.dataa(\Master_0|atconv|acc [1]),
	.datab(\Master_0|atconv|acc [3]),
	.datac(\Master_0|atconv|acc [0]),
	.datad(\Master_0|atconv|acc [2]),
	.cin(gnd),
	.combout(\Master_0|atconv|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|WideOr6~0 .lut_mask = 16'hFFFE;
defparam \Master_0|atconv|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \u_BUS|WDATA_S1[0]~4 (
// Equation(s):
// \u_BUS|WDATA_S1[0]~4_combout  = (\u_BUS|WDATA_S1[0]~21_combout  & ((\Master_0|atconv|WideOr6~0_combout  & ((\Master_0|atconv|Add10~0_combout ))) # (!\Master_0|atconv|WideOr6~0_combout  & (\Master_0|atconv|acc [4]))))

	.dataa(\Master_0|atconv|acc [4]),
	.datab(\Master_0|atconv|Add10~0_combout ),
	.datac(\u_BUS|WDATA_S1[0]~21_combout ),
	.datad(\Master_0|atconv|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[0]~4 .lut_mask = 16'hC0A0;
defparam \u_BUS|WDATA_S1[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \Master_0|atconv|Add10~2 (
// Equation(s):
// \Master_0|atconv|Add10~2_combout  = (\Master_0|atconv|acc [5] & (!\Master_0|atconv|Add10~1 )) # (!\Master_0|atconv|acc [5] & ((\Master_0|atconv|Add10~1 ) # (GND)))
// \Master_0|atconv|Add10~3  = CARRY((!\Master_0|atconv|Add10~1 ) # (!\Master_0|atconv|acc [5]))

	.dataa(\Master_0|atconv|acc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add10~1 ),
	.combout(\Master_0|atconv|Add10~2_combout ),
	.cout(\Master_0|atconv|Add10~3 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~2 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \u_BUS|WDATA_S1[1]~5 (
// Equation(s):
// \u_BUS|WDATA_S1[1]~5_combout  = (\u_BUS|WDATA_S1[0]~21_combout  & ((\Master_0|atconv|WideOr6~0_combout  & ((\Master_0|atconv|Add10~2_combout ))) # (!\Master_0|atconv|WideOr6~0_combout  & (\Master_0|atconv|acc [5]))))

	.dataa(\Master_0|atconv|acc [5]),
	.datab(\Master_0|atconv|Add10~2_combout ),
	.datac(\u_BUS|WDATA_S1[0]~21_combout ),
	.datad(\Master_0|atconv|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[1]~5 .lut_mask = 16'hC0A0;
defparam \u_BUS|WDATA_S1[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \Master_0|atconv|Add10~4 (
// Equation(s):
// \Master_0|atconv|Add10~4_combout  = (\Master_0|atconv|acc [6] & (\Master_0|atconv|Add10~3  $ (GND))) # (!\Master_0|atconv|acc [6] & (!\Master_0|atconv|Add10~3  & VCC))
// \Master_0|atconv|Add10~5  = CARRY((\Master_0|atconv|acc [6] & !\Master_0|atconv|Add10~3 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|acc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add10~3 ),
	.combout(\Master_0|atconv|Add10~4_combout ),
	.cout(\Master_0|atconv|Add10~5 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~4 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \u_BUS|WDATA_S1[2]~6 (
// Equation(s):
// \u_BUS|WDATA_S1[2]~6_combout  = (\u_BUS|WDATA_S1[0]~21_combout  & ((\Master_0|atconv|WideOr6~0_combout  & (\Master_0|atconv|Add10~4_combout )) # (!\Master_0|atconv|WideOr6~0_combout  & ((\Master_0|atconv|acc [6])))))

	.dataa(\Master_0|atconv|Add10~4_combout ),
	.datab(\Master_0|atconv|WideOr6~0_combout ),
	.datac(\u_BUS|WDATA_S1[0]~21_combout ),
	.datad(\Master_0|atconv|acc [6]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[2]~6 .lut_mask = 16'hB080;
defparam \u_BUS|WDATA_S1[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \Master_0|atconv|Add10~6 (
// Equation(s):
// \Master_0|atconv|Add10~6_combout  = (\Master_0|atconv|acc [7] & (!\Master_0|atconv|Add10~5 )) # (!\Master_0|atconv|acc [7] & ((\Master_0|atconv|Add10~5 ) # (GND)))
// \Master_0|atconv|Add10~7  = CARRY((!\Master_0|atconv|Add10~5 ) # (!\Master_0|atconv|acc [7]))

	.dataa(\Master_0|atconv|acc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add10~5 ),
	.combout(\Master_0|atconv|Add10~6_combout ),
	.cout(\Master_0|atconv|Add10~7 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~6 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \u_BUS|WDATA_S1[3]~7 (
// Equation(s):
// \u_BUS|WDATA_S1[3]~7_combout  = (\u_BUS|WDATA_S1[0]~21_combout  & ((\Master_0|atconv|WideOr6~0_combout  & (\Master_0|atconv|Add10~6_combout )) # (!\Master_0|atconv|WideOr6~0_combout  & ((\Master_0|atconv|acc [7])))))

	.dataa(\u_BUS|WDATA_S1[0]~21_combout ),
	.datab(\Master_0|atconv|WideOr6~0_combout ),
	.datac(\Master_0|atconv|Add10~6_combout ),
	.datad(\Master_0|atconv|acc [7]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[3]~7 .lut_mask = 16'hA280;
defparam \u_BUS|WDATA_S1[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[0][2]~2 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[0][2]~2_combout  = (\rst~input_o ) # ((!\Master_0|atconv|maxpool_counter [1] & (!\Master_0|atconv|maxpool_counter [0] & \Master_0|atconv|cur_state.READ_L0~q )))

	.dataa(\Master_0|atconv|maxpool_counter [1]),
	.datab(\Master_0|atconv|maxpool_counter [0]),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][2]~2 .lut_mask = 16'hFF10;
defparam \Master_0|atconv|maxpool_buffer[0][2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N23
dffeas \Master_0|atconv|maxpool_buffer[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][15] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N16
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[1][15]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[1][15]~feeder_combout  = \Master_0|atconv|maxpool_buffer~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][15]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|atconv|maxpool_buffer[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[1][10]~3 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[1][10]~3_combout  = (\rst~input_o ) # ((!\Master_0|atconv|maxpool_counter [1] & (\Master_0|atconv|maxpool_counter [0] & \Master_0|atconv|cur_state.READ_L0~q )))

	.dataa(\Master_0|atconv|maxpool_counter [1]),
	.datab(\Master_0|atconv|maxpool_counter [0]),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][10]~3 .lut_mask = 16'hFF40;
defparam \Master_0|atconv|maxpool_buffer[1][10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N17
dffeas \Master_0|atconv|maxpool_buffer[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][15] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N4
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[1][14]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[1][14]~feeder_combout  = \Master_0|atconv|maxpool_buffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|maxpool_buffer~7_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][14]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|atconv|maxpool_buffer[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N5
dffeas \Master_0|atconv|maxpool_buffer[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][14] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N11
dffeas \Master_0|atconv|maxpool_buffer[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][14] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N7
dffeas \Master_0|atconv|maxpool_buffer[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][13] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N28
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[1][13]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[1][13]~feeder_combout  = \Master_0|atconv|maxpool_buffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][13]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|atconv|maxpool_buffer[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N29
dffeas \Master_0|atconv|maxpool_buffer[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][13] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N31
dffeas \Master_0|atconv|maxpool_buffer[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][12] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N12
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[1][12]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[1][12]~feeder_combout  = \Master_0|atconv|maxpool_buffer~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][12]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|atconv|maxpool_buffer[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N13
dffeas \Master_0|atconv|maxpool_buffer[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][12] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N23
dffeas \Master_0|atconv|maxpool_buffer[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][11] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[1][11]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[1][11]~feeder_combout  = \Master_0|atconv|maxpool_buffer~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][11]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|atconv|maxpool_buffer[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \Master_0|atconv|maxpool_buffer[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][11] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N15
dffeas \Master_0|atconv|maxpool_buffer[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][10] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[1][10]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[1][10]~feeder_combout  = \Master_0|atconv|maxpool_buffer~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][10]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|atconv|maxpool_buffer[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \Master_0|atconv|maxpool_buffer[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][10] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N24
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[1][9]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[1][9]~feeder_combout  = \Master_0|atconv|maxpool_buffer~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][9]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|atconv|maxpool_buffer[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N25
dffeas \Master_0|atconv|maxpool_buffer[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][9] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N15
dffeas \Master_0|atconv|maxpool_buffer[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][9] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N31
dffeas \Master_0|atconv|maxpool_buffer[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][8] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[1][8]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[1][8]~feeder_combout  = \Master_0|atconv|maxpool_buffer~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][8]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|atconv|maxpool_buffer[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \Master_0|atconv|maxpool_buffer[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][8] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[1][7]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[1][7]~feeder_combout  = \Master_0|atconv|maxpool_buffer~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][7]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|atconv|maxpool_buffer[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N17
dffeas \Master_0|atconv|maxpool_buffer[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][7] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N3
dffeas \Master_0|atconv|maxpool_buffer[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][7] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N9
dffeas \Master_0|atconv|maxpool_buffer[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][6] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N31
dffeas \Master_0|atconv|maxpool_buffer[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][6] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \Master_0|atconv|maxpool_buffer[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][5] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[1][5]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[1][5]~feeder_combout  = \Master_0|atconv|maxpool_buffer~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][5]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|atconv|maxpool_buffer[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N9
dffeas \Master_0|atconv|maxpool_buffer[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][5] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N19
dffeas \Master_0|atconv|maxpool_buffer[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][4] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N9
dffeas \Master_0|atconv|maxpool_buffer[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][4] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N15
dffeas \Master_0|atconv|maxpool_buffer[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][3] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[1][3]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[1][3]~feeder_combout  = \Master_0|atconv|maxpool_buffer~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][3]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|atconv|maxpool_buffer[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N5
dffeas \Master_0|atconv|maxpool_buffer[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][3] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \Master_0|atconv|maxpool_buffer[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][2] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[1][2]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[1][2]~feeder_combout  = \Master_0|atconv|maxpool_buffer~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][2]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|atconv|maxpool_buffer[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N29
dffeas \Master_0|atconv|maxpool_buffer[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][2] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N27
dffeas \Master_0|atconv|maxpool_buffer[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][1] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N1
dffeas \Master_0|atconv|maxpool_buffer[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][1] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[1][0]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[1][0]~feeder_combout  = \Master_0|atconv|maxpool_buffer~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][0]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|atconv|maxpool_buffer[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N13
dffeas \Master_0|atconv|maxpool_buffer[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[1][10]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[1][0] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N19
dffeas \Master_0|atconv|maxpool_buffer[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[0][0] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \Master_0|atconv|LessThan6~1 (
// Equation(s):
// \Master_0|atconv|LessThan6~1_cout  = CARRY((!\Master_0|atconv|maxpool_buffer[1][0]~q  & \Master_0|atconv|maxpool_buffer[0][0]~q ))

	.dataa(\Master_0|atconv|maxpool_buffer[1][0]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[0][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~1_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~1 .lut_mask = 16'h0044;
defparam \Master_0|atconv|LessThan6~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \Master_0|atconv|LessThan6~3 (
// Equation(s):
// \Master_0|atconv|LessThan6~3_cout  = CARRY((\Master_0|atconv|maxpool_buffer[0][1]~q  & (\Master_0|atconv|maxpool_buffer[1][1]~q  & !\Master_0|atconv|LessThan6~1_cout )) # (!\Master_0|atconv|maxpool_buffer[0][1]~q  & 
// ((\Master_0|atconv|maxpool_buffer[1][1]~q ) # (!\Master_0|atconv|LessThan6~1_cout ))))

	.dataa(\Master_0|atconv|maxpool_buffer[0][1]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan6~1_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~3_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~3 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \Master_0|atconv|LessThan6~5 (
// Equation(s):
// \Master_0|atconv|LessThan6~5_cout  = CARRY((\Master_0|atconv|maxpool_buffer[0][2]~q  & ((!\Master_0|atconv|LessThan6~3_cout ) # (!\Master_0|atconv|maxpool_buffer[1][2]~q ))) # (!\Master_0|atconv|maxpool_buffer[0][2]~q  & 
// (!\Master_0|atconv|maxpool_buffer[1][2]~q  & !\Master_0|atconv|LessThan6~3_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[0][2]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan6~3_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~5_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~5 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \Master_0|atconv|LessThan6~7 (
// Equation(s):
// \Master_0|atconv|LessThan6~7_cout  = CARRY((\Master_0|atconv|maxpool_buffer[0][3]~q  & (\Master_0|atconv|maxpool_buffer[1][3]~q  & !\Master_0|atconv|LessThan6~5_cout )) # (!\Master_0|atconv|maxpool_buffer[0][3]~q  & 
// ((\Master_0|atconv|maxpool_buffer[1][3]~q ) # (!\Master_0|atconv|LessThan6~5_cout ))))

	.dataa(\Master_0|atconv|maxpool_buffer[0][3]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan6~5_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~7_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~7 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \Master_0|atconv|LessThan6~9 (
// Equation(s):
// \Master_0|atconv|LessThan6~9_cout  = CARRY((\Master_0|atconv|maxpool_buffer[1][4]~q  & (\Master_0|atconv|maxpool_buffer[0][4]~q  & !\Master_0|atconv|LessThan6~7_cout )) # (!\Master_0|atconv|maxpool_buffer[1][4]~q  & 
// ((\Master_0|atconv|maxpool_buffer[0][4]~q ) # (!\Master_0|atconv|LessThan6~7_cout ))))

	.dataa(\Master_0|atconv|maxpool_buffer[1][4]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[0][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan6~7_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~9_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~9 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneive_lcell_comb \Master_0|atconv|LessThan6~11 (
// Equation(s):
// \Master_0|atconv|LessThan6~11_cout  = CARRY((\Master_0|atconv|maxpool_buffer[0][5]~q  & (\Master_0|atconv|maxpool_buffer[1][5]~q  & !\Master_0|atconv|LessThan6~9_cout )) # (!\Master_0|atconv|maxpool_buffer[0][5]~q  & 
// ((\Master_0|atconv|maxpool_buffer[1][5]~q ) # (!\Master_0|atconv|LessThan6~9_cout ))))

	.dataa(\Master_0|atconv|maxpool_buffer[0][5]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan6~9_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~11_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~11 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \Master_0|atconv|LessThan6~13 (
// Equation(s):
// \Master_0|atconv|LessThan6~13_cout  = CARRY((\Master_0|atconv|maxpool_buffer[1][6]~q  & (\Master_0|atconv|maxpool_buffer[0][6]~q  & !\Master_0|atconv|LessThan6~11_cout )) # (!\Master_0|atconv|maxpool_buffer[1][6]~q  & 
// ((\Master_0|atconv|maxpool_buffer[0][6]~q ) # (!\Master_0|atconv|LessThan6~11_cout ))))

	.dataa(\Master_0|atconv|maxpool_buffer[1][6]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[0][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan6~11_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~13_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~13 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneive_lcell_comb \Master_0|atconv|LessThan6~15 (
// Equation(s):
// \Master_0|atconv|LessThan6~15_cout  = CARRY((\Master_0|atconv|maxpool_buffer[1][7]~q  & ((!\Master_0|atconv|LessThan6~13_cout ) # (!\Master_0|atconv|maxpool_buffer[0][7]~q ))) # (!\Master_0|atconv|maxpool_buffer[1][7]~q  & 
// (!\Master_0|atconv|maxpool_buffer[0][7]~q  & !\Master_0|atconv|LessThan6~13_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[1][7]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[0][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan6~13_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~15_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~15 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \Master_0|atconv|LessThan6~17 (
// Equation(s):
// \Master_0|atconv|LessThan6~17_cout  = CARRY((\Master_0|atconv|maxpool_buffer[0][8]~q  & ((!\Master_0|atconv|LessThan6~15_cout ) # (!\Master_0|atconv|maxpool_buffer[1][8]~q ))) # (!\Master_0|atconv|maxpool_buffer[0][8]~q  & 
// (!\Master_0|atconv|maxpool_buffer[1][8]~q  & !\Master_0|atconv|LessThan6~15_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[0][8]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[1][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan6~15_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~17_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~17 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \Master_0|atconv|LessThan6~19 (
// Equation(s):
// \Master_0|atconv|LessThan6~19_cout  = CARRY((\Master_0|atconv|maxpool_buffer[1][9]~q  & ((!\Master_0|atconv|LessThan6~17_cout ) # (!\Master_0|atconv|maxpool_buffer[0][9]~q ))) # (!\Master_0|atconv|maxpool_buffer[1][9]~q  & 
// (!\Master_0|atconv|maxpool_buffer[0][9]~q  & !\Master_0|atconv|LessThan6~17_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[1][9]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[0][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan6~17_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~19_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~19 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan6~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \Master_0|atconv|LessThan6~21 (
// Equation(s):
// \Master_0|atconv|LessThan6~21_cout  = CARRY((\Master_0|atconv|maxpool_buffer[0][10]~q  & ((!\Master_0|atconv|LessThan6~19_cout ) # (!\Master_0|atconv|maxpool_buffer[1][10]~q ))) # (!\Master_0|atconv|maxpool_buffer[0][10]~q  & 
// (!\Master_0|atconv|maxpool_buffer[1][10]~q  & !\Master_0|atconv|LessThan6~19_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[0][10]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[1][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan6~19_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~21_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~21 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan6~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \Master_0|atconv|LessThan6~23 (
// Equation(s):
// \Master_0|atconv|LessThan6~23_cout  = CARRY((\Master_0|atconv|maxpool_buffer[0][11]~q  & (\Master_0|atconv|maxpool_buffer[1][11]~q  & !\Master_0|atconv|LessThan6~21_cout )) # (!\Master_0|atconv|maxpool_buffer[0][11]~q  & 
// ((\Master_0|atconv|maxpool_buffer[1][11]~q ) # (!\Master_0|atconv|LessThan6~21_cout ))))

	.dataa(\Master_0|atconv|maxpool_buffer[0][11]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[1][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan6~21_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~23_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~23 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan6~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneive_lcell_comb \Master_0|atconv|LessThan6~25 (
// Equation(s):
// \Master_0|atconv|LessThan6~25_cout  = CARRY((\Master_0|atconv|maxpool_buffer[0][12]~q  & ((!\Master_0|atconv|LessThan6~23_cout ) # (!\Master_0|atconv|maxpool_buffer[1][12]~q ))) # (!\Master_0|atconv|maxpool_buffer[0][12]~q  & 
// (!\Master_0|atconv|maxpool_buffer[1][12]~q  & !\Master_0|atconv|LessThan6~23_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[0][12]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[1][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan6~23_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~25_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~25 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan6~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \Master_0|atconv|LessThan6~27 (
// Equation(s):
// \Master_0|atconv|LessThan6~27_cout  = CARRY((\Master_0|atconv|maxpool_buffer[0][13]~q  & (\Master_0|atconv|maxpool_buffer[1][13]~q  & !\Master_0|atconv|LessThan6~25_cout )) # (!\Master_0|atconv|maxpool_buffer[0][13]~q  & 
// ((\Master_0|atconv|maxpool_buffer[1][13]~q ) # (!\Master_0|atconv|LessThan6~25_cout ))))

	.dataa(\Master_0|atconv|maxpool_buffer[0][13]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[1][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan6~25_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~27_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~27 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan6~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \Master_0|atconv|LessThan6~29 (
// Equation(s):
// \Master_0|atconv|LessThan6~29_cout  = CARRY((\Master_0|atconv|maxpool_buffer[1][14]~q  & (\Master_0|atconv|maxpool_buffer[0][14]~q  & !\Master_0|atconv|LessThan6~27_cout )) # (!\Master_0|atconv|maxpool_buffer[1][14]~q  & 
// ((\Master_0|atconv|maxpool_buffer[0][14]~q ) # (!\Master_0|atconv|LessThan6~27_cout ))))

	.dataa(\Master_0|atconv|maxpool_buffer[1][14]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[0][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan6~27_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan6~29_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~29 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan6~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \Master_0|atconv|LessThan6~30 (
// Equation(s):
// \Master_0|atconv|LessThan6~30_combout  = (\Master_0|atconv|maxpool_buffer[0][15]~q  & ((\Master_0|atconv|LessThan6~29_cout ) # (!\Master_0|atconv|maxpool_buffer[1][15]~q ))) # (!\Master_0|atconv|maxpool_buffer[0][15]~q  & 
// (\Master_0|atconv|LessThan6~29_cout  & !\Master_0|atconv|maxpool_buffer[1][15]~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|maxpool_buffer[0][15]~q ),
	.datac(gnd),
	.datad(\Master_0|atconv|maxpool_buffer[1][15]~q ),
	.cin(\Master_0|atconv|LessThan6~29_cout ),
	.combout(\Master_0|atconv|LessThan6~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|LessThan6~30 .lut_mask = 16'hC0FC;
defparam \Master_0|atconv|LessThan6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_lcell_comb \Master_0|atconv|max1[0]~15 (
// Equation(s):
// \Master_0|atconv|max1[0]~15_combout  = (\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[0][0]~q ))) # (!\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[1][0]~q ))

	.dataa(\Master_0|atconv|maxpool_buffer[1][0]~q ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[0][0]~q ),
	.datad(\Master_0|atconv|LessThan6~30_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[0]~15 .lut_mask = 16'hF0AA;
defparam \Master_0|atconv|max1[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \Master_0|atconv|Equal7~11 (
// Equation(s):
// \Master_0|atconv|Equal7~11_combout  = (!\Master_0|atconv|max1[0]~15_combout  & ((\Master_0|atconv|LessThan6~30_combout  & (!\Master_0|atconv|maxpool_buffer[0][1]~q )) # (!\Master_0|atconv|LessThan6~30_combout  & ((!\Master_0|atconv|maxpool_buffer[1][1]~q 
// )))))

	.dataa(\Master_0|atconv|LessThan6~30_combout ),
	.datab(\Master_0|atconv|max1[0]~15_combout ),
	.datac(\Master_0|atconv|maxpool_buffer[0][1]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[1][1]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|Equal7~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Equal7~11 .lut_mask = 16'h0213;
defparam \Master_0|atconv|Equal7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[2][9]~34 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[2][9]~34_combout  = (\rst~input_o ) # ((\Master_0|atconv|maxpool_counter [1] & (!\Master_0|atconv|maxpool_counter [0] & \Master_0|atconv|cur_state.READ_L0~q )))

	.dataa(\Master_0|atconv|maxpool_counter [1]),
	.datab(\Master_0|atconv|maxpool_counter [0]),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][9]~34 .lut_mask = 16'hFF20;
defparam \Master_0|atconv|maxpool_buffer[2][9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N31
dffeas \Master_0|atconv|maxpool_buffer[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][15] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[3][0]~35 (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[3][0]~35_combout  = (\rst~input_o ) # ((\Master_0|atconv|maxpool_counter [1] & (\Master_0|atconv|maxpool_counter [0] & \Master_0|atconv|cur_state.READ_L0~q )))

	.dataa(\Master_0|atconv|maxpool_counter [1]),
	.datab(\Master_0|atconv|maxpool_counter [0]),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][0]~35 .lut_mask = 16'hFF80;
defparam \Master_0|atconv|maxpool_buffer[3][0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \Master_0|atconv|maxpool_buffer[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][15] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N20
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[2][14]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[2][14]~feeder_combout  = \Master_0|atconv|maxpool_buffer~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][14]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|atconv|maxpool_buffer[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N21
dffeas \Master_0|atconv|maxpool_buffer[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][14] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N15
dffeas \Master_0|atconv|maxpool_buffer[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][14] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N23
dffeas \Master_0|atconv|maxpool_buffer[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][13] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cycloneive_lcell_comb \Master_0|atconv|maxpool_buffer[2][13]~feeder (
// Equation(s):
// \Master_0|atconv|maxpool_buffer[2][13]~feeder_combout  = \Master_0|atconv|maxpool_buffer~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|maxpool_buffer[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][13]~feeder .lut_mask = 16'hF0F0;
defparam \Master_0|atconv|maxpool_buffer[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N9
dffeas \Master_0|atconv|maxpool_buffer[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][13] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N17
dffeas \Master_0|atconv|maxpool_buffer[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][12] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N31
dffeas \Master_0|atconv|maxpool_buffer[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][12] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N5
dffeas \Master_0|atconv|maxpool_buffer[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][11] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N15
dffeas \Master_0|atconv|maxpool_buffer[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][11] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N21
dffeas \Master_0|atconv|maxpool_buffer[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][10] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N19
dffeas \Master_0|atconv|maxpool_buffer[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][10] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N13
dffeas \Master_0|atconv|maxpool_buffer[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][9] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N23
dffeas \Master_0|atconv|maxpool_buffer[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][9] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N27
dffeas \Master_0|atconv|maxpool_buffer[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][8] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N29
dffeas \Master_0|atconv|maxpool_buffer[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][8] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N27
dffeas \Master_0|atconv|maxpool_buffer[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][7] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N21
dffeas \Master_0|atconv|maxpool_buffer[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][7] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N3
dffeas \Master_0|atconv|maxpool_buffer[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][6] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N25
dffeas \Master_0|atconv|maxpool_buffer[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][6] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N11
dffeas \Master_0|atconv|maxpool_buffer[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][5] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N9
dffeas \Master_0|atconv|maxpool_buffer[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][5] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N11
dffeas \Master_0|atconv|maxpool_buffer[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][4] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N1
dffeas \Master_0|atconv|maxpool_buffer[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][4] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \Master_0|atconv|maxpool_buffer[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][3] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \Master_0|atconv|maxpool_buffer[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][3] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N23
dffeas \Master_0|atconv|maxpool_buffer[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][2] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N29
dffeas \Master_0|atconv|maxpool_buffer[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][2] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \Master_0|atconv|maxpool_buffer[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][1] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N7
dffeas \Master_0|atconv|maxpool_buffer[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][1] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N13
dffeas \Master_0|atconv|maxpool_buffer[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|atconv|maxpool_buffer~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|atconv|maxpool_buffer[3][0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[3][0] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N31
dffeas \Master_0|atconv|maxpool_buffer[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|atconv|maxpool_buffer~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|atconv|maxpool_buffer[2][9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|atconv|maxpool_buffer[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|atconv|maxpool_buffer[2][0] .is_wysiwyg = "true";
defparam \Master_0|atconv|maxpool_buffer[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \Master_0|atconv|LessThan7~1 (
// Equation(s):
// \Master_0|atconv|LessThan7~1_cout  = CARRY((!\Master_0|atconv|maxpool_buffer[3][0]~q  & \Master_0|atconv|maxpool_buffer[2][0]~q ))

	.dataa(\Master_0|atconv|maxpool_buffer[3][0]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[2][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~1_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~1 .lut_mask = 16'h0044;
defparam \Master_0|atconv|LessThan7~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \Master_0|atconv|LessThan7~3 (
// Equation(s):
// \Master_0|atconv|LessThan7~3_cout  = CARRY((\Master_0|atconv|maxpool_buffer[3][1]~q  & ((!\Master_0|atconv|LessThan7~1_cout ) # (!\Master_0|atconv|maxpool_buffer[2][1]~q ))) # (!\Master_0|atconv|maxpool_buffer[3][1]~q  & 
// (!\Master_0|atconv|maxpool_buffer[2][1]~q  & !\Master_0|atconv|LessThan7~1_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[3][1]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[2][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan7~1_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~3_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~3 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \Master_0|atconv|LessThan7~5 (
// Equation(s):
// \Master_0|atconv|LessThan7~5_cout  = CARRY((\Master_0|atconv|maxpool_buffer[2][2]~q  & ((!\Master_0|atconv|LessThan7~3_cout ) # (!\Master_0|atconv|maxpool_buffer[3][2]~q ))) # (!\Master_0|atconv|maxpool_buffer[2][2]~q  & 
// (!\Master_0|atconv|maxpool_buffer[3][2]~q  & !\Master_0|atconv|LessThan7~3_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[2][2]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[3][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan7~3_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~5_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~5 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan7~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \Master_0|atconv|LessThan7~7 (
// Equation(s):
// \Master_0|atconv|LessThan7~7_cout  = CARRY((\Master_0|atconv|maxpool_buffer[3][3]~q  & ((!\Master_0|atconv|LessThan7~5_cout ) # (!\Master_0|atconv|maxpool_buffer[2][3]~q ))) # (!\Master_0|atconv|maxpool_buffer[3][3]~q  & 
// (!\Master_0|atconv|maxpool_buffer[2][3]~q  & !\Master_0|atconv|LessThan7~5_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[3][3]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[2][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan7~5_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~7_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~7 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \Master_0|atconv|LessThan7~9 (
// Equation(s):
// \Master_0|atconv|LessThan7~9_cout  = CARRY((\Master_0|atconv|maxpool_buffer[3][4]~q  & (\Master_0|atconv|maxpool_buffer[2][4]~q  & !\Master_0|atconv|LessThan7~7_cout )) # (!\Master_0|atconv|maxpool_buffer[3][4]~q  & 
// ((\Master_0|atconv|maxpool_buffer[2][4]~q ) # (!\Master_0|atconv|LessThan7~7_cout ))))

	.dataa(\Master_0|atconv|maxpool_buffer[3][4]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[2][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan7~7_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~9_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~9 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \Master_0|atconv|LessThan7~11 (
// Equation(s):
// \Master_0|atconv|LessThan7~11_cout  = CARRY((\Master_0|atconv|maxpool_buffer[2][5]~q  & (\Master_0|atconv|maxpool_buffer[3][5]~q  & !\Master_0|atconv|LessThan7~9_cout )) # (!\Master_0|atconv|maxpool_buffer[2][5]~q  & 
// ((\Master_0|atconv|maxpool_buffer[3][5]~q ) # (!\Master_0|atconv|LessThan7~9_cout ))))

	.dataa(\Master_0|atconv|maxpool_buffer[2][5]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[3][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan7~9_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~11_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~11 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \Master_0|atconv|LessThan7~13 (
// Equation(s):
// \Master_0|atconv|LessThan7~13_cout  = CARRY((\Master_0|atconv|maxpool_buffer[2][6]~q  & ((!\Master_0|atconv|LessThan7~11_cout ) # (!\Master_0|atconv|maxpool_buffer[3][6]~q ))) # (!\Master_0|atconv|maxpool_buffer[2][6]~q  & 
// (!\Master_0|atconv|maxpool_buffer[3][6]~q  & !\Master_0|atconv|LessThan7~11_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[2][6]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[3][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan7~11_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~13_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~13 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan7~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \Master_0|atconv|LessThan7~15 (
// Equation(s):
// \Master_0|atconv|LessThan7~15_cout  = CARRY((\Master_0|atconv|maxpool_buffer[2][7]~q  & (\Master_0|atconv|maxpool_buffer[3][7]~q  & !\Master_0|atconv|LessThan7~13_cout )) # (!\Master_0|atconv|maxpool_buffer[2][7]~q  & 
// ((\Master_0|atconv|maxpool_buffer[3][7]~q ) # (!\Master_0|atconv|LessThan7~13_cout ))))

	.dataa(\Master_0|atconv|maxpool_buffer[2][7]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[3][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan7~13_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~15_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~15 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan7~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \Master_0|atconv|LessThan7~17 (
// Equation(s):
// \Master_0|atconv|LessThan7~17_cout  = CARRY((\Master_0|atconv|maxpool_buffer[2][8]~q  & ((!\Master_0|atconv|LessThan7~15_cout ) # (!\Master_0|atconv|maxpool_buffer[3][8]~q ))) # (!\Master_0|atconv|maxpool_buffer[2][8]~q  & 
// (!\Master_0|atconv|maxpool_buffer[3][8]~q  & !\Master_0|atconv|LessThan7~15_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[2][8]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[3][8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan7~15_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~17_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~17 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan7~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \Master_0|atconv|LessThan7~19 (
// Equation(s):
// \Master_0|atconv|LessThan7~19_cout  = CARRY((\Master_0|atconv|maxpool_buffer[3][9]~q  & ((!\Master_0|atconv|LessThan7~17_cout ) # (!\Master_0|atconv|maxpool_buffer[2][9]~q ))) # (!\Master_0|atconv|maxpool_buffer[3][9]~q  & 
// (!\Master_0|atconv|maxpool_buffer[2][9]~q  & !\Master_0|atconv|LessThan7~17_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[3][9]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[2][9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan7~17_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~19_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~19 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan7~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \Master_0|atconv|LessThan7~21 (
// Equation(s):
// \Master_0|atconv|LessThan7~21_cout  = CARRY((\Master_0|atconv|maxpool_buffer[3][10]~q  & (\Master_0|atconv|maxpool_buffer[2][10]~q  & !\Master_0|atconv|LessThan7~19_cout )) # (!\Master_0|atconv|maxpool_buffer[3][10]~q  & 
// ((\Master_0|atconv|maxpool_buffer[2][10]~q ) # (!\Master_0|atconv|LessThan7~19_cout ))))

	.dataa(\Master_0|atconv|maxpool_buffer[3][10]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[2][10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan7~19_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~21_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~21 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan7~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \Master_0|atconv|LessThan7~23 (
// Equation(s):
// \Master_0|atconv|LessThan7~23_cout  = CARRY((\Master_0|atconv|maxpool_buffer[3][11]~q  & ((!\Master_0|atconv|LessThan7~21_cout ) # (!\Master_0|atconv|maxpool_buffer[2][11]~q ))) # (!\Master_0|atconv|maxpool_buffer[3][11]~q  & 
// (!\Master_0|atconv|maxpool_buffer[2][11]~q  & !\Master_0|atconv|LessThan7~21_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[3][11]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[2][11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan7~21_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~23_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~23 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan7~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \Master_0|atconv|LessThan7~25 (
// Equation(s):
// \Master_0|atconv|LessThan7~25_cout  = CARRY((\Master_0|atconv|maxpool_buffer[2][12]~q  & ((!\Master_0|atconv|LessThan7~23_cout ) # (!\Master_0|atconv|maxpool_buffer[3][12]~q ))) # (!\Master_0|atconv|maxpool_buffer[2][12]~q  & 
// (!\Master_0|atconv|maxpool_buffer[3][12]~q  & !\Master_0|atconv|LessThan7~23_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[2][12]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[3][12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan7~23_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~25_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~25 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan7~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \Master_0|atconv|LessThan7~27 (
// Equation(s):
// \Master_0|atconv|LessThan7~27_cout  = CARRY((\Master_0|atconv|maxpool_buffer[3][13]~q  & ((!\Master_0|atconv|LessThan7~25_cout ) # (!\Master_0|atconv|maxpool_buffer[2][13]~q ))) # (!\Master_0|atconv|maxpool_buffer[3][13]~q  & 
// (!\Master_0|atconv|maxpool_buffer[2][13]~q  & !\Master_0|atconv|LessThan7~25_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[3][13]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[2][13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan7~25_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~27_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~27 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan7~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \Master_0|atconv|LessThan7~29 (
// Equation(s):
// \Master_0|atconv|LessThan7~29_cout  = CARRY((\Master_0|atconv|maxpool_buffer[2][14]~q  & ((!\Master_0|atconv|LessThan7~27_cout ) # (!\Master_0|atconv|maxpool_buffer[3][14]~q ))) # (!\Master_0|atconv|maxpool_buffer[2][14]~q  & 
// (!\Master_0|atconv|maxpool_buffer[3][14]~q  & !\Master_0|atconv|LessThan7~27_cout )))

	.dataa(\Master_0|atconv|maxpool_buffer[2][14]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[3][14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan7~27_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan7~29_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~29 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan7~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \Master_0|atconv|LessThan7~30 (
// Equation(s):
// \Master_0|atconv|LessThan7~30_combout  = (\Master_0|atconv|maxpool_buffer[2][15]~q  & ((\Master_0|atconv|LessThan7~29_cout ) # (!\Master_0|atconv|maxpool_buffer[3][15]~q ))) # (!\Master_0|atconv|maxpool_buffer[2][15]~q  & 
// (!\Master_0|atconv|maxpool_buffer[3][15]~q  & \Master_0|atconv|LessThan7~29_cout ))

	.dataa(\Master_0|atconv|maxpool_buffer[2][15]~q ),
	.datab(\Master_0|atconv|maxpool_buffer[3][15]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|atconv|LessThan7~29_cout ),
	.combout(\Master_0|atconv|LessThan7~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|LessThan7~30 .lut_mask = 16'hB2B2;
defparam \Master_0|atconv|LessThan7~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_lcell_comb \Master_0|atconv|max2[15]~1 (
// Equation(s):
// \Master_0|atconv|max2[15]~1_combout  = (\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[2][15]~q ))) # (!\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[3][15]~q ))

	.dataa(\Master_0|atconv|LessThan7~30_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[3][15]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[2][15]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[15]~1 .lut_mask = 16'hFA50;
defparam \Master_0|atconv|max2[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N22
cycloneive_lcell_comb \Master_0|atconv|max1[15]~1 (
// Equation(s):
// \Master_0|atconv|max1[15]~1_combout  = (\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[0][15]~q )) # (!\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[1][15]~q )))

	.dataa(gnd),
	.datab(\Master_0|atconv|LessThan6~30_combout ),
	.datac(\Master_0|atconv|maxpool_buffer[0][15]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[1][15]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[15]~1 .lut_mask = 16'hF3C0;
defparam \Master_0|atconv|max1[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N10
cycloneive_lcell_comb \Master_0|atconv|max1[14]~2 (
// Equation(s):
// \Master_0|atconv|max1[14]~2_combout  = (\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[0][14]~q )) # (!\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[1][14]~q )))

	.dataa(gnd),
	.datab(\Master_0|atconv|LessThan6~30_combout ),
	.datac(\Master_0|atconv|maxpool_buffer[0][14]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[1][14]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[14]~2 .lut_mask = 16'hF3C0;
defparam \Master_0|atconv|max1[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N14
cycloneive_lcell_comb \Master_0|atconv|max2[14]~2 (
// Equation(s):
// \Master_0|atconv|max2[14]~2_combout  = (\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[2][14]~q ))) # (!\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[3][14]~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|LessThan7~30_combout ),
	.datac(\Master_0|atconv|maxpool_buffer[3][14]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[2][14]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[14]~2 .lut_mask = 16'hFC30;
defparam \Master_0|atconv|max2[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N6
cycloneive_lcell_comb \Master_0|atconv|max1[13]~3 (
// Equation(s):
// \Master_0|atconv|max1[13]~3_combout  = (\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[0][13]~q )) # (!\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[1][13]~q )))

	.dataa(gnd),
	.datab(\Master_0|atconv|LessThan6~30_combout ),
	.datac(\Master_0|atconv|maxpool_buffer[0][13]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[1][13]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[13]~3 .lut_mask = 16'hF3C0;
defparam \Master_0|atconv|max1[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N22
cycloneive_lcell_comb \Master_0|atconv|max2[13]~3 (
// Equation(s):
// \Master_0|atconv|max2[13]~3_combout  = (\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[2][13]~q ))) # (!\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[3][13]~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|LessThan7~30_combout ),
	.datac(\Master_0|atconv|maxpool_buffer[3][13]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[2][13]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[13]~3 .lut_mask = 16'hFC30;
defparam \Master_0|atconv|max2[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N30
cycloneive_lcell_comb \Master_0|atconv|max1[12]~4 (
// Equation(s):
// \Master_0|atconv|max1[12]~4_combout  = (\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[0][12]~q )) # (!\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[1][12]~q )))

	.dataa(gnd),
	.datab(\Master_0|atconv|LessThan6~30_combout ),
	.datac(\Master_0|atconv|maxpool_buffer[0][12]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[1][12]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[12]~4 .lut_mask = 16'hF3C0;
defparam \Master_0|atconv|max1[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N30
cycloneive_lcell_comb \Master_0|atconv|max2[12]~4 (
// Equation(s):
// \Master_0|atconv|max2[12]~4_combout  = (\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[2][12]~q ))) # (!\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[3][12]~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|LessThan7~30_combout ),
	.datac(\Master_0|atconv|maxpool_buffer[3][12]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[2][12]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[12]~4 .lut_mask = 16'hFC30;
defparam \Master_0|atconv|max2[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_lcell_comb \Master_0|atconv|max2[11]~5 (
// Equation(s):
// \Master_0|atconv|max2[11]~5_combout  = (\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[2][11]~q )) # (!\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[3][11]~q )))

	.dataa(\Master_0|atconv|LessThan7~30_combout ),
	.datab(\Master_0|atconv|maxpool_buffer[2][11]~q ),
	.datac(\Master_0|atconv|maxpool_buffer[3][11]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[11]~5 .lut_mask = 16'hD8D8;
defparam \Master_0|atconv|max2[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneive_lcell_comb \Master_0|atconv|max1[11]~5 (
// Equation(s):
// \Master_0|atconv|max1[11]~5_combout  = (\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[0][11]~q )) # (!\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[1][11]~q )))

	.dataa(\Master_0|atconv|LessThan6~30_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[0][11]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[1][11]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[11]~5 .lut_mask = 16'hF5A0;
defparam \Master_0|atconv|max1[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_lcell_comb \Master_0|atconv|max2[10]~6 (
// Equation(s):
// \Master_0|atconv|max2[10]~6_combout  = (\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[2][10]~q ))) # (!\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[3][10]~q ))

	.dataa(\Master_0|atconv|LessThan7~30_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[3][10]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[2][10]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[10]~6 .lut_mask = 16'hFA50;
defparam \Master_0|atconv|max2[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \Master_0|atconv|max1[10]~6 (
// Equation(s):
// \Master_0|atconv|max1[10]~6_combout  = (\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[0][10]~q )) # (!\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[1][10]~q )))

	.dataa(\Master_0|atconv|LessThan6~30_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[0][10]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[1][10]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[10]~6 .lut_mask = 16'hF5A0;
defparam \Master_0|atconv|max1[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N14
cycloneive_lcell_comb \Master_0|atconv|max1[9]~7 (
// Equation(s):
// \Master_0|atconv|max1[9]~7_combout  = (\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[0][9]~q ))) # (!\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[1][9]~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|maxpool_buffer[1][9]~q ),
	.datac(\Master_0|atconv|maxpool_buffer[0][9]~q ),
	.datad(\Master_0|atconv|LessThan6~30_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[9]~7 .lut_mask = 16'hF0CC;
defparam \Master_0|atconv|max1[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneive_lcell_comb \Master_0|atconv|max2[9]~7 (
// Equation(s):
// \Master_0|atconv|max2[9]~7_combout  = (\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[2][9]~q ))) # (!\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[3][9]~q ))

	.dataa(\Master_0|atconv|LessThan7~30_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[3][9]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[2][9]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[9]~7 .lut_mask = 16'hFA50;
defparam \Master_0|atconv|max2[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \Master_0|atconv|max1[8]~8 (
// Equation(s):
// \Master_0|atconv|max1[8]~8_combout  = (\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[0][8]~q )) # (!\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[1][8]~q )))

	.dataa(\Master_0|atconv|LessThan6~30_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[0][8]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[1][8]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[8]~8 .lut_mask = 16'hF5A0;
defparam \Master_0|atconv|max1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \Master_0|atconv|max2[8]~8 (
// Equation(s):
// \Master_0|atconv|max2[8]~8_combout  = (\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[2][8]~q ))) # (!\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[3][8]~q ))

	.dataa(\Master_0|atconv|LessThan7~30_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[3][8]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[2][8]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[8]~8 .lut_mask = 16'hFA50;
defparam \Master_0|atconv|max2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \Master_0|atconv|max1[7]~9 (
// Equation(s):
// \Master_0|atconv|max1[7]~9_combout  = (\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[0][7]~q ))) # (!\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[1][7]~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|maxpool_buffer[1][7]~q ),
	.datac(\Master_0|atconv|maxpool_buffer[0][7]~q ),
	.datad(\Master_0|atconv|LessThan6~30_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[7]~9 .lut_mask = 16'hF0CC;
defparam \Master_0|atconv|max1[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \Master_0|atconv|max2[7]~9 (
// Equation(s):
// \Master_0|atconv|max2[7]~9_combout  = (\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[2][7]~q )) # (!\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[3][7]~q )))

	.dataa(\Master_0|atconv|maxpool_buffer[2][7]~q ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[3][7]~q ),
	.datad(\Master_0|atconv|LessThan7~30_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[7]~9 .lut_mask = 16'hAAF0;
defparam \Master_0|atconv|max2[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \Master_0|atconv|max1[6]~10 (
// Equation(s):
// \Master_0|atconv|max1[6]~10_combout  = (\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[0][6]~q ))) # (!\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[1][6]~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|maxpool_buffer[1][6]~q ),
	.datac(\Master_0|atconv|maxpool_buffer[0][6]~q ),
	.datad(\Master_0|atconv|LessThan6~30_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[6]~10 .lut_mask = 16'hF0CC;
defparam \Master_0|atconv|max1[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \Master_0|atconv|max2[6]~10 (
// Equation(s):
// \Master_0|atconv|max2[6]~10_combout  = (\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[2][6]~q ))) # (!\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[3][6]~q ))

	.dataa(\Master_0|atconv|LessThan7~30_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[3][6]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[2][6]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[6]~10 .lut_mask = 16'hFA50;
defparam \Master_0|atconv|max2[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \Master_0|atconv|max2[5]~11 (
// Equation(s):
// \Master_0|atconv|max2[5]~11_combout  = (\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[2][5]~q ))) # (!\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[3][5]~q ))

	.dataa(\Master_0|atconv|LessThan7~30_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[3][5]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[2][5]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[5]~11 .lut_mask = 16'hFA50;
defparam \Master_0|atconv|max2[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \Master_0|atconv|max1[5]~11 (
// Equation(s):
// \Master_0|atconv|max1[5]~11_combout  = (\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[0][5]~q ))) # (!\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[1][5]~q ))

	.dataa(\Master_0|atconv|LessThan6~30_combout ),
	.datab(\Master_0|atconv|maxpool_buffer[1][5]~q ),
	.datac(\Master_0|atconv|maxpool_buffer[0][5]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[5]~11 .lut_mask = 16'hE4E4;
defparam \Master_0|atconv|max1[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_lcell_comb \Master_0|atconv|max2[4]~0 (
// Equation(s):
// \Master_0|atconv|max2[4]~0_combout  = (\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[2][4]~q )) # (!\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[3][4]~q )))

	.dataa(\Master_0|atconv|LessThan7~30_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[2][4]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[3][4]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[4]~0 .lut_mask = 16'hF5A0;
defparam \Master_0|atconv|max2[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N18
cycloneive_lcell_comb \Master_0|atconv|max1[4]~0 (
// Equation(s):
// \Master_0|atconv|max1[4]~0_combout  = (\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[0][4]~q ))) # (!\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[1][4]~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|LessThan6~30_combout ),
	.datac(\Master_0|atconv|maxpool_buffer[1][4]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[0][4]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[4]~0 .lut_mask = 16'hFC30;
defparam \Master_0|atconv|max1[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \Master_0|atconv|max2[3]~12 (
// Equation(s):
// \Master_0|atconv|max2[3]~12_combout  = (\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[2][3]~q ))) # (!\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[3][3]~q ))

	.dataa(\Master_0|atconv|LessThan7~30_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[3][3]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[2][3]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[3]~12 .lut_mask = 16'hFA50;
defparam \Master_0|atconv|max2[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \Master_0|atconv|max1[3]~12 (
// Equation(s):
// \Master_0|atconv|max1[3]~12_combout  = (\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[0][3]~q ))) # (!\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[1][3]~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|maxpool_buffer[1][3]~q ),
	.datac(\Master_0|atconv|maxpool_buffer[0][3]~q ),
	.datad(\Master_0|atconv|LessThan6~30_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[3]~12 .lut_mask = 16'hF0CC;
defparam \Master_0|atconv|max1[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \Master_0|atconv|max2[2]~13 (
// Equation(s):
// \Master_0|atconv|max2[2]~13_combout  = (\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[2][2]~q ))) # (!\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[3][2]~q ))

	.dataa(\Master_0|atconv|LessThan7~30_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[3][2]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[2][2]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[2]~13 .lut_mask = 16'hFA50;
defparam \Master_0|atconv|max2[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \Master_0|atconv|max1[2]~13 (
// Equation(s):
// \Master_0|atconv|max1[2]~13_combout  = (\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[0][2]~q ))) # (!\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[1][2]~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|maxpool_buffer[1][2]~q ),
	.datac(\Master_0|atconv|maxpool_buffer[0][2]~q ),
	.datad(\Master_0|atconv|LessThan6~30_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[2]~13 .lut_mask = 16'hF0CC;
defparam \Master_0|atconv|max1[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \Master_0|atconv|max2[1]~14 (
// Equation(s):
// \Master_0|atconv|max2[1]~14_combout  = (\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[2][1]~q ))) # (!\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[3][1]~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|maxpool_buffer[3][1]~q ),
	.datac(\Master_0|atconv|LessThan7~30_combout ),
	.datad(\Master_0|atconv|maxpool_buffer[2][1]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[1]~14 .lut_mask = 16'hFC0C;
defparam \Master_0|atconv|max2[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \Master_0|atconv|max1[1]~14 (
// Equation(s):
// \Master_0|atconv|max1[1]~14_combout  = (\Master_0|atconv|LessThan6~30_combout  & ((\Master_0|atconv|maxpool_buffer[0][1]~q ))) # (!\Master_0|atconv|LessThan6~30_combout  & (\Master_0|atconv|maxpool_buffer[1][1]~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|maxpool_buffer[1][1]~q ),
	.datac(\Master_0|atconv|LessThan6~30_combout ),
	.datad(\Master_0|atconv|maxpool_buffer[0][1]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max1[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max1[1]~14 .lut_mask = 16'hFC0C;
defparam \Master_0|atconv|max1[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \Master_0|atconv|max2[0]~15 (
// Equation(s):
// \Master_0|atconv|max2[0]~15_combout  = (\Master_0|atconv|LessThan7~30_combout  & ((\Master_0|atconv|maxpool_buffer[2][0]~q ))) # (!\Master_0|atconv|LessThan7~30_combout  & (\Master_0|atconv|maxpool_buffer[3][0]~q ))

	.dataa(\Master_0|atconv|LessThan7~30_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|maxpool_buffer[3][0]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[2][0]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|max2[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max2[0]~15 .lut_mask = 16'hFA50;
defparam \Master_0|atconv|max2[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \Master_0|atconv|LessThan8~1 (
// Equation(s):
// \Master_0|atconv|LessThan8~1_cout  = CARRY((!\Master_0|atconv|max2[0]~15_combout  & \Master_0|atconv|max1[0]~15_combout ))

	.dataa(\Master_0|atconv|max2[0]~15_combout ),
	.datab(\Master_0|atconv|max1[0]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~1_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~1 .lut_mask = 16'h0044;
defparam \Master_0|atconv|LessThan8~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \Master_0|atconv|LessThan8~3 (
// Equation(s):
// \Master_0|atconv|LessThan8~3_cout  = CARRY((\Master_0|atconv|max2[1]~14_combout  & ((!\Master_0|atconv|LessThan8~1_cout ) # (!\Master_0|atconv|max1[1]~14_combout ))) # (!\Master_0|atconv|max2[1]~14_combout  & (!\Master_0|atconv|max1[1]~14_combout  & 
// !\Master_0|atconv|LessThan8~1_cout )))

	.dataa(\Master_0|atconv|max2[1]~14_combout ),
	.datab(\Master_0|atconv|max1[1]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan8~1_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~3_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~3 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan8~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \Master_0|atconv|LessThan8~5 (
// Equation(s):
// \Master_0|atconv|LessThan8~5_cout  = CARRY((\Master_0|atconv|max2[2]~13_combout  & (\Master_0|atconv|max1[2]~13_combout  & !\Master_0|atconv|LessThan8~3_cout )) # (!\Master_0|atconv|max2[2]~13_combout  & ((\Master_0|atconv|max1[2]~13_combout ) # 
// (!\Master_0|atconv|LessThan8~3_cout ))))

	.dataa(\Master_0|atconv|max2[2]~13_combout ),
	.datab(\Master_0|atconv|max1[2]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan8~3_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~5_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~5 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \Master_0|atconv|LessThan8~7 (
// Equation(s):
// \Master_0|atconv|LessThan8~7_cout  = CARRY((\Master_0|atconv|max2[3]~12_combout  & ((!\Master_0|atconv|LessThan8~5_cout ) # (!\Master_0|atconv|max1[3]~12_combout ))) # (!\Master_0|atconv|max2[3]~12_combout  & (!\Master_0|atconv|max1[3]~12_combout  & 
// !\Master_0|atconv|LessThan8~5_cout )))

	.dataa(\Master_0|atconv|max2[3]~12_combout ),
	.datab(\Master_0|atconv|max1[3]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan8~5_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~7_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~7 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan8~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \Master_0|atconv|LessThan8~9 (
// Equation(s):
// \Master_0|atconv|LessThan8~9_cout  = CARRY((\Master_0|atconv|max2[4]~0_combout  & (\Master_0|atconv|max1[4]~0_combout  & !\Master_0|atconv|LessThan8~7_cout )) # (!\Master_0|atconv|max2[4]~0_combout  & ((\Master_0|atconv|max1[4]~0_combout ) # 
// (!\Master_0|atconv|LessThan8~7_cout ))))

	.dataa(\Master_0|atconv|max2[4]~0_combout ),
	.datab(\Master_0|atconv|max1[4]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan8~7_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~9_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~9 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan8~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \Master_0|atconv|LessThan8~11 (
// Equation(s):
// \Master_0|atconv|LessThan8~11_cout  = CARRY((\Master_0|atconv|max2[5]~11_combout  & ((!\Master_0|atconv|LessThan8~9_cout ) # (!\Master_0|atconv|max1[5]~11_combout ))) # (!\Master_0|atconv|max2[5]~11_combout  & (!\Master_0|atconv|max1[5]~11_combout  & 
// !\Master_0|atconv|LessThan8~9_cout )))

	.dataa(\Master_0|atconv|max2[5]~11_combout ),
	.datab(\Master_0|atconv|max1[5]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan8~9_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~11_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~11 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan8~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \Master_0|atconv|LessThan8~13 (
// Equation(s):
// \Master_0|atconv|LessThan8~13_cout  = CARRY((\Master_0|atconv|max1[6]~10_combout  & ((!\Master_0|atconv|LessThan8~11_cout ) # (!\Master_0|atconv|max2[6]~10_combout ))) # (!\Master_0|atconv|max1[6]~10_combout  & (!\Master_0|atconv|max2[6]~10_combout  & 
// !\Master_0|atconv|LessThan8~11_cout )))

	.dataa(\Master_0|atconv|max1[6]~10_combout ),
	.datab(\Master_0|atconv|max2[6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan8~11_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~13_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~13 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan8~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \Master_0|atconv|LessThan8~15 (
// Equation(s):
// \Master_0|atconv|LessThan8~15_cout  = CARRY((\Master_0|atconv|max1[7]~9_combout  & (\Master_0|atconv|max2[7]~9_combout  & !\Master_0|atconv|LessThan8~13_cout )) # (!\Master_0|atconv|max1[7]~9_combout  & ((\Master_0|atconv|max2[7]~9_combout ) # 
// (!\Master_0|atconv|LessThan8~13_cout ))))

	.dataa(\Master_0|atconv|max1[7]~9_combout ),
	.datab(\Master_0|atconv|max2[7]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan8~13_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~15_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~15 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan8~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \Master_0|atconv|LessThan8~17 (
// Equation(s):
// \Master_0|atconv|LessThan8~17_cout  = CARRY((\Master_0|atconv|max1[8]~8_combout  & ((!\Master_0|atconv|LessThan8~15_cout ) # (!\Master_0|atconv|max2[8]~8_combout ))) # (!\Master_0|atconv|max1[8]~8_combout  & (!\Master_0|atconv|max2[8]~8_combout  & 
// !\Master_0|atconv|LessThan8~15_cout )))

	.dataa(\Master_0|atconv|max1[8]~8_combout ),
	.datab(\Master_0|atconv|max2[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan8~15_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~17_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~17 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan8~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \Master_0|atconv|LessThan8~19 (
// Equation(s):
// \Master_0|atconv|LessThan8~19_cout  = CARRY((\Master_0|atconv|max1[9]~7_combout  & (\Master_0|atconv|max2[9]~7_combout  & !\Master_0|atconv|LessThan8~17_cout )) # (!\Master_0|atconv|max1[9]~7_combout  & ((\Master_0|atconv|max2[9]~7_combout ) # 
// (!\Master_0|atconv|LessThan8~17_cout ))))

	.dataa(\Master_0|atconv|max1[9]~7_combout ),
	.datab(\Master_0|atconv|max2[9]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan8~17_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~19_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~19 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan8~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \Master_0|atconv|LessThan8~21 (
// Equation(s):
// \Master_0|atconv|LessThan8~21_cout  = CARRY((\Master_0|atconv|max2[10]~6_combout  & (\Master_0|atconv|max1[10]~6_combout  & !\Master_0|atconv|LessThan8~19_cout )) # (!\Master_0|atconv|max2[10]~6_combout  & ((\Master_0|atconv|max1[10]~6_combout ) # 
// (!\Master_0|atconv|LessThan8~19_cout ))))

	.dataa(\Master_0|atconv|max2[10]~6_combout ),
	.datab(\Master_0|atconv|max1[10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan8~19_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~21_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~21 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan8~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \Master_0|atconv|LessThan8~23 (
// Equation(s):
// \Master_0|atconv|LessThan8~23_cout  = CARRY((\Master_0|atconv|max2[11]~5_combout  & ((!\Master_0|atconv|LessThan8~21_cout ) # (!\Master_0|atconv|max1[11]~5_combout ))) # (!\Master_0|atconv|max2[11]~5_combout  & (!\Master_0|atconv|max1[11]~5_combout  & 
// !\Master_0|atconv|LessThan8~21_cout )))

	.dataa(\Master_0|atconv|max2[11]~5_combout ),
	.datab(\Master_0|atconv|max1[11]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan8~21_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~23_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~23 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan8~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \Master_0|atconv|LessThan8~25 (
// Equation(s):
// \Master_0|atconv|LessThan8~25_cout  = CARRY((\Master_0|atconv|max1[12]~4_combout  & ((!\Master_0|atconv|LessThan8~23_cout ) # (!\Master_0|atconv|max2[12]~4_combout ))) # (!\Master_0|atconv|max1[12]~4_combout  & (!\Master_0|atconv|max2[12]~4_combout  & 
// !\Master_0|atconv|LessThan8~23_cout )))

	.dataa(\Master_0|atconv|max1[12]~4_combout ),
	.datab(\Master_0|atconv|max2[12]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan8~23_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~25_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~25 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan8~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \Master_0|atconv|LessThan8~27 (
// Equation(s):
// \Master_0|atconv|LessThan8~27_cout  = CARRY((\Master_0|atconv|max1[13]~3_combout  & (\Master_0|atconv|max2[13]~3_combout  & !\Master_0|atconv|LessThan8~25_cout )) # (!\Master_0|atconv|max1[13]~3_combout  & ((\Master_0|atconv|max2[13]~3_combout ) # 
// (!\Master_0|atconv|LessThan8~25_cout ))))

	.dataa(\Master_0|atconv|max1[13]~3_combout ),
	.datab(\Master_0|atconv|max2[13]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan8~25_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~27_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~27 .lut_mask = 16'h004D;
defparam \Master_0|atconv|LessThan8~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \Master_0|atconv|LessThan8~29 (
// Equation(s):
// \Master_0|atconv|LessThan8~29_cout  = CARRY((\Master_0|atconv|max1[14]~2_combout  & ((!\Master_0|atconv|LessThan8~27_cout ) # (!\Master_0|atconv|max2[14]~2_combout ))) # (!\Master_0|atconv|max1[14]~2_combout  & (!\Master_0|atconv|max2[14]~2_combout  & 
// !\Master_0|atconv|LessThan8~27_cout )))

	.dataa(\Master_0|atconv|max1[14]~2_combout ),
	.datab(\Master_0|atconv|max2[14]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|LessThan8~27_cout ),
	.combout(),
	.cout(\Master_0|atconv|LessThan8~29_cout ));
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~29 .lut_mask = 16'h002B;
defparam \Master_0|atconv|LessThan8~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \Master_0|atconv|LessThan8~30 (
// Equation(s):
// \Master_0|atconv|LessThan8~30_combout  = (\Master_0|atconv|max2[15]~1_combout  & ((\Master_0|atconv|LessThan8~29_cout ) # (!\Master_0|atconv|max1[15]~1_combout ))) # (!\Master_0|atconv|max2[15]~1_combout  & (\Master_0|atconv|LessThan8~29_cout  & 
// !\Master_0|atconv|max1[15]~1_combout ))

	.dataa(\Master_0|atconv|max2[15]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|max1[15]~1_combout ),
	.cin(\Master_0|atconv|LessThan8~29_cout ),
	.combout(\Master_0|atconv|LessThan8~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|LessThan8~30 .lut_mask = 16'hA0FA;
defparam \Master_0|atconv|LessThan8~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \Master_0|atconv|Equal7~9 (
// Equation(s):
// \Master_0|atconv|Equal7~9_combout  = (\Master_0|atconv|Equal7~11_combout  & (\Master_0|atconv|LessThan8~30_combout  & (!\Master_0|atconv|max1[3]~12_combout  & !\Master_0|atconv|max1[2]~13_combout )))

	.dataa(\Master_0|atconv|Equal7~11_combout ),
	.datab(\Master_0|atconv|LessThan8~30_combout ),
	.datac(\Master_0|atconv|max1[3]~12_combout ),
	.datad(\Master_0|atconv|max1[2]~13_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Equal7~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Equal7~9 .lut_mask = 16'h0008;
defparam \Master_0|atconv|Equal7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \Master_0|atconv|Equal7~10 (
// Equation(s):
// \Master_0|atconv|Equal7~10_combout  = (!\Master_0|atconv|max2[0]~15_combout  & ((\Master_0|atconv|LessThan7~30_combout  & ((!\Master_0|atconv|maxpool_buffer[2][1]~q ))) # (!\Master_0|atconv|LessThan7~30_combout  & (!\Master_0|atconv|maxpool_buffer[3][1]~q 
// ))))

	.dataa(\Master_0|atconv|max2[0]~15_combout ),
	.datab(\Master_0|atconv|LessThan7~30_combout ),
	.datac(\Master_0|atconv|maxpool_buffer[3][1]~q ),
	.datad(\Master_0|atconv|maxpool_buffer[2][1]~q ),
	.cin(gnd),
	.combout(\Master_0|atconv|Equal7~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Equal7~10 .lut_mask = 16'h0145;
defparam \Master_0|atconv|Equal7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \Master_0|atconv|Equal7~8 (
// Equation(s):
// \Master_0|atconv|Equal7~8_combout  = (!\Master_0|atconv|LessThan8~30_combout  & (!\Master_0|atconv|max2[2]~13_combout  & (\Master_0|atconv|Equal7~10_combout  & !\Master_0|atconv|max2[3]~12_combout )))

	.dataa(\Master_0|atconv|LessThan8~30_combout ),
	.datab(\Master_0|atconv|max2[2]~13_combout ),
	.datac(\Master_0|atconv|Equal7~10_combout ),
	.datad(\Master_0|atconv|max2[3]~12_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|Equal7~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Equal7~8 .lut_mask = 16'h0010;
defparam \Master_0|atconv|Equal7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \Master_0|WDATA_M[15]~0 (
// Equation(s):
// \Master_0|WDATA_M[15]~0_combout  = (\Master_0|atconv|layer0_ceb~combout  & (((\Master_0|atconv|WideOr6~0_combout )))) # (!\Master_0|atconv|layer0_ceb~combout  & (!\Master_0|atconv|Equal7~9_combout  & ((!\Master_0|atconv|Equal7~8_combout ))))

	.dataa(\Master_0|atconv|Equal7~9_combout ),
	.datab(\Master_0|atconv|WideOr6~0_combout ),
	.datac(\Master_0|atconv|Equal7~8_combout ),
	.datad(\Master_0|atconv|layer0_ceb~combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[15]~0 .lut_mask = 16'hCC05;
defparam \Master_0|WDATA_M[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N8
cycloneive_lcell_comb \Master_0|atconv|max_val[4]~0 (
// Equation(s):
// \Master_0|atconv|max_val[4]~0_combout  = (\Master_0|atconv|LessThan8~30_combout  & ((\Master_0|atconv|max1[4]~0_combout ))) # (!\Master_0|atconv|LessThan8~30_combout  & (\Master_0|atconv|max2[4]~0_combout ))

	.dataa(\Master_0|atconv|LessThan8~30_combout ),
	.datab(\Master_0|atconv|max2[4]~0_combout ),
	.datac(gnd),
	.datad(\Master_0|atconv|max1[4]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max_val[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max_val[4]~0 .lut_mask = 16'hEE44;
defparam \Master_0|atconv|max_val[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \Master_0|WDATA_M[4]~1 (
// Equation(s):
// \Master_0|WDATA_M[4]~1_combout  = (\Master_0|atconv|layer0_ceb~combout  & ((\Master_0|WDATA_M[15]~0_combout ) # ((\Master_0|atconv|acc [8])))) # (!\Master_0|atconv|layer0_ceb~combout  & (!\Master_0|WDATA_M[15]~0_combout  & 
// (\Master_0|atconv|max_val[4]~0_combout )))

	.dataa(\Master_0|atconv|layer0_ceb~combout ),
	.datab(\Master_0|WDATA_M[15]~0_combout ),
	.datac(\Master_0|atconv|max_val[4]~0_combout ),
	.datad(\Master_0|atconv|acc [8]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[4]~1 .lut_mask = 16'hBA98;
defparam \Master_0|WDATA_M[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \Master_0|atconv|Add17~0 (
// Equation(s):
// \Master_0|atconv|Add17~0_combout  = \Master_0|atconv|max_val[4]~0_combout  $ (VCC)
// \Master_0|atconv|Add17~1  = CARRY(\Master_0|atconv|max_val[4]~0_combout )

	.dataa(gnd),
	.datab(\Master_0|atconv|max_val[4]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|atconv|Add17~0_combout ),
	.cout(\Master_0|atconv|Add17~1 ));
// synopsys translate_off
defparam \Master_0|atconv|Add17~0 .lut_mask = 16'h33CC;
defparam \Master_0|atconv|Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \Master_0|atconv|Add10~8 (
// Equation(s):
// \Master_0|atconv|Add10~8_combout  = (\Master_0|atconv|acc [8] & (\Master_0|atconv|Add10~7  $ (GND))) # (!\Master_0|atconv|acc [8] & (!\Master_0|atconv|Add10~7  & VCC))
// \Master_0|atconv|Add10~9  = CARRY((\Master_0|atconv|acc [8] & !\Master_0|atconv|Add10~7 ))

	.dataa(\Master_0|atconv|acc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add10~7 ),
	.combout(\Master_0|atconv|Add10~8_combout ),
	.cout(\Master_0|atconv|Add10~9 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~8 .lut_mask = 16'hA50A;
defparam \Master_0|atconv|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \Master_0|WDATA_M[4]~2 (
// Equation(s):
// \Master_0|WDATA_M[4]~2_combout  = (\Master_0|WDATA_M[4]~1_combout  & (((\Master_0|atconv|Add10~8_combout ) # (!\Master_0|WDATA_M[15]~0_combout )))) # (!\Master_0|WDATA_M[4]~1_combout  & (\Master_0|atconv|Add17~0_combout  & 
// ((\Master_0|WDATA_M[15]~0_combout ))))

	.dataa(\Master_0|WDATA_M[4]~1_combout ),
	.datab(\Master_0|atconv|Add17~0_combout ),
	.datac(\Master_0|atconv|Add10~8_combout ),
	.datad(\Master_0|WDATA_M[15]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[4]~2 .lut_mask = 16'hE4AA;
defparam \Master_0|WDATA_M[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \u_BUS|WDATA_S1[4]~8 (
// Equation(s):
// \u_BUS|WDATA_S1[4]~8_combout  = (\Master_0|atconv|layer0_ceb~combout  & (!\Master_0|atconv|cur_state.WRITE_L1~q  & (!\Master_0|atconv|acc [31] & !\Master_0|atconv|cur_state.FETCH~q )))

	.dataa(\Master_0|atconv|layer0_ceb~combout ),
	.datab(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datac(\Master_0|atconv|acc [31]),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[4]~8 .lut_mask = 16'h0002;
defparam \u_BUS|WDATA_S1[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \u_BUS|WDATA_S1[4]~9 (
// Equation(s):
// \u_BUS|WDATA_S1[4]~9_combout  = (\Master_0|WDATA_M[4]~2_combout  & \u_BUS|WDATA_S1[4]~8_combout )

	.dataa(\Master_0|WDATA_M[4]~2_combout ),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[4]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[4]~9 .lut_mask = 16'hA0A0;
defparam \u_BUS|WDATA_S1[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \Master_0|atconv|Add10~10 (
// Equation(s):
// \Master_0|atconv|Add10~10_combout  = (\Master_0|atconv|acc [9] & (!\Master_0|atconv|Add10~9 )) # (!\Master_0|atconv|acc [9] & ((\Master_0|atconv|Add10~9 ) # (GND)))
// \Master_0|atconv|Add10~11  = CARRY((!\Master_0|atconv|Add10~9 ) # (!\Master_0|atconv|acc [9]))

	.dataa(\Master_0|atconv|acc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add10~9 ),
	.combout(\Master_0|atconv|Add10~10_combout ),
	.cout(\Master_0|atconv|Add10~11 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~10 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \Master_0|atconv|max_val[5]~1 (
// Equation(s):
// \Master_0|atconv|max_val[5]~1_combout  = (\Master_0|atconv|LessThan8~30_combout  & ((\Master_0|atconv|max1[5]~11_combout ))) # (!\Master_0|atconv|LessThan8~30_combout  & (\Master_0|atconv|max2[5]~11_combout ))

	.dataa(\Master_0|atconv|max2[5]~11_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|max1[5]~11_combout ),
	.datad(\Master_0|atconv|LessThan8~30_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max_val[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max_val[5]~1 .lut_mask = 16'hF0AA;
defparam \Master_0|atconv|max_val[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneive_lcell_comb \Master_0|WDATA_M[5]~3 (
// Equation(s):
// \Master_0|WDATA_M[5]~3_combout  = (\Master_0|atconv|layer0_ceb~combout  & ((\Master_0|WDATA_M[15]~0_combout ) # ((\Master_0|atconv|acc [9])))) # (!\Master_0|atconv|layer0_ceb~combout  & (!\Master_0|WDATA_M[15]~0_combout  & 
// ((\Master_0|atconv|max_val[5]~1_combout ))))

	.dataa(\Master_0|atconv|layer0_ceb~combout ),
	.datab(\Master_0|WDATA_M[15]~0_combout ),
	.datac(\Master_0|atconv|acc [9]),
	.datad(\Master_0|atconv|max_val[5]~1_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[5]~3 .lut_mask = 16'hB9A8;
defparam \Master_0|WDATA_M[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \Master_0|atconv|Add17~2 (
// Equation(s):
// \Master_0|atconv|Add17~2_combout  = (\Master_0|atconv|max_val[5]~1_combout  & (!\Master_0|atconv|Add17~1 )) # (!\Master_0|atconv|max_val[5]~1_combout  & ((\Master_0|atconv|Add17~1 ) # (GND)))
// \Master_0|atconv|Add17~3  = CARRY((!\Master_0|atconv|Add17~1 ) # (!\Master_0|atconv|max_val[5]~1_combout ))

	.dataa(\Master_0|atconv|max_val[5]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add17~1 ),
	.combout(\Master_0|atconv|Add17~2_combout ),
	.cout(\Master_0|atconv|Add17~3 ));
// synopsys translate_off
defparam \Master_0|atconv|Add17~2 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|Add17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneive_lcell_comb \Master_0|WDATA_M[5]~4 (
// Equation(s):
// \Master_0|WDATA_M[5]~4_combout  = (\Master_0|WDATA_M[5]~3_combout  & ((\Master_0|atconv|Add10~10_combout ) # ((!\Master_0|WDATA_M[15]~0_combout )))) # (!\Master_0|WDATA_M[5]~3_combout  & (((\Master_0|atconv|Add17~2_combout  & 
// \Master_0|WDATA_M[15]~0_combout ))))

	.dataa(\Master_0|atconv|Add10~10_combout ),
	.datab(\Master_0|WDATA_M[5]~3_combout ),
	.datac(\Master_0|atconv|Add17~2_combout ),
	.datad(\Master_0|WDATA_M[15]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[5]~4 .lut_mask = 16'hB8CC;
defparam \Master_0|WDATA_M[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \u_BUS|WDATA_S1[5]~10 (
// Equation(s):
// \u_BUS|WDATA_S1[5]~10_combout  = (\Master_0|WDATA_M[5]~4_combout  & \u_BUS|WDATA_S1[4]~8_combout )

	.dataa(\Master_0|WDATA_M[5]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|WDATA_S1[4]~8_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[5]~10 .lut_mask = 16'hAA00;
defparam \u_BUS|WDATA_S1[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \Master_0|atconv|max_val[6]~2 (
// Equation(s):
// \Master_0|atconv|max_val[6]~2_combout  = (\Master_0|atconv|LessThan8~30_combout  & (\Master_0|atconv|max1[6]~10_combout )) # (!\Master_0|atconv|LessThan8~30_combout  & ((\Master_0|atconv|max2[6]~10_combout )))

	.dataa(\Master_0|atconv|max1[6]~10_combout ),
	.datab(\Master_0|atconv|LessThan8~30_combout ),
	.datac(gnd),
	.datad(\Master_0|atconv|max2[6]~10_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max_val[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max_val[6]~2 .lut_mask = 16'hBB88;
defparam \Master_0|atconv|max_val[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \Master_0|WDATA_M[6]~5 (
// Equation(s):
// \Master_0|WDATA_M[6]~5_combout  = (\Master_0|atconv|layer0_ceb~combout  & ((\Master_0|WDATA_M[15]~0_combout ) # ((\Master_0|atconv|acc [10])))) # (!\Master_0|atconv|layer0_ceb~combout  & (!\Master_0|WDATA_M[15]~0_combout  & 
// (\Master_0|atconv|max_val[6]~2_combout )))

	.dataa(\Master_0|atconv|layer0_ceb~combout ),
	.datab(\Master_0|WDATA_M[15]~0_combout ),
	.datac(\Master_0|atconv|max_val[6]~2_combout ),
	.datad(\Master_0|atconv|acc [10]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[6]~5 .lut_mask = 16'hBA98;
defparam \Master_0|WDATA_M[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \Master_0|atconv|Add10~12 (
// Equation(s):
// \Master_0|atconv|Add10~12_combout  = (\Master_0|atconv|acc [10] & (\Master_0|atconv|Add10~11  $ (GND))) # (!\Master_0|atconv|acc [10] & (!\Master_0|atconv|Add10~11  & VCC))
// \Master_0|atconv|Add10~13  = CARRY((\Master_0|atconv|acc [10] & !\Master_0|atconv|Add10~11 ))

	.dataa(\Master_0|atconv|acc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add10~11 ),
	.combout(\Master_0|atconv|Add10~12_combout ),
	.cout(\Master_0|atconv|Add10~13 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~12 .lut_mask = 16'hA50A;
defparam \Master_0|atconv|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \Master_0|atconv|Add17~4 (
// Equation(s):
// \Master_0|atconv|Add17~4_combout  = (\Master_0|atconv|max_val[6]~2_combout  & (\Master_0|atconv|Add17~3  $ (GND))) # (!\Master_0|atconv|max_val[6]~2_combout  & (!\Master_0|atconv|Add17~3  & VCC))
// \Master_0|atconv|Add17~5  = CARRY((\Master_0|atconv|max_val[6]~2_combout  & !\Master_0|atconv|Add17~3 ))

	.dataa(\Master_0|atconv|max_val[6]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add17~3 ),
	.combout(\Master_0|atconv|Add17~4_combout ),
	.cout(\Master_0|atconv|Add17~5 ));
// synopsys translate_off
defparam \Master_0|atconv|Add17~4 .lut_mask = 16'hA50A;
defparam \Master_0|atconv|Add17~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \Master_0|WDATA_M[6]~6 (
// Equation(s):
// \Master_0|WDATA_M[6]~6_combout  = (\Master_0|WDATA_M[6]~5_combout  & (((\Master_0|atconv|Add10~12_combout )) # (!\Master_0|WDATA_M[15]~0_combout ))) # (!\Master_0|WDATA_M[6]~5_combout  & (\Master_0|WDATA_M[15]~0_combout  & 
// ((\Master_0|atconv|Add17~4_combout ))))

	.dataa(\Master_0|WDATA_M[6]~5_combout ),
	.datab(\Master_0|WDATA_M[15]~0_combout ),
	.datac(\Master_0|atconv|Add10~12_combout ),
	.datad(\Master_0|atconv|Add17~4_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[6]~6 .lut_mask = 16'hE6A2;
defparam \Master_0|WDATA_M[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \u_BUS|WDATA_S1[6]~11 (
// Equation(s):
// \u_BUS|WDATA_S1[6]~11_combout  = (\u_BUS|WDATA_S1[4]~8_combout  & \Master_0|WDATA_M[6]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[4]~8_combout ),
	.datad(\Master_0|WDATA_M[6]~6_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[6]~11 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S1[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \Master_0|atconv|max_val[7]~3 (
// Equation(s):
// \Master_0|atconv|max_val[7]~3_combout  = (\Master_0|atconv|LessThan8~30_combout  & ((\Master_0|atconv|max1[7]~9_combout ))) # (!\Master_0|atconv|LessThan8~30_combout  & (\Master_0|atconv|max2[7]~9_combout ))

	.dataa(gnd),
	.datab(\Master_0|atconv|LessThan8~30_combout ),
	.datac(\Master_0|atconv|max2[7]~9_combout ),
	.datad(\Master_0|atconv|max1[7]~9_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max_val[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max_val[7]~3 .lut_mask = 16'hFC30;
defparam \Master_0|atconv|max_val[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \Master_0|atconv|Add17~6 (
// Equation(s):
// \Master_0|atconv|Add17~6_combout  = (\Master_0|atconv|max_val[7]~3_combout  & (!\Master_0|atconv|Add17~5 )) # (!\Master_0|atconv|max_val[7]~3_combout  & ((\Master_0|atconv|Add17~5 ) # (GND)))
// \Master_0|atconv|Add17~7  = CARRY((!\Master_0|atconv|Add17~5 ) # (!\Master_0|atconv|max_val[7]~3_combout ))

	.dataa(\Master_0|atconv|max_val[7]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add17~5 ),
	.combout(\Master_0|atconv|Add17~6_combout ),
	.cout(\Master_0|atconv|Add17~7 ));
// synopsys translate_off
defparam \Master_0|atconv|Add17~6 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|Add17~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \Master_0|WDATA_M[7]~7 (
// Equation(s):
// \Master_0|WDATA_M[7]~7_combout  = (\Master_0|atconv|layer0_ceb~combout  & ((\Master_0|WDATA_M[15]~0_combout ) # ((\Master_0|atconv|acc [11])))) # (!\Master_0|atconv|layer0_ceb~combout  & (!\Master_0|WDATA_M[15]~0_combout  & 
// (\Master_0|atconv|max_val[7]~3_combout )))

	.dataa(\Master_0|atconv|layer0_ceb~combout ),
	.datab(\Master_0|WDATA_M[15]~0_combout ),
	.datac(\Master_0|atconv|max_val[7]~3_combout ),
	.datad(\Master_0|atconv|acc [11]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[7]~7 .lut_mask = 16'hBA98;
defparam \Master_0|WDATA_M[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \Master_0|atconv|Add10~14 (
// Equation(s):
// \Master_0|atconv|Add10~14_combout  = (\Master_0|atconv|acc [11] & (!\Master_0|atconv|Add10~13 )) # (!\Master_0|atconv|acc [11] & ((\Master_0|atconv|Add10~13 ) # (GND)))
// \Master_0|atconv|Add10~15  = CARRY((!\Master_0|atconv|Add10~13 ) # (!\Master_0|atconv|acc [11]))

	.dataa(\Master_0|atconv|acc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add10~13 ),
	.combout(\Master_0|atconv|Add10~14_combout ),
	.cout(\Master_0|atconv|Add10~15 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~14 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \Master_0|WDATA_M[7]~8 (
// Equation(s):
// \Master_0|WDATA_M[7]~8_combout  = (\Master_0|WDATA_M[7]~7_combout  & (((\Master_0|atconv|Add10~14_combout ) # (!\Master_0|WDATA_M[15]~0_combout )))) # (!\Master_0|WDATA_M[7]~7_combout  & (\Master_0|atconv|Add17~6_combout  & 
// ((\Master_0|WDATA_M[15]~0_combout ))))

	.dataa(\Master_0|atconv|Add17~6_combout ),
	.datab(\Master_0|WDATA_M[7]~7_combout ),
	.datac(\Master_0|atconv|Add10~14_combout ),
	.datad(\Master_0|WDATA_M[15]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[7]~8 .lut_mask = 16'hE2CC;
defparam \Master_0|WDATA_M[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \u_BUS|WDATA_S1[7]~12 (
// Equation(s):
// \u_BUS|WDATA_S1[7]~12_combout  = (\u_BUS|WDATA_S1[4]~8_combout  & \Master_0|WDATA_M[7]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[4]~8_combout ),
	.datad(\Master_0|WDATA_M[7]~8_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[7]~12 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S1[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \Master_0|atconv|Add10~16 (
// Equation(s):
// \Master_0|atconv|Add10~16_combout  = (\Master_0|atconv|acc [12] & (\Master_0|atconv|Add10~15  $ (GND))) # (!\Master_0|atconv|acc [12] & (!\Master_0|atconv|Add10~15  & VCC))
// \Master_0|atconv|Add10~17  = CARRY((\Master_0|atconv|acc [12] & !\Master_0|atconv|Add10~15 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add10~15 ),
	.combout(\Master_0|atconv|Add10~16_combout ),
	.cout(\Master_0|atconv|Add10~17 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~16 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneive_lcell_comb \Master_0|atconv|max_val[8]~4 (
// Equation(s):
// \Master_0|atconv|max_val[8]~4_combout  = (\Master_0|atconv|LessThan8~30_combout  & (\Master_0|atconv|max1[8]~8_combout )) # (!\Master_0|atconv|LessThan8~30_combout  & ((\Master_0|atconv|max2[8]~8_combout )))

	.dataa(\Master_0|atconv|max1[8]~8_combout ),
	.datab(\Master_0|atconv|max2[8]~8_combout ),
	.datac(gnd),
	.datad(\Master_0|atconv|LessThan8~30_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max_val[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max_val[8]~4 .lut_mask = 16'hAACC;
defparam \Master_0|atconv|max_val[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \Master_0|WDATA_M[8]~9 (
// Equation(s):
// \Master_0|WDATA_M[8]~9_combout  = (\Master_0|atconv|layer0_ceb~combout  & ((\Master_0|WDATA_M[15]~0_combout ) # ((\Master_0|atconv|acc [12])))) # (!\Master_0|atconv|layer0_ceb~combout  & (!\Master_0|WDATA_M[15]~0_combout  & 
// ((\Master_0|atconv|max_val[8]~4_combout ))))

	.dataa(\Master_0|atconv|layer0_ceb~combout ),
	.datab(\Master_0|WDATA_M[15]~0_combout ),
	.datac(\Master_0|atconv|acc [12]),
	.datad(\Master_0|atconv|max_val[8]~4_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[8]~9 .lut_mask = 16'hB9A8;
defparam \Master_0|WDATA_M[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \Master_0|atconv|Add17~8 (
// Equation(s):
// \Master_0|atconv|Add17~8_combout  = (\Master_0|atconv|max_val[8]~4_combout  & (\Master_0|atconv|Add17~7  $ (GND))) # (!\Master_0|atconv|max_val[8]~4_combout  & (!\Master_0|atconv|Add17~7  & VCC))
// \Master_0|atconv|Add17~9  = CARRY((\Master_0|atconv|max_val[8]~4_combout  & !\Master_0|atconv|Add17~7 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|max_val[8]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add17~7 ),
	.combout(\Master_0|atconv|Add17~8_combout ),
	.cout(\Master_0|atconv|Add17~9 ));
// synopsys translate_off
defparam \Master_0|atconv|Add17~8 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|Add17~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneive_lcell_comb \Master_0|WDATA_M[8]~10 (
// Equation(s):
// \Master_0|WDATA_M[8]~10_combout  = (\Master_0|WDATA_M[8]~9_combout  & ((\Master_0|atconv|Add10~16_combout ) # ((!\Master_0|WDATA_M[15]~0_combout )))) # (!\Master_0|WDATA_M[8]~9_combout  & (((\Master_0|atconv|Add17~8_combout  & 
// \Master_0|WDATA_M[15]~0_combout ))))

	.dataa(\Master_0|atconv|Add10~16_combout ),
	.datab(\Master_0|WDATA_M[8]~9_combout ),
	.datac(\Master_0|atconv|Add17~8_combout ),
	.datad(\Master_0|WDATA_M[15]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[8]~10 .lut_mask = 16'hB8CC;
defparam \Master_0|WDATA_M[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \u_BUS|WDATA_S1[8]~13 (
// Equation(s):
// \u_BUS|WDATA_S1[8]~13_combout  = (\Master_0|WDATA_M[8]~10_combout  & \u_BUS|WDATA_S1[4]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|WDATA_M[8]~10_combout ),
	.datad(\u_BUS|WDATA_S1[4]~8_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[8]~13 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S1[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \Master_0|atconv|Add10~18 (
// Equation(s):
// \Master_0|atconv|Add10~18_combout  = (\Master_0|atconv|acc [13] & (!\Master_0|atconv|Add10~17 )) # (!\Master_0|atconv|acc [13] & ((\Master_0|atconv|Add10~17 ) # (GND)))
// \Master_0|atconv|Add10~19  = CARRY((!\Master_0|atconv|Add10~17 ) # (!\Master_0|atconv|acc [13]))

	.dataa(gnd),
	.datab(\Master_0|atconv|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add10~17 ),
	.combout(\Master_0|atconv|Add10~18_combout ),
	.cout(\Master_0|atconv|Add10~19 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~18 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \Master_0|atconv|max_val[9]~5 (
// Equation(s):
// \Master_0|atconv|max_val[9]~5_combout  = (\Master_0|atconv|LessThan8~30_combout  & (\Master_0|atconv|max1[9]~7_combout )) # (!\Master_0|atconv|LessThan8~30_combout  & ((\Master_0|atconv|max2[9]~7_combout )))

	.dataa(gnd),
	.datab(\Master_0|atconv|LessThan8~30_combout ),
	.datac(\Master_0|atconv|max1[9]~7_combout ),
	.datad(\Master_0|atconv|max2[9]~7_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max_val[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max_val[9]~5 .lut_mask = 16'hF3C0;
defparam \Master_0|atconv|max_val[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \Master_0|atconv|Add17~10 (
// Equation(s):
// \Master_0|atconv|Add17~10_combout  = (\Master_0|atconv|max_val[9]~5_combout  & (!\Master_0|atconv|Add17~9 )) # (!\Master_0|atconv|max_val[9]~5_combout  & ((\Master_0|atconv|Add17~9 ) # (GND)))
// \Master_0|atconv|Add17~11  = CARRY((!\Master_0|atconv|Add17~9 ) # (!\Master_0|atconv|max_val[9]~5_combout ))

	.dataa(\Master_0|atconv|max_val[9]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add17~9 ),
	.combout(\Master_0|atconv|Add17~10_combout ),
	.cout(\Master_0|atconv|Add17~11 ));
// synopsys translate_off
defparam \Master_0|atconv|Add17~10 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|Add17~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \Master_0|WDATA_M[9]~11 (
// Equation(s):
// \Master_0|WDATA_M[9]~11_combout  = (\Master_0|atconv|layer0_ceb~combout  & ((\Master_0|WDATA_M[15]~0_combout ) # ((\Master_0|atconv|acc [13])))) # (!\Master_0|atconv|layer0_ceb~combout  & (!\Master_0|WDATA_M[15]~0_combout  & 
// (\Master_0|atconv|max_val[9]~5_combout )))

	.dataa(\Master_0|atconv|layer0_ceb~combout ),
	.datab(\Master_0|WDATA_M[15]~0_combout ),
	.datac(\Master_0|atconv|max_val[9]~5_combout ),
	.datad(\Master_0|atconv|acc [13]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[9]~11 .lut_mask = 16'hBA98;
defparam \Master_0|WDATA_M[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \Master_0|WDATA_M[9]~12 (
// Equation(s):
// \Master_0|WDATA_M[9]~12_combout  = (\Master_0|WDATA_M[9]~11_combout  & ((\Master_0|atconv|Add10~18_combout ) # ((!\Master_0|WDATA_M[15]~0_combout )))) # (!\Master_0|WDATA_M[9]~11_combout  & (((\Master_0|atconv|Add17~10_combout  & 
// \Master_0|WDATA_M[15]~0_combout ))))

	.dataa(\Master_0|atconv|Add10~18_combout ),
	.datab(\Master_0|atconv|Add17~10_combout ),
	.datac(\Master_0|WDATA_M[9]~11_combout ),
	.datad(\Master_0|WDATA_M[15]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[9]~12 .lut_mask = 16'hACF0;
defparam \Master_0|WDATA_M[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \u_BUS|WDATA_S1[9]~14 (
// Equation(s):
// \u_BUS|WDATA_S1[9]~14_combout  = (\u_BUS|WDATA_S1[4]~8_combout  & \Master_0|WDATA_M[9]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[4]~8_combout ),
	.datad(\Master_0|WDATA_M[9]~12_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[9]~14 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S1[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \Master_0|atconv|max_val[10]~6 (
// Equation(s):
// \Master_0|atconv|max_val[10]~6_combout  = (\Master_0|atconv|LessThan8~30_combout  & (\Master_0|atconv|max1[10]~6_combout )) # (!\Master_0|atconv|LessThan8~30_combout  & ((\Master_0|atconv|max2[10]~6_combout )))

	.dataa(gnd),
	.datab(\Master_0|atconv|LessThan8~30_combout ),
	.datac(\Master_0|atconv|max1[10]~6_combout ),
	.datad(\Master_0|atconv|max2[10]~6_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max_val[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max_val[10]~6 .lut_mask = 16'hF3C0;
defparam \Master_0|atconv|max_val[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \Master_0|atconv|Add17~12 (
// Equation(s):
// \Master_0|atconv|Add17~12_combout  = (\Master_0|atconv|max_val[10]~6_combout  & (\Master_0|atconv|Add17~11  $ (GND))) # (!\Master_0|atconv|max_val[10]~6_combout  & (!\Master_0|atconv|Add17~11  & VCC))
// \Master_0|atconv|Add17~13  = CARRY((\Master_0|atconv|max_val[10]~6_combout  & !\Master_0|atconv|Add17~11 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|max_val[10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add17~11 ),
	.combout(\Master_0|atconv|Add17~12_combout ),
	.cout(\Master_0|atconv|Add17~13 ));
// synopsys translate_off
defparam \Master_0|atconv|Add17~12 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|Add17~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \Master_0|atconv|Add10~20 (
// Equation(s):
// \Master_0|atconv|Add10~20_combout  = (\Master_0|atconv|acc [14] & (\Master_0|atconv|Add10~19  $ (GND))) # (!\Master_0|atconv|acc [14] & (!\Master_0|atconv|Add10~19  & VCC))
// \Master_0|atconv|Add10~21  = CARRY((\Master_0|atconv|acc [14] & !\Master_0|atconv|Add10~19 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add10~19 ),
	.combout(\Master_0|atconv|Add10~20_combout ),
	.cout(\Master_0|atconv|Add10~21 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~20 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|Add10~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N20
cycloneive_lcell_comb \Master_0|WDATA_M[10]~13 (
// Equation(s):
// \Master_0|WDATA_M[10]~13_combout  = (\Master_0|atconv|layer0_ceb~combout  & (((\Master_0|WDATA_M[15]~0_combout ) # (\Master_0|atconv|acc [14])))) # (!\Master_0|atconv|layer0_ceb~combout  & (\Master_0|atconv|max_val[10]~6_combout  & 
// (!\Master_0|WDATA_M[15]~0_combout )))

	.dataa(\Master_0|atconv|max_val[10]~6_combout ),
	.datab(\Master_0|atconv|layer0_ceb~combout ),
	.datac(\Master_0|WDATA_M[15]~0_combout ),
	.datad(\Master_0|atconv|acc [14]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[10]~13 .lut_mask = 16'hCEC2;
defparam \Master_0|WDATA_M[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N14
cycloneive_lcell_comb \Master_0|WDATA_M[10]~14 (
// Equation(s):
// \Master_0|WDATA_M[10]~14_combout  = (\Master_0|WDATA_M[15]~0_combout  & ((\Master_0|WDATA_M[10]~13_combout  & ((\Master_0|atconv|Add10~20_combout ))) # (!\Master_0|WDATA_M[10]~13_combout  & (\Master_0|atconv|Add17~12_combout )))) # 
// (!\Master_0|WDATA_M[15]~0_combout  & (((\Master_0|WDATA_M[10]~13_combout ))))

	.dataa(\Master_0|atconv|Add17~12_combout ),
	.datab(\Master_0|atconv|Add10~20_combout ),
	.datac(\Master_0|WDATA_M[15]~0_combout ),
	.datad(\Master_0|WDATA_M[10]~13_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[10]~14 .lut_mask = 16'hCFA0;
defparam \Master_0|WDATA_M[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N4
cycloneive_lcell_comb \u_BUS|WDATA_S1[10]~15 (
// Equation(s):
// \u_BUS|WDATA_S1[10]~15_combout  = (\u_BUS|WDATA_S1[4]~8_combout  & \Master_0|WDATA_M[10]~14_combout )

	.dataa(gnd),
	.datab(\u_BUS|WDATA_S1[4]~8_combout ),
	.datac(\Master_0|WDATA_M[10]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[10]~15 .lut_mask = 16'hC0C0;
defparam \u_BUS|WDATA_S1[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \Master_0|atconv|max_val[11]~7 (
// Equation(s):
// \Master_0|atconv|max_val[11]~7_combout  = (\Master_0|atconv|LessThan8~30_combout  & (\Master_0|atconv|max1[11]~5_combout )) # (!\Master_0|atconv|LessThan8~30_combout  & ((\Master_0|atconv|max2[11]~5_combout )))

	.dataa(\Master_0|atconv|max1[11]~5_combout ),
	.datab(\Master_0|atconv|LessThan8~30_combout ),
	.datac(\Master_0|atconv|max2[11]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|atconv|max_val[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max_val[11]~7 .lut_mask = 16'hB8B8;
defparam \Master_0|atconv|max_val[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \Master_0|atconv|Add17~14 (
// Equation(s):
// \Master_0|atconv|Add17~14_combout  = (\Master_0|atconv|max_val[11]~7_combout  & (!\Master_0|atconv|Add17~13 )) # (!\Master_0|atconv|max_val[11]~7_combout  & ((\Master_0|atconv|Add17~13 ) # (GND)))
// \Master_0|atconv|Add17~15  = CARRY((!\Master_0|atconv|Add17~13 ) # (!\Master_0|atconv|max_val[11]~7_combout ))

	.dataa(gnd),
	.datab(\Master_0|atconv|max_val[11]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add17~13 ),
	.combout(\Master_0|atconv|Add17~14_combout ),
	.cout(\Master_0|atconv|Add17~15 ));
// synopsys translate_off
defparam \Master_0|atconv|Add17~14 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|Add17~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N30
cycloneive_lcell_comb \Master_0|WDATA_M[11]~15 (
// Equation(s):
// \Master_0|WDATA_M[11]~15_combout  = (\Master_0|WDATA_M[15]~0_combout  & (((\Master_0|atconv|layer0_ceb~combout )))) # (!\Master_0|WDATA_M[15]~0_combout  & ((\Master_0|atconv|layer0_ceb~combout  & ((\Master_0|atconv|acc [15]))) # 
// (!\Master_0|atconv|layer0_ceb~combout  & (\Master_0|atconv|max_val[11]~7_combout ))))

	.dataa(\Master_0|WDATA_M[15]~0_combout ),
	.datab(\Master_0|atconv|max_val[11]~7_combout ),
	.datac(\Master_0|atconv|acc [15]),
	.datad(\Master_0|atconv|layer0_ceb~combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[11]~15 .lut_mask = 16'hFA44;
defparam \Master_0|WDATA_M[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \Master_0|atconv|Add10~22 (
// Equation(s):
// \Master_0|atconv|Add10~22_combout  = (\Master_0|atconv|acc [15] & (!\Master_0|atconv|Add10~21 )) # (!\Master_0|atconv|acc [15] & ((\Master_0|atconv|Add10~21 ) # (GND)))
// \Master_0|atconv|Add10~23  = CARRY((!\Master_0|atconv|Add10~21 ) # (!\Master_0|atconv|acc [15]))

	.dataa(\Master_0|atconv|acc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add10~21 ),
	.combout(\Master_0|atconv|Add10~22_combout ),
	.cout(\Master_0|atconv|Add10~23 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~22 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|Add10~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N16
cycloneive_lcell_comb \Master_0|WDATA_M[11]~16 (
// Equation(s):
// \Master_0|WDATA_M[11]~16_combout  = (\Master_0|WDATA_M[15]~0_combout  & ((\Master_0|WDATA_M[11]~15_combout  & ((\Master_0|atconv|Add10~22_combout ))) # (!\Master_0|WDATA_M[11]~15_combout  & (\Master_0|atconv|Add17~14_combout )))) # 
// (!\Master_0|WDATA_M[15]~0_combout  & (((\Master_0|WDATA_M[11]~15_combout ))))

	.dataa(\Master_0|WDATA_M[15]~0_combout ),
	.datab(\Master_0|atconv|Add17~14_combout ),
	.datac(\Master_0|WDATA_M[11]~15_combout ),
	.datad(\Master_0|atconv|Add10~22_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[11]~16 .lut_mask = 16'hF858;
defparam \Master_0|WDATA_M[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N2
cycloneive_lcell_comb \u_BUS|WDATA_S1[11]~16 (
// Equation(s):
// \u_BUS|WDATA_S1[11]~16_combout  = (\u_BUS|WDATA_S1[4]~8_combout  & \Master_0|WDATA_M[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[4]~8_combout ),
	.datad(\Master_0|WDATA_M[11]~16_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[11]~16 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S1[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N20
cycloneive_lcell_comb \Master_0|atconv|max_val[12]~8 (
// Equation(s):
// \Master_0|atconv|max_val[12]~8_combout  = (\Master_0|atconv|LessThan8~30_combout  & (\Master_0|atconv|max1[12]~4_combout )) # (!\Master_0|atconv|LessThan8~30_combout  & ((\Master_0|atconv|max2[12]~4_combout )))

	.dataa(\Master_0|atconv|LessThan8~30_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|max1[12]~4_combout ),
	.datad(\Master_0|atconv|max2[12]~4_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max_val[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max_val[12]~8 .lut_mask = 16'hF5A0;
defparam \Master_0|atconv|max_val[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \Master_0|atconv|Add17~16 (
// Equation(s):
// \Master_0|atconv|Add17~16_combout  = (\Master_0|atconv|max_val[12]~8_combout  & (\Master_0|atconv|Add17~15  $ (GND))) # (!\Master_0|atconv|max_val[12]~8_combout  & (!\Master_0|atconv|Add17~15  & VCC))
// \Master_0|atconv|Add17~17  = CARRY((\Master_0|atconv|max_val[12]~8_combout  & !\Master_0|atconv|Add17~15 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|max_val[12]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add17~15 ),
	.combout(\Master_0|atconv|Add17~16_combout ),
	.cout(\Master_0|atconv|Add17~17 ));
// synopsys translate_off
defparam \Master_0|atconv|Add17~16 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|Add17~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \Master_0|atconv|Add10~24 (
// Equation(s):
// \Master_0|atconv|Add10~24_combout  = (\Master_0|atconv|acc [16] & (\Master_0|atconv|Add10~23  $ (GND))) # (!\Master_0|atconv|acc [16] & (!\Master_0|atconv|Add10~23  & VCC))
// \Master_0|atconv|Add10~25  = CARRY((\Master_0|atconv|acc [16] & !\Master_0|atconv|Add10~23 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|acc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add10~23 ),
	.combout(\Master_0|atconv|Add10~24_combout ),
	.cout(\Master_0|atconv|Add10~25 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~24 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|Add10~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \Master_0|WDATA_M[12]~17 (
// Equation(s):
// \Master_0|WDATA_M[12]~17_combout  = (\Master_0|atconv|layer0_ceb~combout  & ((\Master_0|WDATA_M[15]~0_combout ) # ((\Master_0|atconv|acc [16])))) # (!\Master_0|atconv|layer0_ceb~combout  & (!\Master_0|WDATA_M[15]~0_combout  & 
// ((\Master_0|atconv|max_val[12]~8_combout ))))

	.dataa(\Master_0|atconv|layer0_ceb~combout ),
	.datab(\Master_0|WDATA_M[15]~0_combout ),
	.datac(\Master_0|atconv|acc [16]),
	.datad(\Master_0|atconv|max_val[12]~8_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[12]~17 .lut_mask = 16'hB9A8;
defparam \Master_0|WDATA_M[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \Master_0|WDATA_M[12]~18 (
// Equation(s):
// \Master_0|WDATA_M[12]~18_combout  = (\Master_0|WDATA_M[15]~0_combout  & ((\Master_0|WDATA_M[12]~17_combout  & ((\Master_0|atconv|Add10~24_combout ))) # (!\Master_0|WDATA_M[12]~17_combout  & (\Master_0|atconv|Add17~16_combout )))) # 
// (!\Master_0|WDATA_M[15]~0_combout  & (((\Master_0|WDATA_M[12]~17_combout ))))

	.dataa(\Master_0|WDATA_M[15]~0_combout ),
	.datab(\Master_0|atconv|Add17~16_combout ),
	.datac(\Master_0|atconv|Add10~24_combout ),
	.datad(\Master_0|WDATA_M[12]~17_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[12]~18 .lut_mask = 16'hF588;
defparam \Master_0|WDATA_M[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \u_BUS|WDATA_S1[12]~17 (
// Equation(s):
// \u_BUS|WDATA_S1[12]~17_combout  = (\Master_0|WDATA_M[12]~18_combout  & \u_BUS|WDATA_S1[4]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|WDATA_M[12]~18_combout ),
	.datad(\u_BUS|WDATA_S1[4]~8_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[12]~17 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S1[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N26
cycloneive_lcell_comb \Master_0|atconv|max_val[13]~9 (
// Equation(s):
// \Master_0|atconv|max_val[13]~9_combout  = (\Master_0|atconv|LessThan8~30_combout  & ((\Master_0|atconv|max1[13]~3_combout ))) # (!\Master_0|atconv|LessThan8~30_combout  & (\Master_0|atconv|max2[13]~3_combout ))

	.dataa(\Master_0|atconv|LessThan8~30_combout ),
	.datab(\Master_0|atconv|max2[13]~3_combout ),
	.datac(gnd),
	.datad(\Master_0|atconv|max1[13]~3_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max_val[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max_val[13]~9 .lut_mask = 16'hEE44;
defparam \Master_0|atconv|max_val[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \Master_0|atconv|Add17~18 (
// Equation(s):
// \Master_0|atconv|Add17~18_combout  = (\Master_0|atconv|max_val[13]~9_combout  & (!\Master_0|atconv|Add17~17 )) # (!\Master_0|atconv|max_val[13]~9_combout  & ((\Master_0|atconv|Add17~17 ) # (GND)))
// \Master_0|atconv|Add17~19  = CARRY((!\Master_0|atconv|Add17~17 ) # (!\Master_0|atconv|max_val[13]~9_combout ))

	.dataa(\Master_0|atconv|max_val[13]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add17~17 ),
	.combout(\Master_0|atconv|Add17~18_combout ),
	.cout(\Master_0|atconv|Add17~19 ));
// synopsys translate_off
defparam \Master_0|atconv|Add17~18 .lut_mask = 16'h5A5F;
defparam \Master_0|atconv|Add17~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \Master_0|atconv|Add10~26 (
// Equation(s):
// \Master_0|atconv|Add10~26_combout  = (\Master_0|atconv|acc [17] & (!\Master_0|atconv|Add10~25 )) # (!\Master_0|atconv|acc [17] & ((\Master_0|atconv|Add10~25 ) # (GND)))
// \Master_0|atconv|Add10~27  = CARRY((!\Master_0|atconv|Add10~25 ) # (!\Master_0|atconv|acc [17]))

	.dataa(gnd),
	.datab(\Master_0|atconv|acc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add10~25 ),
	.combout(\Master_0|atconv|Add10~26_combout ),
	.cout(\Master_0|atconv|Add10~27 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~26 .lut_mask = 16'h3C3F;
defparam \Master_0|atconv|Add10~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N24
cycloneive_lcell_comb \Master_0|WDATA_M[13]~19 (
// Equation(s):
// \Master_0|WDATA_M[13]~19_combout  = (\Master_0|atconv|layer0_ceb~combout  & (((\Master_0|WDATA_M[15]~0_combout ) # (\Master_0|atconv|acc [17])))) # (!\Master_0|atconv|layer0_ceb~combout  & (\Master_0|atconv|max_val[13]~9_combout  & 
// (!\Master_0|WDATA_M[15]~0_combout )))

	.dataa(\Master_0|atconv|max_val[13]~9_combout ),
	.datab(\Master_0|atconv|layer0_ceb~combout ),
	.datac(\Master_0|WDATA_M[15]~0_combout ),
	.datad(\Master_0|atconv|acc [17]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[13]~19 .lut_mask = 16'hCEC2;
defparam \Master_0|WDATA_M[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N10
cycloneive_lcell_comb \Master_0|WDATA_M[13]~20 (
// Equation(s):
// \Master_0|WDATA_M[13]~20_combout  = (\Master_0|WDATA_M[15]~0_combout  & ((\Master_0|WDATA_M[13]~19_combout  & ((\Master_0|atconv|Add10~26_combout ))) # (!\Master_0|WDATA_M[13]~19_combout  & (\Master_0|atconv|Add17~18_combout )))) # 
// (!\Master_0|WDATA_M[15]~0_combout  & (((\Master_0|WDATA_M[13]~19_combout ))))

	.dataa(\Master_0|WDATA_M[15]~0_combout ),
	.datab(\Master_0|atconv|Add17~18_combout ),
	.datac(\Master_0|atconv|Add10~26_combout ),
	.datad(\Master_0|WDATA_M[13]~19_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[13]~20 .lut_mask = 16'hF588;
defparam \Master_0|WDATA_M[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N12
cycloneive_lcell_comb \u_BUS|WDATA_S1[13]~18 (
// Equation(s):
// \u_BUS|WDATA_S1[13]~18_combout  = (\u_BUS|WDATA_S1[4]~8_combout  & \Master_0|WDATA_M[13]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[4]~8_combout ),
	.datad(\Master_0|WDATA_M[13]~20_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[13]~18 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S1[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \Master_0|atconv|max_val[14]~10 (
// Equation(s):
// \Master_0|atconv|max_val[14]~10_combout  = (\Master_0|atconv|LessThan8~30_combout  & ((\Master_0|atconv|max1[14]~2_combout ))) # (!\Master_0|atconv|LessThan8~30_combout  & (\Master_0|atconv|max2[14]~2_combout ))

	.dataa(\Master_0|atconv|max2[14]~2_combout ),
	.datab(\Master_0|atconv|LessThan8~30_combout ),
	.datac(gnd),
	.datad(\Master_0|atconv|max1[14]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max_val[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max_val[14]~10 .lut_mask = 16'hEE22;
defparam \Master_0|atconv|max_val[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \Master_0|WDATA_M[14]~21 (
// Equation(s):
// \Master_0|WDATA_M[14]~21_combout  = (\Master_0|atconv|layer0_ceb~combout  & (((\Master_0|WDATA_M[15]~0_combout ) # (\Master_0|atconv|acc [18])))) # (!\Master_0|atconv|layer0_ceb~combout  & (\Master_0|atconv|max_val[14]~10_combout  & 
// (!\Master_0|WDATA_M[15]~0_combout )))

	.dataa(\Master_0|atconv|layer0_ceb~combout ),
	.datab(\Master_0|atconv|max_val[14]~10_combout ),
	.datac(\Master_0|WDATA_M[15]~0_combout ),
	.datad(\Master_0|atconv|acc [18]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[14]~21 .lut_mask = 16'hAEA4;
defparam \Master_0|WDATA_M[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \Master_0|atconv|Add10~28 (
// Equation(s):
// \Master_0|atconv|Add10~28_combout  = (\Master_0|atconv|acc [18] & (\Master_0|atconv|Add10~27  $ (GND))) # (!\Master_0|atconv|acc [18] & (!\Master_0|atconv|Add10~27  & VCC))
// \Master_0|atconv|Add10~29  = CARRY((\Master_0|atconv|acc [18] & !\Master_0|atconv|Add10~27 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|acc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add10~27 ),
	.combout(\Master_0|atconv|Add10~28_combout ),
	.cout(\Master_0|atconv|Add10~29 ));
// synopsys translate_off
defparam \Master_0|atconv|Add10~28 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|Add10~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneive_lcell_comb \Master_0|atconv|Add17~20 (
// Equation(s):
// \Master_0|atconv|Add17~20_combout  = (\Master_0|atconv|max_val[14]~10_combout  & (\Master_0|atconv|Add17~19  $ (GND))) # (!\Master_0|atconv|max_val[14]~10_combout  & (!\Master_0|atconv|Add17~19  & VCC))
// \Master_0|atconv|Add17~21  = CARRY((\Master_0|atconv|max_val[14]~10_combout  & !\Master_0|atconv|Add17~19 ))

	.dataa(gnd),
	.datab(\Master_0|atconv|max_val[14]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|atconv|Add17~19 ),
	.combout(\Master_0|atconv|Add17~20_combout ),
	.cout(\Master_0|atconv|Add17~21 ));
// synopsys translate_off
defparam \Master_0|atconv|Add17~20 .lut_mask = 16'hC30C;
defparam \Master_0|atconv|Add17~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \Master_0|WDATA_M[14]~22 (
// Equation(s):
// \Master_0|WDATA_M[14]~22_combout  = (\Master_0|WDATA_M[14]~21_combout  & ((\Master_0|atconv|Add10~28_combout ) # ((!\Master_0|WDATA_M[15]~0_combout )))) # (!\Master_0|WDATA_M[14]~21_combout  & (((\Master_0|WDATA_M[15]~0_combout  & 
// \Master_0|atconv|Add17~20_combout ))))

	.dataa(\Master_0|WDATA_M[14]~21_combout ),
	.datab(\Master_0|atconv|Add10~28_combout ),
	.datac(\Master_0|WDATA_M[15]~0_combout ),
	.datad(\Master_0|atconv|Add17~20_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[14]~22 .lut_mask = 16'hDA8A;
defparam \Master_0|WDATA_M[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \u_BUS|WDATA_S1[14]~19 (
// Equation(s):
// \u_BUS|WDATA_S1[14]~19_combout  = (\Master_0|WDATA_M[14]~22_combout  & \u_BUS|WDATA_S1[4]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|WDATA_M[14]~22_combout ),
	.datad(\u_BUS|WDATA_S1[4]~8_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[14]~19 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S1[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N0
cycloneive_lcell_comb \Master_0|atconv|max_val[15]~11 (
// Equation(s):
// \Master_0|atconv|max_val[15]~11_combout  = (\Master_0|atconv|LessThan8~30_combout  & ((\Master_0|atconv|max1[15]~1_combout ))) # (!\Master_0|atconv|LessThan8~30_combout  & (\Master_0|atconv|max2[15]~1_combout ))

	.dataa(\Master_0|atconv|max2[15]~1_combout ),
	.datab(gnd),
	.datac(\Master_0|atconv|LessThan8~30_combout ),
	.datad(\Master_0|atconv|max1[15]~1_combout ),
	.cin(gnd),
	.combout(\Master_0|atconv|max_val[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|max_val[15]~11 .lut_mask = 16'hFA0A;
defparam \Master_0|atconv|max_val[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \Master_0|atconv|Add17~22 (
// Equation(s):
// \Master_0|atconv|Add17~22_combout  = \Master_0|atconv|Add17~21  $ (\Master_0|atconv|max_val[15]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|max_val[15]~11_combout ),
	.cin(\Master_0|atconv|Add17~21 ),
	.combout(\Master_0|atconv|Add17~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add17~22 .lut_mask = 16'h0FF0;
defparam \Master_0|atconv|Add17~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \Master_0|atconv|Add10~30 (
// Equation(s):
// \Master_0|atconv|Add10~30_combout  = \Master_0|atconv|Add10~29  $ (\Master_0|atconv|acc [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|atconv|acc [19]),
	.cin(\Master_0|atconv|Add10~29 ),
	.combout(\Master_0|atconv|Add10~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|atconv|Add10~30 .lut_mask = 16'h0FF0;
defparam \Master_0|atconv|Add10~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N18
cycloneive_lcell_comb \Master_0|WDATA_M[15]~23 (
// Equation(s):
// \Master_0|WDATA_M[15]~23_combout  = (\Master_0|WDATA_M[15]~0_combout  & (\Master_0|atconv|layer0_ceb~combout )) # (!\Master_0|WDATA_M[15]~0_combout  & ((\Master_0|atconv|layer0_ceb~combout  & ((\Master_0|atconv|acc [19]))) # 
// (!\Master_0|atconv|layer0_ceb~combout  & (\Master_0|atconv|max_val[15]~11_combout ))))

	.dataa(\Master_0|WDATA_M[15]~0_combout ),
	.datab(\Master_0|atconv|layer0_ceb~combout ),
	.datac(\Master_0|atconv|max_val[15]~11_combout ),
	.datad(\Master_0|atconv|acc [19]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[15]~23 .lut_mask = 16'hDC98;
defparam \Master_0|WDATA_M[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N0
cycloneive_lcell_comb \Master_0|WDATA_M[15]~24 (
// Equation(s):
// \Master_0|WDATA_M[15]~24_combout  = (\Master_0|WDATA_M[15]~0_combout  & ((\Master_0|WDATA_M[15]~23_combout  & ((\Master_0|atconv|Add10~30_combout ))) # (!\Master_0|WDATA_M[15]~23_combout  & (\Master_0|atconv|Add17~22_combout )))) # 
// (!\Master_0|WDATA_M[15]~0_combout  & (((\Master_0|WDATA_M[15]~23_combout ))))

	.dataa(\Master_0|atconv|Add17~22_combout ),
	.datab(\Master_0|atconv|Add10~30_combout ),
	.datac(\Master_0|WDATA_M[15]~0_combout ),
	.datad(\Master_0|WDATA_M[15]~23_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[15]~24 .lut_mask = 16'hCFA0;
defparam \Master_0|WDATA_M[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N22
cycloneive_lcell_comb \u_BUS|WDATA_S1[15]~20 (
// Equation(s):
// \u_BUS|WDATA_S1[15]~20_combout  = (\u_BUS|WDATA_S1[4]~8_combout  & \Master_0|WDATA_M[15]~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[4]~8_combout ),
	.datad(\Master_0|WDATA_M[15]~24_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[15]~20 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S1[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N6
cycloneive_lcell_comb \Slave_1|SRAM_ceb~1 (
// Equation(s):
// \Slave_1|SRAM_ceb~1_combout  = (!\Master_0|atconv|cur_state.WRITE_L1~q  & (!\Master_0|atconv|cur_state.FETCH~q  & ((\Master_0|atconv|cur_state.WRITE_L0~q ) # (\Master_0|atconv|cur_state.READ_L0~q ))))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_ceb~1_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_ceb~1 .lut_mask = 16'h0032;
defparam \Slave_1|SRAM_ceb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \u_BUS|WVALID_S1~0 (
// Equation(s):
// \u_BUS|WVALID_S1~0_combout  = (!\Master_0|atconv|cur_state.FETCH~q  & (\Master_0|atconv|cur_state.WRITE_L0~q  & !\Master_0|atconv|cur_state.WRITE_L1~q ))

	.dataa(gnd),
	.datab(\Master_0|atconv|cur_state.FETCH~q ),
	.datac(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datad(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\u_BUS|WVALID_S1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WVALID_S1~0 .lut_mask = 16'h0030;
defparam \u_BUS|WVALID_S1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneive_lcell_comb \u_BUS|ADDR_S2[0]~0 (
// Equation(s):
// \u_BUS|ADDR_S2[0]~0_combout  = (\u_BUS|Decoder0~1_combout  & ((\Master_0|atconv|cur_state.FETCH~q  & ((\Master_0|ADDR_M[0]~12_combout ))) # (!\Master_0|atconv|cur_state.FETCH~q  & (\Master_0|ADDR_M[0]~14_combout ))))

	.dataa(\Master_0|ADDR_M[0]~14_combout ),
	.datab(\u_BUS|Decoder0~1_combout ),
	.datac(\Master_0|atconv|cur_state.FETCH~q ),
	.datad(\Master_0|ADDR_M[0]~12_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[0]~0 .lut_mask = 16'hC808;
defparam \u_BUS|ADDR_S2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \u_BUS|ADDR_S2[1]~1 (
// Equation(s):
// \u_BUS|ADDR_S2[1]~1_combout  = (\u_BUS|Decoder0~1_combout  & ((\Master_0|ADDR_M[1]~22_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|pool_col [0]))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|ADDR_M[1]~22_combout ),
	.datac(\Master_0|atconv|pool_col [0]),
	.datad(\u_BUS|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[1]~1 .lut_mask = 16'hEC00;
defparam \u_BUS|ADDR_S2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \u_BUS|ADDR_S2[2]~2 (
// Equation(s):
// \u_BUS|ADDR_S2[2]~2_combout  = (\u_BUS|Decoder0~1_combout  & ((\Master_0|ADDR_M[2]~26_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|pool_col [1]))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|ADDR_M[2]~26_combout ),
	.datac(\Master_0|atconv|pool_col [1]),
	.datad(\u_BUS|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[2]~2 .lut_mask = 16'hEC00;
defparam \u_BUS|ADDR_S2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
cycloneive_lcell_comb \u_BUS|ADDR_S2[3]~3 (
// Equation(s):
// \u_BUS|ADDR_S2[3]~3_combout  = (\u_BUS|Decoder0~1_combout  & ((\Master_0|ADDR_M[3]~30_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|pool_col [2]))))

	.dataa(\u_BUS|Decoder0~1_combout ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|atconv|pool_col [2]),
	.datad(\Master_0|ADDR_M[3]~30_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[3]~3 .lut_mask = 16'hAA80;
defparam \u_BUS|ADDR_S2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
cycloneive_lcell_comb \u_BUS|ADDR_S2[4]~4 (
// Equation(s):
// \u_BUS|ADDR_S2[4]~4_combout  = (\u_BUS|Decoder0~1_combout  & ((\Master_0|ADDR_M[4]~34_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|pool_col [3]))))

	.dataa(\u_BUS|Decoder0~1_combout ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|atconv|pool_col [3]),
	.datad(\Master_0|ADDR_M[4]~34_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[4]~4 .lut_mask = 16'hAA80;
defparam \u_BUS|ADDR_S2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N24
cycloneive_lcell_comb \u_BUS|ADDR_S2[5]~5 (
// Equation(s):
// \u_BUS|ADDR_S2[5]~5_combout  = (\u_BUS|Decoder0~1_combout  & ((\Master_0|ADDR_M[5]~37_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|pool_col [4]))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|atconv|pool_col [4]),
	.datac(\u_BUS|Decoder0~1_combout ),
	.datad(\Master_0|ADDR_M[5]~37_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[5]~5 .lut_mask = 16'hF080;
defparam \u_BUS|ADDR_S2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneive_lcell_comb \u_BUS|ADDR_S2[6]~6 (
// Equation(s):
// \u_BUS|ADDR_S2[6]~6_combout  = (\u_BUS|Decoder0~1_combout  & ((\Master_0|atconv|cur_state.FETCH~q  & (\Master_0|ADDR_M[6]~39_combout )) # (!\Master_0|atconv|cur_state.FETCH~q  & ((\Master_0|ADDR_M[6]~41_combout )))))

	.dataa(\Master_0|atconv|cur_state.FETCH~q ),
	.datab(\u_BUS|Decoder0~1_combout ),
	.datac(\Master_0|ADDR_M[6]~39_combout ),
	.datad(\Master_0|ADDR_M[6]~41_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[6]~6 .lut_mask = 16'hC480;
defparam \u_BUS|ADDR_S2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N22
cycloneive_lcell_comb \u_BUS|ADDR_S2[7]~7 (
// Equation(s):
// \u_BUS|ADDR_S2[7]~7_combout  = (\u_BUS|Decoder0~1_combout  & ((\Master_0|atconv|Add15~2_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|Add15~3_combout ))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|atconv|Add15~3_combout ),
	.datac(\u_BUS|Decoder0~1_combout ),
	.datad(\Master_0|atconv|Add15~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[7]~7 .lut_mask = 16'hF080;
defparam \u_BUS|ADDR_S2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N8
cycloneive_lcell_comb \u_BUS|ADDR_S2[8]~8 (
// Equation(s):
// \u_BUS|ADDR_S2[8]~8_combout  = (\u_BUS|Decoder0~1_combout  & ((\Master_0|atconv|Add15~5_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|Add15~6_combout ))))

	.dataa(\u_BUS|Decoder0~1_combout ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\Master_0|atconv|Add15~5_combout ),
	.datad(\Master_0|atconv|Add15~6_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[8]~8 .lut_mask = 16'hA8A0;
defparam \u_BUS|ADDR_S2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N6
cycloneive_lcell_comb \u_BUS|ADDR_S2[9]~9 (
// Equation(s):
// \u_BUS|ADDR_S2[9]~9_combout  = (\u_BUS|Decoder0~1_combout  & ((\Master_0|atconv|Add15~8_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|Add15~9_combout ))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|atconv|Add15~8_combout ),
	.datac(\u_BUS|Decoder0~1_combout ),
	.datad(\Master_0|atconv|Add15~9_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[9]~9 .lut_mask = 16'hE0C0;
defparam \u_BUS|ADDR_S2[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
cycloneive_lcell_comb \u_BUS|ADDR_S2[10]~10 (
// Equation(s):
// \u_BUS|ADDR_S2[10]~10_combout  = (\u_BUS|Decoder0~1_combout  & ((\Master_0|atconv|Add15~11_combout ) # ((\Master_0|atconv|Add15~12_combout  & \Master_0|atconv|cur_state.READ_L0~q ))))

	.dataa(\Master_0|atconv|Add15~12_combout ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\u_BUS|Decoder0~1_combout ),
	.datad(\Master_0|atconv|Add15~11_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[10]~10 .lut_mask = 16'hF080;
defparam \u_BUS|ADDR_S2[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N20
cycloneive_lcell_comb \u_BUS|ADDR_S2[11]~11 (
// Equation(s):
// \u_BUS|ADDR_S2[11]~11_combout  = (\u_BUS|Decoder0~1_combout  & ((\Master_0|atconv|Add15~14_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|Add15~15_combout ))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|atconv|Add15~14_combout ),
	.datac(\u_BUS|Decoder0~1_combout ),
	.datad(\Master_0|atconv|Add15~15_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[11]~11 .lut_mask = 16'hE0C0;
defparam \u_BUS|ADDR_S2[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N2
cycloneive_lcell_comb \u_BUS|WDATA_S2[4]~14 (
// Equation(s):
// \u_BUS|WDATA_S2[4]~14_combout  = (!\Master_0|atconv|cur_state.WRITE_L0~q  & (\Master_0|atconv|cur_state.WRITE_L1~q  & (!\Master_0|atconv|cur_state.READ_L0~q  & !\Master_0|atconv|cur_state.FETCH~q )))

	.dataa(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datab(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[4]~14 .lut_mask = 16'h0004;
defparam \u_BUS|WDATA_S2[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \u_BUS|WDATA_S2[4]~2 (
// Equation(s):
// \u_BUS|WDATA_S2[4]~2_combout  = (\Master_0|WDATA_M[4]~2_combout  & \u_BUS|WDATA_S2[4]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|WDATA_M[4]~2_combout ),
	.datad(\u_BUS|WDATA_S2[4]~14_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[4]~2 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S2[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \u_BUS|WDATA_S2[5]~3 (
// Equation(s):
// \u_BUS|WDATA_S2[5]~3_combout  = (\Master_0|WDATA_M[5]~4_combout  & \u_BUS|WDATA_S2[4]~14_combout )

	.dataa(\Master_0|WDATA_M[5]~4_combout ),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S2[4]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[5]~3 .lut_mask = 16'hA0A0;
defparam \u_BUS|WDATA_S2[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \u_BUS|WDATA_S2[6]~4 (
// Equation(s):
// \u_BUS|WDATA_S2[6]~4_combout  = (\Master_0|WDATA_M[6]~6_combout  & \u_BUS|WDATA_S2[4]~14_combout )

	.dataa(gnd),
	.datab(\Master_0|WDATA_M[6]~6_combout ),
	.datac(gnd),
	.datad(\u_BUS|WDATA_S2[4]~14_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[6]~4 .lut_mask = 16'hCC00;
defparam \u_BUS|WDATA_S2[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \u_BUS|WDATA_S2[7]~5 (
// Equation(s):
// \u_BUS|WDATA_S2[7]~5_combout  = (\Master_0|WDATA_M[7]~8_combout  & \u_BUS|WDATA_S2[4]~14_combout )

	.dataa(\Master_0|WDATA_M[7]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|WDATA_S2[4]~14_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[7]~5 .lut_mask = 16'hAA00;
defparam \u_BUS|WDATA_S2[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \u_BUS|WDATA_S2[8]~6 (
// Equation(s):
// \u_BUS|WDATA_S2[8]~6_combout  = (\u_BUS|WDATA_S2[4]~14_combout  & \Master_0|WDATA_M[8]~10_combout )

	.dataa(\u_BUS|WDATA_S2[4]~14_combout ),
	.datab(gnd),
	.datac(\Master_0|WDATA_M[8]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[8]~6 .lut_mask = 16'hA0A0;
defparam \u_BUS|WDATA_S2[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \u_BUS|WDATA_S2[9]~7 (
// Equation(s):
// \u_BUS|WDATA_S2[9]~7_combout  = (\Master_0|WDATA_M[9]~12_combout  & \u_BUS|WDATA_S2[4]~14_combout )

	.dataa(gnd),
	.datab(\Master_0|WDATA_M[9]~12_combout ),
	.datac(gnd),
	.datad(\u_BUS|WDATA_S2[4]~14_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[9]~7 .lut_mask = 16'hCC00;
defparam \u_BUS|WDATA_S2[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N28
cycloneive_lcell_comb \u_BUS|WDATA_S2[10]~8 (
// Equation(s):
// \u_BUS|WDATA_S2[10]~8_combout  = (\Master_0|WDATA_M[10]~14_combout  & \u_BUS|WDATA_S2[4]~14_combout )

	.dataa(gnd),
	.datab(\Master_0|WDATA_M[10]~14_combout ),
	.datac(\u_BUS|WDATA_S2[4]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[10]~8 .lut_mask = 16'hC0C0;
defparam \u_BUS|WDATA_S2[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N26
cycloneive_lcell_comb \u_BUS|WDATA_S2[11]~9 (
// Equation(s):
// \u_BUS|WDATA_S2[11]~9_combout  = (\u_BUS|WDATA_S2[4]~14_combout  & \Master_0|WDATA_M[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S2[4]~14_combout ),
	.datad(\Master_0|WDATA_M[11]~16_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[11]~9 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S2[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \u_BUS|WDATA_S2[12]~10 (
// Equation(s):
// \u_BUS|WDATA_S2[12]~10_combout  = (\u_BUS|WDATA_S2[4]~14_combout  & \Master_0|WDATA_M[12]~18_combout )

	.dataa(\u_BUS|WDATA_S2[4]~14_combout ),
	.datab(gnd),
	.datac(\Master_0|WDATA_M[12]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[12]~10 .lut_mask = 16'hA0A0;
defparam \u_BUS|WDATA_S2[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N8
cycloneive_lcell_comb \u_BUS|WDATA_S2[13]~11 (
// Equation(s):
// \u_BUS|WDATA_S2[13]~11_combout  = (\u_BUS|WDATA_S2[4]~14_combout  & \Master_0|WDATA_M[13]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S2[4]~14_combout ),
	.datad(\Master_0|WDATA_M[13]~20_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[13]~11 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S2[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \u_BUS|WDATA_S2[14]~12 (
// Equation(s):
// \u_BUS|WDATA_S2[14]~12_combout  = (\u_BUS|WDATA_S2[4]~14_combout  & \Master_0|WDATA_M[14]~22_combout )

	.dataa(\u_BUS|WDATA_S2[4]~14_combout ),
	.datab(gnd),
	.datac(\Master_0|WDATA_M[14]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[14]~12 .lut_mask = 16'hA0A0;
defparam \u_BUS|WDATA_S2[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N6
cycloneive_lcell_comb \u_BUS|WDATA_S2[15]~13 (
// Equation(s):
// \u_BUS|WDATA_S2[15]~13_combout  = (\u_BUS|WDATA_S2[4]~14_combout  & \Master_0|WDATA_M[15]~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S2[4]~14_combout ),
	.datad(\Master_0|WDATA_M[15]~24_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[15]~13 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S2[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneive_lcell_comb \u_BUS|Decoder0~2 (
// Equation(s):
// \u_BUS|Decoder0~2_combout  = (!\Master_0|atconv|cur_state.FETCH~q  & (((!\Master_0|atconv|cur_state.READ_L0~q  & !\Master_0|atconv|cur_state.WRITE_L0~q )) # (!\Master_0|atconv|cur_state.WRITE_L1~q )))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|atconv|cur_state.WRITE_L0~q ),
	.datac(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datad(\Master_0|atconv|cur_state.FETCH~q ),
	.cin(gnd),
	.combout(\u_BUS|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Decoder0~2 .lut_mask = 16'h001F;
defparam \u_BUS|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneive_lcell_comb \u_BUS|ADDR_S0[0]~0 (
// Equation(s):
// \u_BUS|ADDR_S0[0]~0_combout  = (!\u_BUS|Decoder0~2_combout  & ((\Master_0|atconv|cur_state.FETCH~q  & ((\Master_0|ADDR_M[0]~12_combout ))) # (!\Master_0|atconv|cur_state.FETCH~q  & (\Master_0|ADDR_M[0]~14_combout ))))

	.dataa(\Master_0|ADDR_M[0]~14_combout ),
	.datab(\u_BUS|Decoder0~2_combout ),
	.datac(\Master_0|atconv|cur_state.FETCH~q ),
	.datad(\Master_0|ADDR_M[0]~12_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[0]~0 .lut_mask = 16'h3202;
defparam \u_BUS|ADDR_S0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_lcell_comb \u_BUS|ADDR_S0[1]~1 (
// Equation(s):
// \u_BUS|ADDR_S0[1]~1_combout  = (!\u_BUS|Decoder0~2_combout  & ((\Master_0|ADDR_M[1]~22_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|pool_col [0]))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|ADDR_M[1]~22_combout ),
	.datac(\Master_0|atconv|pool_col [0]),
	.datad(\u_BUS|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[1]~1 .lut_mask = 16'h00EC;
defparam \u_BUS|ADDR_S0[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \u_BUS|ADDR_S0[2]~2 (
// Equation(s):
// \u_BUS|ADDR_S0[2]~2_combout  = (!\u_BUS|Decoder0~2_combout  & ((\Master_0|ADDR_M[2]~26_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|pool_col [1]))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|ADDR_M[2]~26_combout ),
	.datac(\Master_0|atconv|pool_col [1]),
	.datad(\u_BUS|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[2]~2 .lut_mask = 16'h00EC;
defparam \u_BUS|ADDR_S0[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneive_lcell_comb \u_BUS|ADDR_S0[3]~3 (
// Equation(s):
// \u_BUS|ADDR_S0[3]~3_combout  = (!\u_BUS|Decoder0~2_combout  & ((\Master_0|ADDR_M[3]~30_combout ) # ((\Master_0|atconv|pool_col [2] & \Master_0|atconv|cur_state.READ_L0~q ))))

	.dataa(\Master_0|atconv|pool_col [2]),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\u_BUS|Decoder0~2_combout ),
	.datad(\Master_0|ADDR_M[3]~30_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[3]~3 .lut_mask = 16'h0F08;
defparam \u_BUS|ADDR_S0[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneive_lcell_comb \u_BUS|ADDR_S0[4]~4 (
// Equation(s):
// \u_BUS|ADDR_S0[4]~4_combout  = (!\u_BUS|Decoder0~2_combout  & ((\Master_0|ADDR_M[4]~34_combout ) # ((\Master_0|atconv|pool_col [3] & \Master_0|atconv|cur_state.READ_L0~q ))))

	.dataa(\Master_0|atconv|pool_col [3]),
	.datab(\u_BUS|Decoder0~2_combout ),
	.datac(\Master_0|atconv|cur_state.READ_L0~q ),
	.datad(\Master_0|ADDR_M[4]~34_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[4]~4 .lut_mask = 16'h3320;
defparam \u_BUS|ADDR_S0[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N30
cycloneive_lcell_comb \u_BUS|ADDR_S0[5]~5 (
// Equation(s):
// \u_BUS|ADDR_S0[5]~5_combout  = (!\u_BUS|Decoder0~2_combout  & ((\Master_0|ADDR_M[5]~37_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|pool_col [4]))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|atconv|pool_col [4]),
	.datac(\u_BUS|Decoder0~2_combout ),
	.datad(\Master_0|ADDR_M[5]~37_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[5]~5 .lut_mask = 16'h0F08;
defparam \u_BUS|ADDR_S0[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_lcell_comb \u_BUS|ADDR_S0[6]~6 (
// Equation(s):
// \u_BUS|ADDR_S0[6]~6_combout  = (!\u_BUS|Decoder0~2_combout  & ((\Master_0|atconv|cur_state.FETCH~q  & (\Master_0|ADDR_M[6]~39_combout )) # (!\Master_0|atconv|cur_state.FETCH~q  & ((\Master_0|ADDR_M[6]~41_combout )))))

	.dataa(\Master_0|atconv|cur_state.FETCH~q ),
	.datab(\u_BUS|Decoder0~2_combout ),
	.datac(\Master_0|ADDR_M[6]~39_combout ),
	.datad(\Master_0|ADDR_M[6]~41_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[6]~6 .lut_mask = 16'h3120;
defparam \u_BUS|ADDR_S0[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N12
cycloneive_lcell_comb \u_BUS|ADDR_S0[7]~7 (
// Equation(s):
// \u_BUS|ADDR_S0[7]~7_combout  = (!\u_BUS|Decoder0~2_combout  & ((\Master_0|atconv|Add15~2_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|Add15~3_combout ))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|atconv|Add15~3_combout ),
	.datac(\u_BUS|Decoder0~2_combout ),
	.datad(\Master_0|atconv|Add15~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[7]~7 .lut_mask = 16'h0F08;
defparam \u_BUS|ADDR_S0[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N26
cycloneive_lcell_comb \u_BUS|ADDR_S0[8]~8 (
// Equation(s):
// \u_BUS|ADDR_S0[8]~8_combout  = (!\u_BUS|Decoder0~2_combout  & ((\Master_0|atconv|Add15~5_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|Add15~6_combout ))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\u_BUS|Decoder0~2_combout ),
	.datac(\Master_0|atconv|Add15~5_combout ),
	.datad(\Master_0|atconv|Add15~6_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[8]~8 .lut_mask = 16'h3230;
defparam \u_BUS|ADDR_S0[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N28
cycloneive_lcell_comb \u_BUS|ADDR_S0[9]~9 (
// Equation(s):
// \u_BUS|ADDR_S0[9]~9_combout  = (!\u_BUS|Decoder0~2_combout  & ((\Master_0|atconv|Add15~8_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|Add15~9_combout ))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|atconv|Add15~8_combout ),
	.datac(\u_BUS|Decoder0~2_combout ),
	.datad(\Master_0|atconv|Add15~9_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[9]~9 .lut_mask = 16'h0E0C;
defparam \u_BUS|ADDR_S0[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneive_lcell_comb \u_BUS|ADDR_S0[10]~10 (
// Equation(s):
// \u_BUS|ADDR_S0[10]~10_combout  = (!\u_BUS|Decoder0~2_combout  & ((\Master_0|atconv|Add15~11_combout ) # ((\Master_0|atconv|Add15~12_combout  & \Master_0|atconv|cur_state.READ_L0~q ))))

	.dataa(\Master_0|atconv|Add15~12_combout ),
	.datab(\Master_0|atconv|cur_state.READ_L0~q ),
	.datac(\u_BUS|Decoder0~2_combout ),
	.datad(\Master_0|atconv|Add15~11_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[10]~10 .lut_mask = 16'h0F08;
defparam \u_BUS|ADDR_S0[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N10
cycloneive_lcell_comb \u_BUS|ADDR_S0[11]~11 (
// Equation(s):
// \u_BUS|ADDR_S0[11]~11_combout  = (!\u_BUS|Decoder0~2_combout  & ((\Master_0|atconv|Add15~14_combout ) # ((\Master_0|atconv|cur_state.READ_L0~q  & \Master_0|atconv|Add15~15_combout ))))

	.dataa(\Master_0|atconv|cur_state.READ_L0~q ),
	.datab(\Master_0|atconv|Add15~14_combout ),
	.datac(\u_BUS|Decoder0~2_combout ),
	.datad(\Master_0|atconv|Add15~15_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[11]~11 .lut_mask = 16'h0E0C;
defparam \u_BUS|ADDR_S0[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \u_BUS|RVALID_S0~0 (
// Equation(s):
// \u_BUS|RVALID_S0~0_combout  = (!\Master_0|atconv|cur_state.FETCH~q  & ((!\Master_0|atconv|cur_state.READ_L0~q ) # (!\Master_0|atconv|cur_state.WRITE_L1~q )))

	.dataa(\Master_0|atconv|cur_state.WRITE_L1~q ),
	.datab(\Master_0|atconv|cur_state.FETCH~q ),
	.datac(gnd),
	.datad(\Master_0|atconv|cur_state.READ_L0~q ),
	.cin(gnd),
	.combout(\u_BUS|RVALID_S0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RVALID_S0~0 .lut_mask = 16'h1133;
defparam \u_BUS|RVALID_S0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign done = \done~output_o ;

assign SRAM_A_L0[0] = \SRAM_A_L0[0]~output_o ;

assign SRAM_A_L0[1] = \SRAM_A_L0[1]~output_o ;

assign SRAM_A_L0[2] = \SRAM_A_L0[2]~output_o ;

assign SRAM_A_L0[3] = \SRAM_A_L0[3]~output_o ;

assign SRAM_A_L0[4] = \SRAM_A_L0[4]~output_o ;

assign SRAM_A_L0[5] = \SRAM_A_L0[5]~output_o ;

assign SRAM_A_L0[6] = \SRAM_A_L0[6]~output_o ;

assign SRAM_A_L0[7] = \SRAM_A_L0[7]~output_o ;

assign SRAM_A_L0[8] = \SRAM_A_L0[8]~output_o ;

assign SRAM_A_L0[9] = \SRAM_A_L0[9]~output_o ;

assign SRAM_A_L0[10] = \SRAM_A_L0[10]~output_o ;

assign SRAM_A_L0[11] = \SRAM_A_L0[11]~output_o ;

assign SRAM_D_L0[0] = \SRAM_D_L0[0]~output_o ;

assign SRAM_D_L0[1] = \SRAM_D_L0[1]~output_o ;

assign SRAM_D_L0[2] = \SRAM_D_L0[2]~output_o ;

assign SRAM_D_L0[3] = \SRAM_D_L0[3]~output_o ;

assign SRAM_D_L0[4] = \SRAM_D_L0[4]~output_o ;

assign SRAM_D_L0[5] = \SRAM_D_L0[5]~output_o ;

assign SRAM_D_L0[6] = \SRAM_D_L0[6]~output_o ;

assign SRAM_D_L0[7] = \SRAM_D_L0[7]~output_o ;

assign SRAM_D_L0[8] = \SRAM_D_L0[8]~output_o ;

assign SRAM_D_L0[9] = \SRAM_D_L0[9]~output_o ;

assign SRAM_D_L0[10] = \SRAM_D_L0[10]~output_o ;

assign SRAM_D_L0[11] = \SRAM_D_L0[11]~output_o ;

assign SRAM_D_L0[12] = \SRAM_D_L0[12]~output_o ;

assign SRAM_D_L0[13] = \SRAM_D_L0[13]~output_o ;

assign SRAM_D_L0[14] = \SRAM_D_L0[14]~output_o ;

assign SRAM_D_L0[15] = \SRAM_D_L0[15]~output_o ;

assign SRAM_ceb_L0 = \SRAM_ceb_L0~output_o ;

assign SRAM_web_L0 = \SRAM_web_L0~output_o ;

assign SRAM_A_L1[0] = \SRAM_A_L1[0]~output_o ;

assign SRAM_A_L1[1] = \SRAM_A_L1[1]~output_o ;

assign SRAM_A_L1[2] = \SRAM_A_L1[2]~output_o ;

assign SRAM_A_L1[3] = \SRAM_A_L1[3]~output_o ;

assign SRAM_A_L1[4] = \SRAM_A_L1[4]~output_o ;

assign SRAM_A_L1[5] = \SRAM_A_L1[5]~output_o ;

assign SRAM_A_L1[6] = \SRAM_A_L1[6]~output_o ;

assign SRAM_A_L1[7] = \SRAM_A_L1[7]~output_o ;

assign SRAM_A_L1[8] = \SRAM_A_L1[8]~output_o ;

assign SRAM_A_L1[9] = \SRAM_A_L1[9]~output_o ;

assign SRAM_A_L1[10] = \SRAM_A_L1[10]~output_o ;

assign SRAM_A_L1[11] = \SRAM_A_L1[11]~output_o ;

assign SRAM_D_L1[0] = \SRAM_D_L1[0]~output_o ;

assign SRAM_D_L1[1] = \SRAM_D_L1[1]~output_o ;

assign SRAM_D_L1[2] = \SRAM_D_L1[2]~output_o ;

assign SRAM_D_L1[3] = \SRAM_D_L1[3]~output_o ;

assign SRAM_D_L1[4] = \SRAM_D_L1[4]~output_o ;

assign SRAM_D_L1[5] = \SRAM_D_L1[5]~output_o ;

assign SRAM_D_L1[6] = \SRAM_D_L1[6]~output_o ;

assign SRAM_D_L1[7] = \SRAM_D_L1[7]~output_o ;

assign SRAM_D_L1[8] = \SRAM_D_L1[8]~output_o ;

assign SRAM_D_L1[9] = \SRAM_D_L1[9]~output_o ;

assign SRAM_D_L1[10] = \SRAM_D_L1[10]~output_o ;

assign SRAM_D_L1[11] = \SRAM_D_L1[11]~output_o ;

assign SRAM_D_L1[12] = \SRAM_D_L1[12]~output_o ;

assign SRAM_D_L1[13] = \SRAM_D_L1[13]~output_o ;

assign SRAM_D_L1[14] = \SRAM_D_L1[14]~output_o ;

assign SRAM_D_L1[15] = \SRAM_D_L1[15]~output_o ;

assign SRAM_ceb_L1 = \SRAM_ceb_L1~output_o ;

assign SRAM_web_L1 = \SRAM_web_L1~output_o ;

assign ROM_A_IMG[0] = \ROM_A_IMG[0]~output_o ;

assign ROM_A_IMG[1] = \ROM_A_IMG[1]~output_o ;

assign ROM_A_IMG[2] = \ROM_A_IMG[2]~output_o ;

assign ROM_A_IMG[3] = \ROM_A_IMG[3]~output_o ;

assign ROM_A_IMG[4] = \ROM_A_IMG[4]~output_o ;

assign ROM_A_IMG[5] = \ROM_A_IMG[5]~output_o ;

assign ROM_A_IMG[6] = \ROM_A_IMG[6]~output_o ;

assign ROM_A_IMG[7] = \ROM_A_IMG[7]~output_o ;

assign ROM_A_IMG[8] = \ROM_A_IMG[8]~output_o ;

assign ROM_A_IMG[9] = \ROM_A_IMG[9]~output_o ;

assign ROM_A_IMG[10] = \ROM_A_IMG[10]~output_o ;

assign ROM_A_IMG[11] = \ROM_A_IMG[11]~output_o ;

assign ROM_rd_IMG = \ROM_rd_IMG~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
