-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Tue Mar 15 12:23:42 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim {/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC
--               Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_2_0/design_1_dlconstant_gpio_2_0_sim_netlist.vhdl}
-- Design      : design_1_dlconstant_gpio_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1200)
`protect data_block
jGiRCQIofCdc2sgxSr7QalW7dSOz/C5YNIP0JSBW0fuZZB2/Os8gaQav5gHrp+k0i0aKRfcc1e2J
CMhodKH0XRFgsRtNvPEoXNkAcyC2UwLjZzaACyk7og8WfJa3m8Q4Ep/vic/nmsGrCdH6r6+0xsfF
7KViZMF0Aal74raBGN9OYgoBTgQ8voCEyc42+h9N7x3eHq0xnK3ibdf+dnY44in0tlj0ouahtmcE
5o51PM35fckXQvvBO1oS8qGE+4kHBwUPL6DzZo+aT1DxGLpYktCz5bfpYXrAypsblMC3q8hmQLjc
eEXo47RUV8VQdGvd8l3XgiycRHSy36kVid2l/dqa9iVsKFSa/nIZHowWBBX5XfGJqAsZwL37Vv0S
2s7pR5F7cKasoFID3TNAomiHWLL8yckv+mIEbt9e5JRejpUWdfx1q4XmTieWKscYPiMEmPFaKrGU
W2kyJnmNBMzQYQJxgFhhaE1+4RXrGUbVIjF+BqOPDn6aFGo8loAG3xfqIOV6OCB4xnPIY+bYNos1
2/XUJOYdhrobqZ79an1QtS7aXPmar2VQPWvHXP7Wzq4jVICeW9xuVFlvBKpyU0jppZSr+sGNGBp9
4/cS3bzHOaTQFD6bDzaTjmBZYjZKaTC3XQMld5DY+f/yzz/gg3Zu6v0acPv69RMsUUqmaWcV5WUm
hwKfUaY8pcpw1HjW4g+Qiz/TBSKkKGMzLMQnLeHsl/fBneoZ9ZaffPaa7bL07uxx2qX3OxX6lV/x
264nKhBex8eeygolwi+9fWap5iDJ2sz7Uy9xk1dLXq/tVt1tA7yShkKADHxlodE/YgSr2e+tYxUw
IaShMm9AZ5bpOINJMVMXhF86tIXP2P/fuM6qyS/VXFcVC/JmnXtrD0yvFfIYHh0ceVoW3q7TBW0p
mkh17IvbNspe7BeTasmtzbly0HHvTZSVkUyZ6hCFglTiKjrGq08edoLWZ/B0FWJLkT3xEeA04fOR
oaQMt3aezb5AyFEa77E2DpIGRMtGzmNn0x2ydg+4JxocMqhkU2jbqmHumivaHSP8bQgBQwaEVina
XgvvXNa5zi/lBSnDzdggVTnna8FrBaGceXDsC2cDx3A0JidP6bWek5tcZbdcSrwLZ/DMGCRTWgFf
yI+Ul0dyK4gu63wthQXlFu+bpUxk24Qw28a4AGKQRgT2TtTVRRK/v7W/F711Q8JO0Gxtnt4Myebe
wSR8KFsBFVJT2Rbz21ZLrzAECVOEf4VnrmYIRH4mLwW+9eWntEqTsDJqmu545kdIYzU0dS9+Dvba
GhSagWqjlRPUxtT3YWwtL2Kd4+8I0PvmahDHthA2vNauHNq3jBSTVKCCExfcA4zM50z3aYkCeaGe
p8TUEpbYJjYqMhz3dEpjN5wY08YKltn9NZoAqARfZWIQypKXAwmTo8aY1v+zyxKp1JkqOJOBnkuy
LwcM2f+RTde2koBhEwa/bW9qGm85lujjXl9eM0UIFmgVOmpo1cFyWszPX+lMKZ7MyrrPn5JVuQDL
E8HkZLk3Lr/hXqbSDah+I1F1qlhCg7mMVX+qgC7OJw1TyNjm2e3BLgx5BnGbRSu/KzZPXws5YoRr
kMTO
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_2_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_2_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_2_0 : entity is "design_1_dlconstant_gpio_2_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_2_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_2_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_2_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_2_0;

architecture STRUCTURE of design_1_dlconstant_gpio_2_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_2_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
