<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln88_fu_474_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88" VARIABLE="icmp_ln88" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="currIdx_fu_572_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:91" VARIABLE="currIdx" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln105_fu_510_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105" VARIABLE="xor_ln105" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln105_1_fu_520_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105" VARIABLE="xor_ln105_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="hash_fu_530_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105" VARIABLE="hash" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln115_fu_581_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:115" VARIABLE="sub_ln115" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="compareIdx_fu_616_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128" VARIABLE="compareIdx" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_fu_626_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_1_fu_641_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_2_fu_656_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_3_fu_671_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_4_fu_686_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_5_fu_701_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="mm_fu_723_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146" VARIABLE="mm" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_729_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" VARIABLE="add_ln147" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="lowbit_fu_735_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" VARIABLE="lowbit" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_fu_775_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="select_ln152" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_1_fu_791_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="select_ln152_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="len_fu_799_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="len" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_fu_805_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" VARIABLE="icmp_ln154" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="len_1_fu_811_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" VARIABLE="len_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln156_fu_827_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="icmp_ln156" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_fu_837_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="sub_ln156" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln156_1_fu_853_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="icmp_ln156_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_fu_859_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="and_ln156" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_1_fu_865_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="and_ln156_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_871_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" VARIABLE="add_ln157" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln157_fu_877_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" VARIABLE="icmp_ln157" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_fu_883_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="select_ln156" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="len_18_fu_891_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="len_18" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="compareIdx_1_fu_909_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128" VARIABLE="compareIdx_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_6_fu_925_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_6" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_7_fu_940_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_7" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_8_fu_955_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_8" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_9_fu_970_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_9" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_10_fu_985_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_10" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_11_fu_1000_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_11" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="mm_1_fu_1022_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146" VARIABLE="mm_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_1_fu_1028_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" VARIABLE="add_ln147_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="lowbit_1_fu_1034_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" VARIABLE="lowbit_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_2_fu_1074_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="select_ln152_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_3_fu_1090_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="select_ln152_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="len_3_fu_1098_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="len_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_1_fu_1104_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" VARIABLE="icmp_ln154_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="len_4_fu_1110_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" VARIABLE="len_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln156_2_fu_1126_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="icmp_ln156_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_1_fu_1136_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="sub_ln156_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln156_3_fu_1152_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="icmp_ln156_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_2_fu_1158_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="and_ln156_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_3_fu_1164_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="and_ln156_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_1_fu_1170_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" VARIABLE="add_ln157_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln157_1_fu_1176_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" VARIABLE="icmp_ln157_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_1_fu_1182_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="select_ln156_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="len_19_fu_1190_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="len_19" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="compareIdx_2_fu_1208_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128" VARIABLE="compareIdx_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_12_fu_1224_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_12" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_13_fu_1239_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_13" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_14_fu_1254_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_14" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_15_fu_1269_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_15" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_16_fu_1284_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_16" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_17_fu_1299_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_17" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="mm_2_fu_2037_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146" VARIABLE="mm_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_2_fu_2043_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" VARIABLE="add_ln147_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="lowbit_2_fu_2049_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" VARIABLE="lowbit_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_4_fu_2089_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="select_ln152_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_5_fu_2105_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="select_ln152_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="len_6_fu_2113_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="len_6" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_2_fu_2119_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" VARIABLE="icmp_ln154_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="len_7_fu_2125_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" VARIABLE="len_7" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln156_4_fu_1305_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="icmp_ln156_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_2_fu_2144_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="sub_ln156_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln156_5_fu_2159_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="icmp_ln156_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_4_fu_2165_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="and_ln156_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_5_fu_2170_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="and_ln156_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_2_fu_2176_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" VARIABLE="add_ln157_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln157_2_fu_2182_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" VARIABLE="icmp_ln157_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_2_fu_2188_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="select_ln156_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="len_20_fu_2196_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="len_20" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="compareIdx_3_fu_1321_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128" VARIABLE="compareIdx_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_18_fu_1337_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_18" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_19_fu_1352_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_19" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_20_fu_1367_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_20" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_21_fu_1382_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_21" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_22_fu_1397_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_22" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_23_fu_1412_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_23" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="mm_3_fu_2214_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146" VARIABLE="mm_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_3_fu_2220_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" VARIABLE="add_ln147_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="lowbit_3_fu_2226_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" VARIABLE="lowbit_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_6_fu_2266_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="select_ln152_6" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_7_fu_2282_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="select_ln152_7" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="len_9_fu_2290_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="len_9" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_3_fu_2296_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" VARIABLE="icmp_ln154_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="len_10_fu_2302_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" VARIABLE="len_10" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln156_6_fu_1418_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="icmp_ln156_6" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_3_fu_2321_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="sub_ln156_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln156_7_fu_2336_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="icmp_ln156_7" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_6_fu_2342_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="and_ln156_6" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_7_fu_2347_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="and_ln156_7" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_3_fu_2353_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" VARIABLE="add_ln157_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln157_3_fu_2359_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" VARIABLE="icmp_ln157_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_3_fu_2365_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="select_ln156_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="len_21_fu_2373_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="len_21" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="compareIdx_4_fu_1434_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128" VARIABLE="compareIdx_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_24_fu_1450_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_24" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_25_fu_1465_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_25" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_26_fu_1480_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_26" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_27_fu_1495_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_27" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_28_fu_1510_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_28" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_29_fu_1525_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_29" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="mm_4_fu_1547_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146" VARIABLE="mm_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_4_fu_1553_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" VARIABLE="add_ln147_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="lowbit_4_fu_1559_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" VARIABLE="lowbit_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_8_fu_1599_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="select_ln152_8" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_9_fu_1615_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="select_ln152_9" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="len_12_fu_1623_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="len_12" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_4_fu_1629_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" VARIABLE="icmp_ln154_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="len_13_fu_1635_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" VARIABLE="len_13" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln156_8_fu_1651_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="icmp_ln156_8" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_4_fu_1661_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="sub_ln156_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln156_9_fu_1677_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="icmp_ln156_9" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_8_fu_1683_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="and_ln156_8" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_9_fu_1689_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="and_ln156_9" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_4_fu_1695_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" VARIABLE="add_ln157_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln157_4_fu_1701_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" VARIABLE="icmp_ln157_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_4_fu_1707_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="select_ln156_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="len_22_fu_1715_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="len_22" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="compareIdx_5_fu_1733_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128" VARIABLE="compareIdx_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_30_fu_1749_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_30" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_31_fu_1764_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_31" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_32_fu_1779_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_32" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_33_fu_1794_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_33" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_34_fu_1809_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_34" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_35_fu_1824_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142" VARIABLE="icmp_ln142_35" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="mm_5_fu_1846_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146" VARIABLE="mm_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_5_fu_1852_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" VARIABLE="add_ln147_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="lowbit_5_fu_1858_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147" VARIABLE="lowbit_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_10_fu_1898_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="select_ln152_10" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_11_fu_1914_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="select_ln152_11" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="len_15_fu_1922_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152" VARIABLE="len_15" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_5_fu_1928_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" VARIABLE="icmp_ln154_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="len_16_fu_1934_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154" VARIABLE="len_16" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln156_10_fu_1950_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="icmp_ln156_10" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_5_fu_1960_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="sub_ln156_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln156_11_fu_1976_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="icmp_ln156_11" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_10_fu_1982_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="and_ln156_10" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_11_fu_1988_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="and_ln156_11" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_5_fu_1994_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" VARIABLE="add_ln157_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln157_5_fu_2000_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157" VARIABLE="icmp_ln157_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln156_5_fu_2006_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="select_ln156_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="len_17_fu_2014_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156" VARIABLE="len_17" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln172_fu_2381_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="icmp_ln172" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln172_1_fu_2386_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="icmp_ln172_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="match_len_1_fu_2390_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="match_len_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln172_2_fu_2396_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="icmp_ln172_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="match_len_3_fu_2402_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="match_len_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln172_3_fu_2410_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="icmp_ln172_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="match_len_4_fu_2416_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="match_len_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln172_4_fu_2474_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="icmp_ln172_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="match_len_6_fu_2478_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="match_len_6" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln172_5_fu_2484_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="icmp_ln172_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="match_len_7_fu_2489_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="match_len_7" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln172_fu_2500_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="or_ln172" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln172_1_fu_2506_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="or_ln172_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln172_1_fu_2430_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="select_ln172_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_2438_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="add_ln172" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln172_2_fu_2444_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="or_ln172_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln172_2_fu_2516_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="select_ln172_2" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln172_3_fu_2458_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="select_ln172_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln172_4_fu_2524_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="select_ln172_4" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_1_fu_2531_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="add_ln172_1" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln172_3_fu_2537_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="or_ln172_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln172_5_fu_2466_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="select_ln172_5" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln172_6_fu_2543_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172" VARIABLE="select_ln172_6" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_541_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88" VARIABLE="i_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="VITIS_LOOP_88_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="dict_U" SOURCE="" VARIABLE="dict" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="96" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="432 4096 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="l_3_fu_81_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191" VARIABLE="l_3" MODULE="lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes" LOOP="lz_left_bytes" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln63_fu_134_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:63" VARIABLE="icmp_ln63" MODULE="lzCompress_6_4_65536_6_1_4096_64_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="boundary_fu_144_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:87" VARIABLE="boundary" MODULE="lzCompress_6_4_65536_6_1_4096_64_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln327_fu_251_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:327" VARIABLE="icmp_ln327" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_fu_311_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="icmp_ln343" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="best_match_fu_317_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="best_match" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_fu_331_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="add_ln343" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_1_fu_341_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="icmp_ln343_1" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_fu_347_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="xor_ln343" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_1_fu_361_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="add_ln343_1" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_2_fu_371_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="icmp_ln343_2" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_1_fu_377_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="xor_ln343_1" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_2_fu_391_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="add_ln343_2" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_3_fu_401_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="icmp_ln343_3" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_2_fu_407_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="xor_ln343_2" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_3_fu_421_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="add_ln343_3" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_4_fu_431_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="icmp_ln343_4" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_3_fu_437_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="xor_ln343_3" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_4_fu_451_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="add_ln343_4" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln343_5_fu_461_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="icmp_ln343_5" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln343_4_fu_467_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="xor_ln343_4" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln343_fu_473_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="and_ln343" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln343_1_fu_479_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="and_ln343_1" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln343_2_fu_485_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="and_ln343_2" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln343_3_fu_491_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="and_ln343_3" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="best_match_1_fu_497_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="best_match_1" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="bestMatchStream_din" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:343" VARIABLE="outValue_8" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_257_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:327" VARIABLE="i_8" MODULE="lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter" LOOP="lz_bestMatchFilter" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln315_fu_156_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:315" VARIABLE="icmp_ln315" MODULE="lzBestMatchFilter_6_65536_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln355_fu_216_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:355" VARIABLE="icmp_ln355" MODULE="lzBestMatchFilter_6_65536_s" LOOP="lz_bestMatchFilter_left_over" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln355_fu_222_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:355" VARIABLE="add_ln355" MODULE="lzBestMatchFilter_6_65536_s" LOOP="lz_bestMatchFilter_left_over" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_32_1_1_U36" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:357" VARIABLE="tmp_s" MODULE="lzBestMatchFilter_6_65536_s" LOOP="lz_bestMatchFilter_left_over" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="local_mem_U" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:560" VARIABLE="local_mem" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 16384 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln572_fu_244_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572" VARIABLE="icmp_ln572" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_250_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:572" VARIABLE="i_5" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="boostFlag_fu_295_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:579" VARIABLE="boostFlag" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln588_fu_319_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:588" VARIABLE="icmp_ln588" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="skip_len_5_fu_325_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:589" VARIABLE="skip_len_5" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln590_fu_347_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590" VARIABLE="icmp_ln590" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln590_1_fu_353_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590" VARIABLE="icmp_ln590_1" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln590_fu_358_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590" VARIABLE="and_ln590" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln590_1_fu_364_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:590" VARIABLE="and_ln590_1" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="match_loc_5_fu_373_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:596" VARIABLE="match_loc_5" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="outFlag_fu_382_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:597" VARIABLE="outFlag" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln600_fu_387_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:600" VARIABLE="icmp_ln600" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="skip_len_6_fu_397_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:606" VARIABLE="skip_len_6" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="skip_len_7_fu_402_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:601" VARIABLE="skip_len_7" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="match_len_10_fu_489_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:591" VARIABLE="match_len_10" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="match_loc_4_fu_495_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:592" VARIABLE="match_loc_4" MODULE="lzBooster_255_16384_64_Pipeline_lz_booster" LOOP="lz_booster" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln559_fu_116_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:559" VARIABLE="icmp_ln559" MODULE="lzBooster_255_16384_64_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_127_p2" SOURCE="" VARIABLE="sub" MODULE="lzBooster_255_16384_64_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln617_fu_154_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:617" VARIABLE="icmp_ln617" MODULE="lzBooster_255_16384_64_s" LOOP="lz_booster_left_bytes" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_160_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_optional.hpp:617" VARIABLE="i_6" MODULE="lzBooster_255_16384_64_s" LOOP="lz_booster_left_bytes" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln59_fu_174_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:59" VARIABLE="icmp_ln59" MODULE="lz4CompressPart1_4096_1_Pipeline_lz4_divide" LOOP="lz4_divide" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln62_fu_179_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:62" VARIABLE="icmp_ln62" MODULE="lz4CompressPart1_4096_1_Pipeline_lz4_divide" LOOP="lz4_divide" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_fu_219_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:68" VARIABLE="icmp_ln68" MODULE="lz4CompressPart1_4096_1_Pipeline_lz4_divide" LOOP="lz4_divide" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln83_fu_225_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:83" VARIABLE="icmp_ln83" MODULE="lz4CompressPart1_4096_1_Pipeline_lz4_divide" LOOP="lz4_divide" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="lit_count_3_fu_236_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:81" VARIABLE="lit_count_3" MODULE="lz4CompressPart1_4096_1_Pipeline_lz4_divide" LOOP="lz4_divide" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="match_len_fu_275_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:71" VARIABLE="match_len" MODULE="lz4CompressPart1_4096_1_Pipeline_lz4_divide" LOOP="lz4_divide" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_fu_252_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:83" VARIABLE="select_ln83" MODULE="lz4CompressPart1_4096_1_Pipeline_lz4_divide" LOOP="lz4_divide" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_264_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:83" VARIABLE="i_10" MODULE="lz4CompressPart1_4096_1_Pipeline_lz4_divide" LOOP="lz4_divide" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_153_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:51" VARIABLE="icmp_ln51" MODULE="lz4CompressPart1_4096_1_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_159_p2" SOURCE="" VARIABLE="sub" MODULE="lz4CompressPart1_4096_1_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln129_fu_321_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:129" VARIABLE="icmp_ln129" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln129_fu_326_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:129" VARIABLE="xor_ln129" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln129_fu_332_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:129" VARIABLE="or_ln129" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="match_len_ge_255_fu_361_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:235" VARIABLE="match_len_ge_255" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="outValue_13_fu_371_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:236" VARIABLE="outValue_13" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="match_length_11_fu_379_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:239" VARIABLE="match_length_11" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="match_length_12_fu_385_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:238" VARIABLE="match_length_12" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln238_1_fu_393_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:238" VARIABLE="select_ln238_1" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="readOffsetFlag_3_fu_401_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:238" VARIABLE="readOffsetFlag_3" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln232_fu_426_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:232" VARIABLE="select_ln232" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="readOffsetFlag_2_fu_434_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:232" VARIABLE="readOffsetFlag_2" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="write_lit_length_4_fu_455_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:216" VARIABLE="write_lit_length_4" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln218_fu_461_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:218" VARIABLE="icmp_ln218" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln219_fu_467_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:219" VARIABLE="select_ln219" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="next_state_2_fu_475_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:218" VARIABLE="next_state_2" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="readOffsetFlag_1_fu_487_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:218" VARIABLE="readOffsetFlag_1" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="lit_len_ge_255_fu_507_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:204" VARIABLE="lit_len_ge_255" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="outValue_9_fu_517_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:205" VARIABLE="outValue_9" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="lit_length_4_fu_525_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:208" VARIABLE="lit_length_4" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="lit_length_5_fu_531_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:207" VARIABLE="lit_length_5" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln116_fu_539_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:116" VARIABLE="select_ln116" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_1_fu_575_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:154" VARIABLE="add_ln154_1" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_fu_597_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:157" VARIABLE="icmp_ln157" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_6_fu_603_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:157" VARIABLE="icmp_ln157_6" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="is_special_end_fu_609_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:157" VARIABLE="is_special_end" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln158_fu_615_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:158" VARIABLE="or_ln158" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="is_normal_end_fu_621_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:158" VARIABLE="is_normal_end" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="inIdx_5_fu_627_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:160" VARIABLE="inIdx_5" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln167_fu_634_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:167" VARIABLE="or_ln167" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="lit_ending_3_fu_640_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:167" VARIABLE="lit_ending_3" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="lit_len_ge_15_fu_646_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:170" VARIABLE="lit_len_ge_15" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="lit_len_gt_0_fu_652_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:171" VARIABLE="lit_len_gt_0" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln174_fu_668_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:174" VARIABLE="select_ln174" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln173_fu_676_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:173" VARIABLE="select_ln173" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="lit_length_2_fu_684_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:177" VARIABLE="lit_length_2" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="lit_length_3_fu_690_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:176" VARIABLE="lit_length_3" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln176_1_fu_698_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:176" VARIABLE="select_ln176_1" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="next_state_1_fu_706_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:176" VARIABLE="next_state_1" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="match_len_ge_15_fu_718_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:189" VARIABLE="match_len_ge_15" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln190_fu_728_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:190" VARIABLE="select_ln190" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_744_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:193" VARIABLE="add_ln193" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="match_length_10_fu_750_p3" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:192" VARIABLE="match_length_10" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_plus_one_1_fu_758_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:201" VARIABLE="match_offset_plus_one_1" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="should_write_fu_804_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:247" VARIABLE="should_write" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="compressedSize_2_fu_809_p2" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:251" VARIABLE="compressedSize_2" MODULE="lz4CompressPart2_Pipeline_lz4_compress" LOOP="lz4_compress" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="lit_outStream_U" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:291" VARIABLE="lit_outStream" MODULE="lz4Compress_4096_1_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="lenOffset_Stream_U" SOURCE="/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz4_compress.hpp:292" VARIABLE="lenOffset_Stream" MODULE="lz4Compress_4096_1_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="64 32 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c_U" SOURCE=":0" VARIABLE="input_size_c" MODULE="lz4Compress_4096_1_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="32 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="compressdStream_U" SOURCE="lz4_compress_test.cpp:54" VARIABLE="compressdStream" MODULE="lz4CompressEngineRun" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="32 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c2_U" SOURCE="lz4_compress_test.cpp:65" VARIABLE="input_size_c2" MODULE="lz4CompressEngineRun" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="32 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="bestMatchStream_U" SOURCE="lz4_compress_test.cpp:55" VARIABLE="bestMatchStream" MODULE="lz4CompressEngineRun" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="32 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c1_U" SOURCE="lz4_compress_test.cpp:65" VARIABLE="input_size_c1" MODULE="lz4CompressEngineRun" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="32 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="boosterStream_U" SOURCE="lz4_compress_test.cpp:56" VARIABLE="boosterStream" MODULE="lz4CompressEngineRun" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="32 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c_U" SOURCE="lz4_compress_test.cpp:65" VARIABLE="input_size_c" MODULE="lz4CompressEngineRun" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="32 2 1"/>
</BindInfo>
