

================================================================
== Vivado HLS Report for 'trem'
================================================================
* Date:           Mon Apr 29 23:35:12 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        trem
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   32|   32|   31|   31| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------+---------------------+-----+-----+-----+-----+---------+
        |                        |                     |  Latency  |  Interval | Pipeline|
        |        Instance        |        Module       | min | max | min | max |   Type  |
        +------------------------+---------------------+-----+-----+-----+-----+---------+
        |tremolo_calculation_U0  |tremolo_calculation  |   30|   30|   30|   30|   none  |
        |Block_proc4_U0          |Block_proc4          |    1|    1|    1|    1|   none  |
        |Block_proc_U0           |Block_proc           |    1|    1|    1|    1|   none  |
        +------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        0|      -|       0|       1|
|Instance         |        -|      5|    1835|    2598|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      5|    1835|    2599|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+------+------+
    |        Instance        |        Module       | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------+---------------------+---------+-------+------+------+
    |Block_proc_U0           |Block_proc           |        0|      0|    71|    64|
    |Block_proc4_U0          |Block_proc4          |        0|      0|    71|    64|
    |tremolo_calculation_U0  |tremolo_calculation  |        0|      5|  1693|  2470|
    +------------------------+---------------------+---------+-------+------+------+
    |Total                   |                     |        0|      5|  1835|  2598|
    +------------------------+---------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+------+-----+---------+
    |p_channel_U            |        0|  0|   1|     2|   32|       64|
    |trem_in_loc_channel_U  |        0|  0|   0|     2|   32|       64|
    +-----------------------+---------+---+----+------+-----+---------+
    |Total                  |        0|  0|   1|     4|   64|      128|
    +-----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|in_V_TDATA    |  in |   32|     axis     |     in_V     |    pointer   |
|in_V_TVALID   |  in |    1|     axis     |     in_V     |    pointer   |
|in_V_TREADY   | out |    1|     axis     |     in_V     |    pointer   |
|out_V_TDATA   | out |   32|     axis     |     out_V    |    pointer   |
|out_V_TVALID  | out |    1|     axis     |     out_V    |    pointer   |
|out_V_TREADY  |  in |    1|     axis     |     out_V    |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_none |     trem     | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none |     trem     | return value |
+--------------+-----+-----+--------------+--------------+--------------+

