{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 14:21:15 2020 " "Info: Processing started: Mon Jan 20 14:21:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~104 " "Warning: Node \"my_ram~104\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~72 " "Warning: Node \"my_ram~72\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~120 " "Warning: Node \"my_ram~120\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~88 " "Warning: Node \"my_ram~88\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~68 " "Warning: Node \"my_ram~68\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~84 " "Warning: Node \"my_ram~84\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~100 " "Warning: Node \"my_ram~100\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~116 " "Warning: Node \"my_ram~116\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~96 " "Warning: Node \"my_ram~96\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~64 " "Warning: Node \"my_ram~64\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~80 " "Warning: Node \"my_ram~80\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~112 " "Warning: Node \"my_ram~112\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~76 " "Warning: Node \"my_ram~76\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~92 " "Warning: Node \"my_ram~92\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~124 " "Warning: Node \"my_ram~124\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~108 " "Warning: Node \"my_ram~108\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~32 " "Warning: Node \"my_ram~32\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~36 " "Warning: Node \"my_ram~36\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~44 " "Warning: Node \"my_ram~44\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~40 " "Warning: Node \"my_ram~40\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~24 " "Warning: Node \"my_ram~24\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~16 " "Warning: Node \"my_ram~16\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~20 " "Warning: Node \"my_ram~20\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~28 " "Warning: Node \"my_ram~28\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~4 " "Warning: Node \"my_ram~4\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~0 " "Warning: Node \"my_ram~0\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~12 " "Warning: Node \"my_ram~12\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~8 " "Warning: Node \"my_ram~8\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~56 " "Warning: Node \"my_ram~56\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~48 " "Warning: Node \"my_ram~48\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~60 " "Warning: Node \"my_ram~60\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~52 " "Warning: Node \"my_ram~52\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~101 " "Warning: Node \"my_ram~101\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~69 " "Warning: Node \"my_ram~69\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~117 " "Warning: Node \"my_ram~117\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~85 " "Warning: Node \"my_ram~85\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~89 " "Warning: Node \"my_ram~89\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~73 " "Warning: Node \"my_ram~73\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~121 " "Warning: Node \"my_ram~121\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~105 " "Warning: Node \"my_ram~105\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~81 " "Warning: Node \"my_ram~81\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~65 " "Warning: Node \"my_ram~65\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~113 " "Warning: Node \"my_ram~113\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~97 " "Warning: Node \"my_ram~97\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~109 " "Warning: Node \"my_ram~109\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~77 " "Warning: Node \"my_ram~77\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~93 " "Warning: Node \"my_ram~93\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~125 " "Warning: Node \"my_ram~125\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~17 " "Warning: Node \"my_ram~17\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~21 " "Warning: Node \"my_ram~21\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~25 " "Warning: Node \"my_ram~25\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~29 " "Warning: Node \"my_ram~29\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~33 " "Warning: Node \"my_ram~33\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~41 " "Warning: Node \"my_ram~41\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~45 " "Warning: Node \"my_ram~45\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~37 " "Warning: Node \"my_ram~37\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~1 " "Warning: Node \"my_ram~1\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~9 " "Warning: Node \"my_ram~9\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~13 " "Warning: Node \"my_ram~13\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~5 " "Warning: Node \"my_ram~5\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~53 " "Warning: Node \"my_ram~53\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~49 " "Warning: Node \"my_ram~49\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~57 " "Warning: Node \"my_ram~57\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~61 " "Warning: Node \"my_ram~61\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~74 " "Warning: Node \"my_ram~74\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~106 " "Warning: Node \"my_ram~106\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~122 " "Warning: Node \"my_ram~122\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~90 " "Warning: Node \"my_ram~90\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~70 " "Warning: Node \"my_ram~70\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~86 " "Warning: Node \"my_ram~86\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~102 " "Warning: Node \"my_ram~102\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~118 " "Warning: Node \"my_ram~118\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~66 " "Warning: Node \"my_ram~66\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~98 " "Warning: Node \"my_ram~98\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~114 " "Warning: Node \"my_ram~114\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~82 " "Warning: Node \"my_ram~82\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~94 " "Warning: Node \"my_ram~94\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~78 " "Warning: Node \"my_ram~78\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~110 " "Warning: Node \"my_ram~110\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~126 " "Warning: Node \"my_ram~126\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~34 " "Warning: Node \"my_ram~34\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~38 " "Warning: Node \"my_ram~38\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~42 " "Warning: Node \"my_ram~42\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~46 " "Warning: Node \"my_ram~46\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~18 " "Warning: Node \"my_ram~18\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~26 " "Warning: Node \"my_ram~26\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~22 " "Warning: Node \"my_ram~22\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~30 " "Warning: Node \"my_ram~30\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~2 " "Warning: Node \"my_ram~2\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~6 " "Warning: Node \"my_ram~6\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~14 " "Warning: Node \"my_ram~14\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~10 " "Warning: Node \"my_ram~10\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~58 " "Warning: Node \"my_ram~58\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~50 " "Warning: Node \"my_ram~50\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~54 " "Warning: Node \"my_ram~54\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~62 " "Warning: Node \"my_ram~62\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~71 " "Warning: Node \"my_ram~71\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~103 " "Warning: Node \"my_ram~103\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~87 " "Warning: Node \"my_ram~87\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~119 " "Warning: Node \"my_ram~119\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~91 " "Warning: Node \"my_ram~91\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~75 " "Warning: Node \"my_ram~75\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~123 " "Warning: Node \"my_ram~123\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~107 " "Warning: Node \"my_ram~107\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~83 " "Warning: Node \"my_ram~83\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~67 " "Warning: Node \"my_ram~67\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~115 " "Warning: Node \"my_ram~115\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~99 " "Warning: Node \"my_ram~99\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~111 " "Warning: Node \"my_ram~111\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~79 " "Warning: Node \"my_ram~79\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~127 " "Warning: Node \"my_ram~127\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~95 " "Warning: Node \"my_ram~95\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~23 " "Warning: Node \"my_ram~23\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~19 " "Warning: Node \"my_ram~19\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~27 " "Warning: Node \"my_ram~27\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~31 " "Warning: Node \"my_ram~31\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~43 " "Warning: Node \"my_ram~43\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~35 " "Warning: Node \"my_ram~35\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~39 " "Warning: Node \"my_ram~39\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~47 " "Warning: Node \"my_ram~47\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~11 " "Warning: Node \"my_ram~11\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~3 " "Warning: Node \"my_ram~3\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~15 " "Warning: Node \"my_ram~15\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~7 " "Warning: Node \"my_ram~7\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~55 " "Warning: Node \"my_ram~55\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~51 " "Warning: Node \"my_ram~51\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~59 " "Warning: Node \"my_ram~59\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "my_ram~63 " "Warning: Node \"my_ram~63\" is a latch" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[1\] " "Info: Assuming node \"addr\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[2\] " "Info: Assuming node \"addr\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[3\] " "Info: Assuming node \"addr\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[0\] " "Info: Assuming node \"addr\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CS " "Info: Assuming node \"CS\" is a latch enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[4\] " "Info: Assuming node \"addr\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RW " "Info: Assuming node \"RW\" is a latch enable. Will not compute fmax for this pin." {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "48 " "Warning: Found 48 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "rtl~12 " "Info: Detected gated clock \"rtl~12\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~15 " "Info: Detected gated clock \"rtl~15\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~14 " "Info: Detected gated clock \"rtl~14\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~13 " "Info: Detected gated clock \"rtl~13\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~11 " "Info: Detected gated clock \"rtl~11\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~8 " "Info: Detected gated clock \"rtl~8\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~10 " "Info: Detected gated clock \"rtl~10\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~9 " "Info: Detected gated clock \"rtl~9\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~7 " "Info: Detected gated clock \"rtl~7\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~4 " "Info: Detected gated clock \"rtl~4\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~6 " "Info: Detected gated clock \"rtl~6\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~5 " "Info: Detected gated clock \"rtl~5\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~0 " "Info: Detected gated clock \"rtl~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~3 " "Info: Detected gated clock \"rtl~3\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~1 " "Info: Detected gated clock \"rtl~1\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~2 " "Info: Detected gated clock \"rtl~2\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~224 " "Info: Detected gated clock \"my_ram~224\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~224" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~227 " "Info: Detected gated clock \"my_ram~227\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~227" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~28 " "Info: Detected gated clock \"rtl~28\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~31 " "Info: Detected gated clock \"rtl~31\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~225 " "Info: Detected gated clock \"my_ram~225\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~225" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~226 " "Info: Detected gated clock \"my_ram~226\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~226" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~29 " "Info: Detected gated clock \"rtl~29\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~30 " "Info: Detected gated clock \"rtl~30\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~223 " "Info: Detected gated clock \"my_ram~223\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~223" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~220 " "Info: Detected gated clock \"my_ram~220\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~220" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~27 " "Info: Detected gated clock \"rtl~27\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~24 " "Info: Detected gated clock \"rtl~24\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~222 " "Info: Detected gated clock \"my_ram~222\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~222" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~221 " "Info: Detected gated clock \"my_ram~221\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~221" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~26 " "Info: Detected gated clock \"rtl~26\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~25 " "Info: Detected gated clock \"rtl~25\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~216 " "Info: Detected gated clock \"my_ram~216\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~216" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~219 " "Info: Detected gated clock \"my_ram~219\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~219" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~20 " "Info: Detected gated clock \"rtl~20\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~23 " "Info: Detected gated clock \"rtl~23\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~217 " "Info: Detected gated clock \"my_ram~217\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~217" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~218 " "Info: Detected gated clock \"my_ram~218\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~218" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~21 " "Info: Detected gated clock \"rtl~21\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~22 " "Info: Detected gated clock \"rtl~22\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~212 " "Info: Detected gated clock \"my_ram~212\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~212" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~215 " "Info: Detected gated clock \"my_ram~215\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~215" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~16 " "Info: Detected gated clock \"rtl~16\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~19 " "Info: Detected gated clock \"rtl~19\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~214 " "Info: Detected gated clock \"my_ram~214\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~214" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "my_ram~213 " "Info: Detected gated clock \"my_ram~213\" as buffer" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_ram~213" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~18 " "Info: Detected gated clock \"rtl~18\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~17 " "Info: Detected gated clock \"rtl~17\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "my_ram~108 data_in\[0\] RW 6.115 ns register " "Info: tsu for register \"my_ram~108\" (data pin = \"data_in\[0\]\", clock pin = \"RW\") is 6.115 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.084 ns + Longest pin register " "Info: + Longest pin to register delay is 8.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns data_in\[0\] 1 PIN PIN_G26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; PIN Node = 'data_in\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[0] } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.784 ns) + CELL(0.438 ns) 8.084 ns my_ram~108 2 REG LCCOMB_X24_Y12_N28 1 " "Info: 2: + IC(6.784 ns) + CELL(0.438 ns) = 8.084 ns; Loc. = LCCOMB_X24_Y12_N28; Fanout = 1; REG Node = 'my_ram~108'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { data_in[0] my_ram~108 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 16.08 % ) " "Info: Total cell delay = 1.300 ns ( 16.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.784 ns ( 83.92 % ) " "Info: Total interconnect delay = 6.784 ns ( 83.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.084 ns" { data_in[0] my_ram~108 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.084 ns" { data_in[0] {} data_in[0]~combout {} my_ram~108 {} } { 0.000ns 0.000ns 6.784ns } { 0.000ns 0.862ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.864 ns + " "Info: + Micro setup delay of destination is 0.864 ns" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RW destination 2.833 ns - Shortest register " "Info: - Shortest clock path from clock \"RW\" to destination register is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns RW 1 CLK PIN_V1 33 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 33; CLK Node = 'RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RW } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.150 ns) 2.420 ns rtl~28 2 COMB LCCOMB_X24_Y12_N2 4 " "Info: 2: + IC(1.418 ns) + CELL(0.150 ns) = 2.420 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 4; COMB Node = 'rtl~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { RW rtl~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 2.833 ns my_ram~108 3 REG LCCOMB_X24_Y12_N28 1 " "Info: 3: + IC(0.263 ns) + CELL(0.150 ns) = 2.833 ns; Loc. = LCCOMB_X24_Y12_N28; Fanout = 1; REG Node = 'my_ram~108'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { rtl~28 my_ram~108 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.152 ns ( 40.66 % ) " "Info: Total cell delay = 1.152 ns ( 40.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.681 ns ( 59.34 % ) " "Info: Total interconnect delay = 1.681 ns ( 59.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { RW rtl~28 my_ram~108 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { RW {} RW~combout {} rtl~28 {} my_ram~108 {} } { 0.000ns 0.000ns 1.418ns 0.263ns } { 0.000ns 0.852ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.084 ns" { data_in[0] my_ram~108 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.084 ns" { data_in[0] {} data_in[0]~combout {} my_ram~108 {} } { 0.000ns 0.000ns 6.784ns } { 0.000ns 0.862ns 0.438ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { RW rtl~28 my_ram~108 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { RW {} RW~combout {} rtl~28 {} my_ram~108 {} } { 0.000ns 0.000ns 1.418ns 0.263ns } { 0.000ns 0.852ns 0.150ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "addr\[0\] data_out\[1\] my_ram~41 19.309 ns register " "Info: tco from clock \"addr\[0\]\" to destination pin \"data_out\[1\]\" through register \"my_ram~41\" is 19.309 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "addr\[0\] source 7.953 ns + Longest register " "Info: + Longest clock path from clock \"addr\[0\]\" to source register is 7.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns addr\[0\] 1 CLK PIN_N25 46 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 46; CLK Node = 'addr\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.398 ns) 3.342 ns my_ram~213 2 COMB LCCOMB_X25_Y13_N2 2 " "Info: 2: + IC(1.945 ns) + CELL(0.398 ns) = 3.342 ns; Loc. = LCCOMB_X25_Y13_N2; Fanout = 2; COMB Node = 'my_ram~213'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { addr[0] my_ram~213 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.408 ns) 4.535 ns rtl~0 3 COMB LCCOMB_X24_Y16_N6 1 " "Info: 3: + IC(0.785 ns) + CELL(0.408 ns) = 4.535 ns; Loc. = LCCOMB_X24_Y16_N6; Fanout = 1; COMB Node = 'rtl~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { my_ram~213 rtl~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.788 ns) + CELL(0.000 ns) 6.323 ns rtl~0clkctrl 4 COMB CLKCTRL_G9 4 " "Info: 4: + IC(1.788 ns) + CELL(0.000 ns) = 6.323 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'rtl~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { rtl~0 rtl~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.275 ns) 7.953 ns my_ram~41 5 REG LCCOMB_X28_Y17_N0 1 " "Info: 5: + IC(1.355 ns) + CELL(0.275 ns) = 7.953 ns; Loc. = LCCOMB_X28_Y17_N0; Fanout = 1; REG Node = 'my_ram~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { rtl~0clkctrl my_ram~41 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.080 ns ( 26.15 % ) " "Info: Total cell delay = 2.080 ns ( 26.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.873 ns ( 73.85 % ) " "Info: Total interconnect delay = 5.873 ns ( 73.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { addr[0] my_ram~213 rtl~0 rtl~0clkctrl my_ram~41 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { addr[0] {} addr[0]~combout {} my_ram~213 {} rtl~0 {} rtl~0clkctrl {} my_ram~41 {} } { 0.000ns 0.000ns 1.945ns 0.785ns 1.788ns 1.355ns } { 0.000ns 0.999ns 0.398ns 0.408ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.356 ns + Longest register pin " "Info: + Longest register to pin delay is 11.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_ram~41 1 REG LCCOMB_X28_Y17_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y17_N0; Fanout = 1; REG Node = 'my_ram~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_ram~41 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.420 ns) 1.409 ns my_ram~161 2 COMB LCCOMB_X25_Y15_N8 1 " "Info: 2: + IC(0.989 ns) + CELL(0.420 ns) = 1.409 ns; Loc. = LCCOMB_X25_Y15_N8; Fanout = 1; COMB Node = 'my_ram~161'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { my_ram~41 my_ram~161 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.150 ns) 2.543 ns my_ram~162 3 COMB LCCOMB_X28_Y13_N28 1 " "Info: 3: + IC(0.984 ns) + CELL(0.150 ns) = 2.543 ns; Loc. = LCCOMB_X28_Y13_N28; Fanout = 1; COMB Node = 'my_ram~162'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { my_ram~161 my_ram~162 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.420 ns) 3.221 ns my_ram~165 4 COMB LCCOMB_X28_Y13_N0 1 " "Info: 4: + IC(0.258 ns) + CELL(0.420 ns) = 3.221 ns; Loc. = LCCOMB_X28_Y13_N0; Fanout = 1; COMB Node = 'my_ram~165'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { my_ram~162 my_ram~165 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 3.906 ns my_ram~168 5 COMB LCCOMB_X28_Y13_N22 1 " "Info: 5: + IC(0.265 ns) + CELL(0.420 ns) = 3.906 ns; Loc. = LCCOMB_X28_Y13_N22; Fanout = 1; COMB Node = 'my_ram~168'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { my_ram~165 my_ram~168 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.419 ns) 5.037 ns my_ram~169 6 COMB LCCOMB_X27_Y12_N24 1 " "Info: 6: + IC(0.712 ns) + CELL(0.419 ns) = 5.037 ns; Loc. = LCCOMB_X27_Y12_N24; Fanout = 1; COMB Node = 'my_ram~169'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { my_ram~168 my_ram~169 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.511 ns) + CELL(2.808 ns) 11.356 ns data_out\[1\] 7 PIN PIN_AF22 0 " "Info: 7: + IC(3.511 ns) + CELL(2.808 ns) = 11.356 ns; Loc. = PIN_AF22; Fanout = 0; PIN Node = 'data_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { my_ram~169 data_out[1] } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.637 ns ( 40.83 % ) " "Info: Total cell delay = 4.637 ns ( 40.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.719 ns ( 59.17 % ) " "Info: Total interconnect delay = 6.719 ns ( 59.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.356 ns" { my_ram~41 my_ram~161 my_ram~162 my_ram~165 my_ram~168 my_ram~169 data_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.356 ns" { my_ram~41 {} my_ram~161 {} my_ram~162 {} my_ram~165 {} my_ram~168 {} my_ram~169 {} data_out[1] {} } { 0.000ns 0.989ns 0.984ns 0.258ns 0.265ns 0.712ns 3.511ns } { 0.000ns 0.420ns 0.150ns 0.420ns 0.420ns 0.419ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { addr[0] my_ram~213 rtl~0 rtl~0clkctrl my_ram~41 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { addr[0] {} addr[0]~combout {} my_ram~213 {} rtl~0 {} rtl~0clkctrl {} my_ram~41 {} } { 0.000ns 0.000ns 1.945ns 0.785ns 1.788ns 1.355ns } { 0.000ns 0.999ns 0.398ns 0.408ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.356 ns" { my_ram~41 my_ram~161 my_ram~162 my_ram~165 my_ram~168 my_ram~169 data_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.356 ns" { my_ram~41 {} my_ram~161 {} my_ram~162 {} my_ram~165 {} my_ram~168 {} my_ram~169 {} data_out[1] {} } { 0.000ns 0.989ns 0.984ns 0.258ns 0.265ns 0.712ns 3.511ns } { 0.000ns 0.420ns 0.150ns 0.420ns 0.420ns 0.419ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[2\] data_out\[0\] 14.064 ns Longest " "Info: Longest tpd from source pin \"addr\[2\]\" to destination pin \"data_out\[0\]\" is 14.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns addr\[2\] 1 CLK PIN_P25 46 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 46; CLK Node = 'addr\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.082 ns) + CELL(0.437 ns) 4.518 ns my_ram~130 2 COMB LCCOMB_X27_Y13_N26 1 " "Info: 2: + IC(3.082 ns) + CELL(0.437 ns) = 4.518 ns; Loc. = LCCOMB_X27_Y13_N26; Fanout = 1; COMB Node = 'my_ram~130'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.519 ns" { addr[2] my_ram~130 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.916 ns my_ram~131 3 COMB LCCOMB_X27_Y13_N12 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 4.916 ns; Loc. = LCCOMB_X27_Y13_N12; Fanout = 1; COMB Node = 'my_ram~131'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { my_ram~130 my_ram~131 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 5.622 ns my_ram~134 4 COMB LCCOMB_X27_Y13_N24 1 " "Info: 4: + IC(0.268 ns) + CELL(0.438 ns) = 5.622 ns; Loc. = LCCOMB_X27_Y13_N24; Fanout = 1; COMB Node = 'my_ram~134'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { my_ram~131 my_ram~134 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.438 ns) 7.045 ns my_ram~137 5 COMB LCCOMB_X25_Y12_N8 1 " "Info: 5: + IC(0.985 ns) + CELL(0.438 ns) = 7.045 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 1; COMB Node = 'my_ram~137'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { my_ram~134 my_ram~137 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.150 ns) 8.178 ns my_ram~148 6 COMB LCCOMB_X23_Y16_N12 1 " "Info: 6: + IC(0.983 ns) + CELL(0.150 ns) = 8.178 ns; Loc. = LCCOMB_X23_Y16_N12; Fanout = 1; COMB Node = 'my_ram~148'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { my_ram~137 my_ram~148 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.078 ns) + CELL(2.808 ns) 14.064 ns data_out\[0\] 7 PIN PIN_AE22 0 " "Info: 7: + IC(3.078 ns) + CELL(2.808 ns) = 14.064 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'data_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { my_ram~148 data_out[0] } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.420 ns ( 38.54 % ) " "Info: Total cell delay = 5.420 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.644 ns ( 61.46 % ) " "Info: Total interconnect delay = 8.644 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.064 ns" { addr[2] my_ram~130 my_ram~131 my_ram~134 my_ram~137 my_ram~148 data_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.064 ns" { addr[2] {} addr[2]~combout {} my_ram~130 {} my_ram~131 {} my_ram~134 {} my_ram~137 {} my_ram~148 {} data_out[0] {} } { 0.000ns 0.000ns 3.082ns 0.248ns 0.268ns 0.985ns 0.983ns 3.078ns } { 0.000ns 0.999ns 0.437ns 0.150ns 0.438ns 0.438ns 0.150ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "my_ram~1 data_in\[1\] addr\[0\] 1.176 ns register " "Info: th for register \"my_ram~1\" (data pin = \"data_in\[1\]\", clock pin = \"addr\[0\]\") is 1.176 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "addr\[0\] destination 7.981 ns + Longest register " "Info: + Longest clock path from clock \"addr\[0\]\" to destination register is 7.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns addr\[0\] 1 CLK PIN_N25 46 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 46; CLK Node = 'addr\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.398 ns) 3.343 ns my_ram~222 2 COMB LCCOMB_X25_Y13_N0 2 " "Info: 2: + IC(1.946 ns) + CELL(0.398 ns) = 3.343 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 2; COMB Node = 'my_ram~222'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { addr[0] my_ram~222 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.420 ns) 4.506 ns rtl~10 3 COMB LCCOMB_X24_Y12_N22 1 " "Info: 3: + IC(0.743 ns) + CELL(0.420 ns) = 4.506 ns; Loc. = LCCOMB_X24_Y12_N22; Fanout = 1; COMB Node = 'rtl~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { my_ram~222 rtl~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(0.000 ns) 6.474 ns rtl~10clkctrl 4 COMB CLKCTRL_G15 4 " "Info: 4: + IC(1.968 ns) + CELL(0.000 ns) = 6.474 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'rtl~10clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { rtl~10 rtl~10clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.150 ns) 7.981 ns my_ram~1 5 REG LCCOMB_X25_Y17_N0 1 " "Info: 5: + IC(1.357 ns) + CELL(0.150 ns) = 7.981 ns; Loc. = LCCOMB_X25_Y17_N0; Fanout = 1; REG Node = 'my_ram~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { rtl~10clkctrl my_ram~1 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.967 ns ( 24.65 % ) " "Info: Total cell delay = 1.967 ns ( 24.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.014 ns ( 75.35 % ) " "Info: Total interconnect delay = 6.014 ns ( 75.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.981 ns" { addr[0] my_ram~222 rtl~10 rtl~10clkctrl my_ram~1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.981 ns" { addr[0] {} addr[0]~combout {} my_ram~222 {} rtl~10 {} rtl~10clkctrl {} my_ram~1 {} } { 0.000ns 0.000ns 1.946ns 0.743ns 1.968ns 1.357ns } { 0.000ns 0.999ns 0.398ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.805 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns data_in\[1\] 1 PIN PIN_N23 32 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 32; PIN Node = 'data_in\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[1] } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.692 ns) + CELL(0.271 ns) 6.805 ns my_ram~1 2 REG LCCOMB_X25_Y17_N0 1 " "Info: 2: + IC(5.692 ns) + CELL(0.271 ns) = 6.805 ns; Loc. = LCCOMB_X25_Y17_N0; Fanout = 1; REG Node = 'my_ram~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.963 ns" { data_in[1] my_ram~1 } "NODE_NAME" } } { "RAM.vhd" "" { Text "D:/LAB3/part3/RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.113 ns ( 16.36 % ) " "Info: Total cell delay = 1.113 ns ( 16.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.692 ns ( 83.64 % ) " "Info: Total interconnect delay = 5.692 ns ( 83.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.805 ns" { data_in[1] my_ram~1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.805 ns" { data_in[1] {} data_in[1]~combout {} my_ram~1 {} } { 0.000ns 0.000ns 5.692ns } { 0.000ns 0.842ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.981 ns" { addr[0] my_ram~222 rtl~10 rtl~10clkctrl my_ram~1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.981 ns" { addr[0] {} addr[0]~combout {} my_ram~222 {} rtl~10 {} rtl~10clkctrl {} my_ram~1 {} } { 0.000ns 0.000ns 1.946ns 0.743ns 1.968ns 1.357ns } { 0.000ns 0.999ns 0.398ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.805 ns" { data_in[1] my_ram~1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.805 ns" { data_in[1] {} data_in[1]~combout {} my_ram~1 {} } { 0.000ns 0.000ns 5.692ns } { 0.000ns 0.842ns 0.271ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 131 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 14:21:15 2020 " "Info: Processing ended: Mon Jan 20 14:21:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
