$date
	Sun Oct 23 06:46:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#563838
b10100 &
b10100 %
1$
b10100 !
1"
#563839
0"
#563842
b1010 &
b1010 %
#563846
b101 &
b101 %
#563850
b10000 &
b10000 %
#563854
b1000 &
b1000 %
#563858
b100 &
b100 %
#563862
b10 &
b10 %
#563866
b1 &
b1 %
1#
#563870
b0 &
0#
b0 %
0$
#1657433
b1101 !
1"
#1657434
b1101 &
b1101 %
1$
#1657435
0"
#1657438
b101000 &
b101000 %
#1657442
b10100 &
b10100 %
#1657446
b1010 &
b1010 %
#1657450
b101 &
b101 %
#1657454
b10000 &
b10000 %
#1657458
b1000 &
b1000 %
#1657462
b100 &
b100 %
#1657466
b10 &
b10 %
#1657470
b1 &
1#
b1 %
#1657474
b0 &
b0 %
0#
0$
#2601590
b11010 &
b11010 %
1$
b11010 !
1"
#2601591
0"
#2601594
b1101 &
b1101 %
#2601598
b101000 &
b101000 %
#2601602
b10100 &
b10100 %
#2601606
b1010 &
b1010 %
#2601610
b101 &
b101 %
#2601614
b10000 &
b10000 %
#2601618
b1000 &
b1000 %
#2601622
b100 &
b100 %
#2601626
b10 &
b10 %
#2601630
b1 &
1#
b1 %
#2601634
b0 &
b0 %
0#
0$
#4500012
