// Seed: 2456118181
module module_0 (
    output wire id_0,
    input wire id_1,
    input supply1 id_2,
    input wire id_3,
    output wand id_4,
    input tri0 id_5,
    output wor id_6,
    output supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wire id_11,
    output wor id_12,
    input tri1 id_13,
    output tri1 id_14
);
  logic id_16 = id_8;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wor  id_0,
    input  wand id_1
    , id_7,
    output tri  id_2,
    input  tri  id_3
    , id_8,
    output wand id_4,
    output wand id_5
);
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_0,
      id_5,
      id_3,
      id_5,
      id_2,
      id_3,
      id_0,
      id_1,
      id_0,
      id_5,
      id_1,
      id_2
  );
endmodule
