Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Feb 11 15:47:05 2020
| Host         : DESKTOP-R5H3E9D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file camera_top_timing_summary_routed.rpt -rpx camera_top_timing_summary_routed.rpx
| Design       : camera_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[0]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[10]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[11]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[1]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[2]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[3]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[4]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[5]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[6]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[7]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[8]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/x_poi_reg[9]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[0]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[10]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[11]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[1]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[2]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[3]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[4]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[5]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[6]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[7]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[8]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/control/y_poi_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 388 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.734        0.000                      0                  203        0.104        0.000                      0                  203        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
div/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
div/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.153        0.000                      0                   48        0.298        0.000                      0                   48       20.333        0.000                       0                    26  
  clk_out2_clk_wiz_0       34.734        0.000                      0                  155        0.104        0.000                      0                  155       19.500        0.000                       0                    79  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  div/inst/clk_in1
  To Clock:  div/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         div/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { div/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.153ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/x_poi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.042ns (20.210%)  route 4.114ns (79.790%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.862ns = ( 38.805 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.688    -2.334    vga/control/CLK
    SLICE_X80Y125        FDRE                                         r  vga/control/x_poi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.816 r  vga/control/x_poi_reg[10]/Q
                         net (fo=4, routed)           1.074    -0.742    vga/control/y_poi_reg[0]_0[5]
    SLICE_X79Y126        LUT2 (Prop_lut2_I0_O)        0.124    -0.618 r  vga/control/red_out_OBUF[3]_inst_i_4/O
                         net (fo=16, routed)          0.335    -0.283    vga/control/red_out_OBUF[3]_inst_i_4_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I1_O)        0.124    -0.159 r  vga/control/x_poi[11]_i_3/O
                         net (fo=1, routed)           0.452     0.293    vga/control/x_poi[11]_i_3_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I0_O)        0.124     0.417 r  vga/control/x_poi[11]_i_2/O
                         net (fo=12, routed)          1.026     1.443    vga/control/x_poi[11]_i_2_n_0
    SLICE_X81Y125        LUT2 (Prop_lut2_I1_O)        0.152     1.595 r  vga/control/x_poi[7]_i_1/O
                         net (fo=2, routed)           1.227     2.822    vga/control/D[7]
    SLICE_X80Y125        FDRE                                         r  vga/control/x_poi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    42.829    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.570    38.805    vga/control/CLK
    SLICE_X80Y125        FDRE                                         r  vga/control/x_poi_reg[7]/C
                         clock pessimism              0.528    39.333    
                         clock uncertainty           -0.095    39.238    
    SLICE_X80Y125        FDRE (Setup_fdre_C_D)       -0.263    38.975    vga/control/x_poi_reg[7]
  -------------------------------------------------------------------
                         required time                         38.975    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                 36.153    

Slack (MET) :             36.498ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.042ns (23.289%)  route 3.432ns (76.711%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 38.896 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.688    -2.334    vga/control/CLK
    SLICE_X80Y125        FDRE                                         r  vga/control/x_poi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.816 r  vga/control/x_poi_reg[10]/Q
                         net (fo=4, routed)           1.074    -0.742    vga/control/y_poi_reg[0]_0[5]
    SLICE_X79Y126        LUT2 (Prop_lut2_I0_O)        0.124    -0.618 r  vga/control/red_out_OBUF[3]_inst_i_4/O
                         net (fo=16, routed)          0.335    -0.283    vga/control/red_out_OBUF[3]_inst_i_4_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I1_O)        0.124    -0.159 r  vga/control/x_poi[11]_i_3/O
                         net (fo=1, routed)           0.452     0.293    vga/control/x_poi[11]_i_3_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I0_O)        0.124     0.417 r  vga/control/x_poi[11]_i_2/O
                         net (fo=12, routed)          1.026     1.443    vga/control/x_poi[11]_i_2_n_0
    SLICE_X81Y125        LUT2 (Prop_lut2_I1_O)        0.152     1.595 r  vga/control/x_poi[7]_i_1/O
                         net (fo=2, routed)           0.546     2.140    vga/x_poi_0[7]
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    42.829    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.661    38.896    vga/CLK
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.489    39.385    
                         clock uncertainty           -0.095    39.291    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.652    38.639    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         38.639    
                         arrival time                          -2.140    
  -------------------------------------------------------------------
                         slack                                 36.498    

Slack (MET) :             36.599ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.014ns (22.164%)  route 3.561ns (77.836%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 38.896 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.688    -2.334    vga/control/CLK
    SLICE_X80Y125        FDRE                                         r  vga/control/x_poi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.816 r  vga/control/x_poi_reg[10]/Q
                         net (fo=4, routed)           1.074    -0.742    vga/control/y_poi_reg[0]_0[5]
    SLICE_X79Y126        LUT2 (Prop_lut2_I0_O)        0.124    -0.618 r  vga/control/red_out_OBUF[3]_inst_i_4/O
                         net (fo=16, routed)          0.335    -0.283    vga/control/red_out_OBUF[3]_inst_i_4_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I1_O)        0.124    -0.159 r  vga/control/x_poi[11]_i_3/O
                         net (fo=1, routed)           0.452     0.293    vga/control/x_poi[11]_i_3_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I0_O)        0.124     0.417 r  vga/control/x_poi[11]_i_2/O
                         net (fo=12, routed)          0.894     1.311    vga/control/x_poi[11]_i_2_n_0
    SLICE_X78Y123        LUT2 (Prop_lut2_I1_O)        0.124     1.435 r  vga/control/x_poi[3]_i_1/O
                         net (fo=2, routed)           0.806     2.241    vga/x_poi_0[3]
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    42.829    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.661    38.896    vga/CLK
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.489    39.385    
                         clock uncertainty           -0.095    39.291    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    38.841    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -2.241    
  -------------------------------------------------------------------
                         slack                                 36.599    

Slack (MET) :             36.605ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.044ns (23.911%)  route 3.322ns (76.089%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 38.896 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.688    -2.334    vga/control/CLK
    SLICE_X80Y125        FDRE                                         r  vga/control/x_poi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.816 r  vga/control/x_poi_reg[10]/Q
                         net (fo=4, routed)           1.074    -0.742    vga/control/y_poi_reg[0]_0[5]
    SLICE_X79Y126        LUT2 (Prop_lut2_I0_O)        0.124    -0.618 r  vga/control/red_out_OBUF[3]_inst_i_4/O
                         net (fo=16, routed)          0.335    -0.283    vga/control/red_out_OBUF[3]_inst_i_4_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I1_O)        0.124    -0.159 r  vga/control/x_poi[11]_i_3/O
                         net (fo=1, routed)           0.452     0.293    vga/control/x_poi[11]_i_3_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I0_O)        0.124     0.417 r  vga/control/x_poi[11]_i_2/O
                         net (fo=12, routed)          0.864     1.281    vga/control/x_poi[11]_i_2_n_0
    SLICE_X79Y126        LUT2 (Prop_lut2_I1_O)        0.154     1.435 r  vga/control/x_poi[9]_i_1/O
                         net (fo=2, routed)           0.598     2.032    vga/x_poi_0[9]
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    42.829    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.661    38.896    vga/CLK
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.489    39.385    
                         clock uncertainty           -0.095    39.291    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.653    38.638    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                          -2.032    
  -------------------------------------------------------------------
                         slack                                 36.605    

Slack (MET) :             36.687ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.014ns (22.597%)  route 3.473ns (77.403%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 38.896 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.688    -2.334    vga/control/CLK
    SLICE_X80Y125        FDRE                                         r  vga/control/x_poi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.816 r  vga/control/x_poi_reg[10]/Q
                         net (fo=4, routed)           1.074    -0.742    vga/control/y_poi_reg[0]_0[5]
    SLICE_X79Y126        LUT2 (Prop_lut2_I0_O)        0.124    -0.618 r  vga/control/red_out_OBUF[3]_inst_i_4/O
                         net (fo=16, routed)          0.335    -0.283    vga/control/red_out_OBUF[3]_inst_i_4_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I1_O)        0.124    -0.159 r  vga/control/x_poi[11]_i_3/O
                         net (fo=1, routed)           0.452     0.293    vga/control/x_poi[11]_i_3_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I0_O)        0.124     0.417 r  vga/control/x_poi[11]_i_2/O
                         net (fo=12, routed)          0.915     1.332    vga/control/x_poi[11]_i_2_n_0
    SLICE_X78Y124        LUT2 (Prop_lut2_I1_O)        0.124     1.456 r  vga/control/x_poi[5]_i_1/O
                         net (fo=2, routed)           0.698     2.154    vga/x_poi_0[5]
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    42.829    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.661    38.896    vga/CLK
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.489    39.385    
                         clock uncertainty           -0.095    39.291    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    38.841    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                 36.687    

Slack (MET) :             36.735ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.010ns (23.841%)  route 3.226ns (76.159%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 38.896 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.688    -2.334    vga/control/CLK
    SLICE_X80Y125        FDRE                                         r  vga/control/x_poi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.816 r  vga/control/x_poi_reg[10]/Q
                         net (fo=4, routed)           1.074    -0.742    vga/control/y_poi_reg[0]_0[5]
    SLICE_X79Y126        LUT2 (Prop_lut2_I0_O)        0.124    -0.618 r  vga/control/red_out_OBUF[3]_inst_i_4/O
                         net (fo=16, routed)          0.335    -0.283    vga/control/red_out_OBUF[3]_inst_i_4_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I1_O)        0.124    -0.159 r  vga/control/x_poi[11]_i_3/O
                         net (fo=1, routed)           0.452     0.293    vga/control/x_poi[11]_i_3_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I0_O)        0.124     0.417 r  vga/control/x_poi[11]_i_2/O
                         net (fo=12, routed)          0.624     1.041    vga/control/x_poi[11]_i_2_n_0
    SLICE_X81Y125        LUT2 (Prop_lut2_I1_O)        0.120     1.161 r  vga/control/x_poi[8]_i_1/O
                         net (fo=2, routed)           0.742     1.903    vga/x_poi_0[8]
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    42.829    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.661    38.896    vga/CLK
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.489    39.385    
                         clock uncertainty           -0.095    39.291    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.653    38.638    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                 36.735    

Slack (MET) :             36.812ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.014ns (23.243%)  route 3.349ns (76.757%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 38.896 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.688    -2.334    vga/control/CLK
    SLICE_X80Y125        FDRE                                         r  vga/control/x_poi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.816 r  vga/control/x_poi_reg[10]/Q
                         net (fo=4, routed)           1.074    -0.742    vga/control/y_poi_reg[0]_0[5]
    SLICE_X79Y126        LUT2 (Prop_lut2_I0_O)        0.124    -0.618 r  vga/control/red_out_OBUF[3]_inst_i_4/O
                         net (fo=16, routed)          0.335    -0.283    vga/control/red_out_OBUF[3]_inst_i_4_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I1_O)        0.124    -0.159 r  vga/control/x_poi[11]_i_3/O
                         net (fo=1, routed)           0.452     0.293    vga/control/x_poi[11]_i_3_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I0_O)        0.124     0.417 r  vga/control/x_poi[11]_i_2/O
                         net (fo=12, routed)          0.896     1.313    vga/control/x_poi[11]_i_2_n_0
    SLICE_X78Y123        LUT2 (Prop_lut2_I1_O)        0.124     1.437 r  vga/control/x_poi[1]_i_1/O
                         net (fo=2, routed)           0.592     2.029    vga/x_poi_0[1]
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    42.829    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.661    38.896    vga/CLK
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.489    39.385    
                         clock uncertainty           -0.095    39.291    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    38.841    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -2.029    
  -------------------------------------------------------------------
                         slack                                 36.812    

Slack (MET) :             36.823ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.014ns (23.300%)  route 3.338ns (76.700%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 38.896 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.688    -2.334    vga/control/CLK
    SLICE_X80Y125        FDRE                                         r  vga/control/x_poi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.816 r  vga/control/x_poi_reg[10]/Q
                         net (fo=4, routed)           1.074    -0.742    vga/control/y_poi_reg[0]_0[5]
    SLICE_X79Y126        LUT2 (Prop_lut2_I0_O)        0.124    -0.618 r  vga/control/red_out_OBUF[3]_inst_i_4/O
                         net (fo=16, routed)          0.335    -0.283    vga/control/red_out_OBUF[3]_inst_i_4_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I1_O)        0.124    -0.159 r  vga/control/x_poi[11]_i_3/O
                         net (fo=1, routed)           0.452     0.293    vga/control/x_poi[11]_i_3_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I0_O)        0.124     0.417 r  vga/control/x_poi[11]_i_2/O
                         net (fo=12, routed)          0.719     1.136    vga/control/x_poi[11]_i_2_n_0
    SLICE_X79Y124        LUT2 (Prop_lut2_I1_O)        0.124     1.260 r  vga/control/x_poi[6]_i_1/O
                         net (fo=2, routed)           0.758     2.018    vga/x_poi_0[6]
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    42.829    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.661    38.896    vga/CLK
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.489    39.385    
                         clock uncertainty           -0.095    39.291    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    38.841    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                 36.823    

Slack (MET) :             36.951ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.014ns (24.007%)  route 3.210ns (75.993%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 38.896 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.688    -2.334    vga/control/CLK
    SLICE_X80Y125        FDRE                                         r  vga/control/x_poi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.816 r  vga/control/x_poi_reg[10]/Q
                         net (fo=4, routed)           1.074    -0.742    vga/control/y_poi_reg[0]_0[5]
    SLICE_X79Y126        LUT2 (Prop_lut2_I0_O)        0.124    -0.618 r  vga/control/red_out_OBUF[3]_inst_i_4/O
                         net (fo=16, routed)          0.335    -0.283    vga/control/red_out_OBUF[3]_inst_i_4_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I1_O)        0.124    -0.159 r  vga/control/x_poi[11]_i_3/O
                         net (fo=1, routed)           0.452     0.293    vga/control/x_poi[11]_i_3_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I0_O)        0.124     0.417 r  vga/control/x_poi[11]_i_2/O
                         net (fo=12, routed)          0.794     1.211    vga/control/x_poi[11]_i_2_n_0
    SLICE_X81Y125        LUT2 (Prop_lut2_I1_O)        0.124     1.335 r  vga/control/x_poi[4]_i_1/O
                         net (fo=2, routed)           0.555     1.890    vga/x_poi_0[4]
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    42.829    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.661    38.896    vga/CLK
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.489    39.385    
                         clock uncertainty           -0.095    39.291    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    38.841    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -1.890    
  -------------------------------------------------------------------
                         slack                                 36.951    

Slack (MET) :             36.964ns  (required time - arrival time)
  Source:                 vga/control/x_poi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/x_poi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.044ns (24.244%)  route 3.262ns (75.756%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 38.804 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.688    -2.334    vga/control/CLK
    SLICE_X80Y125        FDRE                                         r  vga/control/x_poi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.816 r  vga/control/x_poi_reg[10]/Q
                         net (fo=4, routed)           1.074    -0.742    vga/control/y_poi_reg[0]_0[5]
    SLICE_X79Y126        LUT2 (Prop_lut2_I0_O)        0.124    -0.618 r  vga/control/red_out_OBUF[3]_inst_i_4/O
                         net (fo=16, routed)          0.335    -0.283    vga/control/red_out_OBUF[3]_inst_i_4_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I1_O)        0.124    -0.159 r  vga/control/x_poi[11]_i_3/O
                         net (fo=1, routed)           0.452     0.293    vga/control/x_poi[11]_i_3_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I0_O)        0.124     0.417 r  vga/control/x_poi[11]_i_2/O
                         net (fo=12, routed)          0.864     1.281    vga/control/x_poi[11]_i_2_n_0
    SLICE_X79Y126        LUT2 (Prop_lut2_I1_O)        0.154     1.435 r  vga/control/x_poi[9]_i_1/O
                         net (fo=2, routed)           0.538     1.972    vga/control/D[9]
    SLICE_X78Y126        FDRE                                         r  vga/control/x_poi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    42.829    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.235 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.569    38.804    vga/control/CLK
    SLICE_X78Y126        FDRE                                         r  vga/control/x_poi_reg[9]/C
                         clock pessimism              0.489    39.293    
                         clock uncertainty           -0.095    39.198    
    SLICE_X78Y126        FDRE (Setup_fdre_C_D)       -0.262    38.936    vga/control/x_poi_reg[9]
  -------------------------------------------------------------------
                         required time                         38.936    
                         arrival time                          -1.972    
  -------------------------------------------------------------------
                         slack                                 36.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga/control/y_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/y_poi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.757%)  route 0.203ns (52.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.258ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.584    -0.830    vga/control/CLK
    SLICE_X81Y126        FDRE                                         r  vga/control/y_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.689 f  vga/control/y_poi_reg[0]/Q
                         net (fo=10, routed)          0.203    -0.485    vga/control/Q[0]
    SLICE_X81Y126        LUT2 (Prop_lut2_I1_O)        0.045    -0.440 r  vga/control/y_poi[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.440    vga/control/y_poi[0]_i_1_n_0
    SLICE_X81Y126        FDRE                                         r  vga/control/y_poi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.852    -1.258    vga/control/CLK
    SLICE_X81Y126        FDRE                                         r  vga/control/y_poi_reg[0]/C
                         clock pessimism              0.428    -0.830    
    SLICE_X81Y126        FDRE (Hold_fdre_C_D)         0.091    -0.739    vga/control/y_poi_reg[0]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 vga/control/x_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.366%)  route 0.479ns (69.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.167ns
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.581    -0.833    vga/control/CLK
    SLICE_X78Y125        FDRE                                         r  vga/control/x_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.669 f  vga/control/x_poi_reg[0]/Q
                         net (fo=5, routed)           0.280    -0.389    vga/control/x_poi[0]
    SLICE_X78Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.344 r  vga/control/x_poi[0]_i_1/O
                         net (fo=2, routed)           0.200    -0.145    vga/x_poi_0[0]
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.943    -1.167    vga/CLK
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.441    -0.726    
    DSP48_X2Y51          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082    -0.644    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 vga/control/x_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/x_poi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.118%)  route 0.404ns (65.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.581    -0.833    vga/control/CLK
    SLICE_X78Y125        FDRE                                         r  vga/control/x_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.669 f  vga/control/x_poi_reg[0]/Q
                         net (fo=5, routed)           0.280    -0.389    vga/control/x_poi[0]
    SLICE_X78Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.344 r  vga/control/x_poi[0]_i_1/O
                         net (fo=2, routed)           0.124    -0.220    vga/control/D[0]
    SLICE_X78Y125        FDRE                                         r  vga/control/x_poi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850    -1.261    vga/control/CLK
    SLICE_X78Y125        FDRE                                         r  vga/control/x_poi_reg[0]/C
                         clock pessimism              0.428    -0.833    
    SLICE_X78Y125        FDRE (Hold_fdre_C_D)         0.059    -0.774    vga/control/x_poi_reg[0]
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 vga/control/y_poi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/y_poi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.473ns (69.882%)  route 0.204ns (30.118%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.584    -0.830    vga/control/CLK
    SLICE_X81Y126        FDRE                                         r  vga/control/y_poi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.689 r  vga/control/y_poi_reg[4]/Q
                         net (fo=8, routed)           0.064    -0.625    vga/control_n_18
    SLICE_X80Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.471 r  vga/ram_addr2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.471    vga/ram_addr2__0_carry_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.405 r  vga/ram_addr2__0_carry__0/O[2]
                         net (fo=1, routed)           0.140    -0.265    vga/control/y_poi_reg[0]_1[2]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.112    -0.153 r  vga/control/y_poi[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    vga/control/y_poi[7]_i_1_n_0
    SLICE_X81Y127        FDRE                                         r  vga/control/y_poi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -1.256    vga/control/CLK
    SLICE_X81Y127        FDRE                                         r  vga/control/y_poi_reg[7]/C
                         clock pessimism              0.441    -0.815    
    SLICE_X81Y127        FDRE (Hold_fdre_C_D)         0.107    -0.708    vga/control/y_poi_reg[7]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 vga/control/y_poi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/y_poi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.361ns (55.736%)  route 0.287ns (44.264%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.258ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.584    -0.830    vga/control/CLK
    SLICE_X81Y126        FDRE                                         r  vga/control/y_poi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.689 r  vga/control/y_poi_reg[4]/Q
                         net (fo=8, routed)           0.064    -0.625    vga/control_n_18
    SLICE_X80Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.516 r  vga/ram_addr2__0_carry/O[3]
                         net (fo=1, routed)           0.222    -0.293    vga/control/O[3]
    SLICE_X81Y126        LUT2 (Prop_lut2_I0_O)        0.111    -0.182 r  vga/control/y_poi[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    vga/control/y_poi[4]_i_1_n_0
    SLICE_X81Y126        FDRE                                         r  vga/control/y_poi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.852    -1.258    vga/control/CLK
    SLICE_X81Y126        FDRE                                         r  vga/control/y_poi_reg[4]/C
                         clock pessimism              0.428    -0.830    
    SLICE_X81Y126        FDRE (Hold_fdre_C_D)         0.092    -0.738    vga/control/y_poi_reg[4]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 vga/control/x_poi_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/ram_addr0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.231ns (30.970%)  route 0.515ns (69.030%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.167ns
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.581    -0.833    vga/control/CLK
    SLICE_X79Y125        FDRE                                         r  vga/control/x_poi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.692 r  vga/control/x_poi_reg[6]/Q
                         net (fo=7, routed)           0.110    -0.581    vga/control/y_poi_reg[0]_0[2]
    SLICE_X78Y125        LUT6 (Prop_lut6_I2_O)        0.045    -0.536 r  vga/control/x_poi[11]_i_2/O
                         net (fo=12, routed)          0.174    -0.362    vga/control/x_poi[11]_i_2_n_0
    SLICE_X78Y124        LUT2 (Prop_lut2_I1_O)        0.045    -0.317 r  vga/control/x_poi[2]_i_1/O
                         net (fo=2, routed)           0.230    -0.087    vga/x_poi_0[2]
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.943    -1.167    vga/CLK
    DSP48_X2Y51          DSP48E1                                      r  vga/ram_addr0/CLK
                         clock pessimism              0.441    -0.726    
    DSP48_X2Y51          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082    -0.644    vga/ram_addr0
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 vga/control/y_poi_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/y_poi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.156%)  route 0.466ns (66.844%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.258ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.828    vga/control/CLK
    SLICE_X81Y127        FDRE                                         r  vga/control/y_poi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.687 r  vga/control/y_poi_reg[5]/Q
                         net (fo=6, routed)           0.240    -0.447    vga/control/y_poi[5]
    SLICE_X79Y127        LUT6 (Prop_lut6_I2_O)        0.045    -0.402 r  vga/control/y_poi[11]_i_4/O
                         net (fo=12, routed)          0.226    -0.176    vga/control/y_poi[11]_i_4_n_0
    SLICE_X81Y126        LUT2 (Prop_lut2_I1_O)        0.045    -0.131 r  vga/control/y_poi[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    vga/control/y_poi[8]_i_1_n_0
    SLICE_X81Y126        FDRE                                         r  vga/control/y_poi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.852    -1.258    vga/control/CLK
    SLICE_X81Y126        FDRE                                         r  vga/control/y_poi_reg[8]/C
                         clock pessimism              0.441    -0.817    
    SLICE_X81Y126        FDRE (Hold_fdre_C_D)         0.107    -0.710    vga/control/y_poi_reg[8]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 vga/control/y_poi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/y_poi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.490ns (68.340%)  route 0.227ns (31.660%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.584    -0.830    vga/control/CLK
    SLICE_X81Y126        FDRE                                         r  vga/control/y_poi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.689 r  vga/control/y_poi_reg[4]/Q
                         net (fo=8, routed)           0.064    -0.625    vga/control_n_18
    SLICE_X80Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.471 r  vga/ram_addr2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.471    vga/ram_addr2__0_carry_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.381 r  vga/ram_addr2__0_carry__0/O[1]
                         net (fo=1, routed)           0.163    -0.218    vga/control/y_poi_reg[0]_1[1]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.105    -0.113 r  vga/control/y_poi[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    vga/control/y_poi[6]_i_1_n_0
    SLICE_X81Y127        FDRE                                         r  vga/control/y_poi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -1.256    vga/control/CLK
    SLICE_X81Y127        FDRE                                         r  vga/control/y_poi_reg[6]/C
                         clock pessimism              0.441    -0.815    
    SLICE_X81Y127        FDRE (Hold_fdre_C_D)         0.107    -0.708    vga/control/y_poi_reg[6]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 vga/control/x_poi_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/x_poi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.231ns (34.755%)  route 0.434ns (65.245%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.581    -0.833    vga/control/CLK
    SLICE_X79Y125        FDRE                                         r  vga/control/x_poi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.692 r  vga/control/x_poi_reg[6]/Q
                         net (fo=7, routed)           0.110    -0.581    vga/control/y_poi_reg[0]_0[2]
    SLICE_X78Y125        LUT6 (Prop_lut6_I2_O)        0.045    -0.536 r  vga/control/x_poi[11]_i_2/O
                         net (fo=12, routed)          0.174    -0.362    vga/control/x_poi[11]_i_2_n_0
    SLICE_X78Y124        LUT2 (Prop_lut2_I1_O)        0.045    -0.317 r  vga/control/x_poi[2]_i_1/O
                         net (fo=2, routed)           0.149    -0.168    vga/control/D[2]
    SLICE_X78Y125        FDRE                                         r  vga/control/x_poi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850    -1.261    vga/control/CLK
    SLICE_X78Y125        FDRE                                         r  vga/control/x_poi_reg[2]/C
                         clock pessimism              0.441    -0.820    
    SLICE_X78Y125        FDRE (Hold_fdre_C_D)         0.052    -0.768    vga/control/x_poi_reg[2]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 vga/control/y_poi_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/control/y_poi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.229ns (32.369%)  route 0.478ns (67.631%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.828    vga/control/CLK
    SLICE_X81Y127        FDRE                                         r  vga/control/y_poi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.687 r  vga/control/y_poi_reg[5]/Q
                         net (fo=6, routed)           0.240    -0.447    vga/control/y_poi[5]
    SLICE_X79Y127        LUT6 (Prop_lut6_I2_O)        0.045    -0.402 r  vga/control/y_poi[11]_i_4/O
                         net (fo=12, routed)          0.239    -0.163    vga/control/y_poi[11]_i_4_n_0
    SLICE_X81Y127        LUT2 (Prop_lut2_I1_O)        0.043    -0.120 r  vga/control/y_poi[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    vga/control/y_poi[9]_i_1_n_0
    SLICE_X81Y127        FDRE                                         r  vga/control/y_poi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -1.256    vga/control/CLK
    SLICE_X81Y127        FDRE                                         r  vga/control/y_poi_reg[9]/C
                         clock pessimism              0.428    -0.828    
    SLICE_X81Y127        FDRE (Hold_fdre_C_D)         0.107    -0.721    vga/control/y_poi_reg[9]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.600    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y17   div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X78Y125    vga/control/x_poi_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X80Y125    vga/control/x_poi_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X79Y126    vga/control/x_poi_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X78Y124    vga/control/x_poi_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X78Y125    vga/control/x_poi_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X78Y125    vga/control/x_poi_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X80Y126    vga/control/x_poi_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X78Y125    vga/control/x_poi_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X79Y126    vga/control/x_poi_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X80Y126    vga/control/x_poi_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X78Y126    vga/control/x_poi_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X81Y126    vga/control/y_poi_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X81Y126    vga/control/y_poi_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X81Y127    vga/control/y_poi_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X81Y127    vga/control/y_poi_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X81Y127    vga/control/y_poi_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X81Y127    vga/control/y_poi_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X81Y126    vga/control/y_poi_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X80Y125    vga/control/x_poi_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X80Y126    vga/control/x_poi_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X80Y125    vga/control/x_poi_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X81Y126    vga/control/y_poi_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X81Y126    vga/control/y_poi_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X81Y127    vga/control/y_poi_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X81Y127    vga/control/y_poi_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X81Y127    vga/control/y_poi_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X81Y127    vga/control/y_poi_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X81Y126    vga/control/y_poi_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.734ns  (required time - arrival time)
  Source:                 init/init/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.145ns (23.624%)  route 3.702ns (76.376%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 37.064 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.695    -2.327    init/init/clk_out2
    SLICE_X6Y120         FDRE                                         r  init/init/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  init/init/count_reg[4]/Q
                         net (fo=7, routed)           0.829    -1.019    init/init/count_reg__0[4]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.295    -0.724 r  init/init/data_out_reg_i_2/O
                         net (fo=1, routed)           0.607    -0.118    init/init/data_out_reg_i_2_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.124     0.006 r  init/init/data_out_reg_i_1/O
                         net (fo=5, routed)           1.073     1.079    init/init/data_out_reg_0
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.124     1.203 r  init/init/sccb_ok_i_1/O
                         net (fo=32, routed)          0.191     1.394    init/sender/count_reg[8]_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I4_O)        0.124     1.518 r  init/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          1.001     2.520    init/sender/data_temp0
    SLICE_X9Y121         FDRE                                         r  init/sender/data_temp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.496    37.064    init/sender/clk_out2
    SLICE_X9Y121         FDRE                                         r  init/sender/data_temp_reg[10]/C
                         clock pessimism              0.489    37.553    
                         clock uncertainty           -0.094    37.459    
    SLICE_X9Y121         FDRE (Setup_fdre_C_CE)      -0.205    37.254    init/sender/data_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 34.734    

Slack (MET) :             34.734ns  (required time - arrival time)
  Source:                 init/init/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.145ns (23.624%)  route 3.702ns (76.376%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 37.064 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.695    -2.327    init/init/clk_out2
    SLICE_X6Y120         FDRE                                         r  init/init/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  init/init/count_reg[4]/Q
                         net (fo=7, routed)           0.829    -1.019    init/init/count_reg__0[4]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.295    -0.724 r  init/init/data_out_reg_i_2/O
                         net (fo=1, routed)           0.607    -0.118    init/init/data_out_reg_i_2_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.124     0.006 r  init/init/data_out_reg_i_1/O
                         net (fo=5, routed)           1.073     1.079    init/init/data_out_reg_0
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.124     1.203 r  init/init/sccb_ok_i_1/O
                         net (fo=32, routed)          0.191     1.394    init/sender/count_reg[8]_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I4_O)        0.124     1.518 r  init/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          1.001     2.520    init/sender/data_temp0
    SLICE_X9Y121         FDRE                                         r  init/sender/data_temp_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.496    37.064    init/sender/clk_out2
    SLICE_X9Y121         FDRE                                         r  init/sender/data_temp_reg[11]/C
                         clock pessimism              0.489    37.553    
                         clock uncertainty           -0.094    37.459    
    SLICE_X9Y121         FDRE (Setup_fdre_C_CE)      -0.205    37.254    init/sender/data_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 34.734    

Slack (MET) :             34.734ns  (required time - arrival time)
  Source:                 init/init/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.145ns (23.624%)  route 3.702ns (76.376%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 37.064 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.695    -2.327    init/init/clk_out2
    SLICE_X6Y120         FDRE                                         r  init/init/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  init/init/count_reg[4]/Q
                         net (fo=7, routed)           0.829    -1.019    init/init/count_reg__0[4]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.295    -0.724 r  init/init/data_out_reg_i_2/O
                         net (fo=1, routed)           0.607    -0.118    init/init/data_out_reg_i_2_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.124     0.006 r  init/init/data_out_reg_i_1/O
                         net (fo=5, routed)           1.073     1.079    init/init/data_out_reg_0
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.124     1.203 r  init/init/sccb_ok_i_1/O
                         net (fo=32, routed)          0.191     1.394    init/sender/count_reg[8]_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I4_O)        0.124     1.518 r  init/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          1.001     2.520    init/sender/data_temp0
    SLICE_X9Y121         FDRE                                         r  init/sender/data_temp_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.496    37.064    init/sender/clk_out2
    SLICE_X9Y121         FDRE                                         r  init/sender/data_temp_reg[27]/C
                         clock pessimism              0.489    37.553    
                         clock uncertainty           -0.094    37.459    
    SLICE_X9Y121         FDRE (Setup_fdre_C_CE)      -0.205    37.254    init/sender/data_temp_reg[27]
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 34.734    

Slack (MET) :             34.734ns  (required time - arrival time)
  Source:                 init/init/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.145ns (23.624%)  route 3.702ns (76.376%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 37.064 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.695    -2.327    init/init/clk_out2
    SLICE_X6Y120         FDRE                                         r  init/init/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  init/init/count_reg[4]/Q
                         net (fo=7, routed)           0.829    -1.019    init/init/count_reg__0[4]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.295    -0.724 r  init/init/data_out_reg_i_2/O
                         net (fo=1, routed)           0.607    -0.118    init/init/data_out_reg_i_2_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.124     0.006 r  init/init/data_out_reg_i_1/O
                         net (fo=5, routed)           1.073     1.079    init/init/data_out_reg_0
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.124     1.203 r  init/init/sccb_ok_i_1/O
                         net (fo=32, routed)          0.191     1.394    init/sender/count_reg[8]_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I4_O)        0.124     1.518 r  init/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          1.001     2.520    init/sender/data_temp0
    SLICE_X9Y121         FDRE                                         r  init/sender/data_temp_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.496    37.064    init/sender/clk_out2
    SLICE_X9Y121         FDRE                                         r  init/sender/data_temp_reg[28]/C
                         clock pessimism              0.489    37.553    
                         clock uncertainty           -0.094    37.459    
    SLICE_X9Y121         FDRE (Setup_fdre_C_CE)      -0.205    37.254    init/sender/data_temp_reg[28]
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 34.734    

Slack (MET) :             34.734ns  (required time - arrival time)
  Source:                 init/init/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.145ns (23.624%)  route 3.702ns (76.376%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 37.064 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.695    -2.327    init/init/clk_out2
    SLICE_X6Y120         FDRE                                         r  init/init/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  init/init/count_reg[4]/Q
                         net (fo=7, routed)           0.829    -1.019    init/init/count_reg__0[4]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.295    -0.724 r  init/init/data_out_reg_i_2/O
                         net (fo=1, routed)           0.607    -0.118    init/init/data_out_reg_i_2_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.124     0.006 r  init/init/data_out_reg_i_1/O
                         net (fo=5, routed)           1.073     1.079    init/init/data_out_reg_0
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.124     1.203 r  init/init/sccb_ok_i_1/O
                         net (fo=32, routed)          0.191     1.394    init/sender/count_reg[8]_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I4_O)        0.124     1.518 r  init/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          1.001     2.520    init/sender/data_temp0
    SLICE_X9Y121         FDRE                                         r  init/sender/data_temp_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.496    37.064    init/sender/clk_out2
    SLICE_X9Y121         FDRE                                         r  init/sender/data_temp_reg[8]/C
                         clock pessimism              0.489    37.553    
                         clock uncertainty           -0.094    37.459    
    SLICE_X9Y121         FDRE (Setup_fdre_C_CE)      -0.205    37.254    init/sender/data_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 34.734    

Slack (MET) :             34.734ns  (required time - arrival time)
  Source:                 init/init/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.145ns (23.624%)  route 3.702ns (76.376%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 37.064 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.695    -2.327    init/init/clk_out2
    SLICE_X6Y120         FDRE                                         r  init/init/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  init/init/count_reg[4]/Q
                         net (fo=7, routed)           0.829    -1.019    init/init/count_reg__0[4]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.295    -0.724 r  init/init/data_out_reg_i_2/O
                         net (fo=1, routed)           0.607    -0.118    init/init/data_out_reg_i_2_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.124     0.006 r  init/init/data_out_reg_i_1/O
                         net (fo=5, routed)           1.073     1.079    init/init/data_out_reg_0
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.124     1.203 r  init/init/sccb_ok_i_1/O
                         net (fo=32, routed)          0.191     1.394    init/sender/count_reg[8]_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I4_O)        0.124     1.518 r  init/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          1.001     2.520    init/sender/data_temp0
    SLICE_X9Y121         FDRE                                         r  init/sender/data_temp_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.496    37.064    init/sender/clk_out2
    SLICE_X9Y121         FDRE                                         r  init/sender/data_temp_reg[9]/C
                         clock pessimism              0.489    37.553    
                         clock uncertainty           -0.094    37.459    
    SLICE_X9Y121         FDRE (Setup_fdre_C_CE)      -0.205    37.254    init/sender/data_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 34.734    

Slack (MET) :             34.740ns  (required time - arrival time)
  Source:                 init/init/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.145ns (23.668%)  route 3.693ns (76.332%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 37.061 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.695    -2.327    init/init/clk_out2
    SLICE_X6Y120         FDRE                                         r  init/init/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  init/init/count_reg[4]/Q
                         net (fo=7, routed)           0.829    -1.019    init/init/count_reg__0[4]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.295    -0.724 r  init/init/data_out_reg_i_2/O
                         net (fo=1, routed)           0.607    -0.118    init/init/data_out_reg_i_2_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.124     0.006 r  init/init/data_out_reg_i_1/O
                         net (fo=5, routed)           1.073     1.079    init/init/data_out_reg_0
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.124     1.203 r  init/init/sccb_ok_i_1/O
                         net (fo=32, routed)          0.191     1.394    init/sender/count_reg[8]_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I4_O)        0.124     1.518 r  init/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          0.992     2.511    init/sender/data_temp0
    SLICE_X9Y123         FDSE                                         r  init/sender/data_temp_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.493    37.061    init/sender/clk_out2
    SLICE_X9Y123         FDSE                                         r  init/sender/data_temp_reg[21]/C
                         clock pessimism              0.489    37.550    
                         clock uncertainty           -0.094    37.456    
    SLICE_X9Y123         FDSE (Setup_fdse_C_CE)      -0.205    37.251    init/sender/data_temp_reg[21]
  -------------------------------------------------------------------
                         required time                         37.251    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 34.740    

Slack (MET) :             34.740ns  (required time - arrival time)
  Source:                 init/init/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.145ns (23.668%)  route 3.693ns (76.332%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 37.061 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.695    -2.327    init/init/clk_out2
    SLICE_X6Y120         FDRE                                         r  init/init/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  init/init/count_reg[4]/Q
                         net (fo=7, routed)           0.829    -1.019    init/init/count_reg__0[4]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.295    -0.724 r  init/init/data_out_reg_i_2/O
                         net (fo=1, routed)           0.607    -0.118    init/init/data_out_reg_i_2_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.124     0.006 r  init/init/data_out_reg_i_1/O
                         net (fo=5, routed)           1.073     1.079    init/init/data_out_reg_0
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.124     1.203 r  init/init/sccb_ok_i_1/O
                         net (fo=32, routed)          0.191     1.394    init/sender/count_reg[8]_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I4_O)        0.124     1.518 r  init/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          0.992     2.511    init/sender/data_temp0
    SLICE_X9Y123         FDSE                                         r  init/sender/data_temp_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.493    37.061    init/sender/clk_out2
    SLICE_X9Y123         FDSE                                         r  init/sender/data_temp_reg[22]/C
                         clock pessimism              0.489    37.550    
                         clock uncertainty           -0.094    37.456    
    SLICE_X9Y123         FDSE (Setup_fdse_C_CE)      -0.205    37.251    init/sender/data_temp_reg[22]
  -------------------------------------------------------------------
                         required time                         37.251    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 34.740    

Slack (MET) :             34.740ns  (required time - arrival time)
  Source:                 init/init/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.145ns (23.668%)  route 3.693ns (76.332%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 37.061 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.695    -2.327    init/init/clk_out2
    SLICE_X6Y120         FDRE                                         r  init/init/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  init/init/count_reg[4]/Q
                         net (fo=7, routed)           0.829    -1.019    init/init/count_reg__0[4]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.295    -0.724 r  init/init/data_out_reg_i_2/O
                         net (fo=1, routed)           0.607    -0.118    init/init/data_out_reg_i_2_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.124     0.006 r  init/init/data_out_reg_i_1/O
                         net (fo=5, routed)           1.073     1.079    init/init/data_out_reg_0
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.124     1.203 r  init/init/sccb_ok_i_1/O
                         net (fo=32, routed)          0.191     1.394    init/sender/count_reg[8]_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I4_O)        0.124     1.518 r  init/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          0.992     2.511    init/sender/data_temp0
    SLICE_X9Y123         FDSE                                         r  init/sender/data_temp_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.493    37.061    init/sender/clk_out2
    SLICE_X9Y123         FDSE                                         r  init/sender/data_temp_reg[23]/C
                         clock pessimism              0.489    37.550    
                         clock uncertainty           -0.094    37.456    
    SLICE_X9Y123         FDSE (Setup_fdse_C_CE)      -0.205    37.251    init/sender/data_temp_reg[23]
  -------------------------------------------------------------------
                         required time                         37.251    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 34.740    

Slack (MET) :             34.740ns  (required time - arrival time)
  Source:                 init/init/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.145ns (23.668%)  route 3.693ns (76.332%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 37.061 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.695    -2.327    init/init/clk_out2
    SLICE_X6Y120         FDRE                                         r  init/init/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  init/init/count_reg[4]/Q
                         net (fo=7, routed)           0.829    -1.019    init/init/count_reg__0[4]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.295    -0.724 r  init/init/data_out_reg_i_2/O
                         net (fo=1, routed)           0.607    -0.118    init/init/data_out_reg_i_2_n_0
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.124     0.006 r  init/init/data_out_reg_i_1/O
                         net (fo=5, routed)           1.073     1.079    init/init/data_out_reg_0
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.124     1.203 r  init/init/sccb_ok_i_1/O
                         net (fo=32, routed)          0.191     1.394    init/sender/count_reg[8]_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I4_O)        0.124     1.518 r  init/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          0.992     2.511    init/sender/data_temp0
    SLICE_X9Y123         FDSE                                         r  init/sender/data_temp_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.493    37.061    init/sender/clk_out2
    SLICE_X9Y123         FDSE                                         r  init/sender/data_temp_reg[25]/C
                         clock pessimism              0.489    37.550    
                         clock uncertainty           -0.094    37.456    
    SLICE_X9Y123         FDSE (Setup_fdse_C_CE)      -0.205    37.251    init/sender/data_temp_reg[25]
  -------------------------------------------------------------------
                         required time                         37.251    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 34.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 init/sender/data_temp_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.560    -0.854    init/sender/clk_out2
    SLICE_X9Y120         FDSE                                         r  init/sender/data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDSE (Prop_fdse_C_Q)         0.141    -0.713 r  init/sender/data_temp_reg[12]/Q
                         net (fo=1, routed)           0.052    -0.661    init/init/data_temp_reg[12]
    SLICE_X8Y120         LUT4 (Prop_lut4_I1_O)        0.045    -0.616 r  init/init/data_temp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.616    init/sender/D[9]
    SLICE_X8Y120         FDRE                                         r  init/sender/data_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.829    -1.282    init/sender/clk_out2
    SLICE_X8Y120         FDRE                                         r  init/sender/data_temp_reg[13]/C
                         clock pessimism              0.441    -0.841    
    SLICE_X8Y120         FDRE (Hold_fdre_C_D)         0.121    -0.720    init/sender/data_temp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 init/sender/data_temp_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.560    -0.854    init/sender/clk_out2
    SLICE_X9Y120         FDSE                                         r  init/sender/data_temp_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDSE (Prop_fdse_C_Q)         0.141    -0.713 r  init/sender/data_temp_reg[30]/Q
                         net (fo=1, routed)           0.087    -0.626    init/init/data_temp_reg[30]_0
    SLICE_X8Y120         LUT3 (Prop_lut3_I2_O)        0.048    -0.578 r  init/init/data_temp[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.578    init/sender/D[19]
    SLICE_X8Y120         FDRE                                         r  init/sender/data_temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.829    -1.282    init/sender/clk_out2
    SLICE_X8Y120         FDRE                                         r  init/sender/data_temp_reg[31]/C
                         clock pessimism              0.441    -0.841    
    SLICE_X8Y120         FDRE (Hold_fdre_C_D)         0.131    -0.710    init/sender/data_temp_reg[31]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 init/init/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.588    -0.826    init/init/clk_out2
    SLICE_X7Y120         FDRE                                         r  init/init/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  init/init/count_reg[7]/Q
                         net (fo=5, routed)           0.099    -0.586    init/init/count_reg__0[7]
    SLICE_X6Y120         LUT5 (Prop_lut5_I3_O)        0.045    -0.541 r  init/init/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.541    init/init/p_0_in[9]
    SLICE_X6Y120         FDRE                                         r  init/init/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.856    -1.254    init/init/clk_out2
    SLICE_X6Y120         FDRE                                         r  init/init/count_reg[9]/C
                         clock pessimism              0.441    -0.813    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.121    -0.692    init/init/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 init/init/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.588    -0.826    init/init/clk_out2
    SLICE_X7Y120         FDRE                                         r  init/init/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  init/init/count_reg[5]/Q
                         net (fo=6, routed)           0.111    -0.573    init/init/count_reg__0[5]
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.045    -0.528 r  init/init/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.528    init/init/p_0_in[8]
    SLICE_X6Y120         FDRE                                         r  init/init/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.856    -1.254    init/init/clk_out2
    SLICE_X6Y120         FDRE                                         r  init/init/count_reg[8]/C
                         clock pessimism              0.441    -0.813    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.120    -0.693    init/init/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 init/init/count_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/data_out_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.190%)  route 0.254ns (60.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.561    -0.853    init/init/clk_out2
    SLICE_X8Y119         FDRE                                         r  init/init/count_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.689 r  init/init/count_reg_rep[0]/Q
                         net (fo=1, routed)           0.254    -0.434    init/init/count[0]
    RAMB18_X0Y48         RAMB18E1                                     r  init/init/data_out_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -1.243    init/init/clk_out2
    RAMB18_X0Y48         RAMB18E1                                     r  init/init/data_out_reg/CLKARDCLK
                         clock pessimism              0.442    -0.801    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.618    init/init/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 init/sender/data_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/data_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.559    -0.855    init/sender/clk_out2
    SLICE_X8Y121         FDRE                                         r  init/sender/data_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.691 r  init/sender/data_temp_reg[7]/Q
                         net (fo=1, routed)           0.082    -0.609    init/init/Q[3]
    SLICE_X9Y121         LUT4 (Prop_lut4_I1_O)        0.045    -0.564 r  init/init/data_temp[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.564    init/sender/D[5]
    SLICE_X9Y121         FDRE                                         r  init/sender/data_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.828    -1.283    init/sender/clk_out2
    SLICE_X9Y121         FDRE                                         r  init/sender/data_temp_reg[8]/C
                         clock pessimism              0.441    -0.842    
    SLICE_X9Y121         FDRE (Hold_fdre_C_D)         0.092    -0.750    init/sender/data_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 init/sender/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/sio_c_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.559    -0.855    init/sender/clk_out2
    SLICE_X11Y121        FDRE                                         r  init/sender/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  init/sender/count_reg[13]/Q
                         net (fo=7, routed)           0.134    -0.580    init/sender/p_0_in[2]
    SLICE_X10Y121        LUT5 (Prop_lut5_I3_O)        0.045    -0.535 r  init/sender/sio_c_i_3/O
                         net (fo=1, routed)           0.000    -0.535    init/sender/sio_c_i_3_n_0
    SLICE_X10Y121        FDSE                                         r  init/sender/sio_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.828    -1.283    init/sender/clk_out2
    SLICE_X10Y121        FDSE                                         r  init/sender/sio_c_reg/C
                         clock pessimism              0.441    -0.842    
    SLICE_X10Y121        FDSE (Hold_fdse_C_D)         0.120    -0.722    init/sender/sio_c_reg
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 init/init/count_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/data_out_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.413%)  route 0.263ns (61.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.561    -0.853    init/init/clk_out2
    SLICE_X8Y119         FDRE                                         r  init/init/count_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.689 r  init/init/count_reg_rep[2]/Q
                         net (fo=1, routed)           0.263    -0.426    init/init/count[2]
    RAMB18_X0Y48         RAMB18E1                                     r  init/init/data_out_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -1.243    init/init/clk_out2
    RAMB18_X0Y48         RAMB18E1                                     r  init/init/data_out_reg/CLKARDCLK
                         clock pessimism              0.442    -0.801    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.618    init/init/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 init/sender/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/sender/sio_d_send_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.130%)  route 0.151ns (44.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.559    -0.855    init/sender/clk_out2
    SLICE_X11Y121        FDRE                                         r  init/sender/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  init/sender/count_reg[15]/Q
                         net (fo=6, routed)           0.151    -0.562    init/sender/p_0_in[4]
    SLICE_X10Y120        LUT6 (Prop_lut6_I0_O)        0.045    -0.517 r  init/sender/sio_d_send_i_2/O
                         net (fo=1, routed)           0.000    -0.517    init/sender/sio_d_send_i_1_n_0
    SLICE_X10Y120        FDRE                                         r  init/sender/sio_d_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.829    -1.282    init/sender/clk_out2
    SLICE_X10Y120        FDRE                                         r  init/sender/sio_d_send_reg/C
                         clock pessimism              0.442    -0.840    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.120    -0.720    init/sender/sio_d_send_reg
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 init/init/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            init/init/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.589    -0.825    init/init/clk_out2
    SLICE_X6Y119         FDRE                                         r  init/init/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.661 r  init/init/count_reg[1]/Q
                         net (fo=9, routed)           0.105    -0.555    init/init/count_reg__0[1]
    SLICE_X7Y119         LUT3 (Prop_lut3_I1_O)        0.048    -0.507 r  init/init/count_rep[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.507    init/init/count_rep[2]_i_1_n_0
    SLICE_X7Y119         FDRE                                         r  init/init/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    div/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.857    -1.253    init/init/clk_out2
    SLICE_X7Y119         FDRE                                         r  init/init/count_reg[2]/C
                         clock pessimism              0.441    -0.812    
    SLICE_X7Y119         FDRE (Hold_fdre_C_D)         0.101    -0.711    init/init/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { div/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y48     init/init/data_out_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   div/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y119     init/init/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y120     init/init/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y119     init/init/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y119     init/init/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y119     init/init/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y120     init/init/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y120     init/init/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y119     init/init/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y119     init/init/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y119     init/init/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y119     init/init/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y119     init/init/count_reg_rep[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y119     init/init/count_reg_rep[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y119     init/init/count_reg_rep[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y119     init/init/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y120     init/init/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y120     init/init/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y119     init/init/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y120     init/init/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y119     init/init/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y119     init/init/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y119     init/init/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y120     init/init/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y120     init/init/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y119     init/init/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y120     init/init/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y120     init/init/count_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKFBOUT



