Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id BBC90B40BA9
	for <lists+qemu-devel@lfdr.de>; Tue,  2 Sep 2025 19:08:53 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1utUTf-0007cW-HC; Tue, 02 Sep 2025 13:07:27 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <wlosh@bsdimp.com>) id 1utUTW-0007ZR-Nd
 for qemu-devel@nongnu.org; Tue, 02 Sep 2025 13:07:19 -0400
Received: from mail-pj1-x1033.google.com ([2607:f8b0:4864:20::1033])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <wlosh@bsdimp.com>) id 1utUTU-0007cZ-Eb
 for qemu-devel@nongnu.org; Tue, 02 Sep 2025 13:07:18 -0400
Received: by mail-pj1-x1033.google.com with SMTP id
 98e67ed59e1d1-323267bc2eeso4387886a91.1
 for <qemu-devel@nongnu.org>; Tue, 02 Sep 2025 10:07:15 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=bsdimp-com.20230601.gappssmtp.com; s=20230601; t=1756832834; x=1757437634;
 darn=nongnu.org; 
 h=cc:to:subject:message-id:date:from:in-reply-to:references
 :mime-version:from:to:cc:subject:date:message-id:reply-to;
 bh=CR78GFxKiZmUL74IgiD/HidqP9HCZYHKqFZRrAYZYq0=;
 b=UjAkt0XaVpuxDcWnMqpcvbNVXurov85yk/VbVSzoZmgxt7KiuZZZjkKaDFbgKsptno
 mtNWneQ/p9kLfacsY2mZNY8YhA+o5qerw5fwYy1npO/4g4Qp5fPz0NphcuDetunh6sua
 U2gahXu/K1QATGdJ6HAkFvyOPPUrY35iUyuWfAHkiwOsjbXGqs0L9UUq8vdL7D6Ikz/s
 bosX/0ajlUMjOH19V2PmVh9w3BJDw+D1Ceh9AKuMjG6h+JLEOw4mymxm57N0rXy2KfIJ
 3XyYpMrwK43xA9OnCXVtoFJz2wrtlTjzOsrKUHliLqGIWiILR0MrNzM144FGVGOMvk4k
 +aVw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1756832834; x=1757437634;
 h=cc:to:subject:message-id:date:from:in-reply-to:references
 :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id
 :reply-to;
 bh=CR78GFxKiZmUL74IgiD/HidqP9HCZYHKqFZRrAYZYq0=;
 b=mr+7CgSWbLndQaa2P+wT+DQbIDoNdAOXVcW89Btl3iwE3fkjMkfrr6MwAcVRiT5x6e
 9+OYpJf27xHgMdoIjOoYSliiyPbewEePWRnQaRH4HAOlh8Y3+gSIH5nz4uWTw7iHho9A
 M0KP6wyfO3TKEUvl3Lbfe6cv9Kc3v8vPSe3bq3luivvkzgClRBvQ0jkHD3qNBknRSBAP
 69sQRZEirNjaPQIvM518JNtUfG/mB5IruzspgPTJqOQYVm6xu3d6R8Y/K/AHkEGwyTb/
 wlCkMXsR4m4JykBMucnqz6hZmdC5iI8KA/PY2szerKEZvyfVi7iT7jISTbZ9iCdgL1pL
 ws6Q==
X-Forwarded-Encrypted: i=1;
 AJvYcCWbALOk4EOp2GR89+AFwGAUoYhGf/KJe2g+Q7FmqEOCNOThzYqzamdmxMZ+yoYuL7ERIme9yZlywO4+@nongnu.org
X-Gm-Message-State: AOJu0Yz0XOcGziLT2+iJLPpFYz2uDWOIHIDngs3z3Y+oMFDbT8kYDSYJ
 daGw/mAzGuOthZdNfNHHLI0fAUaFnwKtGIPyWaJ/kiAAqHP2WKR04P10Z+J/E95oabQucQdF4jM
 72APeLOPVoFy+lO838lUgm8oj+P9qNm/y8HR2BnowXLuP21/+btMVhWKwaw==
X-Gm-Gg: ASbGncuoZaAimGQgqisT/IbLok7JppaplCt6wT+VVLbXFOjRoCw0pcxwiad9+BvN5ZO
 vwTARKRrpKNvE9hBoCWrjgrwONEZtSoAh+ow2yfDDT8zMGCVVkrp/N9wXU4PG4KSb7oKX/cB62D
 5k2D6AaXhJaAV1OHNpUcEAIkPex6klayZFZVh4fK+M5jRtcC4og9/auR/Ys3Vvi+53iZXhddEZ4
 d/6L4Jrrm3QvWOxr7kDi8Zo/PvpbPd7XxeCobc=
X-Google-Smtp-Source: AGHT+IEtCo2SErTdbJRmoaaLMDJrXnZKoGryLg8ZEVHBUJ46QuxVleZjWNBpiPVNJwmTE0AWMS1NxVSTyLFFZoeBPKQ=
X-Received: by 2002:a17:90b:3f84:b0:329:d85b:d9ee with SMTP id
 98e67ed59e1d1-329d85bdae7mr4963809a91.23.1756832833763; Tue, 02 Sep 2025
 10:07:13 -0700 (PDT)
MIME-Version: 1.0
References: <cover.1756706188.git.jan.kiszka@siemens.com>
 <86217712232abd5152e7dfa98111f57b9b78d83b.1756706188.git.jan.kiszka@siemens.com>
 <6289fe04-82be-4a34-9fed-b0cc08e3b8f0@linaro.org>
 <a9fdf524-0ca1-45db-be39-7bfccc468f0f@siemens.com>
 <11808e86-cee0-48bf-8fbd-de13a9a25ed0@linaro.org>
 <4c039b3c-dc2c-4478-b1bb-90b925e56245@linaro.org>
 <c8e1a073-7702-4bad-b7f1-2b4f51da47f4@kaod.org>
 <03a51e36-9a15-4b49-a310-c36a4d0af360@linaro.org>
 <2abbaeda-f9dc-4045-a9f7-b2b48451255f@kaod.org>
 <42310bdb-4fad-4df2-b7ad-3ff3f863e248@linaro.org>
 <d21f6449-e646-42fc-8277-b011a886e9c9@linaro.org>
 <41d2e67e-3345-4720-b3aa-1051224025de@siemens.com>
 <21b6726a-1ceb-4782-a219-36f32cebb774@siemens.com>
 <a1463f9e36d8b3e6289859bec9a0a5a758709316.camel@pengutronix.de>
In-Reply-To: <a1463f9e36d8b3e6289859bec9a0a5a758709316.camel@pengutronix.de>
From: Warner Losh <imp@bsdimp.com>
Date: Tue, 2 Sep 2025 11:07:02 -0600
X-Gm-Features: Ac12FXw2wEKjxkKgZ1N5Of__fmN_Hz8kxEuAxNu7KA6yksaDaPvkX6BLdNR5q9o
Message-ID: <CANCZdfprQZTVskt-EPgT-ALMO3HU-akdcw+yZ5=9Cmu1F00etQ@mail.gmail.com>
Subject: Re: [PATCH v2 1/8] hw/sd/sdcard: Fix size check for backing block
 image
To: =?UTF-8?Q?Jan_L=C3=BCbbe?= <jlu@pengutronix.de>
Cc: Jan Kiszka <jan.kiszka@siemens.com>,
 =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <philmd@linaro.org>, 
 =?UTF-8?Q?C=C3=A9dric_Le_Goater?= <clg@kaod.org>, 
 qemu-devel <qemu-devel@nongnu.org>, Joel Stanley <joel@jms.id.au>,
 Bin Meng <bmeng.cn@gmail.com>, 
 qemu-block@nongnu.org, Ilias Apalodimas <ilias.apalodimas@linaro.org>, 
 qemu-arm <qemu-arm@nongnu.org>, Alistair Francis <alistair@alistair23.me>, 
 Alexander Bulekov <alxndr@bu.edu>
Content-Type: multipart/alternative; boundary="000000000000fc96ce063dd484e4"
Received-SPF: none client-ip=2607:f8b0:4864:20::1033;
 envelope-from=wlosh@bsdimp.com; helo=mail-pj1-x1033.google.com
X-Spam_score_int: -18
X-Spam_score: -1.9
X-Spam_bar: -
X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, HTML_MESSAGE=0.001, RCVD_IN_DNSWL_NONE=-0.0001,
 SPF_HELO_NONE=0.001, SPF_NONE=0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

--000000000000fc96ce063dd484e4
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

On Tue, Sep 2, 2025 at 10:49=E2=80=AFAM Jan L=C3=BCbbe <jlu@pengutronix.de>=
 wrote:

> On Tue, 2025-09-02 at 18:39 +0200, Jan Kiszka wrote:
> > > > I expect us to be safe and able to deal with non-pow2 regions if we
> use
> > > > QEMUSGList from the "system/dma.h" API. But this is a rework nobody
> had
> > > > time to do so far.
> > >
> > > We have to tell two things apart: partitions sizes on the one side an=
d
> > > backing storage sizes. The partitions sizes are (to my reading) clear=
ly
> > > defined in the spec, and the user partition (alone!) has to be power =
of
> > > 2. The boot and RPMB partitions are multiples of 128K. The sum of the=
m
> > > all is nowhere limited to power of 2 or even only multiples of 128K.
> > >
> >
> > Re-reading the part of the device capacity, the rules are more complex:
> >  - power of two up to 2 GB
> >  - multiple of 512 bytes beyond that
> >
> > So that power-of-two enforcement was and still is likely too strict.
>

It is. Version 0 (and MMC) cards had the capacity encoded like so:
                m =3D mmc_get_bits(raw_csd, 128, 62, 12);
                e =3D mmc_get_bits(raw_csd, 128, 47, 3);
                csd->capacity =3D ((1 + m) << (e + 2)) * csd->read_bl_len;
so any card less than 2GB (well, technically 4GB, but 4GB version 0 cards
were
rare and broke some stacks... I have one and I love it on my embedded ARM
board
that can't do version 1 cards). Version 1 cards encoded it like:
                csd->capacity =3D ((uint64_t)mmc_get_bits(raw_csd, 128, 48,
22) +
                    1) * 512 * 1024;
So it's a multiple of 512k. These are also called 'high capacity' cards.

Version 4 introduces an extended CSD, which had a pure sector count in the
EXT CSD. I think this
is only for MMC cards. And also the partition information.


> > But I still see no indication, neither in the existing eMMC code of QEM=
U
> > nor the spec, that the boot and RPMB partition sizes are included in
> that.
>
> Correct. Non-power-of-two sizes are very common for real eMMCs. Taking a
> random
> one from our lab:
> [    1.220588] mmcblk1: mmc1:0001 S0J56X 14.8 GiB
> [    1.228055]  mmcblk1: p1 p2 p3 p4
> [    1.230375] mmcblk1boot0: mmc1:0001 S0J56X 31.5 MiB
> [    1.233651] mmcblk1boot1: mmc1:0001 S0J56X 31.5 MiB
> [    1.236682] mmcblk1rpmb: mmc1:0001 S0J56X 4.00 MiB, chardev (244:0)
>
> For eMMCs using MLC NAND, you can also configure part of the user data
> area to
> be pSLC (pseudo single level cell), which changes the available capacity
> (after
> a required power cycle).
>

Yes. Extended partitions are a feature of version 4 cards, so don't have
power-of-2 limits since they are a pure sector count in the ext_csd.

Warner

--000000000000fc96ce063dd484e4
Content-Type: text/html; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

<div dir=3D"ltr"><div dir=3D"ltr"><br></div><br><div class=3D"gmail_quote g=
mail_quote_container"><div dir=3D"ltr" class=3D"gmail_attr">On Tue, Sep 2, =
2025 at 10:49=E2=80=AFAM Jan L=C3=BCbbe &lt;<a href=3D"mailto:jlu@pengutron=
ix.de">jlu@pengutronix.de</a>&gt; wrote:<br></div><blockquote class=3D"gmai=
l_quote" style=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,20=
4,204);padding-left:1ex">On Tue, 2025-09-02 at 18:39 +0200, Jan Kiszka wrot=
e:<br>
&gt; &gt; &gt; I expect us to be safe and able to deal with non-pow2 region=
s if we use<br>
&gt; &gt; &gt; QEMUSGList from the &quot;system/dma.h&quot; API. But this i=
s a rework nobody had<br>
&gt; &gt; &gt; time to do so far.<br>
&gt; &gt; <br>
&gt; &gt; We have to tell two things apart: partitions sizes on the one sid=
e and<br>
&gt; &gt; backing storage sizes. The partitions sizes are (to my reading) c=
learly<br>
&gt; &gt; defined in the spec, and the user partition (alone!) has to be po=
wer of<br>
&gt; &gt; 2. The boot and RPMB partitions are multiples of 128K. The sum of=
 them<br>
&gt; &gt; all is nowhere limited to power of 2 or even only multiples of 12=
8K.<br>
&gt; &gt; <br>
&gt; <br>
&gt; Re-reading the part of the device capacity, the rules are more complex=
:<br>
&gt; =C2=A0- power of two up to 2 GB<br>
&gt; =C2=A0- multiple of 512 bytes beyond that<br>
&gt; <br>
&gt; So that power-of-two enforcement was and still is likely too strict.<b=
r></blockquote><div><br></div><div>It is. Version 0 (and MMC) cards had the=
 capacity encoded like so:</div><div>=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 m =3D mmc_get_bits(raw_csd, 128, 62, 12);</div>=C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 e =3D mmc_get_bits(raw_csd, 1=
28, 47, 3);</div><div class=3D"gmail_quote gmail_quote_container"><div>=C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 csd-&gt;capacity =3D (=
(1 + m) &lt;&lt; (e + 2)) * csd-&gt;read_bl_len;</div><div>so any card less=
 than 2GB (well, technically 4GB, but 4GB version 0 cards were</div><div>ra=
re and broke some stacks... I have one and I love it on=C2=A0my embedded AR=
M board</div><div>that can&#39;t do version 1 cards). Version 1 cards encod=
ed it like:</div><div>=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 csd-&gt;capacity =3D ((uint64_t)mmc_get_bits(raw_csd, 128, 48, 22) +<br=
>=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 1) *=
 512 * 1024;</div><div>So it&#39;s a multiple of 512k. These are also calle=
d &#39;high capacity&#39; cards.</div><div><br></div><div>Version 4 introdu=
ces an extended CSD, which had a=C2=A0pure sector count in the EXT CSD. I t=
hink this</div><div>is only for MMC cards. And also the partition informati=
on.</div><div>=C2=A0</div><blockquote class=3D"gmail_quote" style=3D"margin=
:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex"=
>
&gt; But I still see no indication, neither in the existing eMMC code of QE=
MU<br>
&gt; nor the spec, that the boot and RPMB partition sizes are included in t=
hat.<br>
<br>
Correct. Non-power-of-two sizes are very common for real eMMCs. Taking a ra=
ndom<br>
one from our lab:<br>
[=C2=A0 =C2=A0 1.220588] mmcblk1: mmc1:0001 S0J56X 14.8 GiB<br>
[=C2=A0 =C2=A0 1.228055]=C2=A0 mmcblk1: p1 p2 p3 p4<br>
[=C2=A0 =C2=A0 1.230375] mmcblk1boot0: mmc1:0001 S0J56X 31.5 MiB<br>
[=C2=A0 =C2=A0 1.233651] mmcblk1boot1: mmc1:0001 S0J56X 31.5 MiB<br>
[=C2=A0 =C2=A0 1.236682] mmcblk1rpmb: mmc1:0001 S0J56X 4.00 MiB, chardev (2=
44:0)<br>
<br>
For eMMCs using MLC NAND, you can also configure part of the user data area=
 to<br>
be pSLC (pseudo single level cell), which changes the available capacity (a=
fter<br>
a required power cycle).<br></blockquote><div><br></div><div>Yes. Extended =
partitions are a feature of version 4 cards, so don&#39;t have power-of-2 l=
imits since they are a pure sector count in the ext_csd.</div><div><br></di=
v><div>Warner=C2=A0</div></div></div>

--000000000000fc96ce063dd484e4--

