Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bb8fc462102944dcb1598696aeca1ab0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L xbip_utils_v3_0_6 -L c_reg_fd_v12_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_2 -L xbip_dsp48_addsub_v3_0_2 -L xbip_addsub_v3_0_2 -L c_addsub_v12_0_9 -L c_gate_bit_v12_0_2 -L xbip_counter_v3_0_2 -L c_counter_binary_v12_0_9 -L axi_utils_v2_0_2 -L fir_compiler_v7_2_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_9 -L cic_compiler_v4_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot sonar_tb_behav xil_defaultlib.sonar_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [W:/Sonar/Sonar.ip_user_files/ipstatic/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1889]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [W:/Sonar/Sonar.ip_user_files/ipstatic/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1890]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [W:/Sonar/Sonar.ip_user_files/ipstatic/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1882]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [W:/Sonar/Sonar.ip_user_files/ipstatic/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1883]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port XADC_p [W:/Sonar/Sonar.srcs/sim_1/new/sonar_tb.sv:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port XADC_n [W:/Sonar/Sonar.srcs/sim_1/new/sonar_tb.sv:31]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port btn [W:/Sonar/Sonar.srcs/sim_1/new/sonar_tb.sv:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dot [W:/Sonar/Sonar.srcs/sources_1/new/seg_display.sv:124]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 64 for port distance_tdata [W:/Sonar/Sonar.srcs/sources_1/new/sonar.sv:152]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "W:/Sonar/Sonar.srcs/sources_1/new/bcd.sv" Line 1. Module bcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/Sonar/Sonar.srcs/sources_1/new/seg7.sv" Line 1. Module seg7 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/Sonar/Sonar.srcs/sources_1/new/bcd.sv" Line 1. Module bcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/Sonar/Sonar.srcs/sources_1/new/seg7.sv" Line 1. Module seg7 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_9.c_counter_binary_v12_0_9_viv_com...
Compiling package std.textio
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package xbip_counter_v3_0_2.xbip_counter_v3_0_2_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_2.xbip_counter_v3_0_2_pkg
Compiling package c_counter_binary_v12_0_9.c_counter_binary_v12_0_9_pkg
Compiling package c_addsub_v12_0_9.c_addsub_v12_0_9_pkg_legacy
Compiling package c_reg_fd_v12_0_2.c_reg_fd_v12_0_2_viv_comp
Compiling package c_addsub_v12_0_9.c_addsub_v12_0_9_pkg
Compiling package unisim.vcomponents
Compiling package cic_compiler_v4_0_10.cic_compiler_v4_0_10_viv_comp
Compiling package ieee.std_logic_signed
Compiling package ieee.math_real
Compiling package ieee.std_logic_textio
Compiling package cic_compiler_v4_0_10.toolbox_pkg
Compiling package cic_compiler_v4_0_10.cic_compiler_v4_0_10_pkg
Compiling package cic_compiler_v4_0_10.cic_compiler_v4_0_10_hdl_comps
Compiling package axi_utils_v2_0_2.global_util_pkg
Compiling package axi_utils_v2_0_2.axi_utils_comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fir_compiler_v7_2_6.fir_compiler_v7_2_6_viv_comp
Compiling package fir_compiler_v7_2_6.globals_pkg
Compiling package fir_compiler_v7_2_6.components
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.bcd
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.seg_display
Compiling architecture structural of entity c_reg_fd_v12_0_2.c_reg_fd_v12_0_2_viv [\c_reg_fd_v12_0_2_viv(c_width=32...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_9.c_addsub_v12_0_9_lut6_legacy [\c_addsub_v12_0_9_lut6_legacy(c_...]
Compiling architecture synth of entity c_addsub_v12_0_9.c_addsub_v12_0_9_fabric_legacy [\c_addsub_v12_0_9_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_9.c_addsub_v12_0_9_legacy [\c_addsub_v12_0_9_legacy(c_famil...]
Compiling architecture synth of entity c_counter_binary_v12_0_9.c_counter_binary_v12_0_9_legacy [\c_counter_binary_v12_0_9_legacy...]
Compiling architecture synth of entity c_counter_binary_v12_0_9.c_counter_binary_v12_0_9_viv [\c_counter_binary_v12_0_9_viv(c_...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_9.c_counter_binary_v12_0_9 [\c_counter_binary_v12_0_9(c_xdev...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling architecture xilinx of entity axi_utils_v2_0_2.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture xilinx of entity axi_utils_v2_0_2.glb_srl_fifo [\glb_srl_fifo(width=61,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_2.glb_ifx_master [\glb_ifx_master(width=61,afull_t...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay [\delay(delay_len=1,family=(p_dsp...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.emb_calc [\emb_calc(param=((p_dsp48e1,fals...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay [\delay(delay_len=1,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay_bit [\delay_bit(delay_len=0,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay_bit [\delay_bit(delay_len=2,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay [\delay(delay_len=3,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.emb_calc [\emb_calc(param=((p_dsp48e1,fals...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay [\delay(delay_len=0,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay_bit [\delay_bit(delay_len=1,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay [\delay(delay_len=1,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay [\delay(delay_len=3,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay_bit [\delay_bit(delay_len=8,family=(p...]
Compiling architecture synth of entity cic_compiler_v4_0_10.int_comb_stage_folded [\int_comb_stage_folded(c_int_or_...]
Compiling architecture synth of entity cic_compiler_v4_0_10.int_comb_section [\int_comb_section(c_int_or_comb=...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay_bit [\delay_bit(delay_len=1,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay_bit [\delay_bit(delay_len=0,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay [\delay(delay_len=3,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay [\delay(delay_len=8,family=(p_dsp...]
Compiling architecture struct_all of entity cic_compiler_v4_0_10.delay [\delay(delay_len=8,family=(p_dsp...]
Compiling architecture synth of entity cic_compiler_v4_0_10.int_comb_stage_folded [\int_comb_stage_folded(c_int_or_...]
Compiling architecture synth of entity cic_compiler_v4_0_10.int_comb_section [\int_comb_section(c_int_or_comb=...]
Compiling architecture synth of entity cic_compiler_v4_0_10.decimate [\decimate(c_num_stages=5,c_diff_...]
Compiling architecture synth of entity cic_compiler_v4_0_10.cic_compiler_v4_0_10_viv [\cic_compiler_v4_0_10_viv(c_comp...]
Compiling architecture xilinx of entity cic_compiler_v4_0_10.cic_compiler_v4_0_10 [\cic_compiler_v4_0_10(c_componen...]
Compiling architecture design_1_cic_compiler_0_0_arch of entity xil_defaultlib.design_1_cic_compiler_0_0 [design_1_cic_compiler_0_0_defaul...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_2.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_2.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_6.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_6.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_6.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_6.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_6.calc [\calc(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_6.addsub_mult_accum [\addsub_mult_accum(c_xdevicefami...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_6.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture xilinx of entity axi_utils_v2_0_2.glb_srl_fifo [\glb_srl_fifo(width=16,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_2.glb_ifx_master [\glb_ifx_master(width=16)\]
Compiling architecture synth of entity fir_compiler_v7_2_6.single_rate [\single_rate(c_xdevicefamily="ar...]
Compiling architecture synth of entity fir_compiler_v7_2_6.fir_compiler_v7_2_6_viv [\fir_compiler_v7_2_6_viv(c_xdevi...]
Compiling architecture xilinx of entity fir_compiler_v7_2_6.fir_compiler_v7_2_6 [\fir_compiler_v7_2_6(c_xdevicefa...]
Compiling architecture design_1_fir_compiler_0_0_arch of entity xil_defaultlib.design_1_fir_compiler_0_0 [design_1_fir_compiler_0_0_defaul...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling architecture ff18_internal_vhdl_v of entity unisim.FF18_INTERNAL_VHDL [\FF18_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo18e1_v of entity unisim.FIFO18E1 [\FIFO18E1(almost_full_offset="00...]
Compiling architecture beh of entity xil_defaultlib.drp_to_axi4stream [drp_to_axi4stream_default]
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_40="0001000100010110"...]
Compiling architecture imp of entity xil_defaultlib.design_1_xadc_wiz_0_0_xadc_core_drp [design_1_xadc_wiz_0_0_xadc_core_...]
Compiling architecture imp of entity xil_defaultlib.design_1_xadc_wiz_0_0_axi_xadc [design_1_xadc_wiz_0_0_axi_xadc_d...]
Compiling module xil_defaultlib.design_1_xadc_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.sonar
Compiling module xil_defaultlib.sonar_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sonar_tb_behav
