{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521639631810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521639631816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 22:40:31 2018 " "Processing started: Wed Mar 21 22:40:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521639631816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639631816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PhasedArrayController -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off PhasedArrayController -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639631816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521639632434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521639632434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/synthesis/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "FIR/synthesis/FIR.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/FIR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639640754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639640754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir) " "Found design unit 1: dspba_library_package (fir)" {  } { { "FIR/synthesis/submodules/dspba_library_package.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fir/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641151 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641151 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641151 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir)" {  } { { "FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641153 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir)" {  } { { "FIR/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641157 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641160 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641162 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641164 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "FIR/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/fir_fir_compiler_ii_0_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_fir_compiler_ii_0_rtl_core-normal " "Found design unit 1: FIR_fir_compiler_ii_0_rtl_core-normal" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641171 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_fir_compiler_ii_0_rtl_core " "Found entity 1: FIR_fir_compiler_ii_0_rtl_core" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/fir_fir_compiler_ii_0_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_fir_compiler_ii_0_ast-struct " "Found design unit 1: FIR_fir_compiler_ii_0_ast-struct" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641173 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_fir_compiler_ii_0_ast " "Found entity 1: FIR_fir_compiler_ii_0_ast" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/fir_fir_compiler_ii_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_fir_compiler_ii_0-syn " "Found design unit 1: FIR_fir_compiler_ii_0-syn" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641175 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_fir_compiler_ii_0 " "Found entity 1: FIR_fir_compiler_ii_0" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic.v 1 1 " "Found 1 design units, including 1 entities, in source file cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC " "Found entity 1: CIC" {  } { { "CIC.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/CIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialslave.v 1 1 " "Found 1 design units, including 1 entities, in source file serialslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialSlave " "Found entity 1: SerialSlave" {  } { { "SerialSlave.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phaseshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file phaseshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PhaseShifter " "Found entity 1: PhaseShifter" {  } { { "PhaseShifter.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PhaseShifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "poweronreset.v 1 1 " "Found 1 design units, including 1 entities, in source file poweronreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 PowerOnReset " "Found entity 1: PowerOnReset" {  } { { "PowerOnReset.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PowerOnReset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic.v 1 1 " "Found 1 design units, including 1 entities, in source file mic.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mic " "Found entity 1: Mic" {  } { { "Mic.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/Mic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VSYNC vsync PDC.v(14) " "Verilog HDL Declaration information at PDC.v(14): object \"VSYNC\" differs only in case from object \"vsync\" in the same scope" {  } { { "PDC.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PDC.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1521639641204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HSYNC hsync PDC.v(15) " "Verilog HDL Declaration information at PDC.v(15): object \"HSYNC\" differs only in case from object \"hsync\" in the same scope" {  } { { "PDC.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PDC.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1521639641205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdc.v 1 1 " "Found 1 design units, including 1 entities, in source file pdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PDC " "Found entity 1: PDC" {  } { { "PDC.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PDC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521639641343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PowerOnReset PowerOnReset:por " "Elaborating entity \"PowerOnReset\" for hierarchy \"PowerOnReset:por\"" {  } { { "TOP.v" "por" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "TOP.v" "pll" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 75 " "Parameter \"clk0_divide_by\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 80 " "Parameter \"clk2_divide_by\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641468 ""}  } { { "PLL.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521639641468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/intelfpga/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialSlave SerialSlave:ss " "Elaborating entity \"SerialSlave\" for hierarchy \"SerialSlave:ss\"" {  } { { "TOP.v" "ss" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseShifter PhaseShifter:GeneratedPhaseShifters\[1\].ps " "Elaborating entity \"PhaseShifter\" for hierarchy \"PhaseShifter:GeneratedPhaseShifters\[1\].ps\"" {  } { { "TOP.v" "GeneratedPhaseShifters\[1\].ps" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mic Mic:GeneratedMics\[1\].mic " "Elaborating entity \"Mic\" for hierarchy \"Mic:GeneratedMics\[1\].mic\"" {  } { { "TOP.v" "GeneratedMics\[1\].mic" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC Mic:GeneratedMics\[1\].mic\|CIC:cic " "Elaborating entity \"CIC\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|CIC:cic\"" {  } { { "Mic.v" "cic" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/Mic.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 8 CIC.v(106) " "Verilog HDL assignment warning at CIC.v(106): truncated value with size 17 to match size of target (8)" {  } { { "CIC.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/CIC.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521639641571 "|TOP|Mic:GeneratedMics[1].mic|CIC:cic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR Mic:GeneratedMics\[1\].mic\|FIR:fir " "Elaborating entity \"FIR\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\"" {  } { { "Mic.v" "fir" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/Mic.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_fir_compiler_ii_0 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0 " "Elaborating entity \"FIR_fir_compiler_ii_0\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\"" {  } { { "FIR/synthesis/FIR.v" "fir_compiler_ii_0" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/FIR.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig FIR_fir_compiler_ii_0.vhd(54) " "Verilog HDL or VHDL warning at FIR_fir_compiler_ii_0.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521639641574 "|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_fir_compiler_ii_0_ast Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst " "Elaborating entity \"FIR_fir_compiler_ii_0_ast\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "FIR_fir_compiler_ii_0_ast_inst" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641576 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core FIR_fir_compiler_ii_0_ast.vhd(208) " "VHDL Signal Declaration warning at FIR_fir_compiler_ii_0_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521639641577 "|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "sink" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "source" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "intf_ctrl" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_fir_compiler_ii_0_rtl_core Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"FIR_fir_compiler_ii_0_rtl_core\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_memread" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_compute" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr1_dmem" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem " "Elaborated megafunction instantiation \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 428 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem " "Instantiated megafunction \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641686 ""}  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 428 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521639641686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ctm3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ctm3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ctm3 " "Found entity 1: altsyncram_ctm3" {  } { { "db/altsyncram_ctm3.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/altsyncram_ctm3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ctm3 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem\|altsyncram_ctm3:auto_generated " "Elaborating entity \"altsyncram_ctm3\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem\|altsyncram_ctm3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_xIn_0_13" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_in0_m0_wi0_wo0_assign_id1_q_13" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 563 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641791 ""}  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 563 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521639641791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_etm3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_etm3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_etm3 " "Found entity 1: altsyncram_etm3" {  } { { "db/altsyncram_etm3.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/altsyncram_etm3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_etm3 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_etm3:auto_generated " "Elaborating entity \"altsyncram_etm3\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_etm3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_component" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Elaborated megafunction instantiation \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Instantiated megafunction \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639641931 ""}  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521639641931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1mt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1mt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1mt " "Found entity 1: mult_1mt" {  } { { "db/mult_1mt.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/mult_1mt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639641989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639641989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1mt Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\|mult_1mt:auto_generated " "Elaborating entity \"mult_1mt\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\|mult_1mt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639641990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639642003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo\"" {  } { { "TOP.v" "fifo" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639642794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO.v" "dcfifo_mixed_widths_component" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIFO.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIFO.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639643048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639643048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639643048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639643048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 256 " "Parameter \"lpm_width\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639643048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639643048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639643048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639643048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639643048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639643048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639643048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639643048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521639643048 ""}  } { { "FIFO.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIFO.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521639643048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lde1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_lde1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lde1 " "Found entity 1: dcfifo_lde1" {  } { { "db/dcfifo_lde1.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lde1 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated " "Elaborating entity \"dcfifo_lde1\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "f:/intelfpga/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_gra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_gra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_gra " "Found entity 1: a_gray2bin_gra" {  } { { "db/a_gray2bin_gra.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/a_gray2bin_gra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_gra FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|a_gray2bin_gra:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_gra\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|a_gray2bin_gra:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_lde1.tdf" "rdptr_g_gray2bin" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_c26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_c26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_c26 " "Found entity 1: a_graycounter_c26" {  } { { "db/a_graycounter_c26.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/a_graycounter_c26.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_c26 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|a_graycounter_c26:rdptr_g1p " "Elaborating entity \"a_graycounter_c26\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|a_graycounter_c26:rdptr_g1p\"" {  } { { "db/dcfifo_lde1.tdf" "rdptr_g1p" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9gb " "Found entity 1: a_graycounter_9gb" {  } { { "db/a_graycounter_9gb.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/a_graycounter_9gb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9gb FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|a_graycounter_9gb:wrptr_g1p " "Elaborating entity \"a_graycounter_9gb\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|a_graycounter_9gb:wrptr_g1p\"" {  } { { "db/dcfifo_lde1.tdf" "wrptr_g1p" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2b01 " "Found entity 1: altsyncram_2b01" {  } { { "db/altsyncram_2b01.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/altsyncram_2b01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2b01 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|altsyncram_2b01:fifo_ram " "Elaborating entity \"altsyncram_2b01\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|altsyncram_2b01:fifo_ram\"" {  } { { "db/dcfifo_lde1.tdf" "fifo_ram" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_909 " "Found entity 1: dffpipe_909" {  } { { "db/dffpipe_909.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_909.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_909 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|dffpipe_909:rs_brp " "Elaborating entity \"dffpipe_909\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|dffpipe_909:rs_brp\"" {  } { { "db/dcfifo_lde1.tdf" "rs_brp" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_tu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|dffpipe_tu8:rs_bwp " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|dffpipe_tu8:rs_bwp\"" {  } { { "db/dcfifo_lde1.tdf" "rs_bwp" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d9l " "Found entity 1: alt_synch_pipe_d9l" {  } { { "db/alt_synch_pipe_d9l.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/alt_synch_pipe_d9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d9l FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d9l\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\"" {  } { { "db/dcfifo_lde1.tdf" "rs_dgwp" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe14 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe14\"" {  } { { "db/alt_synch_pipe_d9l.tdf" "dffpipe14" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/alt_synch_pipe_d9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_g9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_g9l:ws_dgrp\"" {  } { { "db/dcfifo_lde1.tdf" "ws_dgrp" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_g9l:ws_dgrp\|dffpipe_1v8:dffpipe17 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_g9l:ws_dgrp\|dffpipe_1v8:dffpipe17\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe17" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vg5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vg5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vg5 " "Found entity 1: cmpr_vg5" {  } { { "db/cmpr_vg5.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/cmpr_vg5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vg5 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|cmpr_vg5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vg5\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|cmpr_vg5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_lde1.tdf" "rdempty_eq_comp1_lsb" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ug5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ug5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ug5 " "Found entity 1: cmpr_ug5" {  } { { "db/cmpr_ug5.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/cmpr_ug5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ug5 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|cmpr_ug5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_ug5\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|cmpr_ug5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_lde1.tdf" "rdempty_eq_comp1_msb" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i0d " "Found entity 1: cntr_i0d" {  } { { "db/cntr_i0d.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/cntr_i0d.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i0d FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|cntr_i0d:cntr_b " "Elaborating entity \"cntr_i0d\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|cntr_i0d:cntr_b\"" {  } { { "db/dcfifo_lde1.tdf" "cntr_b" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/mux_9d7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521639643712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639643712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_lde1.tdf" "rdemp_eq_comp_lsb_mux" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PDC PDC:pdc " "Elaborating entity \"PDC\" for hierarchy \"PDC:pdc\"" {  } { { "TOP.v" "pdc" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639643730 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1521639647877 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 90 -1 0 } } { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 135 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 646 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 549 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 495 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 322 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 273 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 335 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1521639648042 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1521639648042 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TXD GND " "Pin \"TXD\" is stuck at GND" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521639649000 "|TOP|TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521639649000 "|TOP|LED[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521639649000 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521639649290 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521639651378 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Git/Sonar/FPGA/PhasedArrayController/output_files/TOP.map.smsg " "Generated suppressed messages file F:/Git/Sonar/FPGA/PhasedArrayController/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639651702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521639652226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521639652226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5963 " "Implemented 5963 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521639652875 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521639652875 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5680 " "Implemented 5680 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521639652875 ""} { "Info" "ICUT_CUT_TM_RAMS" "200 " "Implemented 200 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1521639652875 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1521639652875 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1521639652875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521639652875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "748 " "Peak virtual memory: 748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521639652959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 22:40:52 2018 " "Processing ended: Wed Mar 21 22:40:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521639652959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521639652959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521639652959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521639652959 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1521639654564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521639654571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 22:40:54 2018 " "Processing started: Wed Mar 21 22:40:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521639654571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1521639654571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PhasedArrayController -c TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PhasedArrayController -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1521639654571 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1521639654707 ""}
{ "Info" "0" "" "Project  = PhasedArrayController" {  } {  } 0 0 "Project  = PhasedArrayController" 0 0 "Fitter" 0 0 1521639654707 ""}
{ "Info" "0" "" "Revision = TOP" {  } {  } 0 0 "Revision = TOP" 0 0 "Fitter" 0 0 1521639654707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1521639654929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1521639654930 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP 10M16SCE144I7G " "Selected device 10M16SCE144I7G for design \"TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1521639654988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521639655021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521639655021 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 75 0 0 " "Implementing clock multiplication of 2, clock division of 75, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1521639655075 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1521639655075 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 80 0 0 " "Implementing clock multiplication of 1, clock division of 80, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1521639655075 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1521639655075 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521639655249 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1521639655260 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1521639655717 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCE144A7G " "Device 10M08SCE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521639655732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCE144I7G " "Device 10M08SCE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521639655732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCE144A7G " "Device 10M04SCE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521639655732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCE144I7G " "Device 10M04SCE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521639655732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SCE144A7G " "Device 10M16SCE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521639655732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SCE144A7G " "Device 10M25SCE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521639655732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SCE144I7G " "Device 10M25SCE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521639655732 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1521639655732 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "f:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 17832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521639655747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "f:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 17834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521639655747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "f:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 17836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521639655747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "f:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 17838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521639655747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "f:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 17840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521639655747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "f:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 17842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521639655747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "f:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 17844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521639655747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "f:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 17846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521639655747 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1521639655747 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1521639655748 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1521639655748 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1521639655748 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1521639655748 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1521639655751 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1521639655978 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lde1 " "Entity dcfifo_lde1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1v8:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1521639657273 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1521639657273 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1521639657273 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1521639657273 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP.sdc " "Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1521639657314 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1521639657314 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1521639657321 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ss\|SCK_edge  from: datac  to: combout " "Cell: ss\|SCK_edge  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521639657362 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1521639657362 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1521639657414 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1521639657418 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1521639657420 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk24~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L22p, DIFFOUT_L22p, High_Speed)) " "Automatically promoted node clk24~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L22p, DIFFOUT_L22p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SerialSlave:ss\|preSCK\[1\] " "Destination node SerialSlave:ss\|preSCK\[1\]" {  } { { "SerialSlave.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1521639657833 ""}  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 17809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657833 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657833 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657833 ""}  } { { "db/pll_altpll.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCKO~input (placed in PIN 57 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node PCKO~input (placed in PIN 57 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIXCLK~output " "Destination node PIXCLK~output" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 17794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1521639657833 ""}  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 17808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SerialSlave:ss\|Equal0  " "Automatically promoted node SerialSlave:ss\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addressBuf\[0\] " "Destination node addressBuf\[0\]" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addressBuf\[1\] " "Destination node addressBuf\[1\]" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addressBuf\[2\] " "Destination node addressBuf\[2\]" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addressBuf\[3\] " "Destination node addressBuf\[3\]" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addressBuf\[4\] " "Destination node addressBuf\[4\]" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addressBuf\[5\] " "Destination node addressBuf\[5\]" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addressBuf\[6\] " "Destination node addressBuf\[6\]" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "speakersOn_recieved " "Destination node speakersOn_recieved" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SerialSlave:ss\|BitCounter\[2\]~2 " "Destination node SerialSlave:ss\|BitCounter\[2\]~2" {  } { { "SerialSlave.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 8281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1521639657833 ""}  } { { "SerialSlave.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sampleClockState  " "Automatically promoted node sampleClockState " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sampleClockState~0 " "Destination node sampleClockState~0" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 8265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657834 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1521639657834 ""}  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "Automatically promoted node Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657834 ""}  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 448 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 3090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "Automatically promoted node Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657834 ""}  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 448 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 2484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "Automatically promoted node Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657834 ""}  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 448 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "Automatically promoted node Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657834 ""}  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 448 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "Automatically promoted node Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657834 ""}  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 448 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 7336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "Automatically promoted node Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657834 ""}  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 448 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 6806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "Automatically promoted node Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657834 ""}  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 448 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 6277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "Automatically promoted node Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657834 ""}  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 448 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 5748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "Automatically promoted node Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657834 ""}  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 448 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 5222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "Automatically promoted node Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657835 ""}  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 448 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 4693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "Automatically promoted node Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657835 ""}  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 448 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 4163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "Automatically promoted node Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657835 ""}  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 448 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 3632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SerialSlave:ss\|SCK_edge  " "Automatically promoted node SerialSlave:ss\|SCK_edge " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521639657835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SerialSlave:ss\|BitCounter\[1\] " "Destination node SerialSlave:ss\|BitCounter\[1\]" {  } { { "SerialSlave.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SerialSlave:ss\|BitCounter\[2\] " "Destination node SerialSlave:ss\|BitCounter\[2\]" {  } { { "SerialSlave.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SerialSlave:ss\|BitCounter\[3\] " "Destination node SerialSlave:ss\|BitCounter\[3\]" {  } { { "SerialSlave.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SerialSlave:ss\|recieveBuffer\[0\] " "Destination node SerialSlave:ss\|recieveBuffer\[0\]" {  } { { "SerialSlave.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SerialSlave:ss\|recieveBuffer\[7\] " "Destination node SerialSlave:ss\|recieveBuffer\[7\]" {  } { { "SerialSlave.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521639657835 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1521639657835 ""}  } { { "SerialSlave.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 0 { 0 ""} 0 1412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521639657835 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1521639658757 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521639658769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521639658770 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521639658784 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521639658808 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1521639658833 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1521639659208 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1521639659220 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1521639659220 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] MICCLK\[1\]~output " "PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"MICCLK\[1\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v" 102 0 0 } } { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 50 0 0 } } { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1521639659322 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] MICCLK\[0\]~output " "PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"MICCLK\[0\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v" 102 0 0 } } { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 50 0 0 } } { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1521639659323 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521639659550 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1521639659562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1521639660609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521639662096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1521639662163 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1521639671877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521639671877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1521639673211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 4.4% " "2e+03 ns of routing delay (approximately 4.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1521639677980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X12_Y0 X24_Y9 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X12_Y0 to location X24_Y9" {  } { { "loc" "" { Generic "F:/Git/Sonar/FPGA/PhasedArrayController/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X12_Y0 to location X24_Y9"} { { 12 { 0 ""} 12 0 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1521639678726 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1521639678726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1521639688959 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1521639688959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521639688962 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.32 " "Total time spent on timing analysis during the Fitter is 8.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1521639689261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521639689321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521639691309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521639691312 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521639693242 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521639694649 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Git/Sonar/FPGA/PhasedArrayController/output_files/TOP.fit.smsg " "Generated suppressed messages file F:/Git/Sonar/FPGA/PhasedArrayController/output_files/TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1521639695578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1582 " "Peak virtual memory: 1582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521639696825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 22:41:36 2018 " "Processing ended: Wed Mar 21 22:41:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521639696825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521639696825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521639696825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521639696825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1521639698131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521639698137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 22:41:37 2018 " "Processing started: Wed Mar 21 22:41:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521639698137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1521639698137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PhasedArrayController -c TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PhasedArrayController -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1521639698137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1521639698511 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1521639699365 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1521639699416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521639699840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 22:41:39 2018 " "Processing ended: Wed Mar 21 22:41:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521639699840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521639699840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521639699840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1521639699840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1521639701087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521639701092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 22:41:40 2018 " "Processing started: Wed Mar 21 22:41:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521639701092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1521639701092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off PhasedArrayController -c TOP " "Command: quartus_pow --read_settings_files=off --write_settings_files=off PhasedArrayController -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1521639701093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1521639701468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1521639701482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1521639701482 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lde1 " "Entity dcfifo_lde1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1v8:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1521639702195 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1521639702195 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1521639702195 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1521639702195 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP.sdc " "Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1521639702233 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCKO " "Node: PCKO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|altsyncram_2b01:fifo_ram\|q_b\[0\] PCKO " "Register FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|altsyncram_2b01:fifo_ram\|q_b\[0\] is being clocked by PCKO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702252 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702252 "|TOP|PCKO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sampleClockState " "Node: sampleClockState was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|altsyncram_2b01:fifo_ram\|ram_block11a0~porta_we_reg sampleClockState " "Register FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|altsyncram_2b01:fifo_ram\|ram_block11a0~porta_we_reg is being clocked by sampleClockState" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702252 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702252 "|TOP|sampleClockState"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk24 " "Node: clk24 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sampleClockState clk24 " "Register sampleClockState is being clocked by clk24" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702252 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702252 "|TOP|clk24"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SerialSlave:ss\|BitCounter\[0\] " "Node: SerialSlave:ss\|BitCounter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register register\[3\]\[0\] SerialSlave:ss\|BitCounter\[0\] " "Register register\[3\]\[0\] is being clocked by SerialSlave:ss\|BitCounter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702252 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702252 "|TOP|SerialSlave:ss|BitCounter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SerialSlave:ss\|preSCK\[0\] " "Node: SerialSlave:ss\|preSCK\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SerialSlave:ss\|recieveBuffer\[7\] SerialSlave:ss\|preSCK\[0\] " "Register SerialSlave:ss\|recieveBuffer\[7\] is being clocked by SerialSlave:ss\|preSCK\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702252 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702252 "|TOP|SerialSlave:ss|preSCK[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mic:GeneratedMics\[12\].mic\|fir_result_buf\[17\] Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register Mic:GeneratedMics\[12\].mic\|fir_result_buf\[17\] is being clocked by Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702253 "|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mic:GeneratedMics\[11\].mic\|fir_result_buf\[14\] Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register Mic:GeneratedMics\[11\].mic\|fir_result_buf\[14\] is being clocked by Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702253 "|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mic:GeneratedMics\[10\].mic\|fir_result_buf\[19\] Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register Mic:GeneratedMics\[10\].mic\|fir_result_buf\[19\] is being clocked by Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702253 "|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mic:GeneratedMics\[9\].mic\|fir_result_buf\[16\] Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register Mic:GeneratedMics\[9\].mic\|fir_result_buf\[16\] is being clocked by Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702253 "|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mic:GeneratedMics\[8\].mic\|fir_result_buf\[13\] Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register Mic:GeneratedMics\[8\].mic\|fir_result_buf\[13\] is being clocked by Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702253 "|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mic:GeneratedMics\[7\].mic\|fir_result_buf\[18\] Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register Mic:GeneratedMics\[7\].mic\|fir_result_buf\[18\] is being clocked by Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702253 "|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mic:GeneratedMics\[6\].mic\|fir_result_buf\[15\] Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register Mic:GeneratedMics\[6\].mic\|fir_result_buf\[15\] is being clocked by Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702253 "|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mic:GeneratedMics\[5\].mic\|fir_result_buf\[20\] Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register Mic:GeneratedMics\[5\].mic\|fir_result_buf\[20\] is being clocked by Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702253 "|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mic:GeneratedMics\[4\].mic\|fir_result_buf\[17\] Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register Mic:GeneratedMics\[4\].mic\|fir_result_buf\[17\] is being clocked by Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702253 "|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mic:GeneratedMics\[3\].mic\|fir_result_buf\[14\] Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register Mic:GeneratedMics\[3\].mic\|fir_result_buf\[14\] is being clocked by Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702254 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702254 "|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mic:GeneratedMics\[2\].mic\|fir_result_buf\[19\] Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register Mic:GeneratedMics\[2\].mic\|fir_result_buf\[19\] is being clocked by Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702254 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702254 "|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node: Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mic:GeneratedMics\[1\].mic\|fir_result_buf\[16\] Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Register Mic:GeneratedMics\[1\].mic\|fir_result_buf\[16\] is being clocked by Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521639702254 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1521639702254 "|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1521639702259 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1521639702299 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1521639702299 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1521639702299 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1521639702299 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1521639702373 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1521639702395 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1521639702496 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1521639702735 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1521639702836 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1521639704842 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1521639706447 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "232.79 mW " "Total thermal power estimate for the design is 232.79 mW" {  } { { "f:/intelfpga/quartus/bin64/Report_Window_01.qrpt" "" { Report "f:/intelfpga/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1521639706876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521639707067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 22:41:47 2018 " "Processing ended: Wed Mar 21 22:41:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521639707067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521639707067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521639707067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1521639707067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1521639708438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521639708443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 22:41:48 2018 " "Processing started: Wed Mar 21 22:41:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521639708443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639708443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PhasedArrayController -c TOP " "Command: quartus_sta PhasedArrayController -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639708443 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1521639708558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709131 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lde1 " "Entity dcfifo_lde1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1v8:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1521639709575 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1521639709575 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1521639709575 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709575 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP.sdc " "Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709613 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 41.666 -waveform \{0.000 20.833\} -name clk24 clk24 " "create_clock -period 41.666 -waveform \{0.000 20.833\} -name clk24 clk24" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521639709614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 75 -multiply_by 2 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 75 -multiply_by 2 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521639709614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521639709614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 80 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 80 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521639709614 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709614 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709614 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PCKO PCKO " "create_clock -period 1.000 -name PCKO PCKO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sampleClockState sampleClockState " "create_clock -period 1.000 -name sampleClockState sampleClockState" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SerialSlave:ss\|BitCounter\[0\] SerialSlave:ss\|BitCounter\[0\] " "create_clock -period 1.000 -name SerialSlave:ss\|BitCounter\[0\] SerialSlave:ss\|BitCounter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SerialSlave:ss\|preSCK\[0\] SerialSlave:ss\|preSCK\[0\] " "create_clock -period 1.000 -name SerialSlave:ss\|preSCK\[0\] SerialSlave:ss\|preSCK\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "create_clock -period 1.000 -name Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "create_clock -period 1.000 -name Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "create_clock -period 1.000 -name Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "create_clock -period 1.000 -name Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "create_clock -period 1.000 -name Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "create_clock -period 1.000 -name Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "create_clock -period 1.000 -name Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "create_clock -period 1.000 -name Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "create_clock -period 1.000 -name Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "create_clock -period 1.000 -name Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "create_clock -period 1.000 -name Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "create_clock -period 1.000 -name Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521639709625 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709625 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ss\|SCK_edge  from: datac  to: combout " "Cell: ss\|SCK_edge  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521639709657 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709657 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709674 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709679 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1521639709681 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521639709696 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1521639709749 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.882 " "Worst-case setup slack is -4.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.882            -178.778 sampleClockState  " "   -4.882            -178.778 sampleClockState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.805             -48.730 SerialSlave:ss\|preSCK\[0\]  " "   -4.805             -48.730 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.771             -94.292 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.771             -94.292 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.729             -92.023 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.729             -92.023 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.719             -93.826 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.719             -93.826 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.675             -91.867 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.675             -91.867 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.649             -91.947 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.649             -91.947 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.636             -90.272 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.636             -90.272 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.633             -92.700 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.633             -92.700 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.619             -91.626 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.619             -91.626 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.604             -89.128 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.604             -89.128 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.535             -91.289 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.535             -91.289 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.521             -89.693 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.521             -89.693 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.520             -37.211 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.520             -37.211 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.439             -88.730 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.439             -88.730 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.197            -204.710 PCKO  " "   -4.197            -204.710 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166            -218.716 SerialSlave:ss\|BitCounter\[0\]  " "   -2.166            -218.716 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.935              -1.935 clk24  " "   -1.935              -1.935 clk24 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.148               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.895               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   27.895               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.259 " "Worst-case hold slack is -0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259              -0.259 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.259              -0.259 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.171               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 PCKO  " "    0.348               0.000 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 SerialSlave:ss\|BitCounter\[0\]  " "    0.349               0.000 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.349               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 sampleClockState  " "    0.349               0.000 sampleClockState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 clk24  " "    0.436               0.000 clk24 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.618               0.000 SerialSlave:ss\|preSCK\[0\]  " "    0.618               0.000 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.481               0.000 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.481               0.000 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.484               0.000 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.484               0.000 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.505               0.000 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.505               0.000 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.560               0.000 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.560               0.000 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.561               0.000 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.561               0.000 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.570               0.000 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.570               0.000 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.573               0.000 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.573               0.000 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.590               0.000 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.590               0.000 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.659               0.000 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.659               0.000 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.663               0.000 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.663               0.000 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.678               0.000 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.678               0.000 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.697               0.000 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.697               0.000 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.653 " "Worst-case recovery slack is -5.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.653             -42.394 SerialSlave:ss\|preSCK\[0\]  " "   -5.653             -42.394 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.314             -41.510 PCKO  " "   -2.314             -41.510 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415              -1.415 SerialSlave:ss\|BitCounter\[0\]  " "   -1.415              -1.415 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.828               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.828               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.517               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   33.517               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.882 " "Worst-case removal slack is 0.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882               0.000 SerialSlave:ss\|BitCounter\[0\]  " "    0.882               0.000 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.414               0.000 PCKO  " "    1.414               0.000 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.442               0.000 SerialSlave:ss\|preSCK\[0\]  " "    1.442               0.000 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.055               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.055               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.680               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.680               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.566 " "Worst-case minimum pulse width slack is -3.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.566            -162.475 PCKO  " "   -3.566            -162.475 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.566            -127.674 sampleClockState  " "   -3.566            -127.674 sampleClockState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -227.286 SerialSlave:ss\|BitCounter\[0\]  " "   -1.403            -227.286 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -16.836 SerialSlave:ss\|preSCK\[0\]  " "   -1.403             -16.836 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.539               0.000 clk24  " "   20.539               0.000 clk24 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  103.737               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  103.737               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  780.970               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  780.970               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1666.373               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 1666.373               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639709859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709859 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521639709892 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709892 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521639709899 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639709926 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712103 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ss\|SCK_edge  from: datac  to: combout " "Cell: ss\|SCK_edge  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521639712321 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712325 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.743 " "Worst-case setup slack is -4.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.743             -93.550 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.743             -93.550 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.631             -92.227 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.631             -92.227 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.580             -90.424 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.580             -90.424 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.579             -88.462 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.579             -88.462 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.549             -90.684 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.549             -90.684 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.508             -89.170 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.508             -89.170 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.478             -91.196 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.478             -91.196 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.470             -90.876 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.470             -90.876 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.463             -90.043 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.463             -90.043 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.456             -90.322 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.456             -90.322 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.454             -88.774 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.454             -88.774 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.387             -88.288 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -4.387             -88.288 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.239            -154.297 sampleClockState  " "   -4.239            -154.297 sampleClockState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.146             -41.885 SerialSlave:ss\|preSCK\[0\]  " "   -4.146             -41.885 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.642             -29.260 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.642             -29.260 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.604            -174.589 PCKO  " "   -3.604            -174.589 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906              -1.906 clk24  " "   -1.906              -1.906 clk24 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.809            -189.843 SerialSlave:ss\|BitCounter\[0\]  " "   -1.809            -189.843 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.489               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.574               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   29.574               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.484 " "Worst-case hold slack is -0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484              -0.484 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.484              -0.484 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.157               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 PCKO  " "    0.298               0.000 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 sampleClockState  " "    0.298               0.000 sampleClockState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 SerialSlave:ss\|BitCounter\[0\]  " "    0.299               0.000 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.299               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clk24  " "    0.393               0.000 clk24 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 SerialSlave:ss\|preSCK\[0\]  " "    0.483               0.000 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.237               0.000 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.237               0.000 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.259               0.000 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.259               0.000 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.260               0.000 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.260               0.000 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.297               0.000 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.303               0.000 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.303               0.000 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.337               0.000 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.337               0.000 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.366               0.000 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.366               0.000 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.390               0.000 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.390               0.000 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.394               0.000 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.394               0.000 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.395               0.000 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.395               0.000 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.408               0.000 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.408               0.000 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.486               0.000 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    2.486               0.000 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.031 " "Worst-case recovery slack is -5.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.031             -36.960 SerialSlave:ss\|preSCK\[0\]  " "   -5.031             -36.960 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.149             -38.454 PCKO  " "   -2.149             -38.454 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.436              -1.436 SerialSlave:ss\|BitCounter\[0\]  " "   -1.436              -1.436 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.750               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.750               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.613               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   34.613               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.135 " "Worst-case removal slack is 1.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.135               0.000 SerialSlave:ss\|BitCounter\[0\]  " "    1.135               0.000 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.178               0.000 SerialSlave:ss\|preSCK\[0\]  " "    1.178               0.000 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.213               0.000 PCKO  " "    1.213               0.000 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.330               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.330               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.861               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.861               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.566 " "Worst-case minimum pulse width slack is -3.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.566            -162.475 PCKO  " "   -3.566            -162.475 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.566            -127.674 sampleClockState  " "   -3.566            -127.674 sampleClockState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -227.286 SerialSlave:ss\|BitCounter\[0\]  " "   -1.403            -227.286 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.403             -29.463 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -16.836 SerialSlave:ss\|preSCK\[0\]  " "   -1.403             -16.836 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.490               0.000 clk24  " "   20.490               0.000 clk24 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  103.754               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  103.754               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  780.930               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  780.930               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1666.364               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 1666.364               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712475 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521639712507 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712507 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521639712513 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ss\|SCK_edge  from: datac  to: combout " "Cell: ss\|SCK_edge  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521639712722 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712722 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712726 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.575 " "Worst-case setup slack is -2.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.575             -47.060 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -2.575             -47.060 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.527             -46.143 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -2.527             -46.143 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.515             -47.510 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -2.515             -47.510 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.472             -47.311 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -2.472             -47.311 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.460             -46.087 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -2.460             -46.087 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.455             -47.333 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -2.455             -47.333 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.421             -46.116 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -2.421             -46.116 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.389             -46.595 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -2.389             -46.595 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.301             -45.097 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -2.301             -45.097 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.279             -45.375 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -2.279             -45.375 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217             -43.605 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -2.217             -43.605 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.163             -43.180 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -2.163             -43.180 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.158             -18.731 SerialSlave:ss\|preSCK\[0\]  " "   -2.158             -18.731 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.581             -53.770 sampleClockState  " "   -1.581             -53.770 sampleClockState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.397             -10.162 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.397             -10.162 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.327             -61.999 PCKO  " "   -1.327             -61.999 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.978              -0.978 clk24  " "   -0.978              -0.978 clk24 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.485             -13.629 SerialSlave:ss\|BitCounter\[0\]  " "   -0.485             -13.629 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.621               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.392               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   35.392               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.295 " "Worst-case hold slack is -0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295              -0.295 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.295              -0.295 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -0.052 SerialSlave:ss\|BitCounter\[0\]  " "   -0.052              -0.052 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.051               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 PCKO  " "    0.145               0.000 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.145               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 sampleClockState  " "    0.145               0.000 sampleClockState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 SerialSlave:ss\|preSCK\[0\]  " "    0.149               0.000 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 clk24  " "    0.157               0.000 clk24 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.886               0.000 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    0.886               0.000 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.897               0.000 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    0.897               0.000 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    0.915               0.000 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    0.930               0.000 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931               0.000 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    0.931               0.000 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.934               0.000 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    0.934               0.000 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951               0.000 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    0.951               0.000 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.955               0.000 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    0.955               0.000 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    0.966               0.000 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.998               0.000 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    0.998               0.000 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    1.001               0.000 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002               0.000 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    1.002               0.000 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.589 " "Worst-case recovery slack is -2.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.589             -20.630 SerialSlave:ss\|preSCK\[0\]  " "   -2.589             -20.630 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.783             -13.735 PCKO  " "   -0.783             -13.735 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751              -0.751 SerialSlave:ss\|BitCounter\[0\]  " "   -0.751              -0.751 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.056               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   18.056               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.847               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   37.847               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.248 " "Worst-case removal slack is 0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 PCKO  " "    0.248               0.000 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 SerialSlave:ss\|preSCK\[0\]  " "    0.454               0.000 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 SerialSlave:ss\|BitCounter\[0\]  " "    0.734               0.000 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.663               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.663               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.910               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.910               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -96.151 PCKO  " "   -3.000             -96.151 PCKO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -162.000 SerialSlave:ss\|BitCounter\[0\]  " "   -1.000            -162.000 SerialSlave:ss\|BitCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -54.000 sampleClockState  " "   -1.000             -54.000 sampleClockState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.000             -21.000 Mic:GeneratedMics\[10\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.000             -21.000 Mic:GeneratedMics\[11\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.000             -21.000 Mic:GeneratedMics\[12\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.000             -21.000 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.000             -21.000 Mic:GeneratedMics\[2\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.000             -21.000 Mic:GeneratedMics\[3\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.000             -21.000 Mic:GeneratedMics\[4\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.000             -21.000 Mic:GeneratedMics\[5\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.000             -21.000 Mic:GeneratedMics\[6\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.000             -21.000 Mic:GeneratedMics\[7\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.000             -21.000 Mic:GeneratedMics\[8\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.000             -21.000 Mic:GeneratedMics\[9\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 SerialSlave:ss\|preSCK\[0\]  " "   -1.000             -12.000 SerialSlave:ss\|preSCK\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.398               0.000 clk24  " "   19.398               0.000 clk24 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  103.875               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  103.875               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  780.992               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  780.992               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1666.421               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 1666.421               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521639712831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712831 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1521639712862 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639712862 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639713667 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639713670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521639713754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 22:41:53 2018 " "Processing ended: Wed Mar 21 22:41:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521639713754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521639713754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521639713754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639713754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521639714992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521639714997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 22:41:54 2018 " "Processing started: Wed Mar 21 22:41:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521639714997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1521639714997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PhasedArrayController -c TOP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PhasedArrayController -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1521639714997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1521639715754 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1521639715839 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TOP.vo F:/Git/Sonar/FPGA/PhasedArrayController/simulation/modelsim/ simulation " "Generated file TOP.vo in folder \"F:/Git/Sonar/FPGA/PhasedArrayController/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521639716967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "577 " "Peak virtual memory: 577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521639717054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 22:41:57 2018 " "Processing ended: Wed Mar 21 22:41:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521639717054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521639717054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521639717054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1521639717054 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1521639717711 ""}
