
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1.2 (64-bit)
  **** SW Build 5096458 on Sep  5 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Mon Mar 24 17:03:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis_HLS/latest/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'zwang3547' on host 'ece-linlabsrv01.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.44.1.el8_10.x86_64) on Mon Mar 24 17:04:01 EDT 2025
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: source script.tcl
INFO: [HLS 200-1510] Running: open_project project_1 
INFO: [HLS 200-10] Opening project '/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1'.
INFO: [HLS 200-1510] Running: set_top sparse_matrix_multiply_HLS 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb A_matrix_csr_sparsity_0.80.bin 
INFO: [HLS 200-10] Adding test bench file 'A_matrix_csr_sparsity_0.80.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb B_matrix_csc_sparsity_0.80.bin 
INFO: [HLS 200-10] Adding test bench file 'B_matrix_csc_sparsity_0.80.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb C_matrix_result_sparsity_0.80.bin 
INFO: [HLS 200-10] Adding test bench file 'C_matrix_result_sparsity_0.80.bin' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/Vitis_HLS/latest/vcxx/libexec/clang++"
   Compiling apatb_sparse_matrix_multiply_HLS.cpp
   Compiling host.cpp_pre.cpp.tb.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_sparse_matrix_multiply_HLS_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Kernel: Buffered CSR A (first 5 rows)
row  0: ( 0,-0.5103) ( 1,-0.7773) ( 2, 0.0952) ( 3, 0.0884) ( 4,-0.9854) ( 5, 0.2451) ( 6,-0.8887) ( 7, 0.8057) ( 8,-0.9502) (10,-0.7930) (11,-0.5894) (12,-0.7026) (13,-0.8301) (14,-0.2319) (15,-0.4780) (16,-0.4365) (18,-0.1392) (19,-0.2217) (22, 0.1299) (23, 0.6016) (24,-0.8062) (25, 0.3643) (26, 0.0142) (28, 0.4771) (29, 0.8965) (31,-0.9336) (32, 0.7383) (33,-0.0601) (35,-0.3271) (36, 0.5645) (37, 0.2183) (38, 0.4985) (39,-0.3555) (40, 0.6133) (42, 0.0210) (43, 0.1782) (44, 0.0498) (46, 0.2593) (47, 0.2881) (48, 0.5928) (52, 0.9463) (53, 0.3193) (54,-0.9985) (55, 0.6050) (56,-0.6807) (58, 0.0601) (59,-0.9521) (61, 0.2988) (62,-0.7119) (63,-0.1968) 
row  1: ( 2, 0.0898) ( 5, 0.8071) ( 7, 0.7539) ( 8,-0.2378) ( 9,-0.9053) (10, 0.7456) (13, 0.7734) (14,-0.4062) (16,-0.1538) (17,-0.8677) (18, 0.4697) (19,-0.0640) (20, 0.2656) (21,-0.0830) (22,-0.1777) (23,-0.1548) (24,-0.5215) (25, 0.0269) (26, 0.0337) (27,-0.6348) (28,-0.4868) (30, 0.4761) (31,-0.7593) (32, 0.1689) (33,-0.4331) (34,-0.1685) (35, 0.2397) (37, 0.2661) (38, 0.9580) (39, 0.5527) (40,-0.6465) (41, 0.7427) (42,-0.3491) (43, 0.9912) (44, 0.4229) (45,-0.2549) (48,-0.9165) (49,-0.7632) (50,-0.0166) (51,-0.7227) (52, 0.7808) (53, 0.2559) (54, 0.0161) (55, 0.1353) (56,-0.9814) (57,-0.3994) (59, 0.2520) (60,-0.1382) (61, 0.9624) (62, 0.0137) 
row  2: ( 0,-0.9185) ( 3, 0.3345) ( 4,-0.1406) ( 6,-0.3599) ( 8, 0.6870) ( 9, 0.7061) (10, 0.3862) (12, 0.9873) (13, 0.1831) (14,-0.9746) (15, 0.5078) (17,-0.4785) (19,-0.3970) (21,-0.0781) (22, 0.2749) (24,-0.4897) (25,-0.5693) (26,-0.8906) (27,-0.2920) (28,-0.3652) (29, 0.2446) (30, 0.9194) (31, 0.8613) (33, 0.3696) (38,-0.5054) (39, 0.1743) (40,-0.5742) (41, 0.1982) (42,-0.0405) (44, 0.9614) (46,-0.3301) (47, 0.3696) (48, 0.9072) (50,-0.6646) (52,-0.1904) (53,-0.0996) (54, 0.1147) (55, 0.3442) (57,-0.4814) (58,-0.5381) (59,-0.7749) (60, 0.9277) (62, 0.8896) (63, 0.7402) 
row  3: ( 0,-0.7617) ( 1, 0.6621) ( 2, 0.1025) ( 3,-0.5186) ( 4, 0.6519) ( 5,-0.8198) ( 6, 0.9878) ( 7, 0.1797) ( 8,-0.0952) ( 9, 0.8506) (12,-0.8438) (13,-0.2534) (14,-0.7979) (15, 0.5781) (17, 0.8164) (18,-0.1411) (20, 0.5435) (21, 0.1123) (22, 0.7358) (23, 0.7490) (25,-0.0713) (26, 0.4927) (27,-0.0928) (28, 0.8237) (30, 0.0205) (31, 0.5835) (32, 0.1104) (33, 0.1650) (34,-0.0215) (35, 0.1660) (36,-0.6255) (37, 0.3857) (38, 0.9058) (39,-0.2197) (41, 0.3682) (42, 0.9033) (43,-0.2705) (44,-0.7144) (45,-0.4624) (47, 0.0117) (48,-0.2031) (49,-0.3877) (51, 0.5913) (52, 0.5957) (53,-0.4443) (54, 0.9189) (55,-0.7886) (56,-0.1763) (59,-0.5488) (61, 0.1807) (62, 0.3394) 
row  4: ( 0, 0.2065) ( 1,-0.8477) ( 2,-0.8945) ( 3, 0.2695) ( 4,-0.2954) ( 5,-0.7510) ( 6, 0.3940) ( 7,-0.3940) ( 8,-0.1514) ( 9,-0.6455) (11,-0.7568) (13,-0.9648) (14,-0.6826) (15,-0.7417) (16, 0.7793) (17, 0.3604) (19, 0.4663) (20, 0.3921) (21,-0.0884) (22, 0.7837) (23, 0.6475) (24, 0.8184) (25, 0.4380) (26, 0.3159) (27, 0.3213) (28,-0.0244) (29, 0.5947) (31,-0.7671) (32,-0.1733) (33, 0.6177) (34, 0.9443) (37, 0.1328) (38, 0.0635) (39,-0.0273) (40, 0.0342) (41,-0.9058) (43,-0.2695) (44,-0.8887) (45,-0.1294) (46,-0.4902) (47,-0.0186) (48,-0.3013) (49,-0.8882) (50,-0.2476) (51,-0.3438) (52, 0.9536) (53, 0.6260) (54, 0.8721) (55,-0.8843) (56,-0.9531) (58,-0.9575) (59,-0.0264) (60,-0.2090) (61,-0.7749) (63,-0.3091) 

Kernel: Buffered CSC B (first 5 cols)
col  0: ( 0,-0.3394) ( 1, 0.7085) ( 2,-0.1392) ( 3, 0.5806) ( 4, 0.3818) ( 6, 0.0127) ( 7, 0.5332) ( 8,-0.9097) ( 9, 0.2368) (10, 0.7778) (12,-0.2500) (13,-0.3203) (14,-0.1675) (15, 0.0908) (16, 0.3481) (18, 0.0571) (19, 0.1382) (20, 0.6558) (21, 0.6929) (23,-0.2939) (24,-0.4541) (26, 0.0659) (27, 0.5269) (28, 0.0469) (30, 0.0513) (31, 0.1489) (33,-0.7603) (34, 0.7681) (36,-0.1748) (37,-0.5269) (38, 0.7227) (39,-0.1699) (40, 0.6953) (41, 0.4878) (42, 0.5044) (44,-0.2905) (45,-0.8481) (47, 0.7466) (48, 0.2529) (49,-0.3076) (51, 0.7500) (52, 0.1274) (53,-0.7339) (54, 0.5586) (55,-0.0825) (56,-0.7671) (57, 0.9370) (60, 0.2739) (61, 0.4863) (63, 0.6387) 
col  1: ( 2,-0.4517) ( 3,-0.7188) ( 4,-0.4536) ( 5,-0.0083) ( 7,-0.9229) ( 8, 0.7393) (11, 0.8779) (13, 0.8154) (15, 0.9946) (16,-0.8447) (17,-0.0825) (18, 0.1201) (19,-0.5098) (20, 0.2065) (21,-0.2134) (22, 0.9116) (23, 0.4399) (25, 0.5176) (26,-0.5112) (27, 0.8101) (28, 0.0322) (30,-0.1519) (31,-0.2437) (32,-0.7061) (33,-0.6753) (34, 0.7812) (35, 0.8701) (36, 0.9507) (37, 0.6367) (38, 0.5254) (39,-0.0581) (40, 0.4478) (42, 0.6011) (43, 0.6377) (44, 0.3267) (45, 0.1113) (46, 0.5186) (47,-0.8438) (48,-0.2339) (49,-0.3135) (51,-0.8682) (53,-0.9175) (54,-0.2402) (55,-0.5493) (56, 0.7627) (57, 0.7568) (58, 0.9004) (59, 0.6348) (60,-0.2305) (61,-0.7910) (63, 0.7280) 
col  2: ( 0,-0.4814) ( 1, 0.1196) ( 2,-0.2227) ( 3,-0.5620) ( 4,-0.0537) ( 5,-0.0083) ( 7, 0.8125) ( 8,-0.3696) ( 9, 0.7397) (10, 0.0298) (13, 0.1792) (14, 0.6265) (15,-0.6040) (17,-0.2505) (18, 0.2075) (20, 0.9849) (21,-0.4668) (22, 0.9136) (23, 0.8862) (25, 0.6992) (26, 0.0464) (27, 0.8491) (28,-0.6953) (29, 0.1797) (30,-0.3301) (32,-0.9414) (33,-0.4150) (34,-0.1587) (35,-0.6162) (36, 0.1875) (37, 0.6782) (39, 0.5923) (41, 0.3784) (42,-0.1504) (43, 0.2788) (44, 0.3369) (45,-0.5708) (46, 0.8931) (47, 0.4971) (48, 0.9951) (49, 0.6797) (50,-0.2676) (51, 0.6729) (52, 0.2319) (53, 0.4854) (54,-0.4185) (55,-0.4971) (56, 0.8994) (58,-0.2510) (59, 0.9092) (60,-0.2930) (61, 0.3032) (62,-0.4844) (63, 0.0317) 
col  3: ( 0,-0.3022) ( 1, 0.7837) ( 2, 0.3208) ( 3,-0.0488) ( 4, 0.5366) ( 7,-0.6064) ( 8,-0.0493) ( 9,-0.4287) (10, 0.4219) (11,-0.7974) (12,-0.8052) (13, 0.9536) (14,-0.5562) (15,-0.7988) (16,-0.4258) (17,-0.9355) (18,-0.8228) (19,-0.3369) (20, 0.8228) (21,-0.0596) (23, 0.3345) (24, 0.5986) (25,-0.0107) (26, 0.5483) (27,-0.3652) (28,-0.4946) (29,-0.1665) (30, 0.9888) (31,-0.7944) (32, 0.8784) (33, 0.5298) (34, 0.2817) (35,-0.1001) (36,-0.2617) (37, 0.3511) (38, 0.7485) (39,-0.0977) (40,-0.1875) (43,-0.7974) (44, 0.2407) (45, 0.9590) (46,-0.2871) (48,-0.0815) (49, 0.2573) (50,-0.0566) (51, 0.3047) (53, 0.7153) (54, 0.4951) (55, 0.0820) (56, 0.7529) (58,-0.4346) (60,-0.0737) (61,-0.2129) (62,-0.2119) (63,-0.7578) 
col  4: ( 0,-0.3052) ( 2,-0.8921) ( 3,-0.5576) ( 4,-0.6274) ( 6,-0.2329) ( 7, 0.5083) ( 8,-0.4697) ( 9, 0.5068) (10,-0.4253) (11,-0.1514) (12,-0.5283) (14, 0.2588) (16,-0.9946) (17,-0.1797) (18, 0.8066) (19,-0.1914) (20, 0.6826) (22, 0.4307) (23, 0.8257) (24,-0.7207) (25, 0.4243) (26, 0.5957) (28, 0.6948) (29, 0.8965) (30,-0.6675) (31, 0.4258) (32, 0.7476) (33,-0.5386) (34,-0.8682) (35, 0.8081) (36,-0.0454) (37,-0.1982) (38,-0.0786) (39, 0.8389) (43,-0.2773) (44,-0.0518) (45, 0.2188) (46,-0.9351) (47, 0.8384) (48,-0.1885) (49,-0.7593) (50,-0.4238) (51,-0.6245) (52,-0.3828) (53, 0.7998) (54,-0.8813) (56, 0.6919) (58, 0.5449) (59,-0.9131) (60, 0.1035) (61,-0.5640) (62,-0.4590) (63, 0.7085) 

MSE: 0.00009543

Reference C (5×5):
  3.3062  -0.1079   2.3760  -0.5815  -0.5215 
  2.2329  -0.4897   3.5537  -2.8540  -0.1191 
  0.9429  -2.2051   1.5454  -1.5547  -0.1440 
 -2.8145   0.7637  -0.6260  -1.1870  -3.7305 
  1.8564  -3.2896   3.9233   6.3955   4.6333 

HLS    C (5×5):
  3.2974  -0.1196   2.3667  -0.5913  -0.5303 
  2.2231  -0.4990   3.5454  -2.8633  -0.1279 
  0.9351  -2.2129   1.5376  -1.5640  -0.1528 
 -2.8257   0.7554  -0.6338  -1.1982  -3.7397 
  1.8457  -3.2993   3.9141   6.3848   4.6230 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sparse_matrix_multiply_HLS_top glbl -Oenable_linking_all_libraries -prj sparse_matrix_multiply_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_18 -L floating_point_v7_0_23 --lib ieee_proposed=./ieee_proposed -s sparse_matrix_multiply_HLS 
Multi-threading is on. Using 110 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sparse_matrix_multiply_HLS_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/AESL_axi_master_mem10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/AESL_axi_master_mem11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/AESL_axi_master_mem12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/AESL_axi_master_mem20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/AESL_axi_master_mem21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/AESL_axi_master_mem22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem22
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/AESL_axi_master_mem3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_load_matrix_data16_Pipeline_VITIS_LOOP_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_matrix_data16_Pipeline_VITIS_LOOP_8_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_load_matrix_data16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_matrix_data16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_load_matrix_data16_1_Pipeline_VITIS_LOOP_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_matrix_data16_1_Pipeline_VITIS_LOOP_8_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_load_matrix_data16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_matrix_data16_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_load_matrix_int32_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_matrix_int32_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_load_matrix_int32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_matrix_int32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_load_matrix_int32_2_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_matrix_int32_2_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_load_matrix_int32_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_matrix_int32_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_load_matrix_int32_3_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_matrix_int32_3_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_load_matrix_int32_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_matrix_int32_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_load_matrix_int32_4_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_matrix_int32_4_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_load_matrix_int32_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_matrix_int32_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_load_all_matrices.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_all_matrices
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_B_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_B_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_65_5_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_65_5_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_33_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_33_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_129_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_129_6_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_129_6_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_129_6_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_33_4_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_33_4_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_131_7_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_131_7_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_ap_fixed_int_int_ap_fixed_int_int_ap_fixed_39_RAM_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_ap_fixed_int_int_ap_fixed_int_int_ap_fixed_39_RAM_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_ap_fixed_int_int_ap_fixed_int_int_ap_fixed_59_RAM_bdk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_ap_fixed_int_int_ap_fixed_int_int_ap_fixed_59_RAM_bdk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_ap_fixed_int_int_ap_fixed_int_int_ap_fixed_19_RAM_btn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_ap_fixed_int_int_ap_fixed_int_int_ap_fixed_19_RAM_btn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem10_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem10_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem10_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem10_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem10_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem10_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem10_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem10_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem10_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem10_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem10_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem10_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem11_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem11_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem11_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem11_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem11_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem11_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem11_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem11_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem11_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem11_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem11_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem11_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem12_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem12_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem12_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem12_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem12_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem12_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem12_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem12_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem12_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem12_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem12_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem12_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem20_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem20_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem20_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem20_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem20_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem20_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem20_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem20_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem20_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem20_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem20_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem20_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem21_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem21_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem21_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem21_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem21_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem21_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem21_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem21_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem21_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem21_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem21_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem21_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem22_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem22_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem22_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem22_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem22_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem22_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem22_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem22_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem22_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem22_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem22_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem22_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_flow_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_contr...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem10...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem11...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem12...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem20...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem21...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem22...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS
Compiling module xil_defaultlib.AESL_axi_master_mem10
Compiling module xil_defaultlib.AESL_axi_master_mem11
Compiling module xil_defaultlib.AESL_axi_master_mem12
Compiling module xil_defaultlib.AESL_axi_master_mem20
Compiling module xil_defaultlib.AESL_axi_master_mem21
Compiling module xil_defaultlib.AESL_axi_master_mem22
Compiling module xil_defaultlib.AESL_axi_master_mem3
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_2
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=25)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sparse_matrix_multiply_HLS...
Compiling module work.glbl
Built simulation snapshot sparse_matrix_multiply_HLS

****** xsim v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Mon Mar 24 17:06:33 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/sparse_matrix_multiply_HLS/xsim_script.tcl
# xsim {sparse_matrix_multiply_HLS} -autoloadwcfg -tclbatch {sparse_matrix_multiply_HLS.tcl}
Time resolution is 1 ps
source sparse_matrix_multiply_HLS.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "1934685000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1934745 ns : File "/nethome/zwang3547/ECE8893/FPGA_ECE8893/2025_Spring/lab3_fin/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.autotb.v" Line 1353
run: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:25 . Memory (MB): peak = 1733.613 ; gain = 0.000 ; free physical = 86446 ; free virtual = 209455
## quit
INFO: xsimkernel Simulation Memory Usage: 125216 KB (Peak: 177552 KB), Simulation CPU Usage: 25260 ms
INFO: [Common 17-206] Exiting xsim at Mon Mar 24 17:07:03 2025...
INFO: [COSIM 212-316] Starting C post checking ...
MSE: 0.00009543

Reference C (5×5):
  3.3062  -0.1079   2.3760  -0.5815  -0.5215 
  2.2329  -0.4897   3.5537  -2.8540  -0.1191 
  0.9429  -2.2051   1.5454  -1.5547  -0.1440 
 -2.8145   0.7637  -0.6260  -1.1870  -3.7305 
  1.8564  -3.2896   3.9233   6.3955   4.6333 

HLS    C (5×5):
  3.2974  -0.1196   2.3667  -0.5913  -0.5303 
  2.2231  -0.4990   3.5454  -2.8633  -0.1279 
  0.9351  -2.2129   1.5376  -1.5640  -0.1528 
 -2.8257   0.7554  -0.6338  -1.1982  -3.7397 
  1.8457  -3.2993   3.9141   6.3848   4.6230 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:02:58; Allocated memory: 16.484 MB.
INFO: [HLS 200-112] Total CPU user time: 225.28 seconds. Total CPU system time: 12.58 seconds. Total elapsed time: 185.28 seconds; peak allocated memory: 407.984 MB.
