

================================================================
== Vitis HLS Report for 'gemm_stage_0_1'
================================================================
* Date:           Fri Jan  9 20:53:38 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131237|   131237|  1.312 ms|  1.312 ms|  131237|  131237|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i_l_S_j_0_j  |   131235|   131235|       196|         32|          1|  4096|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 196


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 196
* Pipeline : 1
  Pipeline-0 : II = 32, D = 196, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 199 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 200 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 201 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v431, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.46ns)   --->   "%store_ln25 = store i13 0, i13 %indvar_flatten" [kernel.cpp:25]   --->   Operation 203 'store' 'store_ln25' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 204 [1/1] (0.46ns)   --->   "%store_ln25 = store i7 0, i7 %i" [kernel.cpp:25]   --->   Operation 204 'store' 'store_ln25' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 205 [1/1] (0.46ns)   --->   "%store_ln25 = store i7 0, i7 %j" [kernel.cpp:25]   --->   Operation 205 'store' 'store_ln25' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [kernel.cpp:25]   --->   Operation 206 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [kernel.cpp:30]   --->   Operation 207 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [kernel.cpp:25]   --->   Operation 208 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i7 %i_1" [kernel.cpp:30]   --->   Operation 209 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln30, i6 0" [kernel.cpp:30]   --->   Operation 210 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 211 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.85ns)   --->   "%icmp_ln25 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [kernel.cpp:25]   --->   Operation 212 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (1.02ns)   --->   "%add_ln25_1 = add i13 %indvar_flatten_load, i13 1" [kernel.cpp:25]   --->   Operation 213 'add' 'add_ln25_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split4, void" [kernel.cpp:25]   --->   Operation 214 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [kernel.cpp:26]   --->   Operation 215 'load' 'j_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.85ns)   --->   "%add_ln25 = add i7 %i_1, i7 1" [kernel.cpp:25]   --->   Operation 216 'add' 'add_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.71ns)   --->   "%icmp_ln26 = icmp_eq  i7 %j_load, i7 64" [kernel.cpp:26]   --->   Operation 217 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.37ns)   --->   "%select_ln25 = select i1 %icmp_ln26, i7 0, i7 %j_load" [kernel.cpp:25]   --->   Operation 218 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i7 %add_ln25" [kernel.cpp:30]   --->   Operation 219 'trunc' 'trunc_ln30_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_69_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln30_1, i6 0" [kernel.cpp:30]   --->   Operation 220 'bitconcatenate' 'tmp_69_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.36ns)   --->   "%select_ln25_1 = select i1 %icmp_ln26, i12 %tmp_69_cast, i12 %tmp_cast" [kernel.cpp:25]   --->   Operation 221 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i12 %select_ln25_1" [kernel.cpp:25]   --->   Operation 222 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr i32 %v0, i64 0, i64 %zext_ln25" [kernel.cpp:30]   --->   Operation 223 'getelementptr' 'v0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 224 [2/2] (1.29ns)   --->   "%v0_load = load i12 %v0_addr" [kernel.cpp:25]   --->   Operation 224 'load' 'v0_load' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 225 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25, i6 0" [kernel.cpp:25]   --->   Operation 226 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 227 'trunc' 'trunc_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_1, i6 0" [kernel.cpp:25]   --->   Operation 228 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.36ns)   --->   "%select_ln25_66 = select i1 %icmp_ln26, i12 %tmp, i12 %tmp_4" [kernel.cpp:25]   --->   Operation 229 'select' 'select_ln25_66' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln25 = or i12 %select_ln25_66, i12 1" [kernel.cpp:25]   --->   Operation 230 'or' 'or_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i12 %or_ln25" [kernel.cpp:30]   --->   Operation 231 'zext' 'zext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%v0_addr_1 = getelementptr i32 %v0, i64 0, i64 %zext_ln30" [kernel.cpp:30]   --->   Operation 232 'getelementptr' 'v0_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 233 [2/2] (1.29ns)   --->   "%v0_load_1 = load i12 %v0_addr_1" [kernel.cpp:25]   --->   Operation 233 'load' 'v0_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 234 'trunc' 'trunc_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln25_4 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 235 'trunc' 'trunc_ln25_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln25_6 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 236 'trunc' 'trunc_ln25_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln25_8 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 237 'trunc' 'trunc_ln25_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln25_10 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 238 'trunc' 'trunc_ln25_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln25_12 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 239 'trunc' 'trunc_ln25_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln25_14 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 240 'trunc' 'trunc_ln25_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln25_16 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 241 'trunc' 'trunc_ln25_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln25_18 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 242 'trunc' 'trunc_ln25_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln25_20 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 243 'trunc' 'trunc_ln25_20' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln25_22 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 244 'trunc' 'trunc_ln25_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln25_24 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 245 'trunc' 'trunc_ln25_24' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln25_26 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 246 'trunc' 'trunc_ln25_26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln25_28 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 247 'trunc' 'trunc_ln25_28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln25_30 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 248 'trunc' 'trunc_ln25_30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln25_32 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 249 'trunc' 'trunc_ln25_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln25_34 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 250 'trunc' 'trunc_ln25_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln25_36 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 251 'trunc' 'trunc_ln25_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln25_38 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 252 'trunc' 'trunc_ln25_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln25_40 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 253 'trunc' 'trunc_ln25_40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln25_42 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 254 'trunc' 'trunc_ln25_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln25_44 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 255 'trunc' 'trunc_ln25_44' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln25_46 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 256 'trunc' 'trunc_ln25_46' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln25_48 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 257 'trunc' 'trunc_ln25_48' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln25_50 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 258 'trunc' 'trunc_ln25_50' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln25_52 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 259 'trunc' 'trunc_ln25_52' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln25_54 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 260 'trunc' 'trunc_ln25_54' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln25_56 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 261 'trunc' 'trunc_ln25_56' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln25_58 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 262 'trunc' 'trunc_ln25_58' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln25_60 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 263 'trunc' 'trunc_ln25_60' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln25_62 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 264 'trunc' 'trunc_ln25_62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln25_64 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 265 'trunc' 'trunc_ln25_64' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln25_66 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 266 'trunc' 'trunc_ln25_66' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln25_68 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 267 'trunc' 'trunc_ln25_68' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln25_70 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 268 'trunc' 'trunc_ln25_70' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln25_72 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 269 'trunc' 'trunc_ln25_72' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln25_74 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 270 'trunc' 'trunc_ln25_74' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln25_76 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 271 'trunc' 'trunc_ln25_76' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln25_78 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 272 'trunc' 'trunc_ln25_78' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln25_80 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 273 'trunc' 'trunc_ln25_80' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln25_82 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 274 'trunc' 'trunc_ln25_82' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln25_84 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 275 'trunc' 'trunc_ln25_84' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln25_86 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 276 'trunc' 'trunc_ln25_86' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln25_88 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 277 'trunc' 'trunc_ln25_88' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln25_90 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 278 'trunc' 'trunc_ln25_90' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln25_92 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 279 'trunc' 'trunc_ln25_92' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln25_94 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 280 'trunc' 'trunc_ln25_94' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln25_96 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 281 'trunc' 'trunc_ln25_96' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln25_98 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 282 'trunc' 'trunc_ln25_98' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln25_100 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 283 'trunc' 'trunc_ln25_100' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln25_102 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 284 'trunc' 'trunc_ln25_102' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln25_104 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 285 'trunc' 'trunc_ln25_104' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln25_106 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 286 'trunc' 'trunc_ln25_106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln25_108 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 287 'trunc' 'trunc_ln25_108' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln25_110 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 288 'trunc' 'trunc_ln25_110' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln25_112 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 289 'trunc' 'trunc_ln25_112' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln25_114 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 290 'trunc' 'trunc_ln25_114' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln25_116 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 291 'trunc' 'trunc_ln25_116' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln25_118 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 292 'trunc' 'trunc_ln25_118' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln25_120 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 293 'trunc' 'trunc_ln25_120' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln25_122 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 294 'trunc' 'trunc_ln25_122' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln25_124 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 295 'trunc' 'trunc_ln25_124' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.37ns)   --->   "%select_ln25_65 = select i1 %icmp_ln26, i7 %add_ln25, i7 %i_1" [kernel.cpp:25]   --->   Operation 296 'select' 'select_ln25_65' <Predicate = (!icmp_ln25)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%j_cast = zext i7 %select_ln25" [kernel.cpp:25]   --->   Operation 297 'zext' 'j_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i7 %select_ln25" [kernel.cpp:31]   --->   Operation 298 'zext' 'zext_ln31_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr i32 %v1, i64 0, i64 %j_cast" [kernel.cpp:31]   --->   Operation 299 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.87ns)   --->   "%add_ln31 = add i8 %zext_ln31_4, i8 64" [kernel.cpp:31]   --->   Operation 300 'add' 'add_ln31' <Predicate = (!icmp_ln25)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln31_5 = zext i8 %add_ln31" [kernel.cpp:31]   --->   Operation 301 'zext' 'zext_ln31_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%v1_addr_1 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_5" [kernel.cpp:31]   --->   Operation 302 'getelementptr' 'v1_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 303 [2/2] (1.29ns)   --->   "%v1_load = load i12 %v1_addr" [kernel.cpp:31]   --->   Operation 303 'load' 'v1_load' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 304 [2/2] (1.29ns)   --->   "%v1_load_1 = load i12 %v1_addr_1" [kernel.cpp:31]   --->   Operation 304 'load' 'v1_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 305 [1/1] (0.85ns)   --->   "%add_ln26 = add i7 %select_ln25, i7 1" [kernel.cpp:26]   --->   Operation 305 'add' 'add_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.46ns)   --->   "%store_ln25 = store i13 %add_ln25_1, i13 %indvar_flatten" [kernel.cpp:25]   --->   Operation 306 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.46>
ST_1 : Operation 307 [1/1] (0.46ns)   --->   "%store_ln25 = store i7 %select_ln25_65, i7 %i" [kernel.cpp:25]   --->   Operation 307 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.46>
ST_1 : Operation 308 [1/1] (0.46ns)   --->   "%store_ln26 = store i7 %add_ln26, i7 %j" [kernel.cpp:26]   --->   Operation 308 'store' 'store_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 309 [1/2] (1.29ns)   --->   "%v0_load = load i12 %v0_addr" [kernel.cpp:25]   --->   Operation 309 'load' 'v0_load' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 310 [1/2] (1.29ns)   --->   "%v0_load_1 = load i12 %v0_addr_1" [kernel.cpp:25]   --->   Operation 310 'load' 'v0_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_2, i6 0" [kernel.cpp:25]   --->   Operation 311 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln25_3 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 312 'trunc' 'trunc_ln25_3' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_3, i6 0" [kernel.cpp:25]   --->   Operation 313 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.36ns)   --->   "%select_ln25_67 = select i1 %icmp_ln26, i12 %tmp_5, i12 %tmp_6" [kernel.cpp:25]   --->   Operation 314 'select' 'select_ln25_67' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%or_ln25_1 = or i12 %select_ln25_67, i12 2" [kernel.cpp:25]   --->   Operation 315 'or' 'or_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i12 %or_ln25_1" [kernel.cpp:30]   --->   Operation 316 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%v0_addr_2 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_1" [kernel.cpp:30]   --->   Operation 317 'getelementptr' 'v0_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 318 [2/2] (1.29ns)   --->   "%v0_load_2 = load i12 %v0_addr_2" [kernel.cpp:25]   --->   Operation 318 'load' 'v0_load_2' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_4, i6 0" [kernel.cpp:25]   --->   Operation 319 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln25_5 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 320 'trunc' 'trunc_ln25_5' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_5, i6 0" [kernel.cpp:25]   --->   Operation 321 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.36ns)   --->   "%select_ln25_68 = select i1 %icmp_ln26, i12 %tmp_7, i12 %tmp_8" [kernel.cpp:25]   --->   Operation 322 'select' 'select_ln25_68' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%or_ln25_2 = or i12 %select_ln25_68, i12 3" [kernel.cpp:25]   --->   Operation 323 'or' 'or_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i12 %or_ln25_2" [kernel.cpp:30]   --->   Operation 324 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%v0_addr_3 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_2" [kernel.cpp:30]   --->   Operation 325 'getelementptr' 'v0_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 326 [2/2] (1.29ns)   --->   "%v0_load_3 = load i12 %v0_addr_3" [kernel.cpp:25]   --->   Operation 326 'load' 'v0_load_3' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i7 %select_ln25" [kernel.cpp:31]   --->   Operation 327 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 1, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 328 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%v1_addr_2 = getelementptr i32 %v1, i64 0, i64 %tmp_s" [kernel.cpp:31]   --->   Operation 329 'getelementptr' 'v1_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.90ns)   --->   "%add_ln31_1 = add i9 %zext_ln31_1, i9 192" [kernel.cpp:31]   --->   Operation 330 'add' 'add_ln31_1' <Predicate = (!icmp_ln25)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i9 %add_ln31_1" [kernel.cpp:31]   --->   Operation 331 'zext' 'zext_ln31_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%v1_addr_3 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_6" [kernel.cpp:31]   --->   Operation 332 'getelementptr' 'v1_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 333 [1/2] (1.29ns)   --->   "%v1_load = load i12 %v1_addr" [kernel.cpp:31]   --->   Operation 333 'load' 'v1_load' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 334 [2/2] (5.91ns)   --->   "%v9 = fmul i32 %v0_load, i32 %v1_load" [kernel.cpp:32]   --->   Operation 334 'fmul' 'v9' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/2] (1.29ns)   --->   "%v1_load_1 = load i12 %v1_addr_1" [kernel.cpp:31]   --->   Operation 335 'load' 'v1_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 336 [2/2] (5.91ns)   --->   "%v9_1 = fmul i32 %v0_load_1, i32 %v1_load_1" [kernel.cpp:32]   --->   Operation 336 'fmul' 'v9_1' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [2/2] (1.29ns)   --->   "%v1_load_2 = load i12 %v1_addr_2" [kernel.cpp:31]   --->   Operation 337 'load' 'v1_load_2' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 338 [2/2] (1.29ns)   --->   "%v1_load_3 = load i12 %v1_addr_3" [kernel.cpp:31]   --->   Operation 338 'load' 'v1_load_3' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 339 [1/2] (1.29ns)   --->   "%v0_load_2 = load i12 %v0_addr_2" [kernel.cpp:25]   --->   Operation 339 'load' 'v0_load_2' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 340 [1/2] (1.29ns)   --->   "%v0_load_3 = load i12 %v0_addr_3" [kernel.cpp:25]   --->   Operation 340 'load' 'v0_load_3' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_6, i6 0" [kernel.cpp:25]   --->   Operation 341 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln25_7 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 342 'trunc' 'trunc_ln25_7' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_7, i6 0" [kernel.cpp:25]   --->   Operation 343 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.36ns)   --->   "%select_ln25_69 = select i1 %icmp_ln26, i12 %tmp_9, i12 %tmp_10" [kernel.cpp:25]   --->   Operation 344 'select' 'select_ln25_69' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%or_ln25_3 = or i12 %select_ln25_69, i12 4" [kernel.cpp:25]   --->   Operation 345 'or' 'or_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i12 %or_ln25_3" [kernel.cpp:30]   --->   Operation 346 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%v0_addr_4 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_3" [kernel.cpp:30]   --->   Operation 347 'getelementptr' 'v0_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 348 [2/2] (1.29ns)   --->   "%v0_load_4 = load i12 %v0_addr_4" [kernel.cpp:25]   --->   Operation 348 'load' 'v0_load_4' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_8, i6 0" [kernel.cpp:25]   --->   Operation 349 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln25_9 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 350 'trunc' 'trunc_ln25_9' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_9, i6 0" [kernel.cpp:25]   --->   Operation 351 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.36ns)   --->   "%select_ln25_70 = select i1 %icmp_ln26, i12 %tmp_11, i12 %tmp_12" [kernel.cpp:25]   --->   Operation 352 'select' 'select_ln25_70' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%or_ln25_4 = or i12 %select_ln25_70, i12 5" [kernel.cpp:25]   --->   Operation 353 'or' 'or_ln25_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i12 %or_ln25_4" [kernel.cpp:30]   --->   Operation 354 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%v0_addr_5 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_4" [kernel.cpp:30]   --->   Operation 355 'getelementptr' 'v0_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 356 [2/2] (1.29ns)   --->   "%v0_load_5 = load i12 %v0_addr_5" [kernel.cpp:25]   --->   Operation 356 'load' 'v0_load_5' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 2, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 357 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%v1_addr_4 = getelementptr i32 %v1, i64 0, i64 %tmp_1" [kernel.cpp:31]   --->   Operation 358 'getelementptr' 'v1_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.90ns)   --->   "%add_ln31_2 = add i9 %zext_ln31_1, i9 320" [kernel.cpp:31]   --->   Operation 359 'add' 'add_ln31_2' <Predicate = (!icmp_ln25)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i9 %add_ln31_2" [kernel.cpp:31]   --->   Operation 360 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%v1_addr_5 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_7" [kernel.cpp:31]   --->   Operation 361 'getelementptr' 'v1_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 362 [1/2] (5.91ns)   --->   "%v9 = fmul i32 %v0_load, i32 %v1_load" [kernel.cpp:32]   --->   Operation 362 'fmul' 'v9' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/2] (5.91ns)   --->   "%v9_1 = fmul i32 %v0_load_1, i32 %v1_load_1" [kernel.cpp:32]   --->   Operation 363 'fmul' 'v9_1' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/2] (1.29ns)   --->   "%v1_load_2 = load i12 %v1_addr_2" [kernel.cpp:31]   --->   Operation 364 'load' 'v1_load_2' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 365 [2/2] (5.91ns)   --->   "%v9_2 = fmul i32 %v0_load_2, i32 %v1_load_2" [kernel.cpp:32]   --->   Operation 365 'fmul' 'v9_2' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/2] (1.29ns)   --->   "%v1_load_3 = load i12 %v1_addr_3" [kernel.cpp:31]   --->   Operation 366 'load' 'v1_load_3' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 367 [2/2] (5.91ns)   --->   "%v9_3 = fmul i32 %v0_load_3, i32 %v1_load_3" [kernel.cpp:32]   --->   Operation 367 'fmul' 'v9_3' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [2/2] (1.29ns)   --->   "%v1_load_4 = load i12 %v1_addr_4" [kernel.cpp:31]   --->   Operation 368 'load' 'v1_load_4' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 369 [2/2] (1.29ns)   --->   "%v1_load_5 = load i12 %v1_addr_5" [kernel.cpp:31]   --->   Operation 369 'load' 'v1_load_5' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 370 [1/2] (1.29ns)   --->   "%v0_load_4 = load i12 %v0_addr_4" [kernel.cpp:25]   --->   Operation 370 'load' 'v0_load_4' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 371 [1/2] (1.29ns)   --->   "%v0_load_5 = load i12 %v0_addr_5" [kernel.cpp:25]   --->   Operation 371 'load' 'v0_load_5' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_10, i6 0" [kernel.cpp:25]   --->   Operation 372 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln25_11 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 373 'trunc' 'trunc_ln25_11' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_11, i6 0" [kernel.cpp:25]   --->   Operation 374 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.36ns)   --->   "%select_ln25_71 = select i1 %icmp_ln26, i12 %tmp_13, i12 %tmp_14" [kernel.cpp:25]   --->   Operation 375 'select' 'select_ln25_71' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%or_ln25_5 = or i12 %select_ln25_71, i12 6" [kernel.cpp:25]   --->   Operation 376 'or' 'or_ln25_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i12 %or_ln25_5" [kernel.cpp:30]   --->   Operation 377 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%v0_addr_6 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_5" [kernel.cpp:30]   --->   Operation 378 'getelementptr' 'v0_addr_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 379 [2/2] (1.29ns)   --->   "%v0_load_6 = load i12 %v0_addr_6" [kernel.cpp:25]   --->   Operation 379 'load' 'v0_load_6' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_12, i6 0" [kernel.cpp:25]   --->   Operation 380 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln25_13 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 381 'trunc' 'trunc_ln25_13' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_13, i6 0" [kernel.cpp:25]   --->   Operation 382 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.36ns)   --->   "%select_ln25_72 = select i1 %icmp_ln26, i12 %tmp_15, i12 %tmp_16" [kernel.cpp:25]   --->   Operation 383 'select' 'select_ln25_72' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%or_ln25_6 = or i12 %select_ln25_72, i12 7" [kernel.cpp:25]   --->   Operation 384 'or' 'or_ln25_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i12 %or_ln25_6" [kernel.cpp:30]   --->   Operation 385 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%v0_addr_7 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_6" [kernel.cpp:30]   --->   Operation 386 'getelementptr' 'v0_addr_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 387 [2/2] (1.29ns)   --->   "%v0_load_7 = load i12 %v0_addr_7" [kernel.cpp:25]   --->   Operation 387 'load' 'v0_load_7' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i7 %select_ln25" [kernel.cpp:31]   --->   Operation 388 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 3, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 389 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%v1_addr_6 = getelementptr i32 %v1, i64 0, i64 %tmp_2" [kernel.cpp:31]   --->   Operation 390 'getelementptr' 'v1_addr_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.93ns)   --->   "%add_ln31_3 = add i10 %zext_ln31_2, i10 448" [kernel.cpp:31]   --->   Operation 391 'add' 'add_ln31_3' <Predicate = (!icmp_ln25)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln31_8 = zext i10 %add_ln31_3" [kernel.cpp:31]   --->   Operation 392 'zext' 'zext_ln31_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%v1_addr_7 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_8" [kernel.cpp:31]   --->   Operation 393 'getelementptr' 'v1_addr_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 394 [3/3] (7.29ns)   --->   "%v = fadd i32 %v9, i32 0" [kernel.cpp:34]   --->   Operation 394 'fadd' 'v' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/2] (5.91ns)   --->   "%v9_2 = fmul i32 %v0_load_2, i32 %v1_load_2" [kernel.cpp:32]   --->   Operation 395 'fmul' 'v9_2' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/2] (5.91ns)   --->   "%v9_3 = fmul i32 %v0_load_3, i32 %v1_load_3" [kernel.cpp:32]   --->   Operation 396 'fmul' 'v9_3' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/2] (1.29ns)   --->   "%v1_load_4 = load i12 %v1_addr_4" [kernel.cpp:31]   --->   Operation 397 'load' 'v1_load_4' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 398 [2/2] (5.91ns)   --->   "%v9_4 = fmul i32 %v0_load_4, i32 %v1_load_4" [kernel.cpp:32]   --->   Operation 398 'fmul' 'v9_4' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/2] (1.29ns)   --->   "%v1_load_5 = load i12 %v1_addr_5" [kernel.cpp:31]   --->   Operation 399 'load' 'v1_load_5' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 400 [2/2] (5.91ns)   --->   "%v9_5 = fmul i32 %v0_load_5, i32 %v1_load_5" [kernel.cpp:32]   --->   Operation 400 'fmul' 'v9_5' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [2/2] (1.29ns)   --->   "%v1_load_6 = load i12 %v1_addr_6" [kernel.cpp:31]   --->   Operation 401 'load' 'v1_load_6' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 402 [2/2] (1.29ns)   --->   "%v1_load_7 = load i12 %v1_addr_7" [kernel.cpp:31]   --->   Operation 402 'load' 'v1_load_7' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 403 [1/2] (1.29ns)   --->   "%v0_load_6 = load i12 %v0_addr_6" [kernel.cpp:25]   --->   Operation 403 'load' 'v0_load_6' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 404 [1/2] (1.29ns)   --->   "%v0_load_7 = load i12 %v0_addr_7" [kernel.cpp:25]   --->   Operation 404 'load' 'v0_load_7' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_14, i6 0" [kernel.cpp:25]   --->   Operation 405 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln25_15 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 406 'trunc' 'trunc_ln25_15' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_15, i6 0" [kernel.cpp:25]   --->   Operation 407 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.36ns)   --->   "%select_ln25_73 = select i1 %icmp_ln26, i12 %tmp_17, i12 %tmp_18" [kernel.cpp:25]   --->   Operation 408 'select' 'select_ln25_73' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%or_ln25_7 = or i12 %select_ln25_73, i12 8" [kernel.cpp:25]   --->   Operation 409 'or' 'or_ln25_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i12 %or_ln25_7" [kernel.cpp:30]   --->   Operation 410 'zext' 'zext_ln30_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%v0_addr_8 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_7" [kernel.cpp:30]   --->   Operation 411 'getelementptr' 'v0_addr_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 412 [2/2] (1.29ns)   --->   "%v0_load_8 = load i12 %v0_addr_8" [kernel.cpp:25]   --->   Operation 412 'load' 'v0_load_8' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_16, i6 0" [kernel.cpp:25]   --->   Operation 413 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln25_17 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 414 'trunc' 'trunc_ln25_17' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_17, i6 0" [kernel.cpp:25]   --->   Operation 415 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.36ns)   --->   "%select_ln25_74 = select i1 %icmp_ln26, i12 %tmp_19, i12 %tmp_20" [kernel.cpp:25]   --->   Operation 416 'select' 'select_ln25_74' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%or_ln25_8 = or i12 %select_ln25_74, i12 9" [kernel.cpp:25]   --->   Operation 417 'or' 'or_ln25_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i12 %or_ln25_8" [kernel.cpp:30]   --->   Operation 418 'zext' 'zext_ln30_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%v0_addr_9 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_8" [kernel.cpp:30]   --->   Operation 419 'getelementptr' 'v0_addr_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 420 [2/2] (1.29ns)   --->   "%v0_load_9 = load i12 %v0_addr_9" [kernel.cpp:25]   --->   Operation 420 'load' 'v0_load_9' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 4, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 421 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%v1_addr_8 = getelementptr i32 %v1, i64 0, i64 %tmp_3" [kernel.cpp:31]   --->   Operation 422 'getelementptr' 'v1_addr_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.93ns)   --->   "%add_ln31_4 = add i10 %zext_ln31_2, i10 576" [kernel.cpp:31]   --->   Operation 423 'add' 'add_ln31_4' <Predicate = (!icmp_ln25)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i10 %add_ln31_4" [kernel.cpp:31]   --->   Operation 424 'zext' 'zext_ln31_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%v1_addr_9 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_9" [kernel.cpp:31]   --->   Operation 425 'getelementptr' 'v1_addr_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 426 [2/3] (7.29ns)   --->   "%v = fadd i32 %v9, i32 0" [kernel.cpp:34]   --->   Operation 426 'fadd' 'v' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 427 [1/2] (5.91ns)   --->   "%v9_4 = fmul i32 %v0_load_4, i32 %v1_load_4" [kernel.cpp:32]   --->   Operation 427 'fmul' 'v9_4' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [1/2] (5.91ns)   --->   "%v9_5 = fmul i32 %v0_load_5, i32 %v1_load_5" [kernel.cpp:32]   --->   Operation 428 'fmul' 'v9_5' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [1/2] (1.29ns)   --->   "%v1_load_6 = load i12 %v1_addr_6" [kernel.cpp:31]   --->   Operation 429 'load' 'v1_load_6' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 430 [2/2] (5.91ns)   --->   "%v9_6 = fmul i32 %v0_load_6, i32 %v1_load_6" [kernel.cpp:32]   --->   Operation 430 'fmul' 'v9_6' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/2] (1.29ns)   --->   "%v1_load_7 = load i12 %v1_addr_7" [kernel.cpp:31]   --->   Operation 431 'load' 'v1_load_7' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 432 [2/2] (5.91ns)   --->   "%v9_7 = fmul i32 %v0_load_7, i32 %v1_load_7" [kernel.cpp:32]   --->   Operation 432 'fmul' 'v9_7' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [2/2] (1.29ns)   --->   "%v1_load_8 = load i12 %v1_addr_8" [kernel.cpp:31]   --->   Operation 433 'load' 'v1_load_8' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 434 [2/2] (1.29ns)   --->   "%v1_load_9 = load i12 %v1_addr_9" [kernel.cpp:31]   --->   Operation 434 'load' 'v1_load_9' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 435 [1/2] (1.29ns)   --->   "%v0_load_8 = load i12 %v0_addr_8" [kernel.cpp:25]   --->   Operation 435 'load' 'v0_load_8' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 436 [1/2] (1.29ns)   --->   "%v0_load_9 = load i12 %v0_addr_9" [kernel.cpp:25]   --->   Operation 436 'load' 'v0_load_9' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_18, i6 0" [kernel.cpp:25]   --->   Operation 437 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln25_19 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 438 'trunc' 'trunc_ln25_19' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_19, i6 0" [kernel.cpp:25]   --->   Operation 439 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.36ns)   --->   "%select_ln25_75 = select i1 %icmp_ln26, i12 %tmp_21, i12 %tmp_22" [kernel.cpp:25]   --->   Operation 440 'select' 'select_ln25_75' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%or_ln25_9 = or i12 %select_ln25_75, i12 10" [kernel.cpp:25]   --->   Operation 441 'or' 'or_ln25_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln30_9 = zext i12 %or_ln25_9" [kernel.cpp:30]   --->   Operation 442 'zext' 'zext_ln30_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%v0_addr_10 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_9" [kernel.cpp:30]   --->   Operation 443 'getelementptr' 'v0_addr_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 444 [2/2] (1.29ns)   --->   "%v0_load_10 = load i12 %v0_addr_10" [kernel.cpp:25]   --->   Operation 444 'load' 'v0_load_10' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_20, i6 0" [kernel.cpp:25]   --->   Operation 445 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln25_21 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 446 'trunc' 'trunc_ln25_21' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_21, i6 0" [kernel.cpp:25]   --->   Operation 447 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.36ns)   --->   "%select_ln25_76 = select i1 %icmp_ln26, i12 %tmp_23, i12 %tmp_24" [kernel.cpp:25]   --->   Operation 448 'select' 'select_ln25_76' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%or_ln25_10 = or i12 %select_ln25_76, i12 11" [kernel.cpp:25]   --->   Operation 449 'or' 'or_ln25_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln30_10 = zext i12 %or_ln25_10" [kernel.cpp:30]   --->   Operation 450 'zext' 'zext_ln30_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%v0_addr_11 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_10" [kernel.cpp:30]   --->   Operation 451 'getelementptr' 'v0_addr_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 452 [2/2] (1.29ns)   --->   "%v0_load_11 = load i12 %v0_addr_11" [kernel.cpp:25]   --->   Operation 452 'load' 'v0_load_11' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_129 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 5, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 453 'bitconcatenate' 'tmp_129' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (0.00ns)   --->   "%v1_addr_10 = getelementptr i32 %v1, i64 0, i64 %tmp_129" [kernel.cpp:31]   --->   Operation 454 'getelementptr' 'v1_addr_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 455 [1/1] (0.93ns)   --->   "%add_ln31_5 = add i10 %zext_ln31_2, i10 704" [kernel.cpp:31]   --->   Operation 455 'add' 'add_ln31_5' <Predicate = (!icmp_ln25)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i10 %add_ln31_5" [kernel.cpp:31]   --->   Operation 456 'zext' 'zext_ln31_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (0.00ns)   --->   "%v1_addr_11 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_10" [kernel.cpp:31]   --->   Operation 457 'getelementptr' 'v1_addr_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 458 [1/3] (7.29ns)   --->   "%v = fadd i32 %v9, i32 0" [kernel.cpp:34]   --->   Operation 458 'fadd' 'v' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [1/2] (5.91ns)   --->   "%v9_6 = fmul i32 %v0_load_6, i32 %v1_load_6" [kernel.cpp:32]   --->   Operation 459 'fmul' 'v9_6' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 460 [1/2] (5.91ns)   --->   "%v9_7 = fmul i32 %v0_load_7, i32 %v1_load_7" [kernel.cpp:32]   --->   Operation 460 'fmul' 'v9_7' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 461 [1/2] (1.29ns)   --->   "%v1_load_8 = load i12 %v1_addr_8" [kernel.cpp:31]   --->   Operation 461 'load' 'v1_load_8' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 462 [2/2] (5.91ns)   --->   "%v9_8 = fmul i32 %v0_load_8, i32 %v1_load_8" [kernel.cpp:32]   --->   Operation 462 'fmul' 'v9_8' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 463 [1/2] (1.29ns)   --->   "%v1_load_9 = load i12 %v1_addr_9" [kernel.cpp:31]   --->   Operation 463 'load' 'v1_load_9' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 464 [2/2] (5.91ns)   --->   "%v9_9 = fmul i32 %v0_load_9, i32 %v1_load_9" [kernel.cpp:32]   --->   Operation 464 'fmul' 'v9_9' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 465 [2/2] (1.29ns)   --->   "%v1_load_10 = load i12 %v1_addr_10" [kernel.cpp:31]   --->   Operation 465 'load' 'v1_load_10' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 466 [2/2] (1.29ns)   --->   "%v1_load_11 = load i12 %v1_addr_11" [kernel.cpp:31]   --->   Operation 466 'load' 'v1_load_11' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 467 [1/2] (1.29ns)   --->   "%v0_load_10 = load i12 %v0_addr_10" [kernel.cpp:25]   --->   Operation 467 'load' 'v0_load_10' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 468 [1/2] (1.29ns)   --->   "%v0_load_11 = load i12 %v0_addr_11" [kernel.cpp:25]   --->   Operation 468 'load' 'v0_load_11' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_22, i6 0" [kernel.cpp:25]   --->   Operation 469 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln25_23 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 470 'trunc' 'trunc_ln25_23' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_23, i6 0" [kernel.cpp:25]   --->   Operation 471 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 472 [1/1] (0.36ns)   --->   "%select_ln25_77 = select i1 %icmp_ln26, i12 %tmp_25, i12 %tmp_26" [kernel.cpp:25]   --->   Operation 472 'select' 'select_ln25_77' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 473 [1/1] (0.00ns)   --->   "%or_ln25_11 = or i12 %select_ln25_77, i12 12" [kernel.cpp:25]   --->   Operation 473 'or' 'or_ln25_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln30_11 = zext i12 %or_ln25_11" [kernel.cpp:30]   --->   Operation 474 'zext' 'zext_ln30_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 475 [1/1] (0.00ns)   --->   "%v0_addr_12 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_11" [kernel.cpp:30]   --->   Operation 475 'getelementptr' 'v0_addr_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 476 [2/2] (1.29ns)   --->   "%v0_load_12 = load i12 %v0_addr_12" [kernel.cpp:25]   --->   Operation 476 'load' 'v0_load_12' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_24, i6 0" [kernel.cpp:25]   --->   Operation 477 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln25_25 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 478 'trunc' 'trunc_ln25_25' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_25, i6 0" [kernel.cpp:25]   --->   Operation 479 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 480 [1/1] (0.36ns)   --->   "%select_ln25_78 = select i1 %icmp_ln26, i12 %tmp_27, i12 %tmp_28" [kernel.cpp:25]   --->   Operation 480 'select' 'select_ln25_78' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 481 [1/1] (0.00ns)   --->   "%or_ln25_12 = or i12 %select_ln25_78, i12 13" [kernel.cpp:25]   --->   Operation 481 'or' 'or_ln25_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln30_12 = zext i12 %or_ln25_12" [kernel.cpp:30]   --->   Operation 482 'zext' 'zext_ln30_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 483 [1/1] (0.00ns)   --->   "%v0_addr_13 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_12" [kernel.cpp:30]   --->   Operation 483 'getelementptr' 'v0_addr_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 484 [2/2] (1.29ns)   --->   "%v0_load_13 = load i12 %v0_addr_13" [kernel.cpp:25]   --->   Operation 484 'load' 'v0_load_13' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_130 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 6, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 485 'bitconcatenate' 'tmp_130' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 486 [1/1] (0.00ns)   --->   "%v1_addr_12 = getelementptr i32 %v1, i64 0, i64 %tmp_130" [kernel.cpp:31]   --->   Operation 486 'getelementptr' 'v1_addr_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i9 %add_ln31_2" [kernel.cpp:31]   --->   Operation 487 'sext' 'sext_ln31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln31_11 = zext i10 %sext_ln31" [kernel.cpp:31]   --->   Operation 488 'zext' 'zext_ln31_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 489 [1/1] (0.00ns)   --->   "%v1_addr_13 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_11" [kernel.cpp:31]   --->   Operation 489 'getelementptr' 'v1_addr_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 490 [3/3] (7.29ns)   --->   "%v11_1 = fadd i32 %v, i32 %v9_1" [kernel.cpp:34]   --->   Operation 490 'fadd' 'v11_1' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 491 [1/2] (5.91ns)   --->   "%v9_8 = fmul i32 %v0_load_8, i32 %v1_load_8" [kernel.cpp:32]   --->   Operation 491 'fmul' 'v9_8' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 492 [1/2] (5.91ns)   --->   "%v9_9 = fmul i32 %v0_load_9, i32 %v1_load_9" [kernel.cpp:32]   --->   Operation 492 'fmul' 'v9_9' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 493 [1/2] (1.29ns)   --->   "%v1_load_10 = load i12 %v1_addr_10" [kernel.cpp:31]   --->   Operation 493 'load' 'v1_load_10' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 494 [2/2] (5.91ns)   --->   "%v9_s = fmul i32 %v0_load_10, i32 %v1_load_10" [kernel.cpp:32]   --->   Operation 494 'fmul' 'v9_s' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 495 [1/2] (1.29ns)   --->   "%v1_load_11 = load i12 %v1_addr_11" [kernel.cpp:31]   --->   Operation 495 'load' 'v1_load_11' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 496 [2/2] (5.91ns)   --->   "%v9_10 = fmul i32 %v0_load_11, i32 %v1_load_11" [kernel.cpp:32]   --->   Operation 496 'fmul' 'v9_10' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 497 [2/2] (1.29ns)   --->   "%v1_load_12 = load i12 %v1_addr_12" [kernel.cpp:31]   --->   Operation 497 'load' 'v1_load_12' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 498 [2/2] (1.29ns)   --->   "%v1_load_13 = load i12 %v1_addr_13" [kernel.cpp:31]   --->   Operation 498 'load' 'v1_load_13' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 499 [1/2] (1.29ns)   --->   "%v0_load_12 = load i12 %v0_addr_12" [kernel.cpp:25]   --->   Operation 499 'load' 'v0_load_12' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 500 [1/2] (1.29ns)   --->   "%v0_load_13 = load i12 %v0_addr_13" [kernel.cpp:25]   --->   Operation 500 'load' 'v0_load_13' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_26, i6 0" [kernel.cpp:25]   --->   Operation 501 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln25_27 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 502 'trunc' 'trunc_ln25_27' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_27, i6 0" [kernel.cpp:25]   --->   Operation 503 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 504 [1/1] (0.36ns)   --->   "%select_ln25_79 = select i1 %icmp_ln26, i12 %tmp_29, i12 %tmp_30" [kernel.cpp:25]   --->   Operation 504 'select' 'select_ln25_79' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 505 [1/1] (0.00ns)   --->   "%or_ln25_13 = or i12 %select_ln25_79, i12 14" [kernel.cpp:25]   --->   Operation 505 'or' 'or_ln25_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln30_13 = zext i12 %or_ln25_13" [kernel.cpp:30]   --->   Operation 506 'zext' 'zext_ln30_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 507 [1/1] (0.00ns)   --->   "%v0_addr_14 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_13" [kernel.cpp:30]   --->   Operation 507 'getelementptr' 'v0_addr_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 508 [2/2] (1.29ns)   --->   "%v0_load_14 = load i12 %v0_addr_14" [kernel.cpp:25]   --->   Operation 508 'load' 'v0_load_14' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_28, i6 0" [kernel.cpp:25]   --->   Operation 509 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln25_29 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 510 'trunc' 'trunc_ln25_29' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_29, i6 0" [kernel.cpp:25]   --->   Operation 511 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 512 [1/1] (0.36ns)   --->   "%select_ln25_80 = select i1 %icmp_ln26, i12 %tmp_31, i12 %tmp_32" [kernel.cpp:25]   --->   Operation 512 'select' 'select_ln25_80' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 513 [1/1] (0.00ns)   --->   "%or_ln25_14 = or i12 %select_ln25_80, i12 15" [kernel.cpp:25]   --->   Operation 513 'or' 'or_ln25_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln30_14 = zext i12 %or_ln25_14" [kernel.cpp:30]   --->   Operation 514 'zext' 'zext_ln30_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 515 [1/1] (0.00ns)   --->   "%v0_addr_15 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_14" [kernel.cpp:30]   --->   Operation 515 'getelementptr' 'v0_addr_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 516 [2/2] (1.29ns)   --->   "%v0_load_15 = load i12 %v0_addr_15" [kernel.cpp:25]   --->   Operation 516 'load' 'v0_load_15' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i7 %select_ln25" [kernel.cpp:31]   --->   Operation 517 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_131 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 7, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 518 'bitconcatenate' 'tmp_131' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 519 [1/1] (0.00ns)   --->   "%v1_addr_14 = getelementptr i32 %v1, i64 0, i64 %tmp_131" [kernel.cpp:31]   --->   Operation 519 'getelementptr' 'v1_addr_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 520 [1/1] (0.96ns)   --->   "%add_ln31_6 = add i11 %zext_ln31_3, i11 960" [kernel.cpp:31]   --->   Operation 520 'add' 'add_ln31_6' <Predicate = (!icmp_ln25)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln31_12 = zext i11 %add_ln31_6" [kernel.cpp:31]   --->   Operation 521 'zext' 'zext_ln31_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 522 [1/1] (0.00ns)   --->   "%v1_addr_15 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_12" [kernel.cpp:31]   --->   Operation 522 'getelementptr' 'v1_addr_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 523 [2/3] (7.29ns)   --->   "%v11_1 = fadd i32 %v, i32 %v9_1" [kernel.cpp:34]   --->   Operation 523 'fadd' 'v11_1' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 524 [1/2] (5.91ns)   --->   "%v9_s = fmul i32 %v0_load_10, i32 %v1_load_10" [kernel.cpp:32]   --->   Operation 524 'fmul' 'v9_s' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 525 [1/2] (5.91ns)   --->   "%v9_10 = fmul i32 %v0_load_11, i32 %v1_load_11" [kernel.cpp:32]   --->   Operation 525 'fmul' 'v9_10' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 526 [1/2] (1.29ns)   --->   "%v1_load_12 = load i12 %v1_addr_12" [kernel.cpp:31]   --->   Operation 526 'load' 'v1_load_12' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 527 [2/2] (5.91ns)   --->   "%v9_11 = fmul i32 %v0_load_12, i32 %v1_load_12" [kernel.cpp:32]   --->   Operation 527 'fmul' 'v9_11' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 528 [1/2] (1.29ns)   --->   "%v1_load_13 = load i12 %v1_addr_13" [kernel.cpp:31]   --->   Operation 528 'load' 'v1_load_13' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 529 [2/2] (5.91ns)   --->   "%v9_12 = fmul i32 %v0_load_13, i32 %v1_load_13" [kernel.cpp:32]   --->   Operation 529 'fmul' 'v9_12' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 530 [2/2] (1.29ns)   --->   "%v1_load_14 = load i12 %v1_addr_14" [kernel.cpp:31]   --->   Operation 530 'load' 'v1_load_14' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 531 [2/2] (1.29ns)   --->   "%v1_load_15 = load i12 %v1_addr_15" [kernel.cpp:31]   --->   Operation 531 'load' 'v1_load_15' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 532 [1/2] (1.29ns)   --->   "%v0_load_14 = load i12 %v0_addr_14" [kernel.cpp:25]   --->   Operation 532 'load' 'v0_load_14' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 533 [1/2] (1.29ns)   --->   "%v0_load_15 = load i12 %v0_addr_15" [kernel.cpp:25]   --->   Operation 533 'load' 'v0_load_15' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_30, i6 0" [kernel.cpp:25]   --->   Operation 534 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln25_31 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 535 'trunc' 'trunc_ln25_31' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_31, i6 0" [kernel.cpp:25]   --->   Operation 536 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 537 [1/1] (0.36ns)   --->   "%select_ln25_81 = select i1 %icmp_ln26, i12 %tmp_33, i12 %tmp_34" [kernel.cpp:25]   --->   Operation 537 'select' 'select_ln25_81' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 538 [1/1] (0.00ns)   --->   "%or_ln25_15 = or i12 %select_ln25_81, i12 16" [kernel.cpp:25]   --->   Operation 538 'or' 'or_ln25_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln30_15 = zext i12 %or_ln25_15" [kernel.cpp:30]   --->   Operation 539 'zext' 'zext_ln30_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 540 [1/1] (0.00ns)   --->   "%v0_addr_16 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_15" [kernel.cpp:30]   --->   Operation 540 'getelementptr' 'v0_addr_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 541 [2/2] (1.29ns)   --->   "%v0_load_16 = load i12 %v0_addr_16" [kernel.cpp:25]   --->   Operation 541 'load' 'v0_load_16' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_32, i6 0" [kernel.cpp:25]   --->   Operation 542 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln25_33 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 543 'trunc' 'trunc_ln25_33' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_33, i6 0" [kernel.cpp:25]   --->   Operation 544 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 545 [1/1] (0.36ns)   --->   "%select_ln25_82 = select i1 %icmp_ln26, i12 %tmp_35, i12 %tmp_36" [kernel.cpp:25]   --->   Operation 545 'select' 'select_ln25_82' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 546 [1/1] (0.00ns)   --->   "%or_ln25_16 = or i12 %select_ln25_82, i12 17" [kernel.cpp:25]   --->   Operation 546 'or' 'or_ln25_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln30_16 = zext i12 %or_ln25_16" [kernel.cpp:30]   --->   Operation 547 'zext' 'zext_ln30_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 548 [1/1] (0.00ns)   --->   "%v0_addr_17 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_16" [kernel.cpp:30]   --->   Operation 548 'getelementptr' 'v0_addr_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 549 [2/2] (1.29ns)   --->   "%v0_load_17 = load i12 %v0_addr_17" [kernel.cpp:25]   --->   Operation 549 'load' 'v0_load_17' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_132 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 8, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 550 'bitconcatenate' 'tmp_132' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 551 [1/1] (0.00ns)   --->   "%v1_addr_16 = getelementptr i32 %v1, i64 0, i64 %tmp_132" [kernel.cpp:31]   --->   Operation 551 'getelementptr' 'v1_addr_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 552 [1/1] (0.96ns)   --->   "%add_ln31_7 = add i11 %zext_ln31_3, i11 1088" [kernel.cpp:31]   --->   Operation 552 'add' 'add_ln31_7' <Predicate = (!icmp_ln25)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln31_13 = zext i11 %add_ln31_7" [kernel.cpp:31]   --->   Operation 553 'zext' 'zext_ln31_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 554 [1/1] (0.00ns)   --->   "%v1_addr_17 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_13" [kernel.cpp:31]   --->   Operation 554 'getelementptr' 'v1_addr_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 555 [1/3] (7.29ns)   --->   "%v11_1 = fadd i32 %v, i32 %v9_1" [kernel.cpp:34]   --->   Operation 555 'fadd' 'v11_1' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 556 [1/2] (5.91ns)   --->   "%v9_11 = fmul i32 %v0_load_12, i32 %v1_load_12" [kernel.cpp:32]   --->   Operation 556 'fmul' 'v9_11' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 557 [1/2] (5.91ns)   --->   "%v9_12 = fmul i32 %v0_load_13, i32 %v1_load_13" [kernel.cpp:32]   --->   Operation 557 'fmul' 'v9_12' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 558 [1/2] (1.29ns)   --->   "%v1_load_14 = load i12 %v1_addr_14" [kernel.cpp:31]   --->   Operation 558 'load' 'v1_load_14' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 559 [2/2] (5.91ns)   --->   "%v9_13 = fmul i32 %v0_load_14, i32 %v1_load_14" [kernel.cpp:32]   --->   Operation 559 'fmul' 'v9_13' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 560 [1/2] (1.29ns)   --->   "%v1_load_15 = load i12 %v1_addr_15" [kernel.cpp:31]   --->   Operation 560 'load' 'v1_load_15' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 561 [2/2] (5.91ns)   --->   "%v9_14 = fmul i32 %v0_load_15, i32 %v1_load_15" [kernel.cpp:32]   --->   Operation 561 'fmul' 'v9_14' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 562 [2/2] (1.29ns)   --->   "%v1_load_16 = load i12 %v1_addr_16" [kernel.cpp:31]   --->   Operation 562 'load' 'v1_load_16' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 563 [2/2] (1.29ns)   --->   "%v1_load_17 = load i12 %v1_addr_17" [kernel.cpp:31]   --->   Operation 563 'load' 'v1_load_17' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 564 [1/2] (1.29ns)   --->   "%v0_load_16 = load i12 %v0_addr_16" [kernel.cpp:25]   --->   Operation 564 'load' 'v0_load_16' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 565 [1/2] (1.29ns)   --->   "%v0_load_17 = load i12 %v0_addr_17" [kernel.cpp:25]   --->   Operation 565 'load' 'v0_load_17' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_34, i6 0" [kernel.cpp:25]   --->   Operation 566 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln25_35 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 567 'trunc' 'trunc_ln25_35' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_35, i6 0" [kernel.cpp:25]   --->   Operation 568 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 569 [1/1] (0.36ns)   --->   "%select_ln25_83 = select i1 %icmp_ln26, i12 %tmp_37, i12 %tmp_38" [kernel.cpp:25]   --->   Operation 569 'select' 'select_ln25_83' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 570 [1/1] (0.00ns)   --->   "%or_ln25_17 = or i12 %select_ln25_83, i12 18" [kernel.cpp:25]   --->   Operation 570 'or' 'or_ln25_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln30_17 = zext i12 %or_ln25_17" [kernel.cpp:30]   --->   Operation 571 'zext' 'zext_ln30_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 572 [1/1] (0.00ns)   --->   "%v0_addr_18 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_17" [kernel.cpp:30]   --->   Operation 572 'getelementptr' 'v0_addr_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 573 [2/2] (1.29ns)   --->   "%v0_load_18 = load i12 %v0_addr_18" [kernel.cpp:25]   --->   Operation 573 'load' 'v0_load_18' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_36, i6 0" [kernel.cpp:25]   --->   Operation 574 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln25_37 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 575 'trunc' 'trunc_ln25_37' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_37, i6 0" [kernel.cpp:25]   --->   Operation 576 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 577 [1/1] (0.36ns)   --->   "%select_ln25_84 = select i1 %icmp_ln26, i12 %tmp_39, i12 %tmp_40" [kernel.cpp:25]   --->   Operation 577 'select' 'select_ln25_84' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 578 [1/1] (0.00ns)   --->   "%or_ln25_18 = or i12 %select_ln25_84, i12 19" [kernel.cpp:25]   --->   Operation 578 'or' 'or_ln25_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln30_18 = zext i12 %or_ln25_18" [kernel.cpp:30]   --->   Operation 579 'zext' 'zext_ln30_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 580 [1/1] (0.00ns)   --->   "%v0_addr_19 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_18" [kernel.cpp:30]   --->   Operation 580 'getelementptr' 'v0_addr_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 581 [2/2] (1.29ns)   --->   "%v0_load_19 = load i12 %v0_addr_19" [kernel.cpp:25]   --->   Operation 581 'load' 'v0_load_19' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_133 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 9, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 582 'bitconcatenate' 'tmp_133' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 583 [1/1] (0.00ns)   --->   "%v1_addr_18 = getelementptr i32 %v1, i64 0, i64 %tmp_133" [kernel.cpp:31]   --->   Operation 583 'getelementptr' 'v1_addr_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 584 [1/1] (0.96ns)   --->   "%add_ln31_8 = add i11 %zext_ln31_3, i11 1216" [kernel.cpp:31]   --->   Operation 584 'add' 'add_ln31_8' <Predicate = (!icmp_ln25)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln31_14 = zext i11 %add_ln31_8" [kernel.cpp:31]   --->   Operation 585 'zext' 'zext_ln31_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 586 [1/1] (0.00ns)   --->   "%v1_addr_19 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_14" [kernel.cpp:31]   --->   Operation 586 'getelementptr' 'v1_addr_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 587 [3/3] (7.29ns)   --->   "%v11_2 = fadd i32 %v11_1, i32 %v9_2" [kernel.cpp:34]   --->   Operation 587 'fadd' 'v11_2' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 588 [1/2] (5.91ns)   --->   "%v9_13 = fmul i32 %v0_load_14, i32 %v1_load_14" [kernel.cpp:32]   --->   Operation 588 'fmul' 'v9_13' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 589 [1/2] (5.91ns)   --->   "%v9_14 = fmul i32 %v0_load_15, i32 %v1_load_15" [kernel.cpp:32]   --->   Operation 589 'fmul' 'v9_14' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 590 [1/2] (1.29ns)   --->   "%v1_load_16 = load i12 %v1_addr_16" [kernel.cpp:31]   --->   Operation 590 'load' 'v1_load_16' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 591 [2/2] (5.91ns)   --->   "%v9_15 = fmul i32 %v0_load_16, i32 %v1_load_16" [kernel.cpp:32]   --->   Operation 591 'fmul' 'v9_15' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 592 [1/2] (1.29ns)   --->   "%v1_load_17 = load i12 %v1_addr_17" [kernel.cpp:31]   --->   Operation 592 'load' 'v1_load_17' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 593 [2/2] (5.91ns)   --->   "%v9_16 = fmul i32 %v0_load_17, i32 %v1_load_17" [kernel.cpp:32]   --->   Operation 593 'fmul' 'v9_16' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 594 [2/2] (1.29ns)   --->   "%v1_load_18 = load i12 %v1_addr_18" [kernel.cpp:31]   --->   Operation 594 'load' 'v1_load_18' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 595 [2/2] (1.29ns)   --->   "%v1_load_19 = load i12 %v1_addr_19" [kernel.cpp:31]   --->   Operation 595 'load' 'v1_load_19' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 596 [1/2] (1.29ns)   --->   "%v0_load_18 = load i12 %v0_addr_18" [kernel.cpp:25]   --->   Operation 596 'load' 'v0_load_18' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 597 [1/2] (1.29ns)   --->   "%v0_load_19 = load i12 %v0_addr_19" [kernel.cpp:25]   --->   Operation 597 'load' 'v0_load_19' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_38, i6 0" [kernel.cpp:25]   --->   Operation 598 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln25_39 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 599 'trunc' 'trunc_ln25_39' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_39, i6 0" [kernel.cpp:25]   --->   Operation 600 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 601 [1/1] (0.36ns)   --->   "%select_ln25_85 = select i1 %icmp_ln26, i12 %tmp_41, i12 %tmp_42" [kernel.cpp:25]   --->   Operation 601 'select' 'select_ln25_85' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 602 [1/1] (0.00ns)   --->   "%or_ln25_19 = or i12 %select_ln25_85, i12 20" [kernel.cpp:25]   --->   Operation 602 'or' 'or_ln25_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln30_19 = zext i12 %or_ln25_19" [kernel.cpp:30]   --->   Operation 603 'zext' 'zext_ln30_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 604 [1/1] (0.00ns)   --->   "%v0_addr_20 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_19" [kernel.cpp:30]   --->   Operation 604 'getelementptr' 'v0_addr_20' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 605 [2/2] (1.29ns)   --->   "%v0_load_20 = load i12 %v0_addr_20" [kernel.cpp:25]   --->   Operation 605 'load' 'v0_load_20' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_40, i6 0" [kernel.cpp:25]   --->   Operation 606 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln25_41 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 607 'trunc' 'trunc_ln25_41' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_41, i6 0" [kernel.cpp:25]   --->   Operation 608 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 609 [1/1] (0.36ns)   --->   "%select_ln25_86 = select i1 %icmp_ln26, i12 %tmp_43, i12 %tmp_44" [kernel.cpp:25]   --->   Operation 609 'select' 'select_ln25_86' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 610 [1/1] (0.00ns)   --->   "%or_ln25_20 = or i12 %select_ln25_86, i12 21" [kernel.cpp:25]   --->   Operation 610 'or' 'or_ln25_20' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln30_20 = zext i12 %or_ln25_20" [kernel.cpp:30]   --->   Operation 611 'zext' 'zext_ln30_20' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 612 [1/1] (0.00ns)   --->   "%v0_addr_21 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_20" [kernel.cpp:30]   --->   Operation 612 'getelementptr' 'v0_addr_21' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 613 [2/2] (1.29ns)   --->   "%v0_load_21 = load i12 %v0_addr_21" [kernel.cpp:25]   --->   Operation 613 'load' 'v0_load_21' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_134 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 10, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 614 'bitconcatenate' 'tmp_134' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 615 [1/1] (0.00ns)   --->   "%v1_addr_20 = getelementptr i32 %v1, i64 0, i64 %tmp_134" [kernel.cpp:31]   --->   Operation 615 'getelementptr' 'v1_addr_20' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 616 [1/1] (0.96ns)   --->   "%add_ln31_9 = add i11 %zext_ln31_3, i11 1344" [kernel.cpp:31]   --->   Operation 616 'add' 'add_ln31_9' <Predicate = (!icmp_ln25)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln31_15 = zext i11 %add_ln31_9" [kernel.cpp:31]   --->   Operation 617 'zext' 'zext_ln31_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 618 [1/1] (0.00ns)   --->   "%v1_addr_21 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_15" [kernel.cpp:31]   --->   Operation 618 'getelementptr' 'v1_addr_21' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 619 [2/3] (7.29ns)   --->   "%v11_2 = fadd i32 %v11_1, i32 %v9_2" [kernel.cpp:34]   --->   Operation 619 'fadd' 'v11_2' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 620 [1/2] (5.91ns)   --->   "%v9_15 = fmul i32 %v0_load_16, i32 %v1_load_16" [kernel.cpp:32]   --->   Operation 620 'fmul' 'v9_15' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 621 [1/2] (5.91ns)   --->   "%v9_16 = fmul i32 %v0_load_17, i32 %v1_load_17" [kernel.cpp:32]   --->   Operation 621 'fmul' 'v9_16' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 622 [1/2] (1.29ns)   --->   "%v1_load_18 = load i12 %v1_addr_18" [kernel.cpp:31]   --->   Operation 622 'load' 'v1_load_18' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 623 [2/2] (5.91ns)   --->   "%v9_17 = fmul i32 %v0_load_18, i32 %v1_load_18" [kernel.cpp:32]   --->   Operation 623 'fmul' 'v9_17' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 624 [1/2] (1.29ns)   --->   "%v1_load_19 = load i12 %v1_addr_19" [kernel.cpp:31]   --->   Operation 624 'load' 'v1_load_19' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 625 [2/2] (5.91ns)   --->   "%v9_18 = fmul i32 %v0_load_19, i32 %v1_load_19" [kernel.cpp:32]   --->   Operation 625 'fmul' 'v9_18' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 626 [2/2] (1.29ns)   --->   "%v1_load_20 = load i12 %v1_addr_20" [kernel.cpp:31]   --->   Operation 626 'load' 'v1_load_20' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 627 [2/2] (1.29ns)   --->   "%v1_load_21 = load i12 %v1_addr_21" [kernel.cpp:31]   --->   Operation 627 'load' 'v1_load_21' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 628 [1/2] (1.29ns)   --->   "%v0_load_20 = load i12 %v0_addr_20" [kernel.cpp:25]   --->   Operation 628 'load' 'v0_load_20' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 629 [1/2] (1.29ns)   --->   "%v0_load_21 = load i12 %v0_addr_21" [kernel.cpp:25]   --->   Operation 629 'load' 'v0_load_21' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_42, i6 0" [kernel.cpp:25]   --->   Operation 630 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln25_43 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 631 'trunc' 'trunc_ln25_43' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_43, i6 0" [kernel.cpp:25]   --->   Operation 632 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 633 [1/1] (0.36ns)   --->   "%select_ln25_87 = select i1 %icmp_ln26, i12 %tmp_45, i12 %tmp_46" [kernel.cpp:25]   --->   Operation 633 'select' 'select_ln25_87' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 634 [1/1] (0.00ns)   --->   "%or_ln25_21 = or i12 %select_ln25_87, i12 22" [kernel.cpp:25]   --->   Operation 634 'or' 'or_ln25_21' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln30_21 = zext i12 %or_ln25_21" [kernel.cpp:30]   --->   Operation 635 'zext' 'zext_ln30_21' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 636 [1/1] (0.00ns)   --->   "%v0_addr_22 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_21" [kernel.cpp:30]   --->   Operation 636 'getelementptr' 'v0_addr_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 637 [2/2] (1.29ns)   --->   "%v0_load_22 = load i12 %v0_addr_22" [kernel.cpp:25]   --->   Operation 637 'load' 'v0_load_22' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_44, i6 0" [kernel.cpp:25]   --->   Operation 638 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln25_45 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 639 'trunc' 'trunc_ln25_45' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_45, i6 0" [kernel.cpp:25]   --->   Operation 640 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 641 [1/1] (0.36ns)   --->   "%select_ln25_88 = select i1 %icmp_ln26, i12 %tmp_47, i12 %tmp_48" [kernel.cpp:25]   --->   Operation 641 'select' 'select_ln25_88' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 642 [1/1] (0.00ns)   --->   "%or_ln25_22 = or i12 %select_ln25_88, i12 23" [kernel.cpp:25]   --->   Operation 642 'or' 'or_ln25_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln30_22 = zext i12 %or_ln25_22" [kernel.cpp:30]   --->   Operation 643 'zext' 'zext_ln30_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 644 [1/1] (0.00ns)   --->   "%v0_addr_23 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_22" [kernel.cpp:30]   --->   Operation 644 'getelementptr' 'v0_addr_23' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 645 [2/2] (1.29ns)   --->   "%v0_load_23 = load i12 %v0_addr_23" [kernel.cpp:25]   --->   Operation 645 'load' 'v0_load_23' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_135 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 11, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 646 'bitconcatenate' 'tmp_135' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 647 [1/1] (0.00ns)   --->   "%v1_addr_22 = getelementptr i32 %v1, i64 0, i64 %tmp_135" [kernel.cpp:31]   --->   Operation 647 'getelementptr' 'v1_addr_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 648 [1/1] (0.96ns)   --->   "%add_ln31_10 = add i11 %zext_ln31_3, i11 1472" [kernel.cpp:31]   --->   Operation 648 'add' 'add_ln31_10' <Predicate = (!icmp_ln25)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln31_16 = zext i11 %add_ln31_10" [kernel.cpp:31]   --->   Operation 649 'zext' 'zext_ln31_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 650 [1/1] (0.00ns)   --->   "%v1_addr_23 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_16" [kernel.cpp:31]   --->   Operation 650 'getelementptr' 'v1_addr_23' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 651 [1/3] (7.29ns)   --->   "%v11_2 = fadd i32 %v11_1, i32 %v9_2" [kernel.cpp:34]   --->   Operation 651 'fadd' 'v11_2' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 652 [1/2] (5.91ns)   --->   "%v9_17 = fmul i32 %v0_load_18, i32 %v1_load_18" [kernel.cpp:32]   --->   Operation 652 'fmul' 'v9_17' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 653 [1/2] (5.91ns)   --->   "%v9_18 = fmul i32 %v0_load_19, i32 %v1_load_19" [kernel.cpp:32]   --->   Operation 653 'fmul' 'v9_18' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 654 [1/2] (1.29ns)   --->   "%v1_load_20 = load i12 %v1_addr_20" [kernel.cpp:31]   --->   Operation 654 'load' 'v1_load_20' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 655 [2/2] (5.91ns)   --->   "%v9_19 = fmul i32 %v0_load_20, i32 %v1_load_20" [kernel.cpp:32]   --->   Operation 655 'fmul' 'v9_19' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 656 [1/2] (1.29ns)   --->   "%v1_load_21 = load i12 %v1_addr_21" [kernel.cpp:31]   --->   Operation 656 'load' 'v1_load_21' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 657 [2/2] (5.91ns)   --->   "%v9_20 = fmul i32 %v0_load_21, i32 %v1_load_21" [kernel.cpp:32]   --->   Operation 657 'fmul' 'v9_20' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 658 [2/2] (1.29ns)   --->   "%v1_load_22 = load i12 %v1_addr_22" [kernel.cpp:31]   --->   Operation 658 'load' 'v1_load_22' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 659 [2/2] (1.29ns)   --->   "%v1_load_23 = load i12 %v1_addr_23" [kernel.cpp:31]   --->   Operation 659 'load' 'v1_load_23' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 660 [1/2] (1.29ns)   --->   "%v0_load_22 = load i12 %v0_addr_22" [kernel.cpp:25]   --->   Operation 660 'load' 'v0_load_22' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 661 [1/2] (1.29ns)   --->   "%v0_load_23 = load i12 %v0_addr_23" [kernel.cpp:25]   --->   Operation 661 'load' 'v0_load_23' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_46, i6 0" [kernel.cpp:25]   --->   Operation 662 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln25_47 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 663 'trunc' 'trunc_ln25_47' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_47, i6 0" [kernel.cpp:25]   --->   Operation 664 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 665 [1/1] (0.36ns)   --->   "%select_ln25_89 = select i1 %icmp_ln26, i12 %tmp_49, i12 %tmp_50" [kernel.cpp:25]   --->   Operation 665 'select' 'select_ln25_89' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 666 [1/1] (0.00ns)   --->   "%or_ln25_23 = or i12 %select_ln25_89, i12 24" [kernel.cpp:25]   --->   Operation 666 'or' 'or_ln25_23' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln30_23 = zext i12 %or_ln25_23" [kernel.cpp:30]   --->   Operation 667 'zext' 'zext_ln30_23' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 668 [1/1] (0.00ns)   --->   "%v0_addr_24 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_23" [kernel.cpp:30]   --->   Operation 668 'getelementptr' 'v0_addr_24' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 669 [2/2] (1.29ns)   --->   "%v0_load_24 = load i12 %v0_addr_24" [kernel.cpp:25]   --->   Operation 669 'load' 'v0_load_24' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_48, i6 0" [kernel.cpp:25]   --->   Operation 670 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln25_49 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 671 'trunc' 'trunc_ln25_49' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_49, i6 0" [kernel.cpp:25]   --->   Operation 672 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 673 [1/1] (0.36ns)   --->   "%select_ln25_90 = select i1 %icmp_ln26, i12 %tmp_51, i12 %tmp_52" [kernel.cpp:25]   --->   Operation 673 'select' 'select_ln25_90' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 674 [1/1] (0.00ns)   --->   "%or_ln25_24 = or i12 %select_ln25_90, i12 25" [kernel.cpp:25]   --->   Operation 674 'or' 'or_ln25_24' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln30_24 = zext i12 %or_ln25_24" [kernel.cpp:30]   --->   Operation 675 'zext' 'zext_ln30_24' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 676 [1/1] (0.00ns)   --->   "%v0_addr_25 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_24" [kernel.cpp:30]   --->   Operation 676 'getelementptr' 'v0_addr_25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 677 [2/2] (1.29ns)   --->   "%v0_load_25 = load i12 %v0_addr_25" [kernel.cpp:25]   --->   Operation 677 'load' 'v0_load_25' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_136 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 12, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 678 'bitconcatenate' 'tmp_136' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 679 [1/1] (0.00ns)   --->   "%v1_addr_24 = getelementptr i32 %v1, i64 0, i64 %tmp_136" [kernel.cpp:31]   --->   Operation 679 'getelementptr' 'v1_addr_24' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i10 %add_ln31_4" [kernel.cpp:31]   --->   Operation 680 'sext' 'sext_ln31_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln31_17 = zext i11 %sext_ln31_1" [kernel.cpp:31]   --->   Operation 681 'zext' 'zext_ln31_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 682 [1/1] (0.00ns)   --->   "%v1_addr_25 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_17" [kernel.cpp:31]   --->   Operation 682 'getelementptr' 'v1_addr_25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 683 [3/3] (7.29ns)   --->   "%v11_3 = fadd i32 %v11_2, i32 %v9_3" [kernel.cpp:34]   --->   Operation 683 'fadd' 'v11_3' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 684 [1/2] (5.91ns)   --->   "%v9_19 = fmul i32 %v0_load_20, i32 %v1_load_20" [kernel.cpp:32]   --->   Operation 684 'fmul' 'v9_19' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 685 [1/2] (5.91ns)   --->   "%v9_20 = fmul i32 %v0_load_21, i32 %v1_load_21" [kernel.cpp:32]   --->   Operation 685 'fmul' 'v9_20' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 686 [1/2] (1.29ns)   --->   "%v1_load_22 = load i12 %v1_addr_22" [kernel.cpp:31]   --->   Operation 686 'load' 'v1_load_22' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 687 [2/2] (5.91ns)   --->   "%v9_21 = fmul i32 %v0_load_22, i32 %v1_load_22" [kernel.cpp:32]   --->   Operation 687 'fmul' 'v9_21' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 688 [1/2] (1.29ns)   --->   "%v1_load_23 = load i12 %v1_addr_23" [kernel.cpp:31]   --->   Operation 688 'load' 'v1_load_23' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 689 [2/2] (5.91ns)   --->   "%v9_22 = fmul i32 %v0_load_23, i32 %v1_load_23" [kernel.cpp:32]   --->   Operation 689 'fmul' 'v9_22' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 690 [2/2] (1.29ns)   --->   "%v1_load_24 = load i12 %v1_addr_24" [kernel.cpp:31]   --->   Operation 690 'load' 'v1_load_24' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 691 [2/2] (1.29ns)   --->   "%v1_load_25 = load i12 %v1_addr_25" [kernel.cpp:31]   --->   Operation 691 'load' 'v1_load_25' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 692 [1/2] (1.29ns)   --->   "%v0_load_24 = load i12 %v0_addr_24" [kernel.cpp:25]   --->   Operation 692 'load' 'v0_load_24' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 693 [1/2] (1.29ns)   --->   "%v0_load_25 = load i12 %v0_addr_25" [kernel.cpp:25]   --->   Operation 693 'load' 'v0_load_25' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_50, i6 0" [kernel.cpp:25]   --->   Operation 694 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln25_51 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 695 'trunc' 'trunc_ln25_51' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_51, i6 0" [kernel.cpp:25]   --->   Operation 696 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 697 [1/1] (0.36ns)   --->   "%select_ln25_91 = select i1 %icmp_ln26, i12 %tmp_53, i12 %tmp_54" [kernel.cpp:25]   --->   Operation 697 'select' 'select_ln25_91' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 698 [1/1] (0.00ns)   --->   "%or_ln25_25 = or i12 %select_ln25_91, i12 26" [kernel.cpp:25]   --->   Operation 698 'or' 'or_ln25_25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln30_25 = zext i12 %or_ln25_25" [kernel.cpp:30]   --->   Operation 699 'zext' 'zext_ln30_25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 700 [1/1] (0.00ns)   --->   "%v0_addr_26 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_25" [kernel.cpp:30]   --->   Operation 700 'getelementptr' 'v0_addr_26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 701 [2/2] (1.29ns)   --->   "%v0_load_26 = load i12 %v0_addr_26" [kernel.cpp:25]   --->   Operation 701 'load' 'v0_load_26' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_52, i6 0" [kernel.cpp:25]   --->   Operation 702 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln25_53 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 703 'trunc' 'trunc_ln25_53' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_53, i6 0" [kernel.cpp:25]   --->   Operation 704 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 705 [1/1] (0.36ns)   --->   "%select_ln25_92 = select i1 %icmp_ln26, i12 %tmp_55, i12 %tmp_56" [kernel.cpp:25]   --->   Operation 705 'select' 'select_ln25_92' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 706 [1/1] (0.00ns)   --->   "%or_ln25_26 = or i12 %select_ln25_92, i12 27" [kernel.cpp:25]   --->   Operation 706 'or' 'or_ln25_26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln30_26 = zext i12 %or_ln25_26" [kernel.cpp:30]   --->   Operation 707 'zext' 'zext_ln30_26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 708 [1/1] (0.00ns)   --->   "%v0_addr_27 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_26" [kernel.cpp:30]   --->   Operation 708 'getelementptr' 'v0_addr_27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 709 [2/2] (1.29ns)   --->   "%v0_load_27 = load i12 %v0_addr_27" [kernel.cpp:25]   --->   Operation 709 'load' 'v0_load_27' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_137 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 13, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 710 'bitconcatenate' 'tmp_137' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 711 [1/1] (0.00ns)   --->   "%v1_addr_26 = getelementptr i32 %v1, i64 0, i64 %tmp_137" [kernel.cpp:31]   --->   Operation 711 'getelementptr' 'v1_addr_26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln31_2 = sext i10 %add_ln31_5" [kernel.cpp:31]   --->   Operation 712 'sext' 'sext_ln31_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln31_18 = zext i11 %sext_ln31_2" [kernel.cpp:31]   --->   Operation 713 'zext' 'zext_ln31_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 714 [1/1] (0.00ns)   --->   "%v1_addr_27 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_18" [kernel.cpp:31]   --->   Operation 714 'getelementptr' 'v1_addr_27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 715 [2/3] (7.29ns)   --->   "%v11_3 = fadd i32 %v11_2, i32 %v9_3" [kernel.cpp:34]   --->   Operation 715 'fadd' 'v11_3' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 716 [1/2] (5.91ns)   --->   "%v9_21 = fmul i32 %v0_load_22, i32 %v1_load_22" [kernel.cpp:32]   --->   Operation 716 'fmul' 'v9_21' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 717 [1/2] (5.91ns)   --->   "%v9_22 = fmul i32 %v0_load_23, i32 %v1_load_23" [kernel.cpp:32]   --->   Operation 717 'fmul' 'v9_22' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 718 [1/2] (1.29ns)   --->   "%v1_load_24 = load i12 %v1_addr_24" [kernel.cpp:31]   --->   Operation 718 'load' 'v1_load_24' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 719 [2/2] (5.91ns)   --->   "%v9_23 = fmul i32 %v0_load_24, i32 %v1_load_24" [kernel.cpp:32]   --->   Operation 719 'fmul' 'v9_23' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 720 [1/2] (1.29ns)   --->   "%v1_load_25 = load i12 %v1_addr_25" [kernel.cpp:31]   --->   Operation 720 'load' 'v1_load_25' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 721 [2/2] (5.91ns)   --->   "%v9_24 = fmul i32 %v0_load_25, i32 %v1_load_25" [kernel.cpp:32]   --->   Operation 721 'fmul' 'v9_24' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 722 [2/2] (1.29ns)   --->   "%v1_load_26 = load i12 %v1_addr_26" [kernel.cpp:31]   --->   Operation 722 'load' 'v1_load_26' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 723 [2/2] (1.29ns)   --->   "%v1_load_27 = load i12 %v1_addr_27" [kernel.cpp:31]   --->   Operation 723 'load' 'v1_load_27' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 724 [1/2] (1.29ns)   --->   "%v0_load_26 = load i12 %v0_addr_26" [kernel.cpp:25]   --->   Operation 724 'load' 'v0_load_26' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 725 [1/2] (1.29ns)   --->   "%v0_load_27 = load i12 %v0_addr_27" [kernel.cpp:25]   --->   Operation 725 'load' 'v0_load_27' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_54, i6 0" [kernel.cpp:25]   --->   Operation 726 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln25_55 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 727 'trunc' 'trunc_ln25_55' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_55, i6 0" [kernel.cpp:25]   --->   Operation 728 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 729 [1/1] (0.36ns)   --->   "%select_ln25_93 = select i1 %icmp_ln26, i12 %tmp_57, i12 %tmp_58" [kernel.cpp:25]   --->   Operation 729 'select' 'select_ln25_93' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 730 [1/1] (0.00ns)   --->   "%or_ln25_27 = or i12 %select_ln25_93, i12 28" [kernel.cpp:25]   --->   Operation 730 'or' 'or_ln25_27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln30_27 = zext i12 %or_ln25_27" [kernel.cpp:30]   --->   Operation 731 'zext' 'zext_ln30_27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 732 [1/1] (0.00ns)   --->   "%v0_addr_28 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_27" [kernel.cpp:30]   --->   Operation 732 'getelementptr' 'v0_addr_28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 733 [2/2] (1.29ns)   --->   "%v0_load_28 = load i12 %v0_addr_28" [kernel.cpp:25]   --->   Operation 733 'load' 'v0_load_28' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_56, i6 0" [kernel.cpp:25]   --->   Operation 734 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln25_57 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 735 'trunc' 'trunc_ln25_57' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_57, i6 0" [kernel.cpp:25]   --->   Operation 736 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 737 [1/1] (0.36ns)   --->   "%select_ln25_94 = select i1 %icmp_ln26, i12 %tmp_59, i12 %tmp_60" [kernel.cpp:25]   --->   Operation 737 'select' 'select_ln25_94' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 738 [1/1] (0.00ns)   --->   "%or_ln25_28 = or i12 %select_ln25_94, i12 29" [kernel.cpp:25]   --->   Operation 738 'or' 'or_ln25_28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln30_28 = zext i12 %or_ln25_28" [kernel.cpp:30]   --->   Operation 739 'zext' 'zext_ln30_28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 740 [1/1] (0.00ns)   --->   "%v0_addr_29 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_28" [kernel.cpp:30]   --->   Operation 740 'getelementptr' 'v0_addr_29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 741 [2/2] (1.29ns)   --->   "%v0_load_29 = load i12 %v0_addr_29" [kernel.cpp:25]   --->   Operation 741 'load' 'v0_load_29' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_138 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 14, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 742 'bitconcatenate' 'tmp_138' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 743 [1/1] (0.00ns)   --->   "%v1_addr_28 = getelementptr i32 %v1, i64 0, i64 %tmp_138" [kernel.cpp:31]   --->   Operation 743 'getelementptr' 'v1_addr_28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln31_3 = sext i9 %add_ln31_2" [kernel.cpp:31]   --->   Operation 744 'sext' 'sext_ln31_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln31_19 = zext i11 %sext_ln31_3" [kernel.cpp:31]   --->   Operation 745 'zext' 'zext_ln31_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 746 [1/1] (0.00ns)   --->   "%v1_addr_29 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_19" [kernel.cpp:31]   --->   Operation 746 'getelementptr' 'v1_addr_29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 747 [1/3] (7.29ns)   --->   "%v11_3 = fadd i32 %v11_2, i32 %v9_3" [kernel.cpp:34]   --->   Operation 747 'fadd' 'v11_3' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 748 [1/2] (5.91ns)   --->   "%v9_23 = fmul i32 %v0_load_24, i32 %v1_load_24" [kernel.cpp:32]   --->   Operation 748 'fmul' 'v9_23' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 749 [1/2] (5.91ns)   --->   "%v9_24 = fmul i32 %v0_load_25, i32 %v1_load_25" [kernel.cpp:32]   --->   Operation 749 'fmul' 'v9_24' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 750 [1/2] (1.29ns)   --->   "%v1_load_26 = load i12 %v1_addr_26" [kernel.cpp:31]   --->   Operation 750 'load' 'v1_load_26' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 751 [2/2] (5.91ns)   --->   "%v9_25 = fmul i32 %v0_load_26, i32 %v1_load_26" [kernel.cpp:32]   --->   Operation 751 'fmul' 'v9_25' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 752 [1/2] (1.29ns)   --->   "%v1_load_27 = load i12 %v1_addr_27" [kernel.cpp:31]   --->   Operation 752 'load' 'v1_load_27' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 753 [2/2] (5.91ns)   --->   "%v9_26 = fmul i32 %v0_load_27, i32 %v1_load_27" [kernel.cpp:32]   --->   Operation 753 'fmul' 'v9_26' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 754 [2/2] (1.29ns)   --->   "%v1_load_28 = load i12 %v1_addr_28" [kernel.cpp:31]   --->   Operation 754 'load' 'v1_load_28' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 755 [2/2] (1.29ns)   --->   "%v1_load_29 = load i12 %v1_addr_29" [kernel.cpp:31]   --->   Operation 755 'load' 'v1_load_29' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 756 [1/2] (1.29ns)   --->   "%v0_load_28 = load i12 %v0_addr_28" [kernel.cpp:25]   --->   Operation 756 'load' 'v0_load_28' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 757 [1/2] (1.29ns)   --->   "%v0_load_29 = load i12 %v0_addr_29" [kernel.cpp:25]   --->   Operation 757 'load' 'v0_load_29' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_58, i6 0" [kernel.cpp:25]   --->   Operation 758 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln25_59 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 759 'trunc' 'trunc_ln25_59' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_59, i6 0" [kernel.cpp:25]   --->   Operation 760 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 761 [1/1] (0.36ns)   --->   "%select_ln25_95 = select i1 %icmp_ln26, i12 %tmp_61, i12 %tmp_62" [kernel.cpp:25]   --->   Operation 761 'select' 'select_ln25_95' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 762 [1/1] (0.00ns)   --->   "%or_ln25_29 = or i12 %select_ln25_95, i12 30" [kernel.cpp:25]   --->   Operation 762 'or' 'or_ln25_29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln30_29 = zext i12 %or_ln25_29" [kernel.cpp:30]   --->   Operation 763 'zext' 'zext_ln30_29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 764 [1/1] (0.00ns)   --->   "%v0_addr_30 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_29" [kernel.cpp:30]   --->   Operation 764 'getelementptr' 'v0_addr_30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 765 [2/2] (1.29ns)   --->   "%v0_load_30 = load i12 %v0_addr_30" [kernel.cpp:25]   --->   Operation 765 'load' 'v0_load_30' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_60, i6 0" [kernel.cpp:25]   --->   Operation 766 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln25_61 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 767 'trunc' 'trunc_ln25_61' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_61, i6 0" [kernel.cpp:25]   --->   Operation 768 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 769 [1/1] (0.36ns)   --->   "%select_ln25_96 = select i1 %icmp_ln26, i12 %tmp_63, i12 %tmp_64" [kernel.cpp:25]   --->   Operation 769 'select' 'select_ln25_96' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 770 [1/1] (0.00ns)   --->   "%or_ln25_30 = or i12 %select_ln25_96, i12 31" [kernel.cpp:25]   --->   Operation 770 'or' 'or_ln25_30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln30_30 = zext i12 %or_ln25_30" [kernel.cpp:30]   --->   Operation 771 'zext' 'zext_ln30_30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 772 [1/1] (0.00ns)   --->   "%v0_addr_31 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_30" [kernel.cpp:30]   --->   Operation 772 'getelementptr' 'v0_addr_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 773 [2/2] (1.29ns)   --->   "%v0_load_31 = load i12 %v0_addr_31" [kernel.cpp:25]   --->   Operation 773 'load' 'v0_load_31' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %select_ln25" [kernel.cpp:31]   --->   Operation 774 'zext' 'zext_ln31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_139 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 15, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 775 'bitconcatenate' 'tmp_139' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 776 [1/1] (0.00ns)   --->   "%v1_addr_30 = getelementptr i32 %v1, i64 0, i64 %tmp_139" [kernel.cpp:31]   --->   Operation 776 'getelementptr' 'v1_addr_30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 777 [1/1] (0.99ns)   --->   "%add_ln31_11 = add i12 %zext_ln31, i12 1984" [kernel.cpp:31]   --->   Operation 777 'add' 'add_ln31_11' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln31_20 = zext i12 %add_ln31_11" [kernel.cpp:31]   --->   Operation 778 'zext' 'zext_ln31_20' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 779 [1/1] (0.00ns)   --->   "%v1_addr_31 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_20" [kernel.cpp:31]   --->   Operation 779 'getelementptr' 'v1_addr_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 780 [3/3] (7.29ns)   --->   "%v11_4 = fadd i32 %v11_3, i32 %v9_4" [kernel.cpp:34]   --->   Operation 780 'fadd' 'v11_4' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 781 [1/2] (5.91ns)   --->   "%v9_25 = fmul i32 %v0_load_26, i32 %v1_load_26" [kernel.cpp:32]   --->   Operation 781 'fmul' 'v9_25' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 782 [1/2] (5.91ns)   --->   "%v9_26 = fmul i32 %v0_load_27, i32 %v1_load_27" [kernel.cpp:32]   --->   Operation 782 'fmul' 'v9_26' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 783 [1/2] (1.29ns)   --->   "%v1_load_28 = load i12 %v1_addr_28" [kernel.cpp:31]   --->   Operation 783 'load' 'v1_load_28' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 784 [2/2] (5.91ns)   --->   "%v9_27 = fmul i32 %v0_load_28, i32 %v1_load_28" [kernel.cpp:32]   --->   Operation 784 'fmul' 'v9_27' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 785 [1/2] (1.29ns)   --->   "%v1_load_29 = load i12 %v1_addr_29" [kernel.cpp:31]   --->   Operation 785 'load' 'v1_load_29' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 786 [2/2] (5.91ns)   --->   "%v9_28 = fmul i32 %v0_load_29, i32 %v1_load_29" [kernel.cpp:32]   --->   Operation 786 'fmul' 'v9_28' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 787 [2/2] (1.29ns)   --->   "%v1_load_30 = load i12 %v1_addr_30" [kernel.cpp:31]   --->   Operation 787 'load' 'v1_load_30' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 788 [2/2] (1.29ns)   --->   "%v1_load_31 = load i12 %v1_addr_31" [kernel.cpp:31]   --->   Operation 788 'load' 'v1_load_31' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 789 [1/2] (1.29ns)   --->   "%v0_load_30 = load i12 %v0_addr_30" [kernel.cpp:25]   --->   Operation 789 'load' 'v0_load_30' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 790 [1/2] (1.29ns)   --->   "%v0_load_31 = load i12 %v0_addr_31" [kernel.cpp:25]   --->   Operation 790 'load' 'v0_load_31' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_62, i6 0" [kernel.cpp:25]   --->   Operation 791 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln25_63 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 792 'trunc' 'trunc_ln25_63' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_63, i6 0" [kernel.cpp:25]   --->   Operation 793 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 794 [1/1] (0.36ns)   --->   "%select_ln25_97 = select i1 %icmp_ln26, i12 %tmp_65, i12 %tmp_66" [kernel.cpp:25]   --->   Operation 794 'select' 'select_ln25_97' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 795 [1/1] (0.00ns)   --->   "%or_ln25_31 = or i12 %select_ln25_97, i12 32" [kernel.cpp:25]   --->   Operation 795 'or' 'or_ln25_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln30_31 = zext i12 %or_ln25_31" [kernel.cpp:30]   --->   Operation 796 'zext' 'zext_ln30_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 797 [1/1] (0.00ns)   --->   "%v0_addr_32 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_31" [kernel.cpp:30]   --->   Operation 797 'getelementptr' 'v0_addr_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 798 [2/2] (1.29ns)   --->   "%v0_load_32 = load i12 %v0_addr_32" [kernel.cpp:25]   --->   Operation 798 'load' 'v0_load_32' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_64, i6 0" [kernel.cpp:25]   --->   Operation 799 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln25_65 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 800 'trunc' 'trunc_ln25_65' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_65, i6 0" [kernel.cpp:25]   --->   Operation 801 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 802 [1/1] (0.36ns)   --->   "%select_ln25_98 = select i1 %icmp_ln26, i12 %tmp_67, i12 %tmp_68" [kernel.cpp:25]   --->   Operation 802 'select' 'select_ln25_98' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 803 [1/1] (0.00ns)   --->   "%or_ln25_32 = or i12 %select_ln25_98, i12 33" [kernel.cpp:25]   --->   Operation 803 'or' 'or_ln25_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln30_32 = zext i12 %or_ln25_32" [kernel.cpp:30]   --->   Operation 804 'zext' 'zext_ln30_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 805 [1/1] (0.00ns)   --->   "%v0_addr_33 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_32" [kernel.cpp:30]   --->   Operation 805 'getelementptr' 'v0_addr_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 806 [2/2] (1.29ns)   --->   "%v0_load_33 = load i12 %v0_addr_33" [kernel.cpp:25]   --->   Operation 806 'load' 'v0_load_33' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_140 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 16, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 807 'bitconcatenate' 'tmp_140' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 808 [1/1] (0.00ns)   --->   "%v1_addr_32 = getelementptr i32 %v1, i64 0, i64 %tmp_140" [kernel.cpp:31]   --->   Operation 808 'getelementptr' 'v1_addr_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 809 [1/1] (0.99ns)   --->   "%add_ln31_12 = add i12 %zext_ln31, i12 2112" [kernel.cpp:31]   --->   Operation 809 'add' 'add_ln31_12' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln31_21 = zext i12 %add_ln31_12" [kernel.cpp:31]   --->   Operation 810 'zext' 'zext_ln31_21' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 811 [1/1] (0.00ns)   --->   "%v1_addr_33 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_21" [kernel.cpp:31]   --->   Operation 811 'getelementptr' 'v1_addr_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 812 [2/3] (7.29ns)   --->   "%v11_4 = fadd i32 %v11_3, i32 %v9_4" [kernel.cpp:34]   --->   Operation 812 'fadd' 'v11_4' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 813 [1/2] (5.91ns)   --->   "%v9_27 = fmul i32 %v0_load_28, i32 %v1_load_28" [kernel.cpp:32]   --->   Operation 813 'fmul' 'v9_27' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 814 [1/2] (5.91ns)   --->   "%v9_28 = fmul i32 %v0_load_29, i32 %v1_load_29" [kernel.cpp:32]   --->   Operation 814 'fmul' 'v9_28' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 815 [1/2] (1.29ns)   --->   "%v1_load_30 = load i12 %v1_addr_30" [kernel.cpp:31]   --->   Operation 815 'load' 'v1_load_30' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 816 [2/2] (5.91ns)   --->   "%v9_29 = fmul i32 %v0_load_30, i32 %v1_load_30" [kernel.cpp:32]   --->   Operation 816 'fmul' 'v9_29' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 817 [1/2] (1.29ns)   --->   "%v1_load_31 = load i12 %v1_addr_31" [kernel.cpp:31]   --->   Operation 817 'load' 'v1_load_31' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 818 [2/2] (5.91ns)   --->   "%v9_30 = fmul i32 %v0_load_31, i32 %v1_load_31" [kernel.cpp:32]   --->   Operation 818 'fmul' 'v9_30' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 819 [2/2] (1.29ns)   --->   "%v1_load_32 = load i12 %v1_addr_32" [kernel.cpp:31]   --->   Operation 819 'load' 'v1_load_32' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 820 [2/2] (1.29ns)   --->   "%v1_load_33 = load i12 %v1_addr_33" [kernel.cpp:31]   --->   Operation 820 'load' 'v1_load_33' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 821 [1/2] (1.29ns)   --->   "%v0_load_32 = load i12 %v0_addr_32" [kernel.cpp:25]   --->   Operation 821 'load' 'v0_load_32' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 822 [1/2] (1.29ns)   --->   "%v0_load_33 = load i12 %v0_addr_33" [kernel.cpp:25]   --->   Operation 822 'load' 'v0_load_33' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_66, i6 0" [kernel.cpp:25]   --->   Operation 823 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln25_67 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 824 'trunc' 'trunc_ln25_67' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_67, i6 0" [kernel.cpp:25]   --->   Operation 825 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 826 [1/1] (0.36ns)   --->   "%select_ln25_99 = select i1 %icmp_ln26, i12 %tmp_69, i12 %tmp_70" [kernel.cpp:25]   --->   Operation 826 'select' 'select_ln25_99' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 827 [1/1] (0.00ns)   --->   "%or_ln25_33 = or i12 %select_ln25_99, i12 34" [kernel.cpp:25]   --->   Operation 827 'or' 'or_ln25_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln30_33 = zext i12 %or_ln25_33" [kernel.cpp:30]   --->   Operation 828 'zext' 'zext_ln30_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 829 [1/1] (0.00ns)   --->   "%v0_addr_34 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_33" [kernel.cpp:30]   --->   Operation 829 'getelementptr' 'v0_addr_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 830 [2/2] (1.29ns)   --->   "%v0_load_34 = load i12 %v0_addr_34" [kernel.cpp:25]   --->   Operation 830 'load' 'v0_load_34' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_68, i6 0" [kernel.cpp:25]   --->   Operation 831 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln25_69 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 832 'trunc' 'trunc_ln25_69' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_69, i6 0" [kernel.cpp:25]   --->   Operation 833 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 834 [1/1] (0.36ns)   --->   "%select_ln25_100 = select i1 %icmp_ln26, i12 %tmp_71, i12 %tmp_72" [kernel.cpp:25]   --->   Operation 834 'select' 'select_ln25_100' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 835 [1/1] (0.00ns)   --->   "%or_ln25_34 = or i12 %select_ln25_100, i12 35" [kernel.cpp:25]   --->   Operation 835 'or' 'or_ln25_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln30_34 = zext i12 %or_ln25_34" [kernel.cpp:30]   --->   Operation 836 'zext' 'zext_ln30_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 837 [1/1] (0.00ns)   --->   "%v0_addr_35 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_34" [kernel.cpp:30]   --->   Operation 837 'getelementptr' 'v0_addr_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 838 [2/2] (1.29ns)   --->   "%v0_load_35 = load i12 %v0_addr_35" [kernel.cpp:25]   --->   Operation 838 'load' 'v0_load_35' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_141 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 17, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 839 'bitconcatenate' 'tmp_141' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 840 [1/1] (0.00ns)   --->   "%v1_addr_34 = getelementptr i32 %v1, i64 0, i64 %tmp_141" [kernel.cpp:31]   --->   Operation 840 'getelementptr' 'v1_addr_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 841 [1/1] (0.99ns)   --->   "%add_ln31_13 = add i12 %zext_ln31, i12 2240" [kernel.cpp:31]   --->   Operation 841 'add' 'add_ln31_13' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln31_22 = zext i12 %add_ln31_13" [kernel.cpp:31]   --->   Operation 842 'zext' 'zext_ln31_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 843 [1/1] (0.00ns)   --->   "%v1_addr_35 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_22" [kernel.cpp:31]   --->   Operation 843 'getelementptr' 'v1_addr_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 844 [1/3] (7.29ns)   --->   "%v11_4 = fadd i32 %v11_3, i32 %v9_4" [kernel.cpp:34]   --->   Operation 844 'fadd' 'v11_4' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 845 [1/2] (5.91ns)   --->   "%v9_29 = fmul i32 %v0_load_30, i32 %v1_load_30" [kernel.cpp:32]   --->   Operation 845 'fmul' 'v9_29' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 846 [1/2] (5.91ns)   --->   "%v9_30 = fmul i32 %v0_load_31, i32 %v1_load_31" [kernel.cpp:32]   --->   Operation 846 'fmul' 'v9_30' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 847 [1/2] (1.29ns)   --->   "%v1_load_32 = load i12 %v1_addr_32" [kernel.cpp:31]   --->   Operation 847 'load' 'v1_load_32' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 848 [2/2] (5.91ns)   --->   "%v9_31 = fmul i32 %v0_load_32, i32 %v1_load_32" [kernel.cpp:32]   --->   Operation 848 'fmul' 'v9_31' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 849 [1/2] (1.29ns)   --->   "%v1_load_33 = load i12 %v1_addr_33" [kernel.cpp:31]   --->   Operation 849 'load' 'v1_load_33' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 850 [2/2] (5.91ns)   --->   "%v9_32 = fmul i32 %v0_load_33, i32 %v1_load_33" [kernel.cpp:32]   --->   Operation 850 'fmul' 'v9_32' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 851 [2/2] (1.29ns)   --->   "%v1_load_34 = load i12 %v1_addr_34" [kernel.cpp:31]   --->   Operation 851 'load' 'v1_load_34' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 852 [2/2] (1.29ns)   --->   "%v1_load_35 = load i12 %v1_addr_35" [kernel.cpp:31]   --->   Operation 852 'load' 'v1_load_35' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 853 [1/2] (1.29ns)   --->   "%v0_load_34 = load i12 %v0_addr_34" [kernel.cpp:25]   --->   Operation 853 'load' 'v0_load_34' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 854 [1/2] (1.29ns)   --->   "%v0_load_35 = load i12 %v0_addr_35" [kernel.cpp:25]   --->   Operation 854 'load' 'v0_load_35' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_70, i6 0" [kernel.cpp:25]   --->   Operation 855 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 856 [1/1] (0.00ns)   --->   "%trunc_ln25_71 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 856 'trunc' 'trunc_ln25_71' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_71, i6 0" [kernel.cpp:25]   --->   Operation 857 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 858 [1/1] (0.36ns)   --->   "%select_ln25_101 = select i1 %icmp_ln26, i12 %tmp_73, i12 %tmp_74" [kernel.cpp:25]   --->   Operation 858 'select' 'select_ln25_101' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 859 [1/1] (0.00ns)   --->   "%or_ln25_35 = or i12 %select_ln25_101, i12 36" [kernel.cpp:25]   --->   Operation 859 'or' 'or_ln25_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln30_35 = zext i12 %or_ln25_35" [kernel.cpp:30]   --->   Operation 860 'zext' 'zext_ln30_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 861 [1/1] (0.00ns)   --->   "%v0_addr_36 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_35" [kernel.cpp:30]   --->   Operation 861 'getelementptr' 'v0_addr_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 862 [2/2] (1.29ns)   --->   "%v0_load_36 = load i12 %v0_addr_36" [kernel.cpp:25]   --->   Operation 862 'load' 'v0_load_36' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_72, i6 0" [kernel.cpp:25]   --->   Operation 863 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 864 [1/1] (0.00ns)   --->   "%trunc_ln25_73 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 864 'trunc' 'trunc_ln25_73' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_73, i6 0" [kernel.cpp:25]   --->   Operation 865 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 866 [1/1] (0.36ns)   --->   "%select_ln25_102 = select i1 %icmp_ln26, i12 %tmp_75, i12 %tmp_76" [kernel.cpp:25]   --->   Operation 866 'select' 'select_ln25_102' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 867 [1/1] (0.00ns)   --->   "%or_ln25_36 = or i12 %select_ln25_102, i12 37" [kernel.cpp:25]   --->   Operation 867 'or' 'or_ln25_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln30_36 = zext i12 %or_ln25_36" [kernel.cpp:30]   --->   Operation 868 'zext' 'zext_ln30_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 869 [1/1] (0.00ns)   --->   "%v0_addr_37 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_36" [kernel.cpp:30]   --->   Operation 869 'getelementptr' 'v0_addr_37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 870 [2/2] (1.29ns)   --->   "%v0_load_37 = load i12 %v0_addr_37" [kernel.cpp:25]   --->   Operation 870 'load' 'v0_load_37' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_142 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 18, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 871 'bitconcatenate' 'tmp_142' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 872 [1/1] (0.00ns)   --->   "%v1_addr_36 = getelementptr i32 %v1, i64 0, i64 %tmp_142" [kernel.cpp:31]   --->   Operation 872 'getelementptr' 'v1_addr_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 873 [1/1] (0.99ns)   --->   "%add_ln31_14 = add i12 %zext_ln31, i12 2368" [kernel.cpp:31]   --->   Operation 873 'add' 'add_ln31_14' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln31_23 = zext i12 %add_ln31_14" [kernel.cpp:31]   --->   Operation 874 'zext' 'zext_ln31_23' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 875 [1/1] (0.00ns)   --->   "%v1_addr_37 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_23" [kernel.cpp:31]   --->   Operation 875 'getelementptr' 'v1_addr_37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 876 [3/3] (7.29ns)   --->   "%v11_5 = fadd i32 %v11_4, i32 %v9_5" [kernel.cpp:34]   --->   Operation 876 'fadd' 'v11_5' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 877 [1/2] (5.91ns)   --->   "%v9_31 = fmul i32 %v0_load_32, i32 %v1_load_32" [kernel.cpp:32]   --->   Operation 877 'fmul' 'v9_31' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 878 [1/2] (5.91ns)   --->   "%v9_32 = fmul i32 %v0_load_33, i32 %v1_load_33" [kernel.cpp:32]   --->   Operation 878 'fmul' 'v9_32' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 879 [1/2] (1.29ns)   --->   "%v1_load_34 = load i12 %v1_addr_34" [kernel.cpp:31]   --->   Operation 879 'load' 'v1_load_34' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 880 [2/2] (5.91ns)   --->   "%v9_33 = fmul i32 %v0_load_34, i32 %v1_load_34" [kernel.cpp:32]   --->   Operation 880 'fmul' 'v9_33' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 881 [1/2] (1.29ns)   --->   "%v1_load_35 = load i12 %v1_addr_35" [kernel.cpp:31]   --->   Operation 881 'load' 'v1_load_35' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 882 [2/2] (5.91ns)   --->   "%v9_34 = fmul i32 %v0_load_35, i32 %v1_load_35" [kernel.cpp:32]   --->   Operation 882 'fmul' 'v9_34' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 883 [2/2] (1.29ns)   --->   "%v1_load_36 = load i12 %v1_addr_36" [kernel.cpp:31]   --->   Operation 883 'load' 'v1_load_36' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 884 [2/2] (1.29ns)   --->   "%v1_load_37 = load i12 %v1_addr_37" [kernel.cpp:31]   --->   Operation 884 'load' 'v1_load_37' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 885 [1/2] (1.29ns)   --->   "%v0_load_36 = load i12 %v0_addr_36" [kernel.cpp:25]   --->   Operation 885 'load' 'v0_load_36' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 886 [1/2] (1.29ns)   --->   "%v0_load_37 = load i12 %v0_addr_37" [kernel.cpp:25]   --->   Operation 886 'load' 'v0_load_37' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_74, i6 0" [kernel.cpp:25]   --->   Operation 887 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln25_75 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 888 'trunc' 'trunc_ln25_75' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_75, i6 0" [kernel.cpp:25]   --->   Operation 889 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 890 [1/1] (0.36ns)   --->   "%select_ln25_103 = select i1 %icmp_ln26, i12 %tmp_77, i12 %tmp_78" [kernel.cpp:25]   --->   Operation 890 'select' 'select_ln25_103' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 891 [1/1] (0.00ns)   --->   "%or_ln25_37 = or i12 %select_ln25_103, i12 38" [kernel.cpp:25]   --->   Operation 891 'or' 'or_ln25_37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln30_37 = zext i12 %or_ln25_37" [kernel.cpp:30]   --->   Operation 892 'zext' 'zext_ln30_37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 893 [1/1] (0.00ns)   --->   "%v0_addr_38 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_37" [kernel.cpp:30]   --->   Operation 893 'getelementptr' 'v0_addr_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 894 [2/2] (1.29ns)   --->   "%v0_load_38 = load i12 %v0_addr_38" [kernel.cpp:25]   --->   Operation 894 'load' 'v0_load_38' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_76, i6 0" [kernel.cpp:25]   --->   Operation 895 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln25_77 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 896 'trunc' 'trunc_ln25_77' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_77, i6 0" [kernel.cpp:25]   --->   Operation 897 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 898 [1/1] (0.36ns)   --->   "%select_ln25_104 = select i1 %icmp_ln26, i12 %tmp_79, i12 %tmp_80" [kernel.cpp:25]   --->   Operation 898 'select' 'select_ln25_104' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 899 [1/1] (0.00ns)   --->   "%or_ln25_38 = or i12 %select_ln25_104, i12 39" [kernel.cpp:25]   --->   Operation 899 'or' 'or_ln25_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln30_38 = zext i12 %or_ln25_38" [kernel.cpp:30]   --->   Operation 900 'zext' 'zext_ln30_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 901 [1/1] (0.00ns)   --->   "%v0_addr_39 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_38" [kernel.cpp:30]   --->   Operation 901 'getelementptr' 'v0_addr_39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 902 [2/2] (1.29ns)   --->   "%v0_load_39 = load i12 %v0_addr_39" [kernel.cpp:25]   --->   Operation 902 'load' 'v0_load_39' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_143 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 19, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 903 'bitconcatenate' 'tmp_143' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 904 [1/1] (0.00ns)   --->   "%v1_addr_38 = getelementptr i32 %v1, i64 0, i64 %tmp_143" [kernel.cpp:31]   --->   Operation 904 'getelementptr' 'v1_addr_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 905 [1/1] (0.99ns)   --->   "%add_ln31_15 = add i12 %zext_ln31, i12 2496" [kernel.cpp:31]   --->   Operation 905 'add' 'add_ln31_15' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln31_24 = zext i12 %add_ln31_15" [kernel.cpp:31]   --->   Operation 906 'zext' 'zext_ln31_24' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 907 [1/1] (0.00ns)   --->   "%v1_addr_39 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_24" [kernel.cpp:31]   --->   Operation 907 'getelementptr' 'v1_addr_39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 908 [2/3] (7.29ns)   --->   "%v11_5 = fadd i32 %v11_4, i32 %v9_5" [kernel.cpp:34]   --->   Operation 908 'fadd' 'v11_5' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 909 [1/2] (5.91ns)   --->   "%v9_33 = fmul i32 %v0_load_34, i32 %v1_load_34" [kernel.cpp:32]   --->   Operation 909 'fmul' 'v9_33' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 910 [1/2] (5.91ns)   --->   "%v9_34 = fmul i32 %v0_load_35, i32 %v1_load_35" [kernel.cpp:32]   --->   Operation 910 'fmul' 'v9_34' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 911 [1/2] (1.29ns)   --->   "%v1_load_36 = load i12 %v1_addr_36" [kernel.cpp:31]   --->   Operation 911 'load' 'v1_load_36' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 912 [2/2] (5.91ns)   --->   "%v9_35 = fmul i32 %v0_load_36, i32 %v1_load_36" [kernel.cpp:32]   --->   Operation 912 'fmul' 'v9_35' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 913 [1/2] (1.29ns)   --->   "%v1_load_37 = load i12 %v1_addr_37" [kernel.cpp:31]   --->   Operation 913 'load' 'v1_load_37' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 914 [2/2] (5.91ns)   --->   "%v9_36 = fmul i32 %v0_load_37, i32 %v1_load_37" [kernel.cpp:32]   --->   Operation 914 'fmul' 'v9_36' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 915 [2/2] (1.29ns)   --->   "%v1_load_38 = load i12 %v1_addr_38" [kernel.cpp:31]   --->   Operation 915 'load' 'v1_load_38' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 916 [2/2] (1.29ns)   --->   "%v1_load_39 = load i12 %v1_addr_39" [kernel.cpp:31]   --->   Operation 916 'load' 'v1_load_39' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 917 [1/2] (1.29ns)   --->   "%v0_load_38 = load i12 %v0_addr_38" [kernel.cpp:25]   --->   Operation 917 'load' 'v0_load_38' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 918 [1/2] (1.29ns)   --->   "%v0_load_39 = load i12 %v0_addr_39" [kernel.cpp:25]   --->   Operation 918 'load' 'v0_load_39' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_78, i6 0" [kernel.cpp:25]   --->   Operation 919 'bitconcatenate' 'tmp_81' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln25_79 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 920 'trunc' 'trunc_ln25_79' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_82 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_79, i6 0" [kernel.cpp:25]   --->   Operation 921 'bitconcatenate' 'tmp_82' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 922 [1/1] (0.36ns)   --->   "%select_ln25_105 = select i1 %icmp_ln26, i12 %tmp_81, i12 %tmp_82" [kernel.cpp:25]   --->   Operation 922 'select' 'select_ln25_105' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 923 [1/1] (0.00ns)   --->   "%or_ln25_39 = or i12 %select_ln25_105, i12 40" [kernel.cpp:25]   --->   Operation 923 'or' 'or_ln25_39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln30_39 = zext i12 %or_ln25_39" [kernel.cpp:30]   --->   Operation 924 'zext' 'zext_ln30_39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 925 [1/1] (0.00ns)   --->   "%v0_addr_40 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_39" [kernel.cpp:30]   --->   Operation 925 'getelementptr' 'v0_addr_40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 926 [2/2] (1.29ns)   --->   "%v0_load_40 = load i12 %v0_addr_40" [kernel.cpp:25]   --->   Operation 926 'load' 'v0_load_40' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_83 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_80, i6 0" [kernel.cpp:25]   --->   Operation 927 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln25_81 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 928 'trunc' 'trunc_ln25_81' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_84 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_81, i6 0" [kernel.cpp:25]   --->   Operation 929 'bitconcatenate' 'tmp_84' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 930 [1/1] (0.36ns)   --->   "%select_ln25_106 = select i1 %icmp_ln26, i12 %tmp_83, i12 %tmp_84" [kernel.cpp:25]   --->   Operation 930 'select' 'select_ln25_106' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 931 [1/1] (0.00ns)   --->   "%or_ln25_40 = or i12 %select_ln25_106, i12 41" [kernel.cpp:25]   --->   Operation 931 'or' 'or_ln25_40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln30_40 = zext i12 %or_ln25_40" [kernel.cpp:30]   --->   Operation 932 'zext' 'zext_ln30_40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 933 [1/1] (0.00ns)   --->   "%v0_addr_41 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_40" [kernel.cpp:30]   --->   Operation 933 'getelementptr' 'v0_addr_41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 934 [2/2] (1.29ns)   --->   "%v0_load_41 = load i12 %v0_addr_41" [kernel.cpp:25]   --->   Operation 934 'load' 'v0_load_41' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_144 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 20, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 935 'bitconcatenate' 'tmp_144' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 936 [1/1] (0.00ns)   --->   "%v1_addr_40 = getelementptr i32 %v1, i64 0, i64 %tmp_144" [kernel.cpp:31]   --->   Operation 936 'getelementptr' 'v1_addr_40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 937 [1/1] (0.99ns)   --->   "%add_ln31_16 = add i12 %zext_ln31, i12 2624" [kernel.cpp:31]   --->   Operation 937 'add' 'add_ln31_16' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln31_25 = zext i12 %add_ln31_16" [kernel.cpp:31]   --->   Operation 938 'zext' 'zext_ln31_25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 939 [1/1] (0.00ns)   --->   "%v1_addr_41 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_25" [kernel.cpp:31]   --->   Operation 939 'getelementptr' 'v1_addr_41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 940 [1/3] (7.29ns)   --->   "%v11_5 = fadd i32 %v11_4, i32 %v9_5" [kernel.cpp:34]   --->   Operation 940 'fadd' 'v11_5' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 941 [1/2] (5.91ns)   --->   "%v9_35 = fmul i32 %v0_load_36, i32 %v1_load_36" [kernel.cpp:32]   --->   Operation 941 'fmul' 'v9_35' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 942 [1/2] (5.91ns)   --->   "%v9_36 = fmul i32 %v0_load_37, i32 %v1_load_37" [kernel.cpp:32]   --->   Operation 942 'fmul' 'v9_36' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 943 [1/2] (1.29ns)   --->   "%v1_load_38 = load i12 %v1_addr_38" [kernel.cpp:31]   --->   Operation 943 'load' 'v1_load_38' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 944 [2/2] (5.91ns)   --->   "%v9_37 = fmul i32 %v0_load_38, i32 %v1_load_38" [kernel.cpp:32]   --->   Operation 944 'fmul' 'v9_37' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 945 [1/2] (1.29ns)   --->   "%v1_load_39 = load i12 %v1_addr_39" [kernel.cpp:31]   --->   Operation 945 'load' 'v1_load_39' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 946 [2/2] (5.91ns)   --->   "%v9_38 = fmul i32 %v0_load_39, i32 %v1_load_39" [kernel.cpp:32]   --->   Operation 946 'fmul' 'v9_38' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 947 [2/2] (1.29ns)   --->   "%v1_load_40 = load i12 %v1_addr_40" [kernel.cpp:31]   --->   Operation 947 'load' 'v1_load_40' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 948 [2/2] (1.29ns)   --->   "%v1_load_41 = load i12 %v1_addr_41" [kernel.cpp:31]   --->   Operation 948 'load' 'v1_load_41' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 949 [1/2] (1.29ns)   --->   "%v0_load_40 = load i12 %v0_addr_40" [kernel.cpp:25]   --->   Operation 949 'load' 'v0_load_40' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 950 [1/2] (1.29ns)   --->   "%v0_load_41 = load i12 %v0_addr_41" [kernel.cpp:25]   --->   Operation 950 'load' 'v0_load_41' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_85 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_82, i6 0" [kernel.cpp:25]   --->   Operation 951 'bitconcatenate' 'tmp_85' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln25_83 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 952 'trunc' 'trunc_ln25_83' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_86 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_83, i6 0" [kernel.cpp:25]   --->   Operation 953 'bitconcatenate' 'tmp_86' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 954 [1/1] (0.36ns)   --->   "%select_ln25_107 = select i1 %icmp_ln26, i12 %tmp_85, i12 %tmp_86" [kernel.cpp:25]   --->   Operation 954 'select' 'select_ln25_107' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 955 [1/1] (0.00ns)   --->   "%or_ln25_41 = or i12 %select_ln25_107, i12 42" [kernel.cpp:25]   --->   Operation 955 'or' 'or_ln25_41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln30_41 = zext i12 %or_ln25_41" [kernel.cpp:30]   --->   Operation 956 'zext' 'zext_ln30_41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 957 [1/1] (0.00ns)   --->   "%v0_addr_42 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_41" [kernel.cpp:30]   --->   Operation 957 'getelementptr' 'v0_addr_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 958 [2/2] (1.29ns)   --->   "%v0_load_42 = load i12 %v0_addr_42" [kernel.cpp:25]   --->   Operation 958 'load' 'v0_load_42' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_87 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_84, i6 0" [kernel.cpp:25]   --->   Operation 959 'bitconcatenate' 'tmp_87' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln25_85 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 960 'trunc' 'trunc_ln25_85' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_85, i6 0" [kernel.cpp:25]   --->   Operation 961 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 962 [1/1] (0.36ns)   --->   "%select_ln25_108 = select i1 %icmp_ln26, i12 %tmp_87, i12 %tmp_88" [kernel.cpp:25]   --->   Operation 962 'select' 'select_ln25_108' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 963 [1/1] (0.00ns)   --->   "%or_ln25_42 = or i12 %select_ln25_108, i12 43" [kernel.cpp:25]   --->   Operation 963 'or' 'or_ln25_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln30_42 = zext i12 %or_ln25_42" [kernel.cpp:30]   --->   Operation 964 'zext' 'zext_ln30_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 965 [1/1] (0.00ns)   --->   "%v0_addr_43 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_42" [kernel.cpp:30]   --->   Operation 965 'getelementptr' 'v0_addr_43' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 966 [2/2] (1.29ns)   --->   "%v0_load_43 = load i12 %v0_addr_43" [kernel.cpp:25]   --->   Operation 966 'load' 'v0_load_43' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_145 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 21, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 967 'bitconcatenate' 'tmp_145' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 968 [1/1] (0.00ns)   --->   "%v1_addr_42 = getelementptr i32 %v1, i64 0, i64 %tmp_145" [kernel.cpp:31]   --->   Operation 968 'getelementptr' 'v1_addr_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 969 [1/1] (0.99ns)   --->   "%add_ln31_17 = add i12 %zext_ln31, i12 2752" [kernel.cpp:31]   --->   Operation 969 'add' 'add_ln31_17' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln31_26 = zext i12 %add_ln31_17" [kernel.cpp:31]   --->   Operation 970 'zext' 'zext_ln31_26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 971 [1/1] (0.00ns)   --->   "%v1_addr_43 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_26" [kernel.cpp:31]   --->   Operation 971 'getelementptr' 'v1_addr_43' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 972 [3/3] (7.29ns)   --->   "%v11_6 = fadd i32 %v11_5, i32 %v9_6" [kernel.cpp:34]   --->   Operation 972 'fadd' 'v11_6' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 973 [1/2] (5.91ns)   --->   "%v9_37 = fmul i32 %v0_load_38, i32 %v1_load_38" [kernel.cpp:32]   --->   Operation 973 'fmul' 'v9_37' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 974 [1/2] (5.91ns)   --->   "%v9_38 = fmul i32 %v0_load_39, i32 %v1_load_39" [kernel.cpp:32]   --->   Operation 974 'fmul' 'v9_38' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 975 [1/2] (1.29ns)   --->   "%v1_load_40 = load i12 %v1_addr_40" [kernel.cpp:31]   --->   Operation 975 'load' 'v1_load_40' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 976 [2/2] (5.91ns)   --->   "%v9_39 = fmul i32 %v0_load_40, i32 %v1_load_40" [kernel.cpp:32]   --->   Operation 976 'fmul' 'v9_39' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 977 [1/2] (1.29ns)   --->   "%v1_load_41 = load i12 %v1_addr_41" [kernel.cpp:31]   --->   Operation 977 'load' 'v1_load_41' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 978 [2/2] (5.91ns)   --->   "%v9_40 = fmul i32 %v0_load_41, i32 %v1_load_41" [kernel.cpp:32]   --->   Operation 978 'fmul' 'v9_40' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 979 [2/2] (1.29ns)   --->   "%v1_load_42 = load i12 %v1_addr_42" [kernel.cpp:31]   --->   Operation 979 'load' 'v1_load_42' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 980 [2/2] (1.29ns)   --->   "%v1_load_43 = load i12 %v1_addr_43" [kernel.cpp:31]   --->   Operation 980 'load' 'v1_load_43' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 981 [1/2] (1.29ns)   --->   "%v0_load_42 = load i12 %v0_addr_42" [kernel.cpp:25]   --->   Operation 981 'load' 'v0_load_42' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 982 [1/2] (1.29ns)   --->   "%v0_load_43 = load i12 %v0_addr_43" [kernel.cpp:25]   --->   Operation 982 'load' 'v0_load_43' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_86, i6 0" [kernel.cpp:25]   --->   Operation 983 'bitconcatenate' 'tmp_89' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 984 [1/1] (0.00ns)   --->   "%trunc_ln25_87 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 984 'trunc' 'trunc_ln25_87' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_87, i6 0" [kernel.cpp:25]   --->   Operation 985 'bitconcatenate' 'tmp_90' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 986 [1/1] (0.36ns)   --->   "%select_ln25_109 = select i1 %icmp_ln26, i12 %tmp_89, i12 %tmp_90" [kernel.cpp:25]   --->   Operation 986 'select' 'select_ln25_109' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 987 [1/1] (0.00ns)   --->   "%or_ln25_43 = or i12 %select_ln25_109, i12 44" [kernel.cpp:25]   --->   Operation 987 'or' 'or_ln25_43' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln30_43 = zext i12 %or_ln25_43" [kernel.cpp:30]   --->   Operation 988 'zext' 'zext_ln30_43' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 989 [1/1] (0.00ns)   --->   "%v0_addr_44 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_43" [kernel.cpp:30]   --->   Operation 989 'getelementptr' 'v0_addr_44' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 990 [2/2] (1.29ns)   --->   "%v0_load_44 = load i12 %v0_addr_44" [kernel.cpp:25]   --->   Operation 990 'load' 'v0_load_44' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_88, i6 0" [kernel.cpp:25]   --->   Operation 991 'bitconcatenate' 'tmp_91' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 992 [1/1] (0.00ns)   --->   "%trunc_ln25_89 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 992 'trunc' 'trunc_ln25_89' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_89, i6 0" [kernel.cpp:25]   --->   Operation 993 'bitconcatenate' 'tmp_92' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 994 [1/1] (0.36ns)   --->   "%select_ln25_110 = select i1 %icmp_ln26, i12 %tmp_91, i12 %tmp_92" [kernel.cpp:25]   --->   Operation 994 'select' 'select_ln25_110' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 995 [1/1] (0.00ns)   --->   "%or_ln25_44 = or i12 %select_ln25_110, i12 45" [kernel.cpp:25]   --->   Operation 995 'or' 'or_ln25_44' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln30_44 = zext i12 %or_ln25_44" [kernel.cpp:30]   --->   Operation 996 'zext' 'zext_ln30_44' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 997 [1/1] (0.00ns)   --->   "%v0_addr_45 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_44" [kernel.cpp:30]   --->   Operation 997 'getelementptr' 'v0_addr_45' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 998 [2/2] (1.29ns)   --->   "%v0_load_45 = load i12 %v0_addr_45" [kernel.cpp:25]   --->   Operation 998 'load' 'v0_load_45' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_146 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 22, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 999 'bitconcatenate' 'tmp_146' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 1000 [1/1] (0.00ns)   --->   "%v1_addr_44 = getelementptr i32 %v1, i64 0, i64 %tmp_146" [kernel.cpp:31]   --->   Operation 1000 'getelementptr' 'v1_addr_44' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 1001 [1/1] (0.99ns)   --->   "%add_ln31_18 = add i12 %zext_ln31, i12 2880" [kernel.cpp:31]   --->   Operation 1001 'add' 'add_ln31_18' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln31_27 = zext i12 %add_ln31_18" [kernel.cpp:31]   --->   Operation 1002 'zext' 'zext_ln31_27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 1003 [1/1] (0.00ns)   --->   "%v1_addr_45 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_27" [kernel.cpp:31]   --->   Operation 1003 'getelementptr' 'v1_addr_45' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 1004 [2/3] (7.29ns)   --->   "%v11_6 = fadd i32 %v11_5, i32 %v9_6" [kernel.cpp:34]   --->   Operation 1004 'fadd' 'v11_6' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1005 [1/2] (5.91ns)   --->   "%v9_39 = fmul i32 %v0_load_40, i32 %v1_load_40" [kernel.cpp:32]   --->   Operation 1005 'fmul' 'v9_39' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1006 [1/2] (5.91ns)   --->   "%v9_40 = fmul i32 %v0_load_41, i32 %v1_load_41" [kernel.cpp:32]   --->   Operation 1006 'fmul' 'v9_40' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1007 [1/2] (1.29ns)   --->   "%v1_load_42 = load i12 %v1_addr_42" [kernel.cpp:31]   --->   Operation 1007 'load' 'v1_load_42' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 1008 [2/2] (5.91ns)   --->   "%v9_41 = fmul i32 %v0_load_42, i32 %v1_load_42" [kernel.cpp:32]   --->   Operation 1008 'fmul' 'v9_41' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1009 [1/2] (1.29ns)   --->   "%v1_load_43 = load i12 %v1_addr_43" [kernel.cpp:31]   --->   Operation 1009 'load' 'v1_load_43' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 1010 [2/2] (5.91ns)   --->   "%v9_42 = fmul i32 %v0_load_43, i32 %v1_load_43" [kernel.cpp:32]   --->   Operation 1010 'fmul' 'v9_42' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1011 [2/2] (1.29ns)   --->   "%v1_load_44 = load i12 %v1_addr_44" [kernel.cpp:31]   --->   Operation 1011 'load' 'v1_load_44' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 1012 [2/2] (1.29ns)   --->   "%v1_load_45 = load i12 %v1_addr_45" [kernel.cpp:31]   --->   Operation 1012 'load' 'v1_load_45' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 1013 [1/2] (1.29ns)   --->   "%v0_load_44 = load i12 %v0_addr_44" [kernel.cpp:25]   --->   Operation 1013 'load' 'v0_load_44' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 1014 [1/2] (1.29ns)   --->   "%v0_load_45 = load i12 %v0_addr_45" [kernel.cpp:25]   --->   Operation 1014 'load' 'v0_load_45' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_93 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_90, i6 0" [kernel.cpp:25]   --->   Operation 1015 'bitconcatenate' 'tmp_93' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 1016 [1/1] (0.00ns)   --->   "%trunc_ln25_91 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1016 'trunc' 'trunc_ln25_91' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_94 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_91, i6 0" [kernel.cpp:25]   --->   Operation 1017 'bitconcatenate' 'tmp_94' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 1018 [1/1] (0.36ns)   --->   "%select_ln25_111 = select i1 %icmp_ln26, i12 %tmp_93, i12 %tmp_94" [kernel.cpp:25]   --->   Operation 1018 'select' 'select_ln25_111' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1019 [1/1] (0.00ns)   --->   "%or_ln25_45 = or i12 %select_ln25_111, i12 46" [kernel.cpp:25]   --->   Operation 1019 'or' 'or_ln25_45' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln30_45 = zext i12 %or_ln25_45" [kernel.cpp:30]   --->   Operation 1020 'zext' 'zext_ln30_45' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 1021 [1/1] (0.00ns)   --->   "%v0_addr_46 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_45" [kernel.cpp:30]   --->   Operation 1021 'getelementptr' 'v0_addr_46' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 1022 [2/2] (1.29ns)   --->   "%v0_load_46 = load i12 %v0_addr_46" [kernel.cpp:25]   --->   Operation 1022 'load' 'v0_load_46' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_95 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_92, i6 0" [kernel.cpp:25]   --->   Operation 1023 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln25_93 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1024 'trunc' 'trunc_ln25_93' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_96 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_93, i6 0" [kernel.cpp:25]   --->   Operation 1025 'bitconcatenate' 'tmp_96' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 1026 [1/1] (0.36ns)   --->   "%select_ln25_112 = select i1 %icmp_ln26, i12 %tmp_95, i12 %tmp_96" [kernel.cpp:25]   --->   Operation 1026 'select' 'select_ln25_112' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1027 [1/1] (0.00ns)   --->   "%or_ln25_46 = or i12 %select_ln25_112, i12 47" [kernel.cpp:25]   --->   Operation 1027 'or' 'or_ln25_46' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln30_46 = zext i12 %or_ln25_46" [kernel.cpp:30]   --->   Operation 1028 'zext' 'zext_ln30_46' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 1029 [1/1] (0.00ns)   --->   "%v0_addr_47 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_46" [kernel.cpp:30]   --->   Operation 1029 'getelementptr' 'v0_addr_47' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 1030 [2/2] (1.29ns)   --->   "%v0_load_47 = load i12 %v0_addr_47" [kernel.cpp:25]   --->   Operation 1030 'load' 'v0_load_47' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_147 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 23, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 1031 'bitconcatenate' 'tmp_147' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 1032 [1/1] (0.00ns)   --->   "%v1_addr_46 = getelementptr i32 %v1, i64 0, i64 %tmp_147" [kernel.cpp:31]   --->   Operation 1032 'getelementptr' 'v1_addr_46' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 1033 [1/1] (0.99ns)   --->   "%add_ln31_19 = add i12 %zext_ln31, i12 3008" [kernel.cpp:31]   --->   Operation 1033 'add' 'add_ln31_19' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln31_28 = zext i12 %add_ln31_19" [kernel.cpp:31]   --->   Operation 1034 'zext' 'zext_ln31_28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 1035 [1/1] (0.00ns)   --->   "%v1_addr_47 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_28" [kernel.cpp:31]   --->   Operation 1035 'getelementptr' 'v1_addr_47' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 1036 [1/3] (7.29ns)   --->   "%v11_6 = fadd i32 %v11_5, i32 %v9_6" [kernel.cpp:34]   --->   Operation 1036 'fadd' 'v11_6' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1037 [1/2] (5.91ns)   --->   "%v9_41 = fmul i32 %v0_load_42, i32 %v1_load_42" [kernel.cpp:32]   --->   Operation 1037 'fmul' 'v9_41' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1038 [1/2] (5.91ns)   --->   "%v9_42 = fmul i32 %v0_load_43, i32 %v1_load_43" [kernel.cpp:32]   --->   Operation 1038 'fmul' 'v9_42' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1039 [1/2] (1.29ns)   --->   "%v1_load_44 = load i12 %v1_addr_44" [kernel.cpp:31]   --->   Operation 1039 'load' 'v1_load_44' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 1040 [2/2] (5.91ns)   --->   "%v9_43 = fmul i32 %v0_load_44, i32 %v1_load_44" [kernel.cpp:32]   --->   Operation 1040 'fmul' 'v9_43' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1041 [1/2] (1.29ns)   --->   "%v1_load_45 = load i12 %v1_addr_45" [kernel.cpp:31]   --->   Operation 1041 'load' 'v1_load_45' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 1042 [2/2] (5.91ns)   --->   "%v9_44 = fmul i32 %v0_load_45, i32 %v1_load_45" [kernel.cpp:32]   --->   Operation 1042 'fmul' 'v9_44' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1043 [2/2] (1.29ns)   --->   "%v1_load_46 = load i12 %v1_addr_46" [kernel.cpp:31]   --->   Operation 1043 'load' 'v1_load_46' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 1044 [2/2] (1.29ns)   --->   "%v1_load_47 = load i12 %v1_addr_47" [kernel.cpp:31]   --->   Operation 1044 'load' 'v1_load_47' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 1045 [1/2] (1.29ns)   --->   "%v0_load_46 = load i12 %v0_addr_46" [kernel.cpp:25]   --->   Operation 1045 'load' 'v0_load_46' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 1046 [1/2] (1.29ns)   --->   "%v0_load_47 = load i12 %v0_addr_47" [kernel.cpp:25]   --->   Operation 1046 'load' 'v0_load_47' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_97 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_94, i6 0" [kernel.cpp:25]   --->   Operation 1047 'bitconcatenate' 'tmp_97' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln25_95 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1048 'trunc' 'trunc_ln25_95' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_98 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_95, i6 0" [kernel.cpp:25]   --->   Operation 1049 'bitconcatenate' 'tmp_98' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 1050 [1/1] (0.36ns)   --->   "%select_ln25_113 = select i1 %icmp_ln26, i12 %tmp_97, i12 %tmp_98" [kernel.cpp:25]   --->   Operation 1050 'select' 'select_ln25_113' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1051 [1/1] (0.00ns)   --->   "%or_ln25_47 = or i12 %select_ln25_113, i12 48" [kernel.cpp:25]   --->   Operation 1051 'or' 'or_ln25_47' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln30_47 = zext i12 %or_ln25_47" [kernel.cpp:30]   --->   Operation 1052 'zext' 'zext_ln30_47' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 1053 [1/1] (0.00ns)   --->   "%v0_addr_48 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_47" [kernel.cpp:30]   --->   Operation 1053 'getelementptr' 'v0_addr_48' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 1054 [2/2] (1.29ns)   --->   "%v0_load_48 = load i12 %v0_addr_48" [kernel.cpp:25]   --->   Operation 1054 'load' 'v0_load_48' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_99 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_96, i6 0" [kernel.cpp:25]   --->   Operation 1055 'bitconcatenate' 'tmp_99' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 1056 [1/1] (0.00ns)   --->   "%trunc_ln25_97 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1056 'trunc' 'trunc_ln25_97' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_100 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_97, i6 0" [kernel.cpp:25]   --->   Operation 1057 'bitconcatenate' 'tmp_100' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 1058 [1/1] (0.36ns)   --->   "%select_ln25_114 = select i1 %icmp_ln26, i12 %tmp_99, i12 %tmp_100" [kernel.cpp:25]   --->   Operation 1058 'select' 'select_ln25_114' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1059 [1/1] (0.00ns)   --->   "%or_ln25_48 = or i12 %select_ln25_114, i12 49" [kernel.cpp:25]   --->   Operation 1059 'or' 'or_ln25_48' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln30_48 = zext i12 %or_ln25_48" [kernel.cpp:30]   --->   Operation 1060 'zext' 'zext_ln30_48' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 1061 [1/1] (0.00ns)   --->   "%v0_addr_49 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_48" [kernel.cpp:30]   --->   Operation 1061 'getelementptr' 'v0_addr_49' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 1062 [2/2] (1.29ns)   --->   "%v0_load_49 = load i12 %v0_addr_49" [kernel.cpp:25]   --->   Operation 1062 'load' 'v0_load_49' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_148 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 24, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 1063 'bitconcatenate' 'tmp_148' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 1064 [1/1] (0.00ns)   --->   "%v1_addr_48 = getelementptr i32 %v1, i64 0, i64 %tmp_148" [kernel.cpp:31]   --->   Operation 1064 'getelementptr' 'v1_addr_48' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln31_4 = sext i11 %add_ln31_7" [kernel.cpp:31]   --->   Operation 1065 'sext' 'sext_ln31_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln31_29 = zext i12 %sext_ln31_4" [kernel.cpp:31]   --->   Operation 1066 'zext' 'zext_ln31_29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 1067 [1/1] (0.00ns)   --->   "%v1_addr_49 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_29" [kernel.cpp:31]   --->   Operation 1067 'getelementptr' 'v1_addr_49' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 1068 [3/3] (7.29ns)   --->   "%v11_7 = fadd i32 %v11_6, i32 %v9_7" [kernel.cpp:34]   --->   Operation 1068 'fadd' 'v11_7' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1069 [1/2] (5.91ns)   --->   "%v9_43 = fmul i32 %v0_load_44, i32 %v1_load_44" [kernel.cpp:32]   --->   Operation 1069 'fmul' 'v9_43' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1070 [1/2] (5.91ns)   --->   "%v9_44 = fmul i32 %v0_load_45, i32 %v1_load_45" [kernel.cpp:32]   --->   Operation 1070 'fmul' 'v9_44' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1071 [1/2] (1.29ns)   --->   "%v1_load_46 = load i12 %v1_addr_46" [kernel.cpp:31]   --->   Operation 1071 'load' 'v1_load_46' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 1072 [2/2] (5.91ns)   --->   "%v9_45 = fmul i32 %v0_load_46, i32 %v1_load_46" [kernel.cpp:32]   --->   Operation 1072 'fmul' 'v9_45' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1073 [1/2] (1.29ns)   --->   "%v1_load_47 = load i12 %v1_addr_47" [kernel.cpp:31]   --->   Operation 1073 'load' 'v1_load_47' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 1074 [2/2] (5.91ns)   --->   "%v9_46 = fmul i32 %v0_load_47, i32 %v1_load_47" [kernel.cpp:32]   --->   Operation 1074 'fmul' 'v9_46' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1075 [2/2] (1.29ns)   --->   "%v1_load_48 = load i12 %v1_addr_48" [kernel.cpp:31]   --->   Operation 1075 'load' 'v1_load_48' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 1076 [2/2] (1.29ns)   --->   "%v1_load_49 = load i12 %v1_addr_49" [kernel.cpp:31]   --->   Operation 1076 'load' 'v1_load_49' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 1077 [1/2] (1.29ns)   --->   "%v0_load_48 = load i12 %v0_addr_48" [kernel.cpp:25]   --->   Operation 1077 'load' 'v0_load_48' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 1078 [1/2] (1.29ns)   --->   "%v0_load_49 = load i12 %v0_addr_49" [kernel.cpp:25]   --->   Operation 1078 'load' 'v0_load_49' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_101 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_98, i6 0" [kernel.cpp:25]   --->   Operation 1079 'bitconcatenate' 'tmp_101' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 1080 [1/1] (0.00ns)   --->   "%trunc_ln25_99 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1080 'trunc' 'trunc_ln25_99' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_102 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_99, i6 0" [kernel.cpp:25]   --->   Operation 1081 'bitconcatenate' 'tmp_102' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 1082 [1/1] (0.36ns)   --->   "%select_ln25_115 = select i1 %icmp_ln26, i12 %tmp_101, i12 %tmp_102" [kernel.cpp:25]   --->   Operation 1082 'select' 'select_ln25_115' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1083 [1/1] (0.00ns)   --->   "%or_ln25_49 = or i12 %select_ln25_115, i12 50" [kernel.cpp:25]   --->   Operation 1083 'or' 'or_ln25_49' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln30_49 = zext i12 %or_ln25_49" [kernel.cpp:30]   --->   Operation 1084 'zext' 'zext_ln30_49' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 1085 [1/1] (0.00ns)   --->   "%v0_addr_50 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_49" [kernel.cpp:30]   --->   Operation 1085 'getelementptr' 'v0_addr_50' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 1086 [2/2] (1.29ns)   --->   "%v0_load_50 = load i12 %v0_addr_50" [kernel.cpp:25]   --->   Operation 1086 'load' 'v0_load_50' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_103 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_100, i6 0" [kernel.cpp:25]   --->   Operation 1087 'bitconcatenate' 'tmp_103' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln25_101 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1088 'trunc' 'trunc_ln25_101' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_104 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_101, i6 0" [kernel.cpp:25]   --->   Operation 1089 'bitconcatenate' 'tmp_104' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 1090 [1/1] (0.36ns)   --->   "%select_ln25_116 = select i1 %icmp_ln26, i12 %tmp_103, i12 %tmp_104" [kernel.cpp:25]   --->   Operation 1090 'select' 'select_ln25_116' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1091 [1/1] (0.00ns)   --->   "%or_ln25_50 = or i12 %select_ln25_116, i12 51" [kernel.cpp:25]   --->   Operation 1091 'or' 'or_ln25_50' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln30_50 = zext i12 %or_ln25_50" [kernel.cpp:30]   --->   Operation 1092 'zext' 'zext_ln30_50' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 1093 [1/1] (0.00ns)   --->   "%v0_addr_51 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_50" [kernel.cpp:30]   --->   Operation 1093 'getelementptr' 'v0_addr_51' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 1094 [2/2] (1.29ns)   --->   "%v0_load_51 = load i12 %v0_addr_51" [kernel.cpp:25]   --->   Operation 1094 'load' 'v0_load_51' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_149 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 25, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 1095 'bitconcatenate' 'tmp_149' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 1096 [1/1] (0.00ns)   --->   "%v1_addr_50 = getelementptr i32 %v1, i64 0, i64 %tmp_149" [kernel.cpp:31]   --->   Operation 1096 'getelementptr' 'v1_addr_50' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln31_5 = sext i11 %add_ln31_8" [kernel.cpp:31]   --->   Operation 1097 'sext' 'sext_ln31_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln31_30 = zext i12 %sext_ln31_5" [kernel.cpp:31]   --->   Operation 1098 'zext' 'zext_ln31_30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 1099 [1/1] (0.00ns)   --->   "%v1_addr_51 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_30" [kernel.cpp:31]   --->   Operation 1099 'getelementptr' 'v1_addr_51' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 1100 [2/3] (7.29ns)   --->   "%v11_7 = fadd i32 %v11_6, i32 %v9_7" [kernel.cpp:34]   --->   Operation 1100 'fadd' 'v11_7' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1101 [1/2] (5.91ns)   --->   "%v9_45 = fmul i32 %v0_load_46, i32 %v1_load_46" [kernel.cpp:32]   --->   Operation 1101 'fmul' 'v9_45' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1102 [1/2] (5.91ns)   --->   "%v9_46 = fmul i32 %v0_load_47, i32 %v1_load_47" [kernel.cpp:32]   --->   Operation 1102 'fmul' 'v9_46' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1103 [1/2] (1.29ns)   --->   "%v1_load_48 = load i12 %v1_addr_48" [kernel.cpp:31]   --->   Operation 1103 'load' 'v1_load_48' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 1104 [2/2] (5.91ns)   --->   "%v9_47 = fmul i32 %v0_load_48, i32 %v1_load_48" [kernel.cpp:32]   --->   Operation 1104 'fmul' 'v9_47' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1105 [1/2] (1.29ns)   --->   "%v1_load_49 = load i12 %v1_addr_49" [kernel.cpp:31]   --->   Operation 1105 'load' 'v1_load_49' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 1106 [2/2] (5.91ns)   --->   "%v9_48 = fmul i32 %v0_load_49, i32 %v1_load_49" [kernel.cpp:32]   --->   Operation 1106 'fmul' 'v9_48' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1107 [2/2] (1.29ns)   --->   "%v1_load_50 = load i12 %v1_addr_50" [kernel.cpp:31]   --->   Operation 1107 'load' 'v1_load_50' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 1108 [2/2] (1.29ns)   --->   "%v1_load_51 = load i12 %v1_addr_51" [kernel.cpp:31]   --->   Operation 1108 'load' 'v1_load_51' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 1109 [1/2] (1.29ns)   --->   "%v0_load_50 = load i12 %v0_addr_50" [kernel.cpp:25]   --->   Operation 1109 'load' 'v0_load_50' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 1110 [1/2] (1.29ns)   --->   "%v0_load_51 = load i12 %v0_addr_51" [kernel.cpp:25]   --->   Operation 1110 'load' 'v0_load_51' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_105 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_102, i6 0" [kernel.cpp:25]   --->   Operation 1111 'bitconcatenate' 'tmp_105' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln25_103 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1112 'trunc' 'trunc_ln25_103' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_106 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_103, i6 0" [kernel.cpp:25]   --->   Operation 1113 'bitconcatenate' 'tmp_106' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 1114 [1/1] (0.36ns)   --->   "%select_ln25_117 = select i1 %icmp_ln26, i12 %tmp_105, i12 %tmp_106" [kernel.cpp:25]   --->   Operation 1114 'select' 'select_ln25_117' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1115 [1/1] (0.00ns)   --->   "%or_ln25_51 = or i12 %select_ln25_117, i12 52" [kernel.cpp:25]   --->   Operation 1115 'or' 'or_ln25_51' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln30_51 = zext i12 %or_ln25_51" [kernel.cpp:30]   --->   Operation 1116 'zext' 'zext_ln30_51' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 1117 [1/1] (0.00ns)   --->   "%v0_addr_52 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_51" [kernel.cpp:30]   --->   Operation 1117 'getelementptr' 'v0_addr_52' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 1118 [2/2] (1.29ns)   --->   "%v0_load_52 = load i12 %v0_addr_52" [kernel.cpp:25]   --->   Operation 1118 'load' 'v0_load_52' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 1119 [1/1] (0.00ns)   --->   "%tmp_107 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_104, i6 0" [kernel.cpp:25]   --->   Operation 1119 'bitconcatenate' 'tmp_107' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 1120 [1/1] (0.00ns)   --->   "%trunc_ln25_105 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1120 'trunc' 'trunc_ln25_105' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_108 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_105, i6 0" [kernel.cpp:25]   --->   Operation 1121 'bitconcatenate' 'tmp_108' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 1122 [1/1] (0.36ns)   --->   "%select_ln25_118 = select i1 %icmp_ln26, i12 %tmp_107, i12 %tmp_108" [kernel.cpp:25]   --->   Operation 1122 'select' 'select_ln25_118' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1123 [1/1] (0.00ns)   --->   "%or_ln25_52 = or i12 %select_ln25_118, i12 53" [kernel.cpp:25]   --->   Operation 1123 'or' 'or_ln25_52' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln30_52 = zext i12 %or_ln25_52" [kernel.cpp:30]   --->   Operation 1124 'zext' 'zext_ln30_52' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 1125 [1/1] (0.00ns)   --->   "%v0_addr_53 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_52" [kernel.cpp:30]   --->   Operation 1125 'getelementptr' 'v0_addr_53' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 1126 [2/2] (1.29ns)   --->   "%v0_load_53 = load i12 %v0_addr_53" [kernel.cpp:25]   --->   Operation 1126 'load' 'v0_load_53' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_150 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 26, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 1127 'bitconcatenate' 'tmp_150' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 1128 [1/1] (0.00ns)   --->   "%v1_addr_52 = getelementptr i32 %v1, i64 0, i64 %tmp_150" [kernel.cpp:31]   --->   Operation 1128 'getelementptr' 'v1_addr_52' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln31_6 = sext i11 %add_ln31_9" [kernel.cpp:31]   --->   Operation 1129 'sext' 'sext_ln31_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln31_31 = zext i12 %sext_ln31_6" [kernel.cpp:31]   --->   Operation 1130 'zext' 'zext_ln31_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 1131 [1/1] (0.00ns)   --->   "%v1_addr_53 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_31" [kernel.cpp:31]   --->   Operation 1131 'getelementptr' 'v1_addr_53' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 1132 [1/3] (7.29ns)   --->   "%v11_7 = fadd i32 %v11_6, i32 %v9_7" [kernel.cpp:34]   --->   Operation 1132 'fadd' 'v11_7' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1133 [1/2] (5.91ns)   --->   "%v9_47 = fmul i32 %v0_load_48, i32 %v1_load_48" [kernel.cpp:32]   --->   Operation 1133 'fmul' 'v9_47' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1134 [1/2] (5.91ns)   --->   "%v9_48 = fmul i32 %v0_load_49, i32 %v1_load_49" [kernel.cpp:32]   --->   Operation 1134 'fmul' 'v9_48' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1135 [1/2] (1.29ns)   --->   "%v1_load_50 = load i12 %v1_addr_50" [kernel.cpp:31]   --->   Operation 1135 'load' 'v1_load_50' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 1136 [2/2] (5.91ns)   --->   "%v9_49 = fmul i32 %v0_load_50, i32 %v1_load_50" [kernel.cpp:32]   --->   Operation 1136 'fmul' 'v9_49' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1137 [1/2] (1.29ns)   --->   "%v1_load_51 = load i12 %v1_addr_51" [kernel.cpp:31]   --->   Operation 1137 'load' 'v1_load_51' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 1138 [2/2] (5.91ns)   --->   "%v9_50 = fmul i32 %v0_load_51, i32 %v1_load_51" [kernel.cpp:32]   --->   Operation 1138 'fmul' 'v9_50' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1139 [2/2] (1.29ns)   --->   "%v1_load_52 = load i12 %v1_addr_52" [kernel.cpp:31]   --->   Operation 1139 'load' 'v1_load_52' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 1140 [2/2] (1.29ns)   --->   "%v1_load_53 = load i12 %v1_addr_53" [kernel.cpp:31]   --->   Operation 1140 'load' 'v1_load_53' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 7.29>
ST_28 : Operation 1141 [1/2] (1.29ns)   --->   "%v0_load_52 = load i12 %v0_addr_52" [kernel.cpp:25]   --->   Operation 1141 'load' 'v0_load_52' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 1142 [1/2] (1.29ns)   --->   "%v0_load_53 = load i12 %v0_addr_53" [kernel.cpp:25]   --->   Operation 1142 'load' 'v0_load_53' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_109 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_106, i6 0" [kernel.cpp:25]   --->   Operation 1143 'bitconcatenate' 'tmp_109' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln25_107 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1144 'trunc' 'trunc_ln25_107' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_110 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_107, i6 0" [kernel.cpp:25]   --->   Operation 1145 'bitconcatenate' 'tmp_110' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 1146 [1/1] (0.36ns)   --->   "%select_ln25_119 = select i1 %icmp_ln26, i12 %tmp_109, i12 %tmp_110" [kernel.cpp:25]   --->   Operation 1146 'select' 'select_ln25_119' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1147 [1/1] (0.00ns)   --->   "%or_ln25_53 = or i12 %select_ln25_119, i12 54" [kernel.cpp:25]   --->   Operation 1147 'or' 'or_ln25_53' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln30_53 = zext i12 %or_ln25_53" [kernel.cpp:30]   --->   Operation 1148 'zext' 'zext_ln30_53' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 1149 [1/1] (0.00ns)   --->   "%v0_addr_54 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_53" [kernel.cpp:30]   --->   Operation 1149 'getelementptr' 'v0_addr_54' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 1150 [2/2] (1.29ns)   --->   "%v0_load_54 = load i12 %v0_addr_54" [kernel.cpp:25]   --->   Operation 1150 'load' 'v0_load_54' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_111 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_108, i6 0" [kernel.cpp:25]   --->   Operation 1151 'bitconcatenate' 'tmp_111' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 1152 [1/1] (0.00ns)   --->   "%trunc_ln25_109 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1152 'trunc' 'trunc_ln25_109' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_112 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_109, i6 0" [kernel.cpp:25]   --->   Operation 1153 'bitconcatenate' 'tmp_112' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 1154 [1/1] (0.36ns)   --->   "%select_ln25_120 = select i1 %icmp_ln26, i12 %tmp_111, i12 %tmp_112" [kernel.cpp:25]   --->   Operation 1154 'select' 'select_ln25_120' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1155 [1/1] (0.00ns)   --->   "%or_ln25_54 = or i12 %select_ln25_120, i12 55" [kernel.cpp:25]   --->   Operation 1155 'or' 'or_ln25_54' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln30_54 = zext i12 %or_ln25_54" [kernel.cpp:30]   --->   Operation 1156 'zext' 'zext_ln30_54' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 1157 [1/1] (0.00ns)   --->   "%v0_addr_55 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_54" [kernel.cpp:30]   --->   Operation 1157 'getelementptr' 'v0_addr_55' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 1158 [2/2] (1.29ns)   --->   "%v0_load_55 = load i12 %v0_addr_55" [kernel.cpp:25]   --->   Operation 1158 'load' 'v0_load_55' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_151 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 27, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 1159 'bitconcatenate' 'tmp_151' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 1160 [1/1] (0.00ns)   --->   "%v1_addr_54 = getelementptr i32 %v1, i64 0, i64 %tmp_151" [kernel.cpp:31]   --->   Operation 1160 'getelementptr' 'v1_addr_54' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln31_7 = sext i11 %add_ln31_10" [kernel.cpp:31]   --->   Operation 1161 'sext' 'sext_ln31_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln31_32 = zext i12 %sext_ln31_7" [kernel.cpp:31]   --->   Operation 1162 'zext' 'zext_ln31_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 1163 [1/1] (0.00ns)   --->   "%v1_addr_55 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_32" [kernel.cpp:31]   --->   Operation 1163 'getelementptr' 'v1_addr_55' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 1164 [3/3] (7.29ns)   --->   "%v11_8 = fadd i32 %v11_7, i32 %v9_8" [kernel.cpp:34]   --->   Operation 1164 'fadd' 'v11_8' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1165 [1/2] (5.91ns)   --->   "%v9_49 = fmul i32 %v0_load_50, i32 %v1_load_50" [kernel.cpp:32]   --->   Operation 1165 'fmul' 'v9_49' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1166 [1/2] (5.91ns)   --->   "%v9_50 = fmul i32 %v0_load_51, i32 %v1_load_51" [kernel.cpp:32]   --->   Operation 1166 'fmul' 'v9_50' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1167 [1/2] (1.29ns)   --->   "%v1_load_52 = load i12 %v1_addr_52" [kernel.cpp:31]   --->   Operation 1167 'load' 'v1_load_52' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 1168 [2/2] (5.91ns)   --->   "%v9_51 = fmul i32 %v0_load_52, i32 %v1_load_52" [kernel.cpp:32]   --->   Operation 1168 'fmul' 'v9_51' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1169 [1/2] (1.29ns)   --->   "%v1_load_53 = load i12 %v1_addr_53" [kernel.cpp:31]   --->   Operation 1169 'load' 'v1_load_53' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 1170 [2/2] (5.91ns)   --->   "%v9_52 = fmul i32 %v0_load_53, i32 %v1_load_53" [kernel.cpp:32]   --->   Operation 1170 'fmul' 'v9_52' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1171 [2/2] (1.29ns)   --->   "%v1_load_54 = load i12 %v1_addr_54" [kernel.cpp:31]   --->   Operation 1171 'load' 'v1_load_54' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 1172 [2/2] (1.29ns)   --->   "%v1_load_55 = load i12 %v1_addr_55" [kernel.cpp:31]   --->   Operation 1172 'load' 'v1_load_55' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 7.29>
ST_29 : Operation 1173 [1/2] (1.29ns)   --->   "%v0_load_54 = load i12 %v0_addr_54" [kernel.cpp:25]   --->   Operation 1173 'load' 'v0_load_54' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 1174 [1/2] (1.29ns)   --->   "%v0_load_55 = load i12 %v0_addr_55" [kernel.cpp:25]   --->   Operation 1174 'load' 'v0_load_55' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_113 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_110, i6 0" [kernel.cpp:25]   --->   Operation 1175 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_29 : Operation 1176 [1/1] (0.00ns)   --->   "%trunc_ln25_111 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1176 'trunc' 'trunc_ln25_111' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_29 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_114 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_111, i6 0" [kernel.cpp:25]   --->   Operation 1177 'bitconcatenate' 'tmp_114' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_29 : Operation 1178 [1/1] (0.36ns)   --->   "%select_ln25_121 = select i1 %icmp_ln26, i12 %tmp_113, i12 %tmp_114" [kernel.cpp:25]   --->   Operation 1178 'select' 'select_ln25_121' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1179 [1/1] (0.00ns)   --->   "%or_ln25_55 = or i12 %select_ln25_121, i12 56" [kernel.cpp:25]   --->   Operation 1179 'or' 'or_ln25_55' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_29 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln30_55 = zext i12 %or_ln25_55" [kernel.cpp:30]   --->   Operation 1180 'zext' 'zext_ln30_55' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_29 : Operation 1181 [1/1] (0.00ns)   --->   "%v0_addr_56 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_55" [kernel.cpp:30]   --->   Operation 1181 'getelementptr' 'v0_addr_56' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_29 : Operation 1182 [2/2] (1.29ns)   --->   "%v0_load_56 = load i12 %v0_addr_56" [kernel.cpp:25]   --->   Operation 1182 'load' 'v0_load_56' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_115 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_112, i6 0" [kernel.cpp:25]   --->   Operation 1183 'bitconcatenate' 'tmp_115' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_29 : Operation 1184 [1/1] (0.00ns)   --->   "%trunc_ln25_113 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1184 'trunc' 'trunc_ln25_113' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_29 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_116 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_113, i6 0" [kernel.cpp:25]   --->   Operation 1185 'bitconcatenate' 'tmp_116' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_29 : Operation 1186 [1/1] (0.36ns)   --->   "%select_ln25_122 = select i1 %icmp_ln26, i12 %tmp_115, i12 %tmp_116" [kernel.cpp:25]   --->   Operation 1186 'select' 'select_ln25_122' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1187 [1/1] (0.00ns)   --->   "%or_ln25_56 = or i12 %select_ln25_122, i12 57" [kernel.cpp:25]   --->   Operation 1187 'or' 'or_ln25_56' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_29 : Operation 1188 [1/1] (0.00ns)   --->   "%zext_ln30_56 = zext i12 %or_ln25_56" [kernel.cpp:30]   --->   Operation 1188 'zext' 'zext_ln30_56' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_29 : Operation 1189 [1/1] (0.00ns)   --->   "%v0_addr_57 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_56" [kernel.cpp:30]   --->   Operation 1189 'getelementptr' 'v0_addr_57' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_29 : Operation 1190 [2/2] (1.29ns)   --->   "%v0_load_57 = load i12 %v0_addr_57" [kernel.cpp:25]   --->   Operation 1190 'load' 'v0_load_57' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_152 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 28, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 1191 'bitconcatenate' 'tmp_152' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_29 : Operation 1192 [1/1] (0.00ns)   --->   "%v1_addr_56 = getelementptr i32 %v1, i64 0, i64 %tmp_152" [kernel.cpp:31]   --->   Operation 1192 'getelementptr' 'v1_addr_56' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_29 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln31_8 = sext i10 %add_ln31_4" [kernel.cpp:31]   --->   Operation 1193 'sext' 'sext_ln31_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_29 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln31_33 = zext i12 %sext_ln31_8" [kernel.cpp:31]   --->   Operation 1194 'zext' 'zext_ln31_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_29 : Operation 1195 [1/1] (0.00ns)   --->   "%v1_addr_57 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_33" [kernel.cpp:31]   --->   Operation 1195 'getelementptr' 'v1_addr_57' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_29 : Operation 1196 [2/3] (7.29ns)   --->   "%v11_8 = fadd i32 %v11_7, i32 %v9_8" [kernel.cpp:34]   --->   Operation 1196 'fadd' 'v11_8' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1197 [1/2] (5.91ns)   --->   "%v9_51 = fmul i32 %v0_load_52, i32 %v1_load_52" [kernel.cpp:32]   --->   Operation 1197 'fmul' 'v9_51' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1198 [1/2] (5.91ns)   --->   "%v9_52 = fmul i32 %v0_load_53, i32 %v1_load_53" [kernel.cpp:32]   --->   Operation 1198 'fmul' 'v9_52' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1199 [1/2] (1.29ns)   --->   "%v1_load_54 = load i12 %v1_addr_54" [kernel.cpp:31]   --->   Operation 1199 'load' 'v1_load_54' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 1200 [2/2] (5.91ns)   --->   "%v9_53 = fmul i32 %v0_load_54, i32 %v1_load_54" [kernel.cpp:32]   --->   Operation 1200 'fmul' 'v9_53' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1201 [1/2] (1.29ns)   --->   "%v1_load_55 = load i12 %v1_addr_55" [kernel.cpp:31]   --->   Operation 1201 'load' 'v1_load_55' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 1202 [2/2] (5.91ns)   --->   "%v9_54 = fmul i32 %v0_load_55, i32 %v1_load_55" [kernel.cpp:32]   --->   Operation 1202 'fmul' 'v9_54' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1203 [2/2] (1.29ns)   --->   "%v1_load_56 = load i12 %v1_addr_56" [kernel.cpp:31]   --->   Operation 1203 'load' 'v1_load_56' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 1204 [2/2] (1.29ns)   --->   "%v1_load_57 = load i12 %v1_addr_57" [kernel.cpp:31]   --->   Operation 1204 'load' 'v1_load_57' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 7.29>
ST_30 : Operation 1205 [1/2] (1.29ns)   --->   "%v0_load_56 = load i12 %v0_addr_56" [kernel.cpp:25]   --->   Operation 1205 'load' 'v0_load_56' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 1206 [1/2] (1.29ns)   --->   "%v0_load_57 = load i12 %v0_addr_57" [kernel.cpp:25]   --->   Operation 1206 'load' 'v0_load_57' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_117 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_114, i6 0" [kernel.cpp:25]   --->   Operation 1207 'bitconcatenate' 'tmp_117' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 1208 [1/1] (0.00ns)   --->   "%trunc_ln25_115 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1208 'trunc' 'trunc_ln25_115' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_118 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_115, i6 0" [kernel.cpp:25]   --->   Operation 1209 'bitconcatenate' 'tmp_118' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 1210 [1/1] (0.36ns)   --->   "%select_ln25_123 = select i1 %icmp_ln26, i12 %tmp_117, i12 %tmp_118" [kernel.cpp:25]   --->   Operation 1210 'select' 'select_ln25_123' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1211 [1/1] (0.00ns)   --->   "%or_ln25_57 = or i12 %select_ln25_123, i12 58" [kernel.cpp:25]   --->   Operation 1211 'or' 'or_ln25_57' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln30_57 = zext i12 %or_ln25_57" [kernel.cpp:30]   --->   Operation 1212 'zext' 'zext_ln30_57' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 1213 [1/1] (0.00ns)   --->   "%v0_addr_58 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_57" [kernel.cpp:30]   --->   Operation 1213 'getelementptr' 'v0_addr_58' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 1214 [2/2] (1.29ns)   --->   "%v0_load_58 = load i12 %v0_addr_58" [kernel.cpp:25]   --->   Operation 1214 'load' 'v0_load_58' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_119 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_116, i6 0" [kernel.cpp:25]   --->   Operation 1215 'bitconcatenate' 'tmp_119' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln25_117 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1216 'trunc' 'trunc_ln25_117' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_120 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_117, i6 0" [kernel.cpp:25]   --->   Operation 1217 'bitconcatenate' 'tmp_120' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 1218 [1/1] (0.36ns)   --->   "%select_ln25_124 = select i1 %icmp_ln26, i12 %tmp_119, i12 %tmp_120" [kernel.cpp:25]   --->   Operation 1218 'select' 'select_ln25_124' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1219 [1/1] (0.00ns)   --->   "%or_ln25_58 = or i12 %select_ln25_124, i12 59" [kernel.cpp:25]   --->   Operation 1219 'or' 'or_ln25_58' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln30_58 = zext i12 %or_ln25_58" [kernel.cpp:30]   --->   Operation 1220 'zext' 'zext_ln30_58' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 1221 [1/1] (0.00ns)   --->   "%v0_addr_59 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_58" [kernel.cpp:30]   --->   Operation 1221 'getelementptr' 'v0_addr_59' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 1222 [2/2] (1.29ns)   --->   "%v0_load_59 = load i12 %v0_addr_59" [kernel.cpp:25]   --->   Operation 1222 'load' 'v0_load_59' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_153 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 29, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 1223 'bitconcatenate' 'tmp_153' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 1224 [1/1] (0.00ns)   --->   "%v1_addr_58 = getelementptr i32 %v1, i64 0, i64 %tmp_153" [kernel.cpp:31]   --->   Operation 1224 'getelementptr' 'v1_addr_58' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln31_9 = sext i10 %add_ln31_5" [kernel.cpp:31]   --->   Operation 1225 'sext' 'sext_ln31_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln31_34 = zext i12 %sext_ln31_9" [kernel.cpp:31]   --->   Operation 1226 'zext' 'zext_ln31_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 1227 [1/1] (0.00ns)   --->   "%v1_addr_59 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_34" [kernel.cpp:31]   --->   Operation 1227 'getelementptr' 'v1_addr_59' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_30 : Operation 1228 [1/3] (7.29ns)   --->   "%v11_8 = fadd i32 %v11_7, i32 %v9_8" [kernel.cpp:34]   --->   Operation 1228 'fadd' 'v11_8' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1229 [1/2] (5.91ns)   --->   "%v9_53 = fmul i32 %v0_load_54, i32 %v1_load_54" [kernel.cpp:32]   --->   Operation 1229 'fmul' 'v9_53' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1230 [1/2] (5.91ns)   --->   "%v9_54 = fmul i32 %v0_load_55, i32 %v1_load_55" [kernel.cpp:32]   --->   Operation 1230 'fmul' 'v9_54' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1231 [1/2] (1.29ns)   --->   "%v1_load_56 = load i12 %v1_addr_56" [kernel.cpp:31]   --->   Operation 1231 'load' 'v1_load_56' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 1232 [2/2] (5.91ns)   --->   "%v9_55 = fmul i32 %v0_load_56, i32 %v1_load_56" [kernel.cpp:32]   --->   Operation 1232 'fmul' 'v9_55' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1233 [1/2] (1.29ns)   --->   "%v1_load_57 = load i12 %v1_addr_57" [kernel.cpp:31]   --->   Operation 1233 'load' 'v1_load_57' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 1234 [2/2] (5.91ns)   --->   "%v9_56 = fmul i32 %v0_load_57, i32 %v1_load_57" [kernel.cpp:32]   --->   Operation 1234 'fmul' 'v9_56' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1235 [2/2] (1.29ns)   --->   "%v1_load_58 = load i12 %v1_addr_58" [kernel.cpp:31]   --->   Operation 1235 'load' 'v1_load_58' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 1236 [2/2] (1.29ns)   --->   "%v1_load_59 = load i12 %v1_addr_59" [kernel.cpp:31]   --->   Operation 1236 'load' 'v1_load_59' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 7.29>
ST_31 : Operation 1237 [1/2] (1.29ns)   --->   "%v0_load_58 = load i12 %v0_addr_58" [kernel.cpp:25]   --->   Operation 1237 'load' 'v0_load_58' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 1238 [1/2] (1.29ns)   --->   "%v0_load_59 = load i12 %v0_addr_59" [kernel.cpp:25]   --->   Operation 1238 'load' 'v0_load_59' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_121 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_118, i6 0" [kernel.cpp:25]   --->   Operation 1239 'bitconcatenate' 'tmp_121' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_31 : Operation 1240 [1/1] (0.00ns)   --->   "%trunc_ln25_119 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1240 'trunc' 'trunc_ln25_119' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_31 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_122 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_119, i6 0" [kernel.cpp:25]   --->   Operation 1241 'bitconcatenate' 'tmp_122' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_31 : Operation 1242 [1/1] (0.36ns)   --->   "%select_ln25_125 = select i1 %icmp_ln26, i12 %tmp_121, i12 %tmp_122" [kernel.cpp:25]   --->   Operation 1242 'select' 'select_ln25_125' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1243 [1/1] (0.00ns)   --->   "%or_ln25_59 = or i12 %select_ln25_125, i12 60" [kernel.cpp:25]   --->   Operation 1243 'or' 'or_ln25_59' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_31 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln30_59 = zext i12 %or_ln25_59" [kernel.cpp:30]   --->   Operation 1244 'zext' 'zext_ln30_59' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_31 : Operation 1245 [1/1] (0.00ns)   --->   "%v0_addr_60 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_59" [kernel.cpp:30]   --->   Operation 1245 'getelementptr' 'v0_addr_60' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_31 : Operation 1246 [2/2] (1.29ns)   --->   "%v0_load_60 = load i12 %v0_addr_60" [kernel.cpp:25]   --->   Operation 1246 'load' 'v0_load_60' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 1247 [1/1] (0.00ns)   --->   "%tmp_123 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_120, i6 0" [kernel.cpp:25]   --->   Operation 1247 'bitconcatenate' 'tmp_123' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_31 : Operation 1248 [1/1] (0.00ns)   --->   "%trunc_ln25_121 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1248 'trunc' 'trunc_ln25_121' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_31 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_124 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_121, i6 0" [kernel.cpp:25]   --->   Operation 1249 'bitconcatenate' 'tmp_124' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_31 : Operation 1250 [1/1] (0.36ns)   --->   "%select_ln25_126 = select i1 %icmp_ln26, i12 %tmp_123, i12 %tmp_124" [kernel.cpp:25]   --->   Operation 1250 'select' 'select_ln25_126' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1251 [1/1] (0.00ns)   --->   "%or_ln25_60 = or i12 %select_ln25_126, i12 61" [kernel.cpp:25]   --->   Operation 1251 'or' 'or_ln25_60' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_31 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln30_60 = zext i12 %or_ln25_60" [kernel.cpp:30]   --->   Operation 1252 'zext' 'zext_ln30_60' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_31 : Operation 1253 [1/1] (0.00ns)   --->   "%v0_addr_61 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_60" [kernel.cpp:30]   --->   Operation 1253 'getelementptr' 'v0_addr_61' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_31 : Operation 1254 [2/2] (1.29ns)   --->   "%v0_load_61 = load i12 %v0_addr_61" [kernel.cpp:25]   --->   Operation 1254 'load' 'v0_load_61' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_154 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 30, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 1255 'bitconcatenate' 'tmp_154' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_31 : Operation 1256 [1/1] (0.00ns)   --->   "%v1_addr_60 = getelementptr i32 %v1, i64 0, i64 %tmp_154" [kernel.cpp:31]   --->   Operation 1256 'getelementptr' 'v1_addr_60' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_31 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln31_10 = sext i9 %add_ln31_2" [kernel.cpp:31]   --->   Operation 1257 'sext' 'sext_ln31_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_31 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln31_35 = zext i12 %sext_ln31_10" [kernel.cpp:31]   --->   Operation 1258 'zext' 'zext_ln31_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_31 : Operation 1259 [1/1] (0.00ns)   --->   "%v1_addr_61 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_35" [kernel.cpp:31]   --->   Operation 1259 'getelementptr' 'v1_addr_61' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_31 : Operation 1260 [3/3] (7.29ns)   --->   "%v11_9 = fadd i32 %v11_8, i32 %v9_9" [kernel.cpp:34]   --->   Operation 1260 'fadd' 'v11_9' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1261 [1/2] (5.91ns)   --->   "%v9_55 = fmul i32 %v0_load_56, i32 %v1_load_56" [kernel.cpp:32]   --->   Operation 1261 'fmul' 'v9_55' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1262 [1/2] (5.91ns)   --->   "%v9_56 = fmul i32 %v0_load_57, i32 %v1_load_57" [kernel.cpp:32]   --->   Operation 1262 'fmul' 'v9_56' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1263 [1/2] (1.29ns)   --->   "%v1_load_58 = load i12 %v1_addr_58" [kernel.cpp:31]   --->   Operation 1263 'load' 'v1_load_58' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 1264 [2/2] (5.91ns)   --->   "%v9_57 = fmul i32 %v0_load_58, i32 %v1_load_58" [kernel.cpp:32]   --->   Operation 1264 'fmul' 'v9_57' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1265 [1/2] (1.29ns)   --->   "%v1_load_59 = load i12 %v1_addr_59" [kernel.cpp:31]   --->   Operation 1265 'load' 'v1_load_59' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 1266 [2/2] (5.91ns)   --->   "%v9_58 = fmul i32 %v0_load_59, i32 %v1_load_59" [kernel.cpp:32]   --->   Operation 1266 'fmul' 'v9_58' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1267 [2/2] (1.29ns)   --->   "%v1_load_60 = load i12 %v1_addr_60" [kernel.cpp:31]   --->   Operation 1267 'load' 'v1_load_60' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 1268 [2/2] (1.29ns)   --->   "%v1_load_61 = load i12 %v1_addr_61" [kernel.cpp:31]   --->   Operation 1268 'load' 'v1_load_61' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 7.29>
ST_32 : Operation 1269 [1/2] (1.29ns)   --->   "%v0_load_60 = load i12 %v0_addr_60" [kernel.cpp:25]   --->   Operation 1269 'load' 'v0_load_60' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 1270 [1/2] (1.29ns)   --->   "%v0_load_61 = load i12 %v0_addr_61" [kernel.cpp:25]   --->   Operation 1270 'load' 'v0_load_61' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_125 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_122, i6 0" [kernel.cpp:25]   --->   Operation 1271 'bitconcatenate' 'tmp_125' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 1272 [1/1] (0.00ns)   --->   "%trunc_ln25_123 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1272 'trunc' 'trunc_ln25_123' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 1273 [1/1] (0.00ns)   --->   "%tmp_126 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_123, i6 0" [kernel.cpp:25]   --->   Operation 1273 'bitconcatenate' 'tmp_126' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 1274 [1/1] (0.36ns)   --->   "%select_ln25_127 = select i1 %icmp_ln26, i12 %tmp_125, i12 %tmp_126" [kernel.cpp:25]   --->   Operation 1274 'select' 'select_ln25_127' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1275 [1/1] (0.00ns)   --->   "%or_ln25_61 = or i12 %select_ln25_127, i12 62" [kernel.cpp:25]   --->   Operation 1275 'or' 'or_ln25_61' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln30_61 = zext i12 %or_ln25_61" [kernel.cpp:30]   --->   Operation 1276 'zext' 'zext_ln30_61' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 1277 [1/1] (0.00ns)   --->   "%v0_addr_62 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_61" [kernel.cpp:30]   --->   Operation 1277 'getelementptr' 'v0_addr_62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 1278 [2/2] (1.29ns)   --->   "%v0_load_62 = load i12 %v0_addr_62" [kernel.cpp:25]   --->   Operation 1278 'load' 'v0_load_62' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_127 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_124, i6 0" [kernel.cpp:25]   --->   Operation 1279 'bitconcatenate' 'tmp_127' <Predicate = (!icmp_ln25 & icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 1280 [1/1] (0.00ns)   --->   "%trunc_ln25_125 = trunc i7 %i_1" [kernel.cpp:25]   --->   Operation 1280 'trunc' 'trunc_ln25_125' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 1281 [1/1] (0.00ns)   --->   "%tmp_128 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25_125, i6 0" [kernel.cpp:25]   --->   Operation 1281 'bitconcatenate' 'tmp_128' <Predicate = (!icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 1282 [1/1] (0.36ns)   --->   "%select_ln25_128 = select i1 %icmp_ln26, i12 %tmp_127, i12 %tmp_128" [kernel.cpp:25]   --->   Operation 1282 'select' 'select_ln25_128' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1283 [1/1] (0.00ns)   --->   "%or_ln25_62 = or i12 %select_ln25_128, i12 63" [kernel.cpp:25]   --->   Operation 1283 'or' 'or_ln25_62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln30_62 = zext i12 %or_ln25_62" [kernel.cpp:30]   --->   Operation 1284 'zext' 'zext_ln30_62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 1285 [1/1] (0.00ns)   --->   "%v0_addr_63 = getelementptr i32 %v0, i64 0, i64 %zext_ln30_62" [kernel.cpp:30]   --->   Operation 1285 'getelementptr' 'v0_addr_63' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 1286 [2/2] (1.29ns)   --->   "%v0_load_63 = load i12 %v0_addr_63" [kernel.cpp:25]   --->   Operation 1286 'load' 'v0_load_63' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_155 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 31, i7 %select_ln25" [kernel.cpp:31]   --->   Operation 1287 'bitconcatenate' 'tmp_155' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 1288 [1/1] (0.00ns)   --->   "%v1_addr_62 = getelementptr i32 %v1, i64 0, i64 %tmp_155" [kernel.cpp:31]   --->   Operation 1288 'getelementptr' 'v1_addr_62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 1289 [1/1] (0.28ns)   --->   "%xor_ln31 = xor i7 %select_ln25, i7 64" [kernel.cpp:31]   --->   Operation 1289 'xor' 'xor_ln31' <Predicate = (!icmp_ln25)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln31_11 = sext i7 %xor_ln31" [kernel.cpp:31]   --->   Operation 1290 'sext' 'sext_ln31_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln31_36 = zext i12 %sext_ln31_11" [kernel.cpp:31]   --->   Operation 1291 'zext' 'zext_ln31_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 1292 [1/1] (0.00ns)   --->   "%v1_addr_63 = getelementptr i32 %v1, i64 0, i64 %zext_ln31_36" [kernel.cpp:31]   --->   Operation 1292 'getelementptr' 'v1_addr_63' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_32 : Operation 1293 [2/3] (7.29ns)   --->   "%v11_9 = fadd i32 %v11_8, i32 %v9_9" [kernel.cpp:34]   --->   Operation 1293 'fadd' 'v11_9' <Predicate = (!icmp_ln25)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1294 [1/2] (5.91ns)   --->   "%v9_57 = fmul i32 %v0_load_58, i32 %v1_load_58" [kernel.cpp:32]   --->   Operation 1294 'fmul' 'v9_57' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1295 [1/2] (5.91ns)   --->   "%v9_58 = fmul i32 %v0_load_59, i32 %v1_load_59" [kernel.cpp:32]   --->   Operation 1295 'fmul' 'v9_58' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1296 [1/2] (1.29ns)   --->   "%v1_load_60 = load i12 %v1_addr_60" [kernel.cpp:31]   --->   Operation 1296 'load' 'v1_load_60' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 1297 [2/2] (5.91ns)   --->   "%v9_59 = fmul i32 %v0_load_60, i32 %v1_load_60" [kernel.cpp:32]   --->   Operation 1297 'fmul' 'v9_59' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1298 [1/2] (1.29ns)   --->   "%v1_load_61 = load i12 %v1_addr_61" [kernel.cpp:31]   --->   Operation 1298 'load' 'v1_load_61' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 1299 [2/2] (5.91ns)   --->   "%v9_60 = fmul i32 %v0_load_61, i32 %v1_load_61" [kernel.cpp:32]   --->   Operation 1299 'fmul' 'v9_60' <Predicate = (!icmp_ln25)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1300 [2/2] (1.29ns)   --->   "%v1_load_62 = load i12 %v1_addr_62" [kernel.cpp:31]   --->   Operation 1300 'load' 'v1_load_62' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 1301 [2/2] (1.29ns)   --->   "%v1_load_63 = load i12 %v1_addr_63" [kernel.cpp:31]   --->   Operation 1301 'load' 'v1_load_63' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 33 <SV = 32> <Delay = 7.29>
ST_33 : Operation 1302 [1/2] (1.29ns)   --->   "%v0_load_62 = load i12 %v0_addr_62" [kernel.cpp:25]   --->   Operation 1302 'load' 'v0_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 1303 [1/2] (1.29ns)   --->   "%v0_load_63 = load i12 %v0_addr_63" [kernel.cpp:25]   --->   Operation 1303 'load' 'v0_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 1304 [1/3] (7.29ns)   --->   "%v11_9 = fadd i32 %v11_8, i32 %v9_9" [kernel.cpp:34]   --->   Operation 1304 'fadd' 'v11_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1305 [1/2] (5.91ns)   --->   "%v9_59 = fmul i32 %v0_load_60, i32 %v1_load_60" [kernel.cpp:32]   --->   Operation 1305 'fmul' 'v9_59' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1306 [1/2] (5.91ns)   --->   "%v9_60 = fmul i32 %v0_load_61, i32 %v1_load_61" [kernel.cpp:32]   --->   Operation 1306 'fmul' 'v9_60' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1307 [1/2] (1.29ns)   --->   "%v1_load_62 = load i12 %v1_addr_62" [kernel.cpp:31]   --->   Operation 1307 'load' 'v1_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 1308 [2/2] (5.91ns)   --->   "%v9_61 = fmul i32 %v0_load_62, i32 %v1_load_62" [kernel.cpp:32]   --->   Operation 1308 'fmul' 'v9_61' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1309 [1/2] (1.29ns)   --->   "%v1_load_63 = load i12 %v1_addr_63" [kernel.cpp:31]   --->   Operation 1309 'load' 'v1_load_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 1310 [2/2] (5.91ns)   --->   "%v9_62 = fmul i32 %v0_load_63, i32 %v1_load_63" [kernel.cpp:32]   --->   Operation 1310 'fmul' 'v9_62' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.29>
ST_34 : Operation 1311 [3/3] (7.29ns)   --->   "%v11_s = fadd i32 %v11_9, i32 %v9_s" [kernel.cpp:34]   --->   Operation 1311 'fadd' 'v11_s' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1312 [1/2] (5.91ns)   --->   "%v9_61 = fmul i32 %v0_load_62, i32 %v1_load_62" [kernel.cpp:32]   --->   Operation 1312 'fmul' 'v9_61' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1313 [1/2] (5.91ns)   --->   "%v9_62 = fmul i32 %v0_load_63, i32 %v1_load_63" [kernel.cpp:32]   --->   Operation 1313 'fmul' 'v9_62' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.29>
ST_35 : Operation 1314 [2/3] (7.29ns)   --->   "%v11_s = fadd i32 %v11_9, i32 %v9_s" [kernel.cpp:34]   --->   Operation 1314 'fadd' 'v11_s' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.29>
ST_36 : Operation 1315 [1/3] (7.29ns)   --->   "%v11_s = fadd i32 %v11_9, i32 %v9_s" [kernel.cpp:34]   --->   Operation 1315 'fadd' 'v11_s' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.29>
ST_37 : Operation 1316 [3/3] (7.29ns)   --->   "%v11_10 = fadd i32 %v11_s, i32 %v9_10" [kernel.cpp:34]   --->   Operation 1316 'fadd' 'v11_10' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.29>
ST_38 : Operation 1317 [2/3] (7.29ns)   --->   "%v11_10 = fadd i32 %v11_s, i32 %v9_10" [kernel.cpp:34]   --->   Operation 1317 'fadd' 'v11_10' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.29>
ST_39 : Operation 1318 [1/3] (7.29ns)   --->   "%v11_10 = fadd i32 %v11_s, i32 %v9_10" [kernel.cpp:34]   --->   Operation 1318 'fadd' 'v11_10' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.29>
ST_40 : Operation 1319 [3/3] (7.29ns)   --->   "%v11_11 = fadd i32 %v11_10, i32 %v9_11" [kernel.cpp:34]   --->   Operation 1319 'fadd' 'v11_11' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.29>
ST_41 : Operation 1320 [2/3] (7.29ns)   --->   "%v11_11 = fadd i32 %v11_10, i32 %v9_11" [kernel.cpp:34]   --->   Operation 1320 'fadd' 'v11_11' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.29>
ST_42 : Operation 1321 [1/3] (7.29ns)   --->   "%v11_11 = fadd i32 %v11_10, i32 %v9_11" [kernel.cpp:34]   --->   Operation 1321 'fadd' 'v11_11' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.29>
ST_43 : Operation 1322 [3/3] (7.29ns)   --->   "%v11_12 = fadd i32 %v11_11, i32 %v9_12" [kernel.cpp:34]   --->   Operation 1322 'fadd' 'v11_12' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.29>
ST_44 : Operation 1323 [2/3] (7.29ns)   --->   "%v11_12 = fadd i32 %v11_11, i32 %v9_12" [kernel.cpp:34]   --->   Operation 1323 'fadd' 'v11_12' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.29>
ST_45 : Operation 1324 [1/3] (7.29ns)   --->   "%v11_12 = fadd i32 %v11_11, i32 %v9_12" [kernel.cpp:34]   --->   Operation 1324 'fadd' 'v11_12' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.29>
ST_46 : Operation 1325 [3/3] (7.29ns)   --->   "%v11_13 = fadd i32 %v11_12, i32 %v9_13" [kernel.cpp:34]   --->   Operation 1325 'fadd' 'v11_13' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.29>
ST_47 : Operation 1326 [2/3] (7.29ns)   --->   "%v11_13 = fadd i32 %v11_12, i32 %v9_13" [kernel.cpp:34]   --->   Operation 1326 'fadd' 'v11_13' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.29>
ST_48 : Operation 1327 [1/3] (7.29ns)   --->   "%v11_13 = fadd i32 %v11_12, i32 %v9_13" [kernel.cpp:34]   --->   Operation 1327 'fadd' 'v11_13' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.29>
ST_49 : Operation 1328 [3/3] (7.29ns)   --->   "%v11_14 = fadd i32 %v11_13, i32 %v9_14" [kernel.cpp:34]   --->   Operation 1328 'fadd' 'v11_14' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.29>
ST_50 : Operation 1329 [2/3] (7.29ns)   --->   "%v11_14 = fadd i32 %v11_13, i32 %v9_14" [kernel.cpp:34]   --->   Operation 1329 'fadd' 'v11_14' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.29>
ST_51 : Operation 1330 [1/3] (7.29ns)   --->   "%v11_14 = fadd i32 %v11_13, i32 %v9_14" [kernel.cpp:34]   --->   Operation 1330 'fadd' 'v11_14' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.29>
ST_52 : Operation 1331 [3/3] (7.29ns)   --->   "%v11_15 = fadd i32 %v11_14, i32 %v9_15" [kernel.cpp:34]   --->   Operation 1331 'fadd' 'v11_15' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.29>
ST_53 : Operation 1332 [2/3] (7.29ns)   --->   "%v11_15 = fadd i32 %v11_14, i32 %v9_15" [kernel.cpp:34]   --->   Operation 1332 'fadd' 'v11_15' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.29>
ST_54 : Operation 1333 [1/3] (7.29ns)   --->   "%v11_15 = fadd i32 %v11_14, i32 %v9_15" [kernel.cpp:34]   --->   Operation 1333 'fadd' 'v11_15' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.29>
ST_55 : Operation 1334 [3/3] (7.29ns)   --->   "%v11_16 = fadd i32 %v11_15, i32 %v9_16" [kernel.cpp:34]   --->   Operation 1334 'fadd' 'v11_16' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.29>
ST_56 : Operation 1335 [2/3] (7.29ns)   --->   "%v11_16 = fadd i32 %v11_15, i32 %v9_16" [kernel.cpp:34]   --->   Operation 1335 'fadd' 'v11_16' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.29>
ST_57 : Operation 1336 [1/3] (7.29ns)   --->   "%v11_16 = fadd i32 %v11_15, i32 %v9_16" [kernel.cpp:34]   --->   Operation 1336 'fadd' 'v11_16' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.29>
ST_58 : Operation 1337 [3/3] (7.29ns)   --->   "%v11_17 = fadd i32 %v11_16, i32 %v9_17" [kernel.cpp:34]   --->   Operation 1337 'fadd' 'v11_17' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.29>
ST_59 : Operation 1338 [2/3] (7.29ns)   --->   "%v11_17 = fadd i32 %v11_16, i32 %v9_17" [kernel.cpp:34]   --->   Operation 1338 'fadd' 'v11_17' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.29>
ST_60 : Operation 1339 [1/3] (7.29ns)   --->   "%v11_17 = fadd i32 %v11_16, i32 %v9_17" [kernel.cpp:34]   --->   Operation 1339 'fadd' 'v11_17' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.29>
ST_61 : Operation 1340 [3/3] (7.29ns)   --->   "%v11_18 = fadd i32 %v11_17, i32 %v9_18" [kernel.cpp:34]   --->   Operation 1340 'fadd' 'v11_18' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.29>
ST_62 : Operation 1341 [2/3] (7.29ns)   --->   "%v11_18 = fadd i32 %v11_17, i32 %v9_18" [kernel.cpp:34]   --->   Operation 1341 'fadd' 'v11_18' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.29>
ST_63 : Operation 1342 [1/3] (7.29ns)   --->   "%v11_18 = fadd i32 %v11_17, i32 %v9_18" [kernel.cpp:34]   --->   Operation 1342 'fadd' 'v11_18' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.29>
ST_64 : Operation 1343 [3/3] (7.29ns)   --->   "%v11_19 = fadd i32 %v11_18, i32 %v9_19" [kernel.cpp:34]   --->   Operation 1343 'fadd' 'v11_19' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.29>
ST_65 : Operation 1344 [2/3] (7.29ns)   --->   "%v11_19 = fadd i32 %v11_18, i32 %v9_19" [kernel.cpp:34]   --->   Operation 1344 'fadd' 'v11_19' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.29>
ST_66 : Operation 1345 [1/3] (7.29ns)   --->   "%v11_19 = fadd i32 %v11_18, i32 %v9_19" [kernel.cpp:34]   --->   Operation 1345 'fadd' 'v11_19' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.29>
ST_67 : Operation 1346 [3/3] (7.29ns)   --->   "%v11_20 = fadd i32 %v11_19, i32 %v9_20" [kernel.cpp:34]   --->   Operation 1346 'fadd' 'v11_20' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.29>
ST_68 : Operation 1347 [2/3] (7.29ns)   --->   "%v11_20 = fadd i32 %v11_19, i32 %v9_20" [kernel.cpp:34]   --->   Operation 1347 'fadd' 'v11_20' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.29>
ST_69 : Operation 1348 [1/3] (7.29ns)   --->   "%v11_20 = fadd i32 %v11_19, i32 %v9_20" [kernel.cpp:34]   --->   Operation 1348 'fadd' 'v11_20' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.29>
ST_70 : Operation 1349 [3/3] (7.29ns)   --->   "%v11_21 = fadd i32 %v11_20, i32 %v9_21" [kernel.cpp:34]   --->   Operation 1349 'fadd' 'v11_21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.29>
ST_71 : Operation 1350 [2/3] (7.29ns)   --->   "%v11_21 = fadd i32 %v11_20, i32 %v9_21" [kernel.cpp:34]   --->   Operation 1350 'fadd' 'v11_21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.29>
ST_72 : Operation 1351 [1/3] (7.29ns)   --->   "%v11_21 = fadd i32 %v11_20, i32 %v9_21" [kernel.cpp:34]   --->   Operation 1351 'fadd' 'v11_21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.29>
ST_73 : Operation 1352 [3/3] (7.29ns)   --->   "%v11_22 = fadd i32 %v11_21, i32 %v9_22" [kernel.cpp:34]   --->   Operation 1352 'fadd' 'v11_22' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.29>
ST_74 : Operation 1353 [2/3] (7.29ns)   --->   "%v11_22 = fadd i32 %v11_21, i32 %v9_22" [kernel.cpp:34]   --->   Operation 1353 'fadd' 'v11_22' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.29>
ST_75 : Operation 1354 [1/3] (7.29ns)   --->   "%v11_22 = fadd i32 %v11_21, i32 %v9_22" [kernel.cpp:34]   --->   Operation 1354 'fadd' 'v11_22' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.29>
ST_76 : Operation 1355 [3/3] (7.29ns)   --->   "%v11_23 = fadd i32 %v11_22, i32 %v9_23" [kernel.cpp:34]   --->   Operation 1355 'fadd' 'v11_23' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.29>
ST_77 : Operation 1356 [2/3] (7.29ns)   --->   "%v11_23 = fadd i32 %v11_22, i32 %v9_23" [kernel.cpp:34]   --->   Operation 1356 'fadd' 'v11_23' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.29>
ST_78 : Operation 1357 [1/3] (7.29ns)   --->   "%v11_23 = fadd i32 %v11_22, i32 %v9_23" [kernel.cpp:34]   --->   Operation 1357 'fadd' 'v11_23' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.29>
ST_79 : Operation 1358 [3/3] (7.29ns)   --->   "%v11_24 = fadd i32 %v11_23, i32 %v9_24" [kernel.cpp:34]   --->   Operation 1358 'fadd' 'v11_24' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.29>
ST_80 : Operation 1359 [2/3] (7.29ns)   --->   "%v11_24 = fadd i32 %v11_23, i32 %v9_24" [kernel.cpp:34]   --->   Operation 1359 'fadd' 'v11_24' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.29>
ST_81 : Operation 1360 [1/3] (7.29ns)   --->   "%v11_24 = fadd i32 %v11_23, i32 %v9_24" [kernel.cpp:34]   --->   Operation 1360 'fadd' 'v11_24' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.29>
ST_82 : Operation 1361 [3/3] (7.29ns)   --->   "%v11_25 = fadd i32 %v11_24, i32 %v9_25" [kernel.cpp:34]   --->   Operation 1361 'fadd' 'v11_25' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.29>
ST_83 : Operation 1362 [2/3] (7.29ns)   --->   "%v11_25 = fadd i32 %v11_24, i32 %v9_25" [kernel.cpp:34]   --->   Operation 1362 'fadd' 'v11_25' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.29>
ST_84 : Operation 1363 [1/3] (7.29ns)   --->   "%v11_25 = fadd i32 %v11_24, i32 %v9_25" [kernel.cpp:34]   --->   Operation 1363 'fadd' 'v11_25' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.29>
ST_85 : Operation 1364 [3/3] (7.29ns)   --->   "%v11_26 = fadd i32 %v11_25, i32 %v9_26" [kernel.cpp:34]   --->   Operation 1364 'fadd' 'v11_26' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.29>
ST_86 : Operation 1365 [2/3] (7.29ns)   --->   "%v11_26 = fadd i32 %v11_25, i32 %v9_26" [kernel.cpp:34]   --->   Operation 1365 'fadd' 'v11_26' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.29>
ST_87 : Operation 1366 [1/3] (7.29ns)   --->   "%v11_26 = fadd i32 %v11_25, i32 %v9_26" [kernel.cpp:34]   --->   Operation 1366 'fadd' 'v11_26' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.29>
ST_88 : Operation 1367 [3/3] (7.29ns)   --->   "%v11_27 = fadd i32 %v11_26, i32 %v9_27" [kernel.cpp:34]   --->   Operation 1367 'fadd' 'v11_27' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.29>
ST_89 : Operation 1368 [2/3] (7.29ns)   --->   "%v11_27 = fadd i32 %v11_26, i32 %v9_27" [kernel.cpp:34]   --->   Operation 1368 'fadd' 'v11_27' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.29>
ST_90 : Operation 1369 [1/3] (7.29ns)   --->   "%v11_27 = fadd i32 %v11_26, i32 %v9_27" [kernel.cpp:34]   --->   Operation 1369 'fadd' 'v11_27' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.29>
ST_91 : Operation 1370 [3/3] (7.29ns)   --->   "%v11_28 = fadd i32 %v11_27, i32 %v9_28" [kernel.cpp:34]   --->   Operation 1370 'fadd' 'v11_28' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.29>
ST_92 : Operation 1371 [2/3] (7.29ns)   --->   "%v11_28 = fadd i32 %v11_27, i32 %v9_28" [kernel.cpp:34]   --->   Operation 1371 'fadd' 'v11_28' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.29>
ST_93 : Operation 1372 [1/3] (7.29ns)   --->   "%v11_28 = fadd i32 %v11_27, i32 %v9_28" [kernel.cpp:34]   --->   Operation 1372 'fadd' 'v11_28' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.29>
ST_94 : Operation 1373 [3/3] (7.29ns)   --->   "%v11_29 = fadd i32 %v11_28, i32 %v9_29" [kernel.cpp:34]   --->   Operation 1373 'fadd' 'v11_29' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.29>
ST_95 : Operation 1374 [2/3] (7.29ns)   --->   "%v11_29 = fadd i32 %v11_28, i32 %v9_29" [kernel.cpp:34]   --->   Operation 1374 'fadd' 'v11_29' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.29>
ST_96 : Operation 1375 [1/3] (7.29ns)   --->   "%v11_29 = fadd i32 %v11_28, i32 %v9_29" [kernel.cpp:34]   --->   Operation 1375 'fadd' 'v11_29' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.29>
ST_97 : Operation 1376 [3/3] (7.29ns)   --->   "%v11_30 = fadd i32 %v11_29, i32 %v9_30" [kernel.cpp:34]   --->   Operation 1376 'fadd' 'v11_30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.29>
ST_98 : Operation 1377 [2/3] (7.29ns)   --->   "%v11_30 = fadd i32 %v11_29, i32 %v9_30" [kernel.cpp:34]   --->   Operation 1377 'fadd' 'v11_30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.29>
ST_99 : Operation 1378 [1/3] (7.29ns)   --->   "%v11_30 = fadd i32 %v11_29, i32 %v9_30" [kernel.cpp:34]   --->   Operation 1378 'fadd' 'v11_30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.29>
ST_100 : Operation 1379 [3/3] (7.29ns)   --->   "%v11_31 = fadd i32 %v11_30, i32 %v9_31" [kernel.cpp:34]   --->   Operation 1379 'fadd' 'v11_31' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.29>
ST_101 : Operation 1380 [2/3] (7.29ns)   --->   "%v11_31 = fadd i32 %v11_30, i32 %v9_31" [kernel.cpp:34]   --->   Operation 1380 'fadd' 'v11_31' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.29>
ST_102 : Operation 1381 [1/3] (7.29ns)   --->   "%v11_31 = fadd i32 %v11_30, i32 %v9_31" [kernel.cpp:34]   --->   Operation 1381 'fadd' 'v11_31' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.29>
ST_103 : Operation 1382 [3/3] (7.29ns)   --->   "%v11_32 = fadd i32 %v11_31, i32 %v9_32" [kernel.cpp:34]   --->   Operation 1382 'fadd' 'v11_32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.29>
ST_104 : Operation 1383 [2/3] (7.29ns)   --->   "%v11_32 = fadd i32 %v11_31, i32 %v9_32" [kernel.cpp:34]   --->   Operation 1383 'fadd' 'v11_32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.29>
ST_105 : Operation 1384 [1/3] (7.29ns)   --->   "%v11_32 = fadd i32 %v11_31, i32 %v9_32" [kernel.cpp:34]   --->   Operation 1384 'fadd' 'v11_32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.29>
ST_106 : Operation 1385 [3/3] (7.29ns)   --->   "%v11_33 = fadd i32 %v11_32, i32 %v9_33" [kernel.cpp:34]   --->   Operation 1385 'fadd' 'v11_33' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.29>
ST_107 : Operation 1386 [2/3] (7.29ns)   --->   "%v11_33 = fadd i32 %v11_32, i32 %v9_33" [kernel.cpp:34]   --->   Operation 1386 'fadd' 'v11_33' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.29>
ST_108 : Operation 1387 [1/3] (7.29ns)   --->   "%v11_33 = fadd i32 %v11_32, i32 %v9_33" [kernel.cpp:34]   --->   Operation 1387 'fadd' 'v11_33' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.29>
ST_109 : Operation 1388 [3/3] (7.29ns)   --->   "%v11_34 = fadd i32 %v11_33, i32 %v9_34" [kernel.cpp:34]   --->   Operation 1388 'fadd' 'v11_34' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.29>
ST_110 : Operation 1389 [2/3] (7.29ns)   --->   "%v11_34 = fadd i32 %v11_33, i32 %v9_34" [kernel.cpp:34]   --->   Operation 1389 'fadd' 'v11_34' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.29>
ST_111 : Operation 1390 [1/3] (7.29ns)   --->   "%v11_34 = fadd i32 %v11_33, i32 %v9_34" [kernel.cpp:34]   --->   Operation 1390 'fadd' 'v11_34' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.29>
ST_112 : Operation 1391 [3/3] (7.29ns)   --->   "%v11_35 = fadd i32 %v11_34, i32 %v9_35" [kernel.cpp:34]   --->   Operation 1391 'fadd' 'v11_35' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.29>
ST_113 : Operation 1392 [2/3] (7.29ns)   --->   "%v11_35 = fadd i32 %v11_34, i32 %v9_35" [kernel.cpp:34]   --->   Operation 1392 'fadd' 'v11_35' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.29>
ST_114 : Operation 1393 [1/3] (7.29ns)   --->   "%v11_35 = fadd i32 %v11_34, i32 %v9_35" [kernel.cpp:34]   --->   Operation 1393 'fadd' 'v11_35' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.29>
ST_115 : Operation 1394 [3/3] (7.29ns)   --->   "%v11_36 = fadd i32 %v11_35, i32 %v9_36" [kernel.cpp:34]   --->   Operation 1394 'fadd' 'v11_36' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.29>
ST_116 : Operation 1395 [2/3] (7.29ns)   --->   "%v11_36 = fadd i32 %v11_35, i32 %v9_36" [kernel.cpp:34]   --->   Operation 1395 'fadd' 'v11_36' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.29>
ST_117 : Operation 1396 [1/3] (7.29ns)   --->   "%v11_36 = fadd i32 %v11_35, i32 %v9_36" [kernel.cpp:34]   --->   Operation 1396 'fadd' 'v11_36' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.29>
ST_118 : Operation 1397 [3/3] (7.29ns)   --->   "%v11_37 = fadd i32 %v11_36, i32 %v9_37" [kernel.cpp:34]   --->   Operation 1397 'fadd' 'v11_37' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.29>
ST_119 : Operation 1398 [2/3] (7.29ns)   --->   "%v11_37 = fadd i32 %v11_36, i32 %v9_37" [kernel.cpp:34]   --->   Operation 1398 'fadd' 'v11_37' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.29>
ST_120 : Operation 1399 [1/3] (7.29ns)   --->   "%v11_37 = fadd i32 %v11_36, i32 %v9_37" [kernel.cpp:34]   --->   Operation 1399 'fadd' 'v11_37' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.29>
ST_121 : Operation 1400 [3/3] (7.29ns)   --->   "%v11_38 = fadd i32 %v11_37, i32 %v9_38" [kernel.cpp:34]   --->   Operation 1400 'fadd' 'v11_38' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.29>
ST_122 : Operation 1401 [2/3] (7.29ns)   --->   "%v11_38 = fadd i32 %v11_37, i32 %v9_38" [kernel.cpp:34]   --->   Operation 1401 'fadd' 'v11_38' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.29>
ST_123 : Operation 1402 [1/3] (7.29ns)   --->   "%v11_38 = fadd i32 %v11_37, i32 %v9_38" [kernel.cpp:34]   --->   Operation 1402 'fadd' 'v11_38' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.29>
ST_124 : Operation 1403 [3/3] (7.29ns)   --->   "%v11_39 = fadd i32 %v11_38, i32 %v9_39" [kernel.cpp:34]   --->   Operation 1403 'fadd' 'v11_39' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.29>
ST_125 : Operation 1404 [2/3] (7.29ns)   --->   "%v11_39 = fadd i32 %v11_38, i32 %v9_39" [kernel.cpp:34]   --->   Operation 1404 'fadd' 'v11_39' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.29>
ST_126 : Operation 1405 [1/3] (7.29ns)   --->   "%v11_39 = fadd i32 %v11_38, i32 %v9_39" [kernel.cpp:34]   --->   Operation 1405 'fadd' 'v11_39' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.29>
ST_127 : Operation 1406 [3/3] (7.29ns)   --->   "%v11_40 = fadd i32 %v11_39, i32 %v9_40" [kernel.cpp:34]   --->   Operation 1406 'fadd' 'v11_40' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.29>
ST_128 : Operation 1407 [2/3] (7.29ns)   --->   "%v11_40 = fadd i32 %v11_39, i32 %v9_40" [kernel.cpp:34]   --->   Operation 1407 'fadd' 'v11_40' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.29>
ST_129 : Operation 1408 [1/3] (7.29ns)   --->   "%v11_40 = fadd i32 %v11_39, i32 %v9_40" [kernel.cpp:34]   --->   Operation 1408 'fadd' 'v11_40' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.29>
ST_130 : Operation 1409 [3/3] (7.29ns)   --->   "%v11_41 = fadd i32 %v11_40, i32 %v9_41" [kernel.cpp:34]   --->   Operation 1409 'fadd' 'v11_41' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.29>
ST_131 : Operation 1410 [2/3] (7.29ns)   --->   "%v11_41 = fadd i32 %v11_40, i32 %v9_41" [kernel.cpp:34]   --->   Operation 1410 'fadd' 'v11_41' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.29>
ST_132 : Operation 1411 [1/3] (7.29ns)   --->   "%v11_41 = fadd i32 %v11_40, i32 %v9_41" [kernel.cpp:34]   --->   Operation 1411 'fadd' 'v11_41' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.29>
ST_133 : Operation 1412 [3/3] (7.29ns)   --->   "%v11_42 = fadd i32 %v11_41, i32 %v9_42" [kernel.cpp:34]   --->   Operation 1412 'fadd' 'v11_42' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.29>
ST_134 : Operation 1413 [2/3] (7.29ns)   --->   "%v11_42 = fadd i32 %v11_41, i32 %v9_42" [kernel.cpp:34]   --->   Operation 1413 'fadd' 'v11_42' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.29>
ST_135 : Operation 1414 [1/3] (7.29ns)   --->   "%v11_42 = fadd i32 %v11_41, i32 %v9_42" [kernel.cpp:34]   --->   Operation 1414 'fadd' 'v11_42' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.29>
ST_136 : Operation 1415 [3/3] (7.29ns)   --->   "%v11_43 = fadd i32 %v11_42, i32 %v9_43" [kernel.cpp:34]   --->   Operation 1415 'fadd' 'v11_43' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.29>
ST_137 : Operation 1416 [2/3] (7.29ns)   --->   "%v11_43 = fadd i32 %v11_42, i32 %v9_43" [kernel.cpp:34]   --->   Operation 1416 'fadd' 'v11_43' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.29>
ST_138 : Operation 1417 [1/3] (7.29ns)   --->   "%v11_43 = fadd i32 %v11_42, i32 %v9_43" [kernel.cpp:34]   --->   Operation 1417 'fadd' 'v11_43' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.29>
ST_139 : Operation 1418 [3/3] (7.29ns)   --->   "%v11_44 = fadd i32 %v11_43, i32 %v9_44" [kernel.cpp:34]   --->   Operation 1418 'fadd' 'v11_44' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.29>
ST_140 : Operation 1419 [2/3] (7.29ns)   --->   "%v11_44 = fadd i32 %v11_43, i32 %v9_44" [kernel.cpp:34]   --->   Operation 1419 'fadd' 'v11_44' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.29>
ST_141 : Operation 1420 [1/3] (7.29ns)   --->   "%v11_44 = fadd i32 %v11_43, i32 %v9_44" [kernel.cpp:34]   --->   Operation 1420 'fadd' 'v11_44' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.29>
ST_142 : Operation 1421 [3/3] (7.29ns)   --->   "%v11_45 = fadd i32 %v11_44, i32 %v9_45" [kernel.cpp:34]   --->   Operation 1421 'fadd' 'v11_45' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.29>
ST_143 : Operation 1422 [2/3] (7.29ns)   --->   "%v11_45 = fadd i32 %v11_44, i32 %v9_45" [kernel.cpp:34]   --->   Operation 1422 'fadd' 'v11_45' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.29>
ST_144 : Operation 1423 [1/3] (7.29ns)   --->   "%v11_45 = fadd i32 %v11_44, i32 %v9_45" [kernel.cpp:34]   --->   Operation 1423 'fadd' 'v11_45' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.29>
ST_145 : Operation 1424 [3/3] (7.29ns)   --->   "%v11_46 = fadd i32 %v11_45, i32 %v9_46" [kernel.cpp:34]   --->   Operation 1424 'fadd' 'v11_46' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.29>
ST_146 : Operation 1425 [2/3] (7.29ns)   --->   "%v11_46 = fadd i32 %v11_45, i32 %v9_46" [kernel.cpp:34]   --->   Operation 1425 'fadd' 'v11_46' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.29>
ST_147 : Operation 1426 [1/3] (7.29ns)   --->   "%v11_46 = fadd i32 %v11_45, i32 %v9_46" [kernel.cpp:34]   --->   Operation 1426 'fadd' 'v11_46' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.29>
ST_148 : Operation 1427 [3/3] (7.29ns)   --->   "%v11_47 = fadd i32 %v11_46, i32 %v9_47" [kernel.cpp:34]   --->   Operation 1427 'fadd' 'v11_47' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.29>
ST_149 : Operation 1428 [2/3] (7.29ns)   --->   "%v11_47 = fadd i32 %v11_46, i32 %v9_47" [kernel.cpp:34]   --->   Operation 1428 'fadd' 'v11_47' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.29>
ST_150 : Operation 1429 [1/3] (7.29ns)   --->   "%v11_47 = fadd i32 %v11_46, i32 %v9_47" [kernel.cpp:34]   --->   Operation 1429 'fadd' 'v11_47' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.29>
ST_151 : Operation 1430 [3/3] (7.29ns)   --->   "%v11_48 = fadd i32 %v11_47, i32 %v9_48" [kernel.cpp:34]   --->   Operation 1430 'fadd' 'v11_48' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.29>
ST_152 : Operation 1431 [2/3] (7.29ns)   --->   "%v11_48 = fadd i32 %v11_47, i32 %v9_48" [kernel.cpp:34]   --->   Operation 1431 'fadd' 'v11_48' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.29>
ST_153 : Operation 1432 [1/3] (7.29ns)   --->   "%v11_48 = fadd i32 %v11_47, i32 %v9_48" [kernel.cpp:34]   --->   Operation 1432 'fadd' 'v11_48' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.29>
ST_154 : Operation 1433 [3/3] (7.29ns)   --->   "%v11_49 = fadd i32 %v11_48, i32 %v9_49" [kernel.cpp:34]   --->   Operation 1433 'fadd' 'v11_49' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.29>
ST_155 : Operation 1434 [2/3] (7.29ns)   --->   "%v11_49 = fadd i32 %v11_48, i32 %v9_49" [kernel.cpp:34]   --->   Operation 1434 'fadd' 'v11_49' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.29>
ST_156 : Operation 1435 [1/3] (7.29ns)   --->   "%v11_49 = fadd i32 %v11_48, i32 %v9_49" [kernel.cpp:34]   --->   Operation 1435 'fadd' 'v11_49' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.29>
ST_157 : Operation 1436 [3/3] (7.29ns)   --->   "%v11_50 = fadd i32 %v11_49, i32 %v9_50" [kernel.cpp:34]   --->   Operation 1436 'fadd' 'v11_50' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.29>
ST_158 : Operation 1437 [2/3] (7.29ns)   --->   "%v11_50 = fadd i32 %v11_49, i32 %v9_50" [kernel.cpp:34]   --->   Operation 1437 'fadd' 'v11_50' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.29>
ST_159 : Operation 1438 [1/3] (7.29ns)   --->   "%v11_50 = fadd i32 %v11_49, i32 %v9_50" [kernel.cpp:34]   --->   Operation 1438 'fadd' 'v11_50' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.29>
ST_160 : Operation 1439 [3/3] (7.29ns)   --->   "%v11_51 = fadd i32 %v11_50, i32 %v9_51" [kernel.cpp:34]   --->   Operation 1439 'fadd' 'v11_51' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.29>
ST_161 : Operation 1440 [2/3] (7.29ns)   --->   "%v11_51 = fadd i32 %v11_50, i32 %v9_51" [kernel.cpp:34]   --->   Operation 1440 'fadd' 'v11_51' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.29>
ST_162 : Operation 1441 [1/3] (7.29ns)   --->   "%v11_51 = fadd i32 %v11_50, i32 %v9_51" [kernel.cpp:34]   --->   Operation 1441 'fadd' 'v11_51' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.29>
ST_163 : Operation 1442 [3/3] (7.29ns)   --->   "%v11_52 = fadd i32 %v11_51, i32 %v9_52" [kernel.cpp:34]   --->   Operation 1442 'fadd' 'v11_52' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.29>
ST_164 : Operation 1443 [2/3] (7.29ns)   --->   "%v11_52 = fadd i32 %v11_51, i32 %v9_52" [kernel.cpp:34]   --->   Operation 1443 'fadd' 'v11_52' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1482 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [kernel.cpp:41]   --->   Operation 1482 'ret' 'ret_ln41' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 165 <SV = 164> <Delay = 7.29>
ST_165 : Operation 1444 [1/3] (7.29ns)   --->   "%v11_52 = fadd i32 %v11_51, i32 %v9_52" [kernel.cpp:34]   --->   Operation 1444 'fadd' 'v11_52' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.29>
ST_166 : Operation 1445 [3/3] (7.29ns)   --->   "%v11_53 = fadd i32 %v11_52, i32 %v9_53" [kernel.cpp:34]   --->   Operation 1445 'fadd' 'v11_53' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.29>
ST_167 : Operation 1446 [2/3] (7.29ns)   --->   "%v11_53 = fadd i32 %v11_52, i32 %v9_53" [kernel.cpp:34]   --->   Operation 1446 'fadd' 'v11_53' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.29>
ST_168 : Operation 1447 [1/3] (7.29ns)   --->   "%v11_53 = fadd i32 %v11_52, i32 %v9_53" [kernel.cpp:34]   --->   Operation 1447 'fadd' 'v11_53' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.29>
ST_169 : Operation 1448 [3/3] (7.29ns)   --->   "%v11_54 = fadd i32 %v11_53, i32 %v9_54" [kernel.cpp:34]   --->   Operation 1448 'fadd' 'v11_54' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.29>
ST_170 : Operation 1449 [2/3] (7.29ns)   --->   "%v11_54 = fadd i32 %v11_53, i32 %v9_54" [kernel.cpp:34]   --->   Operation 1449 'fadd' 'v11_54' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.29>
ST_171 : Operation 1450 [1/3] (7.29ns)   --->   "%v11_54 = fadd i32 %v11_53, i32 %v9_54" [kernel.cpp:34]   --->   Operation 1450 'fadd' 'v11_54' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.29>
ST_172 : Operation 1451 [3/3] (7.29ns)   --->   "%v11_55 = fadd i32 %v11_54, i32 %v9_55" [kernel.cpp:34]   --->   Operation 1451 'fadd' 'v11_55' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.29>
ST_173 : Operation 1452 [2/3] (7.29ns)   --->   "%v11_55 = fadd i32 %v11_54, i32 %v9_55" [kernel.cpp:34]   --->   Operation 1452 'fadd' 'v11_55' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.29>
ST_174 : Operation 1453 [1/3] (7.29ns)   --->   "%v11_55 = fadd i32 %v11_54, i32 %v9_55" [kernel.cpp:34]   --->   Operation 1453 'fadd' 'v11_55' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.29>
ST_175 : Operation 1454 [3/3] (7.29ns)   --->   "%v11_56 = fadd i32 %v11_55, i32 %v9_56" [kernel.cpp:34]   --->   Operation 1454 'fadd' 'v11_56' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.29>
ST_176 : Operation 1455 [2/3] (7.29ns)   --->   "%v11_56 = fadd i32 %v11_55, i32 %v9_56" [kernel.cpp:34]   --->   Operation 1455 'fadd' 'v11_56' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.29>
ST_177 : Operation 1456 [1/3] (7.29ns)   --->   "%v11_56 = fadd i32 %v11_55, i32 %v9_56" [kernel.cpp:34]   --->   Operation 1456 'fadd' 'v11_56' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.29>
ST_178 : Operation 1457 [3/3] (7.29ns)   --->   "%v11_57 = fadd i32 %v11_56, i32 %v9_57" [kernel.cpp:34]   --->   Operation 1457 'fadd' 'v11_57' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 7.29>
ST_179 : Operation 1458 [2/3] (7.29ns)   --->   "%v11_57 = fadd i32 %v11_56, i32 %v9_57" [kernel.cpp:34]   --->   Operation 1458 'fadd' 'v11_57' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.29>
ST_180 : Operation 1459 [1/3] (7.29ns)   --->   "%v11_57 = fadd i32 %v11_56, i32 %v9_57" [kernel.cpp:34]   --->   Operation 1459 'fadd' 'v11_57' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.29>
ST_181 : Operation 1460 [3/3] (7.29ns)   --->   "%v11_58 = fadd i32 %v11_57, i32 %v9_58" [kernel.cpp:34]   --->   Operation 1460 'fadd' 'v11_58' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.29>
ST_182 : Operation 1461 [2/3] (7.29ns)   --->   "%v11_58 = fadd i32 %v11_57, i32 %v9_58" [kernel.cpp:34]   --->   Operation 1461 'fadd' 'v11_58' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.29>
ST_183 : Operation 1462 [1/3] (7.29ns)   --->   "%v11_58 = fadd i32 %v11_57, i32 %v9_58" [kernel.cpp:34]   --->   Operation 1462 'fadd' 'v11_58' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.29>
ST_184 : Operation 1463 [3/3] (7.29ns)   --->   "%v11_59 = fadd i32 %v11_58, i32 %v9_59" [kernel.cpp:34]   --->   Operation 1463 'fadd' 'v11_59' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.29>
ST_185 : Operation 1464 [2/3] (7.29ns)   --->   "%v11_59 = fadd i32 %v11_58, i32 %v9_59" [kernel.cpp:34]   --->   Operation 1464 'fadd' 'v11_59' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 7.29>
ST_186 : Operation 1465 [1/3] (7.29ns)   --->   "%v11_59 = fadd i32 %v11_58, i32 %v9_59" [kernel.cpp:34]   --->   Operation 1465 'fadd' 'v11_59' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.29>
ST_187 : Operation 1466 [3/3] (7.29ns)   --->   "%v11_60 = fadd i32 %v11_59, i32 %v9_60" [kernel.cpp:34]   --->   Operation 1466 'fadd' 'v11_60' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.29>
ST_188 : Operation 1467 [2/3] (7.29ns)   --->   "%v11_60 = fadd i32 %v11_59, i32 %v9_60" [kernel.cpp:34]   --->   Operation 1467 'fadd' 'v11_60' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.29>
ST_189 : Operation 1468 [1/3] (7.29ns)   --->   "%v11_60 = fadd i32 %v11_59, i32 %v9_60" [kernel.cpp:34]   --->   Operation 1468 'fadd' 'v11_60' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 7.29>
ST_190 : Operation 1469 [3/3] (7.29ns)   --->   "%v11_61 = fadd i32 %v11_60, i32 %v9_61" [kernel.cpp:34]   --->   Operation 1469 'fadd' 'v11_61' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 7.29>
ST_191 : Operation 1470 [2/3] (7.29ns)   --->   "%v11_61 = fadd i32 %v11_60, i32 %v9_61" [kernel.cpp:34]   --->   Operation 1470 'fadd' 'v11_61' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.29>
ST_192 : Operation 1471 [1/3] (7.29ns)   --->   "%v11_61 = fadd i32 %v11_60, i32 %v9_61" [kernel.cpp:34]   --->   Operation 1471 'fadd' 'v11_61' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.29>
ST_193 : Operation 1472 [3/3] (7.29ns)   --->   "%v11_62 = fadd i32 %v11_61, i32 %v9_62" [kernel.cpp:34]   --->   Operation 1472 'fadd' 'v11_62' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 7.29>
ST_194 : Operation 1473 [2/3] (7.29ns)   --->   "%v11_62 = fadd i32 %v11_61, i32 %v9_62" [kernel.cpp:34]   --->   Operation 1473 'fadd' 'v11_62' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 7.29>
ST_195 : Operation 1474 [1/3] (7.29ns)   --->   "%v11_62 = fadd i32 %v11_61, i32 %v9_62" [kernel.cpp:34]   --->   Operation 1474 'fadd' 'v11_62' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 2.10>
ST_196 : Operation 1475 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_0_i_l_S_j_0_j_str"   --->   Operation 1475 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 1476 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 1476 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 1477 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1477 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 1478 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [kernel.cpp:27]   --->   Operation 1478 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 1479 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %v11_62" [/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1479 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 1480 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %v431, i32 %bitcast_ln174" [/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1480 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_196 : Operation 1481 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1481 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.26ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'load' operation ('j_load', kernel.cpp:26) on local variable 'j' [22]  (0 ns)
	'icmp' operation ('icmp_ln26', kernel.cpp:26) [26]  (0.713 ns)
	'select' operation ('select_ln25', kernel.cpp:25) [27]  (0.378 ns)
	'add' operation ('add_ln31', kernel.cpp:31) [610]  (0.871 ns)
	'getelementptr' operation ('v1_addr_1', kernel.cpp:31) [612]  (0 ns)
	'load' operation ('v1_load_1', kernel.cpp:31) on array 'v1' [773]  (1.3 ns)

 <State 2>: 7.21ns
The critical path consists of the following:
	'load' operation ('v0_load', kernel.cpp:25) on array 'v0' [33]  (1.3 ns)
	'fmul' operation ('v9', kernel.cpp:32) [771]  (5.91 ns)

 <State 3>: 7.21ns
The critical path consists of the following:
	'load' operation ('v0_load_2', kernel.cpp:25) on array 'v0' [51]  (1.3 ns)
	'fmul' operation ('v9_2', kernel.cpp:32) [777]  (5.91 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v', kernel.cpp:34) [772]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v', kernel.cpp:34) [772]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v', kernel.cpp:34) [772]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_1', kernel.cpp:34) [775]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_1', kernel.cpp:34) [775]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_1', kernel.cpp:34) [775]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_2', kernel.cpp:34) [778]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_2', kernel.cpp:34) [778]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_2', kernel.cpp:34) [778]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_3', kernel.cpp:34) [781]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_3', kernel.cpp:34) [781]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_3', kernel.cpp:34) [781]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_4', kernel.cpp:34) [784]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_4', kernel.cpp:34) [784]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_4', kernel.cpp:34) [784]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_5', kernel.cpp:34) [787]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_5', kernel.cpp:34) [787]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_5', kernel.cpp:34) [787]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_6', kernel.cpp:34) [790]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_6', kernel.cpp:34) [790]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_6', kernel.cpp:34) [790]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_7', kernel.cpp:34) [793]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_7', kernel.cpp:34) [793]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_7', kernel.cpp:34) [793]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_8', kernel.cpp:34) [796]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_8', kernel.cpp:34) [796]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_8', kernel.cpp:34) [796]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_9', kernel.cpp:34) [799]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_9', kernel.cpp:34) [799]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_9', kernel.cpp:34) [799]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_s', kernel.cpp:34) [802]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_s', kernel.cpp:34) [802]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_s', kernel.cpp:34) [802]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_10', kernel.cpp:34) [805]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_10', kernel.cpp:34) [805]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_10', kernel.cpp:34) [805]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_11', kernel.cpp:34) [808]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_11', kernel.cpp:34) [808]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_11', kernel.cpp:34) [808]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_12', kernel.cpp:34) [811]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_12', kernel.cpp:34) [811]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_12', kernel.cpp:34) [811]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_13', kernel.cpp:34) [814]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_13', kernel.cpp:34) [814]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_13', kernel.cpp:34) [814]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_14', kernel.cpp:34) [817]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_14', kernel.cpp:34) [817]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_14', kernel.cpp:34) [817]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_15', kernel.cpp:34) [820]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_15', kernel.cpp:34) [820]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_15', kernel.cpp:34) [820]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_16', kernel.cpp:34) [823]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_16', kernel.cpp:34) [823]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_16', kernel.cpp:34) [823]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_17', kernel.cpp:34) [826]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_17', kernel.cpp:34) [826]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_17', kernel.cpp:34) [826]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_18', kernel.cpp:34) [829]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_18', kernel.cpp:34) [829]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_18', kernel.cpp:34) [829]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_19', kernel.cpp:34) [832]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_19', kernel.cpp:34) [832]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_19', kernel.cpp:34) [832]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_20', kernel.cpp:34) [835]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_20', kernel.cpp:34) [835]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_20', kernel.cpp:34) [835]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_21', kernel.cpp:34) [838]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_21', kernel.cpp:34) [838]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_21', kernel.cpp:34) [838]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_22', kernel.cpp:34) [841]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_22', kernel.cpp:34) [841]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_22', kernel.cpp:34) [841]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_23', kernel.cpp:34) [844]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_23', kernel.cpp:34) [844]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_23', kernel.cpp:34) [844]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_24', kernel.cpp:34) [847]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_24', kernel.cpp:34) [847]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_24', kernel.cpp:34) [847]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_25', kernel.cpp:34) [850]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_25', kernel.cpp:34) [850]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_25', kernel.cpp:34) [850]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_26', kernel.cpp:34) [853]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_26', kernel.cpp:34) [853]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_26', kernel.cpp:34) [853]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_27', kernel.cpp:34) [856]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_27', kernel.cpp:34) [856]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_27', kernel.cpp:34) [856]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_28', kernel.cpp:34) [859]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_28', kernel.cpp:34) [859]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_28', kernel.cpp:34) [859]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_29', kernel.cpp:34) [862]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_29', kernel.cpp:34) [862]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_29', kernel.cpp:34) [862]  (7.3 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_30', kernel.cpp:34) [865]  (7.3 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_30', kernel.cpp:34) [865]  (7.3 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_30', kernel.cpp:34) [865]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_31', kernel.cpp:34) [868]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_31', kernel.cpp:34) [868]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_31', kernel.cpp:34) [868]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_32', kernel.cpp:34) [871]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_32', kernel.cpp:34) [871]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_32', kernel.cpp:34) [871]  (7.3 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_33', kernel.cpp:34) [874]  (7.3 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_33', kernel.cpp:34) [874]  (7.3 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_33', kernel.cpp:34) [874]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_34', kernel.cpp:34) [877]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_34', kernel.cpp:34) [877]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_34', kernel.cpp:34) [877]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_35', kernel.cpp:34) [880]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_35', kernel.cpp:34) [880]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_35', kernel.cpp:34) [880]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_36', kernel.cpp:34) [883]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_36', kernel.cpp:34) [883]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_36', kernel.cpp:34) [883]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_37', kernel.cpp:34) [886]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_37', kernel.cpp:34) [886]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_37', kernel.cpp:34) [886]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_38', kernel.cpp:34) [889]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_38', kernel.cpp:34) [889]  (7.3 ns)

 <State 123>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_38', kernel.cpp:34) [889]  (7.3 ns)

 <State 124>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_39', kernel.cpp:34) [892]  (7.3 ns)

 <State 125>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_39', kernel.cpp:34) [892]  (7.3 ns)

 <State 126>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_39', kernel.cpp:34) [892]  (7.3 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_40', kernel.cpp:34) [895]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_40', kernel.cpp:34) [895]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_40', kernel.cpp:34) [895]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_41', kernel.cpp:34) [898]  (7.3 ns)

 <State 131>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_41', kernel.cpp:34) [898]  (7.3 ns)

 <State 132>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_41', kernel.cpp:34) [898]  (7.3 ns)

 <State 133>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_42', kernel.cpp:34) [901]  (7.3 ns)

 <State 134>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_42', kernel.cpp:34) [901]  (7.3 ns)

 <State 135>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_42', kernel.cpp:34) [901]  (7.3 ns)

 <State 136>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_43', kernel.cpp:34) [904]  (7.3 ns)

 <State 137>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_43', kernel.cpp:34) [904]  (7.3 ns)

 <State 138>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_43', kernel.cpp:34) [904]  (7.3 ns)

 <State 139>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_44', kernel.cpp:34) [907]  (7.3 ns)

 <State 140>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_44', kernel.cpp:34) [907]  (7.3 ns)

 <State 141>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_44', kernel.cpp:34) [907]  (7.3 ns)

 <State 142>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_45', kernel.cpp:34) [910]  (7.3 ns)

 <State 143>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_45', kernel.cpp:34) [910]  (7.3 ns)

 <State 144>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_45', kernel.cpp:34) [910]  (7.3 ns)

 <State 145>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_46', kernel.cpp:34) [913]  (7.3 ns)

 <State 146>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_46', kernel.cpp:34) [913]  (7.3 ns)

 <State 147>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_46', kernel.cpp:34) [913]  (7.3 ns)

 <State 148>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_47', kernel.cpp:34) [916]  (7.3 ns)

 <State 149>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_47', kernel.cpp:34) [916]  (7.3 ns)

 <State 150>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_47', kernel.cpp:34) [916]  (7.3 ns)

 <State 151>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_48', kernel.cpp:34) [919]  (7.3 ns)

 <State 152>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_48', kernel.cpp:34) [919]  (7.3 ns)

 <State 153>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_48', kernel.cpp:34) [919]  (7.3 ns)

 <State 154>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_49', kernel.cpp:34) [922]  (7.3 ns)

 <State 155>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_49', kernel.cpp:34) [922]  (7.3 ns)

 <State 156>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_49', kernel.cpp:34) [922]  (7.3 ns)

 <State 157>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_50', kernel.cpp:34) [925]  (7.3 ns)

 <State 158>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_50', kernel.cpp:34) [925]  (7.3 ns)

 <State 159>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_50', kernel.cpp:34) [925]  (7.3 ns)

 <State 160>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_51', kernel.cpp:34) [928]  (7.3 ns)

 <State 161>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_51', kernel.cpp:34) [928]  (7.3 ns)

 <State 162>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_51', kernel.cpp:34) [928]  (7.3 ns)

 <State 163>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_52', kernel.cpp:34) [931]  (7.3 ns)

 <State 164>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_52', kernel.cpp:34) [931]  (7.3 ns)

 <State 165>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_52', kernel.cpp:34) [931]  (7.3 ns)

 <State 166>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_53', kernel.cpp:34) [934]  (7.3 ns)

 <State 167>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_53', kernel.cpp:34) [934]  (7.3 ns)

 <State 168>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_53', kernel.cpp:34) [934]  (7.3 ns)

 <State 169>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_54', kernel.cpp:34) [937]  (7.3 ns)

 <State 170>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_54', kernel.cpp:34) [937]  (7.3 ns)

 <State 171>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_54', kernel.cpp:34) [937]  (7.3 ns)

 <State 172>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_55', kernel.cpp:34) [940]  (7.3 ns)

 <State 173>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_55', kernel.cpp:34) [940]  (7.3 ns)

 <State 174>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_55', kernel.cpp:34) [940]  (7.3 ns)

 <State 175>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_56', kernel.cpp:34) [943]  (7.3 ns)

 <State 176>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_56', kernel.cpp:34) [943]  (7.3 ns)

 <State 177>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_56', kernel.cpp:34) [943]  (7.3 ns)

 <State 178>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_57', kernel.cpp:34) [946]  (7.3 ns)

 <State 179>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_57', kernel.cpp:34) [946]  (7.3 ns)

 <State 180>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_57', kernel.cpp:34) [946]  (7.3 ns)

 <State 181>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_58', kernel.cpp:34) [949]  (7.3 ns)

 <State 182>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_58', kernel.cpp:34) [949]  (7.3 ns)

 <State 183>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_58', kernel.cpp:34) [949]  (7.3 ns)

 <State 184>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_59', kernel.cpp:34) [952]  (7.3 ns)

 <State 185>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_59', kernel.cpp:34) [952]  (7.3 ns)

 <State 186>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_59', kernel.cpp:34) [952]  (7.3 ns)

 <State 187>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_60', kernel.cpp:34) [955]  (7.3 ns)

 <State 188>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_60', kernel.cpp:34) [955]  (7.3 ns)

 <State 189>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_60', kernel.cpp:34) [955]  (7.3 ns)

 <State 190>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_61', kernel.cpp:34) [958]  (7.3 ns)

 <State 191>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_61', kernel.cpp:34) [958]  (7.3 ns)

 <State 192>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_61', kernel.cpp:34) [958]  (7.3 ns)

 <State 193>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_62', kernel.cpp:34) [961]  (7.3 ns)

 <State 194>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_62', kernel.cpp:34) [961]  (7.3 ns)

 <State 195>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v11_62', kernel.cpp:34) [961]  (7.3 ns)

 <State 196>: 2.1ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'v431' (/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [963]  (2.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
