{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1344348673555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1344348673556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 07 17:11:13 2012 " "Processing started: Tue Aug 07 17:11:13 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1344348673556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1344348673556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FIRBU_SamsNANDReader_BRU -c FIRBU_SamsNANDReader_BRU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FIRBU_SamsNANDReader_BRU -c FIRBU_SamsNANDReader_BRU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1344348673556 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1344348673871 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FIRBU_SamsNANDReader_BRU EP3C10E144C8 " "Selected device EP3C10E144C8 for design \"FIRBU_SamsNANDReader_BRU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1344348673950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1344348674060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1344348674061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1344348674061 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 199 0 0 " "Implementing clock multiplication of 4, clock division of 199, and phase shift of 0 degrees (0 ps) for exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/extnandpll_altpll.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/db/extnandpll_altpll.v" 43 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1344348674521 ""}  } { { "db/extnandpll_altpll.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/db/extnandpll_altpll.v" 77 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1344348674521 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[0\] 1 250 0 0 " "Implementing clock multiplication of 1, clock division of 250, and phase shift of 0 degrees (0 ps) for pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllsdclocking_altpll.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/db/pllsdclocking_altpll.v" 43 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1344348674523 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[1\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pllsdclocking_altpll.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/db/pllsdclocking_altpll.v" 43 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1344348674523 ""}  } { { "db/pllsdclocking_altpll.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/db/pllsdclocking_altpll.v" 77 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1344348674523 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1344348674782 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1344348674810 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Device EP3C5E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1344348675254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1344348675254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1344348675254 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1344348675254 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 6938 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1344348675265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 6940 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1344348675265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 6942 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1344348675265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 6944 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1344348675265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 6946 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1344348675265 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1344348675265 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1344348675268 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1344348675275 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 25 " "No exact pin location assignment(s) for 1 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_LED " "Pin DEBUG_LED not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DEBUG_LED } } } { "FIRBU_SamsNANDReader_BRU.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/FIRBU_SamsNANDReader_BRU.v" 39 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEBUG_LED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 128 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1344348676202 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1344348676202 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1 exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 " "The parameters of the PLL pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1 and the PLL exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 and PLL pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 8 " "The value of the parameter \"M\" for the PLL atom exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1344348676210 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1344348676210 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1 1344348676210 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 and PLL pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 12304 " "The value of the parameter \"Min Lock Period\" for the PLL atom exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 is 12304" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1344348676210 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1344348676210 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1 1344348676210 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 and PLL pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 26664 " "The value of the parameter \"Max Lock Period\" for the PLL atom exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 is 26664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1344348676210 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1344348676210 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1 1344348676210 ""}  } { { "db/pllsdclocking_altpll.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/db/pllsdclocking_altpll.v" 77 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 234 6720 7625 0} { 0 { 0 ""} 0 414 6720 7625 0}  }  } } { "db/extnandpll_altpll.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/db/extnandpll_altpll.v" 77 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { exNANDMain:exNANDMainUnit|extNANDpll:pllUnit|altpll:altpll_component|extNANDpll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "" 0 -1 1344348676210 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "234 " "TimeQuest Timing Analyzer is analyzing 234 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1344348676997 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1344348677005 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1344348677005 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1344348677005 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1344348677005 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIRBU_SamsNANDReader_BRU.sdc " "Synopsys Design Constraints File file not found: 'FIRBU_SamsNANDReader_BRU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1344348677022 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "commandManagerUnit\|dataReaderUnit\|beginReading~0\|combout " "Node \"commandManagerUnit\|dataReaderUnit\|beginReading~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677032 ""} { "Warning" "WSTA_SCC_NODE" "commandManagerUnit\|dataReaderUnit\|beginReading~0\|datab " "Node \"commandManagerUnit\|dataReaderUnit\|beginReading~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677032 ""}  } { { "_sdCardFiles/dataReader.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_sdCardFiles/dataReader.v" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1344348677032 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterRst~1\|combout " "Node \"exNANDMainUnit\|state.waitBusyAfterRst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677035 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterRst~0\|dataa " "Node \"exNANDMainUnit\|state.waitBusyAfterRst~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677035 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterRst~0\|combout " "Node \"exNANDMainUnit\|state.waitBusyAfterRst~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677035 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterRst~1\|datab " "Node \"exNANDMainUnit\|state.waitBusyAfterRst~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677035 ""}  } { { "_exNANDfiles/exNANDMain.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_exNANDfiles/exNANDMain.v" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1344348677035 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterCmdReadData~1\|combout " "Node \"exNANDMainUnit\|state.waitBusyAfterCmdReadData~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677035 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterCmdReadData~0\|dataa " "Node \"exNANDMainUnit\|state.waitBusyAfterCmdReadData~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677035 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterCmdReadData~0\|combout " "Node \"exNANDMainUnit\|state.waitBusyAfterCmdReadData~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677035 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterCmdReadData~1\|datab " "Node \"exNANDMainUnit\|state.waitBusyAfterCmdReadData~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677035 ""}  } { { "_exNANDfiles/exNANDMain.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_exNANDfiles/exNANDMain.v" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1344348677035 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.unavaliable~0\|combout " "Node \"exNANDMainUnit\|state.unavaliable~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677035 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.unavaliable~0\|datab " "Node \"exNANDMainUnit\|state.unavaliable~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677035 ""}  } { { "_exNANDfiles/exNANDMain.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_exNANDfiles/exNANDMain.v" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1344348677035 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.readData~1\|combout " "Node \"exNANDMainUnit\|state.readData~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677036 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.readData~0\|dataa " "Node \"exNANDMainUnit\|state.readData~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677036 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.readData~0\|combout " "Node \"exNANDMainUnit\|state.readData~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677036 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.readData~1\|dataa " "Node \"exNANDMainUnit\|state.readData~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1344348677036 ""}  } { { "_exNANDfiles/exNANDMain.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_exNANDfiles/exNANDMain.v" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1344348677036 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677050 "|FIRBU_SamsNANDReader_BRU|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|INIT_COMPLT " "Node: commandManager:commandManagerUnit\|INIT_COMPLT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677050 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|INIT_COMPLT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST " "Node: RST was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677050 "|FIRBU_SamsNANDReader_BRU|RST"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|WB_COMPLT " "Node: commandManager:commandManagerUnit\|WB_COMPLT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677050 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|WB_COMPLT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADDONE_GRC " "Node: ADDONE_GRC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677050 "|FIRBU_SamsNANDReader_BRU|ADDONE_GRC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "exNANDMain:exNANDMainUnit\|exNANDcounterCmdWriter:counterMuteUnit\|lpm_counter:LPM_COUNTER_component\|cntr_76i:auto_generated\|counter_reg_bit\[0\] " "Node: exNANDMain:exNANDMainUnit\|exNANDcounterCmdWriter:counterMuteUnit\|lpm_counter:LPM_COUNTER_component\|cntr_76i:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677050 "|FIRBU_SamsNANDReader_BRU|exNANDMain:exNANDMainUnit|exNANDcounterCmdWriter:counterMuteUnit|lpm_counter:LPM_COUNTER_component|cntr_76i:auto_generated|counter_reg_bit[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "exNANDMain:exNANDMainUnit\|extNANDcmdWriter:extNANDcmdWriterUnit\|COMPLT " "Node: exNANDMain:exNANDMainUnit\|extNANDcmdWriter:extNANDcmdWriterUnit\|COMPLT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677050 "|FIRBU_SamsNANDReader_BRU|exNANDMain:exNANDMainUnit|extNANDcmdWriter:extNANDcmdWriterUnit|COMPLT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|dataReader:dataReaderUnit\|COMPLT " "Node: commandManager:commandManagerUnit\|dataReader:dataReaderUnit\|COMPLT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677050 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|muteCounter:muteAfterCMD\|COMPLT " "Node: commandManager:commandManagerUnit\|muteCounter:muteAfterCMD\|COMPLT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677050 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|muteCounter:muteAfterCMD|COMPLT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|RST_RC " "Node: commandManager:commandManagerUnit\|RST_RC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677051 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|RST_RC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|ADDONE_RC " "Node: commandManager:commandManagerUnit\|ADDONE_RC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677051 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|ADDONE_RC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|RST_AC " "Node: commandManager:commandManagerUnit\|RST_AC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677051 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|RST_AC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|RST_R " "Node: commandManager:commandManagerUnit\|RST_R was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677051 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|RST_R"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|ADDONE_AC " "Node: commandManager:commandManagerUnit\|ADDONE_AC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677051 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|ADDONE_AC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|ADDONE_BC " "Node: commandManager:commandManagerUnit\|ADDONE_BC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677051 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|ADDONE_BC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADDONE_GAC " "Node: ADDONE_GAC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1344348677051 "|FIRBU_SamsNANDReader_BRU|ADDONE_GAC"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: exNANDMainUnit\|pllUnit\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: exNANDMainUnit\|pllUnit\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1344348677100 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1344348677100 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1344348677100 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1344348677100 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1344348677102 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1344348677102 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1344348677102 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1344348677102 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1344348677103 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1344348677103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1344348677103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1344348677103 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1344348677103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1344348677350 ""}  } { { "FIRBU_SamsNANDReader_BRU.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/FIRBU_SamsNANDReader_BRU.v" 23 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 6921 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1344348677350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1344348677350 ""}  } { { "db/extnandpll_altpll.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/db/extnandpll_altpll.v" 77 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { exNANDMain:exNANDMainUnit|extNANDpll:pllUnit|altpll:altpll_component|extNANDpll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 414 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1344348677350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1344348677350 ""}  } { { "db/pllsdclocking_altpll.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/db/pllsdclocking_altpll.v" 77 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 234 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1344348677350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pllSdClocking:SDTiming\|altpll:altpll_component\|pllSdClocking_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1344348677350 ""}  } { { "db/pllsdclocking_altpll.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/db/pllsdclocking_altpll.v" 77 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 234 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1344348677350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SD_CLK~2  " "Automatically promoted node SD_CLK~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1344348677350 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD_CLK~output " "Destination node SD_CLK~output" {  } { { "FIRBU_SamsNANDReader_BRU.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/FIRBU_SamsNANDReader_BRU.v" 35 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 6905 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1344348677350 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1344348677350 ""}  } { { "FIRBU_SamsNANDReader_BRU.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/FIRBU_SamsNANDReader_BRU.v" 35 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 3856 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1344348677350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1344348677351 ""}  } { { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 4161 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1344348677351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "commandManager:commandManagerUnit\|nextState.beforeInit~1  " "Automatically promoted node commandManager:commandManagerUnit\|nextState.beforeInit~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1344348677351 ""}  } { { "_sdCardFiles/commandManager.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_sdCardFiles/commandManager.v" 414 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { commandManager:commandManagerUnit|nextState.beforeInit~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 2503 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1344348677351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "commandManager:commandManagerUnit\|ADDONE_BC  " "Automatically promoted node commandManager:commandManagerUnit\|ADDONE_BC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1344348677352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "commandManager:commandManagerUnit\|ADDONE_BC " "Destination node commandManager:commandManagerUnit\|ADDONE_BC" {  } { { "_sdCardFiles/commandManager.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_sdCardFiles/commandManager.v" 331 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { commandManager:commandManagerUnit|ADDONE_BC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 1479 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1344348677352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1344348677352 ""}  } { { "_sdCardFiles/commandManager.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_sdCardFiles/commandManager.v" 331 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { commandManager:commandManagerUnit|ADDONE_BC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 1479 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1344348677352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "commandManager:commandManagerUnit\|CMDBODY_PTS\[0\]~0  " "Automatically promoted node commandManager:commandManagerUnit\|CMDBODY_PTS\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1344348677352 ""}  } { { "_sdCardFiles/commandManager.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_sdCardFiles/commandManager.v" 564 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { commandManager:commandManagerUnit|CMDBODY_PTS[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 2750 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1344348677352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "commandManager:commandManagerUnit\|RST_R  " "Automatically promoted node commandManager:commandManagerUnit\|RST_R " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1344348677352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "commandManager:commandManagerUnit\|RST_R " "Destination node commandManager:commandManagerUnit\|RST_R" {  } { { "_sdCardFiles/commandManager.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_sdCardFiles/commandManager.v" 393 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { commandManager:commandManagerUnit|RST_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 1567 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1344348677352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1344348677352 ""}  } { { "_sdCardFiles/commandManager.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_sdCardFiles/commandManager.v" 393 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { commandManager:commandManagerUnit|RST_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 0 { 0 ""} 0 1567 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1344348677352 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1344348678364 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1344348678374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1344348678375 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1344348678386 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1344348678401 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1344348678411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1344348678540 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1344348678551 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1344348678551 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1344348678560 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1344348678560 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1344348678560 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 8 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1344348678561 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1344348678561 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 6 5 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1344348678561 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1344348678561 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 6 8 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1344348678561 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1344348678561 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 10 3 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1344348678561 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1344348678561 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1344348678561 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1344348678561 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 0 " "PLL \"exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1 driven by CLK~inputclkctrl which is OUTCLK output port of Clock control block type node CLK~inputclkctrl " "Input port INCLK\[0\] of node \"exNANDMain:exNANDMainUnit\|extNANDpll:pllUnit\|altpll:altpll_component\|extNANDpll_altpll:auto_generated\|pll1\" is driven by CLK~inputclkctrl which is OUTCLK output port of Clock control block type node CLK~inputclkctrl" {  } { { "db/extnandpll_altpll.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/db/extnandpll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "_exNANDfiles/extNANDpll.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_exNANDfiles/extNANDpll.v" 90 0 0 } } { "_exNANDfiles/exNANDMain.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_exNANDfiles/exNANDMain.v" 55 0 0 } } { "FIRBU_SamsNANDReader_BRU.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/FIRBU_SamsNANDReader_BRU.v" 267 0 0 } } { "FIRBU_SamsNANDReader_BRU.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/FIRBU_SamsNANDReader_BRU.v" 23 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1344348678602 ""}  } { { "db/extnandpll_altpll.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/db/extnandpll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "_exNANDfiles/extNANDpll.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_exNANDfiles/extNANDpll.v" 90 0 0 } } { "_exNANDfiles/exNANDMain.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_exNANDfiles/exNANDMain.v" 55 0 0 } } { "FIRBU_SamsNANDReader_BRU.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/FIRBU_SamsNANDReader_BRU.v" 267 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1344348678602 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1344348678695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1344348680615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1344348681003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1344348681039 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1344348682561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1344348682561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1344348683786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1344348687391 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1344348687391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1344348688040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1344348688043 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1344348688043 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1344348688043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1344348688266 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1344348689377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1344348689436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1344348690821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 53 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1344348697599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 07 17:11:37 2012 " "Processing ended: Tue Aug 07 17:11:37 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1344348697599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1344348697599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1344348697599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1344348697599 ""}
