
LED_hachune.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000291c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  080029dc  080029dc  000129dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002a7c  08002a7c  00012a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002a80  08002a80  00012a80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  08002a84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000ec  20000068  08002aec  00020068  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000154  08002aec  00020154  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  9 .debug_info   00012248  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002578  00000000  00000000  000322d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000061c4  00000000  00000000  00034850  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000878  00000000  00000000  0003aa18  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a88  00000000  00000000  0003b290  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005980  00000000  00000000  0003bd18  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002dfb  00000000  00000000  00041698  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00044493  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001d9c  00000000  00000000  00044510  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080029c4 	.word	0x080029c4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	080029c4 	.word	0x080029c4

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b510      	push	{r4, lr}
 800024a:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800024c:	f000 fd06 	bl	8000c5c <HAL_RCC_GetHCLKFreq>
 8000250:	21fa      	movs	r1, #250	; 0xfa
 8000252:	0089      	lsls	r1, r1, #2
 8000254:	f7ff ff6c 	bl	8000130 <__udivsi3>
 8000258:	f000 f866 	bl	8000328 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800025c:	2001      	movs	r0, #1
 800025e:	2200      	movs	r2, #0
 8000260:	0021      	movs	r1, r4
 8000262:	4240      	negs	r0, r0
 8000264:	f000 f830 	bl	80002c8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000268:	2000      	movs	r0, #0
 800026a:	bd10      	pop	{r4, pc}

0800026c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026c:	2310      	movs	r3, #16
 800026e:	4a06      	ldr	r2, [pc, #24]	; (8000288 <HAL_Init+0x1c>)
{
 8000270:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000272:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000274:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000276:	430b      	orrs	r3, r1
 8000278:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800027a:	f7ff ffe5 	bl	8000248 <HAL_InitTick>
  HAL_MspInit();
 800027e:	f001 fe5b 	bl	8001f38 <HAL_MspInit>
}
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)
 8000288:	40022000 	.word	0x40022000

0800028c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800028c:	4a02      	ldr	r2, [pc, #8]	; (8000298 <HAL_IncTick+0xc>)
 800028e:	6813      	ldr	r3, [r2, #0]
 8000290:	3301      	adds	r3, #1
 8000292:	6013      	str	r3, [r2, #0]
}
 8000294:	4770      	bx	lr
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	20000090 	.word	0x20000090

0800029c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800029c:	4b01      	ldr	r3, [pc, #4]	; (80002a4 <HAL_GetTick+0x8>)
 800029e:	6818      	ldr	r0, [r3, #0]
}
 80002a0:	4770      	bx	lr
 80002a2:	46c0      	nop			; (mov r8, r8)
 80002a4:	20000090 	.word	0x20000090

080002a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80002aa:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002ac:	f7ff fff6 	bl	800029c <HAL_GetTick>
  uint32_t wait = Delay;
 80002b0:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002b2:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 80002b4:	1c63      	adds	r3, r4, #1
 80002b6:	1e5a      	subs	r2, r3, #1
 80002b8:	4193      	sbcs	r3, r2
 80002ba:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002bc:	f7ff ffee 	bl	800029c <HAL_GetTick>
 80002c0:	1b40      	subs	r0, r0, r5
 80002c2:	42a0      	cmp	r0, r4
 80002c4:	d3fa      	bcc.n	80002bc <HAL_Delay+0x14>
  {
  }
}
 80002c6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080002c8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002c8:	b570      	push	{r4, r5, r6, lr}
 80002ca:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002cc:	2800      	cmp	r0, #0
 80002ce:	da14      	bge.n	80002fa <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002d0:	230f      	movs	r3, #15
 80002d2:	b2c0      	uxtb	r0, r0
 80002d4:	4003      	ands	r3, r0
 80002d6:	3b08      	subs	r3, #8
 80002d8:	4a11      	ldr	r2, [pc, #68]	; (8000320 <HAL_NVIC_SetPriority+0x58>)
 80002da:	089b      	lsrs	r3, r3, #2
 80002dc:	009b      	lsls	r3, r3, #2
 80002de:	189b      	adds	r3, r3, r2
 80002e0:	2203      	movs	r2, #3
 80002e2:	4010      	ands	r0, r2
 80002e4:	4090      	lsls	r0, r2
 80002e6:	32fc      	adds	r2, #252	; 0xfc
 80002e8:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ea:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ec:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ee:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002f0:	69dc      	ldr	r4, [r3, #28]
 80002f2:	43ac      	bics	r4, r5
 80002f4:	4321      	orrs	r1, r4
 80002f6:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002f8:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002fa:	2503      	movs	r5, #3
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	4028      	ands	r0, r5
 8000300:	40a8      	lsls	r0, r5
 8000302:	35fc      	adds	r5, #252	; 0xfc
 8000304:	002e      	movs	r6, r5
 8000306:	4a07      	ldr	r2, [pc, #28]	; (8000324 <HAL_NVIC_SetPriority+0x5c>)
 8000308:	009b      	lsls	r3, r3, #2
 800030a:	189b      	adds	r3, r3, r2
 800030c:	22c0      	movs	r2, #192	; 0xc0
 800030e:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000310:	4029      	ands	r1, r5
 8000312:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000314:	0092      	lsls	r2, r2, #2
 8000316:	589c      	ldr	r4, [r3, r2]
 8000318:	43b4      	bics	r4, r6
 800031a:	4321      	orrs	r1, r4
 800031c:	5099      	str	r1, [r3, r2]
 800031e:	e7eb      	b.n	80002f8 <HAL_NVIC_SetPriority+0x30>
 8000320:	e000ed00 	.word	0xe000ed00
 8000324:	e000e100 	.word	0xe000e100

08000328 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000328:	4a09      	ldr	r2, [pc, #36]	; (8000350 <HAL_SYSTICK_Config+0x28>)
 800032a:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 800032c:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800032e:	4293      	cmp	r3, r2
 8000330:	d80d      	bhi.n	800034e <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000332:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000334:	4a07      	ldr	r2, [pc, #28]	; (8000354 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000336:	4808      	ldr	r0, [pc, #32]	; (8000358 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000338:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800033a:	6a03      	ldr	r3, [r0, #32]
 800033c:	0609      	lsls	r1, r1, #24
 800033e:	021b      	lsls	r3, r3, #8
 8000340:	0a1b      	lsrs	r3, r3, #8
 8000342:	430b      	orrs	r3, r1
 8000344:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000346:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000348:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800034a:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800034c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800034e:	4770      	bx	lr
 8000350:	00ffffff 	.word	0x00ffffff
 8000354:	e000e010 	.word	0xe000e010
 8000358:	e000ed00 	.word	0xe000ed00

0800035c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800035c:	4b05      	ldr	r3, [pc, #20]	; (8000374 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800035e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000360:	2804      	cmp	r0, #4
 8000362:	d102      	bne.n	800036a <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000364:	4310      	orrs	r0, r2
 8000366:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000368:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800036a:	2104      	movs	r1, #4
 800036c:	438a      	bics	r2, r1
 800036e:	601a      	str	r2, [r3, #0]
}
 8000370:	e7fa      	b.n	8000368 <HAL_SYSTICK_CLKSourceConfig+0xc>
 8000372:	46c0      	nop			; (mov r8, r8)
 8000374:	e000e010 	.word	0xe000e010

08000378 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000378:	4770      	bx	lr

0800037a <HAL_SYSTICK_IRQHandler>:
{
 800037a:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 800037c:	f7ff fffc 	bl	8000378 <HAL_SYSTICK_Callback>
}
 8000380:	bd10      	pop	{r4, pc}
	...

08000384 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000384:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000386:	680b      	ldr	r3, [r1, #0]
{ 
 8000388:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 800038a:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 800038c:	2300      	movs	r3, #0
{ 
 800038e:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000390:	9a02      	ldr	r2, [sp, #8]
 8000392:	40da      	lsrs	r2, r3
 8000394:	d101      	bne.n	800039a <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 8000396:	b007      	add	sp, #28
 8000398:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800039a:	2201      	movs	r2, #1
 800039c:	409a      	lsls	r2, r3
 800039e:	9203      	str	r2, [sp, #12]
 80003a0:	9903      	ldr	r1, [sp, #12]
 80003a2:	9a02      	ldr	r2, [sp, #8]
 80003a4:	400a      	ands	r2, r1
 80003a6:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 80003a8:	d100      	bne.n	80003ac <HAL_GPIO_Init+0x28>
 80003aa:	e088      	b.n	80004be <HAL_GPIO_Init+0x13a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80003ac:	9a01      	ldr	r2, [sp, #4]
 80003ae:	2110      	movs	r1, #16
 80003b0:	6852      	ldr	r2, [r2, #4]
 80003b2:	0016      	movs	r6, r2
 80003b4:	438e      	bics	r6, r1
 80003b6:	2e02      	cmp	r6, #2
 80003b8:	d10e      	bne.n	80003d8 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003ba:	2507      	movs	r5, #7
 80003bc:	401d      	ands	r5, r3
 80003be:	00ad      	lsls	r5, r5, #2
 80003c0:	3901      	subs	r1, #1
 80003c2:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 80003c4:	08dc      	lsrs	r4, r3, #3
 80003c6:	00a4      	lsls	r4, r4, #2
 80003c8:	1904      	adds	r4, r0, r4
 80003ca:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003cc:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80003ce:	9901      	ldr	r1, [sp, #4]
 80003d0:	6909      	ldr	r1, [r1, #16]
 80003d2:	40a9      	lsls	r1, r5
 80003d4:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 80003d6:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003d8:	2403      	movs	r4, #3
 80003da:	005f      	lsls	r7, r3, #1
 80003dc:	40bc      	lsls	r4, r7
 80003de:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80003e0:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003e2:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003e4:	4025      	ands	r5, r4
 80003e6:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003e8:	2503      	movs	r5, #3
 80003ea:	4015      	ands	r5, r2
 80003ec:	40bd      	lsls	r5, r7
 80003ee:	4661      	mov	r1, ip
 80003f0:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 80003f2:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003f4:	2e01      	cmp	r6, #1
 80003f6:	d80f      	bhi.n	8000418 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003f8:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 80003fa:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003fc:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80003fe:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000400:	40bd      	lsls	r5, r7
 8000402:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8000404:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8000406:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000408:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800040a:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800040c:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800040e:	2101      	movs	r1, #1
 8000410:	400d      	ands	r5, r1
 8000412:	409d      	lsls	r5, r3
 8000414:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8000416:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8000418:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800041a:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800041c:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800041e:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000420:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000422:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000424:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000426:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000428:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800042a:	420a      	tst	r2, r1
 800042c:	d047      	beq.n	80004be <HAL_GPIO_Init+0x13a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800042e:	2101      	movs	r1, #1
 8000430:	4c24      	ldr	r4, [pc, #144]	; (80004c4 <HAL_GPIO_Init+0x140>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000432:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000434:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000436:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000438:	430d      	orrs	r5, r1
 800043a:	61a5      	str	r5, [r4, #24]
 800043c:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 800043e:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000440:	400c      	ands	r4, r1
 8000442:	9405      	str	r4, [sp, #20]
 8000444:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000446:	240f      	movs	r4, #15
 8000448:	491f      	ldr	r1, [pc, #124]	; (80004c8 <HAL_GPIO_Init+0x144>)
 800044a:	00ad      	lsls	r5, r5, #2
 800044c:	00b6      	lsls	r6, r6, #2
 800044e:	186d      	adds	r5, r5, r1
 8000450:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000452:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8000454:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000456:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000458:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800045a:	2400      	movs	r4, #0
 800045c:	4288      	cmp	r0, r1
 800045e:	d008      	beq.n	8000472 <HAL_GPIO_Init+0xee>
 8000460:	491a      	ldr	r1, [pc, #104]	; (80004cc <HAL_GPIO_Init+0x148>)
 8000462:	3401      	adds	r4, #1
 8000464:	4288      	cmp	r0, r1
 8000466:	d004      	beq.n	8000472 <HAL_GPIO_Init+0xee>
 8000468:	4919      	ldr	r1, [pc, #100]	; (80004d0 <HAL_GPIO_Init+0x14c>)
 800046a:	3404      	adds	r4, #4
 800046c:	4288      	cmp	r0, r1
 800046e:	d100      	bne.n	8000472 <HAL_GPIO_Init+0xee>
 8000470:	3c03      	subs	r4, #3
 8000472:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000474:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000476:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8000478:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 800047a:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 800047c:	4c15      	ldr	r4, [pc, #84]	; (80004d4 <HAL_GPIO_Init+0x150>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800047e:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8000480:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 8000482:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000484:	03d1      	lsls	r1, r2, #15
 8000486:	d401      	bmi.n	800048c <HAL_GPIO_Init+0x108>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000488:	003e      	movs	r6, r7
 800048a:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 800048c:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 800048e:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 8000490:	9e00      	ldr	r6, [sp, #0]
 8000492:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000494:	0391      	lsls	r1, r2, #14
 8000496:	d401      	bmi.n	800049c <HAL_GPIO_Init+0x118>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000498:	003e      	movs	r6, r7
 800049a:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 800049c:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 800049e:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 80004a0:	9e00      	ldr	r6, [sp, #0]
 80004a2:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004a4:	02d1      	lsls	r1, r2, #11
 80004a6:	d401      	bmi.n	80004ac <HAL_GPIO_Init+0x128>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004a8:	003e      	movs	r6, r7
 80004aa:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 80004ac:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 80004ae:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 80004b0:	9f00      	ldr	r7, [sp, #0]
 80004b2:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004b4:	0292      	lsls	r2, r2, #10
 80004b6:	d401      	bmi.n	80004bc <HAL_GPIO_Init+0x138>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004b8:	402e      	ands	r6, r5
 80004ba:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 80004bc:	60e7      	str	r7, [r4, #12]
    position++;
 80004be:	3301      	adds	r3, #1
 80004c0:	e766      	b.n	8000390 <HAL_GPIO_Init+0xc>
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	40021000 	.word	0x40021000
 80004c8:	40010000 	.word	0x40010000
 80004cc:	48000400 	.word	0x48000400
 80004d0:	48000800 	.word	0x48000800
 80004d4:	40010400 	.word	0x40010400

080004d8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80004d8:	2a00      	cmp	r2, #0
 80004da:	d001      	beq.n	80004e0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80004dc:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80004de:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80004e0:	6281      	str	r1, [r0, #40]	; 0x28
}
 80004e2:	e7fc      	b.n	80004de <HAL_GPIO_WritePin+0x6>

080004e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	0004      	movs	r4, r0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
  {
    return HAL_ERROR;
 80004e8:	2001      	movs	r0, #1
  if (hi2c == NULL)
 80004ea:	2c00      	cmp	r4, #0
 80004ec:	d03f      	beq.n	800056e <HAL_I2C_Init+0x8a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80004ee:	0025      	movs	r5, r4
 80004f0:	3541      	adds	r5, #65	; 0x41
 80004f2:	782b      	ldrb	r3, [r5, #0]
 80004f4:	b2db      	uxtb	r3, r3
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d105      	bne.n	8000506 <HAL_I2C_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80004fa:	0022      	movs	r2, r4
 80004fc:	3240      	adds	r2, #64	; 0x40
 80004fe:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000500:	0020      	movs	r0, r4
 8000502:	f001 fd41 	bl	8001f88 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000506:	2324      	movs	r3, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000508:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 800050a:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 800050c:	6823      	ldr	r3, [r4, #0]
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800050e:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8000510:	681a      	ldr	r2, [r3, #0]
 8000512:	68a6      	ldr	r6, [r4, #8]
 8000514:	438a      	bics	r2, r1
 8000516:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000518:	6861      	ldr	r1, [r4, #4]
 800051a:	4a1a      	ldr	r2, [pc, #104]	; (8000584 <HAL_I2C_Init+0xa0>)
 800051c:	400a      	ands	r2, r1
 800051e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000520:	6899      	ldr	r1, [r3, #8]
 8000522:	4a19      	ldr	r2, [pc, #100]	; (8000588 <HAL_I2C_Init+0xa4>)
 8000524:	4011      	ands	r1, r2
 8000526:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000528:	2801      	cmp	r0, #1
 800052a:	d121      	bne.n	8000570 <HAL_I2C_Init+0x8c>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800052c:	2180      	movs	r1, #128	; 0x80
 800052e:	0209      	lsls	r1, r1, #8
 8000530:	4331      	orrs	r1, r6
 8000532:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000534:	6858      	ldr	r0, [r3, #4]
 8000536:	4915      	ldr	r1, [pc, #84]	; (800058c <HAL_I2C_Init+0xa8>)
 8000538:	4301      	orrs	r1, r0
 800053a:	6059      	str	r1, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800053c:	68d9      	ldr	r1, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800053e:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000540:	400a      	ands	r2, r1
 8000542:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000544:	6961      	ldr	r1, [r4, #20]
 8000546:	6922      	ldr	r2, [r4, #16]
 8000548:	430a      	orrs	r2, r1
 800054a:	69a1      	ldr	r1, [r4, #24]
 800054c:	0209      	lsls	r1, r1, #8
 800054e:	430a      	orrs	r2, r1
 8000550:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000552:	6a21      	ldr	r1, [r4, #32]
 8000554:	69e2      	ldr	r2, [r4, #28]
 8000556:	430a      	orrs	r2, r1
 8000558:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800055a:	2201      	movs	r2, #1
 800055c:	6819      	ldr	r1, [r3, #0]
 800055e:	430a      	orrs	r2, r1
 8000560:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8000562:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000564:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000566:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000568:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800056a:	3442      	adds	r4, #66	; 0x42
 800056c:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800056e:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000570:	2184      	movs	r1, #132	; 0x84
 8000572:	0209      	lsls	r1, r1, #8
 8000574:	4331      	orrs	r1, r6
 8000576:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000578:	2802      	cmp	r0, #2
 800057a:	d1db      	bne.n	8000534 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800057c:	2180      	movs	r1, #128	; 0x80
 800057e:	0109      	lsls	r1, r1, #4
 8000580:	6059      	str	r1, [r3, #4]
 8000582:	e7d7      	b.n	8000534 <HAL_I2C_Init+0x50>
 8000584:	f0ffffff 	.word	0xf0ffffff
 8000588:	ffff7fff 	.word	0xffff7fff
 800058c:	02008000 	.word	0x02008000

08000590 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000590:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000592:	0004      	movs	r4, r0
 8000594:	3441      	adds	r4, #65	; 0x41
 8000596:	7822      	ldrb	r2, [r4, #0]
{
 8000598:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800059a:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800059c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800059e:	2a20      	cmp	r2, #32
 80005a0:	d118      	bne.n	80005d4 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_LOCK(hi2c);
 80005a2:	001d      	movs	r5, r3
 80005a4:	3540      	adds	r5, #64	; 0x40
 80005a6:	782e      	ldrb	r6, [r5, #0]
 80005a8:	2e01      	cmp	r6, #1
 80005aa:	d013      	beq.n	80005d4 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_I2C_DISABLE(hi2c);
 80005ac:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80005ae:	3022      	adds	r0, #34	; 0x22
 80005b0:	7020      	strb	r0, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 80005b2:	681e      	ldr	r6, [r3, #0]
 80005b4:	3823      	subs	r0, #35	; 0x23
 80005b6:	4386      	bics	r6, r0
 80005b8:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80005ba:	681e      	ldr	r6, [r3, #0]
 80005bc:	4f06      	ldr	r7, [pc, #24]	; (80005d8 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
 80005be:	403e      	ands	r6, r7
 80005c0:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 80005c2:	681e      	ldr	r6, [r3, #0]
 80005c4:	4331      	orrs	r1, r6
 80005c6:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80005c8:	6819      	ldr	r1, [r3, #0]
 80005ca:	4308      	orrs	r0, r1
 80005cc:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 80005ce:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80005d0:	7022      	strb	r2, [r4, #0]
    __HAL_UNLOCK(hi2c);
 80005d2:	7028      	strb	r0, [r5, #0]
  }
}
 80005d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005d6:	46c0      	nop			; (mov r8, r8)
 80005d8:	ffffefff 	.word	0xffffefff

080005dc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80005dc:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80005de:	0005      	movs	r5, r0
 80005e0:	3541      	adds	r5, #65	; 0x41
 80005e2:	782a      	ldrb	r2, [r5, #0]
{
 80005e4:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80005e6:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80005e8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80005ea:	2a20      	cmp	r2, #32
 80005ec:	d117      	bne.n	800061e <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 80005ee:	001c      	movs	r4, r3
 80005f0:	3440      	adds	r4, #64	; 0x40
 80005f2:	7826      	ldrb	r6, [r4, #0]
 80005f4:	2e01      	cmp	r6, #1
 80005f6:	d012      	beq.n	800061e <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_I2C_DISABLE(hi2c);
 80005f8:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80005fa:	3022      	adds	r0, #34	; 0x22
 80005fc:	7028      	strb	r0, [r5, #0]
    __HAL_I2C_DISABLE(hi2c);
 80005fe:	681e      	ldr	r6, [r3, #0]
 8000600:	3823      	subs	r0, #35	; 0x23
 8000602:	4386      	bics	r6, r0
 8000604:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8000606:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8000608:	4f05      	ldr	r7, [pc, #20]	; (8000620 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    tmpreg |= DigitalFilter << 8U;
 800060a:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 800060c:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 800060e:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 8000610:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8000612:	6819      	ldr	r1, [r3, #0]
 8000614:	4308      	orrs	r0, r1
 8000616:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8000618:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800061a:	702a      	strb	r2, [r5, #0]
    __HAL_UNLOCK(hi2c);
 800061c:	7020      	strb	r0, [r4, #0]
  }
}
 800061e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000620:	fffff0ff 	.word	0xfffff0ff

08000624 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000624:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000626:	6803      	ldr	r3, [r0, #0]
{
 8000628:	b085      	sub	sp, #20
 800062a:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800062c:	07db      	lsls	r3, r3, #31
 800062e:	d433      	bmi.n	8000698 <HAL_RCC_OscConfig+0x74>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000630:	682b      	ldr	r3, [r5, #0]
 8000632:	079b      	lsls	r3, r3, #30
 8000634:	d500      	bpl.n	8000638 <HAL_RCC_OscConfig+0x14>
 8000636:	e08a      	b.n	800074e <HAL_RCC_OscConfig+0x12a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000638:	682b      	ldr	r3, [r5, #0]
 800063a:	071b      	lsls	r3, r3, #28
 800063c:	d500      	bpl.n	8000640 <HAL_RCC_OscConfig+0x1c>
 800063e:	e0ca      	b.n	80007d6 <HAL_RCC_OscConfig+0x1b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000640:	682b      	ldr	r3, [r5, #0]
 8000642:	075b      	lsls	r3, r3, #29
 8000644:	d500      	bpl.n	8000648 <HAL_RCC_OscConfig+0x24>
 8000646:	e0ed      	b.n	8000824 <HAL_RCC_OscConfig+0x200>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000648:	682b      	ldr	r3, [r5, #0]
 800064a:	06db      	lsls	r3, r3, #27
 800064c:	d51a      	bpl.n	8000684 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800064e:	696a      	ldr	r2, [r5, #20]
 8000650:	4cbc      	ldr	r4, [pc, #752]	; (8000944 <HAL_RCC_OscConfig+0x320>)
 8000652:	2304      	movs	r3, #4
 8000654:	2a01      	cmp	r2, #1
 8000656:	d000      	beq.n	800065a <HAL_RCC_OscConfig+0x36>
 8000658:	e159      	b.n	800090e <HAL_RCC_OscConfig+0x2ea>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800065a:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800065c:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800065e:	430b      	orrs	r3, r1
 8000660:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000662:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000664:	431a      	orrs	r2, r3
 8000666:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000668:	f7ff fe18 	bl	800029c <HAL_GetTick>
 800066c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800066e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000670:	4233      	tst	r3, r6
 8000672:	d100      	bne.n	8000676 <HAL_RCC_OscConfig+0x52>
 8000674:	e144      	b.n	8000900 <HAL_RCC_OscConfig+0x2dc>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000676:	21f8      	movs	r1, #248	; 0xf8
 8000678:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800067a:	69ab      	ldr	r3, [r5, #24]
 800067c:	438a      	bics	r2, r1
 800067e:	00db      	lsls	r3, r3, #3
 8000680:	4313      	orrs	r3, r2
 8000682:	6363      	str	r3, [r4, #52]	; 0x34
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000684:	682b      	ldr	r3, [r5, #0]
 8000686:	069b      	lsls	r3, r3, #26
 8000688:	d500      	bpl.n	800068c <HAL_RCC_OscConfig+0x68>
 800068a:	e167      	b.n	800095c <HAL_RCC_OscConfig+0x338>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800068c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800068e:	2900      	cmp	r1, #0
 8000690:	d000      	beq.n	8000694 <HAL_RCC_OscConfig+0x70>
 8000692:	e1a4      	b.n	80009de <HAL_RCC_OscConfig+0x3ba>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000694:	2000      	movs	r0, #0
 8000696:	e018      	b.n	80006ca <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000698:	210c      	movs	r1, #12
 800069a:	4caa      	ldr	r4, [pc, #680]	; (8000944 <HAL_RCC_OscConfig+0x320>)
 800069c:	6862      	ldr	r2, [r4, #4]
 800069e:	400a      	ands	r2, r1
 80006a0:	2a04      	cmp	r2, #4
 80006a2:	d00b      	beq.n	80006bc <HAL_RCC_OscConfig+0x98>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80006a4:	6863      	ldr	r3, [r4, #4]
 80006a6:	400b      	ands	r3, r1
 80006a8:	2b08      	cmp	r3, #8
 80006aa:	d110      	bne.n	80006ce <HAL_RCC_OscConfig+0xaa>
 80006ac:	22c0      	movs	r2, #192	; 0xc0
 80006ae:	6863      	ldr	r3, [r4, #4]
 80006b0:	0252      	lsls	r2, r2, #9
 80006b2:	4013      	ands	r3, r2
 80006b4:	2280      	movs	r2, #128	; 0x80
 80006b6:	0252      	lsls	r2, r2, #9
 80006b8:	4293      	cmp	r3, r2
 80006ba:	d108      	bne.n	80006ce <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80006bc:	6823      	ldr	r3, [r4, #0]
 80006be:	039b      	lsls	r3, r3, #14
 80006c0:	d5b6      	bpl.n	8000630 <HAL_RCC_OscConfig+0xc>
 80006c2:	686b      	ldr	r3, [r5, #4]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d1b3      	bne.n	8000630 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80006c8:	2001      	movs	r0, #1
}
 80006ca:	b005      	add	sp, #20
 80006cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006ce:	686b      	ldr	r3, [r5, #4]
 80006d0:	2b01      	cmp	r3, #1
 80006d2:	d113      	bne.n	80006fc <HAL_RCC_OscConfig+0xd8>
 80006d4:	2380      	movs	r3, #128	; 0x80
 80006d6:	6822      	ldr	r2, [r4, #0]
 80006d8:	025b      	lsls	r3, r3, #9
 80006da:	4313      	orrs	r3, r2
 80006dc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80006de:	f7ff fddd 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80006e2:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80006e4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80006e6:	02b6      	lsls	r6, r6, #10
 80006e8:	6823      	ldr	r3, [r4, #0]
 80006ea:	4233      	tst	r3, r6
 80006ec:	d1a0      	bne.n	8000630 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80006ee:	f7ff fdd5 	bl	800029c <HAL_GetTick>
 80006f2:	1bc0      	subs	r0, r0, r7
 80006f4:	2864      	cmp	r0, #100	; 0x64
 80006f6:	d9f7      	bls.n	80006e8 <HAL_RCC_OscConfig+0xc4>
            return HAL_TIMEOUT;
 80006f8:	2003      	movs	r0, #3
 80006fa:	e7e6      	b.n	80006ca <HAL_RCC_OscConfig+0xa6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d116      	bne.n	800072e <HAL_RCC_OscConfig+0x10a>
 8000700:	6823      	ldr	r3, [r4, #0]
 8000702:	4a91      	ldr	r2, [pc, #580]	; (8000948 <HAL_RCC_OscConfig+0x324>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000704:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000706:	4013      	ands	r3, r2
 8000708:	6023      	str	r3, [r4, #0]
 800070a:	6823      	ldr	r3, [r4, #0]
 800070c:	4a8f      	ldr	r2, [pc, #572]	; (800094c <HAL_RCC_OscConfig+0x328>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800070e:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000710:	4013      	ands	r3, r2
 8000712:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000714:	f7ff fdc2 	bl	800029c <HAL_GetTick>
 8000718:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800071a:	6823      	ldr	r3, [r4, #0]
 800071c:	4233      	tst	r3, r6
 800071e:	d100      	bne.n	8000722 <HAL_RCC_OscConfig+0xfe>
 8000720:	e786      	b.n	8000630 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000722:	f7ff fdbb 	bl	800029c <HAL_GetTick>
 8000726:	1bc0      	subs	r0, r0, r7
 8000728:	2864      	cmp	r0, #100	; 0x64
 800072a:	d9f6      	bls.n	800071a <HAL_RCC_OscConfig+0xf6>
 800072c:	e7e4      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800072e:	2b05      	cmp	r3, #5
 8000730:	d105      	bne.n	800073e <HAL_RCC_OscConfig+0x11a>
 8000732:	2380      	movs	r3, #128	; 0x80
 8000734:	6822      	ldr	r2, [r4, #0]
 8000736:	02db      	lsls	r3, r3, #11
 8000738:	4313      	orrs	r3, r2
 800073a:	6023      	str	r3, [r4, #0]
 800073c:	e7ca      	b.n	80006d4 <HAL_RCC_OscConfig+0xb0>
 800073e:	6823      	ldr	r3, [r4, #0]
 8000740:	4a81      	ldr	r2, [pc, #516]	; (8000948 <HAL_RCC_OscConfig+0x324>)
 8000742:	4013      	ands	r3, r2
 8000744:	6023      	str	r3, [r4, #0]
 8000746:	6823      	ldr	r3, [r4, #0]
 8000748:	4a80      	ldr	r2, [pc, #512]	; (800094c <HAL_RCC_OscConfig+0x328>)
 800074a:	4013      	ands	r3, r2
 800074c:	e7c6      	b.n	80006dc <HAL_RCC_OscConfig+0xb8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800074e:	220c      	movs	r2, #12
 8000750:	4c7c      	ldr	r4, [pc, #496]	; (8000944 <HAL_RCC_OscConfig+0x320>)
 8000752:	6863      	ldr	r3, [r4, #4]
 8000754:	4213      	tst	r3, r2
 8000756:	d00b      	beq.n	8000770 <HAL_RCC_OscConfig+0x14c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000758:	6863      	ldr	r3, [r4, #4]
 800075a:	4013      	ands	r3, r2
 800075c:	2b08      	cmp	r3, #8
 800075e:	d115      	bne.n	800078c <HAL_RCC_OscConfig+0x168>
 8000760:	22c0      	movs	r2, #192	; 0xc0
 8000762:	6863      	ldr	r3, [r4, #4]
 8000764:	0252      	lsls	r2, r2, #9
 8000766:	4013      	ands	r3, r2
 8000768:	2280      	movs	r2, #128	; 0x80
 800076a:	0212      	lsls	r2, r2, #8
 800076c:	4293      	cmp	r3, r2
 800076e:	d10d      	bne.n	800078c <HAL_RCC_OscConfig+0x168>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000770:	6823      	ldr	r3, [r4, #0]
 8000772:	079b      	lsls	r3, r3, #30
 8000774:	d502      	bpl.n	800077c <HAL_RCC_OscConfig+0x158>
 8000776:	68eb      	ldr	r3, [r5, #12]
 8000778:	2b01      	cmp	r3, #1
 800077a:	d1a5      	bne.n	80006c8 <HAL_RCC_OscConfig+0xa4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800077c:	21f8      	movs	r1, #248	; 0xf8
 800077e:	6822      	ldr	r2, [r4, #0]
 8000780:	692b      	ldr	r3, [r5, #16]
 8000782:	438a      	bics	r2, r1
 8000784:	00db      	lsls	r3, r3, #3
 8000786:	4313      	orrs	r3, r2
 8000788:	6023      	str	r3, [r4, #0]
 800078a:	e755      	b.n	8000638 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800078c:	68ea      	ldr	r2, [r5, #12]
 800078e:	2301      	movs	r3, #1
 8000790:	2a00      	cmp	r2, #0
 8000792:	d00f      	beq.n	80007b4 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 8000794:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000796:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000798:	4313      	orrs	r3, r2
 800079a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800079c:	f7ff fd7e 	bl	800029c <HAL_GetTick>
 80007a0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80007a2:	6823      	ldr	r3, [r4, #0]
 80007a4:	4233      	tst	r3, r6
 80007a6:	d1e9      	bne.n	800077c <HAL_RCC_OscConfig+0x158>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80007a8:	f7ff fd78 	bl	800029c <HAL_GetTick>
 80007ac:	1bc0      	subs	r0, r0, r7
 80007ae:	2802      	cmp	r0, #2
 80007b0:	d9f7      	bls.n	80007a2 <HAL_RCC_OscConfig+0x17e>
 80007b2:	e7a1      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
        __HAL_RCC_HSI_DISABLE();
 80007b4:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80007b6:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 80007b8:	439a      	bics	r2, r3
 80007ba:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 80007bc:	f7ff fd6e 	bl	800029c <HAL_GetTick>
 80007c0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80007c2:	6823      	ldr	r3, [r4, #0]
 80007c4:	4233      	tst	r3, r6
 80007c6:	d100      	bne.n	80007ca <HAL_RCC_OscConfig+0x1a6>
 80007c8:	e736      	b.n	8000638 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80007ca:	f7ff fd67 	bl	800029c <HAL_GetTick>
 80007ce:	1bc0      	subs	r0, r0, r7
 80007d0:	2802      	cmp	r0, #2
 80007d2:	d9f6      	bls.n	80007c2 <HAL_RCC_OscConfig+0x19e>
 80007d4:	e790      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80007d6:	69ea      	ldr	r2, [r5, #28]
 80007d8:	2301      	movs	r3, #1
 80007da:	4c5a      	ldr	r4, [pc, #360]	; (8000944 <HAL_RCC_OscConfig+0x320>)
 80007dc:	2a00      	cmp	r2, #0
 80007de:	d010      	beq.n	8000802 <HAL_RCC_OscConfig+0x1de>
      __HAL_RCC_LSI_ENABLE();
 80007e0:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80007e2:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 80007e4:	4313      	orrs	r3, r2
 80007e6:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80007e8:	f7ff fd58 	bl	800029c <HAL_GetTick>
 80007ec:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80007ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80007f0:	4233      	tst	r3, r6
 80007f2:	d000      	beq.n	80007f6 <HAL_RCC_OscConfig+0x1d2>
 80007f4:	e724      	b.n	8000640 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80007f6:	f7ff fd51 	bl	800029c <HAL_GetTick>
 80007fa:	1bc0      	subs	r0, r0, r7
 80007fc:	2802      	cmp	r0, #2
 80007fe:	d9f6      	bls.n	80007ee <HAL_RCC_OscConfig+0x1ca>
 8000800:	e77a      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
      __HAL_RCC_LSI_DISABLE();
 8000802:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000804:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8000806:	439a      	bics	r2, r3
 8000808:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 800080a:	f7ff fd47 	bl	800029c <HAL_GetTick>
 800080e:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000810:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000812:	4233      	tst	r3, r6
 8000814:	d100      	bne.n	8000818 <HAL_RCC_OscConfig+0x1f4>
 8000816:	e713      	b.n	8000640 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000818:	f7ff fd40 	bl	800029c <HAL_GetTick>
 800081c:	1bc0      	subs	r0, r0, r7
 800081e:	2802      	cmp	r0, #2
 8000820:	d9f6      	bls.n	8000810 <HAL_RCC_OscConfig+0x1ec>
 8000822:	e769      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000824:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000826:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000828:	4c46      	ldr	r4, [pc, #280]	; (8000944 <HAL_RCC_OscConfig+0x320>)
 800082a:	0552      	lsls	r2, r2, #21
 800082c:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 800082e:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000830:	4213      	tst	r3, r2
 8000832:	d108      	bne.n	8000846 <HAL_RCC_OscConfig+0x222>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000834:	69e3      	ldr	r3, [r4, #28]
 8000836:	4313      	orrs	r3, r2
 8000838:	61e3      	str	r3, [r4, #28]
 800083a:	69e3      	ldr	r3, [r4, #28]
 800083c:	4013      	ands	r3, r2
 800083e:	9303      	str	r3, [sp, #12]
 8000840:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000842:	2301      	movs	r3, #1
 8000844:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000846:	2780      	movs	r7, #128	; 0x80
 8000848:	4e41      	ldr	r6, [pc, #260]	; (8000950 <HAL_RCC_OscConfig+0x32c>)
 800084a:	007f      	lsls	r7, r7, #1
 800084c:	6833      	ldr	r3, [r6, #0]
 800084e:	423b      	tst	r3, r7
 8000850:	d006      	beq.n	8000860 <HAL_RCC_OscConfig+0x23c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000852:	68ab      	ldr	r3, [r5, #8]
 8000854:	2b01      	cmp	r3, #1
 8000856:	d113      	bne.n	8000880 <HAL_RCC_OscConfig+0x25c>
 8000858:	6a22      	ldr	r2, [r4, #32]
 800085a:	4313      	orrs	r3, r2
 800085c:	6223      	str	r3, [r4, #32]
 800085e:	e030      	b.n	80008c2 <HAL_RCC_OscConfig+0x29e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000860:	6833      	ldr	r3, [r6, #0]
 8000862:	433b      	orrs	r3, r7
 8000864:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000866:	f7ff fd19 	bl	800029c <HAL_GetTick>
 800086a:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800086c:	6833      	ldr	r3, [r6, #0]
 800086e:	423b      	tst	r3, r7
 8000870:	d1ef      	bne.n	8000852 <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000872:	f7ff fd13 	bl	800029c <HAL_GetTick>
 8000876:	9b01      	ldr	r3, [sp, #4]
 8000878:	1ac0      	subs	r0, r0, r3
 800087a:	2864      	cmp	r0, #100	; 0x64
 800087c:	d9f6      	bls.n	800086c <HAL_RCC_OscConfig+0x248>
 800087e:	e73b      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
 8000880:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000882:	2b00      	cmp	r3, #0
 8000884:	d114      	bne.n	80008b0 <HAL_RCC_OscConfig+0x28c>
 8000886:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000888:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800088a:	4393      	bics	r3, r2
 800088c:	6223      	str	r3, [r4, #32]
 800088e:	6a23      	ldr	r3, [r4, #32]
 8000890:	3203      	adds	r2, #3
 8000892:	4393      	bics	r3, r2
 8000894:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000896:	f7ff fd01 	bl	800029c <HAL_GetTick>
 800089a:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800089c:	6a23      	ldr	r3, [r4, #32]
 800089e:	423b      	tst	r3, r7
 80008a0:	d025      	beq.n	80008ee <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008a2:	f7ff fcfb 	bl	800029c <HAL_GetTick>
 80008a6:	4b2b      	ldr	r3, [pc, #172]	; (8000954 <HAL_RCC_OscConfig+0x330>)
 80008a8:	1b80      	subs	r0, r0, r6
 80008aa:	4298      	cmp	r0, r3
 80008ac:	d9f6      	bls.n	800089c <HAL_RCC_OscConfig+0x278>
 80008ae:	e723      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008b0:	2b05      	cmp	r3, #5
 80008b2:	d10b      	bne.n	80008cc <HAL_RCC_OscConfig+0x2a8>
 80008b4:	6a21      	ldr	r1, [r4, #32]
 80008b6:	3b01      	subs	r3, #1
 80008b8:	430b      	orrs	r3, r1
 80008ba:	6223      	str	r3, [r4, #32]
 80008bc:	6a23      	ldr	r3, [r4, #32]
 80008be:	431a      	orrs	r2, r3
 80008c0:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 80008c2:	f7ff fceb 	bl	800029c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008c6:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 80008c8:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008ca:	e00d      	b.n	80008e8 <HAL_RCC_OscConfig+0x2c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008cc:	6a23      	ldr	r3, [r4, #32]
 80008ce:	4393      	bics	r3, r2
 80008d0:	2204      	movs	r2, #4
 80008d2:	6223      	str	r3, [r4, #32]
 80008d4:	6a23      	ldr	r3, [r4, #32]
 80008d6:	4393      	bics	r3, r2
 80008d8:	e7c0      	b.n	800085c <HAL_RCC_OscConfig+0x238>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008da:	f7ff fcdf 	bl	800029c <HAL_GetTick>
 80008de:	4b1d      	ldr	r3, [pc, #116]	; (8000954 <HAL_RCC_OscConfig+0x330>)
 80008e0:	1b80      	subs	r0, r0, r6
 80008e2:	4298      	cmp	r0, r3
 80008e4:	d900      	bls.n	80008e8 <HAL_RCC_OscConfig+0x2c4>
 80008e6:	e707      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008e8:	6a23      	ldr	r3, [r4, #32]
 80008ea:	423b      	tst	r3, r7
 80008ec:	d0f5      	beq.n	80008da <HAL_RCC_OscConfig+0x2b6>
    if(pwrclkchanged == SET)
 80008ee:	9b00      	ldr	r3, [sp, #0]
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d000      	beq.n	80008f6 <HAL_RCC_OscConfig+0x2d2>
 80008f4:	e6a8      	b.n	8000648 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80008f6:	69e3      	ldr	r3, [r4, #28]
 80008f8:	4a17      	ldr	r2, [pc, #92]	; (8000958 <HAL_RCC_OscConfig+0x334>)
 80008fa:	4013      	ands	r3, r2
 80008fc:	61e3      	str	r3, [r4, #28]
 80008fe:	e6a3      	b.n	8000648 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000900:	f7ff fccc 	bl	800029c <HAL_GetTick>
 8000904:	1bc0      	subs	r0, r0, r7
 8000906:	2802      	cmp	r0, #2
 8000908:	d800      	bhi.n	800090c <HAL_RCC_OscConfig+0x2e8>
 800090a:	e6b0      	b.n	800066e <HAL_RCC_OscConfig+0x4a>
 800090c:	e6f4      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800090e:	3205      	adds	r2, #5
 8000910:	d103      	bne.n	800091a <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI14ADC_ENABLE();
 8000912:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000914:	439a      	bics	r2, r3
 8000916:	6362      	str	r2, [r4, #52]	; 0x34
 8000918:	e6ad      	b.n	8000676 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 800091a:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800091c:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800091e:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000920:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000922:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000924:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000926:	4393      	bics	r3, r2
 8000928:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 800092a:	f7ff fcb7 	bl	800029c <HAL_GetTick>
 800092e:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000930:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000932:	4233      	tst	r3, r6
 8000934:	d100      	bne.n	8000938 <HAL_RCC_OscConfig+0x314>
 8000936:	e6a5      	b.n	8000684 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000938:	f7ff fcb0 	bl	800029c <HAL_GetTick>
 800093c:	1bc0      	subs	r0, r0, r7
 800093e:	2802      	cmp	r0, #2
 8000940:	d9f6      	bls.n	8000930 <HAL_RCC_OscConfig+0x30c>
 8000942:	e6d9      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
 8000944:	40021000 	.word	0x40021000
 8000948:	fffeffff 	.word	0xfffeffff
 800094c:	fffbffff 	.word	0xfffbffff
 8000950:	40007000 	.word	0x40007000
 8000954:	00001388 	.word	0x00001388
 8000958:	efffffff 	.word	0xefffffff
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800095c:	210c      	movs	r1, #12
 800095e:	4c46      	ldr	r4, [pc, #280]	; (8000a78 <HAL_RCC_OscConfig+0x454>)
 8000960:	6862      	ldr	r2, [r4, #4]
 8000962:	400a      	ands	r2, r1
 8000964:	428a      	cmp	r2, r1
 8000966:	d009      	beq.n	800097c <HAL_RCC_OscConfig+0x358>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000968:	6863      	ldr	r3, [r4, #4]
 800096a:	400b      	ands	r3, r1
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800096c:	2b08      	cmp	r3, #8
 800096e:	d10e      	bne.n	800098e <HAL_RCC_OscConfig+0x36a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000970:	22c0      	movs	r2, #192	; 0xc0
 8000972:	6863      	ldr	r3, [r4, #4]
 8000974:	0252      	lsls	r2, r2, #9
 8000976:	4013      	ands	r3, r2
 8000978:	4293      	cmp	r3, r2
 800097a:	d108      	bne.n	800098e <HAL_RCC_OscConfig+0x36a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800097c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800097e:	03db      	lsls	r3, r3, #15
 8000980:	d400      	bmi.n	8000984 <HAL_RCC_OscConfig+0x360>
 8000982:	e683      	b.n	800068c <HAL_RCC_OscConfig+0x68>
 8000984:	6a2b      	ldr	r3, [r5, #32]
 8000986:	2b01      	cmp	r3, #1
 8000988:	d000      	beq.n	800098c <HAL_RCC_OscConfig+0x368>
 800098a:	e69d      	b.n	80006c8 <HAL_RCC_OscConfig+0xa4>
 800098c:	e67e      	b.n	800068c <HAL_RCC_OscConfig+0x68>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800098e:	6a2b      	ldr	r3, [r5, #32]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d011      	beq.n	80009b8 <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_HSI48_ENABLE();
 8000994:	2680      	movs	r6, #128	; 0x80
 8000996:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000998:	0276      	lsls	r6, r6, #9
 800099a:	4333      	orrs	r3, r6
 800099c:	6363      	str	r3, [r4, #52]	; 0x34
        tickstart = HAL_GetTick();
 800099e:	f7ff fc7d 	bl	800029c <HAL_GetTick>
 80009a2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80009a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80009a6:	4233      	tst	r3, r6
 80009a8:	d000      	beq.n	80009ac <HAL_RCC_OscConfig+0x388>
 80009aa:	e66f      	b.n	800068c <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80009ac:	f7ff fc76 	bl	800029c <HAL_GetTick>
 80009b0:	1bc0      	subs	r0, r0, r7
 80009b2:	2802      	cmp	r0, #2
 80009b4:	d9f6      	bls.n	80009a4 <HAL_RCC_OscConfig+0x380>
 80009b6:	e69f      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
        __HAL_RCC_HSI48_DISABLE();
 80009b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80009ba:	4a30      	ldr	r2, [pc, #192]	; (8000a7c <HAL_RCC_OscConfig+0x458>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80009bc:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_HSI48_DISABLE();
 80009be:	4013      	ands	r3, r2
 80009c0:	6363      	str	r3, [r4, #52]	; 0x34
        tickstart = HAL_GetTick();
 80009c2:	f7ff fc6b 	bl	800029c <HAL_GetTick>
 80009c6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80009c8:	0276      	lsls	r6, r6, #9
 80009ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80009cc:	4233      	tst	r3, r6
 80009ce:	d100      	bne.n	80009d2 <HAL_RCC_OscConfig+0x3ae>
 80009d0:	e65c      	b.n	800068c <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80009d2:	f7ff fc63 	bl	800029c <HAL_GetTick>
 80009d6:	1bc0      	subs	r0, r0, r7
 80009d8:	2802      	cmp	r0, #2
 80009da:	d9f6      	bls.n	80009ca <HAL_RCC_OscConfig+0x3a6>
 80009dc:	e68c      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80009de:	220c      	movs	r2, #12
 80009e0:	4c25      	ldr	r4, [pc, #148]	; (8000a78 <HAL_RCC_OscConfig+0x454>)
 80009e2:	6863      	ldr	r3, [r4, #4]
 80009e4:	4013      	ands	r3, r2
 80009e6:	2b08      	cmp	r3, #8
 80009e8:	d100      	bne.n	80009ec <HAL_RCC_OscConfig+0x3c8>
 80009ea:	e66d      	b.n	80006c8 <HAL_RCC_OscConfig+0xa4>
        __HAL_RCC_PLL_DISABLE();
 80009ec:	6823      	ldr	r3, [r4, #0]
 80009ee:	4a24      	ldr	r2, [pc, #144]	; (8000a80 <HAL_RCC_OscConfig+0x45c>)
 80009f0:	4013      	ands	r3, r2
 80009f2:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80009f4:	2902      	cmp	r1, #2
 80009f6:	d12f      	bne.n	8000a58 <HAL_RCC_OscConfig+0x434>
        tickstart = HAL_GetTick();
 80009f8:	f7ff fc50 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009fc:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80009fe:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a00:	04b6      	lsls	r6, r6, #18
 8000a02:	6823      	ldr	r3, [r4, #0]
 8000a04:	4233      	tst	r3, r6
 8000a06:	d121      	bne.n	8000a4c <HAL_RCC_OscConfig+0x428>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a08:	220f      	movs	r2, #15
 8000a0a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000a0c:	4393      	bics	r3, r2
 8000a0e:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000a10:	4313      	orrs	r3, r2
 8000a12:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000a14:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8000a16:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000a18:	6862      	ldr	r2, [r4, #4]
 8000a1a:	430b      	orrs	r3, r1
 8000a1c:	4919      	ldr	r1, [pc, #100]	; (8000a84 <HAL_RCC_OscConfig+0x460>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a1e:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a20:	400a      	ands	r2, r1
 8000a22:	4313      	orrs	r3, r2
 8000a24:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000a26:	2380      	movs	r3, #128	; 0x80
 8000a28:	6822      	ldr	r2, [r4, #0]
 8000a2a:	045b      	lsls	r3, r3, #17
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000a30:	f7ff fc34 	bl	800029c <HAL_GetTick>
 8000a34:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a36:	04ad      	lsls	r5, r5, #18
 8000a38:	6823      	ldr	r3, [r4, #0]
 8000a3a:	422b      	tst	r3, r5
 8000a3c:	d000      	beq.n	8000a40 <HAL_RCC_OscConfig+0x41c>
 8000a3e:	e629      	b.n	8000694 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a40:	f7ff fc2c 	bl	800029c <HAL_GetTick>
 8000a44:	1b80      	subs	r0, r0, r6
 8000a46:	2802      	cmp	r0, #2
 8000a48:	d9f6      	bls.n	8000a38 <HAL_RCC_OscConfig+0x414>
 8000a4a:	e655      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a4c:	f7ff fc26 	bl	800029c <HAL_GetTick>
 8000a50:	1bc0      	subs	r0, r0, r7
 8000a52:	2802      	cmp	r0, #2
 8000a54:	d9d5      	bls.n	8000a02 <HAL_RCC_OscConfig+0x3de>
 8000a56:	e64f      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
        tickstart = HAL_GetTick();
 8000a58:	f7ff fc20 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a5c:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8000a5e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a60:	04ad      	lsls	r5, r5, #18
 8000a62:	6823      	ldr	r3, [r4, #0]
 8000a64:	422b      	tst	r3, r5
 8000a66:	d100      	bne.n	8000a6a <HAL_RCC_OscConfig+0x446>
 8000a68:	e614      	b.n	8000694 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a6a:	f7ff fc17 	bl	800029c <HAL_GetTick>
 8000a6e:	1b80      	subs	r0, r0, r6
 8000a70:	2802      	cmp	r0, #2
 8000a72:	d9f6      	bls.n	8000a62 <HAL_RCC_OscConfig+0x43e>
 8000a74:	e640      	b.n	80006f8 <HAL_RCC_OscConfig+0xd4>
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	40021000 	.word	0x40021000
 8000a7c:	fffeffff 	.word	0xfffeffff
 8000a80:	feffffff 	.word	0xfeffffff
 8000a84:	ffc27fff 	.word	0xffc27fff

08000a88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000a88:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000a8a:	4c19      	ldr	r4, [pc, #100]	; (8000af0 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000a8c:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000a8e:	2210      	movs	r2, #16
 8000a90:	0021      	movs	r1, r4
 8000a92:	4668      	mov	r0, sp
 8000a94:	f001 fba8 	bl	80021e8 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000a98:	0021      	movs	r1, r4
 8000a9a:	ad04      	add	r5, sp, #16
 8000a9c:	2210      	movs	r2, #16
 8000a9e:	3110      	adds	r1, #16
 8000aa0:	0028      	movs	r0, r5
 8000aa2:	f001 fba1 	bl	80021e8 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000aa6:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000aa8:	4e12      	ldr	r6, [pc, #72]	; (8000af4 <HAL_RCC_GetSysClockFreq+0x6c>)
 8000aaa:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000aac:	401a      	ands	r2, r3
 8000aae:	2a08      	cmp	r2, #8
 8000ab0:	d004      	beq.n	8000abc <HAL_RCC_GetSysClockFreq+0x34>
 8000ab2:	2a0c      	cmp	r2, #12
 8000ab4:	d11a      	bne.n	8000aec <HAL_RCC_GetSysClockFreq+0x64>
      break;
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8000ab6:	4810      	ldr	r0, [pc, #64]	; (8000af8 <HAL_RCC_GetSysClockFreq+0x70>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000ab8:	b008      	add	sp, #32
 8000aba:	bd70      	pop	{r4, r5, r6, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000abc:	200f      	movs	r0, #15
 8000abe:	466a      	mov	r2, sp
 8000ac0:	0c99      	lsrs	r1, r3, #18
 8000ac2:	4001      	ands	r1, r0
 8000ac4:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000ac6:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8000ac8:	4002      	ands	r2, r0
 8000aca:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000acc:	22c0      	movs	r2, #192	; 0xc0
 8000ace:	2080      	movs	r0, #128	; 0x80
 8000ad0:	0252      	lsls	r2, r2, #9
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	0240      	lsls	r0, r0, #9
 8000ad6:	4283      	cmp	r3, r0
 8000ad8:	d101      	bne.n	8000ade <HAL_RCC_GetSysClockFreq+0x56>
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8000ada:	4808      	ldr	r0, [pc, #32]	; (8000afc <HAL_RCC_GetSysClockFreq+0x74>)
 8000adc:	e002      	b.n	8000ae4 <HAL_RCC_GetSysClockFreq+0x5c>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d1fb      	bne.n	8000ada <HAL_RCC_GetSysClockFreq+0x52>
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 8000ae2:	4805      	ldr	r0, [pc, #20]	; (8000af8 <HAL_RCC_GetSysClockFreq+0x70>)
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8000ae4:	f7ff fb24 	bl	8000130 <__udivsi3>
 8000ae8:	4360      	muls	r0, r4
 8000aea:	e7e5      	b.n	8000ab8 <HAL_RCC_GetSysClockFreq+0x30>
      sysclockfreq = HSE_VALUE;
 8000aec:	4803      	ldr	r0, [pc, #12]	; (8000afc <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 8000aee:	e7e3      	b.n	8000ab8 <HAL_RCC_GetSysClockFreq+0x30>
 8000af0:	080029dc 	.word	0x080029dc
 8000af4:	40021000 	.word	0x40021000
 8000af8:	02dc6c00 	.word	0x02dc6c00
 8000afc:	007a1200 	.word	0x007a1200

08000b00 <HAL_RCC_ClockConfig>:
{
 8000b00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b02:	2201      	movs	r2, #1
 8000b04:	4c4f      	ldr	r4, [pc, #316]	; (8000c44 <HAL_RCC_ClockConfig+0x144>)
{
 8000b06:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b08:	6823      	ldr	r3, [r4, #0]
{
 8000b0a:	9101      	str	r1, [sp, #4]
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	428b      	cmp	r3, r1
 8000b10:	d31f      	bcc.n	8000b52 <HAL_RCC_ClockConfig+0x52>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b12:	6832      	ldr	r2, [r6, #0]
 8000b14:	0793      	lsls	r3, r2, #30
 8000b16:	d428      	bmi.n	8000b6a <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000b18:	07d3      	lsls	r3, r2, #31
 8000b1a:	d42e      	bmi.n	8000b7a <HAL_RCC_ClockConfig+0x7a>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	6822      	ldr	r2, [r4, #0]
 8000b20:	9901      	ldr	r1, [sp, #4]
 8000b22:	401a      	ands	r2, r3
 8000b24:	4291      	cmp	r1, r2
 8000b26:	d200      	bcs.n	8000b2a <HAL_RCC_ClockConfig+0x2a>
 8000b28:	e07e      	b.n	8000c28 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b2a:	6833      	ldr	r3, [r6, #0]
 8000b2c:	4c46      	ldr	r4, [pc, #280]	; (8000c48 <HAL_RCC_ClockConfig+0x148>)
 8000b2e:	075b      	lsls	r3, r3, #29
 8000b30:	d500      	bpl.n	8000b34 <HAL_RCC_ClockConfig+0x34>
 8000b32:	e080      	b.n	8000c36 <HAL_RCC_ClockConfig+0x136>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000b34:	f7ff ffa8 	bl	8000a88 <HAL_RCC_GetSysClockFreq>
 8000b38:	6863      	ldr	r3, [r4, #4]
 8000b3a:	4a44      	ldr	r2, [pc, #272]	; (8000c4c <HAL_RCC_ClockConfig+0x14c>)
 8000b3c:	061b      	lsls	r3, r3, #24
 8000b3e:	0f1b      	lsrs	r3, r3, #28
 8000b40:	5cd3      	ldrb	r3, [r2, r3]
 8000b42:	40d8      	lsrs	r0, r3
 8000b44:	4b42      	ldr	r3, [pc, #264]	; (8000c50 <HAL_RCC_ClockConfig+0x150>)
 8000b46:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b48:	2000      	movs	r0, #0
 8000b4a:	f7ff fb7d 	bl	8000248 <HAL_InitTick>
  return HAL_OK;
 8000b4e:	2000      	movs	r0, #0
 8000b50:	e00a      	b.n	8000b68 <HAL_RCC_ClockConfig+0x68>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b52:	6823      	ldr	r3, [r4, #0]
 8000b54:	9901      	ldr	r1, [sp, #4]
 8000b56:	4393      	bics	r3, r2
 8000b58:	430b      	orrs	r3, r1
 8000b5a:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b5c:	6823      	ldr	r3, [r4, #0]
 8000b5e:	4013      	ands	r3, r2
 8000b60:	9a01      	ldr	r2, [sp, #4]
 8000b62:	429a      	cmp	r2, r3
 8000b64:	d0d5      	beq.n	8000b12 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000b66:	2001      	movs	r0, #1
}
 8000b68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000b6a:	20f0      	movs	r0, #240	; 0xf0
 8000b6c:	4936      	ldr	r1, [pc, #216]	; (8000c48 <HAL_RCC_ClockConfig+0x148>)
 8000b6e:	684b      	ldr	r3, [r1, #4]
 8000b70:	4383      	bics	r3, r0
 8000b72:	68b0      	ldr	r0, [r6, #8]
 8000b74:	4303      	orrs	r3, r0
 8000b76:	604b      	str	r3, [r1, #4]
 8000b78:	e7ce      	b.n	8000b18 <HAL_RCC_ClockConfig+0x18>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b7a:	6872      	ldr	r2, [r6, #4]
 8000b7c:	4d32      	ldr	r5, [pc, #200]	; (8000c48 <HAL_RCC_ClockConfig+0x148>)
 8000b7e:	2a01      	cmp	r2, #1
 8000b80:	d11a      	bne.n	8000bb8 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b82:	682b      	ldr	r3, [r5, #0]
 8000b84:	039b      	lsls	r3, r3, #14
 8000b86:	d5ee      	bpl.n	8000b66 <HAL_RCC_ClockConfig+0x66>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000b88:	2103      	movs	r1, #3
 8000b8a:	686b      	ldr	r3, [r5, #4]
 8000b8c:	438b      	bics	r3, r1
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000b92:	f7ff fb83 	bl	800029c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b96:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000b98:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b9a:	2b01      	cmp	r3, #1
 8000b9c:	d11c      	bne.n	8000bd8 <HAL_RCC_ClockConfig+0xd8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b9e:	220c      	movs	r2, #12
 8000ba0:	686b      	ldr	r3, [r5, #4]
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	2b04      	cmp	r3, #4
 8000ba6:	d0b9      	beq.n	8000b1c <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ba8:	f7ff fb78 	bl	800029c <HAL_GetTick>
 8000bac:	4b29      	ldr	r3, [pc, #164]	; (8000c54 <HAL_RCC_ClockConfig+0x154>)
 8000bae:	1bc0      	subs	r0, r0, r7
 8000bb0:	4298      	cmp	r0, r3
 8000bb2:	d9f4      	bls.n	8000b9e <HAL_RCC_ClockConfig+0x9e>
          return HAL_TIMEOUT;
 8000bb4:	2003      	movs	r0, #3
 8000bb6:	e7d7      	b.n	8000b68 <HAL_RCC_ClockConfig+0x68>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000bb8:	2a02      	cmp	r2, #2
 8000bba:	d103      	bne.n	8000bc4 <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000bbc:	682b      	ldr	r3, [r5, #0]
 8000bbe:	019b      	lsls	r3, r3, #6
 8000bc0:	d4e2      	bmi.n	8000b88 <HAL_RCC_ClockConfig+0x88>
 8000bc2:	e7d0      	b.n	8000b66 <HAL_RCC_ClockConfig+0x66>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000bc4:	2a03      	cmp	r2, #3
 8000bc6:	d103      	bne.n	8000bd0 <HAL_RCC_ClockConfig+0xd0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000bc8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000bca:	03db      	lsls	r3, r3, #15
 8000bcc:	d4dc      	bmi.n	8000b88 <HAL_RCC_ClockConfig+0x88>
 8000bce:	e7ca      	b.n	8000b66 <HAL_RCC_ClockConfig+0x66>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bd0:	682b      	ldr	r3, [r5, #0]
 8000bd2:	079b      	lsls	r3, r3, #30
 8000bd4:	d4d8      	bmi.n	8000b88 <HAL_RCC_ClockConfig+0x88>
 8000bd6:	e7c6      	b.n	8000b66 <HAL_RCC_ClockConfig+0x66>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000bd8:	2b02      	cmp	r3, #2
 8000bda:	d10b      	bne.n	8000bf4 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bdc:	220c      	movs	r2, #12
 8000bde:	686b      	ldr	r3, [r5, #4]
 8000be0:	4013      	ands	r3, r2
 8000be2:	2b08      	cmp	r3, #8
 8000be4:	d09a      	beq.n	8000b1c <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000be6:	f7ff fb59 	bl	800029c <HAL_GetTick>
 8000bea:	4b1a      	ldr	r3, [pc, #104]	; (8000c54 <HAL_RCC_ClockConfig+0x154>)
 8000bec:	1bc0      	subs	r0, r0, r7
 8000bee:	4298      	cmp	r0, r3
 8000bf0:	d9f4      	bls.n	8000bdc <HAL_RCC_ClockConfig+0xdc>
 8000bf2:	e7df      	b.n	8000bb4 <HAL_RCC_ClockConfig+0xb4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000bf4:	2b03      	cmp	r3, #3
 8000bf6:	d011      	beq.n	8000c1c <HAL_RCC_ClockConfig+0x11c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000bf8:	220c      	movs	r2, #12
 8000bfa:	686b      	ldr	r3, [r5, #4]
 8000bfc:	4213      	tst	r3, r2
 8000bfe:	d100      	bne.n	8000c02 <HAL_RCC_ClockConfig+0x102>
 8000c00:	e78c      	b.n	8000b1c <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c02:	f7ff fb4b 	bl	800029c <HAL_GetTick>
 8000c06:	4b13      	ldr	r3, [pc, #76]	; (8000c54 <HAL_RCC_ClockConfig+0x154>)
 8000c08:	1bc0      	subs	r0, r0, r7
 8000c0a:	4298      	cmp	r0, r3
 8000c0c:	d9f4      	bls.n	8000bf8 <HAL_RCC_ClockConfig+0xf8>
 8000c0e:	e7d1      	b.n	8000bb4 <HAL_RCC_ClockConfig+0xb4>
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c10:	f7ff fb44 	bl	800029c <HAL_GetTick>
 8000c14:	4b0f      	ldr	r3, [pc, #60]	; (8000c54 <HAL_RCC_ClockConfig+0x154>)
 8000c16:	1bc0      	subs	r0, r0, r7
 8000c18:	4298      	cmp	r0, r3
 8000c1a:	d8cb      	bhi.n	8000bb4 <HAL_RCC_ClockConfig+0xb4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8000c1c:	220c      	movs	r2, #12
 8000c1e:	686b      	ldr	r3, [r5, #4]
 8000c20:	4013      	ands	r3, r2
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d1f4      	bne.n	8000c10 <HAL_RCC_ClockConfig+0x110>
 8000c26:	e779      	b.n	8000b1c <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c28:	6822      	ldr	r2, [r4, #0]
 8000c2a:	439a      	bics	r2, r3
 8000c2c:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000c2e:	6822      	ldr	r2, [r4, #0]
 8000c30:	421a      	tst	r2, r3
 8000c32:	d198      	bne.n	8000b66 <HAL_RCC_ClockConfig+0x66>
 8000c34:	e779      	b.n	8000b2a <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000c36:	6863      	ldr	r3, [r4, #4]
 8000c38:	4a07      	ldr	r2, [pc, #28]	; (8000c58 <HAL_RCC_ClockConfig+0x158>)
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	68f2      	ldr	r2, [r6, #12]
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	6063      	str	r3, [r4, #4]
 8000c42:	e777      	b.n	8000b34 <HAL_RCC_ClockConfig+0x34>
 8000c44:	40022000 	.word	0x40022000
 8000c48:	40021000 	.word	0x40021000
 8000c4c:	08002a00 	.word	0x08002a00
 8000c50:	20000000 	.word	0x20000000
 8000c54:	00001388 	.word	0x00001388
 8000c58:	fffff8ff 	.word	0xfffff8ff

08000c5c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000c5c:	4b01      	ldr	r3, [pc, #4]	; (8000c64 <HAL_RCC_GetHCLKFreq+0x8>)
 8000c5e:	6818      	ldr	r0, [r3, #0]
}
 8000c60:	4770      	bx	lr
 8000c62:	46c0      	nop			; (mov r8, r8)
 8000c64:	20000000 	.word	0x20000000

08000c68 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000c68:	4b04      	ldr	r3, [pc, #16]	; (8000c7c <HAL_RCC_GetPCLK1Freq+0x14>)
 8000c6a:	4a05      	ldr	r2, [pc, #20]	; (8000c80 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	055b      	lsls	r3, r3, #21
 8000c70:	0f5b      	lsrs	r3, r3, #29
 8000c72:	5cd3      	ldrb	r3, [r2, r3]
 8000c74:	4a03      	ldr	r2, [pc, #12]	; (8000c84 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000c76:	6810      	ldr	r0, [r2, #0]
 8000c78:	40d8      	lsrs	r0, r3
}    
 8000c7a:	4770      	bx	lr
 8000c7c:	40021000 	.word	0x40021000
 8000c80:	08002a10 	.word	0x08002a10
 8000c84:	20000000 	.word	0x20000000

08000c88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000c88:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000c8a:	6803      	ldr	r3, [r0, #0]
{
 8000c8c:	b085      	sub	sp, #20
 8000c8e:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000c90:	03db      	lsls	r3, r3, #15
 8000c92:	d528      	bpl.n	8000ce6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c94:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000c96:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c98:	4c40      	ldr	r4, [pc, #256]	; (8000d9c <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8000c9a:	0552      	lsls	r2, r2, #21
 8000c9c:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000c9e:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ca0:	4213      	tst	r3, r2
 8000ca2:	d108      	bne.n	8000cb6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8000ca4:	69e3      	ldr	r3, [r4, #28]
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	61e3      	str	r3, [r4, #28]
 8000caa:	69e3      	ldr	r3, [r4, #28]
 8000cac:	4013      	ands	r3, r2
 8000cae:	9303      	str	r3, [sp, #12]
 8000cb0:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cb6:	2780      	movs	r7, #128	; 0x80
 8000cb8:	4e39      	ldr	r6, [pc, #228]	; (8000da0 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8000cba:	007f      	lsls	r7, r7, #1
 8000cbc:	6833      	ldr	r3, [r6, #0]
 8000cbe:	423b      	tst	r3, r7
 8000cc0:	d038      	beq.n	8000d34 <HAL_RCCEx_PeriphCLKConfig+0xac>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000cc2:	22c0      	movs	r2, #192	; 0xc0
 8000cc4:	6a23      	ldr	r3, [r4, #32]
 8000cc6:	0092      	lsls	r2, r2, #2
 8000cc8:	4013      	ands	r3, r2
 8000cca:	4e36      	ldr	r6, [pc, #216]	; (8000da4 <HAL_RCCEx_PeriphCLKConfig+0x11c>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000ccc:	d144      	bne.n	8000d58 <HAL_RCCEx_PeriphCLKConfig+0xd0>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000cce:	6a23      	ldr	r3, [r4, #32]
 8000cd0:	401e      	ands	r6, r3
 8000cd2:	686b      	ldr	r3, [r5, #4]
 8000cd4:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000cd6:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000cd8:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8000cda:	2b01      	cmp	r3, #1
 8000cdc:	d103      	bne.n	8000ce6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000cde:	69e3      	ldr	r3, [r4, #28]
 8000ce0:	4a31      	ldr	r2, [pc, #196]	; (8000da8 <HAL_RCCEx_PeriphCLKConfig+0x120>)
 8000ce2:	4013      	ands	r3, r2
 8000ce4:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000ce6:	682a      	ldr	r2, [r5, #0]
 8000ce8:	07d3      	lsls	r3, r2, #31
 8000cea:	d506      	bpl.n	8000cfa <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000cec:	2003      	movs	r0, #3
 8000cee:	492b      	ldr	r1, [pc, #172]	; (8000d9c <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8000cf0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000cf2:	4383      	bics	r3, r0
 8000cf4:	68a8      	ldr	r0, [r5, #8]
 8000cf6:	4303      	orrs	r3, r0
 8000cf8:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000cfa:	0693      	lsls	r3, r2, #26
 8000cfc:	d506      	bpl.n	8000d0c <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000cfe:	2010      	movs	r0, #16
 8000d00:	4926      	ldr	r1, [pc, #152]	; (8000d9c <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8000d02:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000d04:	4383      	bics	r3, r0
 8000d06:	68e8      	ldr	r0, [r5, #12]
 8000d08:	4303      	orrs	r3, r0
 8000d0a:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8000d0c:	0393      	lsls	r3, r2, #14
 8000d0e:	d506      	bpl.n	8000d1e <HAL_RCCEx_PeriphCLKConfig+0x96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000d10:	2080      	movs	r0, #128	; 0x80
 8000d12:	4922      	ldr	r1, [pc, #136]	; (8000d9c <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8000d14:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000d16:	4383      	bics	r3, r0
 8000d18:	6968      	ldr	r0, [r5, #20]
 8000d1a:	4303      	orrs	r3, r0
 8000d1c:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8000d1e:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8000d20:	0553      	lsls	r3, r2, #21
 8000d22:	d517      	bpl.n	8000d54 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8000d24:	2140      	movs	r1, #64	; 0x40
 8000d26:	4a1d      	ldr	r2, [pc, #116]	; (8000d9c <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8000d28:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000d2a:	438b      	bics	r3, r1
 8000d2c:	6929      	ldr	r1, [r5, #16]
 8000d2e:	430b      	orrs	r3, r1
 8000d30:	6313      	str	r3, [r2, #48]	; 0x30
 8000d32:	e00f      	b.n	8000d54 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d34:	6833      	ldr	r3, [r6, #0]
 8000d36:	433b      	orrs	r3, r7
 8000d38:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000d3a:	f7ff faaf 	bl	800029c <HAL_GetTick>
 8000d3e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d40:	6833      	ldr	r3, [r6, #0]
 8000d42:	423b      	tst	r3, r7
 8000d44:	d1bd      	bne.n	8000cc2 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d46:	f7ff faa9 	bl	800029c <HAL_GetTick>
 8000d4a:	9b01      	ldr	r3, [sp, #4]
 8000d4c:	1ac0      	subs	r0, r0, r3
 8000d4e:	2864      	cmp	r0, #100	; 0x64
 8000d50:	d9f6      	bls.n	8000d40 <HAL_RCCEx_PeriphCLKConfig+0xb8>
          return HAL_TIMEOUT;
 8000d52:	2003      	movs	r0, #3
}
 8000d54:	b005      	add	sp, #20
 8000d56:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000d58:	6869      	ldr	r1, [r5, #4]
 8000d5a:	400a      	ands	r2, r1
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d0b6      	beq.n	8000cce <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000d60:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000d62:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000d64:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000d66:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8000d68:	025b      	lsls	r3, r3, #9
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000d6e:	6a23      	ldr	r3, [r4, #32]
 8000d70:	480e      	ldr	r0, [pc, #56]	; (8000dac <HAL_RCCEx_PeriphCLKConfig+0x124>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000d72:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000d74:	4003      	ands	r3, r0
 8000d76:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8000d78:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000d7a:	07d3      	lsls	r3, r2, #31
 8000d7c:	d5a7      	bpl.n	8000cce <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8000d7e:	f7ff fa8d 	bl	800029c <HAL_GetTick>
 8000d82:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d84:	2202      	movs	r2, #2
 8000d86:	6a23      	ldr	r3, [r4, #32]
 8000d88:	4213      	tst	r3, r2
 8000d8a:	d1a0      	bne.n	8000cce <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d8c:	f7ff fa86 	bl	800029c <HAL_GetTick>
 8000d90:	4b07      	ldr	r3, [pc, #28]	; (8000db0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8000d92:	1bc0      	subs	r0, r0, r7
 8000d94:	4298      	cmp	r0, r3
 8000d96:	d9f5      	bls.n	8000d84 <HAL_RCCEx_PeriphCLKConfig+0xfc>
 8000d98:	e7db      	b.n	8000d52 <HAL_RCCEx_PeriphCLKConfig+0xca>
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	40021000 	.word	0x40021000
 8000da0:	40007000 	.word	0x40007000
 8000da4:	fffffcff 	.word	0xfffffcff
 8000da8:	efffffff 	.word	0xefffffff
 8000dac:	fffeffff 	.word	0xfffeffff
 8000db0:	00001388 	.word	0x00001388

08000db4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000db4:	b570      	push	{r4, r5, r6, lr}
 8000db6:	0004      	movs	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000db8:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000dba:	69c2      	ldr	r2, [r0, #28]
 8000dbc:	6883      	ldr	r3, [r0, #8]
 8000dbe:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000dc0:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000dc2:	4303      	orrs	r3, r0
 8000dc4:	6960      	ldr	r0, [r4, #20]
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000dc6:	4e3f      	ldr	r6, [pc, #252]	; (8000ec4 <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000dc8:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000dca:	483f      	ldr	r0, [pc, #252]	; (8000ec8 <UART_SetConfig+0x114>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000dcc:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000dce:	4001      	ands	r1, r0
 8000dd0:	430b      	orrs	r3, r1
 8000dd2:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000dd4:	686b      	ldr	r3, [r5, #4]
 8000dd6:	493d      	ldr	r1, [pc, #244]	; (8000ecc <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000dd8:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000dda:	400b      	ands	r3, r1
 8000ddc:	68e1      	ldr	r1, [r4, #12]
 8000dde:	430b      	orrs	r3, r1
 8000de0:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000de2:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000de4:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000de6:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000de8:	4839      	ldr	r0, [pc, #228]	; (8000ed0 <UART_SetConfig+0x11c>)
 8000dea:	4001      	ands	r1, r0
 8000dec:	430b      	orrs	r3, r1
 8000dee:	60ab      	str	r3, [r5, #8]
 8000df0:	2380      	movs	r3, #128	; 0x80
 8000df2:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000df4:	42b5      	cmp	r5, r6
 8000df6:	d110      	bne.n	8000e1a <UART_SetConfig+0x66>
 8000df8:	2003      	movs	r0, #3
 8000dfa:	4936      	ldr	r1, [pc, #216]	; (8000ed4 <UART_SetConfig+0x120>)
 8000dfc:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8000dfe:	4001      	ands	r1, r0
 8000e00:	4835      	ldr	r0, [pc, #212]	; (8000ed8 <UART_SetConfig+0x124>)
 8000e02:	5c40      	ldrb	r0, [r0, r1]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d013      	beq.n	8000e30 <UART_SetConfig+0x7c>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 8000e08:	2808      	cmp	r0, #8
 8000e0a:	d858      	bhi.n	8000ebe <UART_SetConfig+0x10a>
 8000e0c:	f7ff f986 	bl	800011c <__gnu_thumb1_case_uqi>
 8000e10:	57425737 	.word	0x57425737
 8000e14:	5757574b 	.word	0x5757574b
 8000e18:	50          	.byte	0x50
 8000e19:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000e1a:	4930      	ldr	r1, [pc, #192]	; (8000edc <UART_SetConfig+0x128>)
 8000e1c:	428d      	cmp	r5, r1
 8000e1e:	d14c      	bne.n	8000eba <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d12c      	bne.n	8000e7e <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8000e24:	f7ff ff20 	bl	8000c68 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000e28:	6863      	ldr	r3, [r4, #4]
 8000e2a:	0040      	lsls	r0, r0, #1
 8000e2c:	085b      	lsrs	r3, r3, #1
 8000e2e:	e00b      	b.n	8000e48 <UART_SetConfig+0x94>
    switch (clocksource)
 8000e30:	2808      	cmp	r0, #8
 8000e32:	d821      	bhi.n	8000e78 <UART_SetConfig+0xc4>
 8000e34:	f7ff f968 	bl	8000108 <__gnu_thumb1_case_sqi>
 8000e38:	200520f6 	.word	0x200520f6
 8000e3c:	20202018 	.word	0x20202018
 8000e40:	1b          	.byte	0x1b
 8000e41:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8000e42:	6863      	ldr	r3, [r4, #4]
 8000e44:	0858      	lsrs	r0, r3, #1
 8000e46:	4b26      	ldr	r3, [pc, #152]	; (8000ee0 <UART_SetConfig+0x12c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8000e48:	18c0      	adds	r0, r0, r3
 8000e4a:	6861      	ldr	r1, [r4, #4]
 8000e4c:	f7ff f970 	bl	8000130 <__udivsi3>
 8000e50:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8000e52:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8000e54:	220f      	movs	r2, #15
 8000e56:	0019      	movs	r1, r3
 8000e58:	4391      	bics	r1, r2
 8000e5a:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000e5c:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8000e5e:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000e60:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8000e62:	4313      	orrs	r3, r2
 8000e64:	60cb      	str	r3, [r1, #12]
    }
  }

  return ret;

}
 8000e66:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000e68:	f7ff fe0e 	bl	8000a88 <HAL_RCC_GetSysClockFreq>
 8000e6c:	e7dc      	b.n	8000e28 <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8000e6e:	6863      	ldr	r3, [r4, #4]
 8000e70:	0858      	lsrs	r0, r3, #1
 8000e72:	2380      	movs	r3, #128	; 0x80
 8000e74:	025b      	lsls	r3, r3, #9
 8000e76:	e7e7      	b.n	8000e48 <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 8000e78:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	e7ea      	b.n	8000e54 <UART_SetConfig+0xa0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8000e7e:	f7ff fef3 	bl	8000c68 <HAL_RCC_GetPCLK1Freq>
 8000e82:	6861      	ldr	r1, [r4, #4]
 8000e84:	084b      	lsrs	r3, r1, #1
 8000e86:	1818      	adds	r0, r3, r0
 8000e88:	f7ff f952 	bl	8000130 <__udivsi3>
 8000e8c:	b280      	uxth	r0, r0
 8000e8e:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8000e90:	2000      	movs	r0, #0
        break;
 8000e92:	e7e8      	b.n	8000e66 <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8000e94:	6861      	ldr	r1, [r4, #4]
 8000e96:	4b13      	ldr	r3, [pc, #76]	; (8000ee4 <UART_SetConfig+0x130>)
 8000e98:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8000e9a:	18c0      	adds	r0, r0, r3
 8000e9c:	f7ff f948 	bl	8000130 <__udivsi3>
 8000ea0:	b280      	uxth	r0, r0
 8000ea2:	60f0      	str	r0, [r6, #12]
 8000ea4:	e7f4      	b.n	8000e90 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000ea6:	f7ff fdef 	bl	8000a88 <HAL_RCC_GetSysClockFreq>
 8000eaa:	6861      	ldr	r1, [r4, #4]
 8000eac:	084b      	lsrs	r3, r1, #1
 8000eae:	e7f4      	b.n	8000e9a <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8000eb0:	2380      	movs	r3, #128	; 0x80
 8000eb2:	6861      	ldr	r1, [r4, #4]
 8000eb4:	021b      	lsls	r3, r3, #8
 8000eb6:	0848      	lsrs	r0, r1, #1
 8000eb8:	e7ef      	b.n	8000e9a <UART_SetConfig+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000eba:	429a      	cmp	r2, r3
 8000ebc:	d0dc      	beq.n	8000e78 <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 8000ebe:	2001      	movs	r0, #1
  return ret;
 8000ec0:	e7d1      	b.n	8000e66 <UART_SetConfig+0xb2>
 8000ec2:	46c0      	nop			; (mov r8, r8)
 8000ec4:	40013800 	.word	0x40013800
 8000ec8:	efff69f3 	.word	0xefff69f3
 8000ecc:	ffffcfff 	.word	0xffffcfff
 8000ed0:	fffff4ff 	.word	0xfffff4ff
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	080029fc 	.word	0x080029fc
 8000edc:	40004400 	.word	0x40004400
 8000ee0:	00f42400 	.word	0x00f42400
 8000ee4:	007a1200 	.word	0x007a1200

08000ee8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8000ee8:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8000eea:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8000eec:	07da      	lsls	r2, r3, #31
 8000eee:	d506      	bpl.n	8000efe <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8000ef0:	6801      	ldr	r1, [r0, #0]
 8000ef2:	4c28      	ldr	r4, [pc, #160]	; (8000f94 <UART_AdvFeatureConfig+0xac>)
 8000ef4:	684a      	ldr	r2, [r1, #4]
 8000ef6:	4022      	ands	r2, r4
 8000ef8:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8000efa:	4322      	orrs	r2, r4
 8000efc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8000efe:	079a      	lsls	r2, r3, #30
 8000f00:	d506      	bpl.n	8000f10 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8000f02:	6801      	ldr	r1, [r0, #0]
 8000f04:	4c24      	ldr	r4, [pc, #144]	; (8000f98 <UART_AdvFeatureConfig+0xb0>)
 8000f06:	684a      	ldr	r2, [r1, #4]
 8000f08:	4022      	ands	r2, r4
 8000f0a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8000f0c:	4322      	orrs	r2, r4
 8000f0e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8000f10:	075a      	lsls	r2, r3, #29
 8000f12:	d506      	bpl.n	8000f22 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8000f14:	6801      	ldr	r1, [r0, #0]
 8000f16:	4c21      	ldr	r4, [pc, #132]	; (8000f9c <UART_AdvFeatureConfig+0xb4>)
 8000f18:	684a      	ldr	r2, [r1, #4]
 8000f1a:	4022      	ands	r2, r4
 8000f1c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8000f1e:	4322      	orrs	r2, r4
 8000f20:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8000f22:	071a      	lsls	r2, r3, #28
 8000f24:	d506      	bpl.n	8000f34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8000f26:	6801      	ldr	r1, [r0, #0]
 8000f28:	4c1d      	ldr	r4, [pc, #116]	; (8000fa0 <UART_AdvFeatureConfig+0xb8>)
 8000f2a:	684a      	ldr	r2, [r1, #4]
 8000f2c:	4022      	ands	r2, r4
 8000f2e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8000f30:	4322      	orrs	r2, r4
 8000f32:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8000f34:	06da      	lsls	r2, r3, #27
 8000f36:	d506      	bpl.n	8000f46 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8000f38:	6801      	ldr	r1, [r0, #0]
 8000f3a:	4c1a      	ldr	r4, [pc, #104]	; (8000fa4 <UART_AdvFeatureConfig+0xbc>)
 8000f3c:	688a      	ldr	r2, [r1, #8]
 8000f3e:	4022      	ands	r2, r4
 8000f40:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8000f42:	4322      	orrs	r2, r4
 8000f44:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8000f46:	069a      	lsls	r2, r3, #26
 8000f48:	d506      	bpl.n	8000f58 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8000f4a:	6801      	ldr	r1, [r0, #0]
 8000f4c:	4c16      	ldr	r4, [pc, #88]	; (8000fa8 <UART_AdvFeatureConfig+0xc0>)
 8000f4e:	688a      	ldr	r2, [r1, #8]
 8000f50:	4022      	ands	r2, r4
 8000f52:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8000f54:	4322      	orrs	r2, r4
 8000f56:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8000f58:	065a      	lsls	r2, r3, #25
 8000f5a:	d510      	bpl.n	8000f7e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8000f5c:	6801      	ldr	r1, [r0, #0]
 8000f5e:	4d13      	ldr	r5, [pc, #76]	; (8000fac <UART_AdvFeatureConfig+0xc4>)
 8000f60:	684a      	ldr	r2, [r1, #4]
 8000f62:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8000f64:	402a      	ands	r2, r5
 8000f66:	4322      	orrs	r2, r4
 8000f68:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8000f6a:	2280      	movs	r2, #128	; 0x80
 8000f6c:	0352      	lsls	r2, r2, #13
 8000f6e:	4294      	cmp	r4, r2
 8000f70:	d105      	bne.n	8000f7e <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8000f72:	684a      	ldr	r2, [r1, #4]
 8000f74:	4c0e      	ldr	r4, [pc, #56]	; (8000fb0 <UART_AdvFeatureConfig+0xc8>)
 8000f76:	4022      	ands	r2, r4
 8000f78:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8000f7a:	4322      	orrs	r2, r4
 8000f7c:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8000f7e:	061b      	lsls	r3, r3, #24
 8000f80:	d506      	bpl.n	8000f90 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8000f82:	6802      	ldr	r2, [r0, #0]
 8000f84:	490b      	ldr	r1, [pc, #44]	; (8000fb4 <UART_AdvFeatureConfig+0xcc>)
 8000f86:	6853      	ldr	r3, [r2, #4]
 8000f88:	400b      	ands	r3, r1
 8000f8a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8000f8c:	430b      	orrs	r3, r1
 8000f8e:	6053      	str	r3, [r2, #4]
  }
}
 8000f90:	bd30      	pop	{r4, r5, pc}
 8000f92:	46c0      	nop			; (mov r8, r8)
 8000f94:	fffdffff 	.word	0xfffdffff
 8000f98:	fffeffff 	.word	0xfffeffff
 8000f9c:	fffbffff 	.word	0xfffbffff
 8000fa0:	ffff7fff 	.word	0xffff7fff
 8000fa4:	ffffefff 	.word	0xffffefff
 8000fa8:	ffffdfff 	.word	0xffffdfff
 8000fac:	ffefffff 	.word	0xffefffff
 8000fb0:	ff9fffff 	.word	0xff9fffff
 8000fb4:	fff7ffff 	.word	0xfff7ffff

08000fb8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8000fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fba:	0004      	movs	r4, r0
 8000fbc:	000e      	movs	r6, r1
 8000fbe:	0015      	movs	r5, r2
 8000fc0:	001f      	movs	r7, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000fc2:	6822      	ldr	r2, [r4, #0]
 8000fc4:	69d3      	ldr	r3, [r2, #28]
 8000fc6:	4033      	ands	r3, r6
 8000fc8:	1b9b      	subs	r3, r3, r6
 8000fca:	4259      	negs	r1, r3
 8000fcc:	414b      	adcs	r3, r1
 8000fce:	42ab      	cmp	r3, r5
 8000fd0:	d001      	beq.n	8000fd6 <UART_WaitOnFlagUntilTimeout+0x1e>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	e018      	b.n	8001008 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8000fd6:	9b06      	ldr	r3, [sp, #24]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	d0f3      	beq.n	8000fc4 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000fdc:	9b06      	ldr	r3, [sp, #24]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d113      	bne.n	800100a <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000fe2:	6823      	ldr	r3, [r4, #0]
 8000fe4:	490c      	ldr	r1, [pc, #48]	; (8001018 <UART_WaitOnFlagUntilTimeout+0x60>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8000fe8:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000fea:	400a      	ands	r2, r1
 8000fec:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000fee:	689a      	ldr	r2, [r3, #8]
 8000ff0:	31a3      	adds	r1, #163	; 0xa3
 8000ff2:	31ff      	adds	r1, #255	; 0xff
 8000ff4:	438a      	bics	r2, r1
 8000ff6:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8000ff8:	0022      	movs	r2, r4
 8000ffa:	2320      	movs	r3, #32
 8000ffc:	3269      	adds	r2, #105	; 0x69
 8000ffe:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8001000:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8001002:	2300      	movs	r3, #0
 8001004:	3468      	adds	r4, #104	; 0x68
 8001006:	7023      	strb	r3, [r4, #0]
}
 8001008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800100a:	f7ff f947 	bl	800029c <HAL_GetTick>
 800100e:	9b06      	ldr	r3, [sp, #24]
 8001010:	1bc0      	subs	r0, r0, r7
 8001012:	4283      	cmp	r3, r0
 8001014:	d2d5      	bcs.n	8000fc2 <UART_WaitOnFlagUntilTimeout+0xa>
 8001016:	e7e4      	b.n	8000fe2 <UART_WaitOnFlagUntilTimeout+0x2a>
 8001018:	fffffe5f 	.word	0xfffffe5f

0800101c <HAL_UART_Transmit>:
{
 800101c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 800101e:	0007      	movs	r7, r0
{
 8001020:	b085      	sub	sp, #20
 8001022:	9303      	str	r3, [sp, #12]
  if(huart->gState == HAL_UART_STATE_READY)
 8001024:	3769      	adds	r7, #105	; 0x69
 8001026:	783b      	ldrb	r3, [r7, #0]
{
 8001028:	0004      	movs	r4, r0
 800102a:	000d      	movs	r5, r1
 800102c:	0016      	movs	r6, r2
    return HAL_BUSY;
 800102e:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 8001030:	2b20      	cmp	r3, #32
 8001032:	d146      	bne.n	80010c2 <HAL_UART_Transmit+0xa6>
      return  HAL_ERROR;
 8001034:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8001036:	2900      	cmp	r1, #0
 8001038:	d043      	beq.n	80010c2 <HAL_UART_Transmit+0xa6>
 800103a:	2a00      	cmp	r2, #0
 800103c:	d041      	beq.n	80010c2 <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800103e:	2380      	movs	r3, #128	; 0x80
 8001040:	68a2      	ldr	r2, [r4, #8]
 8001042:	015b      	lsls	r3, r3, #5
 8001044:	429a      	cmp	r2, r3
 8001046:	d104      	bne.n	8001052 <HAL_UART_Transmit+0x36>
 8001048:	6923      	ldr	r3, [r4, #16]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d101      	bne.n	8001052 <HAL_UART_Transmit+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 800104e:	4201      	tst	r1, r0
 8001050:	d137      	bne.n	80010c2 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8001052:	0023      	movs	r3, r4
 8001054:	3368      	adds	r3, #104	; 0x68
 8001056:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8001058:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 800105a:	2a01      	cmp	r2, #1
 800105c:	d031      	beq.n	80010c2 <HAL_UART_Transmit+0xa6>
 800105e:	2201      	movs	r2, #1
 8001060:	701a      	strb	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001062:	2300      	movs	r3, #0
 8001064:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001066:	3321      	adds	r3, #33	; 0x21
 8001068:	703b      	strb	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800106a:	f7ff f917 	bl	800029c <HAL_GetTick>
    huart->TxXferSize = Size;
 800106e:	0023      	movs	r3, r4
 8001070:	3350      	adds	r3, #80	; 0x50
 8001072:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 8001074:	805e      	strh	r6, [r3, #2]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001076:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 8001078:	9002      	str	r0, [sp, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800107a:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0)
 800107c:	0021      	movs	r1, r4
 800107e:	3152      	adds	r1, #82	; 0x52
 8001080:	880a      	ldrh	r2, [r1, #0]
 8001082:	b292      	uxth	r2, r2
 8001084:	2a00      	cmp	r2, #0
 8001086:	d10d      	bne.n	80010a4 <HAL_UART_Transmit+0x88>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001088:	9b03      	ldr	r3, [sp, #12]
 800108a:	2140      	movs	r1, #64	; 0x40
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	0020      	movs	r0, r4
 8001090:	9b02      	ldr	r3, [sp, #8]
 8001092:	f7ff ff91 	bl	8000fb8 <UART_WaitOnFlagUntilTimeout>
 8001096:	2800      	cmp	r0, #0
 8001098:	d112      	bne.n	80010c0 <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 800109a:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 800109c:	3468      	adds	r4, #104	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 800109e:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(huart);
 80010a0:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80010a2:	e00e      	b.n	80010c2 <HAL_UART_Transmit+0xa6>
      huart->TxXferCount--;
 80010a4:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80010a6:	2200      	movs	r2, #0
      huart->TxXferCount--;
 80010a8:	3b01      	subs	r3, #1
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80010ae:	9b03      	ldr	r3, [sp, #12]
 80010b0:	2180      	movs	r1, #128	; 0x80
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	0020      	movs	r0, r4
 80010b6:	9b02      	ldr	r3, [sp, #8]
 80010b8:	f7ff ff7e 	bl	8000fb8 <UART_WaitOnFlagUntilTimeout>
 80010bc:	2800      	cmp	r0, #0
 80010be:	d002      	beq.n	80010c6 <HAL_UART_Transmit+0xaa>
        return HAL_TIMEOUT;
 80010c0:	2003      	movs	r0, #3
}
 80010c2:	b005      	add	sp, #20
 80010c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80010c6:	68a3      	ldr	r3, [r4, #8]
 80010c8:	6822      	ldr	r2, [r4, #0]
 80010ca:	42b3      	cmp	r3, r6
 80010cc:	d108      	bne.n	80010e0 <HAL_UART_Transmit+0xc4>
 80010ce:	6923      	ldr	r3, [r4, #16]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d105      	bne.n	80010e0 <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80010d4:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 80010d6:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80010d8:	05db      	lsls	r3, r3, #23
 80010da:	0ddb      	lsrs	r3, r3, #23
 80010dc:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 80010de:	e7cd      	b.n	800107c <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80010e0:	782b      	ldrb	r3, [r5, #0]
 80010e2:	3501      	adds	r5, #1
 80010e4:	8513      	strh	r3, [r2, #40]	; 0x28
 80010e6:	e7c9      	b.n	800107c <HAL_UART_Transmit+0x60>

080010e8 <UART_CheckIdleState>:
{
 80010e8:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010ea:	2600      	movs	r6, #0
{
 80010ec:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010ee:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 80010f0:	f7ff f8d4 	bl	800029c <HAL_GetTick>
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 80010f4:	4a16      	ldr	r2, [pc, #88]	; (8001150 <UART_CheckIdleState+0x68>)
 80010f6:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80010f8:	0005      	movs	r5, r0
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d008      	beq.n	8001110 <UART_CheckIdleState+0x28>
  huart->gState  = HAL_UART_STATE_READY;
 80010fe:	0022      	movs	r2, r4
 8001100:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001102:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8001104:	3269      	adds	r2, #105	; 0x69
  __HAL_UNLOCK(huart);
 8001106:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 8001108:	7013      	strb	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800110a:	7053      	strb	r3, [r2, #1]
  __HAL_UNLOCK(huart);
 800110c:	7020      	strb	r0, [r4, #0]
}
 800110e:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	071b      	lsls	r3, r3, #28
 8001114:	d40f      	bmi.n	8001136 <UART_CheckIdleState+0x4e>
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001116:	6823      	ldr	r3, [r4, #0]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	075b      	lsls	r3, r3, #29
 800111c:	d5ef      	bpl.n	80010fe <UART_CheckIdleState+0x16>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800111e:	2180      	movs	r1, #128	; 0x80
 8001120:	4b0c      	ldr	r3, [pc, #48]	; (8001154 <UART_CheckIdleState+0x6c>)
 8001122:	2200      	movs	r2, #0
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	03c9      	lsls	r1, r1, #15
 8001128:	002b      	movs	r3, r5
 800112a:	0020      	movs	r0, r4
 800112c:	f7ff ff44 	bl	8000fb8 <UART_WaitOnFlagUntilTimeout>
 8001130:	2800      	cmp	r0, #0
 8001132:	d10b      	bne.n	800114c <UART_CheckIdleState+0x64>
 8001134:	e7e3      	b.n	80010fe <UART_CheckIdleState+0x16>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001136:	2180      	movs	r1, #128	; 0x80
 8001138:	4b06      	ldr	r3, [pc, #24]	; (8001154 <UART_CheckIdleState+0x6c>)
 800113a:	0032      	movs	r2, r6
 800113c:	9300      	str	r3, [sp, #0]
 800113e:	0389      	lsls	r1, r1, #14
 8001140:	0003      	movs	r3, r0
 8001142:	0020      	movs	r0, r4
 8001144:	f7ff ff38 	bl	8000fb8 <UART_WaitOnFlagUntilTimeout>
 8001148:	2800      	cmp	r0, #0
 800114a:	d0e4      	beq.n	8001116 <UART_CheckIdleState+0x2e>
        return HAL_TIMEOUT;
 800114c:	2003      	movs	r0, #3
 800114e:	e7de      	b.n	800110e <UART_CheckIdleState+0x26>
 8001150:	40013800 	.word	0x40013800
 8001154:	01ffffff 	.word	0x01ffffff

08001158 <HAL_UART_Init>:
{
 8001158:	b570      	push	{r4, r5, r6, lr}
 800115a:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 800115c:	d101      	bne.n	8001162 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800115e:	2001      	movs	r0, #1
}
 8001160:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 8001162:	0005      	movs	r5, r0
 8001164:	3569      	adds	r5, #105	; 0x69
 8001166:	782b      	ldrb	r3, [r5, #0]
 8001168:	b2db      	uxtb	r3, r3
 800116a:	2b00      	cmp	r3, #0
 800116c:	d104      	bne.n	8001178 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 800116e:	0002      	movs	r2, r0
 8001170:	3268      	adds	r2, #104	; 0x68
 8001172:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8001174:	f000 ff2c 	bl	8001fd0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001178:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800117a:	2101      	movs	r1, #1
 800117c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800117e:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8001180:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001182:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8001184:	438b      	bics	r3, r1
 8001186:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001188:	f7ff fe14 	bl	8000db4 <UART_SetConfig>
 800118c:	2801      	cmp	r0, #1
 800118e:	d0e6      	beq.n	800115e <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001190:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001192:	2b00      	cmp	r3, #0
 8001194:	d002      	beq.n	800119c <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 8001196:	0020      	movs	r0, r4
 8001198:	f7ff fea6 	bl	8000ee8 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800119c:	6823      	ldr	r3, [r4, #0]
 800119e:	4908      	ldr	r1, [pc, #32]	; (80011c0 <HAL_UART_Init+0x68>)
 80011a0:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80011a2:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80011a4:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80011a6:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80011a8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80011aa:	689a      	ldr	r2, [r3, #8]
 80011ac:	438a      	bics	r2, r1
 80011ae:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80011b0:	2201      	movs	r2, #1
 80011b2:	6819      	ldr	r1, [r3, #0]
 80011b4:	430a      	orrs	r2, r1
 80011b6:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80011b8:	f7ff ff96 	bl	80010e8 <UART_CheckIdleState>
 80011bc:	e7d0      	b.n	8001160 <HAL_UART_Init+0x8>
 80011be:	46c0      	nop			; (mov r8, r8)
 80011c0:	ffffb7ff 	.word	0xffffb7ff

080011c4 <led0_T0>:
#include "led_hachune.h"


//VXeNbN 40MHz
void led0_T0(){
	LED0_GPIO_Port->BSRR = (uint32_t)LED0_Pin;
 80011c4:	2390      	movs	r3, #144	; 0x90
 80011c6:	2201      	movs	r2, #1
 80011c8:	05db      	lsls	r3, r3, #23
 80011ca:	619a      	str	r2, [r3, #24]
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 80011cc:	46c0      	nop			; (mov r8, r8)
 80011ce:	46c0      	nop			; (mov r8, r8)
 80011d0:	46c0      	nop			; (mov r8, r8)
 80011d2:	46c0      	nop			; (mov r8, r8)
 80011d4:	46c0      	nop			; (mov r8, r8)
 80011d6:	46c0      	nop			; (mov r8, r8)
 80011d8:	46c0      	nop			; (mov r8, r8)
 80011da:	46c0      	nop			; (mov r8, r8)
 80011dc:	46c0      	nop			; (mov r8, r8)
 80011de:	46c0      	nop			; (mov r8, r8)
 80011e0:	46c0      	nop			; (mov r8, r8)
 80011e2:	46c0      	nop			; (mov r8, r8)

	LED0_GPIO_Port->BRR = (uint32_t)LED0_Pin;
 80011e4:	629a      	str	r2, [r3, #40]	; 0x28
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	46c0      	nop			; (mov r8, r8)
 80011ea:	46c0      	nop			; (mov r8, r8)
 80011ec:	46c0      	nop			; (mov r8, r8)
 80011ee:	46c0      	nop			; (mov r8, r8)
 80011f0:	46c0      	nop			; (mov r8, r8)
 80011f2:	46c0      	nop			; (mov r8, r8)
 80011f4:	46c0      	nop			; (mov r8, r8)
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	46c0      	nop			; (mov r8, r8)
 80011fa:	46c0      	nop			; (mov r8, r8)
 80011fc:	46c0      	nop			; (mov r8, r8)
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 80011fe:	46c0      	nop			; (mov r8, r8)
 8001200:	46c0      	nop			; (mov r8, r8)
 8001202:	46c0      	nop			; (mov r8, r8)
 8001204:	46c0      	nop			; (mov r8, r8)
 8001206:	46c0      	nop			; (mov r8, r8)
 8001208:	46c0      	nop			; (mov r8, r8)
 800120a:	46c0      	nop			; (mov r8, r8)
 800120c:	46c0      	nop			; (mov r8, r8)
 800120e:	46c0      	nop			; (mov r8, r8)
 8001210:	46c0      	nop			; (mov r8, r8)
 8001212:	46c0      	nop			; (mov r8, r8)
 8001214:	46c0      	nop			; (mov r8, r8)
}
 8001216:	4770      	bx	lr

08001218 <led0_T1>:

void led0_T1(){
	LED0_GPIO_Port->BSRR = (uint32_t)LED0_Pin;
 8001218:	2390      	movs	r3, #144	; 0x90
 800121a:	2201      	movs	r2, #1
 800121c:	05db      	lsls	r3, r3, #23
 800121e:	619a      	str	r2, [r3, #24]
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 8001220:	46c0      	nop			; (mov r8, r8)
 8001222:	46c0      	nop			; (mov r8, r8)
 8001224:	46c0      	nop			; (mov r8, r8)
 8001226:	46c0      	nop			; (mov r8, r8)
 8001228:	46c0      	nop			; (mov r8, r8)
 800122a:	46c0      	nop			; (mov r8, r8)
 800122c:	46c0      	nop			; (mov r8, r8)
 800122e:	46c0      	nop			; (mov r8, r8)
 8001230:	46c0      	nop			; (mov r8, r8)
 8001232:	46c0      	nop			; (mov r8, r8)
 8001234:	46c0      	nop			; (mov r8, r8)
 8001236:	46c0      	nop			; (mov r8, r8)
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 8001238:	46c0      	nop			; (mov r8, r8)
 800123a:	46c0      	nop			; (mov r8, r8)
 800123c:	46c0      	nop			; (mov r8, r8)
 800123e:	46c0      	nop			; (mov r8, r8)
 8001240:	46c0      	nop			; (mov r8, r8)
 8001242:	46c0      	nop			; (mov r8, r8)
 8001244:	46c0      	nop			; (mov r8, r8)
 8001246:	46c0      	nop			; (mov r8, r8)
 8001248:	46c0      	nop			; (mov r8, r8)
 800124a:	46c0      	nop			; (mov r8, r8)
 800124c:	46c0      	nop			; (mov r8, r8)
 800124e:	46c0      	nop			; (mov r8, r8)

	LED0_GPIO_Port->BRR = (uint32_t)LED0_Pin;
 8001250:	629a      	str	r2, [r3, #40]	; 0x28
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 8001252:	46c0      	nop			; (mov r8, r8)
 8001254:	46c0      	nop			; (mov r8, r8)
 8001256:	46c0      	nop			; (mov r8, r8)
 8001258:	46c0      	nop			; (mov r8, r8)
 800125a:	46c0      	nop			; (mov r8, r8)
 800125c:	46c0      	nop			; (mov r8, r8)
 800125e:	46c0      	nop			; (mov r8, r8)
 8001260:	46c0      	nop			; (mov r8, r8)
 8001262:	46c0      	nop			; (mov r8, r8)
}
 8001264:	4770      	bx	lr

08001266 <led0_detasend>:

void led0_detasend(rgb *data){
 8001266:	b530      	push	{r4, r5, lr}
	uint32_t data24 = ((data->grean) <<16) + ((data->red) << 8) + ((data->blue));
 8001268:	7803      	ldrb	r3, [r0, #0]
 800126a:	7844      	ldrb	r4, [r0, #1]
 800126c:	021b      	lsls	r3, r3, #8
 800126e:	0424      	lsls	r4, r4, #16
void led0_detasend(rgb *data){
 8001270:	b087      	sub	sp, #28
	uint32_t data24 = ((data->grean) <<16) + ((data->red) << 8) + ((data->blue));
 8001272:	18e4      	adds	r4, r4, r3
 8001274:	7883      	ldrb	r3, [r0, #2]
	uint8_t buff[24] = {0};
 8001276:	2100      	movs	r1, #0
 8001278:	2218      	movs	r2, #24
 800127a:	4668      	mov	r0, sp
	uint32_t data24 = ((data->grean) <<16) + ((data->red) << 8) + ((data->blue));
 800127c:	18e4      	adds	r4, r4, r3
	uint8_t buff[24] = {0};
 800127e:	f000 ffbc 	bl	80021fa <memset>
 8001282:	2300      	movs	r3, #0

	for(uint8_t i =0;i<24;i++){
		buff[i] = (  data24 & (1 << (23-i) )  ) ?  1 : 0 ;
 8001284:	2017      	movs	r0, #23
 8001286:	2101      	movs	r1, #1
 8001288:	000d      	movs	r5, r1
 800128a:	1ac2      	subs	r2, r0, r3
 800128c:	4095      	lsls	r5, r2
 800128e:	002a      	movs	r2, r5
 8001290:	4022      	ands	r2, r4
 8001292:	1e55      	subs	r5, r2, #1
 8001294:	41aa      	sbcs	r2, r5
 8001296:	466d      	mov	r5, sp
 8001298:	54ea      	strb	r2, [r5, r3]
 800129a:	3301      	adds	r3, #1
	for(uint8_t i =0;i<24;i++){
 800129c:	2b18      	cmp	r3, #24
 800129e:	d1f3      	bne.n	8001288 <led0_detasend+0x22>
	}

	buff[0] ? led0_T1() : led0_T0();
 80012a0:	782b      	ldrb	r3, [r5, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d100      	bne.n	80012a8 <led0_detasend+0x42>
 80012a6:	e098      	b.n	80013da <led0_detasend+0x174>
 80012a8:	f7ff ffb6 	bl	8001218 <led0_T1>
	buff[1] ? led0_T1() : led0_T0();
 80012ac:	466b      	mov	r3, sp
 80012ae:	785b      	ldrb	r3, [r3, #1]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d100      	bne.n	80012b6 <led0_detasend+0x50>
 80012b4:	e094      	b.n	80013e0 <led0_detasend+0x17a>
 80012b6:	f7ff ffaf 	bl	8001218 <led0_T1>
	buff[2] ? led0_T1() : led0_T0();
 80012ba:	466b      	mov	r3, sp
 80012bc:	789b      	ldrb	r3, [r3, #2]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d100      	bne.n	80012c4 <led0_detasend+0x5e>
 80012c2:	e090      	b.n	80013e6 <led0_detasend+0x180>
 80012c4:	f7ff ffa8 	bl	8001218 <led0_T1>
	buff[3] ? led0_T1() : led0_T0();
 80012c8:	466b      	mov	r3, sp
 80012ca:	78db      	ldrb	r3, [r3, #3]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d100      	bne.n	80012d2 <led0_detasend+0x6c>
 80012d0:	e08c      	b.n	80013ec <led0_detasend+0x186>
 80012d2:	f7ff ffa1 	bl	8001218 <led0_T1>
	buff[4] ? led0_T1() : led0_T0();
 80012d6:	466b      	mov	r3, sp
 80012d8:	791b      	ldrb	r3, [r3, #4]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d100      	bne.n	80012e0 <led0_detasend+0x7a>
 80012de:	e088      	b.n	80013f2 <led0_detasend+0x18c>
 80012e0:	f7ff ff9a 	bl	8001218 <led0_T1>
	buff[5] ? led0_T1() : led0_T0();
 80012e4:	466b      	mov	r3, sp
 80012e6:	795b      	ldrb	r3, [r3, #5]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d100      	bne.n	80012ee <led0_detasend+0x88>
 80012ec:	e084      	b.n	80013f8 <led0_detasend+0x192>
 80012ee:	f7ff ff93 	bl	8001218 <led0_T1>
	buff[6] ? led0_T1() : led0_T0();
 80012f2:	466b      	mov	r3, sp
 80012f4:	799b      	ldrb	r3, [r3, #6]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d100      	bne.n	80012fc <led0_detasend+0x96>
 80012fa:	e080      	b.n	80013fe <led0_detasend+0x198>
 80012fc:	f7ff ff8c 	bl	8001218 <led0_T1>
	buff[7] ? led0_T1() : led0_T0();
 8001300:	466b      	mov	r3, sp
 8001302:	79db      	ldrb	r3, [r3, #7]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d100      	bne.n	800130a <led0_detasend+0xa4>
 8001308:	e07c      	b.n	8001404 <led0_detasend+0x19e>
 800130a:	f7ff ff85 	bl	8001218 <led0_T1>

	buff[8] ? led0_T1() : led0_T0();
 800130e:	466b      	mov	r3, sp
 8001310:	7a1b      	ldrb	r3, [r3, #8]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d100      	bne.n	8001318 <led0_detasend+0xb2>
 8001316:	e078      	b.n	800140a <led0_detasend+0x1a4>
 8001318:	f7ff ff7e 	bl	8001218 <led0_T1>
	buff[9] ? led0_T1() : led0_T0();
 800131c:	466b      	mov	r3, sp
 800131e:	7a5b      	ldrb	r3, [r3, #9]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d100      	bne.n	8001326 <led0_detasend+0xc0>
 8001324:	e074      	b.n	8001410 <led0_detasend+0x1aa>
 8001326:	f7ff ff77 	bl	8001218 <led0_T1>
	buff[10] ? led0_T1() : led0_T0();
 800132a:	466b      	mov	r3, sp
 800132c:	7a9b      	ldrb	r3, [r3, #10]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d100      	bne.n	8001334 <led0_detasend+0xce>
 8001332:	e070      	b.n	8001416 <led0_detasend+0x1b0>
 8001334:	f7ff ff70 	bl	8001218 <led0_T1>
	buff[11] ? led0_T1() : led0_T0();
 8001338:	466b      	mov	r3, sp
 800133a:	7adb      	ldrb	r3, [r3, #11]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d100      	bne.n	8001342 <led0_detasend+0xdc>
 8001340:	e06c      	b.n	800141c <led0_detasend+0x1b6>
 8001342:	f7ff ff69 	bl	8001218 <led0_T1>
	buff[12] ? led0_T1() : led0_T0();
 8001346:	466b      	mov	r3, sp
 8001348:	7b1b      	ldrb	r3, [r3, #12]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d069      	beq.n	8001422 <led0_detasend+0x1bc>
 800134e:	f7ff ff63 	bl	8001218 <led0_T1>
	buff[13] ? led0_T1() : led0_T0();
 8001352:	466b      	mov	r3, sp
 8001354:	7b5b      	ldrb	r3, [r3, #13]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d066      	beq.n	8001428 <led0_detasend+0x1c2>
 800135a:	f7ff ff5d 	bl	8001218 <led0_T1>
	buff[14] ? led0_T1() : led0_T0();
 800135e:	466b      	mov	r3, sp
 8001360:	7b9b      	ldrb	r3, [r3, #14]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d063      	beq.n	800142e <led0_detasend+0x1c8>
 8001366:	f7ff ff57 	bl	8001218 <led0_T1>
	buff[15] ? led0_T1() : led0_T0();
 800136a:	466b      	mov	r3, sp
 800136c:	7bdb      	ldrb	r3, [r3, #15]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d060      	beq.n	8001434 <led0_detasend+0x1ce>
 8001372:	f7ff ff51 	bl	8001218 <led0_T1>

	buff[16] ? led0_T1() : led0_T0();
 8001376:	466b      	mov	r3, sp
 8001378:	7c1b      	ldrb	r3, [r3, #16]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d05d      	beq.n	800143a <led0_detasend+0x1d4>
 800137e:	f7ff ff4b 	bl	8001218 <led0_T1>
	buff[17] ? led0_T1() : led0_T0();
 8001382:	466b      	mov	r3, sp
 8001384:	7c5b      	ldrb	r3, [r3, #17]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d05a      	beq.n	8001440 <led0_detasend+0x1da>
 800138a:	f7ff ff45 	bl	8001218 <led0_T1>
	buff[18] ? led0_T1() : led0_T0();
 800138e:	466b      	mov	r3, sp
 8001390:	7c9b      	ldrb	r3, [r3, #18]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d057      	beq.n	8001446 <led0_detasend+0x1e0>
 8001396:	f7ff ff3f 	bl	8001218 <led0_T1>
	buff[19] ? led0_T1() : led0_T0();
 800139a:	466b      	mov	r3, sp
 800139c:	7cdb      	ldrb	r3, [r3, #19]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d054      	beq.n	800144c <led0_detasend+0x1e6>
 80013a2:	f7ff ff39 	bl	8001218 <led0_T1>
	buff[20] ? led0_T1() : led0_T0();
 80013a6:	466b      	mov	r3, sp
 80013a8:	7d1b      	ldrb	r3, [r3, #20]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d051      	beq.n	8001452 <led0_detasend+0x1ec>
 80013ae:	f7ff ff33 	bl	8001218 <led0_T1>
	buff[21] ? led0_T1() : led0_T0();
 80013b2:	466b      	mov	r3, sp
 80013b4:	7d5b      	ldrb	r3, [r3, #21]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d04e      	beq.n	8001458 <led0_detasend+0x1f2>
 80013ba:	f7ff ff2d 	bl	8001218 <led0_T1>
	buff[22] ? led0_T1() : led0_T0();
 80013be:	466b      	mov	r3, sp
 80013c0:	7d9b      	ldrb	r3, [r3, #22]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d04b      	beq.n	800145e <led0_detasend+0x1f8>
 80013c6:	f7ff ff27 	bl	8001218 <led0_T1>
	buff[23] ? led0_T1() : led0_T0();
 80013ca:	466b      	mov	r3, sp
 80013cc:	7ddb      	ldrb	r3, [r3, #23]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d048      	beq.n	8001464 <led0_detasend+0x1fe>
 80013d2:	f7ff ff21 	bl	8001218 <led0_T1>

}
 80013d6:	b007      	add	sp, #28
 80013d8:	bd30      	pop	{r4, r5, pc}
	buff[0] ? led0_T1() : led0_T0();
 80013da:	f7ff fef3 	bl	80011c4 <led0_T0>
 80013de:	e765      	b.n	80012ac <led0_detasend+0x46>
	buff[1] ? led0_T1() : led0_T0();
 80013e0:	f7ff fef0 	bl	80011c4 <led0_T0>
 80013e4:	e769      	b.n	80012ba <led0_detasend+0x54>
	buff[2] ? led0_T1() : led0_T0();
 80013e6:	f7ff feed 	bl	80011c4 <led0_T0>
 80013ea:	e76d      	b.n	80012c8 <led0_detasend+0x62>
	buff[3] ? led0_T1() : led0_T0();
 80013ec:	f7ff feea 	bl	80011c4 <led0_T0>
 80013f0:	e771      	b.n	80012d6 <led0_detasend+0x70>
	buff[4] ? led0_T1() : led0_T0();
 80013f2:	f7ff fee7 	bl	80011c4 <led0_T0>
 80013f6:	e775      	b.n	80012e4 <led0_detasend+0x7e>
	buff[5] ? led0_T1() : led0_T0();
 80013f8:	f7ff fee4 	bl	80011c4 <led0_T0>
 80013fc:	e779      	b.n	80012f2 <led0_detasend+0x8c>
	buff[6] ? led0_T1() : led0_T0();
 80013fe:	f7ff fee1 	bl	80011c4 <led0_T0>
 8001402:	e77d      	b.n	8001300 <led0_detasend+0x9a>
	buff[7] ? led0_T1() : led0_T0();
 8001404:	f7ff fede 	bl	80011c4 <led0_T0>
 8001408:	e781      	b.n	800130e <led0_detasend+0xa8>
	buff[8] ? led0_T1() : led0_T0();
 800140a:	f7ff fedb 	bl	80011c4 <led0_T0>
 800140e:	e785      	b.n	800131c <led0_detasend+0xb6>
	buff[9] ? led0_T1() : led0_T0();
 8001410:	f7ff fed8 	bl	80011c4 <led0_T0>
 8001414:	e789      	b.n	800132a <led0_detasend+0xc4>
	buff[10] ? led0_T1() : led0_T0();
 8001416:	f7ff fed5 	bl	80011c4 <led0_T0>
 800141a:	e78d      	b.n	8001338 <led0_detasend+0xd2>
	buff[11] ? led0_T1() : led0_T0();
 800141c:	f7ff fed2 	bl	80011c4 <led0_T0>
 8001420:	e791      	b.n	8001346 <led0_detasend+0xe0>
	buff[12] ? led0_T1() : led0_T0();
 8001422:	f7ff fecf 	bl	80011c4 <led0_T0>
 8001426:	e794      	b.n	8001352 <led0_detasend+0xec>
	buff[13] ? led0_T1() : led0_T0();
 8001428:	f7ff fecc 	bl	80011c4 <led0_T0>
 800142c:	e797      	b.n	800135e <led0_detasend+0xf8>
	buff[14] ? led0_T1() : led0_T0();
 800142e:	f7ff fec9 	bl	80011c4 <led0_T0>
 8001432:	e79a      	b.n	800136a <led0_detasend+0x104>
	buff[15] ? led0_T1() : led0_T0();
 8001434:	f7ff fec6 	bl	80011c4 <led0_T0>
 8001438:	e79d      	b.n	8001376 <led0_detasend+0x110>
	buff[16] ? led0_T1() : led0_T0();
 800143a:	f7ff fec3 	bl	80011c4 <led0_T0>
 800143e:	e7a0      	b.n	8001382 <led0_detasend+0x11c>
	buff[17] ? led0_T1() : led0_T0();
 8001440:	f7ff fec0 	bl	80011c4 <led0_T0>
 8001444:	e7a3      	b.n	800138e <led0_detasend+0x128>
	buff[18] ? led0_T1() : led0_T0();
 8001446:	f7ff febd 	bl	80011c4 <led0_T0>
 800144a:	e7a6      	b.n	800139a <led0_detasend+0x134>
	buff[19] ? led0_T1() : led0_T0();
 800144c:	f7ff feba 	bl	80011c4 <led0_T0>
 8001450:	e7a9      	b.n	80013a6 <led0_detasend+0x140>
	buff[20] ? led0_T1() : led0_T0();
 8001452:	f7ff feb7 	bl	80011c4 <led0_T0>
 8001456:	e7ac      	b.n	80013b2 <led0_detasend+0x14c>
	buff[21] ? led0_T1() : led0_T0();
 8001458:	f7ff feb4 	bl	80011c4 <led0_T0>
 800145c:	e7af      	b.n	80013be <led0_detasend+0x158>
	buff[22] ? led0_T1() : led0_T0();
 800145e:	f7ff feb1 	bl	80011c4 <led0_T0>
 8001462:	e7b2      	b.n	80013ca <led0_detasend+0x164>
	buff[23] ? led0_T1() : led0_T0();
 8001464:	f7ff feae 	bl	80011c4 <led0_T0>
}
 8001468:	e7b5      	b.n	80013d6 <led0_detasend+0x170>

0800146a <led1_T0>:

void led1_T0(){
	LED0_GPIO_Port->BSRR = (uint32_t)LED1_Pin;
 800146a:	2390      	movs	r3, #144	; 0x90
 800146c:	2202      	movs	r2, #2
 800146e:	05db      	lsls	r3, r3, #23
 8001470:	619a      	str	r2, [r3, #24]
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 8001472:	46c0      	nop			; (mov r8, r8)
 8001474:	46c0      	nop			; (mov r8, r8)
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	46c0      	nop			; (mov r8, r8)
 800147a:	46c0      	nop			; (mov r8, r8)
 800147c:	46c0      	nop			; (mov r8, r8)
 800147e:	46c0      	nop			; (mov r8, r8)
 8001480:	46c0      	nop			; (mov r8, r8)
 8001482:	46c0      	nop			; (mov r8, r8)
 8001484:	46c0      	nop			; (mov r8, r8)
 8001486:	46c0      	nop			; (mov r8, r8)
 8001488:	46c0      	nop			; (mov r8, r8)

	LED0_GPIO_Port->BRR = (uint32_t)LED1_Pin;
 800148a:	629a      	str	r2, [r3, #40]	; 0x28
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 800148c:	46c0      	nop			; (mov r8, r8)
 800148e:	46c0      	nop			; (mov r8, r8)
 8001490:	46c0      	nop			; (mov r8, r8)
 8001492:	46c0      	nop			; (mov r8, r8)
 8001494:	46c0      	nop			; (mov r8, r8)
 8001496:	46c0      	nop			; (mov r8, r8)
 8001498:	46c0      	nop			; (mov r8, r8)
 800149a:	46c0      	nop			; (mov r8, r8)
 800149c:	46c0      	nop			; (mov r8, r8)
 800149e:	46c0      	nop			; (mov r8, r8)
 80014a0:	46c0      	nop			; (mov r8, r8)
 80014a2:	46c0      	nop			; (mov r8, r8)
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 80014a4:	46c0      	nop			; (mov r8, r8)
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	46c0      	nop			; (mov r8, r8)
 80014aa:	46c0      	nop			; (mov r8, r8)
 80014ac:	46c0      	nop			; (mov r8, r8)
 80014ae:	46c0      	nop			; (mov r8, r8)
 80014b0:	46c0      	nop			; (mov r8, r8)
 80014b2:	46c0      	nop			; (mov r8, r8)
 80014b4:	46c0      	nop			; (mov r8, r8)
 80014b6:	46c0      	nop			; (mov r8, r8)
 80014b8:	46c0      	nop			; (mov r8, r8)
 80014ba:	46c0      	nop			; (mov r8, r8)
}
 80014bc:	4770      	bx	lr

080014be <led1_T1>:

void led1_T1(){
	LED0_GPIO_Port->BSRR = (uint32_t)LED1_Pin;
 80014be:	2390      	movs	r3, #144	; 0x90
 80014c0:	2202      	movs	r2, #2
 80014c2:	05db      	lsls	r3, r3, #23
 80014c4:	619a      	str	r2, [r3, #24]
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 80014c6:	46c0      	nop			; (mov r8, r8)
 80014c8:	46c0      	nop			; (mov r8, r8)
 80014ca:	46c0      	nop			; (mov r8, r8)
 80014cc:	46c0      	nop			; (mov r8, r8)
 80014ce:	46c0      	nop			; (mov r8, r8)
 80014d0:	46c0      	nop			; (mov r8, r8)
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	46c0      	nop			; (mov r8, r8)
 80014d6:	46c0      	nop			; (mov r8, r8)
 80014d8:	46c0      	nop			; (mov r8, r8)
 80014da:	46c0      	nop			; (mov r8, r8)
 80014dc:	46c0      	nop			; (mov r8, r8)
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	46c0      	nop			; (mov r8, r8)
 80014e2:	46c0      	nop			; (mov r8, r8)
 80014e4:	46c0      	nop			; (mov r8, r8)
 80014e6:	46c0      	nop			; (mov r8, r8)
 80014e8:	46c0      	nop			; (mov r8, r8)
 80014ea:	46c0      	nop			; (mov r8, r8)
 80014ec:	46c0      	nop			; (mov r8, r8)
 80014ee:	46c0      	nop			; (mov r8, r8)
 80014f0:	46c0      	nop			; (mov r8, r8)
 80014f2:	46c0      	nop			; (mov r8, r8)
 80014f4:	46c0      	nop			; (mov r8, r8)

	LED0_GPIO_Port->BRR = (uint32_t)LED1_Pin;
 80014f6:	629a      	str	r2, [r3, #40]	; 0x28
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 80014f8:	46c0      	nop			; (mov r8, r8)
 80014fa:	46c0      	nop			; (mov r8, r8)
 80014fc:	46c0      	nop			; (mov r8, r8)
 80014fe:	46c0      	nop			; (mov r8, r8)
 8001500:	46c0      	nop			; (mov r8, r8)
 8001502:	46c0      	nop			; (mov r8, r8)
 8001504:	46c0      	nop			; (mov r8, r8)
 8001506:	46c0      	nop			; (mov r8, r8)
 8001508:	46c0      	nop			; (mov r8, r8)
}
 800150a:	4770      	bx	lr

0800150c <led1_detasend>:

void led1_detasend(rgb *data){
 800150c:	b530      	push	{r4, r5, lr}
	uint32_t data24 = ((data->grean) <<16) + ((data->red) << 8) + ((data->blue));
 800150e:	7803      	ldrb	r3, [r0, #0]
 8001510:	7844      	ldrb	r4, [r0, #1]
 8001512:	021b      	lsls	r3, r3, #8
 8001514:	0424      	lsls	r4, r4, #16
void led1_detasend(rgb *data){
 8001516:	b087      	sub	sp, #28
	uint32_t data24 = ((data->grean) <<16) + ((data->red) << 8) + ((data->blue));
 8001518:	18e4      	adds	r4, r4, r3
 800151a:	7883      	ldrb	r3, [r0, #2]
	uint8_t buff[24] = {0};
 800151c:	2100      	movs	r1, #0
 800151e:	2218      	movs	r2, #24
 8001520:	4668      	mov	r0, sp
	uint32_t data24 = ((data->grean) <<16) + ((data->red) << 8) + ((data->blue));
 8001522:	18e4      	adds	r4, r4, r3
	uint8_t buff[24] = {0};
 8001524:	f000 fe69 	bl	80021fa <memset>
 8001528:	2300      	movs	r3, #0

	for(uint8_t i =0;i<24;i++){
		buff[i] = (  data24 & (1 << (23-i) )  ) ?  1 : 0 ;
 800152a:	2017      	movs	r0, #23
 800152c:	2101      	movs	r1, #1
 800152e:	000d      	movs	r5, r1
 8001530:	1ac2      	subs	r2, r0, r3
 8001532:	4095      	lsls	r5, r2
 8001534:	002a      	movs	r2, r5
 8001536:	4022      	ands	r2, r4
 8001538:	1e55      	subs	r5, r2, #1
 800153a:	41aa      	sbcs	r2, r5
 800153c:	466d      	mov	r5, sp
 800153e:	54ea      	strb	r2, [r5, r3]
 8001540:	3301      	adds	r3, #1
	for(uint8_t i =0;i<24;i++){
 8001542:	2b18      	cmp	r3, #24
 8001544:	d1f3      	bne.n	800152e <led1_detasend+0x22>
	}

	buff[0] ? led1_T1() : led1_T0();
 8001546:	782b      	ldrb	r3, [r5, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d100      	bne.n	800154e <led1_detasend+0x42>
 800154c:	e098      	b.n	8001680 <led1_detasend+0x174>
 800154e:	f7ff ffb6 	bl	80014be <led1_T1>
	buff[1] ? led1_T1() : led1_T0();
 8001552:	466b      	mov	r3, sp
 8001554:	785b      	ldrb	r3, [r3, #1]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d100      	bne.n	800155c <led1_detasend+0x50>
 800155a:	e094      	b.n	8001686 <led1_detasend+0x17a>
 800155c:	f7ff ffaf 	bl	80014be <led1_T1>
	buff[2] ? led1_T1() : led1_T0();
 8001560:	466b      	mov	r3, sp
 8001562:	789b      	ldrb	r3, [r3, #2]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d100      	bne.n	800156a <led1_detasend+0x5e>
 8001568:	e090      	b.n	800168c <led1_detasend+0x180>
 800156a:	f7ff ffa8 	bl	80014be <led1_T1>
	buff[3] ? led1_T1() : led1_T0();
 800156e:	466b      	mov	r3, sp
 8001570:	78db      	ldrb	r3, [r3, #3]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d100      	bne.n	8001578 <led1_detasend+0x6c>
 8001576:	e08c      	b.n	8001692 <led1_detasend+0x186>
 8001578:	f7ff ffa1 	bl	80014be <led1_T1>
	buff[4] ? led1_T1() : led1_T0();
 800157c:	466b      	mov	r3, sp
 800157e:	791b      	ldrb	r3, [r3, #4]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d100      	bne.n	8001586 <led1_detasend+0x7a>
 8001584:	e088      	b.n	8001698 <led1_detasend+0x18c>
 8001586:	f7ff ff9a 	bl	80014be <led1_T1>
	buff[5] ? led1_T1() : led1_T0();
 800158a:	466b      	mov	r3, sp
 800158c:	795b      	ldrb	r3, [r3, #5]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d100      	bne.n	8001594 <led1_detasend+0x88>
 8001592:	e084      	b.n	800169e <led1_detasend+0x192>
 8001594:	f7ff ff93 	bl	80014be <led1_T1>
	buff[6] ? led1_T1() : led1_T0();
 8001598:	466b      	mov	r3, sp
 800159a:	799b      	ldrb	r3, [r3, #6]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d100      	bne.n	80015a2 <led1_detasend+0x96>
 80015a0:	e080      	b.n	80016a4 <led1_detasend+0x198>
 80015a2:	f7ff ff8c 	bl	80014be <led1_T1>
	buff[7] ? led1_T1() : led1_T0();
 80015a6:	466b      	mov	r3, sp
 80015a8:	79db      	ldrb	r3, [r3, #7]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d100      	bne.n	80015b0 <led1_detasend+0xa4>
 80015ae:	e07c      	b.n	80016aa <led1_detasend+0x19e>
 80015b0:	f7ff ff85 	bl	80014be <led1_T1>

	buff[8] ? led1_T1() : led1_T0();
 80015b4:	466b      	mov	r3, sp
 80015b6:	7a1b      	ldrb	r3, [r3, #8]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d100      	bne.n	80015be <led1_detasend+0xb2>
 80015bc:	e078      	b.n	80016b0 <led1_detasend+0x1a4>
 80015be:	f7ff ff7e 	bl	80014be <led1_T1>
	buff[9] ? led1_T1() : led1_T0();
 80015c2:	466b      	mov	r3, sp
 80015c4:	7a5b      	ldrb	r3, [r3, #9]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d100      	bne.n	80015cc <led1_detasend+0xc0>
 80015ca:	e074      	b.n	80016b6 <led1_detasend+0x1aa>
 80015cc:	f7ff ff77 	bl	80014be <led1_T1>
	buff[10] ? led1_T1() : led1_T0();
 80015d0:	466b      	mov	r3, sp
 80015d2:	7a9b      	ldrb	r3, [r3, #10]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d100      	bne.n	80015da <led1_detasend+0xce>
 80015d8:	e070      	b.n	80016bc <led1_detasend+0x1b0>
 80015da:	f7ff ff70 	bl	80014be <led1_T1>
	buff[11] ? led1_T1() : led1_T0();
 80015de:	466b      	mov	r3, sp
 80015e0:	7adb      	ldrb	r3, [r3, #11]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d100      	bne.n	80015e8 <led1_detasend+0xdc>
 80015e6:	e06c      	b.n	80016c2 <led1_detasend+0x1b6>
 80015e8:	f7ff ff69 	bl	80014be <led1_T1>
	buff[12] ? led1_T1() : led1_T0();
 80015ec:	466b      	mov	r3, sp
 80015ee:	7b1b      	ldrb	r3, [r3, #12]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d069      	beq.n	80016c8 <led1_detasend+0x1bc>
 80015f4:	f7ff ff63 	bl	80014be <led1_T1>
	buff[13] ? led1_T1() : led1_T0();
 80015f8:	466b      	mov	r3, sp
 80015fa:	7b5b      	ldrb	r3, [r3, #13]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d066      	beq.n	80016ce <led1_detasend+0x1c2>
 8001600:	f7ff ff5d 	bl	80014be <led1_T1>
	buff[14] ? led1_T1() : led1_T0();
 8001604:	466b      	mov	r3, sp
 8001606:	7b9b      	ldrb	r3, [r3, #14]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d063      	beq.n	80016d4 <led1_detasend+0x1c8>
 800160c:	f7ff ff57 	bl	80014be <led1_T1>
	buff[15] ? led1_T1() : led1_T0();
 8001610:	466b      	mov	r3, sp
 8001612:	7bdb      	ldrb	r3, [r3, #15]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d060      	beq.n	80016da <led1_detasend+0x1ce>
 8001618:	f7ff ff51 	bl	80014be <led1_T1>

	buff[16] ? led1_T1() : led1_T0();
 800161c:	466b      	mov	r3, sp
 800161e:	7c1b      	ldrb	r3, [r3, #16]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d05d      	beq.n	80016e0 <led1_detasend+0x1d4>
 8001624:	f7ff ff4b 	bl	80014be <led1_T1>
	buff[17] ? led1_T1() : led1_T0();
 8001628:	466b      	mov	r3, sp
 800162a:	7c5b      	ldrb	r3, [r3, #17]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d05a      	beq.n	80016e6 <led1_detasend+0x1da>
 8001630:	f7ff ff45 	bl	80014be <led1_T1>
	buff[18] ? led1_T1() : led1_T0();
 8001634:	466b      	mov	r3, sp
 8001636:	7c9b      	ldrb	r3, [r3, #18]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d057      	beq.n	80016ec <led1_detasend+0x1e0>
 800163c:	f7ff ff3f 	bl	80014be <led1_T1>
	buff[19] ? led1_T1() : led1_T0();
 8001640:	466b      	mov	r3, sp
 8001642:	7cdb      	ldrb	r3, [r3, #19]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d054      	beq.n	80016f2 <led1_detasend+0x1e6>
 8001648:	f7ff ff39 	bl	80014be <led1_T1>
	buff[20] ? led1_T1() : led1_T0();
 800164c:	466b      	mov	r3, sp
 800164e:	7d1b      	ldrb	r3, [r3, #20]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d051      	beq.n	80016f8 <led1_detasend+0x1ec>
 8001654:	f7ff ff33 	bl	80014be <led1_T1>
	buff[21] ? led1_T1() : led1_T0();
 8001658:	466b      	mov	r3, sp
 800165a:	7d5b      	ldrb	r3, [r3, #21]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d04e      	beq.n	80016fe <led1_detasend+0x1f2>
 8001660:	f7ff ff2d 	bl	80014be <led1_T1>
	buff[22] ? led1_T1() : led1_T0();
 8001664:	466b      	mov	r3, sp
 8001666:	7d9b      	ldrb	r3, [r3, #22]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d04b      	beq.n	8001704 <led1_detasend+0x1f8>
 800166c:	f7ff ff27 	bl	80014be <led1_T1>
	buff[23] ? led1_T1() : led1_T0();
 8001670:	466b      	mov	r3, sp
 8001672:	7ddb      	ldrb	r3, [r3, #23]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d048      	beq.n	800170a <led1_detasend+0x1fe>
 8001678:	f7ff ff21 	bl	80014be <led1_T1>

}
 800167c:	b007      	add	sp, #28
 800167e:	bd30      	pop	{r4, r5, pc}
	buff[0] ? led1_T1() : led1_T0();
 8001680:	f7ff fef3 	bl	800146a <led1_T0>
 8001684:	e765      	b.n	8001552 <led1_detasend+0x46>
	buff[1] ? led1_T1() : led1_T0();
 8001686:	f7ff fef0 	bl	800146a <led1_T0>
 800168a:	e769      	b.n	8001560 <led1_detasend+0x54>
	buff[2] ? led1_T1() : led1_T0();
 800168c:	f7ff feed 	bl	800146a <led1_T0>
 8001690:	e76d      	b.n	800156e <led1_detasend+0x62>
	buff[3] ? led1_T1() : led1_T0();
 8001692:	f7ff feea 	bl	800146a <led1_T0>
 8001696:	e771      	b.n	800157c <led1_detasend+0x70>
	buff[4] ? led1_T1() : led1_T0();
 8001698:	f7ff fee7 	bl	800146a <led1_T0>
 800169c:	e775      	b.n	800158a <led1_detasend+0x7e>
	buff[5] ? led1_T1() : led1_T0();
 800169e:	f7ff fee4 	bl	800146a <led1_T0>
 80016a2:	e779      	b.n	8001598 <led1_detasend+0x8c>
	buff[6] ? led1_T1() : led1_T0();
 80016a4:	f7ff fee1 	bl	800146a <led1_T0>
 80016a8:	e77d      	b.n	80015a6 <led1_detasend+0x9a>
	buff[7] ? led1_T1() : led1_T0();
 80016aa:	f7ff fede 	bl	800146a <led1_T0>
 80016ae:	e781      	b.n	80015b4 <led1_detasend+0xa8>
	buff[8] ? led1_T1() : led1_T0();
 80016b0:	f7ff fedb 	bl	800146a <led1_T0>
 80016b4:	e785      	b.n	80015c2 <led1_detasend+0xb6>
	buff[9] ? led1_T1() : led1_T0();
 80016b6:	f7ff fed8 	bl	800146a <led1_T0>
 80016ba:	e789      	b.n	80015d0 <led1_detasend+0xc4>
	buff[10] ? led1_T1() : led1_T0();
 80016bc:	f7ff fed5 	bl	800146a <led1_T0>
 80016c0:	e78d      	b.n	80015de <led1_detasend+0xd2>
	buff[11] ? led1_T1() : led1_T0();
 80016c2:	f7ff fed2 	bl	800146a <led1_T0>
 80016c6:	e791      	b.n	80015ec <led1_detasend+0xe0>
	buff[12] ? led1_T1() : led1_T0();
 80016c8:	f7ff fecf 	bl	800146a <led1_T0>
 80016cc:	e794      	b.n	80015f8 <led1_detasend+0xec>
	buff[13] ? led1_T1() : led1_T0();
 80016ce:	f7ff fecc 	bl	800146a <led1_T0>
 80016d2:	e797      	b.n	8001604 <led1_detasend+0xf8>
	buff[14] ? led1_T1() : led1_T0();
 80016d4:	f7ff fec9 	bl	800146a <led1_T0>
 80016d8:	e79a      	b.n	8001610 <led1_detasend+0x104>
	buff[15] ? led1_T1() : led1_T0();
 80016da:	f7ff fec6 	bl	800146a <led1_T0>
 80016de:	e79d      	b.n	800161c <led1_detasend+0x110>
	buff[16] ? led1_T1() : led1_T0();
 80016e0:	f7ff fec3 	bl	800146a <led1_T0>
 80016e4:	e7a0      	b.n	8001628 <led1_detasend+0x11c>
	buff[17] ? led1_T1() : led1_T0();
 80016e6:	f7ff fec0 	bl	800146a <led1_T0>
 80016ea:	e7a3      	b.n	8001634 <led1_detasend+0x128>
	buff[18] ? led1_T1() : led1_T0();
 80016ec:	f7ff febd 	bl	800146a <led1_T0>
 80016f0:	e7a6      	b.n	8001640 <led1_detasend+0x134>
	buff[19] ? led1_T1() : led1_T0();
 80016f2:	f7ff feba 	bl	800146a <led1_T0>
 80016f6:	e7a9      	b.n	800164c <led1_detasend+0x140>
	buff[20] ? led1_T1() : led1_T0();
 80016f8:	f7ff feb7 	bl	800146a <led1_T0>
 80016fc:	e7ac      	b.n	8001658 <led1_detasend+0x14c>
	buff[21] ? led1_T1() : led1_T0();
 80016fe:	f7ff feb4 	bl	800146a <led1_T0>
 8001702:	e7af      	b.n	8001664 <led1_detasend+0x158>
	buff[22] ? led1_T1() : led1_T0();
 8001704:	f7ff feb1 	bl	800146a <led1_T0>
 8001708:	e7b2      	b.n	8001670 <led1_detasend+0x164>
	buff[23] ? led1_T1() : led1_T0();
 800170a:	f7ff feae 	bl	800146a <led1_T0>
}
 800170e:	e7b5      	b.n	800167c <led1_detasend+0x170>

08001710 <led2_T0>:

void led2_T0(){
	LED0_GPIO_Port->BSRR = (uint32_t)LED2_Pin;
 8001710:	2390      	movs	r3, #144	; 0x90
 8001712:	2204      	movs	r2, #4
 8001714:	05db      	lsls	r3, r3, #23
 8001716:	619a      	str	r2, [r3, #24]
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 8001718:	46c0      	nop			; (mov r8, r8)
 800171a:	46c0      	nop			; (mov r8, r8)
 800171c:	46c0      	nop			; (mov r8, r8)
 800171e:	46c0      	nop			; (mov r8, r8)
 8001720:	46c0      	nop			; (mov r8, r8)
 8001722:	46c0      	nop			; (mov r8, r8)
 8001724:	46c0      	nop			; (mov r8, r8)
 8001726:	46c0      	nop			; (mov r8, r8)
 8001728:	46c0      	nop			; (mov r8, r8)
 800172a:	46c0      	nop			; (mov r8, r8)
 800172c:	46c0      	nop			; (mov r8, r8)
 800172e:	46c0      	nop			; (mov r8, r8)

	LED0_GPIO_Port->BRR = (uint32_t)LED2_Pin;
 8001730:	629a      	str	r2, [r3, #40]	; 0x28
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 8001732:	46c0      	nop			; (mov r8, r8)
 8001734:	46c0      	nop			; (mov r8, r8)
 8001736:	46c0      	nop			; (mov r8, r8)
 8001738:	46c0      	nop			; (mov r8, r8)
 800173a:	46c0      	nop			; (mov r8, r8)
 800173c:	46c0      	nop			; (mov r8, r8)
 800173e:	46c0      	nop			; (mov r8, r8)
 8001740:	46c0      	nop			; (mov r8, r8)
 8001742:	46c0      	nop			; (mov r8, r8)
 8001744:	46c0      	nop			; (mov r8, r8)
 8001746:	46c0      	nop			; (mov r8, r8)
 8001748:	46c0      	nop			; (mov r8, r8)
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 800174a:	46c0      	nop			; (mov r8, r8)
 800174c:	46c0      	nop			; (mov r8, r8)
 800174e:	46c0      	nop			; (mov r8, r8)
 8001750:	46c0      	nop			; (mov r8, r8)
 8001752:	46c0      	nop			; (mov r8, r8)
 8001754:	46c0      	nop			; (mov r8, r8)
 8001756:	46c0      	nop			; (mov r8, r8)
 8001758:	46c0      	nop			; (mov r8, r8)
 800175a:	46c0      	nop			; (mov r8, r8)
 800175c:	46c0      	nop			; (mov r8, r8)
 800175e:	46c0      	nop			; (mov r8, r8)
 8001760:	46c0      	nop			; (mov r8, r8)
}
 8001762:	4770      	bx	lr

08001764 <led2_T1>:

void led2_T1(){
	LED0_GPIO_Port->BSRR = (uint32_t)LED2_Pin;
 8001764:	2390      	movs	r3, #144	; 0x90
 8001766:	2204      	movs	r2, #4
 8001768:	05db      	lsls	r3, r3, #23
 800176a:	619a      	str	r2, [r3, #24]
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 800176c:	46c0      	nop			; (mov r8, r8)
 800176e:	46c0      	nop			; (mov r8, r8)
 8001770:	46c0      	nop			; (mov r8, r8)
 8001772:	46c0      	nop			; (mov r8, r8)
 8001774:	46c0      	nop			; (mov r8, r8)
 8001776:	46c0      	nop			; (mov r8, r8)
 8001778:	46c0      	nop			; (mov r8, r8)
 800177a:	46c0      	nop			; (mov r8, r8)
 800177c:	46c0      	nop			; (mov r8, r8)
 800177e:	46c0      	nop			; (mov r8, r8)
 8001780:	46c0      	nop			; (mov r8, r8)
 8001782:	46c0      	nop			; (mov r8, r8)
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 8001784:	46c0      	nop			; (mov r8, r8)
 8001786:	46c0      	nop			; (mov r8, r8)
 8001788:	46c0      	nop			; (mov r8, r8)
 800178a:	46c0      	nop			; (mov r8, r8)
 800178c:	46c0      	nop			; (mov r8, r8)
 800178e:	46c0      	nop			; (mov r8, r8)
 8001790:	46c0      	nop			; (mov r8, r8)
 8001792:	46c0      	nop			; (mov r8, r8)
 8001794:	46c0      	nop			; (mov r8, r8)
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	46c0      	nop			; (mov r8, r8)
 800179a:	46c0      	nop			; (mov r8, r8)

	LED0_GPIO_Port->BRR = (uint32_t)LED2_Pin;
 800179c:	629a      	str	r2, [r3, #40]	; 0x28
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 800179e:	46c0      	nop			; (mov r8, r8)
 80017a0:	46c0      	nop			; (mov r8, r8)
 80017a2:	46c0      	nop			; (mov r8, r8)
 80017a4:	46c0      	nop			; (mov r8, r8)
 80017a6:	46c0      	nop			; (mov r8, r8)
 80017a8:	46c0      	nop			; (mov r8, r8)
 80017aa:	46c0      	nop			; (mov r8, r8)
 80017ac:	46c0      	nop			; (mov r8, r8)
 80017ae:	46c0      	nop			; (mov r8, r8)
}
 80017b0:	4770      	bx	lr

080017b2 <led2_detasend>:

void led2_detasend(rgb *data){
 80017b2:	b530      	push	{r4, r5, lr}
	uint32_t data24 = ((data->grean) <<16) + ((data->red) << 8) + ((data->blue));
 80017b4:	7803      	ldrb	r3, [r0, #0]
 80017b6:	7844      	ldrb	r4, [r0, #1]
 80017b8:	021b      	lsls	r3, r3, #8
 80017ba:	0424      	lsls	r4, r4, #16
void led2_detasend(rgb *data){
 80017bc:	b087      	sub	sp, #28
	uint32_t data24 = ((data->grean) <<16) + ((data->red) << 8) + ((data->blue));
 80017be:	18e4      	adds	r4, r4, r3
 80017c0:	7883      	ldrb	r3, [r0, #2]
	uint8_t buff[24] = {0};
 80017c2:	2100      	movs	r1, #0
 80017c4:	2218      	movs	r2, #24
 80017c6:	4668      	mov	r0, sp
	uint32_t data24 = ((data->grean) <<16) + ((data->red) << 8) + ((data->blue));
 80017c8:	18e4      	adds	r4, r4, r3
	uint8_t buff[24] = {0};
 80017ca:	f000 fd16 	bl	80021fa <memset>
 80017ce:	2300      	movs	r3, #0

	for(uint8_t i =0;i<24;i++){
		buff[i] = (  data24 & (1 << (23-i) )  ) ?  1 : 0 ;
 80017d0:	2017      	movs	r0, #23
 80017d2:	2101      	movs	r1, #1
 80017d4:	000d      	movs	r5, r1
 80017d6:	1ac2      	subs	r2, r0, r3
 80017d8:	4095      	lsls	r5, r2
 80017da:	002a      	movs	r2, r5
 80017dc:	4022      	ands	r2, r4
 80017de:	1e55      	subs	r5, r2, #1
 80017e0:	41aa      	sbcs	r2, r5
 80017e2:	466d      	mov	r5, sp
 80017e4:	54ea      	strb	r2, [r5, r3]
 80017e6:	3301      	adds	r3, #1
	for(uint8_t i =0;i<24;i++){
 80017e8:	2b18      	cmp	r3, #24
 80017ea:	d1f3      	bne.n	80017d4 <led2_detasend+0x22>
	}

	buff[0] ? led2_T1() : led2_T0();
 80017ec:	782b      	ldrb	r3, [r5, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d100      	bne.n	80017f4 <led2_detasend+0x42>
 80017f2:	e098      	b.n	8001926 <led2_detasend+0x174>
 80017f4:	f7ff ffb6 	bl	8001764 <led2_T1>
	buff[1] ? led2_T1() : led2_T0();
 80017f8:	466b      	mov	r3, sp
 80017fa:	785b      	ldrb	r3, [r3, #1]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d100      	bne.n	8001802 <led2_detasend+0x50>
 8001800:	e094      	b.n	800192c <led2_detasend+0x17a>
 8001802:	f7ff ffaf 	bl	8001764 <led2_T1>
	buff[2] ? led2_T1() : led2_T0();
 8001806:	466b      	mov	r3, sp
 8001808:	789b      	ldrb	r3, [r3, #2]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d100      	bne.n	8001810 <led2_detasend+0x5e>
 800180e:	e090      	b.n	8001932 <led2_detasend+0x180>
 8001810:	f7ff ffa8 	bl	8001764 <led2_T1>
	buff[3] ? led2_T1() : led2_T0();
 8001814:	466b      	mov	r3, sp
 8001816:	78db      	ldrb	r3, [r3, #3]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d100      	bne.n	800181e <led2_detasend+0x6c>
 800181c:	e08c      	b.n	8001938 <led2_detasend+0x186>
 800181e:	f7ff ffa1 	bl	8001764 <led2_T1>
	buff[4] ? led2_T1() : led2_T0();
 8001822:	466b      	mov	r3, sp
 8001824:	791b      	ldrb	r3, [r3, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d100      	bne.n	800182c <led2_detasend+0x7a>
 800182a:	e088      	b.n	800193e <led2_detasend+0x18c>
 800182c:	f7ff ff9a 	bl	8001764 <led2_T1>
	buff[5] ? led2_T1() : led2_T0();
 8001830:	466b      	mov	r3, sp
 8001832:	795b      	ldrb	r3, [r3, #5]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d100      	bne.n	800183a <led2_detasend+0x88>
 8001838:	e084      	b.n	8001944 <led2_detasend+0x192>
 800183a:	f7ff ff93 	bl	8001764 <led2_T1>
	buff[6] ? led2_T1() : led2_T0();
 800183e:	466b      	mov	r3, sp
 8001840:	799b      	ldrb	r3, [r3, #6]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d100      	bne.n	8001848 <led2_detasend+0x96>
 8001846:	e080      	b.n	800194a <led2_detasend+0x198>
 8001848:	f7ff ff8c 	bl	8001764 <led2_T1>
	buff[7] ? led2_T1() : led2_T0();
 800184c:	466b      	mov	r3, sp
 800184e:	79db      	ldrb	r3, [r3, #7]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d100      	bne.n	8001856 <led2_detasend+0xa4>
 8001854:	e07c      	b.n	8001950 <led2_detasend+0x19e>
 8001856:	f7ff ff85 	bl	8001764 <led2_T1>

	buff[8] ? led2_T1() : led2_T0();
 800185a:	466b      	mov	r3, sp
 800185c:	7a1b      	ldrb	r3, [r3, #8]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d100      	bne.n	8001864 <led2_detasend+0xb2>
 8001862:	e078      	b.n	8001956 <led2_detasend+0x1a4>
 8001864:	f7ff ff7e 	bl	8001764 <led2_T1>
	buff[9] ? led2_T1() : led2_T0();
 8001868:	466b      	mov	r3, sp
 800186a:	7a5b      	ldrb	r3, [r3, #9]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d100      	bne.n	8001872 <led2_detasend+0xc0>
 8001870:	e074      	b.n	800195c <led2_detasend+0x1aa>
 8001872:	f7ff ff77 	bl	8001764 <led2_T1>
	buff[10] ? led2_T1() : led2_T0();
 8001876:	466b      	mov	r3, sp
 8001878:	7a9b      	ldrb	r3, [r3, #10]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d100      	bne.n	8001880 <led2_detasend+0xce>
 800187e:	e070      	b.n	8001962 <led2_detasend+0x1b0>
 8001880:	f7ff ff70 	bl	8001764 <led2_T1>
	buff[11] ? led2_T1() : led2_T0();
 8001884:	466b      	mov	r3, sp
 8001886:	7adb      	ldrb	r3, [r3, #11]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d100      	bne.n	800188e <led2_detasend+0xdc>
 800188c:	e06c      	b.n	8001968 <led2_detasend+0x1b6>
 800188e:	f7ff ff69 	bl	8001764 <led2_T1>
	buff[12] ? led2_T1() : led2_T0();
 8001892:	466b      	mov	r3, sp
 8001894:	7b1b      	ldrb	r3, [r3, #12]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d069      	beq.n	800196e <led2_detasend+0x1bc>
 800189a:	f7ff ff63 	bl	8001764 <led2_T1>
	buff[13] ? led2_T1() : led2_T0();
 800189e:	466b      	mov	r3, sp
 80018a0:	7b5b      	ldrb	r3, [r3, #13]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d066      	beq.n	8001974 <led2_detasend+0x1c2>
 80018a6:	f7ff ff5d 	bl	8001764 <led2_T1>
	buff[14] ? led2_T1() : led2_T0();
 80018aa:	466b      	mov	r3, sp
 80018ac:	7b9b      	ldrb	r3, [r3, #14]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d063      	beq.n	800197a <led2_detasend+0x1c8>
 80018b2:	f7ff ff57 	bl	8001764 <led2_T1>
	buff[15] ? led2_T1() : led2_T0();
 80018b6:	466b      	mov	r3, sp
 80018b8:	7bdb      	ldrb	r3, [r3, #15]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d060      	beq.n	8001980 <led2_detasend+0x1ce>
 80018be:	f7ff ff51 	bl	8001764 <led2_T1>

	buff[16] ? led2_T1() : led2_T0();
 80018c2:	466b      	mov	r3, sp
 80018c4:	7c1b      	ldrb	r3, [r3, #16]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d05d      	beq.n	8001986 <led2_detasend+0x1d4>
 80018ca:	f7ff ff4b 	bl	8001764 <led2_T1>
	buff[17] ? led2_T1() : led2_T0();
 80018ce:	466b      	mov	r3, sp
 80018d0:	7c5b      	ldrb	r3, [r3, #17]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d05a      	beq.n	800198c <led2_detasend+0x1da>
 80018d6:	f7ff ff45 	bl	8001764 <led2_T1>
	buff[18] ? led2_T1() : led2_T0();
 80018da:	466b      	mov	r3, sp
 80018dc:	7c9b      	ldrb	r3, [r3, #18]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d057      	beq.n	8001992 <led2_detasend+0x1e0>
 80018e2:	f7ff ff3f 	bl	8001764 <led2_T1>
	buff[19] ? led2_T1() : led2_T0();
 80018e6:	466b      	mov	r3, sp
 80018e8:	7cdb      	ldrb	r3, [r3, #19]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d054      	beq.n	8001998 <led2_detasend+0x1e6>
 80018ee:	f7ff ff39 	bl	8001764 <led2_T1>
	buff[20] ? led2_T1() : led2_T0();
 80018f2:	466b      	mov	r3, sp
 80018f4:	7d1b      	ldrb	r3, [r3, #20]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d051      	beq.n	800199e <led2_detasend+0x1ec>
 80018fa:	f7ff ff33 	bl	8001764 <led2_T1>
	buff[21] ? led2_T1() : led2_T0();
 80018fe:	466b      	mov	r3, sp
 8001900:	7d5b      	ldrb	r3, [r3, #21]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d04e      	beq.n	80019a4 <led2_detasend+0x1f2>
 8001906:	f7ff ff2d 	bl	8001764 <led2_T1>
	buff[22] ? led2_T1() : led2_T0();
 800190a:	466b      	mov	r3, sp
 800190c:	7d9b      	ldrb	r3, [r3, #22]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d04b      	beq.n	80019aa <led2_detasend+0x1f8>
 8001912:	f7ff ff27 	bl	8001764 <led2_T1>
	buff[23] ? led2_T1() : led2_T0();
 8001916:	466b      	mov	r3, sp
 8001918:	7ddb      	ldrb	r3, [r3, #23]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d048      	beq.n	80019b0 <led2_detasend+0x1fe>
 800191e:	f7ff ff21 	bl	8001764 <led2_T1>

}
 8001922:	b007      	add	sp, #28
 8001924:	bd30      	pop	{r4, r5, pc}
	buff[0] ? led2_T1() : led2_T0();
 8001926:	f7ff fef3 	bl	8001710 <led2_T0>
 800192a:	e765      	b.n	80017f8 <led2_detasend+0x46>
	buff[1] ? led2_T1() : led2_T0();
 800192c:	f7ff fef0 	bl	8001710 <led2_T0>
 8001930:	e769      	b.n	8001806 <led2_detasend+0x54>
	buff[2] ? led2_T1() : led2_T0();
 8001932:	f7ff feed 	bl	8001710 <led2_T0>
 8001936:	e76d      	b.n	8001814 <led2_detasend+0x62>
	buff[3] ? led2_T1() : led2_T0();
 8001938:	f7ff feea 	bl	8001710 <led2_T0>
 800193c:	e771      	b.n	8001822 <led2_detasend+0x70>
	buff[4] ? led2_T1() : led2_T0();
 800193e:	f7ff fee7 	bl	8001710 <led2_T0>
 8001942:	e775      	b.n	8001830 <led2_detasend+0x7e>
	buff[5] ? led2_T1() : led2_T0();
 8001944:	f7ff fee4 	bl	8001710 <led2_T0>
 8001948:	e779      	b.n	800183e <led2_detasend+0x8c>
	buff[6] ? led2_T1() : led2_T0();
 800194a:	f7ff fee1 	bl	8001710 <led2_T0>
 800194e:	e77d      	b.n	800184c <led2_detasend+0x9a>
	buff[7] ? led2_T1() : led2_T0();
 8001950:	f7ff fede 	bl	8001710 <led2_T0>
 8001954:	e781      	b.n	800185a <led2_detasend+0xa8>
	buff[8] ? led2_T1() : led2_T0();
 8001956:	f7ff fedb 	bl	8001710 <led2_T0>
 800195a:	e785      	b.n	8001868 <led2_detasend+0xb6>
	buff[9] ? led2_T1() : led2_T0();
 800195c:	f7ff fed8 	bl	8001710 <led2_T0>
 8001960:	e789      	b.n	8001876 <led2_detasend+0xc4>
	buff[10] ? led2_T1() : led2_T0();
 8001962:	f7ff fed5 	bl	8001710 <led2_T0>
 8001966:	e78d      	b.n	8001884 <led2_detasend+0xd2>
	buff[11] ? led2_T1() : led2_T0();
 8001968:	f7ff fed2 	bl	8001710 <led2_T0>
 800196c:	e791      	b.n	8001892 <led2_detasend+0xe0>
	buff[12] ? led2_T1() : led2_T0();
 800196e:	f7ff fecf 	bl	8001710 <led2_T0>
 8001972:	e794      	b.n	800189e <led2_detasend+0xec>
	buff[13] ? led2_T1() : led2_T0();
 8001974:	f7ff fecc 	bl	8001710 <led2_T0>
 8001978:	e797      	b.n	80018aa <led2_detasend+0xf8>
	buff[14] ? led2_T1() : led2_T0();
 800197a:	f7ff fec9 	bl	8001710 <led2_T0>
 800197e:	e79a      	b.n	80018b6 <led2_detasend+0x104>
	buff[15] ? led2_T1() : led2_T0();
 8001980:	f7ff fec6 	bl	8001710 <led2_T0>
 8001984:	e79d      	b.n	80018c2 <led2_detasend+0x110>
	buff[16] ? led2_T1() : led2_T0();
 8001986:	f7ff fec3 	bl	8001710 <led2_T0>
 800198a:	e7a0      	b.n	80018ce <led2_detasend+0x11c>
	buff[17] ? led2_T1() : led2_T0();
 800198c:	f7ff fec0 	bl	8001710 <led2_T0>
 8001990:	e7a3      	b.n	80018da <led2_detasend+0x128>
	buff[18] ? led2_T1() : led2_T0();
 8001992:	f7ff febd 	bl	8001710 <led2_T0>
 8001996:	e7a6      	b.n	80018e6 <led2_detasend+0x134>
	buff[19] ? led2_T1() : led2_T0();
 8001998:	f7ff feba 	bl	8001710 <led2_T0>
 800199c:	e7a9      	b.n	80018f2 <led2_detasend+0x140>
	buff[20] ? led2_T1() : led2_T0();
 800199e:	f7ff feb7 	bl	8001710 <led2_T0>
 80019a2:	e7ac      	b.n	80018fe <led2_detasend+0x14c>
	buff[21] ? led2_T1() : led2_T0();
 80019a4:	f7ff feb4 	bl	8001710 <led2_T0>
 80019a8:	e7af      	b.n	800190a <led2_detasend+0x158>
	buff[22] ? led2_T1() : led2_T0();
 80019aa:	f7ff feb1 	bl	8001710 <led2_T0>
 80019ae:	e7b2      	b.n	8001916 <led2_detasend+0x164>
	buff[23] ? led2_T1() : led2_T0();
 80019b0:	f7ff feae 	bl	8001710 <led2_T0>
}
 80019b4:	e7b5      	b.n	8001922 <led2_detasend+0x170>

080019b6 <led3_T0>:

void led3_T0(){
	LED0_GPIO_Port->BSRR = (uint32_t)LED3_Pin;
 80019b6:	2390      	movs	r3, #144	; 0x90
 80019b8:	2208      	movs	r2, #8
 80019ba:	05db      	lsls	r3, r3, #23
 80019bc:	619a      	str	r2, [r3, #24]
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 80019be:	46c0      	nop			; (mov r8, r8)
 80019c0:	46c0      	nop			; (mov r8, r8)
 80019c2:	46c0      	nop			; (mov r8, r8)
 80019c4:	46c0      	nop			; (mov r8, r8)
 80019c6:	46c0      	nop			; (mov r8, r8)
 80019c8:	46c0      	nop			; (mov r8, r8)
 80019ca:	46c0      	nop			; (mov r8, r8)
 80019cc:	46c0      	nop			; (mov r8, r8)
 80019ce:	46c0      	nop			; (mov r8, r8)
 80019d0:	46c0      	nop			; (mov r8, r8)
 80019d2:	46c0      	nop			; (mov r8, r8)
 80019d4:	46c0      	nop			; (mov r8, r8)

	LED0_GPIO_Port->BRR = (uint32_t)LED3_Pin;
 80019d6:	629a      	str	r2, [r3, #40]	; 0x28
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 80019d8:	46c0      	nop			; (mov r8, r8)
 80019da:	46c0      	nop			; (mov r8, r8)
 80019dc:	46c0      	nop			; (mov r8, r8)
 80019de:	46c0      	nop			; (mov r8, r8)
 80019e0:	46c0      	nop			; (mov r8, r8)
 80019e2:	46c0      	nop			; (mov r8, r8)
 80019e4:	46c0      	nop			; (mov r8, r8)
 80019e6:	46c0      	nop			; (mov r8, r8)
 80019e8:	46c0      	nop			; (mov r8, r8)
 80019ea:	46c0      	nop			; (mov r8, r8)
 80019ec:	46c0      	nop			; (mov r8, r8)
 80019ee:	46c0      	nop			; (mov r8, r8)
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 80019f0:	46c0      	nop			; (mov r8, r8)
 80019f2:	46c0      	nop			; (mov r8, r8)
 80019f4:	46c0      	nop			; (mov r8, r8)
 80019f6:	46c0      	nop			; (mov r8, r8)
 80019f8:	46c0      	nop			; (mov r8, r8)
 80019fa:	46c0      	nop			; (mov r8, r8)
 80019fc:	46c0      	nop			; (mov r8, r8)
 80019fe:	46c0      	nop			; (mov r8, r8)
 8001a00:	46c0      	nop			; (mov r8, r8)
 8001a02:	46c0      	nop			; (mov r8, r8)
 8001a04:	46c0      	nop			; (mov r8, r8)
 8001a06:	46c0      	nop			; (mov r8, r8)
}
 8001a08:	4770      	bx	lr

08001a0a <led3_T1>:

void led3_T1(){
	LED0_GPIO_Port->BSRR = (uint32_t)LED3_Pin;
 8001a0a:	2390      	movs	r3, #144	; 0x90
 8001a0c:	2208      	movs	r2, #8
 8001a0e:	05db      	lsls	r3, r3, #23
 8001a10:	619a      	str	r2, [r3, #24]
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 8001a12:	46c0      	nop			; (mov r8, r8)
 8001a14:	46c0      	nop			; (mov r8, r8)
 8001a16:	46c0      	nop			; (mov r8, r8)
 8001a18:	46c0      	nop			; (mov r8, r8)
 8001a1a:	46c0      	nop			; (mov r8, r8)
 8001a1c:	46c0      	nop			; (mov r8, r8)
 8001a1e:	46c0      	nop			; (mov r8, r8)
 8001a20:	46c0      	nop			; (mov r8, r8)
 8001a22:	46c0      	nop			; (mov r8, r8)
 8001a24:	46c0      	nop			; (mov r8, r8)
 8001a26:	46c0      	nop			; (mov r8, r8)
 8001a28:	46c0      	nop			; (mov r8, r8)
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 8001a2a:	46c0      	nop			; (mov r8, r8)
 8001a2c:	46c0      	nop			; (mov r8, r8)
 8001a2e:	46c0      	nop			; (mov r8, r8)
 8001a30:	46c0      	nop			; (mov r8, r8)
 8001a32:	46c0      	nop			; (mov r8, r8)
 8001a34:	46c0      	nop			; (mov r8, r8)
 8001a36:	46c0      	nop			; (mov r8, r8)
 8001a38:	46c0      	nop			; (mov r8, r8)
 8001a3a:	46c0      	nop			; (mov r8, r8)
 8001a3c:	46c0      	nop			; (mov r8, r8)
 8001a3e:	46c0      	nop			; (mov r8, r8)
 8001a40:	46c0      	nop			; (mov r8, r8)

	LED0_GPIO_Port->BRR = (uint32_t)LED3_Pin;
 8001a42:	629a      	str	r2, [r3, #40]	; 0x28
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 8001a44:	46c0      	nop			; (mov r8, r8)
 8001a46:	46c0      	nop			; (mov r8, r8)
 8001a48:	46c0      	nop			; (mov r8, r8)
 8001a4a:	46c0      	nop			; (mov r8, r8)
 8001a4c:	46c0      	nop			; (mov r8, r8)
 8001a4e:	46c0      	nop			; (mov r8, r8)
 8001a50:	46c0      	nop			; (mov r8, r8)
 8001a52:	46c0      	nop			; (mov r8, r8)
 8001a54:	46c0      	nop			; (mov r8, r8)
}
 8001a56:	4770      	bx	lr

08001a58 <led3_detasend>:

void led3_detasend(rgb *data){
 8001a58:	b530      	push	{r4, r5, lr}
	uint32_t data24 = ((data->grean) <<16) + ((data->red) << 8) + ((data->blue));
 8001a5a:	7803      	ldrb	r3, [r0, #0]
 8001a5c:	7844      	ldrb	r4, [r0, #1]
 8001a5e:	021b      	lsls	r3, r3, #8
 8001a60:	0424      	lsls	r4, r4, #16
void led3_detasend(rgb *data){
 8001a62:	b087      	sub	sp, #28
	uint32_t data24 = ((data->grean) <<16) + ((data->red) << 8) + ((data->blue));
 8001a64:	18e4      	adds	r4, r4, r3
 8001a66:	7883      	ldrb	r3, [r0, #2]
	uint8_t buff[24] = {0};
 8001a68:	2100      	movs	r1, #0
 8001a6a:	2218      	movs	r2, #24
 8001a6c:	4668      	mov	r0, sp
	uint32_t data24 = ((data->grean) <<16) + ((data->red) << 8) + ((data->blue));
 8001a6e:	18e4      	adds	r4, r4, r3
	uint8_t buff[24] = {0};
 8001a70:	f000 fbc3 	bl	80021fa <memset>
 8001a74:	2300      	movs	r3, #0

	for(uint8_t i =0;i<24;i++){
		buff[i] = (  data24 & (1 << (23-i) )  ) ?  1 : 0 ;
 8001a76:	2017      	movs	r0, #23
 8001a78:	2101      	movs	r1, #1
 8001a7a:	000d      	movs	r5, r1
 8001a7c:	1ac2      	subs	r2, r0, r3
 8001a7e:	4095      	lsls	r5, r2
 8001a80:	002a      	movs	r2, r5
 8001a82:	4022      	ands	r2, r4
 8001a84:	1e55      	subs	r5, r2, #1
 8001a86:	41aa      	sbcs	r2, r5
 8001a88:	466d      	mov	r5, sp
 8001a8a:	54ea      	strb	r2, [r5, r3]
 8001a8c:	3301      	adds	r3, #1
	for(uint8_t i =0;i<24;i++){
 8001a8e:	2b18      	cmp	r3, #24
 8001a90:	d1f3      	bne.n	8001a7a <led3_detasend+0x22>
	}

	buff[0] ? led3_T1() : led3_T0();
 8001a92:	782b      	ldrb	r3, [r5, #0]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d100      	bne.n	8001a9a <led3_detasend+0x42>
 8001a98:	e098      	b.n	8001bcc <led3_detasend+0x174>
 8001a9a:	f7ff ffb6 	bl	8001a0a <led3_T1>
	buff[1] ? led3_T1() : led3_T0();
 8001a9e:	466b      	mov	r3, sp
 8001aa0:	785b      	ldrb	r3, [r3, #1]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d100      	bne.n	8001aa8 <led3_detasend+0x50>
 8001aa6:	e094      	b.n	8001bd2 <led3_detasend+0x17a>
 8001aa8:	f7ff ffaf 	bl	8001a0a <led3_T1>
	buff[2] ? led3_T1() : led3_T0();
 8001aac:	466b      	mov	r3, sp
 8001aae:	789b      	ldrb	r3, [r3, #2]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d100      	bne.n	8001ab6 <led3_detasend+0x5e>
 8001ab4:	e090      	b.n	8001bd8 <led3_detasend+0x180>
 8001ab6:	f7ff ffa8 	bl	8001a0a <led3_T1>
	buff[3] ? led3_T1() : led3_T0();
 8001aba:	466b      	mov	r3, sp
 8001abc:	78db      	ldrb	r3, [r3, #3]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d100      	bne.n	8001ac4 <led3_detasend+0x6c>
 8001ac2:	e08c      	b.n	8001bde <led3_detasend+0x186>
 8001ac4:	f7ff ffa1 	bl	8001a0a <led3_T1>
	buff[4] ? led3_T1() : led3_T0();
 8001ac8:	466b      	mov	r3, sp
 8001aca:	791b      	ldrb	r3, [r3, #4]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d100      	bne.n	8001ad2 <led3_detasend+0x7a>
 8001ad0:	e088      	b.n	8001be4 <led3_detasend+0x18c>
 8001ad2:	f7ff ff9a 	bl	8001a0a <led3_T1>
	buff[5] ? led3_T1() : led3_T0();
 8001ad6:	466b      	mov	r3, sp
 8001ad8:	795b      	ldrb	r3, [r3, #5]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d100      	bne.n	8001ae0 <led3_detasend+0x88>
 8001ade:	e084      	b.n	8001bea <led3_detasend+0x192>
 8001ae0:	f7ff ff93 	bl	8001a0a <led3_T1>
	buff[6] ? led3_T1() : led3_T0();
 8001ae4:	466b      	mov	r3, sp
 8001ae6:	799b      	ldrb	r3, [r3, #6]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d100      	bne.n	8001aee <led3_detasend+0x96>
 8001aec:	e080      	b.n	8001bf0 <led3_detasend+0x198>
 8001aee:	f7ff ff8c 	bl	8001a0a <led3_T1>
	buff[7] ? led3_T1() : led3_T0();
 8001af2:	466b      	mov	r3, sp
 8001af4:	79db      	ldrb	r3, [r3, #7]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d100      	bne.n	8001afc <led3_detasend+0xa4>
 8001afa:	e07c      	b.n	8001bf6 <led3_detasend+0x19e>
 8001afc:	f7ff ff85 	bl	8001a0a <led3_T1>

	buff[8] ? led3_T1() : led3_T0();
 8001b00:	466b      	mov	r3, sp
 8001b02:	7a1b      	ldrb	r3, [r3, #8]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d100      	bne.n	8001b0a <led3_detasend+0xb2>
 8001b08:	e078      	b.n	8001bfc <led3_detasend+0x1a4>
 8001b0a:	f7ff ff7e 	bl	8001a0a <led3_T1>
	buff[9] ? led3_T1() : led3_T0();
 8001b0e:	466b      	mov	r3, sp
 8001b10:	7a5b      	ldrb	r3, [r3, #9]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d100      	bne.n	8001b18 <led3_detasend+0xc0>
 8001b16:	e074      	b.n	8001c02 <led3_detasend+0x1aa>
 8001b18:	f7ff ff77 	bl	8001a0a <led3_T1>
	buff[10] ? led3_T1() : led3_T0();
 8001b1c:	466b      	mov	r3, sp
 8001b1e:	7a9b      	ldrb	r3, [r3, #10]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d100      	bne.n	8001b26 <led3_detasend+0xce>
 8001b24:	e070      	b.n	8001c08 <led3_detasend+0x1b0>
 8001b26:	f7ff ff70 	bl	8001a0a <led3_T1>
	buff[11] ? led3_T1() : led3_T0();
 8001b2a:	466b      	mov	r3, sp
 8001b2c:	7adb      	ldrb	r3, [r3, #11]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d100      	bne.n	8001b34 <led3_detasend+0xdc>
 8001b32:	e06c      	b.n	8001c0e <led3_detasend+0x1b6>
 8001b34:	f7ff ff69 	bl	8001a0a <led3_T1>
	buff[12] ? led3_T1() : led3_T0();
 8001b38:	466b      	mov	r3, sp
 8001b3a:	7b1b      	ldrb	r3, [r3, #12]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d069      	beq.n	8001c14 <led3_detasend+0x1bc>
 8001b40:	f7ff ff63 	bl	8001a0a <led3_T1>
	buff[13] ? led3_T1() : led3_T0();
 8001b44:	466b      	mov	r3, sp
 8001b46:	7b5b      	ldrb	r3, [r3, #13]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d066      	beq.n	8001c1a <led3_detasend+0x1c2>
 8001b4c:	f7ff ff5d 	bl	8001a0a <led3_T1>
	buff[14] ? led3_T1() : led3_T0();
 8001b50:	466b      	mov	r3, sp
 8001b52:	7b9b      	ldrb	r3, [r3, #14]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d063      	beq.n	8001c20 <led3_detasend+0x1c8>
 8001b58:	f7ff ff57 	bl	8001a0a <led3_T1>
	buff[15] ? led3_T1() : led3_T0();
 8001b5c:	466b      	mov	r3, sp
 8001b5e:	7bdb      	ldrb	r3, [r3, #15]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d060      	beq.n	8001c26 <led3_detasend+0x1ce>
 8001b64:	f7ff ff51 	bl	8001a0a <led3_T1>

	buff[16] ? led3_T1() : led3_T0();
 8001b68:	466b      	mov	r3, sp
 8001b6a:	7c1b      	ldrb	r3, [r3, #16]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d05d      	beq.n	8001c2c <led3_detasend+0x1d4>
 8001b70:	f7ff ff4b 	bl	8001a0a <led3_T1>
	buff[17] ? led3_T1() : led3_T0();
 8001b74:	466b      	mov	r3, sp
 8001b76:	7c5b      	ldrb	r3, [r3, #17]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d05a      	beq.n	8001c32 <led3_detasend+0x1da>
 8001b7c:	f7ff ff45 	bl	8001a0a <led3_T1>
	buff[18] ? led3_T1() : led3_T0();
 8001b80:	466b      	mov	r3, sp
 8001b82:	7c9b      	ldrb	r3, [r3, #18]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d057      	beq.n	8001c38 <led3_detasend+0x1e0>
 8001b88:	f7ff ff3f 	bl	8001a0a <led3_T1>
	buff[19] ? led3_T1() : led3_T0();
 8001b8c:	466b      	mov	r3, sp
 8001b8e:	7cdb      	ldrb	r3, [r3, #19]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d054      	beq.n	8001c3e <led3_detasend+0x1e6>
 8001b94:	f7ff ff39 	bl	8001a0a <led3_T1>
	buff[20] ? led3_T1() : led3_T0();
 8001b98:	466b      	mov	r3, sp
 8001b9a:	7d1b      	ldrb	r3, [r3, #20]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d051      	beq.n	8001c44 <led3_detasend+0x1ec>
 8001ba0:	f7ff ff33 	bl	8001a0a <led3_T1>
	buff[21] ? led3_T1() : led3_T0();
 8001ba4:	466b      	mov	r3, sp
 8001ba6:	7d5b      	ldrb	r3, [r3, #21]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d04e      	beq.n	8001c4a <led3_detasend+0x1f2>
 8001bac:	f7ff ff2d 	bl	8001a0a <led3_T1>
	buff[22] ? led3_T1() : led3_T0();
 8001bb0:	466b      	mov	r3, sp
 8001bb2:	7d9b      	ldrb	r3, [r3, #22]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d04b      	beq.n	8001c50 <led3_detasend+0x1f8>
 8001bb8:	f7ff ff27 	bl	8001a0a <led3_T1>
	buff[23] ? led3_T1() : led3_T0();
 8001bbc:	466b      	mov	r3, sp
 8001bbe:	7ddb      	ldrb	r3, [r3, #23]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d048      	beq.n	8001c56 <led3_detasend+0x1fe>
 8001bc4:	f7ff ff21 	bl	8001a0a <led3_T1>

}
 8001bc8:	b007      	add	sp, #28
 8001bca:	bd30      	pop	{r4, r5, pc}
	buff[0] ? led3_T1() : led3_T0();
 8001bcc:	f7ff fef3 	bl	80019b6 <led3_T0>
 8001bd0:	e765      	b.n	8001a9e <led3_detasend+0x46>
	buff[1] ? led3_T1() : led3_T0();
 8001bd2:	f7ff fef0 	bl	80019b6 <led3_T0>
 8001bd6:	e769      	b.n	8001aac <led3_detasend+0x54>
	buff[2] ? led3_T1() : led3_T0();
 8001bd8:	f7ff feed 	bl	80019b6 <led3_T0>
 8001bdc:	e76d      	b.n	8001aba <led3_detasend+0x62>
	buff[3] ? led3_T1() : led3_T0();
 8001bde:	f7ff feea 	bl	80019b6 <led3_T0>
 8001be2:	e771      	b.n	8001ac8 <led3_detasend+0x70>
	buff[4] ? led3_T1() : led3_T0();
 8001be4:	f7ff fee7 	bl	80019b6 <led3_T0>
 8001be8:	e775      	b.n	8001ad6 <led3_detasend+0x7e>
	buff[5] ? led3_T1() : led3_T0();
 8001bea:	f7ff fee4 	bl	80019b6 <led3_T0>
 8001bee:	e779      	b.n	8001ae4 <led3_detasend+0x8c>
	buff[6] ? led3_T1() : led3_T0();
 8001bf0:	f7ff fee1 	bl	80019b6 <led3_T0>
 8001bf4:	e77d      	b.n	8001af2 <led3_detasend+0x9a>
	buff[7] ? led3_T1() : led3_T0();
 8001bf6:	f7ff fede 	bl	80019b6 <led3_T0>
 8001bfa:	e781      	b.n	8001b00 <led3_detasend+0xa8>
	buff[8] ? led3_T1() : led3_T0();
 8001bfc:	f7ff fedb 	bl	80019b6 <led3_T0>
 8001c00:	e785      	b.n	8001b0e <led3_detasend+0xb6>
	buff[9] ? led3_T1() : led3_T0();
 8001c02:	f7ff fed8 	bl	80019b6 <led3_T0>
 8001c06:	e789      	b.n	8001b1c <led3_detasend+0xc4>
	buff[10] ? led3_T1() : led3_T0();
 8001c08:	f7ff fed5 	bl	80019b6 <led3_T0>
 8001c0c:	e78d      	b.n	8001b2a <led3_detasend+0xd2>
	buff[11] ? led3_T1() : led3_T0();
 8001c0e:	f7ff fed2 	bl	80019b6 <led3_T0>
 8001c12:	e791      	b.n	8001b38 <led3_detasend+0xe0>
	buff[12] ? led3_T1() : led3_T0();
 8001c14:	f7ff fecf 	bl	80019b6 <led3_T0>
 8001c18:	e794      	b.n	8001b44 <led3_detasend+0xec>
	buff[13] ? led3_T1() : led3_T0();
 8001c1a:	f7ff fecc 	bl	80019b6 <led3_T0>
 8001c1e:	e797      	b.n	8001b50 <led3_detasend+0xf8>
	buff[14] ? led3_T1() : led3_T0();
 8001c20:	f7ff fec9 	bl	80019b6 <led3_T0>
 8001c24:	e79a      	b.n	8001b5c <led3_detasend+0x104>
	buff[15] ? led3_T1() : led3_T0();
 8001c26:	f7ff fec6 	bl	80019b6 <led3_T0>
 8001c2a:	e79d      	b.n	8001b68 <led3_detasend+0x110>
	buff[16] ? led3_T1() : led3_T0();
 8001c2c:	f7ff fec3 	bl	80019b6 <led3_T0>
 8001c30:	e7a0      	b.n	8001b74 <led3_detasend+0x11c>
	buff[17] ? led3_T1() : led3_T0();
 8001c32:	f7ff fec0 	bl	80019b6 <led3_T0>
 8001c36:	e7a3      	b.n	8001b80 <led3_detasend+0x128>
	buff[18] ? led3_T1() : led3_T0();
 8001c38:	f7ff febd 	bl	80019b6 <led3_T0>
 8001c3c:	e7a6      	b.n	8001b8c <led3_detasend+0x134>
	buff[19] ? led3_T1() : led3_T0();
 8001c3e:	f7ff feba 	bl	80019b6 <led3_T0>
 8001c42:	e7a9      	b.n	8001b98 <led3_detasend+0x140>
	buff[20] ? led3_T1() : led3_T0();
 8001c44:	f7ff feb7 	bl	80019b6 <led3_T0>
 8001c48:	e7ac      	b.n	8001ba4 <led3_detasend+0x14c>
	buff[21] ? led3_T1() : led3_T0();
 8001c4a:	f7ff feb4 	bl	80019b6 <led3_T0>
 8001c4e:	e7af      	b.n	8001bb0 <led3_detasend+0x158>
	buff[22] ? led3_T1() : led3_T0();
 8001c50:	f7ff feb1 	bl	80019b6 <led3_T0>
 8001c54:	e7b2      	b.n	8001bbc <led3_detasend+0x164>
	buff[23] ? led3_T1() : led3_T0();
 8001c56:	f7ff feae 	bl	80019b6 <led3_T0>
}
 8001c5a:	e7b5      	b.n	8001bc8 <led3_detasend+0x170>

08001c5c <led_hachune>:

void led_hachune(led_hachune_t *data){
 8001c5c:	b510      	push	{r4, lr}
 8001c5e:	0004      	movs	r4, r0
	led0_detasend(&data->led[0]);
 8001c60:	f7ff fb01 	bl	8001266 <led0_detasend>
	led1_detasend(&data->led[1]);
 8001c64:	1ce0      	adds	r0, r4, #3
 8001c66:	f7ff fc51 	bl	800150c <led1_detasend>
	led2_detasend(&data->led[2]);
 8001c6a:	1da0      	adds	r0, r4, #6
 8001c6c:	f7ff fda1 	bl	80017b2 <led2_detasend>
	led3_detasend(&data->led[3]);
 8001c70:	0020      	movs	r0, r4
 8001c72:	3009      	adds	r0, #9
 8001c74:	f7ff fef0 	bl	8001a58 <led3_detasend>
}
 8001c78:	bd10      	pop	{r4, pc}

08001c7a <get_color>:
rgb get_color(const uint32_t data){
	rgb color;
	color.red   = (data & 0xFF0000) >> 16;
	color.grean = (data & 0x00FF00) >> 8;
	color.blue  = (data & 0x0000FF);
	return color;
 8001c7a:	22ff      	movs	r2, #255	; 0xff
	color.grean = (data & 0x00FF00) >> 8;
 8001c7c:	0a01      	lsrs	r1, r0, #8
	color.red   = (data & 0xFF0000) >> 16;
 8001c7e:	0c03      	lsrs	r3, r0, #16
	return color;
 8001c80:	4011      	ands	r1, r2
 8001c82:	4013      	ands	r3, r2
 8001c84:	0209      	lsls	r1, r1, #8
 8001c86:	430b      	orrs	r3, r1
 8001c88:	4002      	ands	r2, r0
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	0412      	lsls	r2, r2, #16
rgb get_color(const uint32_t data){
 8001c8e:	b082      	sub	sp, #8
	return color;
 8001c90:	4310      	orrs	r0, r2
}
 8001c92:	b002      	add	sp, #8
 8001c94:	4770      	bx	lr
	...

08001c98 <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
void __io_putchar(uint8_t ch) {
 8001c98:	b507      	push	{r0, r1, r2, lr}
 8001c9a:	466b      	mov	r3, sp
 8001c9c:	1dd9      	adds	r1, r3, #7
  HAL_UART_Transmit(&huart1, &ch, 1, 1);
 8001c9e:	2301      	movs	r3, #1
void __io_putchar(uint8_t ch) {
 8001ca0:	7008      	strb	r0, [r1, #0]
  HAL_UART_Transmit(&huart1, &ch, 1, 1);
 8001ca2:	001a      	movs	r2, r3
 8001ca4:	4801      	ldr	r0, [pc, #4]	; (8001cac <__io_putchar+0x14>)
 8001ca6:	f7ff f9b9 	bl	800101c <HAL_UART_Transmit>
}
 8001caa:	bd07      	pop	{r0, r1, r2, pc}
 8001cac:	200000e0 	.word	0x200000e0

08001cb0 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8001cb0:	2322      	movs	r3, #34	; 0x22
{
 8001cb2:	b510      	push	{r4, lr}
 8001cb4:	b098      	sub	sp, #96	; 0x60
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8001cb6:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001cb8:	3b12      	subs	r3, #18
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cba:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001cbc:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001cbe:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cc0:	a80b      	add	r0, sp, #44	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cc2:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001cc4:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001cc6:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cc8:	f7fe fcac 	bl	8000624 <HAL_RCC_OscConfig>
 8001ccc:	2800      	cmp	r0, #0
 8001cce:	d000      	beq.n	8001cd2 <SystemClock_Config+0x22>
 8001cd0:	e7fe      	b.n	8001cd0 <SystemClock_Config+0x20>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cd2:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cd4:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cd6:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001cd8:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8001cda:	3b04      	subs	r3, #4

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001cdc:	0021      	movs	r1, r4
 8001cde:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8001ce0:	9302      	str	r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001ce2:	f7fe ff0d 	bl	8000b00 <HAL_RCC_ClockConfig>
 8001ce6:	2800      	cmp	r0, #0
 8001ce8:	d000      	beq.n	8001cec <SystemClock_Config+0x3c>
 8001cea:	e7fe      	b.n	8001cea <SystemClock_Config+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8001cec:	2321      	movs	r3, #33	; 0x21
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001cee:	9007      	str	r0, [sp, #28]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001cf0:	9008      	str	r0, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cf2:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8001cf4:	9305      	str	r3, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cf6:	f7fe ffc7 	bl	8000c88 <HAL_RCCEx_PeriphCLKConfig>
 8001cfa:	1e04      	subs	r4, r0, #0
 8001cfc:	d000      	beq.n	8001d00 <SystemClock_Config+0x50>
 8001cfe:	e7fe      	b.n	8001cfe <SystemClock_Config+0x4e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001d00:	f7fe ffac 	bl	8000c5c <HAL_RCC_GetHCLKFreq>
 8001d04:	21fa      	movs	r1, #250	; 0xfa
 8001d06:	0089      	lsls	r1, r1, #2
 8001d08:	f7fe fa12 	bl	8000130 <__udivsi3>
 8001d0c:	f7fe fb0c 	bl	8000328 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001d10:	2004      	movs	r0, #4
 8001d12:	f7fe fb23 	bl	800035c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001d16:	2001      	movs	r0, #1
 8001d18:	0022      	movs	r2, r4
 8001d1a:	0021      	movs	r1, r4
 8001d1c:	4240      	negs	r0, r0
 8001d1e:	f7fe fad3 	bl	80002c8 <HAL_NVIC_SetPriority>
}
 8001d22:	b018      	add	sp, #96	; 0x60
 8001d24:	bd10      	pop	{r4, pc}
	...

08001d28 <main>:
{
 8001d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d2a:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 8001d2c:	f7fe fa9e 	bl	800026c <HAL_Init>
  setbuf(stdout, NULL);
 8001d30:	4b79      	ldr	r3, [pc, #484]	; (8001f18 <main+0x1f0>)
 8001d32:	2100      	movs	r1, #0
 8001d34:	681b      	ldr	r3, [r3, #0]
  HAL_GPIO_WritePin(GPIOA, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2600      	movs	r6, #0
  setbuf(stdout, NULL);
 8001d38:	6898      	ldr	r0, [r3, #8]
 8001d3a:	f000 fa66 	bl	800220a <setbuf>
  SystemClock_Config();
 8001d3e:	f7ff ffb7 	bl	8001cb0 <SystemClock_Config>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d42:	2080      	movs	r0, #128	; 0x80
 8001d44:	4b75      	ldr	r3, [pc, #468]	; (8001f1c <main+0x1f4>)
 8001d46:	03c0      	lsls	r0, r0, #15
 8001d48:	6959      	ldr	r1, [r3, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4a:	2701      	movs	r7, #1
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d4c:	4301      	orrs	r1, r0
 8001d4e:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d50:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d52:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d54:	0289      	lsls	r1, r1, #10
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d56:	4002      	ands	r2, r0
  HAL_GPIO_WritePin(GPIOA, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001d58:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d5a:	9201      	str	r2, [sp, #4]
 8001d5c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d5e:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001d60:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d62:	430a      	orrs	r2, r1
 8001d64:	615a      	str	r2, [r3, #20]
 8001d66:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001d68:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6a:	400b      	ands	r3, r1
 8001d6c:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001d6e:	210f      	movs	r1, #15
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d70:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001d72:	f7fe fbb1 	bl	80004d8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin;
 8001d76:	230f      	movs	r3, #15
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d78:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin;
 8001d7a:	ac03      	add	r4, sp, #12
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7c:	0021      	movs	r1, r4
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin;
 8001d7e:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d80:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d82:	3b0c      	subs	r3, #12
 8001d84:	60e3      	str	r3, [r4, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d86:	6067      	str	r7, [r4, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d88:	60a6      	str	r6, [r4, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8a:	f7fe fafb 	bl	8000384 <HAL_GPIO_Init>
  hi2c1.Instance = I2C1;
 8001d8e:	4d64      	ldr	r5, [pc, #400]	; (8001f20 <main+0x1f8>)
 8001d90:	4b64      	ldr	r3, [pc, #400]	; (8001f24 <main+0x1fc>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d92:	0028      	movs	r0, r5
  hi2c1.Instance = I2C1;
 8001d94:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001d96:	4b64      	ldr	r3, [pc, #400]	; (8001f28 <main+0x200>)
  hi2c1.Init.OwnAddress1 = 0;
 8001d98:	60ae      	str	r6, [r5, #8]
  hi2c1.Init.Timing = 0x2000090E;
 8001d9a:	606b      	str	r3, [r5, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d9c:	60ef      	str	r7, [r5, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d9e:	612e      	str	r6, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001da0:	616e      	str	r6, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001da2:	61ae      	str	r6, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001da4:	61ee      	str	r6, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001da6:	622e      	str	r6, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001da8:	f7fe fb9c 	bl	80004e4 <HAL_I2C_Init>
 8001dac:	0001      	movs	r1, r0
 8001dae:	42b0      	cmp	r0, r6
 8001db0:	d000      	beq.n	8001db4 <main+0x8c>
 8001db2:	e7fe      	b.n	8001db2 <main+0x8a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001db4:	0028      	movs	r0, r5
 8001db6:	f7fe fbeb 	bl	8000590 <HAL_I2CEx_ConfigAnalogFilter>
 8001dba:	1e01      	subs	r1, r0, #0
 8001dbc:	d000      	beq.n	8001dc0 <main+0x98>
 8001dbe:	e7fe      	b.n	8001dbe <main+0x96>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001dc0:	0028      	movs	r0, r5
 8001dc2:	f7fe fc0b 	bl	80005dc <HAL_I2CEx_ConfigDigitalFilter>
 8001dc6:	2800      	cmp	r0, #0
 8001dc8:	d000      	beq.n	8001dcc <main+0xa4>
 8001dca:	e7fe      	b.n	8001dca <main+0xa2>
  huart1.Instance = USART1;
 8001dcc:	4b57      	ldr	r3, [pc, #348]	; (8001f2c <main+0x204>)
 8001dce:	4a58      	ldr	r2, [pc, #352]	; (8001f30 <main+0x208>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dd0:	6098      	str	r0, [r3, #8]
  huart1.Instance = USART1;
 8001dd2:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8001dd4:	2296      	movs	r2, #150	; 0x96
 8001dd6:	0212      	lsls	r2, r2, #8
 8001dd8:	605a      	str	r2, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dda:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ddc:	60d8      	str	r0, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dde:	6118      	str	r0, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001de0:	6198      	str	r0, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001de2:	61d8      	str	r0, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001de4:	6218      	str	r0, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001de6:	6258      	str	r0, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001de8:	0018      	movs	r0, r3
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dea:	615a      	str	r2, [r3, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dec:	f7ff f9b4 	bl	8001158 <HAL_UART_Init>
 8001df0:	1e05      	subs	r5, r0, #0
 8001df2:	d000      	beq.n	8001df6 <main+0xce>
 8001df4:	e7fe      	b.n	8001df4 <main+0xcc>
  hachune[0].led[0] = get_color(0x00fa9a);
 8001df6:	484f      	ldr	r0, [pc, #316]	; (8001f34 <main+0x20c>)
 8001df8:	f7ff ff3f 	bl	8001c7a <get_color>
 8001dfc:	0a03      	lsrs	r3, r0, #8
 8001dfe:	7020      	strb	r0, [r4, #0]
 8001e00:	0c00      	lsrs	r0, r0, #16
 8001e02:	70a0      	strb	r0, [r4, #2]
  hachune[0].led[1] = get_color(0x00FF00);
 8001e04:	20ff      	movs	r0, #255	; 0xff
 8001e06:	260f      	movs	r6, #15
 8001e08:	0200      	lsls	r0, r0, #8
  hachune[0].led[0] = get_color(0x00fa9a);
 8001e0a:	7063      	strb	r3, [r4, #1]
  hachune[0].led[1] = get_color(0x00FF00);
 8001e0c:	f7ff ff35 	bl	8001c7a <get_color>
 8001e10:	446e      	add	r6, sp
 8001e12:	0a03      	lsrs	r3, r0, #8
 8001e14:	7030      	strb	r0, [r6, #0]
 8001e16:	0c00      	lsrs	r0, r0, #16
 8001e18:	7073      	strb	r3, [r6, #1]
 8001e1a:	70b0      	strb	r0, [r6, #2]
  hachune[0].led[2] = get_color(0x000000);
 8001e1c:	0028      	movs	r0, r5
 8001e1e:	2612      	movs	r6, #18
 8001e20:	f7ff ff2b 	bl	8001c7a <get_color>
 8001e24:	446e      	add	r6, sp
 8001e26:	0a03      	lsrs	r3, r0, #8
 8001e28:	7030      	strb	r0, [r6, #0]
 8001e2a:	0c00      	lsrs	r0, r0, #16
 8001e2c:	7073      	strb	r3, [r6, #1]
 8001e2e:	70b0      	strb	r0, [r6, #2]
  hachune[0].led[3] = get_color(0x000000);
 8001e30:	0028      	movs	r0, r5
 8001e32:	2615      	movs	r6, #21
 8001e34:	f7ff ff21 	bl	8001c7a <get_color>
 8001e38:	446e      	add	r6, sp
 8001e3a:	0a03      	lsrs	r3, r0, #8
 8001e3c:	7030      	strb	r0, [r6, #0]
 8001e3e:	0c00      	lsrs	r0, r0, #16
 8001e40:	7073      	strb	r3, [r6, #1]
 8001e42:	70b0      	strb	r0, [r6, #2]
  hachune[1].led[0] = get_color(0x00fa9a);
 8001e44:	483b      	ldr	r0, [pc, #236]	; (8001f34 <main+0x20c>)
 8001e46:	f7ff ff18 	bl	8001c7a <get_color>
 8001e4a:	0a03      	lsrs	r3, r0, #8
 8001e4c:	7320      	strb	r0, [r4, #12]
 8001e4e:	0c00      	lsrs	r0, r0, #16
 8001e50:	73a0      	strb	r0, [r4, #14]
  hachune[1].led[1] = get_color(0x000000);
 8001e52:	261b      	movs	r6, #27
 8001e54:	0028      	movs	r0, r5
  hachune[1].led[0] = get_color(0x00fa9a);
 8001e56:	7363      	strb	r3, [r4, #13]
  hachune[1].led[1] = get_color(0x000000);
 8001e58:	f7ff ff0f 	bl	8001c7a <get_color>
 8001e5c:	446e      	add	r6, sp
 8001e5e:	0a03      	lsrs	r3, r0, #8
 8001e60:	7030      	strb	r0, [r6, #0]
 8001e62:	0c00      	lsrs	r0, r0, #16
 8001e64:	70b0      	strb	r0, [r6, #2]
  hachune[1].led[2] = get_color(0x00FF00);
 8001e66:	20ff      	movs	r0, #255	; 0xff
  hachune[1].led[1] = get_color(0x000000);
 8001e68:	7073      	strb	r3, [r6, #1]
  hachune[1].led[2] = get_color(0x00FF00);
 8001e6a:	0200      	lsls	r0, r0, #8
 8001e6c:	261e      	movs	r6, #30
 8001e6e:	f7ff ff04 	bl	8001c7a <get_color>
 8001e72:	446e      	add	r6, sp
 8001e74:	0a03      	lsrs	r3, r0, #8
 8001e76:	7030      	strb	r0, [r6, #0]
 8001e78:	0c00      	lsrs	r0, r0, #16
 8001e7a:	7073      	strb	r3, [r6, #1]
 8001e7c:	70b0      	strb	r0, [r6, #2]
  hachune[1].led[3] = get_color(0x000000);
 8001e7e:	0028      	movs	r0, r5
 8001e80:	2621      	movs	r6, #33	; 0x21
 8001e82:	f7ff fefa 	bl	8001c7a <get_color>
 8001e86:	446e      	add	r6, sp
 8001e88:	0a03      	lsrs	r3, r0, #8
 8001e8a:	7030      	strb	r0, [r6, #0]
 8001e8c:	0c00      	lsrs	r0, r0, #16
 8001e8e:	7073      	strb	r3, [r6, #1]
 8001e90:	70b0      	strb	r0, [r6, #2]
  hachune[2].led[0] = get_color(0x00fa9a);
 8001e92:	4828      	ldr	r0, [pc, #160]	; (8001f34 <main+0x20c>)
 8001e94:	f7ff fef1 	bl	8001c7a <get_color>
 8001e98:	0a03      	lsrs	r3, r0, #8
 8001e9a:	7620      	strb	r0, [r4, #24]
 8001e9c:	0c00      	lsrs	r0, r0, #16
 8001e9e:	76a0      	strb	r0, [r4, #26]
  hachune[2].led[1] = get_color(0x000000);
 8001ea0:	2627      	movs	r6, #39	; 0x27
 8001ea2:	0028      	movs	r0, r5
  hachune[2].led[0] = get_color(0x00fa9a);
 8001ea4:	7663      	strb	r3, [r4, #25]
  hachune[2].led[1] = get_color(0x000000);
 8001ea6:	f7ff fee8 	bl	8001c7a <get_color>
 8001eaa:	446e      	add	r6, sp
 8001eac:	0a03      	lsrs	r3, r0, #8
 8001eae:	7030      	strb	r0, [r6, #0]
 8001eb0:	0c00      	lsrs	r0, r0, #16
 8001eb2:	7073      	strb	r3, [r6, #1]
 8001eb4:	70b0      	strb	r0, [r6, #2]
  hachune[2].led[2] = get_color(0x000000);
 8001eb6:	0028      	movs	r0, r5
 8001eb8:	262a      	movs	r6, #42	; 0x2a
 8001eba:	f7ff fede 	bl	8001c7a <get_color>
 8001ebe:	446e      	add	r6, sp
 8001ec0:	0a03      	lsrs	r3, r0, #8
 8001ec2:	7030      	strb	r0, [r6, #0]
 8001ec4:	0c00      	lsrs	r0, r0, #16
 8001ec6:	70b0      	strb	r0, [r6, #2]
  hachune[2].led[3] = get_color(0x00FF00);
 8001ec8:	20ff      	movs	r0, #255	; 0xff
  hachune[2].led[2] = get_color(0x000000);
 8001eca:	7073      	strb	r3, [r6, #1]
  hachune[2].led[3] = get_color(0x00FF00);
 8001ecc:	252d      	movs	r5, #45	; 0x2d
 8001ece:	0200      	lsls	r0, r0, #8
 8001ed0:	f7ff fed3 	bl	8001c7a <get_color>
 8001ed4:	446d      	add	r5, sp
 8001ed6:	7028      	strb	r0, [r5, #0]
 8001ed8:	0a03      	lsrs	r3, r0, #8
 8001eda:	0c00      	lsrs	r0, r0, #16
 8001edc:	706b      	strb	r3, [r5, #1]
 8001ede:	70a8      	strb	r0, [r5, #2]
	HAL_Delay(500);
 8001ee0:	25fa      	movs	r5, #250	; 0xfa
 8001ee2:	006d      	lsls	r5, r5, #1
	led_hachune(&hachune[0]);
 8001ee4:	0020      	movs	r0, r4
 8001ee6:	f7ff feb9 	bl	8001c5c <led_hachune>
	HAL_Delay(500);
 8001eea:	0028      	movs	r0, r5
 8001eec:	f7fe f9dc 	bl	80002a8 <HAL_Delay>
	led_hachune(&hachune[1]);
 8001ef0:	a806      	add	r0, sp, #24
 8001ef2:	f7ff feb3 	bl	8001c5c <led_hachune>
	HAL_Delay(500);
 8001ef6:	0028      	movs	r0, r5
 8001ef8:	f7fe f9d6 	bl	80002a8 <HAL_Delay>
	led_hachune(&hachune[2]);
 8001efc:	a809      	add	r0, sp, #36	; 0x24
 8001efe:	f7ff fead 	bl	8001c5c <led_hachune>
	HAL_Delay(500);
 8001f02:	0028      	movs	r0, r5
 8001f04:	f7fe f9d0 	bl	80002a8 <HAL_Delay>
	led_hachune(&hachune[1]);
 8001f08:	a806      	add	r0, sp, #24
 8001f0a:	f7ff fea7 	bl	8001c5c <led_hachune>
	HAL_Delay(500);
 8001f0e:	0028      	movs	r0, r5
 8001f10:	f7fe f9ca 	bl	80002a8 <HAL_Delay>
 8001f14:	e7e6      	b.n	8001ee4 <main+0x1bc>
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	20000004 	.word	0x20000004
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	20000094 	.word	0x20000094
 8001f24:	40005400 	.word	0x40005400
 8001f28:	2000090e 	.word	0x2000090e
 8001f2c:	200000e0 	.word	0x200000e0
 8001f30:	40013800 	.word	0x40013800
 8001f34:	0000fa9a 	.word	0x0000fa9a

08001f38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f38:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f3a:	2001      	movs	r0, #1
 8001f3c:	4b11      	ldr	r3, [pc, #68]	; (8001f84 <HAL_MspInit+0x4c>)
 8001f3e:	6999      	ldr	r1, [r3, #24]
 8001f40:	4301      	orrs	r1, r0
 8001f42:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f44:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f46:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f48:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f4a:	4002      	ands	r2, r0
 8001f4c:	9200      	str	r2, [sp, #0]
 8001f4e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f50:	69da      	ldr	r2, [r3, #28]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001f52:	3806      	subs	r0, #6
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f54:	430a      	orrs	r2, r1
 8001f56:	61da      	str	r2, [r3, #28]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001f58:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f5a:	69db      	ldr	r3, [r3, #28]
 8001f5c:	400b      	ands	r3, r1
 8001f5e:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001f60:	0011      	movs	r1, r2
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f62:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001f64:	f7fe f9b0 	bl	80002c8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001f68:	2200      	movs	r2, #0
 8001f6a:	2002      	movs	r0, #2
 8001f6c:	0011      	movs	r1, r2
 8001f6e:	4240      	negs	r0, r0
 8001f70:	f7fe f9aa 	bl	80002c8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001f74:	2200      	movs	r2, #0
 8001f76:	2001      	movs	r0, #1
 8001f78:	0011      	movs	r1, r2
 8001f7a:	4240      	negs	r0, r0
 8001f7c:	f7fe f9a4 	bl	80002c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f80:	bd07      	pop	{r0, r1, r2, pc}
 8001f82:	46c0      	nop			; (mov r8, r8)
 8001f84:	40021000 	.word	0x40021000

08001f88 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f88:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8001f8a:	4b0e      	ldr	r3, [pc, #56]	; (8001fc4 <HAL_I2C_MspInit+0x3c>)
 8001f8c:	6802      	ldr	r2, [r0, #0]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d115      	bne.n	8001fbe <HAL_I2C_MspInit+0x36>
    /**I2C1 GPIO Configuration    
    PF0-OSC_IN     ------> I2C1_SDA
    PF1-OSC_OUT     ------> I2C1_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f92:	2312      	movs	r3, #18
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f94:	2203      	movs	r2, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f96:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f98:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f9a:	3b11      	subs	r3, #17
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f9c:	480a      	ldr	r0, [pc, #40]	; (8001fc8 <HAL_I2C_MspInit+0x40>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f9e:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fa0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fa2:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8001fa4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fa6:	f7fe f9ed 	bl	8000384 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001faa:	2080      	movs	r0, #128	; 0x80
 8001fac:	4a07      	ldr	r2, [pc, #28]	; (8001fcc <HAL_I2C_MspInit+0x44>)
 8001fae:	0380      	lsls	r0, r0, #14
 8001fb0:	69d1      	ldr	r1, [r2, #28]
 8001fb2:	4301      	orrs	r1, r0
 8001fb4:	61d1      	str	r1, [r2, #28]
 8001fb6:	69d3      	ldr	r3, [r2, #28]
 8001fb8:	4003      	ands	r3, r0
 8001fba:	9300      	str	r3, [sp, #0]
 8001fbc:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001fbe:	b007      	add	sp, #28
 8001fc0:	bd00      	pop	{pc}
 8001fc2:	46c0      	nop			; (mov r8, r8)
 8001fc4:	40005400 	.word	0x40005400
 8001fc8:	48001400 	.word	0x48001400
 8001fcc:	40021000 	.word	0x40021000

08001fd0 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fd0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8001fd2:	4b10      	ldr	r3, [pc, #64]	; (8002014 <HAL_UART_MspInit+0x44>)
 8001fd4:	6802      	ldr	r2, [r0, #0]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d119      	bne.n	800200e <HAL_UART_MspInit+0x3e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fda:	2080      	movs	r0, #128	; 0x80
 8001fdc:	4a0e      	ldr	r2, [pc, #56]	; (8002018 <HAL_UART_MspInit+0x48>)
 8001fde:	01c0      	lsls	r0, r0, #7
 8001fe0:	6991      	ldr	r1, [r2, #24]
 8001fe2:	4301      	orrs	r1, r0
 8001fe4:	6191      	str	r1, [r2, #24]
 8001fe6:	6993      	ldr	r3, [r2, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe8:	a901      	add	r1, sp, #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fea:	4003      	ands	r3, r0
 8001fec:	9300      	str	r3, [sp, #0]
 8001fee:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001ff0:	23c0      	movs	r3, #192	; 0xc0
 8001ff2:	00db      	lsls	r3, r3, #3
 8001ff4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffc:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffe:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002000:	3303      	adds	r3, #3
 8002002:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002004:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002006:	3b02      	subs	r3, #2
 8002008:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800200a:	f7fe f9bb 	bl	8000384 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800200e:	b007      	add	sp, #28
 8002010:	bd00      	pop	{pc}
 8002012:	46c0      	nop			; (mov r8, r8)
 8002014:	40013800 	.word	0x40013800
 8002018:	40021000 	.word	0x40021000

0800201c <NMI_Handler>:
 800201c:	4770      	bx	lr

0800201e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800201e:	e7fe      	b.n	800201e <HardFault_Handler>

08002020 <SVC_Handler>:
 8002020:	4770      	bx	lr

08002022 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002022:	4770      	bx	lr

08002024 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002024:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002026:	f7fe f931 	bl	800028c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800202a:	f7fe f9a6 	bl	800037a <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800202e:	bd10      	pop	{r4, pc}

08002030 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end,*min_stack_ptr;

	if (heap_end == 0)
 8002030:	4b0c      	ldr	r3, [pc, #48]	; (8002064 <_sbrk+0x34>)
{
 8002032:	b510      	push	{r4, lr}
	if (heap_end == 0)
 8002034:	6819      	ldr	r1, [r3, #0]
{
 8002036:	0002      	movs	r2, r0
	if (heap_end == 0)
 8002038:	2900      	cmp	r1, #0
 800203a:	d101      	bne.n	8002040 <_sbrk+0x10>
		heap_end = &end;
 800203c:	490a      	ldr	r1, [pc, #40]	; (8002068 <_sbrk+0x38>)
 800203e:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;

#ifdef FreeRTOS
	/* Use the NVIC offset register to locate the main stack pointer. */
	min_stack_ptr = (char*)(*(unsigned int *)*(unsigned int *)0xE000ED08);
 8002040:	490a      	ldr	r1, [pc, #40]	; (800206c <_sbrk+0x3c>)
	prev_heap_end = heap_end;
 8002042:	6818      	ldr	r0, [r3, #0]
	min_stack_ptr = (char*)(*(unsigned int *)*(unsigned int *)0xE000ED08);
 8002044:	6809      	ldr	r1, [r1, #0]
	/* Locate the STACK bottom address */
	min_stack_ptr -= MAX_STACK_SIZE;
 8002046:	4c0a      	ldr	r4, [pc, #40]	; (8002070 <_sbrk+0x40>)
	min_stack_ptr = (char*)(*(unsigned int *)*(unsigned int *)0xE000ED08);
 8002048:	6809      	ldr	r1, [r1, #0]

	if (heap_end + incr > min_stack_ptr)
 800204a:	1882      	adds	r2, r0, r2
	min_stack_ptr -= MAX_STACK_SIZE;
 800204c:	1909      	adds	r1, r1, r4
	if (heap_end + incr > min_stack_ptr)
 800204e:	428a      	cmp	r2, r1
 8002050:	d906      	bls.n	8002060 <_sbrk+0x30>
	if (heap_end + incr > stack_ptr)
#endif
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002052:	f000 f89f 	bl	8002194 <__errno>
 8002056:	230c      	movs	r3, #12
 8002058:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800205a:	2001      	movs	r0, #1
 800205c:	4240      	negs	r0, r0
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 800205e:	bd10      	pop	{r4, pc}
	heap_end += incr;
 8002060:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8002062:	e7fc      	b.n	800205e <_sbrk+0x2e>
 8002064:	20000084 	.word	0x20000084
 8002068:	20000154 	.word	0x20000154
 800206c:	e000ed08 	.word	0xe000ed08
 8002070:	fffffb00 	.word	0xfffffb00

08002074 <_write>:
	_kill(status, -1);
	while (1) {}
}

int _write(int file, char *ptr, int len)
{
 8002074:	b570      	push	{r4, r5, r6, lr}
 8002076:	000e      	movs	r6, r1
 8002078:	0015      	movs	r5, r2
	int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 800207a:	000c      	movs	r4, r1
 800207c:	1ba3      	subs	r3, r4, r6
 800207e:	429d      	cmp	r5, r3
 8002080:	dc01      	bgt.n	8002086 <_write+0x12>
		{
		   __io_putchar( *ptr++ );
		}
	return len;
}
 8002082:	0028      	movs	r0, r5
 8002084:	bd70      	pop	{r4, r5, r6, pc}
		   __io_putchar( *ptr++ );
 8002086:	7820      	ldrb	r0, [r4, #0]
 8002088:	f7ff fe06 	bl	8001c98 <__io_putchar>
 800208c:	3401      	adds	r4, #1
 800208e:	e7f5      	b.n	800207c <_write+0x8>

08002090 <_close>:

int _close(int file)
{
	return -1;
}
 8002090:	2001      	movs	r0, #1
 8002092:	4240      	negs	r0, r0
 8002094:	4770      	bx	lr

08002096 <_fstat>:

int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002096:	2380      	movs	r3, #128	; 0x80
 8002098:	019b      	lsls	r3, r3, #6
	return 0;
}
 800209a:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 800209c:	604b      	str	r3, [r1, #4]
}
 800209e:	4770      	bx	lr

080020a0 <_lseek>:
}

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80020a0:	2000      	movs	r0, #0
 80020a2:	4770      	bx	lr

080020a4 <_read>:

int _read(int file, char *ptr, int len)
{
 80020a4:	b570      	push	{r4, r5, r6, lr}
 80020a6:	000e      	movs	r6, r1
 80020a8:	0015      	movs	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020aa:	000c      	movs	r4, r1
 80020ac:	1ba3      	subs	r3, r4, r6
 80020ae:	429d      	cmp	r5, r3
 80020b0:	dc01      	bgt.n	80020b6 <_read+0x12>
	{
	  *ptr++ = __io_getchar();
	}

   return len;
}
 80020b2:	0028      	movs	r0, r5
 80020b4:	bd70      	pop	{r4, r5, r6, pc}
	  *ptr++ = __io_getchar();
 80020b6:	e000      	b.n	80020ba <_read+0x16>
 80020b8:	bf00      	nop
 80020ba:	7020      	strb	r0, [r4, #0]
 80020bc:	3401      	adds	r4, #1
 80020be:	e7f5      	b.n	80020ac <_read+0x8>

080020c0 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80020c0:	2101      	movs	r1, #1
 80020c2:	4b11      	ldr	r3, [pc, #68]	; (8002108 <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80020c4:	4811      	ldr	r0, [pc, #68]	; (800210c <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80020cc:	685a      	ldr	r2, [r3, #4]
 80020ce:	4002      	ands	r2, r0
 80020d0:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	480e      	ldr	r0, [pc, #56]	; (8002110 <SystemInit+0x50>)
 80020d6:	4002      	ands	r2, r0
 80020d8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	480d      	ldr	r0, [pc, #52]	; (8002114 <SystemInit+0x54>)
 80020de:	4002      	ands	r2, r0
 80020e0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80020e2:	685a      	ldr	r2, [r3, #4]
 80020e4:	480c      	ldr	r0, [pc, #48]	; (8002118 <SystemInit+0x58>)
 80020e6:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80020e8:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80020ea:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80020ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020ee:	4382      	bics	r2, r0
 80020f0:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
#elif defined (STM32F042x6) || defined (STM32F048xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE2CU;
 80020f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020f4:	4809      	ldr	r0, [pc, #36]	; (800211c <SystemInit+0x5c>)
 80020f6:	4002      	ands	r2, r0
 80020f8:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80020fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020fc:	438a      	bics	r2, r1
 80020fe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002100:	2200      	movs	r2, #0
 8002102:	609a      	str	r2, [r3, #8]

}
 8002104:	4770      	bx	lr
 8002106:	46c0      	nop			; (mov r8, r8)
 8002108:	40021000 	.word	0x40021000
 800210c:	08ffb80c 	.word	0x08ffb80c
 8002110:	fef6ffff 	.word	0xfef6ffff
 8002114:	fffbffff 	.word	0xfffbffff
 8002118:	ffc0ffff 	.word	0xffc0ffff
 800211c:	fffffe2c 	.word	0xfffffe2c

08002120 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002120:	4813      	ldr	r0, [pc, #76]	; (8002170 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002122:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8002124:	2004      	movs	r0, #4
    LDR R1, [R0]
 8002126:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8002128:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800212a:	221f      	movs	r2, #31
    CMP R1, R2
 800212c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800212e:	d105      	bne.n	800213c <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8002130:	4810      	ldr	r0, [pc, #64]	; (8002174 <LoopForever+0x6>)
    LDR R1,=0x00000001
 8002132:	2101      	movs	r1, #1
    STR R1, [R0]
 8002134:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8002136:	4810      	ldr	r0, [pc, #64]	; (8002178 <LoopForever+0xa>)
    LDR R1,=0x00000000
 8002138:	2100      	movs	r1, #0
    STR R1, [R0]
 800213a:	6001      	str	r1, [r0, #0]

0800213c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800213c:	480f      	ldr	r0, [pc, #60]	; (800217c <LoopForever+0xe>)
  ldr r1, =_edata
 800213e:	4910      	ldr	r1, [pc, #64]	; (8002180 <LoopForever+0x12>)
  ldr r2, =_sidata
 8002140:	4a10      	ldr	r2, [pc, #64]	; (8002184 <LoopForever+0x16>)
  movs r3, #0
 8002142:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002144:	e002      	b.n	800214c <LoopCopyDataInit>

08002146 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002146:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002148:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800214a:	3304      	adds	r3, #4

0800214c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800214c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800214e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002150:	d3f9      	bcc.n	8002146 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002152:	4a0d      	ldr	r2, [pc, #52]	; (8002188 <LoopForever+0x1a>)
  ldr r4, =_ebss
 8002154:	4c0d      	ldr	r4, [pc, #52]	; (800218c <LoopForever+0x1e>)
  movs r3, #0
 8002156:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002158:	e001      	b.n	800215e <LoopFillZerobss>

0800215a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800215a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800215c:	3204      	adds	r2, #4

0800215e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800215e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002160:	d3fb      	bcc.n	800215a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002162:	f7ff ffad 	bl	80020c0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002166:	f000 f81b 	bl	80021a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800216a:	f7ff fddd 	bl	8001d28 <main>

0800216e <LoopForever>:

LoopForever:
    b LoopForever
 800216e:	e7fe      	b.n	800216e <LoopForever>
  ldr   r0, =_estack
 8002170:	20001800 	.word	0x20001800
    LDR R0,=0x40021018
 8002174:	40021018 	.word	0x40021018
    LDR R0,=0x40010000
 8002178:	40010000 	.word	0x40010000
  ldr r0, =_sdata
 800217c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002180:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002184:	08002a84 	.word	0x08002a84
  ldr r2, =_sbss
 8002188:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800218c:	20000154 	.word	0x20000154

08002190 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002190:	e7fe      	b.n	8002190 <ADC1_IRQHandler>
	...

08002194 <__errno>:
 8002194:	4b01      	ldr	r3, [pc, #4]	; (800219c <__errno+0x8>)
 8002196:	6818      	ldr	r0, [r3, #0]
 8002198:	4770      	bx	lr
 800219a:	46c0      	nop			; (mov r8, r8)
 800219c:	20000004 	.word	0x20000004

080021a0 <__libc_init_array>:
 80021a0:	b570      	push	{r4, r5, r6, lr}
 80021a2:	2600      	movs	r6, #0
 80021a4:	4d0c      	ldr	r5, [pc, #48]	; (80021d8 <__libc_init_array+0x38>)
 80021a6:	4c0d      	ldr	r4, [pc, #52]	; (80021dc <__libc_init_array+0x3c>)
 80021a8:	1b64      	subs	r4, r4, r5
 80021aa:	10a4      	asrs	r4, r4, #2
 80021ac:	42a6      	cmp	r6, r4
 80021ae:	d109      	bne.n	80021c4 <__libc_init_array+0x24>
 80021b0:	2600      	movs	r6, #0
 80021b2:	f000 fc07 	bl	80029c4 <_init>
 80021b6:	4d0a      	ldr	r5, [pc, #40]	; (80021e0 <__libc_init_array+0x40>)
 80021b8:	4c0a      	ldr	r4, [pc, #40]	; (80021e4 <__libc_init_array+0x44>)
 80021ba:	1b64      	subs	r4, r4, r5
 80021bc:	10a4      	asrs	r4, r4, #2
 80021be:	42a6      	cmp	r6, r4
 80021c0:	d105      	bne.n	80021ce <__libc_init_array+0x2e>
 80021c2:	bd70      	pop	{r4, r5, r6, pc}
 80021c4:	00b3      	lsls	r3, r6, #2
 80021c6:	58eb      	ldr	r3, [r5, r3]
 80021c8:	4798      	blx	r3
 80021ca:	3601      	adds	r6, #1
 80021cc:	e7ee      	b.n	80021ac <__libc_init_array+0xc>
 80021ce:	00b3      	lsls	r3, r6, #2
 80021d0:	58eb      	ldr	r3, [r5, r3]
 80021d2:	4798      	blx	r3
 80021d4:	3601      	adds	r6, #1
 80021d6:	e7f2      	b.n	80021be <__libc_init_array+0x1e>
 80021d8:	08002a7c 	.word	0x08002a7c
 80021dc:	08002a7c 	.word	0x08002a7c
 80021e0:	08002a7c 	.word	0x08002a7c
 80021e4:	08002a80 	.word	0x08002a80

080021e8 <memcpy>:
 80021e8:	2300      	movs	r3, #0
 80021ea:	b510      	push	{r4, lr}
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d100      	bne.n	80021f2 <memcpy+0xa>
 80021f0:	bd10      	pop	{r4, pc}
 80021f2:	5ccc      	ldrb	r4, [r1, r3]
 80021f4:	54c4      	strb	r4, [r0, r3]
 80021f6:	3301      	adds	r3, #1
 80021f8:	e7f8      	b.n	80021ec <memcpy+0x4>

080021fa <memset>:
 80021fa:	0003      	movs	r3, r0
 80021fc:	1882      	adds	r2, r0, r2
 80021fe:	4293      	cmp	r3, r2
 8002200:	d100      	bne.n	8002204 <memset+0xa>
 8002202:	4770      	bx	lr
 8002204:	7019      	strb	r1, [r3, #0]
 8002206:	3301      	adds	r3, #1
 8002208:	e7f9      	b.n	80021fe <memset+0x4>

0800220a <setbuf>:
 800220a:	424a      	negs	r2, r1
 800220c:	414a      	adcs	r2, r1
 800220e:	2380      	movs	r3, #128	; 0x80
 8002210:	b510      	push	{r4, lr}
 8002212:	0052      	lsls	r2, r2, #1
 8002214:	00db      	lsls	r3, r3, #3
 8002216:	f000 f801 	bl	800221c <setvbuf>
 800221a:	bd10      	pop	{r4, pc}

0800221c <setvbuf>:
 800221c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800221e:	001d      	movs	r5, r3
 8002220:	4b4f      	ldr	r3, [pc, #316]	; (8002360 <setvbuf+0x144>)
 8002222:	b085      	sub	sp, #20
 8002224:	681e      	ldr	r6, [r3, #0]
 8002226:	0004      	movs	r4, r0
 8002228:	000f      	movs	r7, r1
 800222a:	9200      	str	r2, [sp, #0]
 800222c:	2e00      	cmp	r6, #0
 800222e:	d005      	beq.n	800223c <setvbuf+0x20>
 8002230:	69b3      	ldr	r3, [r6, #24]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d102      	bne.n	800223c <setvbuf+0x20>
 8002236:	0030      	movs	r0, r6
 8002238:	f000 f994 	bl	8002564 <__sinit>
 800223c:	4b49      	ldr	r3, [pc, #292]	; (8002364 <setvbuf+0x148>)
 800223e:	429c      	cmp	r4, r3
 8002240:	d150      	bne.n	80022e4 <setvbuf+0xc8>
 8002242:	6874      	ldr	r4, [r6, #4]
 8002244:	9b00      	ldr	r3, [sp, #0]
 8002246:	2b02      	cmp	r3, #2
 8002248:	d005      	beq.n	8002256 <setvbuf+0x3a>
 800224a:	2b01      	cmp	r3, #1
 800224c:	d900      	bls.n	8002250 <setvbuf+0x34>
 800224e:	e084      	b.n	800235a <setvbuf+0x13e>
 8002250:	2d00      	cmp	r5, #0
 8002252:	da00      	bge.n	8002256 <setvbuf+0x3a>
 8002254:	e081      	b.n	800235a <setvbuf+0x13e>
 8002256:	0021      	movs	r1, r4
 8002258:	0030      	movs	r0, r6
 800225a:	f000 f915 	bl	8002488 <_fflush_r>
 800225e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002260:	2900      	cmp	r1, #0
 8002262:	d008      	beq.n	8002276 <setvbuf+0x5a>
 8002264:	0023      	movs	r3, r4
 8002266:	3344      	adds	r3, #68	; 0x44
 8002268:	4299      	cmp	r1, r3
 800226a:	d002      	beq.n	8002272 <setvbuf+0x56>
 800226c:	0030      	movs	r0, r6
 800226e:	f000 fa41 	bl	80026f4 <_free_r>
 8002272:	2300      	movs	r3, #0
 8002274:	6363      	str	r3, [r4, #52]	; 0x34
 8002276:	2300      	movs	r3, #0
 8002278:	61a3      	str	r3, [r4, #24]
 800227a:	6063      	str	r3, [r4, #4]
 800227c:	89a3      	ldrh	r3, [r4, #12]
 800227e:	061b      	lsls	r3, r3, #24
 8002280:	d503      	bpl.n	800228a <setvbuf+0x6e>
 8002282:	6921      	ldr	r1, [r4, #16]
 8002284:	0030      	movs	r0, r6
 8002286:	f000 fa35 	bl	80026f4 <_free_r>
 800228a:	89a3      	ldrh	r3, [r4, #12]
 800228c:	4a36      	ldr	r2, [pc, #216]	; (8002368 <setvbuf+0x14c>)
 800228e:	4013      	ands	r3, r2
 8002290:	81a3      	strh	r3, [r4, #12]
 8002292:	9b00      	ldr	r3, [sp, #0]
 8002294:	2b02      	cmp	r3, #2
 8002296:	d05a      	beq.n	800234e <setvbuf+0x132>
 8002298:	ab03      	add	r3, sp, #12
 800229a:	aa02      	add	r2, sp, #8
 800229c:	0021      	movs	r1, r4
 800229e:	0030      	movs	r0, r6
 80022a0:	f000 f9f6 	bl	8002690 <__swhatbuf_r>
 80022a4:	89a3      	ldrh	r3, [r4, #12]
 80022a6:	4318      	orrs	r0, r3
 80022a8:	81a0      	strh	r0, [r4, #12]
 80022aa:	2d00      	cmp	r5, #0
 80022ac:	d124      	bne.n	80022f8 <setvbuf+0xdc>
 80022ae:	9d02      	ldr	r5, [sp, #8]
 80022b0:	0028      	movs	r0, r5
 80022b2:	f000 fa15 	bl	80026e0 <malloc>
 80022b6:	9501      	str	r5, [sp, #4]
 80022b8:	1e07      	subs	r7, r0, #0
 80022ba:	d142      	bne.n	8002342 <setvbuf+0x126>
 80022bc:	9b02      	ldr	r3, [sp, #8]
 80022be:	9301      	str	r3, [sp, #4]
 80022c0:	42ab      	cmp	r3, r5
 80022c2:	d139      	bne.n	8002338 <setvbuf+0x11c>
 80022c4:	2001      	movs	r0, #1
 80022c6:	4240      	negs	r0, r0
 80022c8:	2302      	movs	r3, #2
 80022ca:	89a2      	ldrh	r2, [r4, #12]
 80022cc:	4313      	orrs	r3, r2
 80022ce:	81a3      	strh	r3, [r4, #12]
 80022d0:	2300      	movs	r3, #0
 80022d2:	60a3      	str	r3, [r4, #8]
 80022d4:	0023      	movs	r3, r4
 80022d6:	3347      	adds	r3, #71	; 0x47
 80022d8:	6023      	str	r3, [r4, #0]
 80022da:	6123      	str	r3, [r4, #16]
 80022dc:	2301      	movs	r3, #1
 80022de:	6163      	str	r3, [r4, #20]
 80022e0:	b005      	add	sp, #20
 80022e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022e4:	4b21      	ldr	r3, [pc, #132]	; (800236c <setvbuf+0x150>)
 80022e6:	429c      	cmp	r4, r3
 80022e8:	d101      	bne.n	80022ee <setvbuf+0xd2>
 80022ea:	68b4      	ldr	r4, [r6, #8]
 80022ec:	e7aa      	b.n	8002244 <setvbuf+0x28>
 80022ee:	4b20      	ldr	r3, [pc, #128]	; (8002370 <setvbuf+0x154>)
 80022f0:	429c      	cmp	r4, r3
 80022f2:	d1a7      	bne.n	8002244 <setvbuf+0x28>
 80022f4:	68f4      	ldr	r4, [r6, #12]
 80022f6:	e7a5      	b.n	8002244 <setvbuf+0x28>
 80022f8:	2f00      	cmp	r7, #0
 80022fa:	d0d9      	beq.n	80022b0 <setvbuf+0x94>
 80022fc:	69b3      	ldr	r3, [r6, #24]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d102      	bne.n	8002308 <setvbuf+0xec>
 8002302:	0030      	movs	r0, r6
 8002304:	f000 f92e 	bl	8002564 <__sinit>
 8002308:	9b00      	ldr	r3, [sp, #0]
 800230a:	2b01      	cmp	r3, #1
 800230c:	d103      	bne.n	8002316 <setvbuf+0xfa>
 800230e:	89a3      	ldrh	r3, [r4, #12]
 8002310:	9a00      	ldr	r2, [sp, #0]
 8002312:	431a      	orrs	r2, r3
 8002314:	81a2      	strh	r2, [r4, #12]
 8002316:	2008      	movs	r0, #8
 8002318:	89a3      	ldrh	r3, [r4, #12]
 800231a:	6027      	str	r7, [r4, #0]
 800231c:	6127      	str	r7, [r4, #16]
 800231e:	6165      	str	r5, [r4, #20]
 8002320:	4018      	ands	r0, r3
 8002322:	d018      	beq.n	8002356 <setvbuf+0x13a>
 8002324:	2001      	movs	r0, #1
 8002326:	4018      	ands	r0, r3
 8002328:	2300      	movs	r3, #0
 800232a:	4298      	cmp	r0, r3
 800232c:	d011      	beq.n	8002352 <setvbuf+0x136>
 800232e:	426d      	negs	r5, r5
 8002330:	60a3      	str	r3, [r4, #8]
 8002332:	61a5      	str	r5, [r4, #24]
 8002334:	0018      	movs	r0, r3
 8002336:	e7d3      	b.n	80022e0 <setvbuf+0xc4>
 8002338:	9801      	ldr	r0, [sp, #4]
 800233a:	f000 f9d1 	bl	80026e0 <malloc>
 800233e:	1e07      	subs	r7, r0, #0
 8002340:	d0c0      	beq.n	80022c4 <setvbuf+0xa8>
 8002342:	2380      	movs	r3, #128	; 0x80
 8002344:	89a2      	ldrh	r2, [r4, #12]
 8002346:	9d01      	ldr	r5, [sp, #4]
 8002348:	4313      	orrs	r3, r2
 800234a:	81a3      	strh	r3, [r4, #12]
 800234c:	e7d6      	b.n	80022fc <setvbuf+0xe0>
 800234e:	2000      	movs	r0, #0
 8002350:	e7ba      	b.n	80022c8 <setvbuf+0xac>
 8002352:	60a5      	str	r5, [r4, #8]
 8002354:	e7c4      	b.n	80022e0 <setvbuf+0xc4>
 8002356:	60a0      	str	r0, [r4, #8]
 8002358:	e7c2      	b.n	80022e0 <setvbuf+0xc4>
 800235a:	2001      	movs	r0, #1
 800235c:	4240      	negs	r0, r0
 800235e:	e7bf      	b.n	80022e0 <setvbuf+0xc4>
 8002360:	20000004 	.word	0x20000004
 8002364:	08002a3c 	.word	0x08002a3c
 8002368:	fffff35c 	.word	0xfffff35c
 800236c:	08002a5c 	.word	0x08002a5c
 8002370:	08002a1c 	.word	0x08002a1c

08002374 <__sflush_r>:
 8002374:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002376:	898a      	ldrh	r2, [r1, #12]
 8002378:	0005      	movs	r5, r0
 800237a:	000c      	movs	r4, r1
 800237c:	0713      	lsls	r3, r2, #28
 800237e:	d460      	bmi.n	8002442 <__sflush_r+0xce>
 8002380:	684b      	ldr	r3, [r1, #4]
 8002382:	2b00      	cmp	r3, #0
 8002384:	dc04      	bgt.n	8002390 <__sflush_r+0x1c>
 8002386:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002388:	2b00      	cmp	r3, #0
 800238a:	dc01      	bgt.n	8002390 <__sflush_r+0x1c>
 800238c:	2000      	movs	r0, #0
 800238e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002390:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002392:	2f00      	cmp	r7, #0
 8002394:	d0fa      	beq.n	800238c <__sflush_r+0x18>
 8002396:	2300      	movs	r3, #0
 8002398:	682e      	ldr	r6, [r5, #0]
 800239a:	602b      	str	r3, [r5, #0]
 800239c:	2380      	movs	r3, #128	; 0x80
 800239e:	015b      	lsls	r3, r3, #5
 80023a0:	401a      	ands	r2, r3
 80023a2:	d034      	beq.n	800240e <__sflush_r+0x9a>
 80023a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80023a6:	89a3      	ldrh	r3, [r4, #12]
 80023a8:	075b      	lsls	r3, r3, #29
 80023aa:	d506      	bpl.n	80023ba <__sflush_r+0x46>
 80023ac:	6863      	ldr	r3, [r4, #4]
 80023ae:	1ac0      	subs	r0, r0, r3
 80023b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <__sflush_r+0x46>
 80023b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80023b8:	1ac0      	subs	r0, r0, r3
 80023ba:	0002      	movs	r2, r0
 80023bc:	6a21      	ldr	r1, [r4, #32]
 80023be:	2300      	movs	r3, #0
 80023c0:	0028      	movs	r0, r5
 80023c2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80023c4:	47b8      	blx	r7
 80023c6:	89a1      	ldrh	r1, [r4, #12]
 80023c8:	1c43      	adds	r3, r0, #1
 80023ca:	d106      	bne.n	80023da <__sflush_r+0x66>
 80023cc:	682b      	ldr	r3, [r5, #0]
 80023ce:	2b1d      	cmp	r3, #29
 80023d0:	d831      	bhi.n	8002436 <__sflush_r+0xc2>
 80023d2:	4a2c      	ldr	r2, [pc, #176]	; (8002484 <__sflush_r+0x110>)
 80023d4:	40da      	lsrs	r2, r3
 80023d6:	07d3      	lsls	r3, r2, #31
 80023d8:	d52d      	bpl.n	8002436 <__sflush_r+0xc2>
 80023da:	2300      	movs	r3, #0
 80023dc:	6063      	str	r3, [r4, #4]
 80023de:	6923      	ldr	r3, [r4, #16]
 80023e0:	6023      	str	r3, [r4, #0]
 80023e2:	04cb      	lsls	r3, r1, #19
 80023e4:	d505      	bpl.n	80023f2 <__sflush_r+0x7e>
 80023e6:	1c43      	adds	r3, r0, #1
 80023e8:	d102      	bne.n	80023f0 <__sflush_r+0x7c>
 80023ea:	682b      	ldr	r3, [r5, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d100      	bne.n	80023f2 <__sflush_r+0x7e>
 80023f0:	6560      	str	r0, [r4, #84]	; 0x54
 80023f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80023f4:	602e      	str	r6, [r5, #0]
 80023f6:	2900      	cmp	r1, #0
 80023f8:	d0c8      	beq.n	800238c <__sflush_r+0x18>
 80023fa:	0023      	movs	r3, r4
 80023fc:	3344      	adds	r3, #68	; 0x44
 80023fe:	4299      	cmp	r1, r3
 8002400:	d002      	beq.n	8002408 <__sflush_r+0x94>
 8002402:	0028      	movs	r0, r5
 8002404:	f000 f976 	bl	80026f4 <_free_r>
 8002408:	2000      	movs	r0, #0
 800240a:	6360      	str	r0, [r4, #52]	; 0x34
 800240c:	e7bf      	b.n	800238e <__sflush_r+0x1a>
 800240e:	2301      	movs	r3, #1
 8002410:	6a21      	ldr	r1, [r4, #32]
 8002412:	0028      	movs	r0, r5
 8002414:	47b8      	blx	r7
 8002416:	1c43      	adds	r3, r0, #1
 8002418:	d1c5      	bne.n	80023a6 <__sflush_r+0x32>
 800241a:	682b      	ldr	r3, [r5, #0]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d0c2      	beq.n	80023a6 <__sflush_r+0x32>
 8002420:	2b1d      	cmp	r3, #29
 8002422:	d001      	beq.n	8002428 <__sflush_r+0xb4>
 8002424:	2b16      	cmp	r3, #22
 8002426:	d101      	bne.n	800242c <__sflush_r+0xb8>
 8002428:	602e      	str	r6, [r5, #0]
 800242a:	e7af      	b.n	800238c <__sflush_r+0x18>
 800242c:	2340      	movs	r3, #64	; 0x40
 800242e:	89a2      	ldrh	r2, [r4, #12]
 8002430:	4313      	orrs	r3, r2
 8002432:	81a3      	strh	r3, [r4, #12]
 8002434:	e7ab      	b.n	800238e <__sflush_r+0x1a>
 8002436:	2340      	movs	r3, #64	; 0x40
 8002438:	430b      	orrs	r3, r1
 800243a:	2001      	movs	r0, #1
 800243c:	81a3      	strh	r3, [r4, #12]
 800243e:	4240      	negs	r0, r0
 8002440:	e7a5      	b.n	800238e <__sflush_r+0x1a>
 8002442:	690f      	ldr	r7, [r1, #16]
 8002444:	2f00      	cmp	r7, #0
 8002446:	d0a1      	beq.n	800238c <__sflush_r+0x18>
 8002448:	680b      	ldr	r3, [r1, #0]
 800244a:	600f      	str	r7, [r1, #0]
 800244c:	1bdb      	subs	r3, r3, r7
 800244e:	9301      	str	r3, [sp, #4]
 8002450:	2300      	movs	r3, #0
 8002452:	0792      	lsls	r2, r2, #30
 8002454:	d100      	bne.n	8002458 <__sflush_r+0xe4>
 8002456:	694b      	ldr	r3, [r1, #20]
 8002458:	60a3      	str	r3, [r4, #8]
 800245a:	9b01      	ldr	r3, [sp, #4]
 800245c:	2b00      	cmp	r3, #0
 800245e:	dc00      	bgt.n	8002462 <__sflush_r+0xee>
 8002460:	e794      	b.n	800238c <__sflush_r+0x18>
 8002462:	9b01      	ldr	r3, [sp, #4]
 8002464:	003a      	movs	r2, r7
 8002466:	6a21      	ldr	r1, [r4, #32]
 8002468:	0028      	movs	r0, r5
 800246a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800246c:	47b0      	blx	r6
 800246e:	2800      	cmp	r0, #0
 8002470:	dc03      	bgt.n	800247a <__sflush_r+0x106>
 8002472:	2340      	movs	r3, #64	; 0x40
 8002474:	89a2      	ldrh	r2, [r4, #12]
 8002476:	4313      	orrs	r3, r2
 8002478:	e7df      	b.n	800243a <__sflush_r+0xc6>
 800247a:	9b01      	ldr	r3, [sp, #4]
 800247c:	183f      	adds	r7, r7, r0
 800247e:	1a1b      	subs	r3, r3, r0
 8002480:	9301      	str	r3, [sp, #4]
 8002482:	e7ea      	b.n	800245a <__sflush_r+0xe6>
 8002484:	20400001 	.word	0x20400001

08002488 <_fflush_r>:
 8002488:	690b      	ldr	r3, [r1, #16]
 800248a:	b570      	push	{r4, r5, r6, lr}
 800248c:	0005      	movs	r5, r0
 800248e:	000c      	movs	r4, r1
 8002490:	2b00      	cmp	r3, #0
 8002492:	d101      	bne.n	8002498 <_fflush_r+0x10>
 8002494:	2000      	movs	r0, #0
 8002496:	bd70      	pop	{r4, r5, r6, pc}
 8002498:	2800      	cmp	r0, #0
 800249a:	d004      	beq.n	80024a6 <_fflush_r+0x1e>
 800249c:	6983      	ldr	r3, [r0, #24]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <_fflush_r+0x1e>
 80024a2:	f000 f85f 	bl	8002564 <__sinit>
 80024a6:	4b0b      	ldr	r3, [pc, #44]	; (80024d4 <_fflush_r+0x4c>)
 80024a8:	429c      	cmp	r4, r3
 80024aa:	d109      	bne.n	80024c0 <_fflush_r+0x38>
 80024ac:	686c      	ldr	r4, [r5, #4]
 80024ae:	220c      	movs	r2, #12
 80024b0:	5ea3      	ldrsh	r3, [r4, r2]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d0ee      	beq.n	8002494 <_fflush_r+0xc>
 80024b6:	0021      	movs	r1, r4
 80024b8:	0028      	movs	r0, r5
 80024ba:	f7ff ff5b 	bl	8002374 <__sflush_r>
 80024be:	e7ea      	b.n	8002496 <_fflush_r+0xe>
 80024c0:	4b05      	ldr	r3, [pc, #20]	; (80024d8 <_fflush_r+0x50>)
 80024c2:	429c      	cmp	r4, r3
 80024c4:	d101      	bne.n	80024ca <_fflush_r+0x42>
 80024c6:	68ac      	ldr	r4, [r5, #8]
 80024c8:	e7f1      	b.n	80024ae <_fflush_r+0x26>
 80024ca:	4b04      	ldr	r3, [pc, #16]	; (80024dc <_fflush_r+0x54>)
 80024cc:	429c      	cmp	r4, r3
 80024ce:	d1ee      	bne.n	80024ae <_fflush_r+0x26>
 80024d0:	68ec      	ldr	r4, [r5, #12]
 80024d2:	e7ec      	b.n	80024ae <_fflush_r+0x26>
 80024d4:	08002a3c 	.word	0x08002a3c
 80024d8:	08002a5c 	.word	0x08002a5c
 80024dc:	08002a1c 	.word	0x08002a1c

080024e0 <_cleanup_r>:
 80024e0:	b510      	push	{r4, lr}
 80024e2:	4902      	ldr	r1, [pc, #8]	; (80024ec <_cleanup_r+0xc>)
 80024e4:	f000 f8b2 	bl	800264c <_fwalk_reent>
 80024e8:	bd10      	pop	{r4, pc}
 80024ea:	46c0      	nop			; (mov r8, r8)
 80024ec:	08002489 	.word	0x08002489

080024f0 <std.isra.0>:
 80024f0:	2300      	movs	r3, #0
 80024f2:	b510      	push	{r4, lr}
 80024f4:	0004      	movs	r4, r0
 80024f6:	6003      	str	r3, [r0, #0]
 80024f8:	6043      	str	r3, [r0, #4]
 80024fa:	6083      	str	r3, [r0, #8]
 80024fc:	8181      	strh	r1, [r0, #12]
 80024fe:	6643      	str	r3, [r0, #100]	; 0x64
 8002500:	81c2      	strh	r2, [r0, #14]
 8002502:	6103      	str	r3, [r0, #16]
 8002504:	6143      	str	r3, [r0, #20]
 8002506:	6183      	str	r3, [r0, #24]
 8002508:	0019      	movs	r1, r3
 800250a:	2208      	movs	r2, #8
 800250c:	305c      	adds	r0, #92	; 0x5c
 800250e:	f7ff fe74 	bl	80021fa <memset>
 8002512:	4b05      	ldr	r3, [pc, #20]	; (8002528 <std.isra.0+0x38>)
 8002514:	6224      	str	r4, [r4, #32]
 8002516:	6263      	str	r3, [r4, #36]	; 0x24
 8002518:	4b04      	ldr	r3, [pc, #16]	; (800252c <std.isra.0+0x3c>)
 800251a:	62a3      	str	r3, [r4, #40]	; 0x28
 800251c:	4b04      	ldr	r3, [pc, #16]	; (8002530 <std.isra.0+0x40>)
 800251e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002520:	4b04      	ldr	r3, [pc, #16]	; (8002534 <std.isra.0+0x44>)
 8002522:	6323      	str	r3, [r4, #48]	; 0x30
 8002524:	bd10      	pop	{r4, pc}
 8002526:	46c0      	nop			; (mov r8, r8)
 8002528:	08002869 	.word	0x08002869
 800252c:	08002891 	.word	0x08002891
 8002530:	080028c9 	.word	0x080028c9
 8002534:	080028f5 	.word	0x080028f5

08002538 <__sfmoreglue>:
 8002538:	b570      	push	{r4, r5, r6, lr}
 800253a:	2568      	movs	r5, #104	; 0x68
 800253c:	1e4a      	subs	r2, r1, #1
 800253e:	4355      	muls	r5, r2
 8002540:	000e      	movs	r6, r1
 8002542:	0029      	movs	r1, r5
 8002544:	3174      	adds	r1, #116	; 0x74
 8002546:	f000 f91f 	bl	8002788 <_malloc_r>
 800254a:	1e04      	subs	r4, r0, #0
 800254c:	d008      	beq.n	8002560 <__sfmoreglue+0x28>
 800254e:	2100      	movs	r1, #0
 8002550:	002a      	movs	r2, r5
 8002552:	6001      	str	r1, [r0, #0]
 8002554:	6046      	str	r6, [r0, #4]
 8002556:	300c      	adds	r0, #12
 8002558:	60a0      	str	r0, [r4, #8]
 800255a:	3268      	adds	r2, #104	; 0x68
 800255c:	f7ff fe4d 	bl	80021fa <memset>
 8002560:	0020      	movs	r0, r4
 8002562:	bd70      	pop	{r4, r5, r6, pc}

08002564 <__sinit>:
 8002564:	6983      	ldr	r3, [r0, #24]
 8002566:	b513      	push	{r0, r1, r4, lr}
 8002568:	0004      	movs	r4, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d128      	bne.n	80025c0 <__sinit+0x5c>
 800256e:	6483      	str	r3, [r0, #72]	; 0x48
 8002570:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002572:	6503      	str	r3, [r0, #80]	; 0x50
 8002574:	4b13      	ldr	r3, [pc, #76]	; (80025c4 <__sinit+0x60>)
 8002576:	4a14      	ldr	r2, [pc, #80]	; (80025c8 <__sinit+0x64>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6282      	str	r2, [r0, #40]	; 0x28
 800257c:	9301      	str	r3, [sp, #4]
 800257e:	4298      	cmp	r0, r3
 8002580:	d101      	bne.n	8002586 <__sinit+0x22>
 8002582:	2301      	movs	r3, #1
 8002584:	6183      	str	r3, [r0, #24]
 8002586:	0020      	movs	r0, r4
 8002588:	f000 f820 	bl	80025cc <__sfp>
 800258c:	6060      	str	r0, [r4, #4]
 800258e:	0020      	movs	r0, r4
 8002590:	f000 f81c 	bl	80025cc <__sfp>
 8002594:	60a0      	str	r0, [r4, #8]
 8002596:	0020      	movs	r0, r4
 8002598:	f000 f818 	bl	80025cc <__sfp>
 800259c:	2200      	movs	r2, #0
 800259e:	60e0      	str	r0, [r4, #12]
 80025a0:	2104      	movs	r1, #4
 80025a2:	6860      	ldr	r0, [r4, #4]
 80025a4:	f7ff ffa4 	bl	80024f0 <std.isra.0>
 80025a8:	2201      	movs	r2, #1
 80025aa:	2109      	movs	r1, #9
 80025ac:	68a0      	ldr	r0, [r4, #8]
 80025ae:	f7ff ff9f 	bl	80024f0 <std.isra.0>
 80025b2:	2202      	movs	r2, #2
 80025b4:	2112      	movs	r1, #18
 80025b6:	68e0      	ldr	r0, [r4, #12]
 80025b8:	f7ff ff9a 	bl	80024f0 <std.isra.0>
 80025bc:	2301      	movs	r3, #1
 80025be:	61a3      	str	r3, [r4, #24]
 80025c0:	bd13      	pop	{r0, r1, r4, pc}
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	08002a18 	.word	0x08002a18
 80025c8:	080024e1 	.word	0x080024e1

080025cc <__sfp>:
 80025cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025ce:	4b1e      	ldr	r3, [pc, #120]	; (8002648 <__sfp+0x7c>)
 80025d0:	0007      	movs	r7, r0
 80025d2:	681e      	ldr	r6, [r3, #0]
 80025d4:	69b3      	ldr	r3, [r6, #24]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d102      	bne.n	80025e0 <__sfp+0x14>
 80025da:	0030      	movs	r0, r6
 80025dc:	f7ff ffc2 	bl	8002564 <__sinit>
 80025e0:	3648      	adds	r6, #72	; 0x48
 80025e2:	68b4      	ldr	r4, [r6, #8]
 80025e4:	6873      	ldr	r3, [r6, #4]
 80025e6:	3b01      	subs	r3, #1
 80025e8:	d504      	bpl.n	80025f4 <__sfp+0x28>
 80025ea:	6833      	ldr	r3, [r6, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d007      	beq.n	8002600 <__sfp+0x34>
 80025f0:	6836      	ldr	r6, [r6, #0]
 80025f2:	e7f6      	b.n	80025e2 <__sfp+0x16>
 80025f4:	220c      	movs	r2, #12
 80025f6:	5ea5      	ldrsh	r5, [r4, r2]
 80025f8:	2d00      	cmp	r5, #0
 80025fa:	d00d      	beq.n	8002618 <__sfp+0x4c>
 80025fc:	3468      	adds	r4, #104	; 0x68
 80025fe:	e7f2      	b.n	80025e6 <__sfp+0x1a>
 8002600:	2104      	movs	r1, #4
 8002602:	0038      	movs	r0, r7
 8002604:	f7ff ff98 	bl	8002538 <__sfmoreglue>
 8002608:	6030      	str	r0, [r6, #0]
 800260a:	2800      	cmp	r0, #0
 800260c:	d1f0      	bne.n	80025f0 <__sfp+0x24>
 800260e:	230c      	movs	r3, #12
 8002610:	0004      	movs	r4, r0
 8002612:	603b      	str	r3, [r7, #0]
 8002614:	0020      	movs	r0, r4
 8002616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002618:	2301      	movs	r3, #1
 800261a:	0020      	movs	r0, r4
 800261c:	425b      	negs	r3, r3
 800261e:	81e3      	strh	r3, [r4, #14]
 8002620:	3302      	adds	r3, #2
 8002622:	81a3      	strh	r3, [r4, #12]
 8002624:	6665      	str	r5, [r4, #100]	; 0x64
 8002626:	6025      	str	r5, [r4, #0]
 8002628:	60a5      	str	r5, [r4, #8]
 800262a:	6065      	str	r5, [r4, #4]
 800262c:	6125      	str	r5, [r4, #16]
 800262e:	6165      	str	r5, [r4, #20]
 8002630:	61a5      	str	r5, [r4, #24]
 8002632:	2208      	movs	r2, #8
 8002634:	0029      	movs	r1, r5
 8002636:	305c      	adds	r0, #92	; 0x5c
 8002638:	f7ff fddf 	bl	80021fa <memset>
 800263c:	6365      	str	r5, [r4, #52]	; 0x34
 800263e:	63a5      	str	r5, [r4, #56]	; 0x38
 8002640:	64a5      	str	r5, [r4, #72]	; 0x48
 8002642:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002644:	e7e6      	b.n	8002614 <__sfp+0x48>
 8002646:	46c0      	nop			; (mov r8, r8)
 8002648:	08002a18 	.word	0x08002a18

0800264c <_fwalk_reent>:
 800264c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800264e:	0004      	movs	r4, r0
 8002650:	0007      	movs	r7, r0
 8002652:	2600      	movs	r6, #0
 8002654:	9101      	str	r1, [sp, #4]
 8002656:	3448      	adds	r4, #72	; 0x48
 8002658:	2c00      	cmp	r4, #0
 800265a:	d101      	bne.n	8002660 <_fwalk_reent+0x14>
 800265c:	0030      	movs	r0, r6
 800265e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002660:	6863      	ldr	r3, [r4, #4]
 8002662:	68a5      	ldr	r5, [r4, #8]
 8002664:	9300      	str	r3, [sp, #0]
 8002666:	9b00      	ldr	r3, [sp, #0]
 8002668:	3b01      	subs	r3, #1
 800266a:	9300      	str	r3, [sp, #0]
 800266c:	d501      	bpl.n	8002672 <_fwalk_reent+0x26>
 800266e:	6824      	ldr	r4, [r4, #0]
 8002670:	e7f2      	b.n	8002658 <_fwalk_reent+0xc>
 8002672:	89ab      	ldrh	r3, [r5, #12]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d908      	bls.n	800268a <_fwalk_reent+0x3e>
 8002678:	220e      	movs	r2, #14
 800267a:	5eab      	ldrsh	r3, [r5, r2]
 800267c:	3301      	adds	r3, #1
 800267e:	d004      	beq.n	800268a <_fwalk_reent+0x3e>
 8002680:	0029      	movs	r1, r5
 8002682:	0038      	movs	r0, r7
 8002684:	9b01      	ldr	r3, [sp, #4]
 8002686:	4798      	blx	r3
 8002688:	4306      	orrs	r6, r0
 800268a:	3568      	adds	r5, #104	; 0x68
 800268c:	e7eb      	b.n	8002666 <_fwalk_reent+0x1a>
	...

08002690 <__swhatbuf_r>:
 8002690:	b570      	push	{r4, r5, r6, lr}
 8002692:	000e      	movs	r6, r1
 8002694:	001d      	movs	r5, r3
 8002696:	230e      	movs	r3, #14
 8002698:	5ec9      	ldrsh	r1, [r1, r3]
 800269a:	b090      	sub	sp, #64	; 0x40
 800269c:	0014      	movs	r4, r2
 800269e:	2900      	cmp	r1, #0
 80026a0:	da07      	bge.n	80026b2 <__swhatbuf_r+0x22>
 80026a2:	2300      	movs	r3, #0
 80026a4:	602b      	str	r3, [r5, #0]
 80026a6:	89b3      	ldrh	r3, [r6, #12]
 80026a8:	061b      	lsls	r3, r3, #24
 80026aa:	d411      	bmi.n	80026d0 <__swhatbuf_r+0x40>
 80026ac:	2380      	movs	r3, #128	; 0x80
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	e00f      	b.n	80026d2 <__swhatbuf_r+0x42>
 80026b2:	aa01      	add	r2, sp, #4
 80026b4:	f000 f94a 	bl	800294c <_fstat_r>
 80026b8:	2800      	cmp	r0, #0
 80026ba:	dbf2      	blt.n	80026a2 <__swhatbuf_r+0x12>
 80026bc:	22f0      	movs	r2, #240	; 0xf0
 80026be:	9b02      	ldr	r3, [sp, #8]
 80026c0:	0212      	lsls	r2, r2, #8
 80026c2:	4013      	ands	r3, r2
 80026c4:	4a05      	ldr	r2, [pc, #20]	; (80026dc <__swhatbuf_r+0x4c>)
 80026c6:	189b      	adds	r3, r3, r2
 80026c8:	425a      	negs	r2, r3
 80026ca:	4153      	adcs	r3, r2
 80026cc:	602b      	str	r3, [r5, #0]
 80026ce:	e7ed      	b.n	80026ac <__swhatbuf_r+0x1c>
 80026d0:	2340      	movs	r3, #64	; 0x40
 80026d2:	2000      	movs	r0, #0
 80026d4:	6023      	str	r3, [r4, #0]
 80026d6:	b010      	add	sp, #64	; 0x40
 80026d8:	bd70      	pop	{r4, r5, r6, pc}
 80026da:	46c0      	nop			; (mov r8, r8)
 80026dc:	ffffe000 	.word	0xffffe000

080026e0 <malloc>:
 80026e0:	b510      	push	{r4, lr}
 80026e2:	4b03      	ldr	r3, [pc, #12]	; (80026f0 <malloc+0x10>)
 80026e4:	0001      	movs	r1, r0
 80026e6:	6818      	ldr	r0, [r3, #0]
 80026e8:	f000 f84e 	bl	8002788 <_malloc_r>
 80026ec:	bd10      	pop	{r4, pc}
 80026ee:	46c0      	nop			; (mov r8, r8)
 80026f0:	20000004 	.word	0x20000004

080026f4 <_free_r>:
 80026f4:	b570      	push	{r4, r5, r6, lr}
 80026f6:	0005      	movs	r5, r0
 80026f8:	2900      	cmp	r1, #0
 80026fa:	d010      	beq.n	800271e <_free_r+0x2a>
 80026fc:	1f0c      	subs	r4, r1, #4
 80026fe:	6823      	ldr	r3, [r4, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	da00      	bge.n	8002706 <_free_r+0x12>
 8002704:	18e4      	adds	r4, r4, r3
 8002706:	0028      	movs	r0, r5
 8002708:	f000 f946 	bl	8002998 <__malloc_lock>
 800270c:	4a1d      	ldr	r2, [pc, #116]	; (8002784 <_free_r+0x90>)
 800270e:	6813      	ldr	r3, [r2, #0]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d105      	bne.n	8002720 <_free_r+0x2c>
 8002714:	6063      	str	r3, [r4, #4]
 8002716:	6014      	str	r4, [r2, #0]
 8002718:	0028      	movs	r0, r5
 800271a:	f000 f93e 	bl	800299a <__malloc_unlock>
 800271e:	bd70      	pop	{r4, r5, r6, pc}
 8002720:	42a3      	cmp	r3, r4
 8002722:	d909      	bls.n	8002738 <_free_r+0x44>
 8002724:	6821      	ldr	r1, [r4, #0]
 8002726:	1860      	adds	r0, r4, r1
 8002728:	4283      	cmp	r3, r0
 800272a:	d1f3      	bne.n	8002714 <_free_r+0x20>
 800272c:	6818      	ldr	r0, [r3, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	1841      	adds	r1, r0, r1
 8002732:	6021      	str	r1, [r4, #0]
 8002734:	e7ee      	b.n	8002714 <_free_r+0x20>
 8002736:	0013      	movs	r3, r2
 8002738:	685a      	ldr	r2, [r3, #4]
 800273a:	2a00      	cmp	r2, #0
 800273c:	d001      	beq.n	8002742 <_free_r+0x4e>
 800273e:	42a2      	cmp	r2, r4
 8002740:	d9f9      	bls.n	8002736 <_free_r+0x42>
 8002742:	6819      	ldr	r1, [r3, #0]
 8002744:	1858      	adds	r0, r3, r1
 8002746:	42a0      	cmp	r0, r4
 8002748:	d10b      	bne.n	8002762 <_free_r+0x6e>
 800274a:	6820      	ldr	r0, [r4, #0]
 800274c:	1809      	adds	r1, r1, r0
 800274e:	1858      	adds	r0, r3, r1
 8002750:	6019      	str	r1, [r3, #0]
 8002752:	4282      	cmp	r2, r0
 8002754:	d1e0      	bne.n	8002718 <_free_r+0x24>
 8002756:	6810      	ldr	r0, [r2, #0]
 8002758:	6852      	ldr	r2, [r2, #4]
 800275a:	1841      	adds	r1, r0, r1
 800275c:	6019      	str	r1, [r3, #0]
 800275e:	605a      	str	r2, [r3, #4]
 8002760:	e7da      	b.n	8002718 <_free_r+0x24>
 8002762:	42a0      	cmp	r0, r4
 8002764:	d902      	bls.n	800276c <_free_r+0x78>
 8002766:	230c      	movs	r3, #12
 8002768:	602b      	str	r3, [r5, #0]
 800276a:	e7d5      	b.n	8002718 <_free_r+0x24>
 800276c:	6821      	ldr	r1, [r4, #0]
 800276e:	1860      	adds	r0, r4, r1
 8002770:	4282      	cmp	r2, r0
 8002772:	d103      	bne.n	800277c <_free_r+0x88>
 8002774:	6810      	ldr	r0, [r2, #0]
 8002776:	6852      	ldr	r2, [r2, #4]
 8002778:	1841      	adds	r1, r0, r1
 800277a:	6021      	str	r1, [r4, #0]
 800277c:	6062      	str	r2, [r4, #4]
 800277e:	605c      	str	r4, [r3, #4]
 8002780:	e7ca      	b.n	8002718 <_free_r+0x24>
 8002782:	46c0      	nop			; (mov r8, r8)
 8002784:	20000088 	.word	0x20000088

08002788 <_malloc_r>:
 8002788:	2303      	movs	r3, #3
 800278a:	b570      	push	{r4, r5, r6, lr}
 800278c:	1ccd      	adds	r5, r1, #3
 800278e:	439d      	bics	r5, r3
 8002790:	3508      	adds	r5, #8
 8002792:	0006      	movs	r6, r0
 8002794:	2d0c      	cmp	r5, #12
 8002796:	d21e      	bcs.n	80027d6 <_malloc_r+0x4e>
 8002798:	250c      	movs	r5, #12
 800279a:	42a9      	cmp	r1, r5
 800279c:	d81d      	bhi.n	80027da <_malloc_r+0x52>
 800279e:	0030      	movs	r0, r6
 80027a0:	f000 f8fa 	bl	8002998 <__malloc_lock>
 80027a4:	4a25      	ldr	r2, [pc, #148]	; (800283c <_malloc_r+0xb4>)
 80027a6:	6814      	ldr	r4, [r2, #0]
 80027a8:	0021      	movs	r1, r4
 80027aa:	2900      	cmp	r1, #0
 80027ac:	d119      	bne.n	80027e2 <_malloc_r+0x5a>
 80027ae:	4c24      	ldr	r4, [pc, #144]	; (8002840 <_malloc_r+0xb8>)
 80027b0:	6823      	ldr	r3, [r4, #0]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d103      	bne.n	80027be <_malloc_r+0x36>
 80027b6:	0030      	movs	r0, r6
 80027b8:	f000 f844 	bl	8002844 <_sbrk_r>
 80027bc:	6020      	str	r0, [r4, #0]
 80027be:	0029      	movs	r1, r5
 80027c0:	0030      	movs	r0, r6
 80027c2:	f000 f83f 	bl	8002844 <_sbrk_r>
 80027c6:	1c43      	adds	r3, r0, #1
 80027c8:	d12c      	bne.n	8002824 <_malloc_r+0x9c>
 80027ca:	230c      	movs	r3, #12
 80027cc:	0030      	movs	r0, r6
 80027ce:	6033      	str	r3, [r6, #0]
 80027d0:	f000 f8e3 	bl	800299a <__malloc_unlock>
 80027d4:	e003      	b.n	80027de <_malloc_r+0x56>
 80027d6:	2d00      	cmp	r5, #0
 80027d8:	dadf      	bge.n	800279a <_malloc_r+0x12>
 80027da:	230c      	movs	r3, #12
 80027dc:	6033      	str	r3, [r6, #0]
 80027de:	2000      	movs	r0, #0
 80027e0:	bd70      	pop	{r4, r5, r6, pc}
 80027e2:	680b      	ldr	r3, [r1, #0]
 80027e4:	1b5b      	subs	r3, r3, r5
 80027e6:	d41a      	bmi.n	800281e <_malloc_r+0x96>
 80027e8:	2b0b      	cmp	r3, #11
 80027ea:	d903      	bls.n	80027f4 <_malloc_r+0x6c>
 80027ec:	600b      	str	r3, [r1, #0]
 80027ee:	18cc      	adds	r4, r1, r3
 80027f0:	6025      	str	r5, [r4, #0]
 80027f2:	e003      	b.n	80027fc <_malloc_r+0x74>
 80027f4:	428c      	cmp	r4, r1
 80027f6:	d10e      	bne.n	8002816 <_malloc_r+0x8e>
 80027f8:	6863      	ldr	r3, [r4, #4]
 80027fa:	6013      	str	r3, [r2, #0]
 80027fc:	0030      	movs	r0, r6
 80027fe:	f000 f8cc 	bl	800299a <__malloc_unlock>
 8002802:	0020      	movs	r0, r4
 8002804:	2207      	movs	r2, #7
 8002806:	300b      	adds	r0, #11
 8002808:	1d23      	adds	r3, r4, #4
 800280a:	4390      	bics	r0, r2
 800280c:	1ac3      	subs	r3, r0, r3
 800280e:	d0e7      	beq.n	80027e0 <_malloc_r+0x58>
 8002810:	425a      	negs	r2, r3
 8002812:	50e2      	str	r2, [r4, r3]
 8002814:	e7e4      	b.n	80027e0 <_malloc_r+0x58>
 8002816:	684b      	ldr	r3, [r1, #4]
 8002818:	6063      	str	r3, [r4, #4]
 800281a:	000c      	movs	r4, r1
 800281c:	e7ee      	b.n	80027fc <_malloc_r+0x74>
 800281e:	000c      	movs	r4, r1
 8002820:	6849      	ldr	r1, [r1, #4]
 8002822:	e7c2      	b.n	80027aa <_malloc_r+0x22>
 8002824:	2303      	movs	r3, #3
 8002826:	1cc4      	adds	r4, r0, #3
 8002828:	439c      	bics	r4, r3
 800282a:	42a0      	cmp	r0, r4
 800282c:	d0e0      	beq.n	80027f0 <_malloc_r+0x68>
 800282e:	1a21      	subs	r1, r4, r0
 8002830:	0030      	movs	r0, r6
 8002832:	f000 f807 	bl	8002844 <_sbrk_r>
 8002836:	1c43      	adds	r3, r0, #1
 8002838:	d1da      	bne.n	80027f0 <_malloc_r+0x68>
 800283a:	e7c6      	b.n	80027ca <_malloc_r+0x42>
 800283c:	20000088 	.word	0x20000088
 8002840:	2000008c 	.word	0x2000008c

08002844 <_sbrk_r>:
 8002844:	2300      	movs	r3, #0
 8002846:	b570      	push	{r4, r5, r6, lr}
 8002848:	4c06      	ldr	r4, [pc, #24]	; (8002864 <_sbrk_r+0x20>)
 800284a:	0005      	movs	r5, r0
 800284c:	0008      	movs	r0, r1
 800284e:	6023      	str	r3, [r4, #0]
 8002850:	f7ff fbee 	bl	8002030 <_sbrk>
 8002854:	1c43      	adds	r3, r0, #1
 8002856:	d103      	bne.n	8002860 <_sbrk_r+0x1c>
 8002858:	6823      	ldr	r3, [r4, #0]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d000      	beq.n	8002860 <_sbrk_r+0x1c>
 800285e:	602b      	str	r3, [r5, #0]
 8002860:	bd70      	pop	{r4, r5, r6, pc}
 8002862:	46c0      	nop			; (mov r8, r8)
 8002864:	20000150 	.word	0x20000150

08002868 <__sread>:
 8002868:	b570      	push	{r4, r5, r6, lr}
 800286a:	000c      	movs	r4, r1
 800286c:	250e      	movs	r5, #14
 800286e:	5f49      	ldrsh	r1, [r1, r5]
 8002870:	f000 f894 	bl	800299c <_read_r>
 8002874:	2800      	cmp	r0, #0
 8002876:	db03      	blt.n	8002880 <__sread+0x18>
 8002878:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800287a:	181b      	adds	r3, r3, r0
 800287c:	6563      	str	r3, [r4, #84]	; 0x54
 800287e:	bd70      	pop	{r4, r5, r6, pc}
 8002880:	89a3      	ldrh	r3, [r4, #12]
 8002882:	4a02      	ldr	r2, [pc, #8]	; (800288c <__sread+0x24>)
 8002884:	4013      	ands	r3, r2
 8002886:	81a3      	strh	r3, [r4, #12]
 8002888:	e7f9      	b.n	800287e <__sread+0x16>
 800288a:	46c0      	nop			; (mov r8, r8)
 800288c:	ffffefff 	.word	0xffffefff

08002890 <__swrite>:
 8002890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002892:	001f      	movs	r7, r3
 8002894:	898b      	ldrh	r3, [r1, #12]
 8002896:	0005      	movs	r5, r0
 8002898:	000c      	movs	r4, r1
 800289a:	0016      	movs	r6, r2
 800289c:	05db      	lsls	r3, r3, #23
 800289e:	d505      	bpl.n	80028ac <__swrite+0x1c>
 80028a0:	230e      	movs	r3, #14
 80028a2:	5ec9      	ldrsh	r1, [r1, r3]
 80028a4:	2200      	movs	r2, #0
 80028a6:	2302      	movs	r3, #2
 80028a8:	f000 f862 	bl	8002970 <_lseek_r>
 80028ac:	89a3      	ldrh	r3, [r4, #12]
 80028ae:	4a05      	ldr	r2, [pc, #20]	; (80028c4 <__swrite+0x34>)
 80028b0:	0028      	movs	r0, r5
 80028b2:	4013      	ands	r3, r2
 80028b4:	81a3      	strh	r3, [r4, #12]
 80028b6:	0032      	movs	r2, r6
 80028b8:	230e      	movs	r3, #14
 80028ba:	5ee1      	ldrsh	r1, [r4, r3]
 80028bc:	003b      	movs	r3, r7
 80028be:	f000 f81f 	bl	8002900 <_write_r>
 80028c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028c4:	ffffefff 	.word	0xffffefff

080028c8 <__sseek>:
 80028c8:	b570      	push	{r4, r5, r6, lr}
 80028ca:	000c      	movs	r4, r1
 80028cc:	250e      	movs	r5, #14
 80028ce:	5f49      	ldrsh	r1, [r1, r5]
 80028d0:	f000 f84e 	bl	8002970 <_lseek_r>
 80028d4:	89a3      	ldrh	r3, [r4, #12]
 80028d6:	1c42      	adds	r2, r0, #1
 80028d8:	d103      	bne.n	80028e2 <__sseek+0x1a>
 80028da:	4a05      	ldr	r2, [pc, #20]	; (80028f0 <__sseek+0x28>)
 80028dc:	4013      	ands	r3, r2
 80028de:	81a3      	strh	r3, [r4, #12]
 80028e0:	bd70      	pop	{r4, r5, r6, pc}
 80028e2:	2280      	movs	r2, #128	; 0x80
 80028e4:	0152      	lsls	r2, r2, #5
 80028e6:	4313      	orrs	r3, r2
 80028e8:	81a3      	strh	r3, [r4, #12]
 80028ea:	6560      	str	r0, [r4, #84]	; 0x54
 80028ec:	e7f8      	b.n	80028e0 <__sseek+0x18>
 80028ee:	46c0      	nop			; (mov r8, r8)
 80028f0:	ffffefff 	.word	0xffffefff

080028f4 <__sclose>:
 80028f4:	b510      	push	{r4, lr}
 80028f6:	230e      	movs	r3, #14
 80028f8:	5ec9      	ldrsh	r1, [r1, r3]
 80028fa:	f000 f815 	bl	8002928 <_close_r>
 80028fe:	bd10      	pop	{r4, pc}

08002900 <_write_r>:
 8002900:	b570      	push	{r4, r5, r6, lr}
 8002902:	0005      	movs	r5, r0
 8002904:	0008      	movs	r0, r1
 8002906:	0011      	movs	r1, r2
 8002908:	2200      	movs	r2, #0
 800290a:	4c06      	ldr	r4, [pc, #24]	; (8002924 <_write_r+0x24>)
 800290c:	6022      	str	r2, [r4, #0]
 800290e:	001a      	movs	r2, r3
 8002910:	f7ff fbb0 	bl	8002074 <_write>
 8002914:	1c43      	adds	r3, r0, #1
 8002916:	d103      	bne.n	8002920 <_write_r+0x20>
 8002918:	6823      	ldr	r3, [r4, #0]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d000      	beq.n	8002920 <_write_r+0x20>
 800291e:	602b      	str	r3, [r5, #0]
 8002920:	bd70      	pop	{r4, r5, r6, pc}
 8002922:	46c0      	nop			; (mov r8, r8)
 8002924:	20000150 	.word	0x20000150

08002928 <_close_r>:
 8002928:	2300      	movs	r3, #0
 800292a:	b570      	push	{r4, r5, r6, lr}
 800292c:	4c06      	ldr	r4, [pc, #24]	; (8002948 <_close_r+0x20>)
 800292e:	0005      	movs	r5, r0
 8002930:	0008      	movs	r0, r1
 8002932:	6023      	str	r3, [r4, #0]
 8002934:	f7ff fbac 	bl	8002090 <_close>
 8002938:	1c43      	adds	r3, r0, #1
 800293a:	d103      	bne.n	8002944 <_close_r+0x1c>
 800293c:	6823      	ldr	r3, [r4, #0]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d000      	beq.n	8002944 <_close_r+0x1c>
 8002942:	602b      	str	r3, [r5, #0]
 8002944:	bd70      	pop	{r4, r5, r6, pc}
 8002946:	46c0      	nop			; (mov r8, r8)
 8002948:	20000150 	.word	0x20000150

0800294c <_fstat_r>:
 800294c:	2300      	movs	r3, #0
 800294e:	b570      	push	{r4, r5, r6, lr}
 8002950:	4c06      	ldr	r4, [pc, #24]	; (800296c <_fstat_r+0x20>)
 8002952:	0005      	movs	r5, r0
 8002954:	0008      	movs	r0, r1
 8002956:	0011      	movs	r1, r2
 8002958:	6023      	str	r3, [r4, #0]
 800295a:	f7ff fb9c 	bl	8002096 <_fstat>
 800295e:	1c43      	adds	r3, r0, #1
 8002960:	d103      	bne.n	800296a <_fstat_r+0x1e>
 8002962:	6823      	ldr	r3, [r4, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d000      	beq.n	800296a <_fstat_r+0x1e>
 8002968:	602b      	str	r3, [r5, #0]
 800296a:	bd70      	pop	{r4, r5, r6, pc}
 800296c:	20000150 	.word	0x20000150

08002970 <_lseek_r>:
 8002970:	b570      	push	{r4, r5, r6, lr}
 8002972:	0005      	movs	r5, r0
 8002974:	0008      	movs	r0, r1
 8002976:	0011      	movs	r1, r2
 8002978:	2200      	movs	r2, #0
 800297a:	4c06      	ldr	r4, [pc, #24]	; (8002994 <_lseek_r+0x24>)
 800297c:	6022      	str	r2, [r4, #0]
 800297e:	001a      	movs	r2, r3
 8002980:	f7ff fb8e 	bl	80020a0 <_lseek>
 8002984:	1c43      	adds	r3, r0, #1
 8002986:	d103      	bne.n	8002990 <_lseek_r+0x20>
 8002988:	6823      	ldr	r3, [r4, #0]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d000      	beq.n	8002990 <_lseek_r+0x20>
 800298e:	602b      	str	r3, [r5, #0]
 8002990:	bd70      	pop	{r4, r5, r6, pc}
 8002992:	46c0      	nop			; (mov r8, r8)
 8002994:	20000150 	.word	0x20000150

08002998 <__malloc_lock>:
 8002998:	4770      	bx	lr

0800299a <__malloc_unlock>:
 800299a:	4770      	bx	lr

0800299c <_read_r>:
 800299c:	b570      	push	{r4, r5, r6, lr}
 800299e:	0005      	movs	r5, r0
 80029a0:	0008      	movs	r0, r1
 80029a2:	0011      	movs	r1, r2
 80029a4:	2200      	movs	r2, #0
 80029a6:	4c06      	ldr	r4, [pc, #24]	; (80029c0 <_read_r+0x24>)
 80029a8:	6022      	str	r2, [r4, #0]
 80029aa:	001a      	movs	r2, r3
 80029ac:	f7ff fb7a 	bl	80020a4 <_read>
 80029b0:	1c43      	adds	r3, r0, #1
 80029b2:	d103      	bne.n	80029bc <_read_r+0x20>
 80029b4:	6823      	ldr	r3, [r4, #0]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d000      	beq.n	80029bc <_read_r+0x20>
 80029ba:	602b      	str	r3, [r5, #0]
 80029bc:	bd70      	pop	{r4, r5, r6, pc}
 80029be:	46c0      	nop			; (mov r8, r8)
 80029c0:	20000150 	.word	0x20000150

080029c4 <_init>:
 80029c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029c6:	46c0      	nop			; (mov r8, r8)
 80029c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029ca:	bc08      	pop	{r3}
 80029cc:	469e      	mov	lr, r3
 80029ce:	4770      	bx	lr

080029d0 <_fini>:
 80029d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029d2:	46c0      	nop			; (mov r8, r8)
 80029d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029d6:	bc08      	pop	{r3}
 80029d8:	469e      	mov	lr, r3
 80029da:	4770      	bx	lr
