//full butterfly stage edge metric module
module full_stage_edge_top(CLK,r3,r4,edge_00,edge_11,edge_000,edge_011,edge_100,edge_111,temp_c0, temp_c1);
input CLK;
input[7:0] r3; input[7:0] r4;
input[7:0] edge_00; input[7:0] edge_11;
output[7:0] edge_000; output[7:0] edge_011; output[7:0] edge_100; output[7:0] edge_111;
output[7:0] temp_c0; output[7:0] temp_c1;

reg[7:0] m1; 
reg[7:0] m2;

always@(posedge CLK)
//calculating edge metrics
m1 <= r1;
m2 <= r2;
m1[7] <= ~m1[7]; //bit flip, able to flip the sign of our created data structure without performing a FLOP.
m2[7] <= ~m2[7]; //bit flip, now just need to do bit shift.
m1 <= m1<<1; //bit shift by one is equal to multiply by 2 without performing an actual FLOP, now we have -2m metric
m2 <= m2<<1;
end
endmodule
