{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1486411063876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1486411063876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  6 11:57:43 2017 " "Processing started: Mon Feb  6 11:57:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1486411063876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1486411063876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off varint_encoder -c varint_encoder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off varint_encoder -c varint_encoder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1486411063877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1486411064293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1486411064294 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "/home/mladmon/workspace/firework/varint_encoder/in_fifo/ " "Previously generated files were detected in the Qsys file generation directory (\"/home/mladmon/workspace/firework/varint_encoder/in_fifo/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1486411073699 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "/home/mladmon/workspace/firework/varint_encoder/in_fifo.qsys " "Skipped generation of the Qsys file \"/home/mladmon/workspace/firework/varint_encoder/in_fifo.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1486411073699 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "/home/mladmon/workspace/firework/varint_encoder/out_fifo/ " "Previously generated files were detected in the Qsys file generation directory (\"/home/mladmon/workspace/firework/varint_encoder/out_fifo/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1486411073700 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "/home/mladmon/workspace/firework/varint_encoder/out_fifo.qsys " "Skipped generation of the Qsys file \"/home/mladmon/workspace/firework/varint_encoder/out_fifo.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1486411073701 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \")\" varint_encoder_top.v(6) " "Verilog HDL syntax error at varint_encoder_top.v(6) near text: \"input\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "varint_encoder_top.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/varint_encoder_top.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1486411073715 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction varint_encoder_top.v(36) " "Verilog HDL syntax error at varint_encoder_top.v(36) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "varint_encoder_top.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/varint_encoder_top.v" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1486411073715 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "varint_encoder_top.v(97) " "Verilog HDL Module Instantiation warning at varint_encoder_top.v(97): ignored dangling comma in List of Port Connections" {  } { { "varint_encoder_top.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/varint_encoder_top.v" 97 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1486411073715 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "varint_encoder_top.v(109) " "Verilog HDL Module Instantiation warning at varint_encoder_top.v(109): ignored dangling comma in List of Port Connections" {  } { { "varint_encoder_top.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/varint_encoder_top.v" 109 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1486411073715 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "varint_encoder_top.v(126) " "Verilog HDL Module Instantiation warning at varint_encoder_top.v(126): ignored dangling comma in List of Port Connections" {  } { { "varint_encoder_top.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/varint_encoder_top.v" 126 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1486411073715 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "varint_encoder_top varint_encoder_top.v(1) " "Ignored design unit \"varint_encoder_top\" at varint_encoder_top.v(1) due to previous errors" {  } { { "varint_encoder_top.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/varint_encoder_top.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1486411073715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_encoder_top.v 0 0 " "Found 0 design units, including 0 entities, in source file varint_encoder_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1486411073716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fifo/synth/in_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file in_fifo/synth/in_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_fifo " "Found entity 1: in_fifo" {  } { { "in_fifo/synth/in_fifo.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/in_fifo/synth/in_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486411073718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1486411073718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fifo/synth/in_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file in_fifo/synth/in_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_fifo_cfg:config " "Found design unit 1: in_fifo_cfg:config" {  } { { "in_fifo/synth/in_fifo_cfg.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/in_fifo/synth/in_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486411073719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1486411073719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fifo/fifo_160/synth/in_fifo_fifo_160_2524una.v 1 1 " "Found 1 design units, including 1 entities, in source file in_fifo/fifo_160/synth/in_fifo_fifo_160_2524una.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_fifo_fifo_160_2524una " "Found entity 1: in_fifo_fifo_160_2524una" {  } { { "in_fifo/fifo_160/synth/in_fifo_fifo_160_2524una.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/in_fifo/fifo_160/synth/in_fifo_fifo_160_2524una.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486411073720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1486411073720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo/synth/out_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file out_fifo/synth/out_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_fifo " "Found entity 1: out_fifo" {  } { { "out_fifo/synth/out_fifo.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/out_fifo/synth/out_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486411073720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1486411073720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo/synth/out_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file out_fifo/synth/out_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_fifo_cfg:config " "Found design unit 1: out_fifo_cfg:config" {  } { { "out_fifo/synth/out_fifo_cfg.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/out_fifo/synth/out_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486411073721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1486411073721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo/fifo_160/synth/out_fifo_fifo_160_sbgry4a.v 1 1 " "Found 1 design units, including 1 entities, in source file out_fifo/fifo_160/synth/out_fifo_fifo_160_sbgry4a.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_fifo_fifo_160_sbgry4a " "Found entity 1: out_fifo_fifo_160_sbgry4a" {  } { { "out_fifo/fifo_160/synth/out_fifo_fifo_160_sbgry4a.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/out_fifo/fifo_160/synth/out_fifo_fifo_160_sbgry4a.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486411073722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1486411073722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486411073722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1486411073722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486411073723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1486411073723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender_8to32.v 1 1 " "Found 1 design units, including 1 entities, in source file extender_8to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 extender_8to32 " "Found entity 1: extender_8to32" {  } { { "extender_8to32.v" "" { Text "/home/mladmon/workspace/firework/varint_encoder/extender_8to32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486411073723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1486411073723 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1601 " "Peak virtual memory: 1601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1486411073744 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb  6 11:57:53 2017 " "Processing ended: Mon Feb  6 11:57:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1486411073744 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1486411073744 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1486411073744 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1486411073744 ""}
