// Seed: 1802284878
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    inout wor id_1,
    input wor id_2,
    output wand id_3,
    output wire id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    input tri id_8,
    output uwire id_9,
    input tri0 id_10,
    input wor id_11,
    input tri1 id_12,
    input supply1 id_13,
    output uwire id_14,
    input wor id_15,
    output wire id_16,
    input wor id_17,
    output wire id_18,
    input tri id_19
    , id_54,
    input tri0 id_20,
    input tri id_21,
    output uwire id_22,
    input tri1 id_23,
    input supply1 id_24,
    input tri0 id_25,
    output wor id_26,
    output wire id_27,
    output wand id_28,
    input tri0 id_29,
    output wand id_30,
    input tri0 id_31,
    input uwire id_32,
    input tri id_33,
    input wor id_34,
    output supply1 id_35,
    output tri id_36,
    output tri id_37,
    input supply1 id_38,
    input supply0 id_39,
    output wand id_40,
    output supply1 id_41,
    output wor id_42,
    input supply1 id_43,
    input tri0 id_44,
    output wor id_45,
    input tri0 id_46,
    input wire id_47,
    input wire id_48,
    input wire id_49,
    input wire id_50,
    output tri0 id_51,
    input supply0 id_52
);
  wire id_55;
  module_0(
      id_55, id_54, id_55, id_54, id_54, id_54, id_54, id_55, id_55, id_55, id_55
  );
  assign id_18 = 1'd0;
  assign id_36 = id_21;
endmodule
