.section .text
.global _start
.global ucode_checker
.global ucode_counter
.global ucode_fib

_start:
la sp, _machine_stack; # Set the machine stack
call setup_processes;

# Setup the sp register and set mepc based on return values from setup_processes

csrw mepc, a0;
mv sp, a1;

# Setup csr registers for timer interrupts(mtimecmp), trap handling and returning to user mode (mtvec, mstatus, mie)

la t6, mtrap_handler;
csrw mtvec, t6;
li t6, 0x1800;
csrc mstatus, t6;
li t6, 0x80;
csrs mie, t6;
li t6, 0x2004000;
li t5, 0x100;
sd t5, 0(t6);
mret;

increment_timer:
# Increment the mtimecmp value by 0x100 to trigger the next interrupt after some time
li t2, 0x2004000;
ld t3, 0(t2);
addi t3, t3, 0x100;
sd t3, 0(t2);
ret;

.align 4
mtrap_handler:
# Saving the user mode context in the user stack
sd x1, 0(sp); # Save ra
# x2 skipped as stack pointer will be saved in scheduler in process table
sd x3, 16(sp); # Save gp
sd x4, 24(sp); # Save tp
sd x5, 32(sp); # Save t0
sd x6, 40(sp); # Save t1
sd x7, 48(sp); # Save t2
sd x8, 56(sp); # Save t3
sd x9, 64(sp); # Save t4
sd x10, 72(sp); # Save t5
sd x11, 80(sp); # Save t6
sd x12, 88(sp); # Save t7
sd x13, 96(sp); # Save s0
sd x14, 104(sp); # Save s1
sd x15, 112(sp); # Save s2
sd x16, 120(sp); # Save s3
sd x17, 128(sp); # Save s4
sd x18, 136(sp); # Save s5
sd x19, 144(sp); # Save s6
sd x20, 152(sp); # Save s7
sd x21, 160(sp); # Save s8
sd x22, 168(sp); # Save s9
sd x23, 176(sp); # Save s10
sd x24, 184(sp); # Save s11
sd x25, 192(sp); # Save t3
sd x26, 200(sp); # Save t4
sd x27, 208(sp); # Save t5
sd x28, 216(sp); # Save t6
sd x29, 224(sp); # Save t7
sd x30, 232(sp); # Save s0
sd x31, 240(sp); # Save s1

# Increment the mtimecmp value to trigger next interrupt
call increment_timer;

# Provide arguments to switch_processes
csrr a0, mepc;
mv a1, sp;
la sp, _machine_stack;
call switch_processes;

# Set up the sp register and mepc of next process based on return values from switch_processes
csrw mepc, a0;
mv sp, a1;

ld x1, 0(sp); # Restore ra
ld x3, 16(sp); # Restore gp
ld x4, 24(sp); # Restore tp
ld x5, 32(sp); # Restore t0
ld x6, 40(sp); # Restore t1
ld x7, 48(sp); # Restore t2
ld x8, 56(sp); # Restore t3
ld x9, 64(sp); # Restore t4
ld x10, 72(sp); # Restore t5
ld x11, 80(sp); # Restore t6
ld x12, 88(sp); # Restore t7
ld x13, 96(sp); # Restore s0
ld x14, 104(sp); # Restore s1
ld x15, 112(sp); # Restore s2
ld x16, 120(sp); # Restore s3
ld x17, 128(sp); # Restore s4
ld x18, 136(sp); # Restore s5
ld x19, 144(sp); # Restore s6
ld x20, 152(sp); # Restore s7
ld x21, 160(sp); # Restore s8
ld x22, 168(sp); # Restore s9
ld x23, 176(sp); # Restore s10
ld x24, 184(sp); # Restore s11
ld x25, 192(sp); # Restore t3
ld x26, 200(sp); # Restore t4
ld x27, 208(sp); # Restore t5
ld x28, 216(sp); # Restore t6
ld x29, 224(sp); # Restore t7
ld x30, 232(sp); # Restore s0
ld x31, 240(sp); # Restore s1
mret;

.align 4
ucode_checker:
li s11, 11;
li s10, 11;
li s9, 11;
li s8, 11;
li s7, 11;
li s6, 11;
li s5, 11;
li s4, 11;
li s3, 11;
li s2, 11;
li s1, 11;
li t6, 11;
li t5, 11;
li t4, 11;
li t3, 11;
li t2, 11;
li t1, 11;
li t0, 11;
li a7, 11;
li a6, 11;
li a5, 11;
li a4, 11;
li a3, 11;
li a2, 11;
li a1, 11;
li a0, 11;
checker_loop:
bne s11, s10, set_flag;
bne s10, s9, set_flag;
bne s9, s8, set_flag;
bne s8, s7, set_flag;
bne s7, s6, set_flag;
bne s6, s5, set_flag;
bne s5, s4, set_flag;
bne s4, s3, set_flag;
bne s3, s2, set_flag;
bne s2, s1, set_flag;
bne s1, t6, set_flag;
bne t6, t5, set_flag;
bne t5, t4, set_flag;
bne t4, t3, set_flag;
bne t3, t2, set_flag;
bne t2, t1, set_flag;
bne t1, t0, set_flag;
bne t0, a7, set_flag;
bne a7, a6, set_flag;
bne a6, a5, set_flag;
bne a5, a4, set_flag;
bne a4, a3, set_flag;
bne a3, a2, set_flag;
bne a2, a1, set_flag;
bne a1, a0, set_flag;
bne a0, s11, set_flag;
j checker_loop;
set_flag:
la t2, flag_var;
li t3, 1;
sw t3, 0(t2); # Set flag_var to 1
j ucode_checker;

ucode_counter:
la t4, count_var;
lw t5, 0(t4);
addi t5, t5, 1;
sw t5, 0(t4);
j ucode_counter;

ucode_fib:
li a0, 11;
call fibonacci_helper;
j ucode_fib;

.section .bss
.align 16                # RISC-V stack should be 16-byte aligned
_stack_low:
    .space 4096          # Reserve 4KB for the stack
_stack_top:
    .space 4096          # Reserve another 4KB for the machine stack
_machine_stack:

.align 4
.global count_var
count_var: .word 0
flag_var: .word 0
.align 4
.global fib_array
fib_array: .word 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0

.align 6
.global process_table
process_table:  
    .space 2048         # Reserve space for 4 process control blocks
.global current_process
current_process:
    .word 0             # Initialize current_process to 0
    