PPA Report for parity_gen_check.v (Module: parity_gen_check)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 0
IO Count: 11
Cell Count: 32

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 5.090 ns

POWER METRICS:
-------------
Total Power Consumption: 1.891 W
