// Seed: 3190211589
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    output wand id_2,
    output tri0 id_3,
    input wire id_4,
    output wire id_5,
    output wire id_6,
    output wire id_7
);
  wire id_9, id_10;
  wire id_11, id_12;
  assign id_3 = id_4;
endmodule
module module_1 (
    input logic id_0,
    input supply0 id_1,
    input wand id_2,
    input wor id_3,
    output supply1 id_4
);
  wire id_6;
  uwire id_7, id_8;
  uwire id_9 = (1);
  module_0(
      id_4, id_1, id_4, id_8, id_3, id_4, id_7, id_7
  );
  reg id_10, id_11, id_12;
  assign id_8 = id_1;
  always_latch id_11 <= id_0;
  supply0 id_13 = (1);
endmodule
