<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.3 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
XUPV5system.ucf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2011-10-03, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr_0&quot; TO TIMEGRP        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLK_125 = PERIOD &quot;clk_125_eth&quot; 7900 ps HIGH 50 %;" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>172889</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3886</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.826</twMinPer></twConstHead><twPathRptBanner iPaths="171" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_45 (SLICE_X81Y40.D1), 171 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.074</twSlack><twSrc BELType="FF">E2M/EC/rx_command_counter_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_45</twDest><twTotPathDel>7.704</twTotPathDel><twClkSkew dest = "1.344" src = "1.384">0.040</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_command_counter_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_45</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X90Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;1&gt;</twComp><twBEL>E2M/EC/rx_command_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N188</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N610</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N610</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N661</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;45&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;45&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;45&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;45&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_45</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>6.756</twRouteDel><twTotDel>7.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.161</twSlack><twSrc BELType="FF">E2M/EC/rx_state_2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_45</twDest><twTotPathDel>7.651</twTotPathDel><twClkSkew dest = "1.344" src = "1.350">0.006</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_state_2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_45</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X87Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X87Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_state&lt;3&gt;</twComp><twBEL>E2M/EC/rx_state_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>E2M/EC/rx_state&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N124</twComp><twBEL>E2M/EC/tx_header_counter_mux0000&lt;3&gt;112</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.998</twDelInfo><twComp>E2M/EC/N124</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N2371</twComp><twBEL>E2M/EC/tx_packet_payload_64_mux0000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>E2M/EC/N2371</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N395</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">2.011</twDelInfo><twComp>E2M/EC/N395</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;45&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;45&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;45&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;45&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_45</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>6.797</twRouteDel><twTotDel>7.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.204</twSlack><twSrc BELType="FF">E2M/EC/rx_state_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_45</twDest><twTotPathDel>7.608</twTotPathDel><twClkSkew dest = "1.344" src = "1.350">0.006</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_state_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_45</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X87Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X87Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_state&lt;3&gt;</twComp><twBEL>E2M/EC/rx_state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">2.306</twDelInfo><twComp>E2M/EC/rx_state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N188</twComp><twBEL>E2M/EC/rx_state_cmp_eq00301</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0030</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N188</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N610</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N610</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N661</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;45&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;45&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;45&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;45&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_45</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>6.660</twRouteDel><twTotDel>7.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="174" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_10 (SLICE_X84Y35.B3), 174 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.116</twSlack><twSrc BELType="FF">E2M/EC/rx_command_counter_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_10</twDest><twTotPathDel>7.732</twTotPathDel><twClkSkew dest = "1.414" src = "1.384">-0.030</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_command_counter_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X90Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;1&gt;</twComp><twBEL>E2M/EC/rx_command_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N188</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N610</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N610</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N661</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N763</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;10&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>N763</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;10&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_10</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>6.809</twRouteDel><twTotDel>7.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">E2M/EC/rx_state_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_10</twDest><twTotPathDel>7.636</twTotPathDel><twClkSkew dest = "1.414" src = "1.350">-0.064</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_state_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X87Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X87Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_state&lt;3&gt;</twComp><twBEL>E2M/EC/rx_state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">2.306</twDelInfo><twComp>E2M/EC/rx_state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N188</twComp><twBEL>E2M/EC/rx_state_cmp_eq00301</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0030</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N188</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N610</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N610</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N661</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N763</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;10&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>N763</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;10&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_10</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>6.713</twRouteDel><twTotDel>7.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.253</twSlack><twSrc BELType="FF">E2M/EC/rx_command_counter_2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_10</twDest><twTotPathDel>7.626</twTotPathDel><twClkSkew dest = "1.414" src = "1.353">-0.061</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_command_counter_2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X91Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;2&gt;</twComp><twBEL>E2M/EC/rx_command_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y61.D4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N188</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N610</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N610</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N661</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N763</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;10&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>N763</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;10&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_10</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>6.703</twRouteDel><twTotDel>7.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="174" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_25 (SLICE_X79Y34.D1), 174 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">E2M/EC/rx_command_counter_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_25</twDest><twTotPathDel>7.675</twTotPathDel><twClkSkew dest = "1.395" src = "1.384">-0.011</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_command_counter_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_25</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X90Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;1&gt;</twComp><twBEL>E2M/EC/rx_command_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N188</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N610</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N610</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N661</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;16&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>N715</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;25&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_25</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>6.727</twRouteDel><twTotDel>7.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.284</twSlack><twSrc BELType="FF">E2M/EC/rx_state_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_25</twDest><twTotPathDel>7.579</twTotPathDel><twClkSkew dest = "1.395" src = "1.350">-0.045</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_state_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_25</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X87Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X87Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_state&lt;3&gt;</twComp><twBEL>E2M/EC/rx_state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">2.306</twDelInfo><twComp>E2M/EC/rx_state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N188</twComp><twBEL>E2M/EC/rx_state_cmp_eq00301</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0030</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N188</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N610</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N610</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N661</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;16&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>N715</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;25&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_25</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>6.631</twRouteDel><twTotDel>7.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.291</twSlack><twSrc BELType="FF">E2M/EC/rx_command_counter_2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_25</twDest><twTotPathDel>7.569</twTotPathDel><twClkSkew dest = "1.395" src = "1.353">-0.042</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_command_counter_2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_25</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X91Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;2&gt;</twComp><twBEL>E2M/EC/rx_command_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y61.D4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N188</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N610</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N610</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N661</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;16&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>N715</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;25&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_25</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>6.621</twRouteDel><twTotDel>7.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL14), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">E2M/EC/ethToFifoData_14</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>0.564</twTotPathDel><twClkSkew dest = "1.521" src = "1.276">-0.245</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/ethToFifoData_14</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X89Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/ethToFifoData&lt;15&gt;</twComp><twBEL>E2M/EC/ethToFifoData_14</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIADIL14</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.436</twDelInfo><twComp>E2M/EC/ethToFifoData&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.436</twRouteDel><twTotDel>0.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL12), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">E2M/EC/ethToFifoData_12</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>0.574</twTotPathDel><twClkSkew dest = "1.521" src = "1.276">-0.245</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/ethToFifoData_12</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X89Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/ethToFifoData&lt;15&gt;</twComp><twBEL>E2M/EC/ethToFifoData_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIADIL12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.446</twDelInfo><twComp>E2M/EC/ethToFifoData&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>0.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL2), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.358</twSlack><twSrc BELType="FF">E2M/EC/ethToFifoAddress_2</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>0.605</twTotPathDel><twClkSkew dest = "1.521" src = "1.274">-0.247</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/ethToFifoAddress_2</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X88Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/EC/ethToFifoAddress&lt;3&gt;</twComp><twBEL>E2M/EC/ethToFifoAddress_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIBDIL2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.458</twDelInfo><twComp>E2M/EC/ethToFifoAddress&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.458</twRouteDel><twTotDel>0.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="7.900" constraintValue="3.950" deviceLimit="1.200" physResource="GMII_GTX_CLK_0_OBUF/SR" logResource="E2M/emac_ll/v5_emac_block_inst/gmii0/gmii_tx_clk_oddr/SR" locationPin="OLOGIC_X1Y211.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/><twPinLimit anchorID="33" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="7.900" constraintValue="3.950" deviceLimit="1.200" physResource="E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN/SR" logResource="E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN/SR" locationPin="OLOGIC_X2Y48.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="7.900" constraintValue="3.950" deviceLimit="1.200" physResource="E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER/SR" logResource="E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER/SR" locationPin="OLOGIC_X2Y49.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK_200 = PERIOD &quot;clk_200&quot; 4900 ps HIGH 50 %;" ScopeName="">TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.054</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X56Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.061</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X56Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X56Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twSrcClk><twPathDel><twSite>SLICE_X56Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINLOWPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;12&gt;/SR" logResource="E2M/delayCtrl0Reset_12/SR" locationPin="SLICE_X74Y67.SR" clockNet="E2M/hardResetClockLockLow_inv"/><twPinLimit anchorID="42" type="MINHIGHPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;12&gt;/SR" logResource="E2M/delayCtrl0Reset_12/SR" locationPin="SLICE_X74Y67.SR" clockNet="E2M/hardResetClockLockLow_inv"/><twPinLimit anchorID="43" type="MINLOWPULSE" name="Trpw" slack="3.854" period="4.900" constraintValue="2.450" deviceLimit="0.523" physResource="E2M/delayCtrl0Reset&lt;3&gt;/SR" logResource="E2M/delayCtrl0Reset_0/SR" locationPin="SLICE_X56Y65.SR" clockNet="E2M/hardResetClockLockLow_inv"/></twPinLimitRpt></twConst><twConst anchorID="44" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLK_USER_INTERFACE = PERIOD &quot;clk_user_interface&quot; 5888 ps HIGH 50 %;" ScopeName="">TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twConstName><twItemCnt>1794</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>407</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.727</twMinPer></twConstHead><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/inputMemoryReadAdd_3 (SLICE_X36Y54.D1), 22 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.161</twSlack><twSrc BELType="FF">tm/inputMemoryReadAdd_15</twSrc><twDest BELType="FF">tm/inputMemoryReadAdd_3</twDest><twTotPathDel>4.630</twTotPathDel><twClkSkew dest = "0.135" src = "0.154">0.019</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/inputMemoryReadAdd_15</twSrc><twDest BELType='FF'>tm/inputMemoryReadAdd_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X36Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;16&gt;</twComp><twBEL>tm/inputMemoryReadAdd_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y57.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;16&gt;</twComp><twBEL>tm/currState_cmp_eq000439</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>tm/currState_cmp_eq000439</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq000464</twComp><twBEL>tm/currState_cmp_eq000484</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>tm/currState_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;9&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>tm/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;3&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;13&gt;1</twBEL><twBEL>tm/inputMemoryReadAdd_3</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>3.867</twRouteDel><twTotDel>4.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.298</twSlack><twSrc BELType="FF">tm/inputMemoryReadAdd_6</twSrc><twDest BELType="FF">tm/inputMemoryReadAdd_3</twDest><twTotPathDel>4.506</twTotPathDel><twClkSkew dest = "0.135" src = "0.141">0.006</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/inputMemoryReadAdd_6</twSrc><twDest BELType='FF'>tm/inputMemoryReadAdd_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X36Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;6&gt;</twComp><twBEL>tm/inputMemoryReadAdd_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;16&gt;</twComp><twBEL>tm/currState_cmp_eq000439</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>tm/currState_cmp_eq000439</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq000464</twComp><twBEL>tm/currState_cmp_eq000484</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>tm/currState_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;9&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>tm/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;3&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;13&gt;1</twBEL><twBEL>tm/inputMemoryReadAdd_3</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>3.743</twRouteDel><twTotDel>4.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.455</twSlack><twSrc BELType="FF">tm/inputMemoryReadAdd_13</twSrc><twDest BELType="FF">tm/inputMemoryReadAdd_3</twDest><twTotPathDel>4.339</twTotPathDel><twClkSkew dest = "0.135" src = "0.151">0.016</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/inputMemoryReadAdd_13</twSrc><twDest BELType='FF'>tm/inputMemoryReadAdd_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X36Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;13&gt;</twComp><twBEL>tm/inputMemoryReadAdd_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y57.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;16&gt;</twComp><twBEL>tm/currState_cmp_eq000439</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>tm/currState_cmp_eq000439</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq000464</twComp><twBEL>tm/currState_cmp_eq000484</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>tm/currState_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;9&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>tm/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;3&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;13&gt;1</twBEL><twBEL>tm/inputMemoryReadAdd_3</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>3.576</twRouteDel><twTotDel>4.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/inputMemoryReadAdd_6 (SLICE_X36Y53.C1), 22 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.164</twSlack><twSrc BELType="FF">tm/inputMemoryReadAdd_15</twSrc><twDest BELType="FF">tm/inputMemoryReadAdd_6</twDest><twTotPathDel>4.623</twTotPathDel><twClkSkew dest = "0.131" src = "0.154">0.023</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/inputMemoryReadAdd_15</twSrc><twDest BELType='FF'>tm/inputMemoryReadAdd_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X36Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;16&gt;</twComp><twBEL>tm/inputMemoryReadAdd_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y57.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;16&gt;</twComp><twBEL>tm/currState_cmp_eq000439</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>tm/currState_cmp_eq000439</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq000464</twComp><twBEL>tm/currState_cmp_eq000484</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>tm/currState_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;9&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>tm/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;6&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;10&gt;1</twBEL><twBEL>tm/inputMemoryReadAdd_6</twBEL></twPathDel><twLogDel>0.762</twLogDel><twRouteDel>3.861</twRouteDel><twTotDel>4.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.311</twSlack><twSrc BELType="FF">tm/inputMemoryReadAdd_6</twSrc><twDest BELType="FF">tm/inputMemoryReadAdd_6</twDest><twTotPathDel>4.499</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/inputMemoryReadAdd_6</twSrc><twDest BELType='FF'>tm/inputMemoryReadAdd_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X36Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;6&gt;</twComp><twBEL>tm/inputMemoryReadAdd_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;16&gt;</twComp><twBEL>tm/currState_cmp_eq000439</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>tm/currState_cmp_eq000439</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq000464</twComp><twBEL>tm/currState_cmp_eq000484</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>tm/currState_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;9&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>tm/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;6&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;10&gt;1</twBEL><twBEL>tm/inputMemoryReadAdd_6</twBEL></twPathDel><twLogDel>0.762</twLogDel><twRouteDel>3.737</twRouteDel><twTotDel>4.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.458</twSlack><twSrc BELType="FF">tm/inputMemoryReadAdd_13</twSrc><twDest BELType="FF">tm/inputMemoryReadAdd_6</twDest><twTotPathDel>4.332</twTotPathDel><twClkSkew dest = "0.131" src = "0.151">0.020</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/inputMemoryReadAdd_13</twSrc><twDest BELType='FF'>tm/inputMemoryReadAdd_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X36Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;13&gt;</twComp><twBEL>tm/inputMemoryReadAdd_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y57.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;16&gt;</twComp><twBEL>tm/currState_cmp_eq000439</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>tm/currState_cmp_eq000439</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq000464</twComp><twBEL>tm/currState_cmp_eq000484</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>tm/currState_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;9&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>tm/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;6&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;10&gt;1</twBEL><twBEL>tm/inputMemoryReadAdd_6</twBEL></twPathDel><twLogDel>0.762</twLogDel><twRouteDel>3.570</twRouteDel><twTotDel>4.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/inputMemoryReadAdd_10 (SLICE_X36Y56.A1), 22 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.165</twSlack><twSrc BELType="FF">tm/inputMemoryReadAdd_15</twSrc><twDest BELType="FF">tm/inputMemoryReadAdd_10</twDest><twTotPathDel>4.631</twTotPathDel><twClkSkew dest = "0.140" src = "0.154">0.014</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/inputMemoryReadAdd_15</twSrc><twDest BELType='FF'>tm/inputMemoryReadAdd_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X36Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;16&gt;</twComp><twBEL>tm/inputMemoryReadAdd_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y57.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;16&gt;</twComp><twBEL>tm/currState_cmp_eq000439</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>tm/currState_cmp_eq000439</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq000464</twComp><twBEL>tm/currState_cmp_eq000484</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>tm/currState_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;9&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>tm/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;13&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;6&gt;1</twBEL><twBEL>tm/inputMemoryReadAdd_10</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>3.871</twRouteDel><twTotDel>4.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.302</twSlack><twSrc BELType="FF">tm/inputMemoryReadAdd_6</twSrc><twDest BELType="FF">tm/inputMemoryReadAdd_10</twDest><twTotPathDel>4.507</twTotPathDel><twClkSkew dest = "0.140" src = "0.141">0.001</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/inputMemoryReadAdd_6</twSrc><twDest BELType='FF'>tm/inputMemoryReadAdd_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X36Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;6&gt;</twComp><twBEL>tm/inputMemoryReadAdd_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;16&gt;</twComp><twBEL>tm/currState_cmp_eq000439</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>tm/currState_cmp_eq000439</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq000464</twComp><twBEL>tm/currState_cmp_eq000484</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>tm/currState_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;9&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>tm/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;13&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;6&gt;1</twBEL><twBEL>tm/inputMemoryReadAdd_10</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>3.747</twRouteDel><twTotDel>4.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.470</twSlack><twSrc BELType="FF">tm/inputMemoryReadAdd_13</twSrc><twDest BELType="FF">tm/inputMemoryReadAdd_10</twDest><twTotPathDel>4.340</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/inputMemoryReadAdd_13</twSrc><twDest BELType='FF'>tm/inputMemoryReadAdd_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X36Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;13&gt;</twComp><twBEL>tm/inputMemoryReadAdd_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y57.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;16&gt;</twComp><twBEL>tm/currState_cmp_eq000439</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>tm/currState_cmp_eq000439</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq000464</twComp><twBEL>tm/currState_cmp_eq000484</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>tm/currState_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;9&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>tm/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>tm/inputMemoryReadAdd&lt;13&gt;</twComp><twBEL>tm/inputMemoryReadAdd_mux0000&lt;6&gt;1</twBEL><twBEL>tm/inputMemoryReadAdd_10</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>3.580</twRouteDel><twTotDel>4.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y8.DIADIL0), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.449</twSlack><twSrc BELType="FF">tm/outputMemoryWriteData_4</twSrc><twDest BELType="RAM">E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.637</twTotPathDel><twClkSkew dest = "1.506" src = "1.318">-0.188</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>tm/outputMemoryWriteData_4</twSrc><twDest BELType='RAM'>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X64Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>tm/outputMemoryWriteData&lt;7&gt;</twComp><twBEL>tm/outputMemoryWriteData_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.490</twDelInfo><twComp>tm/outputMemoryWriteData&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y8.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>0.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y9.DIADIL0), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.460</twSlack><twSrc BELType="FF">tm/outputMemoryWriteData_0</twSrc><twDest BELType="RAM">E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.665</twTotPathDel><twClkSkew dest = "0.656" src = "0.451">-0.205</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>tm/outputMemoryWriteData_0</twSrc><twDest BELType='RAM'>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X65Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>tm/outputMemoryWriteData&lt;3&gt;</twComp><twBEL>tm/outputMemoryWriteData_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.537</twDelInfo><twComp>tm/outputMemoryWriteData&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y9.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.537</twRouteDel><twTotDel>0.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/register32Address_4 (SLICE_X53Y65.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.469</twSlack><twSrc BELType="FF">tm/register32Address_4</twSrc><twDest BELType="FF">tm/register32Address_4</twDest><twTotPathDel>0.469</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/register32Address_4</twSrc><twDest BELType='FF'>tm/register32Address_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X53Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>tm/register32Address&lt;4&gt;</twComp><twBEL>tm/register32Address_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y65.CX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.161</twDelInfo><twComp>tm/register32Address&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.106</twDelInfo><twComp>tm/register32Address&lt;4&gt;</twComp><twBEL>tm/register32Address_mux0000&lt;3&gt;_f7</twBEL><twBEL>tm/register32Address_4</twBEL></twPathDel><twLogDel>0.308</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKA" slack="3.666" period="5.888" constraintValue="5.888" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" logResource="E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X2Y8.CLKARDCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKA" slack="3.666" period="5.888" constraintValue="5.888" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" logResource="E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" locationPin="RAMB36_X2Y8.CLKARDCLKU" clockNet="clk_user_interface"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA" slack="3.666" period="5.888" constraintValue="5.888" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" logResource="E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X2Y9.CLKARDCLKL" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sysACE_clk_o = PERIOD &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50 %;" ScopeName="">TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL0), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.493</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_0</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.612</twTotPathDel><twClkSkew dest = "0.699" src = "0.648">-0.051</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_0</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIBDIL0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.813</twLogDel><twRouteDel>0.799</twRouteDel><twTotDel>1.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.ENARDENL), 2 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.578</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>1.534</twTotPathDel><twClkSkew dest = "0.706" src = "0.648">-0.058</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>0.606</twRouteDel><twTotDel>1.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.593</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>1.534</twTotPathDel><twClkSkew dest = "0.721" src = "0.648">-0.073</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>0.606</twRouteDel><twTotDel>1.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.617</twSlack><twSrc BELType="FF">E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.535</twTotPathDel><twClkSkew dest = "0.699" src = "0.601">-0.098</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X91Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>0.607</twRouteDel><twTotDel>1.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL6), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.377</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_6</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>0.537</twTotPathDel><twClkSkew dest = "0.751" src = "0.591">-0.160</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_6</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;6&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIBDIL6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.390</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>0.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL4), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_4</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>0.539</twTotPathDel><twClkSkew dest = "0.751" src = "0.591">-0.160</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_4</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;6&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIBDIL4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.392</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>0.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>0.577</twTotPathDel><twClkSkew dest = "0.751" src = "0.559">-0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X91Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.558</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trckc_WREN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.019</twLogDel><twRouteDel>0.558</twRouteDel><twTotDel>0.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>3.3</twPctLog><twPctRoute>96.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_WRCLK" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK" logResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK" locationPin="RAMB36_X3Y18.CLKBWRCLKL" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_RDCLK" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK" logResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK" locationPin="RAMB36_X3Y16.CLKARDCLKL" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="91" type="MINLOWPULSE" name="Tcl" slack="29.382" period="30.200" constraintValue="15.100" deviceLimit="0.409" physResource="E2M/EC/sysACE_state_FSM_FFd2/CLK" logResource="E2M/EC/sysACE_state_FSM_FFd2/CK" locationPin="SLICE_X86Y86.CLK" clockNet="E2M/EC/sysACE_clk_o"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sysACE_WE = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPWE&quot; 23.44 ns DATAPATHONLY;" ScopeName="">TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.810</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (R9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathFromToDelay"><twSlack>19.630</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twTotPathDel>3.810</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X93Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>R9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>R9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.934</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.384</twLogDel><twRouteDel>1.426</twRouteDel><twTotDel>3.810</twTotDel><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (R9.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="95"><twSlack>3.503</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X93Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>R9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>R9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.191</twLogDel><twRouteDel>1.312</twRouteDel><twTotDel>3.503</twTotDel><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="96" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_sysACE_OE = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPOE&quot; 23.44 ns DATAPATHONLY;" ScopeName="">TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.911</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (N8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathFromToDelay"><twSlack>19.529</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twTotPathDel>3.911</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X95Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>N8.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.508</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>N8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.403</twLogDel><twRouteDel>1.508</twRouteDel><twTotDel>3.911</twTotDel><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (N8.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="99"><twSlack>3.594</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X95Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>N8.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>N8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.207</twLogDel><twRouteDel>1.387</twRouteDel><twTotDel>3.594</twTotDel><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="100" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_sysACE_MPDATAIN = FROM &quot;sysACE_MPDATA&quot; TO &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;" ScopeName="">TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP         &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.506</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL10), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathFromToDelay"><twSlack>0.654</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.506</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>L4.PAD</twSrcSite><twPathDel><twSite>L4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>sysACE_MPDATA&lt;10&gt;</twComp><twBEL>sysACE_MPDATA&lt;10&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B10/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.254</twLogDel><twRouteDel>1.252</twRouteDel><twTotDel>2.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL2), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathFromToDelay"><twSlack>0.737</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;2&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.423</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;2&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>J7.PAD</twSrcSite><twPathDel><twSite>J7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>sysACE_MPDATA&lt;2&gt;</twComp><twBEL>sysACE_MPDATA&lt;2&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B2/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>1.166</twRouteDel><twTotDel>2.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL13), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>0.740</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;13&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.420</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;13&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>T6.PAD</twSrcSite><twPathDel><twSite>T6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>sysACE_MPDATA&lt;13&gt;</twComp><twBEL>sysACE_MPDATA&lt;13&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B13/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.230</twLogDel><twRouteDel>1.190</twRouteDel><twTotDel>2.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP
        &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL15), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="107"><twSlack>1.490</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;15&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;15&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>J6.PAD</twSrcSite><twPathDel><twSite>J6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>sysACE_MPDATA&lt;15&gt;</twComp><twBEL>sysACE_MPDATA&lt;15&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B15/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twRising">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.900</twRouteDel><twTotDel>1.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X91Y90.A3), 1 path
</twPathRptBanner><twRacePath anchorID="108"><twSlack>1.493</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/sysACEToFifoWrite</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/sysACEToFifoWrite</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X3Y18.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>RAMB36_X3Y18.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y90.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>E2M/EC/fromSysACEFifoFull</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACEToFifoWrite_mux00001</twBEL><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>0.742</twRouteDel><twTotDel>1.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL3), 1 path
</twPathRptBanner><twRacePath anchorID="109"><twSlack>1.511</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;3&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;3&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>H7.PAD</twSrcSite><twPathDel><twSite>H7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>sysACE_MPDATA&lt;3&gt;</twComp><twBEL>sysACE_MPDATA&lt;3&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B3/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twRising">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.603</twLogDel><twRouteDel>0.908</twRouteDel><twTotDel>1.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_Emac0_clk_phy_rx0 = PERIOD &quot;Emac0_clk_phy_rx0&quot; 7900 ps HIGH 50 %;" ScopeName="">TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>1872</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>437</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.235</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.665</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>7.287</twTotPathDel><twClkSkew dest = "1.598" src = "1.511">-0.087</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y192.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.520</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.520</twRouteDel><twTotDel>7.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.932</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>7.026</twTotPathDel><twClkSkew dest = "1.598" src = "1.505">-0.093</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y186.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXER</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.259</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_ERROR</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.259</twRouteDel><twTotDel>7.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.251</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>6.699</twTotPathDel><twClkSkew dest = "1.598" src = "1.513">-0.085</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y195.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;3&gt;</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.932</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.932</twRouteDel><twTotDel>6.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y17.DIADIL3), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.367</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.529</twTotPathDel><twClkSkew dest = "0.763" src = "0.601">-0.162</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X92Y86.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_bf_pipe_1</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y17.DIADIL3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.382</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y17.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.382</twRouteDel><twTotDel>0.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y17.DIADIL1), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.372</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.534</twTotPathDel><twClkSkew dest = "0.763" src = "0.601">-0.162</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X92Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_bf_pipe_1</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y17.DIADIL1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.387</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y17.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.387</twRouteDel><twTotDel>0.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y17.ADDRAL11), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.582</twTotPathDel><twClkSkew dest = "0.763" src = "0.580">-0.183</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X86Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y17.ADDRAL11</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.462</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y17.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.462</twRouteDel><twTotDel>0.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="123"><twPinLimitBanner>Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="124" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X3Y17.CLKARDCLKL" clockNet="E2M/gmii_rx_clk_delay"/><twPinLimit anchorID="125" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL" locationPin="RAMB36_X3Y17.REGCLKARDRCLKL" clockNet="E2M/gmii_rx_clk_delay"/><twPinLimit anchorID="126" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAU" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAU" locationPin="RAMB36_X3Y17.CLKARDCLKU" clockNet="E2M/gmii_rx_clk_delay"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_tx_fifo_rd_to_wr_0 = FROM &quot;tx_fifo_rd_to_wr_0&quot; TO &quot;clk_125_eth&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>7</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.366</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X99Y53.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>6.634</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twDest><twTotPathDel>1.366</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X100Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.903</twRouteDel><twTotDel>1.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X93Y50.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>7.008</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twDest><twTotPathDel>0.992</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X95Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y50.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y50.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.550</twRouteDel><twTotDel>0.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X99Y59.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>7.102</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twDest><twTotPathDel>0.898</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X99Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.456</twRouteDel><twTotDel>0.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X101Y54.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="134"><twSlack>0.485</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X102Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X101Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X99Y62.A4), 1 path
</twPathRptBanner><twRacePath anchorID="135"><twSlack>0.550</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X99Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y62.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X95Y50.D4), 1 path
</twPathRptBanner><twRacePath anchorID="136"><twSlack>0.556</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X95Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y50.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="137" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_tx_fifo_wr_to_rd_0 = FROM &quot;tx_fifo_wr_to_rd_0&quot; TO &quot;clk_125_eth&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.933</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X78Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>5.067</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twTotPathDel>2.933</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y50.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y56.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>1.373</twLogDel><twRouteDel>1.560</twRouteDel><twTotDel>2.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X89Y50.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>6.363</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twTotPathDel>1.637</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X93Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y50.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>1.067</twRouteDel><twTotDel>1.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X99Y56.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathFromToDelay"><twSlack>6.876</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twTotPathDel>1.124</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y56.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y56.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.672</twRouteDel><twTotDel>1.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X99Y56.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="144"><twSlack>0.813</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y56.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.618</twRouteDel><twTotDel>0.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X89Y50.A5), 1 path
</twPathRptBanner><twRacePath anchorID="145"><twSlack>1.286</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X93Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y50.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.304</twLogDel><twRouteDel>0.982</twRouteDel><twTotDel>1.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X78Y56.SR), 1 path
</twPathRptBanner><twRacePath anchorID="146"><twSlack>2.404</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y50.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y56.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>0.968</twLogDel><twRouteDel>1.436</twRouteDel><twTotDel>2.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="147" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC ts_tx_meta_protect_0 = FROM &quot;tx_metastable_0&quot; 5 ns DATAPATHONLY;" ScopeName="">ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>170</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>82</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.521</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (SLICE_X105Y53.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>1.479</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3</twDest><twTotPathDel>3.521</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X100Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X100Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>N0</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>2.539</twRouteDel><twTotDel>3.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (SLICE_X105Y53.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathFromToDelay"><twSlack>1.479</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4</twDest><twTotPathDel>3.521</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X100Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X100Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>N0</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>2.539</twRouteDel><twTotDel>3.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (SLICE_X105Y53.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathFromToDelay"><twSlack>1.479</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5</twDest><twTotPathDel>3.521</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X100Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X100Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>N0</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>2.539</twRouteDel><twTotDel>3.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X93Y49.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="154"><twSlack>0.517</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X93Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.332</twRouteDel><twTotDel>0.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (SLICE_X96Y56.CX), 1 path
</twPathRptBanner><twRacePath anchorID="155"><twSlack>0.595</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X99Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y56.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.411</twRouteDel><twTotDel>0.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X92Y53.AX), 1 path
</twPathRptBanner><twRacePath anchorID="156"><twSlack>0.597</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X99Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.419</twRouteDel><twTotDel>0.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="157" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_tx_fifo_addr_0 = FROM &quot;tx_addr_rd_0&quot; TO &quot;tx_addr_wr_0&quot; 10 ns;" ScopeName="">TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP         &quot;tx_addr_wr_0&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.441</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X99Y51.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>8.559</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twTotPathDel>1.245</twTotPathDel><twClkSkew dest = "0.613" src = "0.727">0.114</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X102Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.806</twRouteDel><twTotDel>1.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X99Y51.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathFromToDelay"><twSlack>8.613</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twTotPathDel>1.191</twTotPathDel><twClkSkew dest = "0.613" src = "0.727">0.114</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X102Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y51.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.739</twRouteDel><twTotDel>1.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X99Y51.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathFromToDelay"><twSlack>8.618</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twTotPathDel>1.186</twTotPathDel><twClkSkew dest = "0.613" src = "0.727">0.114</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X102Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y51.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.732</twRouteDel><twTotDel>1.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP
        &quot;tx_addr_wr_0&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X100Y52.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="164"><twSlack>0.411</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twDest><twClkSkew dest = "0.708" src = "0.662">0.046</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X103Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y52.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y52.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X100Y52.CX), 1 path
</twPathRptBanner><twRacePath anchorID="165"><twSlack>0.421</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twDest><twClkSkew dest = "0.708" src = "0.662">0.046</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X103Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y52.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X100Y51.CX), 1 path
</twPathRptBanner><twRacePath anchorID="166"><twSlack>0.493</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twDest><twClkSkew dest = "0.131" src = "0.134">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X100Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y51.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y51.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="167" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_rx_fifo_wr_to_rd_0 = FROM &quot;rx_fifo_wr_to_rd_0&quot; TO &quot;clk_125_eth&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.087</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X81Y83.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>6.913</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twTotPathDel>1.087</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X83Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y83.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.645</twRouteDel><twTotDel>1.087</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X81Y83.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="170"><twSlack>0.779</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X83Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y83.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.594</twRouteDel><twTotDel>0.779</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="171" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC TS_rx_fifo_rd_to_wr_0 = FROM &quot;rx_fifo_rd_to_wr_0&quot; TO &quot;clk_125_eth&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="172" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC ts_rx_meta_protect_0 = FROM &quot;rx_metastable_0&quot; 5 ns;" ScopeName="">ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.029</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X81Y90.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathFromToDelay"><twSlack>3.971</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7</twDest><twTotPathDel>0.936</twTotPathDel><twClkSkew dest = "0.526" src = "0.584">0.058</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X78Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y90.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.484</twRouteDel><twTotDel>0.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X81Y82.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathFromToDelay"><twSlack>3.977</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twDest><twTotPathDel>0.931</twTotPathDel><twClkSkew dest = "0.141" src = "0.151">0.010</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X81Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X81Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y82.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.479</twRouteDel><twTotDel>0.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X80Y91.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathFromToDelay"><twSlack>3.988</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twTotPathDel>0.925</twTotPathDel><twClkSkew dest = "0.532" src = "0.584">0.052</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X78Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y91.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twLogDel>0.445</twLogDel><twRouteDel>0.480</twRouteDel><twTotDel>0.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X80Y91.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="179"><twSlack>0.432</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twDest><twClkSkew dest = "0.571" src = "0.543">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X78Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y91.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y91.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X80Y91.BX), 1 path
</twPathRptBanner><twRacePath anchorID="180"><twSlack>0.435</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twClkSkew dest = "0.571" src = "0.543">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X78Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y91.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y91.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X80Y89.AX), 1 path
</twPathRptBanner><twRacePath anchorID="181"><twSlack>0.448</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0</twDest><twClkSkew dest = "0.122" src = "0.120">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X81Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X81Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y89.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="182" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_userRunClearToggle&quot; = FROM &quot;userRunSetTogCS&quot; TO &quot;userRunSetTogUS&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP         &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.823</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X50Y54.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathFromToDelay"><twSlack>6.177</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twTotPathDel>1.823</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X56Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp><twBEL>E2M/EC/userLogicReset_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>1.029</twRouteDel><twTotDel>1.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X57Y53.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathFromToDelay"><twSlack>6.205</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twTotPathDel>1.795</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X56Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp><twBEL>E2M/EC/userRunRegisterUserSide_xor00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>1.001</twRouteDel><twTotDel>1.795</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP
        &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X57Y53.CE), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="187"><twSlack>1.487</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X56Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp><twBEL>E2M/EC/userRunRegisterUserSide_xor00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y53.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>0.921</twRouteDel><twTotDel>1.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X50Y54.CE), 1 path
</twPathRptBanner><twRacePath anchorID="188"><twSlack>1.513</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X56Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp><twBEL>E2M/EC/userLogicReset_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y54.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>0.947</twRouteDel><twTotDel>1.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="189" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC TS_hard_reset_IG = FROM &quot;hard_reset&quot; TO  FFS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>12130</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3277</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.787</twMaxDel></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_10 (SLICE_X84Y35.B3), 6 paths
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathFromToDelay"><twSlack>0.213</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_10</twDest><twTotPathDel>7.787</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X84Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X84Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N188</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N610</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N610</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N661</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N763</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;10&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>N763</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;10&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_10</twBEL></twPathDel><twLogDel>0.944</twLogDel><twRouteDel>6.843</twRouteDel><twTotDel>7.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathFromToDelay"><twSlack>0.857</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_10</twDest><twTotPathDel>7.143</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X84Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X84Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y61.B3</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0032163</twComp><twBEL>E2M/EC/rx_state_cmp_eq0032247_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y60.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>N574</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N223</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>E2M/EC/N259</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N137</twComp><twBEL>E2M/EC/tx_packet_payload_68_mux000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y39.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>E2M/EC/N137</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N661</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N763</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;10&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>N763</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;10&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_10</twBEL></twPathDel><twLogDel>0.944</twLogDel><twRouteDel>6.199</twRouteDel><twTotDel>7.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathFromToDelay"><twSlack>1.145</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_10</twDest><twTotPathDel>6.855</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X3Y18.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB36_X3Y18.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.300</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N2371</twComp><twBEL>E2M/EC/tx_packet_payload_64_mux0000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>E2M/EC/N2371</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N395</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>E2M/EC/N395</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N763</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;10&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>N763</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;10&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_10</twBEL></twPathDel><twLogDel>1.203</twLogDel><twRouteDel>5.652</twRouteDel><twTotDel>6.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_45 (SLICE_X81Y40.D1), 6 paths
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathFromToDelay"><twSlack>0.241</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_45</twDest><twTotPathDel>7.759</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_45</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X84Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X84Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N188</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N610</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N610</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N661</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;45&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;45&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;45&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;45&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_45</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>6.790</twRouteDel><twTotDel>7.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathFromToDelay"><twSlack>0.616</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_45</twDest><twTotPathDel>7.384</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_45</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X3Y18.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB36_X3Y18.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.300</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N2371</twComp><twBEL>E2M/EC/tx_packet_payload_64_mux0000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>E2M/EC/N2371</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N395</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">2.011</twDelInfo><twComp>E2M/EC/N395</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;45&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;45&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;45&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;45&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_45</twBEL></twPathDel><twLogDel>1.228</twLogDel><twRouteDel>6.156</twRouteDel><twTotDel>7.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathFromToDelay"><twSlack>0.885</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_45</twDest><twTotPathDel>7.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_45</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X84Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X84Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y61.B3</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0032163</twComp><twBEL>E2M/EC/rx_state_cmp_eq0032247_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y60.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>N574</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N223</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>E2M/EC/N259</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N137</twComp><twBEL>E2M/EC/tx_packet_payload_68_mux000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y39.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>E2M/EC/N137</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N661</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;45&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;45&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;45&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;45&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_45</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>6.146</twRouteDel><twTotDel>7.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_25 (SLICE_X79Y34.D1), 6 paths
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathFromToDelay"><twSlack>0.270</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_25</twDest><twTotPathDel>7.730</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_25</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X84Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X84Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N188</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;1&gt;56</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N610</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>N610</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N661</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;16&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>N715</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;25&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_25</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>6.761</twRouteDel><twTotDel>7.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathFromToDelay"><twSlack>0.817</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_25</twDest><twTotPathDel>7.183</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_25</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X3Y18.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB36_X3Y18.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.300</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N2371</twComp><twBEL>E2M/EC/tx_packet_payload_64_mux0000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>E2M/EC/N2371</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N395</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>E2M/EC/N395</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;16&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>N715</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;25&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_25</twBEL></twPathDel><twLogDel>1.228</twLogDel><twRouteDel>5.955</twRouteDel><twTotDel>7.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathFromToDelay"><twSlack>0.914</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_25</twDest><twTotPathDel>7.086</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_25</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X84Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X84Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y61.B3</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0032163</twComp><twBEL>E2M/EC/rx_state_cmp_eq0032247_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y60.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>N574</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N223</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>E2M/EC/N259</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N137</twComp><twBEL>E2M/EC/tx_packet_payload_68_mux000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y39.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>E2M/EC/N137</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N661</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;16&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;30_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>N715</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;25&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_25</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>6.117</twRouteDel><twTotDel>7.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/tx_reset_0_i (SLICE_X100Y61.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="208"><twSlack>0.324</twSlack><twSrc BELType="FF">E2M/emac_ll/tx_pre_reset_0_i_5</twSrc><twDest BELType="FF">E2M/emac_ll/tx_reset_0_i</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/tx_pre_reset_0_i_5</twSrc><twDest BELType='FF'>E2M/emac_ll/tx_reset_0_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X101Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/tx_pre_reset_0_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/tx_pre_reset_0_i_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>E2M/emac_ll/tx_pre_reset_0_i&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>E2M/emac_ll/tx_reset_0_i</twComp><twBEL>E2M/emac_ll/tx_reset_0_i</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/rx_pre_reset_0_i_5 (SLICE_X75Y87.BX), 1 path
</twPathRptBanner><twRacePath anchorID="209"><twSlack>0.465</twSlack><twSrc BELType="FF">E2M/emac_ll/rx_pre_reset_0_i_4</twSrc><twDest BELType="FF">E2M/emac_ll/rx_pre_reset_0_i_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/rx_pre_reset_0_i_4</twSrc><twDest BELType='FF'>E2M/emac_ll/rx_pre_reset_0_i_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X75Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/rx_pre_reset_0_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y87.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/rx_pre_reset_0_i_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/tx_pre_reset_0_i_5 (SLICE_X101Y61.BX), 1 path
</twPathRptBanner><twRacePath anchorID="210"><twSlack>0.465</twSlack><twSrc BELType="FF">E2M/emac_ll/tx_pre_reset_0_i_4</twSrc><twDest BELType="FF">E2M/emac_ll/tx_pre_reset_0_i_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/tx_pre_reset_0_i_4</twSrc><twDest BELType='FF'>E2M/emac_ll/tx_pre_reset_0_i_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X101Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/tx_pre_reset_0_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/tx_pre_reset_0_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>E2M/emac_ll/tx_pre_reset_0_i&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X101Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>E2M/emac_ll/tx_pre_reset_0_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/tx_pre_reset_0_i_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twUnmetConstCnt anchorID="211">0</twUnmetConstCnt><twDataSheet anchorID="212" twNameLen="17"><twSUH2ClkList anchorID="213" twDestWidth="17" twPhaseWidth="19"><twDest>sysACE_CLK</twDest><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.159</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.899</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.191</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.930</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.057</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.809</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;3&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.222</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.961</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;4&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.145</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.887</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;5&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.083</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.831</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;6&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.152</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.893</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;7&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.079</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.826</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;8&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.132</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.874</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;9&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.068</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.818</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;10&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.974</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.733</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;11&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.071</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.821</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;12&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.070</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.821</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;13&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.060</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.810</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;14&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.095</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.842</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;15&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.244</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.982</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="214" twDestWidth="11" twPhaseWidth="19"><twSrc>sysACE_CLK</twSrc><twClk2Out  twOutPad = "sysACE_MPOE" twMinTime = "7.067" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.268" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sysACE_MPWE" twMinTime = "6.977" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.179" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="215" twDestWidth="13"><twDest>CLK_100</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>7.826</twRiseRise><twRiseFall>4.654</twRiseFall></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>1.087</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="216" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>0.967</twRiseRise></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>7.235</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="217" twDestWidth="10"><twDest>sysACE_CLK</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>4.334</twRiseRise></twClk2SU><twClk2SU><twSrc>sysACE_CLK</twSrc><twRiseRise>4.696</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="218"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>188924</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>12396</twConnCnt></twConstCov><twStats anchorID="219"><twMinPer>7.826</twMinPer><twFootnote number="1" /><twMaxFreq>127.779</twMaxFreq><twMaxFromToDel>7.787</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov 11 09:50:13 2013 </twTimestamp></twFoot><twClientInfo anchorID="220"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 476 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
