
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max -14.99

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max -0.41

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.41

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   8.36 source latency if_stage_i.pc_id_o[23]$_DFFE_PN_/CLK ^
  -1.24 target latency gen_regfile_ff.register_file_i.rf_reg[194]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   7.12 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.26    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    0.10 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.05    0.00    0.10 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.22 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.22 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.33 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.05    0.00    0.33 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.44 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.05    0.00    0.44 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.56 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.05    0.00    0.56 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.63    0.25    0.24    0.79 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.25    0.00    0.79 ^ clkbuf_3_6_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.22    0.25    1.05 ^ clkbuf_3_6_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6_0_clk_i_regs (net)
                  0.22    0.00    1.05 ^ clkbuf_6_48__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.47    0.20    0.23    1.28 ^ clkbuf_6_48__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_48__leaf_clk_i_regs (net)
                  0.20    0.00    1.28 ^ clkbuf_leaf_8_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.03    0.04    0.13    1.41 ^ clkbuf_leaf_8_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_8_clk_i_regs (net)
                  0.04    0.00    1.41 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.00    0.04    0.29    1.70 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.04    0.00    1.70 ^ hold387/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    2.59 ^ hold387/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net642 (net)
                  0.08    0.00    2.59 ^ hold385/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    3.48 ^ hold385/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net640 (net)
                  0.08    0.00    3.48 ^ hold384/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    4.37 ^ hold384/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net639 (net)
                  0.08    0.00    4.37 ^ hold386/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.91    5.28 ^ hold386/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net641 (net)
                  0.10    0.00    5.28 ^ _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  5.28   data arrival time

                          5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock source latency
     2    0.26    0.00    0.00    5.00 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    5.00 v clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    5.10 v clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    5.10 v clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.03    0.10    5.20 v clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.03    0.00    5.20 v _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    5.20   clock reconvergence pessimism
                          0.00    5.20   clock gating hold time
                                  5.20   data required time
-----------------------------------------------------------------------------
                                  5.20   data required time
                                 -5.28   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.pc_id_o[23]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.26    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    0.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.10 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.12    0.47    0.37    0.58 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.47    0.00    0.58 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.64    0.26    0.30    0.88 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.26    0.00    0.88 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.54    0.22    0.25    1.13 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7_0_clk (net)
                  0.22    0.00    1.13 ^ clkbuf_6_56__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.56    0.23    0.25    1.39 ^ clkbuf_6_56__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_56__leaf_clk (net)
                  0.23    0.00    1.39 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.05    0.14    0.47    1.85 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         cs_registers_i.pc_if_i[23] (net)
                  0.14    0.00    1.85 v _22181_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    2.07 v _22181_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _01834_ (net)
                  0.07    0.00    2.07 v if_stage_i.pc_id_o[23]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.07   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.26    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    0.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.10 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.12    0.47    0.37    0.58 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.47    0.00    0.58 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.64    0.26    0.30    0.88 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.26    0.00    0.88 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.54    0.22    0.25    1.13 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7_0_clk (net)
                  0.22    0.00    1.13 ^ clkbuf_6_58__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    0.62    0.25    0.27    1.40 ^ clkbuf_6_58__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_58__leaf_clk (net)
                  0.25    0.00    1.40 ^ clkbuf_leaf_243_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.05    0.14    1.54 ^ clkbuf_leaf_243_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_243_clk (net)
                  0.05    0.00    1.54 ^ if_stage_i.pc_id_o[23]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.54   clock reconvergence pessimism
                          0.08    1.62   library hold time
                                  1.62   data required time
-----------------------------------------------------------------------------
                                  1.62   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.26    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    0.10 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.05    0.00    0.10 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.22 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.22 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.33 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.05    0.00    0.33 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.44 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.05    0.00    0.44 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.56 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.05    0.00    0.56 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.63    0.25    0.24    0.79 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.25    0.00    0.79 ^ clkbuf_3_6_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.22    0.25    1.05 ^ clkbuf_3_6_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6_0_clk_i_regs (net)
                  0.22    0.00    1.05 ^ clkbuf_6_48__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.47    0.20    0.23    1.28 ^ clkbuf_6_48__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_48__leaf_clk_i_regs (net)
                  0.20    0.00    1.28 ^ clkbuf_leaf_8_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.03    0.04    0.13    1.41 ^ clkbuf_leaf_8_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_8_clk_i_regs (net)
                  0.04    0.00    1.41 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                          1.91    3.32   time given to startpoint
                  0.11    0.00    3.32 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.00    0.04    0.40    3.72 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.04    0.00    3.72 v hold387/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.02    4.74 v hold387/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net642 (net)
                  0.15    0.00    4.74 v hold385/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    5.79 v hold385/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net640 (net)
                  0.15    0.00    5.79 v hold384/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    6.84 v hold384/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net639 (net)
                  0.15    0.00    6.84 v hold386/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.07    7.91 v hold386/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net641 (net)
                  0.17    0.00    7.91 v _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  7.91   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.26    0.00    0.00   10.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10   10.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00   10.10 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10   10.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00   10.21 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.21   clock reconvergence pessimism
                          0.00   10.21   clock gating setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -7.91   data arrival time
-----------------------------------------------------------------------------
                                  2.30   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[6]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.26    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    0.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.10 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.12    0.47    0.37    0.58 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.47    0.00    0.58 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.64    0.26    0.30    0.88 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.26    0.00    0.88 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.22    0.25    1.13 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2_0_clk (net)
                  0.22    0.00    1.13 ^ clkbuf_6_22__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.31    0.14    0.20    1.33 ^ clkbuf_6_22__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_22__leaf_clk (net)
                  0.14    0.00    1.33 ^ clkbuf_leaf_539_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.04    0.12    1.45 ^ clkbuf_leaf_539_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_539_clk (net)
                  0.04    0.00    1.45 ^ if_stage_i.instr_rdata_id_o[6]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     6    0.10    0.13    0.46    1.92 v if_stage_i.instr_rdata_id_o[6]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         id_stage_i.controller_i.instr_i[6] (net)
                  0.13    0.00    1.92 v _11683_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     3    0.05    0.09    0.19    2.11 v _11683_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _06214_ (net)
                  0.09    0.00    2.11 v _11723_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     5    0.08    0.14    0.22    2.33 v _11723_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _06254_ (net)
                  0.14    0.00    2.33 v _12459_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     2    0.01    0.06    0.15    2.48 v _12459_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _06954_ (net)
                  0.06    0.00    2.48 v _12460_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    2.69 v _12460_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06955_ (net)
                  0.08    0.00    2.69 v _12461_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.09    0.18    2.87 v _12461_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _06956_ (net)
                  0.09    0.00    2.87 v _12466_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     2    0.02    0.21    0.12    2.98 ^ _12466_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _11003_[0] (net)
                  0.21    0.00    2.98 ^ _12467_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.17    0.14    3.12 v _12467_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _11006_[0] (net)
                  0.17    0.00    3.12 v _22699_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.09    0.21    3.33 v _22699_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _11007_[0] (net)
                  0.09    0.00    3.33 v _12504_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.01    0.11    0.25    3.58 v _12504_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _06995_ (net)
                  0.11    0.00    3.58 v _12505_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     2    0.03    0.10    0.23    3.81 v _12505_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _06996_ (net)
                  0.10    0.00    3.81 v _12506_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.06    0.11    0.23    4.03 v _12506_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _06997_ (net)
                  0.11    0.00    4.03 v _12518_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     4    0.09    0.35    0.24    4.27 ^ _12518_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _07009_ (net)
                  0.35    0.00    4.27 ^ rebuffer28/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.04    0.09    0.19    4.46 ^ rebuffer28/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net283 (net)
                  0.09    0.00    4.46 ^ clone12/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     7    0.07    0.19    0.10    4.56 v clone12/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         net267 (net)
                  0.19    0.00    4.56 v _14920_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.02    0.10    0.25    4.81 v _14920_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08766_ (net)
                  0.10    0.00    4.81 v _14921_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.17    0.12    4.93 ^ _14921_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _11022_[0] (net)
                  0.17    0.00    4.93 ^ _22704_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.06    0.17    0.37    5.31 v _22704_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _11025_[0] (net)
                  0.17    0.00    5.31 v _12714_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.26    0.20    5.50 ^ _12714_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _07179_ (net)
                  0.26    0.00    5.50 ^ _12717_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.04    0.28    0.17    5.68 v _12717_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _07182_ (net)
                  0.28    0.00    5.68 v _13063_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.04    0.24    0.22    5.89 ^ _13063_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _07492_ (net)
                  0.24    0.00    5.89 ^ _13067_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     3    0.06    0.23    0.17    6.06 v _13067_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _07496_ (net)
                  0.23    0.00    6.06 v _13280_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.04    0.37    0.25    6.31 ^ _13280_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _07685_ (net)
                  0.37    0.00    6.31 ^ _13708_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     3    0.05    0.20    0.13    6.44 v _13708_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _08065_ (net)
                  0.20    0.00    6.44 v _13914_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     2    0.06    0.30    0.22    6.66 ^ _13914_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _08248_ (net)
                  0.30    0.00    6.66 ^ _13917_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     2    0.04    0.18    0.11    6.78 v _13917_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _08251_ (net)
                  0.18    0.00    6.78 v _13919_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.07    0.12    0.25    7.03 v _13919_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _08253_ (net)
                  0.12    0.00    7.03 v _13920_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     2    0.03    0.17    0.12    7.15 ^ _13920_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _08254_ (net)
                  0.17    0.00    7.15 ^ place3094/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.15    0.16    0.20    7.35 ^ place3094/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net3094 (net)
                  0.16    0.00    7.35 ^ _13921_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_16)
     5    0.19    0.11    0.10    7.45 v _13921_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_16)
                                         net173 (net)
                  0.11    0.00    7.45 v _20792_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.07    0.58    0.33    7.78 ^ _20792_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _05035_ (net)
                  0.58    0.00    7.78 ^ _20793_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     3    0.07    0.16    0.18    7.96 ^ _20793_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _05036_ (net)
                  0.16    0.00    7.96 ^ _20795_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.02    0.08    0.06    8.02 v _20795_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _05038_ (net)
                  0.08    0.00    8.02 v _21493_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.25    8.27 v _21493_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net241 (net)
                  0.11    0.00    8.27 v output241/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.02    0.07    0.14    8.41 v output241/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         instr_addr_o[31] (net)
                  0.07    0.00    8.41 v instr_addr_o[31] (out)
                                  8.41   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.41   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.26    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    0.10 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.05    0.00    0.10 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.22 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.22 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.33 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.05    0.00    0.33 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.44 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.05    0.00    0.44 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.56 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.05    0.00    0.56 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.63    0.25    0.24    0.79 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.25    0.00    0.79 ^ clkbuf_3_6_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.22    0.25    1.05 ^ clkbuf_3_6_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6_0_clk_i_regs (net)
                  0.22    0.00    1.05 ^ clkbuf_6_48__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.47    0.20    0.23    1.28 ^ clkbuf_6_48__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_48__leaf_clk_i_regs (net)
                  0.20    0.00    1.28 ^ clkbuf_leaf_8_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.03    0.04    0.13    1.41 ^ clkbuf_leaf_8_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_8_clk_i_regs (net)
                  0.04    0.00    1.41 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                          1.91    3.32   time given to startpoint
                  0.11    0.00    3.32 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.00    0.04    0.40    3.72 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.04    0.00    3.72 v hold387/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.02    4.74 v hold387/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net642 (net)
                  0.15    0.00    4.74 v hold385/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    5.79 v hold385/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net640 (net)
                  0.15    0.00    5.79 v hold384/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    6.84 v hold384/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net639 (net)
                  0.15    0.00    6.84 v hold386/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.07    7.91 v hold386/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net641 (net)
                  0.17    0.00    7.91 v _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  7.91   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.26    0.00    0.00   10.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10   10.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00   10.10 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10   10.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00   10.21 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.21   clock reconvergence pessimism
                          0.00   10.21   clock gating setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -7.91   data arrival time
-----------------------------------------------------------------------------
                                  2.30   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[6]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.26    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    0.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.10 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.12    0.47    0.37    0.58 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.47    0.00    0.58 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.64    0.26    0.30    0.88 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.26    0.00    0.88 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.22    0.25    1.13 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2_0_clk (net)
                  0.22    0.00    1.13 ^ clkbuf_6_22__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.31    0.14    0.20    1.33 ^ clkbuf_6_22__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_22__leaf_clk (net)
                  0.14    0.00    1.33 ^ clkbuf_leaf_539_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.04    0.12    1.45 ^ clkbuf_leaf_539_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_539_clk (net)
                  0.04    0.00    1.45 ^ if_stage_i.instr_rdata_id_o[6]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     6    0.10    0.13    0.46    1.92 v if_stage_i.instr_rdata_id_o[6]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         id_stage_i.controller_i.instr_i[6] (net)
                  0.13    0.00    1.92 v _11683_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     3    0.05    0.09    0.19    2.11 v _11683_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _06214_ (net)
                  0.09    0.00    2.11 v _11723_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     5    0.08    0.14    0.22    2.33 v _11723_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _06254_ (net)
                  0.14    0.00    2.33 v _12459_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     2    0.01    0.06    0.15    2.48 v _12459_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _06954_ (net)
                  0.06    0.00    2.48 v _12460_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    2.69 v _12460_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06955_ (net)
                  0.08    0.00    2.69 v _12461_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.09    0.18    2.87 v _12461_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _06956_ (net)
                  0.09    0.00    2.87 v _12466_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     2    0.02    0.21    0.12    2.98 ^ _12466_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _11003_[0] (net)
                  0.21    0.00    2.98 ^ _12467_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.17    0.14    3.12 v _12467_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _11006_[0] (net)
                  0.17    0.00    3.12 v _22699_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.09    0.21    3.33 v _22699_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _11007_[0] (net)
                  0.09    0.00    3.33 v _12504_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.01    0.11    0.25    3.58 v _12504_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _06995_ (net)
                  0.11    0.00    3.58 v _12505_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     2    0.03    0.10    0.23    3.81 v _12505_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _06996_ (net)
                  0.10    0.00    3.81 v _12506_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.06    0.11    0.23    4.03 v _12506_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _06997_ (net)
                  0.11    0.00    4.03 v _12518_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     4    0.09    0.35    0.24    4.27 ^ _12518_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _07009_ (net)
                  0.35    0.00    4.27 ^ rebuffer28/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.04    0.09    0.19    4.46 ^ rebuffer28/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net283 (net)
                  0.09    0.00    4.46 ^ clone12/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     7    0.07    0.19    0.10    4.56 v clone12/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         net267 (net)
                  0.19    0.00    4.56 v _14920_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.02    0.10    0.25    4.81 v _14920_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08766_ (net)
                  0.10    0.00    4.81 v _14921_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.17    0.12    4.93 ^ _14921_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _11022_[0] (net)
                  0.17    0.00    4.93 ^ _22704_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.06    0.17    0.37    5.31 v _22704_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _11025_[0] (net)
                  0.17    0.00    5.31 v _12714_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.26    0.20    5.50 ^ _12714_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _07179_ (net)
                  0.26    0.00    5.50 ^ _12717_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.04    0.28    0.17    5.68 v _12717_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _07182_ (net)
                  0.28    0.00    5.68 v _13063_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.04    0.24    0.22    5.89 ^ _13063_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _07492_ (net)
                  0.24    0.00    5.89 ^ _13067_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     3    0.06    0.23    0.17    6.06 v _13067_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _07496_ (net)
                  0.23    0.00    6.06 v _13280_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.04    0.37    0.25    6.31 ^ _13280_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _07685_ (net)
                  0.37    0.00    6.31 ^ _13708_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     3    0.05    0.20    0.13    6.44 v _13708_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _08065_ (net)
                  0.20    0.00    6.44 v _13914_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     2    0.06    0.30    0.22    6.66 ^ _13914_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _08248_ (net)
                  0.30    0.00    6.66 ^ _13917_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     2    0.04    0.18    0.11    6.78 v _13917_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _08251_ (net)
                  0.18    0.00    6.78 v _13919_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.07    0.12    0.25    7.03 v _13919_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _08253_ (net)
                  0.12    0.00    7.03 v _13920_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     2    0.03    0.17    0.12    7.15 ^ _13920_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _08254_ (net)
                  0.17    0.00    7.15 ^ place3094/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.15    0.16    0.20    7.35 ^ place3094/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net3094 (net)
                  0.16    0.00    7.35 ^ _13921_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_16)
     5    0.19    0.11    0.10    7.45 v _13921_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_16)
                                         net173 (net)
                  0.11    0.00    7.45 v _20792_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.07    0.58    0.33    7.78 ^ _20792_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _05035_ (net)
                  0.58    0.00    7.78 ^ _20793_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     3    0.07    0.16    0.18    7.96 ^ _20793_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _05036_ (net)
                  0.16    0.00    7.96 ^ _20795_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.02    0.08    0.06    8.02 v _20795_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _05038_ (net)
                  0.08    0.00    8.02 v _21493_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.25    8.27 v _21493_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net241 (net)
                  0.11    0.00    8.27 v output241/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.02    0.07    0.14    8.41 v output241/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         instr_addr_o[31] (net)
                  0.07    0.00    8.41 v instr_addr_o[31] (out)
                                  8.41   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.41   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.1039090156555176

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3943

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.1902414709329605

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8527

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 129

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[799]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.10    0.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.37    0.58 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.30    0.88 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    1.13 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    1.33 ^ clkbuf_6_21__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12    1.46 ^ clkbuf_leaf_502_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.46 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.55    2.01 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.20    2.21 ^ place3606/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.15    2.36 ^ rebuffer161/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    2.49 ^ place3613/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.29    2.78 v _12423_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.42    3.20 v _12429_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_4)
   0.44    3.64 v _14197_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.12    3.76 ^ _14198_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.14    3.90 v _14199_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.25    4.15 v _14313_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.52    4.67 ^ _22448_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.07    4.74 v _14776_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.53    5.27 ^ _22449_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.07    5.34 v _15076_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.52    5.86 ^ _22450_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.07    5.94 v _14763_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.36    6.30 v _22451_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.55    6.85 ^ _22452_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.09    6.94 v _15143_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.56    7.50 ^ _22453_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.32    7.82 v _22790_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.16    7.98 v _18190_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.23    8.21 v _18196_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.16    8.37 ^ _18197_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.15    8.52 v _18198_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.19    8.72 ^ _18383_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.26    8.98 ^ _18431_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
   0.10    9.08 v _18537_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.24    9.32 ^ _18599_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.12    9.45 v _18600_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.22    9.66 v _18671_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
   0.22    9.88 ^ _18672_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.28   10.16 v _18673_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.18   10.34 ^ _18677_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
   0.15   10.49 v _18679_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.20   10.69 v _18680_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
   0.21   10.90 ^ _18681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.24   11.14 ^ rebuffer205/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.17   11.31 ^ place3050/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.17   11.47 ^ _19733_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00   11.47 ^ gen_regfile_ff.register_file_i.rf_reg[799]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
          11.47   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk_i (in)
   0.10   10.10 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11   10.22 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11   10.33 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11   10.44 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11   10.56 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24   10.79 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25   11.04 ^ clkbuf_3_4_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.22   11.27 ^ clkbuf_6_32__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   11.27 ^ gen_regfile_ff.register_file_i.rf_reg[799]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   11.27   clock reconvergence pessimism
  -0.11   11.16   library setup time
          11.16   data required time
---------------------------------------------------------
          11.16   data required time
         -11.47   data arrival time
---------------------------------------------------------
          -0.32   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.pc_id_o[23]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.10    0.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.37    0.58 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.30    0.88 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    1.13 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    1.39 ^ clkbuf_6_56__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.39 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.47    1.85 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.21    2.07 v _22181_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.07 v if_stage_i.pc_id_o[23]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.07   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.10    0.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.37    0.58 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.30    0.88 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    1.13 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27    1.40 ^ clkbuf_6_58__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    1.54 ^ clkbuf_leaf_243_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.54 ^ if_stage_i.pc_id_o[23]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.54   clock reconvergence pessimism
   0.08    1.62   library hold time
           1.62   data required time
---------------------------------------------------------
           1.62   data required time
          -2.07   data arrival time
---------------------------------------------------------
           0.44   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
1.4129

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
1.4707

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
8.4106

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.4106

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-4.881935

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.49e-01   6.92e-02   1.12e-06   4.18e-01  10.7%
Combinational          1.50e+00   1.09e+00   3.14e-06   2.59e+00  66.1%
Clock                  6.89e-01   2.24e-01   9.76e-07   9.13e-01  23.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.54e+00   1.39e+00   5.24e-06   3.92e+00 100.0%
                          64.7%      35.3%       0.0%
