HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Handshake
Implementation;Synthesis||null||@N: Running in 64-bit mode||Handshake.srr(11);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||Handshake.srr(15);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/15||null;null
Implementation;Synthesis|| CG364 ||@N: Synthesizing module synchronizer in library work.||Handshake.srr(35);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/35||synchronizer.v(19);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\hdl\synchronizer.v'/linenumber/19
Implementation;Synthesis|| CG364 ||@N: Synthesizing module counter in library work.||Handshake.srr(37);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/37||counter.v(21);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\hdl\counter.v'/linenumber/21
Implementation;Synthesis|| CG364 ||@N: Synthesizing module sender_fsm in library work.||Handshake.srr(39);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/39||sender_fsm.v(21);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\hdl\sender_fsm.v'/linenumber/21
Implementation;Synthesis|| CG364 ||@N: Synthesizing module sender in library work.||Handshake.srr(41);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/41||sender.v(21);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\hdl\sender.v'/linenumber/21
Implementation;Synthesis|| CG364 ||@N: Synthesizing module receiver_fsm in library work.||Handshake.srr(43);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/43||receiver_fsm.v(21);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\hdl\receiver_fsm.v'/linenumber/21
Implementation;Synthesis|| CG364 ||@N: Synthesizing module receiver in library work.||Handshake.srr(45);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/45||receiver.v(21);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\hdl\receiver.v'/linenumber/21
Implementation;Synthesis|| CG364 ||@N: Synthesizing module Handshake in library work.||Handshake.srr(47);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/47||Handshake.v(21);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\hdl\Handshake.v'/linenumber/21
Implementation;Synthesis|| CL201 ||@N: Trying to extract state machine for register state.||Handshake.srr(49);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/49||receiver_fsm.v(38);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\hdl\receiver_fsm.v'/linenumber/38
Implementation;Synthesis|| CL201 ||@N: Trying to extract state machine for register state.||Handshake.srr(55);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/55||sender_fsm.v(38);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\hdl\sender_fsm.v'/linenumber/38
Implementation;Synthesis||null||@N: Running in 64-bit mode||Handshake.srr(71);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/71||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||Handshake.srr(92);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/92||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||Handshake.srr(116);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/116||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||Handshake.srr(117);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/117||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.sap.||Handshake.srr(140);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/140||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||Handshake.srr(177);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/177||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||Handshake.srr(178);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/178||null;null
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.counter(verilog) instance q[7:0] ||Handshake.srr(196);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/196||counter.v(28);liberoaction://cross_probe/hdl/file/'c:\microsemi_prj\hw9\p1a\hdl\counter.v'/linenumber/28
Implementation;Synthesis|| FP130 ||@N: Promoting Net aclk_c on CLKBUF  aclk_pad ||Handshake.srr(234);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/234||null;null
Implementation;Synthesis|| FP130 ||@N: Promoting Net bclk_c on CLKBUF  bclk_pad ||Handshake.srr(235);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/235||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock Handshake|aclk with period 40.00ns ||Handshake.srr(284);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/284||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock Handshake|bclk with period 26.67ns ||Handshake.srr(285);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/285||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Handshake.srr(302);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/302||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Handshake.srr(304);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw9\p1a\synthesis\Handshake.srr'/linenumber/304||null;null
Implementation;Compile;RootName:Handshake
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||Handshake_compile_log.rpt;liberoaction://open_report/file/Handshake_compile_log.rpt||(null);(null)
