{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09961,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09989,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000386738,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00213437,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000770071,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00213437,
	"finish__design__instance__count__class:buffer": 10,
	"finish__design__instance__area__class:buffer": 13.034,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 19,
	"finish__design__instance__area__class:timing_repair_buffer": 15.162,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 6.916,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 39.9,
	"finish__design__instance__count__class:multi_input_combinational_cell": 78,
	"finish__design__instance__area__class:multi_input_combinational_cell": 110.922,
	"finish__design__instance__count": 130,
	"finish__design__instance__area": 190.722,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.370998,
	"finish__clock__skew__setup": 0.0010261,
	"finish__clock__skew__hold": 0.0010261,
	"finish__timing__drv__max_slew_limit": 0.763935,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.829887,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000151133,
	"finish__power__switching__total": 7.5677e-05,
	"finish__power__leakage__total": 4.65172e-06,
	"finish__power__total": 0.000231462,
	"finish__design__io": 23,
	"finish__design__die__area": 3581.42,
	"finish__design__core__area": 3304.52,
	"finish__design__instance__count": 212,
	"finish__design__instance__area": 212.534,
	"finish__design__instance__count__stdcell": 212,
	"finish__design__instance__area__stdcell": 212.534,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0643162,
	"finish__design__instance__utilization__stdcell": 0.0643162,
	"finish__design__rows": 41,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 41,
	"finish__design__sites": 12423,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 12423,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}