// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _filtering_network_HH_
#define _filtering_network_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_0_0_0_s.h"
#include "dense_latency_0_0_0_1.h"
#include "sigmoid.h"
#include "relu.h"
#include "normalize_0_0_0_0_0_s.h"

namespace ap_rtl {

struct filtering_network : public sc_module {
    // Port declarations 44
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > input_V_ap_vld;
    sc_in< sc_lv<192> > input_V;
    sc_out< sc_lv<5> > layer8_out_0_V;
    sc_out< sc_logic > layer8_out_0_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_1_V;
    sc_out< sc_logic > layer8_out_1_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_2_V;
    sc_out< sc_logic > layer8_out_2_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_3_V;
    sc_out< sc_logic > layer8_out_3_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_4_V;
    sc_out< sc_logic > layer8_out_4_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_5_V;
    sc_out< sc_logic > layer8_out_5_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_6_V;
    sc_out< sc_logic > layer8_out_6_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_7_V;
    sc_out< sc_logic > layer8_out_7_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_8_V;
    sc_out< sc_logic > layer8_out_8_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_9_V;
    sc_out< sc_logic > layer8_out_9_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_10_V;
    sc_out< sc_logic > layer8_out_10_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_11_V;
    sc_out< sc_logic > layer8_out_11_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_12_V;
    sc_out< sc_logic > layer8_out_12_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_13_V;
    sc_out< sc_logic > layer8_out_13_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_14_V;
    sc_out< sc_logic > layer8_out_14_V_ap_vld;
    sc_out< sc_lv<5> > layer8_out_15_V;
    sc_out< sc_logic > layer8_out_15_V_ap_vld;
    sc_out< sc_lv<16> > const_size_in_1;
    sc_out< sc_logic > const_size_in_1_ap_vld;
    sc_out< sc_lv<16> > const_size_out_1;
    sc_out< sc_logic > const_size_out_1_ap_vld;


    // Module declarations
    filtering_network(sc_module_name name);
    SC_HAS_PROCESS(filtering_network);

    ~filtering_network();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dense_latency_0_0_0_s* call_ret3_dense_latency_0_0_0_s_fu_212;
    dense_latency_0_0_0_1* call_ret1_dense_latency_0_0_0_1_fu_248;
    sigmoid* grp_sigmoid_fu_268;
    relu* call_ret2_relu_fu_290;
    normalize_0_0_0_0_0_s* call_ret_normalize_0_0_0_0_0_s_fu_326;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > input_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<192> > input_V_preg;
    sc_signal< sc_lv<192> > input_V_in_sig;
    sc_signal< sc_logic > input_V_ap_vld_preg;
    sc_signal< sc_logic > input_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<21> > layer2_out_0_V_reg_828;
    sc_signal< sc_lv<21> > layer2_out_1_V_reg_833;
    sc_signal< sc_lv<21> > layer2_out_2_V_reg_838;
    sc_signal< sc_lv<21> > layer2_out_3_V_reg_843;
    sc_signal< sc_lv<21> > layer2_out_4_V_reg_848;
    sc_signal< sc_lv<21> > layer2_out_5_V_reg_853;
    sc_signal< sc_lv<21> > layer2_out_6_V_reg_858;
    sc_signal< sc_lv<21> > layer2_out_7_V_reg_863;
    sc_signal< sc_lv<21> > layer2_out_8_V_reg_868;
    sc_signal< sc_lv<21> > layer2_out_9_V_reg_873;
    sc_signal< sc_lv<21> > layer2_out_10_V_reg_878;
    sc_signal< sc_lv<21> > layer2_out_11_V_reg_883;
    sc_signal< sc_lv<21> > layer2_out_12_V_reg_888;
    sc_signal< sc_lv<21> > layer2_out_13_V_reg_893;
    sc_signal< sc_lv<21> > layer2_out_14_V_reg_898;
    sc_signal< sc_lv<21> > layer2_out_15_V_reg_903;
    sc_signal< sc_lv<16> > layer3_out_0_V_reg_908;
    sc_signal< sc_lv<16> > layer3_out_1_V_reg_913;
    sc_signal< sc_lv<16> > layer3_out_2_V_reg_918;
    sc_signal< sc_lv<16> > layer3_out_3_V_reg_923;
    sc_signal< sc_lv<16> > layer3_out_4_V_reg_928;
    sc_signal< sc_lv<16> > layer3_out_5_V_reg_933;
    sc_signal< sc_lv<16> > layer3_out_6_V_reg_938;
    sc_signal< sc_lv<16> > layer3_out_7_V_reg_943;
    sc_signal< sc_lv<16> > layer3_out_8_V_reg_948;
    sc_signal< sc_lv<16> > layer3_out_9_V_reg_953;
    sc_signal< sc_lv<16> > layer3_out_10_V_reg_958;
    sc_signal< sc_lv<16> > layer3_out_11_V_reg_963;
    sc_signal< sc_lv<16> > layer3_out_12_V_reg_968;
    sc_signal< sc_lv<16> > layer3_out_13_V_reg_973;
    sc_signal< sc_lv<16> > layer3_out_14_V_reg_978;
    sc_signal< sc_lv<16> > layer3_out_15_V_reg_983;
    sc_signal< sc_lv<16> > layer3_out_16_V_reg_988;
    sc_signal< sc_lv<16> > layer3_out_17_V_reg_993;
    sc_signal< sc_lv<16> > layer3_out_18_V_reg_998;
    sc_signal< sc_lv<16> > layer3_out_19_V_reg_1003;
    sc_signal< sc_lv<16> > layer3_out_20_V_reg_1008;
    sc_signal< sc_lv<16> > layer3_out_21_V_reg_1013;
    sc_signal< sc_lv<16> > layer3_out_22_V_reg_1018;
    sc_signal< sc_lv<16> > layer3_out_23_V_reg_1023;
    sc_signal< sc_lv<16> > layer3_out_24_V_reg_1028;
    sc_signal< sc_lv<16> > layer3_out_25_V_reg_1033;
    sc_signal< sc_lv<16> > layer3_out_26_V_reg_1038;
    sc_signal< sc_lv<16> > layer3_out_27_V_reg_1043;
    sc_signal< sc_lv<16> > layer3_out_28_V_reg_1048;
    sc_signal< sc_lv<16> > layer3_out_29_V_reg_1053;
    sc_signal< sc_lv<16> > layer3_out_30_V_reg_1058;
    sc_signal< sc_lv<16> > layer3_out_31_V_reg_1063;
    sc_signal< sc_lv<16> > layer6_out_0_V_reg_1068;
    sc_signal< sc_lv<16> > layer6_out_1_V_reg_1073;
    sc_signal< sc_lv<16> > layer6_out_2_V_reg_1078;
    sc_signal< sc_lv<16> > layer6_out_3_V_reg_1083;
    sc_signal< sc_lv<16> > layer6_out_4_V_reg_1088;
    sc_signal< sc_lv<16> > layer6_out_5_V_reg_1093;
    sc_signal< sc_lv<16> > layer6_out_6_V_reg_1098;
    sc_signal< sc_lv<16> > layer6_out_7_V_reg_1103;
    sc_signal< sc_lv<16> > layer6_out_8_V_reg_1108;
    sc_signal< sc_lv<16> > layer6_out_9_V_reg_1113;
    sc_signal< sc_lv<16> > layer6_out_10_V_reg_1118;
    sc_signal< sc_lv<16> > layer6_out_11_V_reg_1123;
    sc_signal< sc_lv<16> > layer6_out_12_V_reg_1128;
    sc_signal< sc_lv<16> > layer6_out_13_V_reg_1133;
    sc_signal< sc_lv<16> > layer6_out_14_V_reg_1138;
    sc_signal< sc_lv<16> > layer6_out_15_V_reg_1143;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > call_ret3_dense_latency_0_0_0_s_fu_212_ap_ready;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_0;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_1;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_2;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_3;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_4;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_5;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_6;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_7;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_8;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_9;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_10;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_11;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_12;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_13;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_14;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_15;
    sc_signal< sc_logic > call_ret1_dense_latency_0_0_0_1_fu_248_ap_ready;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_0;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_1;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_2;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_3;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_4;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_5;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_6;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_7;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_8;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_9;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_10;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_11;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_12;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_13;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_14;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_15;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_16;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_17;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_18;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_19;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_20;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_21;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_22;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_23;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_24;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_25;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_26;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_27;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_28;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_29;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_30;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_248_ap_return_31;
    sc_signal< sc_logic > grp_sigmoid_fu_268_ap_start;
    sc_signal< sc_logic > grp_sigmoid_fu_268_ap_done;
    sc_signal< sc_logic > grp_sigmoid_fu_268_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_fu_268_ap_ready;
    sc_signal< sc_logic > grp_sigmoid_fu_268_ap_ce;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_0;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_1;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_2;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_3;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_4;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_5;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_6;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_7;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_8;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_9;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_10;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_11;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_12;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_13;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_14;
    sc_signal< sc_lv<5> > grp_sigmoid_fu_268_ap_return_15;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call126;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call126;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call126;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call126;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call126;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp107;
    sc_signal< sc_logic > call_ret2_relu_fu_290_ap_ready;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_0;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_1;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_2;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_3;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_4;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_5;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_6;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_7;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_8;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_9;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_10;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_11;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_12;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_13;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_14;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_15;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_16;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_17;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_18;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_19;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_20;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_21;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_22;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_23;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_24;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_25;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_26;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_27;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_28;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_29;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_30;
    sc_signal< sc_lv<7> > call_ret2_relu_fu_290_ap_return_31;
    sc_signal< sc_logic > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_ready;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_0;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_1;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_2;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_3;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_4;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_5;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_6;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_7;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_8;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_9;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_10;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_11;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_12;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_13;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_14;
    sc_signal< sc_lv<21> > call_ret_normalize_0_0_0_0_0_s_fu_326_ap_return_15;
    sc_signal< sc_logic > grp_sigmoid_fu_268_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to3;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<192> ap_const_lv192_lc_1;
    static const sc_lv<16> ap_const_lv16_10;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp107();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call126();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call126();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call126();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call126();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call126();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to3();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_const_size_in_1();
    void thread_const_size_in_1_ap_vld();
    void thread_const_size_out_1();
    void thread_const_size_out_1_ap_vld();
    void thread_grp_sigmoid_fu_268_ap_ce();
    void thread_grp_sigmoid_fu_268_ap_start();
    void thread_input_V_ap_vld_in_sig();
    void thread_input_V_blk_n();
    void thread_input_V_in_sig();
    void thread_layer8_out_0_V();
    void thread_layer8_out_0_V_ap_vld();
    void thread_layer8_out_10_V();
    void thread_layer8_out_10_V_ap_vld();
    void thread_layer8_out_11_V();
    void thread_layer8_out_11_V_ap_vld();
    void thread_layer8_out_12_V();
    void thread_layer8_out_12_V_ap_vld();
    void thread_layer8_out_13_V();
    void thread_layer8_out_13_V_ap_vld();
    void thread_layer8_out_14_V();
    void thread_layer8_out_14_V_ap_vld();
    void thread_layer8_out_15_V();
    void thread_layer8_out_15_V_ap_vld();
    void thread_layer8_out_1_V();
    void thread_layer8_out_1_V_ap_vld();
    void thread_layer8_out_2_V();
    void thread_layer8_out_2_V_ap_vld();
    void thread_layer8_out_3_V();
    void thread_layer8_out_3_V_ap_vld();
    void thread_layer8_out_4_V();
    void thread_layer8_out_4_V_ap_vld();
    void thread_layer8_out_5_V();
    void thread_layer8_out_5_V_ap_vld();
    void thread_layer8_out_6_V();
    void thread_layer8_out_6_V_ap_vld();
    void thread_layer8_out_7_V();
    void thread_layer8_out_7_V_ap_vld();
    void thread_layer8_out_8_V();
    void thread_layer8_out_8_V_ap_vld();
    void thread_layer8_out_9_V();
    void thread_layer8_out_9_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
