

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s'
================================================================
* Date:           Fri Mar  1 05:42:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.275 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    2|    2|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1063|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       56|    -|
|Register             |        -|     -|      437|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      437|     1119|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln813_103_fu_942_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln813_104_fu_948_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln813_105_fu_954_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln813_106_fu_960_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln813_107_fu_966_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln813_108_fu_972_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln813_109_fu_978_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln813_110_fu_984_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln813_111_fu_990_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln813_112_fu_1057_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_113_fu_996_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln813_114_fu_1002_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_115_fu_1008_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_116_fu_1014_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_117_fu_1020_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_118_fu_1026_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln813_119_fu_1030_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_120_fu_1036_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_121_fu_1040_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_122_fu_1045_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_123_fu_1051_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_fu_936_p2       |         +|   0|  0|  23|          16|          16|
    |res_V_fu_1061_p2          |         +|   0|  0|  16|          16|          16|
    |r_V_146_fu_529_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_147_fu_552_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_148_fu_575_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_149_fu_598_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_150_fu_621_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_151_fu_217_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_152_fu_644_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_153_fu_261_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_154_fu_295_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_155_fu_329_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_156_fu_667_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_157_fu_690_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_158_fu_713_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_159_fu_736_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_160_fu_759_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_161_fu_782_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_162_fu_805_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_163_fu_828_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_164_fu_851_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_165_fu_874_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_166_fu_897_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_167_fu_920_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_168_fu_483_p2         |         -|   0|  0|  28|           1|          21|
    |r_V_fu_506_p2             |         -|   0|  0|  28|           1|          21|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1063|         393|         873|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  20|          4|    1|          4|
    |ap_done            |   9|          2|    1|          2|
    |layer13_out_blk_n  |   9|          2|    1|          2|
    |layer15_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  56|         12|    5|         12|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln813_106_reg_1275  |  16|   0|   16|          0|
    |add_ln813_111_reg_1280  |  16|   0|   16|          0|
    |add_ln813_123_reg_1285  |  16|   0|   16|          0|
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |mult_V_47_reg_1185      |  16|   0|   16|          0|
    |mult_V_49_reg_1195      |  16|   0|   16|          0|
    |mult_V_50_reg_1200      |  16|   0|   16|          0|
    |mult_V_51_reg_1205      |  16|   0|   16|          0|
    |mult_V_64_reg_1270      |  16|   0|   16|          0|
    |start_once_reg          |   1|   0|    1|          0|
    |tmp_166_reg_1160        |  16|   0|   16|          0|
    |tmp_167_reg_1165        |  16|   0|   16|          0|
    |tmp_168_reg_1170        |  16|   0|   16|          0|
    |tmp_169_reg_1175        |  16|   0|   16|          0|
    |tmp_170_reg_1180        |  16|   0|   16|          0|
    |tmp_172_reg_1190        |  16|   0|   16|          0|
    |tmp_176_reg_1210        |  16|   0|   16|          0|
    |tmp_177_reg_1215        |  16|   0|   16|          0|
    |tmp_178_reg_1220        |  16|   0|   16|          0|
    |tmp_179_reg_1225        |  16|   0|   16|          0|
    |tmp_180_reg_1230        |  16|   0|   16|          0|
    |tmp_181_reg_1235        |  16|   0|   16|          0|
    |tmp_182_reg_1240        |  16|   0|   16|          0|
    |tmp_183_reg_1245        |  16|   0|   16|          0|
    |tmp_184_reg_1250        |  16|   0|   16|          0|
    |tmp_185_reg_1255        |  16|   0|   16|          0|
    |tmp_186_reg_1260        |  16|   0|   16|          0|
    |tmp_187_reg_1265        |  16|   0|   16|          0|
    |trunc_ln1273_reg_1155   |  16|   0|   16|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 437|   0|  437|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,42u>,config15>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,42u>,config15>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,42u>,config15>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,42u>,config15>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,42u>,config15>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,42u>,config15>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,42u>,config15>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,42u>,config15>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,42u>,config15>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,42u>,config15>|  return value|
|layer13_out_dout            |   in|  384|     ap_fifo|                                                          layer13_out|       pointer|
|layer13_out_num_data_valid  |   in|    2|     ap_fifo|                                                          layer13_out|       pointer|
|layer13_out_fifo_cap        |   in|    2|     ap_fifo|                                                          layer13_out|       pointer|
|layer13_out_empty_n         |   in|    1|     ap_fifo|                                                          layer13_out|       pointer|
|layer13_out_read            |  out|    1|     ap_fifo|                                                          layer13_out|       pointer|
|layer15_out_din             |  out|  672|     ap_fifo|                                                          layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|    2|     ap_fifo|                                                          layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|    2|     ap_fifo|                                                          layer15_out|       pointer|
|layer15_out_full_n          |   in|    1|     ap_fifo|                                                          layer15_out|       pointer|
|layer15_out_write           |  out|    1|     ap_fifo|                                                          layer15_out|       pointer|
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

