////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : Seg7_Dev16_drc.vf
// /___/   /\     Timestamp : 11/03/2020 14:01:02
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\sch2hdl.exe -intstyle ise -family kintex7 -verilog Seg7_Dev16_drc.vf -w D:/fundamentallogic/I2Disp/Seg7_Dev16.sch
//Design Name: Seg7_Dev16
//Device: kintex7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module ScanSync_sch_MUSER_Seg7_Dev16(Hexs, 
                                     LES, 
                                     point, 
                                     Scan, 
                                     AN, 
                                     Hex, 
                                     LE, 
                                     p);

    input [15:0] Hexs;
    input [3:0] LES;
    input [3:0] point;
    input [1:0] Scan;
   output [3:0] AN;
   output [3:0] Hex;
   output LE;
   output p;
   
   wire G0;
   wire [3:0] o;
   wire V5;
   
   MUX4T1_4  MUX1 (.I0({V5, V5, V5, G0}), 
                  .I1({V5, V5, G0, V5}), 
                  .I2({V5, G0, V5, V5}), 
                  .I3({G0, V5, V5, V5}), 
                  .s(Scan[1:0]), 
                  .o(AN[3:0]));
   MUX4T1_4  MUX2 (.I0(Hexs[3:0]), 
                  .I1(Hexs[7:4]), 
                  .I2(Hexs[11:8]), 
                  .I3(Hexs[15:12]), 
                  .s(Scan[1:0]), 
                  .o(Hex[3:0]));
   MUX4T1_4  MUX3 (.I0({LES[0], point[0], G0, G0}), 
                  .I1({LES[1], point[1], G0, G0}), 
                  .I2({LES[2], point[2], G0, G0}), 
                  .I3({LES[3], point[3], G0, G0}), 
                  .s(Scan[1:0]), 
                  .o(o[3:0]));
   VCC  XLXI_4 (.P(V5));
   GND  XLXI_5 (.G(G0));
   BUF  XLXI_6 (.I(o[3]), 
               .O(LE));
   BUF  XLXI_7 (.I(o[2]), 
               .O(p));
endmodule
`timescale 1ns / 1ps

module Seg7_Dev16(flash_clk, 
                  Hexs, 
                  LES, 
                  point, 
                  Scan, 
                  AN, 
                  SEGMENT);

    input flash_clk;
    input [15:0] Hexs;
    input [3:0] LES;
    input [3:0] point;
    input [1:0] Scan;
   output [3:0] AN;
   output [7:0] SEGMENT;
   
   wire [3:0] Hex;
   wire XLXN_1;
   wire XLXN_22;
   wire XLXN_23;
   
   MC14495_ZJU  M1 (.D0(Hex[0]), 
                   .D1(Hex[1]), 
                   .D2(Hex[2]), 
                   .D3(Hex[3]), 
                   .LE(XLXN_23), 
                   .point(XLXN_1), 
                   .a(SEGMENT[0]), 
                   .b(SEGMENT[1]), 
                   .c(SEGMENT[2]), 
                   .d(SEGMENT[3]), 
                   .e(SEGMENT[4]), 
                   .f(SEGMENT[5]), 
                   .g(SEGMENT[6]), 
                   .p(SEGMENT[7]));
   ScanSync_sch_MUSER_Seg7_Dev16  M2 (.Hexs(Hexs[15:0]), 
                                     .LES(LES[3:0]), 
                                     .point(point[3:0]), 
                                     .Scan(Scan[1:0]), 
                                     .AN(AN[3:0]), 
                                     .Hex(Hex[3:0]), 
                                     .LE(XLXN_22), 
                                     .p(XLXN_1));
   AND2  XLXI_3 (.I0(XLXN_22), 
                .I1(flash_clk), 
                .O(XLXN_23));
endmodule
