**************************************************
Report         : passing_points

Reference      : ref:/WORK/top_module
Implementation : ref:/WORK/top_module
Version        : L-2016.03-SP1
Date           : Thu Aug 31 17:07:12 2023
**************************************************

12 Passing compare points:

  Ref  DFF        ref:/WORK/top_module/FSM/cs_reg[0]
  Impl DFF        ref:/WORK/top_module/FSM/cs_reg[0]

  Ref  DFF        ref:/WORK/top_module/FSM/cs_reg[1]
  Impl DFF        ref:/WORK/top_module/FSM/cs_reg[1]

  Ref  DFF        ref:/WORK/top_module/FSM/cs_reg[2]
  Impl DFF        ref:/WORK/top_module/FSM/cs_reg[2]

  Ref  DFF        ref:/WORK/top_module/par_calc/par_bit_reg
  Impl DFF        ref:/WORK/top_module/par_calc/par_bit_reg

  Ref  DFF        ref:/WORK/top_module/serializer_unit/counter_reg[0]
  Impl DFF        ref:/WORK/top_module/serializer_unit/counter_reg[0]

  Ref  DFF        ref:/WORK/top_module/serializer_unit/counter_reg[1]
  Impl DFF        ref:/WORK/top_module/serializer_unit/counter_reg[1]

  Ref  DFF        ref:/WORK/top_module/serializer_unit/counter_reg[2]
  Impl DFF        ref:/WORK/top_module/serializer_unit/counter_reg[2]

  Ref  DFF        ref:/WORK/top_module/serializer_unit/counter_reg[3]
  Impl DFF        ref:/WORK/top_module/serializer_unit/counter_reg[3]

  Ref  DFF        ref:/WORK/top_module/serializer_unit/out_data_reg
  Impl DFF        ref:/WORK/top_module/serializer_unit/out_data_reg

  Ref  DFF        ref:/WORK/top_module/serializer_unit/ser_done_reg
  Impl DFF        ref:/WORK/top_module/serializer_unit/ser_done_reg

  Ref  Port       ref:/WORK/top_module/busy
  Impl Port       ref:/WORK/top_module/busy

  Ref  Port       ref:/WORK/top_module/tx_out
  Impl Port       ref:/WORK/top_module/tx_out

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
