INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/imports/res/bram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_dp
WARNING: [VRFC 10-3380] identifier 'awidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/imports/res/bram_dp.v:7]
WARNING: [VRFC 10-3380] identifier 'dwidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/imports/res/bram_dp.v:8]
WARNING: [VRFC 10-3380] identifier 'dwidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/imports/res/bram_dp.v:9]
WARNING: [VRFC 10-3380] identifier 'awidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/imports/res/bram_dp.v:13]
WARNING: [VRFC 10-3380] identifier 'dwidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/imports/res/bram_dp.v:14]
WARNING: [VRFC 10-3380] identifier 'dwidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/imports/res/bram_dp.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/new/bram_dp_data_invert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_dp_data_invert
WARNING: [VRFC 10-3380] identifier 'awidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/new/bram_dp_data_invert.v:29]
WARNING: [VRFC 10-3380] identifier 'dwidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/new/bram_dp_data_invert.v:30]
WARNING: [VRFC 10-3380] identifier 'awidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/new/bram_dp_data_invert.v:34]
WARNING: [VRFC 10-3380] identifier 'dwidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/new/bram_dp_data_invert.v:35]
WARNING: [VRFC 10-3380] identifier 'dwidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/new/bram_dp_data_invert.v:36]
WARNING: [VRFC 10-3380] identifier 'awidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/new/bram_dp_data_invert.v:40]
WARNING: [VRFC 10-3380] identifier 'dwidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/new/bram_dp_data_invert.v:41]
WARNING: [VRFC 10-3380] identifier 'dwidth' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sources_1/new/bram_dp_data_invert.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sim_1/new/bram_dp_data_invert_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_dp_data_invert_tb
