{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711126741238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711126741238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 12:59:01 2024 " "Processing started: Fri Mar 22 12:59:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711126741238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711126741238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Lab2 -c Lab2_qsim --generate_functional_sim_netlist " "Command: quartus_map Lab2 -c Lab2_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711126741238 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1711126743111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/bitcombiner4with28to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/bitcombiner4with28to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitCombiner4with28to32-combine " "Found design unit 1: BitCombiner4with28to32-combine" {  } { { "MattPart/BitCombiner4with28to32.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/BitCombiner4with28to32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743878 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitCombiner4with28to32 " "Found entity 1: BitCombiner4with28to32" {  } { { "MattPart/BitCombiner4with28to32.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/BitCombiner4with28to32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126743878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/mux5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/mux5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux5Bit-struct " "Found design unit 1: Mux5Bit-struct" {  } { { "MattPart/Mux5Bit.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/Mux5Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743882 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux5Bit " "Found entity 1: Mux5Bit" {  } { { "MattPart/Mux5Bit.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/Mux5Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126743882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/mux8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/mux8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Bit-struct " "Found design unit 1: Mux8Bit-struct" {  } { { "MattPart/Mux8Bit.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/Mux8Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743898 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Bit " "Found entity 1: Mux8Bit" {  } { { "MattPart/Mux8Bit.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/Mux8Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126743898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/mux6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/mux6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux6Bit-struct " "Found design unit 1: Mux6Bit-struct" {  } { { "MattPart/Mux6Bit.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/Mux6Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743913 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux6Bit " "Found entity 1: Mux6Bit" {  } { { "MattPart/Mux6Bit.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/Mux6Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126743913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/mux32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/mux32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux32Bit-struct " "Found design unit 1: Mux32Bit-struct" {  } { { "MattPart/Mux32Bit.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/Mux32Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743929 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux32Bit " "Found entity 1: Mux32Bit" {  } { { "MattPart/Mux32Bit.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/Mux32Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126743929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/addfour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/addfour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddFour-rtl " "Found design unit 1: AddFour-rtl" {  } { { "AlecPart/AddFour.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/AddFour.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743960 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddFour " "Found entity 1: AddFour" {  } { { "AlecPart/AddFour.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/AddFour.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126743960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "AlecPart/ALU.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743960 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "AlecPart/ALU.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126743960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-rtl " "Found design unit 1: ALUControlUnit-rtl" {  } { { "AlecPart/ALUControlUnit.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/ALUControlUnit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743982 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "AlecPart/ALUControlUnit.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126743982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/controllogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/controllogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlLogicUnit-rtl " "Found design unit 1: ControlLogicUnit-rtl" {  } { { "AlecPart/ControlLogicUnit.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/ControlLogicUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743982 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlLogicUnit " "Found entity 1: ControlLogicUnit" {  } { { "AlecPart/ControlLogicUnit.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/ControlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126743982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126743982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/secondaryparts/allzero32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/secondaryparts/allzero32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AllZero32-rtl " "Found design unit 1: AllZero32-rtl" {  } { { "AlecPart/SecondaryParts/AllZero32.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/AllZero32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744013 ""} { "Info" "ISGN_ENTITY_NAME" "1 AllZero32 " "Found entity 1: AllZero32" {  } { { "AlecPart/SecondaryParts/AllZero32.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/AllZero32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/secondaryparts/comparator32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/secondaryparts/comparator32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator32bit-Structural " "Found design unit 1: Comparator32bit-Structural" {  } { { "AlecPart/SecondaryParts/Comparator32bit.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/Comparator32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744045 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator32bit " "Found entity 1: Comparator32bit" {  } { { "AlecPart/SecondaryParts/Comparator32bit.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/Comparator32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/secondaryparts/fourbitcla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/secondaryparts/fourbitcla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitCLA-rtl " "Found design unit 1: fourBitCLA-rtl" {  } { { "AlecPart/SecondaryParts/fourBitCLA.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/fourBitCLA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744060 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitCLA " "Found entity 1: fourBitCLA" {  } { { "AlecPart/SecondaryParts/fourBitCLA.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/fourBitCLA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/secondaryparts/mux8x1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/secondaryparts/mux8x1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_32bit-rtl " "Found design unit 1: mux8x1_32bit-rtl" {  } { { "AlecPart/SecondaryParts/mux8x1_32bit.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/mux8x1_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744078 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_32bit " "Found entity 1: mux8x1_32bit" {  } { { "AlecPart/SecondaryParts/mux8x1_32bit.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/mux8x1_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/secondaryparts/thirtytwobitcla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/secondaryparts/thirtytwobitcla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ThirtyTwoBitCLA-rtl " "Found design unit 1: ThirtyTwoBitCLA-rtl" {  } { { "AlecPart/SecondaryParts/ThirtyTwoBitCLA.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/ThirtyTwoBitCLA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744098 ""} { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoBitCLA " "Found entity 1: ThirtyTwoBitCLA" {  } { { "AlecPart/SecondaryParts/ThirtyTwoBitCLA.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/ThirtyTwoBitCLA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/secondaryparts/twoscomplement32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/secondaryparts/twoscomplement32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwosComplement32-rtl " "Found design unit 1: TwosComplement32-rtl" {  } { { "AlecPart/SecondaryParts/TwosComplement32.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/TwosComplement32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744113 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement32 " "Found entity 1: TwosComplement32" {  } { { "AlecPart/SecondaryParts/TwosComplement32.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/TwosComplement32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/bottomshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/bottomshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BottomShifter-shift " "Found design unit 1: BottomShifter-shift" {  } { { "MattPart/BottomShifter.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/BottomShifter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744129 ""} { "Info" "ISGN_ENTITY_NAME" "1 BottomShifter " "Found entity 1: BottomShifter" {  } { { "MattPart/BottomShifter.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/BottomShifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-RTL " "Found design unit 1: D_FF-RTL" {  } { { "MattPart/D_FF.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/D_FF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744145 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "MattPart/D_FF.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/D_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-struc " "Found design unit 1: FullAdder-struc" {  } { { "MattPart/FullAdder.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/FullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744160 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "MattPart/FullAdder.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-struct " "Found design unit 1: HalfAdder-struct" {  } { { "MattPart/HalfAdder.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/HalfAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744182 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "MattPart/HalfAdder.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/HalfAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "MattPart/PC.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744198 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "MattPart/PC.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/signextender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/signextender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-extension " "Found design unit 1: SignExtender-extension" {  } { { "MattPart/SignExtender.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/SignExtender.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744213 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "MattPart/SignExtender.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/SignExtender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/toprightadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/toprightadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopRightAdder-add " "Found design unit 1: TopRightAdder-add" {  } { { "MattPart/TopRightAdder.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/TopRightAdder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744229 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopRightAdder " "Found entity 1: TopRightAdder" {  } { { "MattPart/TopRightAdder.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/TopRightAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/topshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/topshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopShifter-shift " "Found design unit 1: TopShifter-shift" {  } { { "MattPart/TopShifter.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/TopShifter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744244 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopShifter " "Found entity 1: TopShifter" {  } { { "MattPart/TopShifter.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/TopShifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/twoonemultiplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/twoonemultiplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoOneMultiplex-structure " "Found design unit 1: TwoOneMultiplex-structure" {  } { { "MattPart/TwoOneMultiplex.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/TwoOneMultiplex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744260 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoOneMultiplex " "Found entity 1: TwoOneMultiplex" {  } { { "MattPart/TwoOneMultiplex.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/TwoOneMultiplex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-rtl " "Found design unit 1: sram-rtl" {  } { { "Ram/sram.vhd" "" { Text "H:/CEG 3156/Lab2/Ram/sram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744282 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "Ram/sram.vhd" "" { Text "H:/CEG 3156/Lab2/Ram/sram.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile/dflipflopasr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile/dflipflopasr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFlipFlopASR-rtl " "Found design unit 1: DFlipFlopASR-rtl" {  } { { "RegisterFile/DFlipFlopASR.vhd" "" { Text "H:/CEG 3156/Lab2/RegisterFile/DFlipFlopASR.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744298 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlopASR " "Found entity 1: DFlipFlopASR" {  } { { "RegisterFile/DFlipFlopASR.vhd" "" { Text "H:/CEG 3156/Lab2/RegisterFile/DFlipFlopASR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile/eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile/eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-rtl " "Found design unit 1: eightBitRegister-rtl" {  } { { "RegisterFile/eightBitRegister.vhd" "" { Text "H:/CEG 3156/Lab2/RegisterFile/eightBitRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744314 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "RegisterFile/eightBitRegister.vhd" "" { Text "H:/CEG 3156/Lab2/RegisterFile/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile/fivebitdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile/fivebitdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FiveBitDecoder-rtl " "Found design unit 1: FiveBitDecoder-rtl" {  } { { "RegisterFile/FiveBitDecoder.vhd" "" { Text "H:/CEG 3156/Lab2/RegisterFile/FiveBitDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744329 ""} { "Info" "ISGN_ENTITY_NAME" "1 FiveBitDecoder " "Found entity 1: FiveBitDecoder" {  } { { "RegisterFile/FiveBitDecoder.vhd" "" { Text "H:/CEG 3156/Lab2/RegisterFile/FiveBitDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile/registersblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile/registersblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistersBlock-rtl " "Found design unit 1: RegistersBlock-rtl" {  } { { "RegisterFile/RegistersBlock.vhd" "" { Text "H:/CEG 3156/Lab2/RegisterFile/RegistersBlock.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744360 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistersBlock " "Found entity 1: RegistersBlock" {  } { { "RegisterFile/RegistersBlock.vhd" "" { Text "H:/CEG 3156/Lab2/RegisterFile/RegistersBlock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rtl " "Found design unit 1: rom-rtl" {  } { { "Rom/rom.vhd" "" { Text "H:/CEG 3156/Lab2/Rom/rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744382 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Rom/rom.vhd" "" { Text "H:/CEG 3156/Lab2/Rom/rom.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/singlecycleprocessor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom/singlecycleprocessor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleProcessor " "Found entity 1: SingleCycleProcessor" {  } { { "Rom/SingleCycleProcessor.bdf" "" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/secondaryparts/mux8x1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/secondaryparts/mux8x1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_8bit-rtl " "Found design unit 1: mux8x1_8bit-rtl" {  } { { "AlecPart/SecondaryParts/mux8x1_8bit.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/mux8x1_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744413 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_8bit " "Found entity 1: mux8x1_8bit" {  } { { "AlecPart/SecondaryParts/mux8x1_8bit.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/mux8x1_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/secondaryparts/eightbitcla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/secondaryparts/eightbitcla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitCLA-rtl " "Found design unit 1: EightBitCLA-rtl" {  } { { "AlecPart/SecondaryParts/EightBitCLA.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/EightBitCLA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744429 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitCLA " "Found entity 1: EightBitCLA" {  } { { "AlecPart/SecondaryParts/EightBitCLA.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/EightBitCLA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/secondaryparts/twoscomplement8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/secondaryparts/twoscomplement8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwosComplement8-rtl " "Found design unit 1: TwosComplement8-rtl" {  } { { "AlecPart/SecondaryParts/TwosComplement8.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/TwosComplement8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744445 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement8 " "Found entity 1: TwosComplement8" {  } { { "AlecPart/SecondaryParts/TwosComplement8.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/TwosComplement8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/secondaryparts/allzero8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/secondaryparts/allzero8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AllZero8-rtl " "Found design unit 1: AllZero8-rtl" {  } { { "AlecPart/SecondaryParts/AllZero8.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/AllZero8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744481 ""} { "Info" "ISGN_ENTITY_NAME" "1 AllZero8 " "Found entity 1: AllZero8" {  } { { "AlecPart/SecondaryParts/AllZero8.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/AllZero8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alecpart/secondaryparts/comparator8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alecpart/secondaryparts/comparator8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator8bit-Structural " "Found design unit 1: Comparator8bit-Structural" {  } { { "AlecPart/SecondaryParts/Comparator8bit.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/Comparator8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744482 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator8bit " "Found entity 1: Comparator8bit" {  } { { "AlecPart/SecondaryParts/Comparator8bit.vhd" "" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/Comparator8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mattpart/muxnbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mattpart/muxnbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxnBit-struct " "Found design unit 1: MuxnBit-struct" {  } { { "MattPart/MuxnBit.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/MuxnBit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744498 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxnBit " "Found entity 1: MuxnBit" {  } { { "MattPart/MuxnBit.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/MuxnBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/srom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/srom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srom-rtl " "Found design unit 1: srom-rtl" {  } { { "Rom/srom.vhd" "" { Text "H:/CEG 3156/Lab2/Rom/srom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744529 ""} { "Info" "ISGN_ENTITY_NAME" "1 srom " "Found entity 1: srom" {  } { { "Rom/srom.vhd" "" { Text "H:/CEG 3156/Lab2/Rom/srom.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126744529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126744529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor " "Elaborating entity \"SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711126744614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst8 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst8\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst8" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { 352 1304 1512 464 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitCLA ALU:inst8\|EightBitCLA:Adder " "Elaborating entity \"EightBitCLA\" for hierarchy \"ALU:inst8\|EightBitCLA:Adder\"" {  } { { "AlecPart/ALU.vhd" "Adder" { Text "H:/CEG 3156/Lab2/AlecPart/ALU.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitCLA ALU:inst8\|EightBitCLA:Adder\|fourBitCLA:CLA_Lower " "Elaborating entity \"fourBitCLA\" for hierarchy \"ALU:inst8\|EightBitCLA:Adder\|fourBitCLA:CLA_Lower\"" {  } { { "AlecPart/SecondaryParts/EightBitCLA.vhd" "CLA_Lower" { Text "H:/CEG 3156/Lab2/AlecPart/SecondaryParts/EightBitCLA.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement8 ALU:inst8\|TwosComplement8:TwosComp " "Elaborating entity \"TwosComplement8\" for hierarchy \"ALU:inst8\|TwosComplement8:TwosComp\"" {  } { { "AlecPart/ALU.vhd" "TwosComp" { Text "H:/CEG 3156/Lab2/AlecPart/ALU.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator8bit ALU:inst8\|Comparator8bit:Compare " "Elaborating entity \"Comparator8bit\" for hierarchy \"ALU:inst8\|Comparator8bit:Compare\"" {  } { { "AlecPart/ALU.vhd" "Compare" { Text "H:/CEG 3156/Lab2/AlecPart/ALU.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_8bit ALU:inst8\|mux8x1_8bit:MUX " "Elaborating entity \"mux8x1_8bit\" for hierarchy \"ALU:inst8\|mux8x1_8bit:MUX\"" {  } { { "AlecPart/ALU.vhd" "MUX" { Text "H:/CEG 3156/Lab2/AlecPart/ALU.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AllZero8 ALU:inst8\|AllZero8:IsZero " "Elaborating entity \"AllZero8\" for hierarchy \"ALU:inst8\|AllZero8:IsZero\"" {  } { { "AlecPart/ALU.vhd" "IsZero" { Text "H:/CEG 3156/Lab2/AlecPart/ALU.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControlUnit ALUControlUnit:inst7 " "Elaborating entity \"ALUControlUnit\" for hierarchy \"ALUControlUnit:inst7\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst7" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { 624 1056 1272 704 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlLogicUnit ControlLogicUnit:inst4 " "Elaborating entity \"ControlLogicUnit\" for hierarchy \"ControlLogicUnit:inst4\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst4" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { 88 768 984 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srom srom:inst2 " "Elaborating entity \"srom\" for hierarchy \"srom:inst2\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst2" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { 344 248 432 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM srom:inst2\|LPM_ROM:rom0 " "Elaborating entity \"LPM_ROM\" for hierarchy \"srom:inst2\|LPM_ROM:rom0\"" {  } { { "Rom/srom.vhd" "rom0" { Text "H:/CEG 3156/Lab2/Rom/srom.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "srom:inst2\|LPM_ROM:rom0 " "Elaborated megafunction instantiation \"srom:inst2\|LPM_ROM:rom0\"" {  } { { "Rom/srom.vhd" "" { Text "H:/CEG 3156/Lab2/Rom/srom.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711126744861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "srom:inst2\|LPM_ROM:rom0 " "Instantiated megafunction \"srom:inst2\|LPM_ROM:rom0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL UNREGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE rom.mif " "Parameter \"LPM_FILE\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126744861 ""}  } { { "Rom/srom.vhd" "" { Text "H:/CEG 3156/Lab2/Rom/srom.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711126744861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom srom:inst2\|LPM_ROM:rom0\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"srom:inst2\|LPM_ROM:rom0\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745031 ""}
{ "Warning" "WTDFX_ASSERTION" "Can't convert ROM for Cyclone III device family using altsyncram megafunction -- implementing ROM using benchmarking mode by moving output registers to the input side. Power-up states and behavior may be different. " "Assertion warning: Can't convert ROM for Cyclone III device family using altsyncram megafunction -- implementing ROM using benchmarking mode by moving output registers to the input side. Power-up states and behavior may be different." {  } { { "altrom.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altrom.tdf" 176 2 0 } } { "lpm_rom.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Rom/srom.vhd" "" { Text "H:/CEG 3156/Lab2/Rom/srom.vhd" 40 0 0 } } { "Rom/SingleCycleProcessor.bdf" "" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { 344 248 432 424 "inst2" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1711126745046 ""}
{ "Info" "ITDFX_ASSERTION" "Clocko port is used as clock for the address input port " "Assertion information: Clocko port is used as clock for the address input port" {  } { { "altrom.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altrom.tdf" 252 7 0 } } { "lpm_rom.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Rom/srom.vhd" "" { Text "H:/CEG 3156/Lab2/Rom/srom.vhd" 40 0 0 } } { "Rom/SingleCycleProcessor.bdf" "" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { 344 248 432 424 "inst2" "" } } } }  } 0 287000 "Assertion information: %1!s!" 0 0 "Quartus II" 0 -1 1711126745062 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "srom:inst2\|LPM_ROM:rom0\|altrom:srom srom:inst2\|LPM_ROM:rom0 " "Elaborated megafunction instantiation \"srom:inst2\|LPM_ROM:rom0\|altrom:srom\", which is child of megafunction instantiation \"srom:inst2\|LPM_ROM:rom0\"" {  } { { "lpm_rom.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Rom/srom.vhd" "" { Text "H:/CEG 3156/Lab2/Rom/srom.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram srom:inst2\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"srom:inst2\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745279 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "srom:inst2\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block srom:inst2\|LPM_ROM:rom0 " "Elaborated megafunction instantiation \"srom:inst2\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"srom:inst2\|LPM_ROM:rom0\"" {  } { { "altrom.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "Rom/srom.vhd" "" { Text "H:/CEG 3156/Lab2/Rom/srom.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2vv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2vv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2vv " "Found entity 1: altsyncram_2vv" {  } { { "db/altsyncram_2vv.tdf" "" { Text "H:/CEG 3156/Lab2/db/altsyncram_2vv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126745431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126745431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2vv srom:inst2\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block\|altsyncram_2vv:auto_generated " "Elaborating entity \"altsyncram_2vv\" for hierarchy \"srom:inst2\|LPM_ROM:rom0\|altrom:srom\|altsyncram:rom_block\|altsyncram_2vv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745447 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "12 256 12 10 " "12 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 12 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "H:/CEG 3156/Lab2/" 47 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1711126745462 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "H:/CEG 3156/Lab2/" 48 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1711126745462 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "H:/CEG 3156/Lab2/" 49 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1711126745462 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "H:/CEG 3156/Lab2/" 50 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1711126745462 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "H:/CEG 3156/Lab2/" 51 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1711126745462 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "H:/CEG 3156/Lab2/" 52 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1711126745462 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "H:/CEG 3156/Lab2/" 53 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1711126745462 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "H:/CEG 3156/Lab2/" 54 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1711126745462 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "H:/CEG 3156/Lab2/" 55 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1711126745462 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "H:/CEG 3156/Lab2/" 56 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1711126745462 ""}  } { { "H:/CEG 3156/Lab2/rom.mif" "" { Text "H:/CEG 3156/Lab2/rom.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1711126745462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst " "Elaborating entity \"PC\" for hierarchy \"PC:inst\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { 344 16 224 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF PC:inst\|D_FF:\\nFF:0:D_FFk " "Elaborating entity \"D_FF\" for hierarchy \"PC:inst\|D_FF:\\nFF:0:D_FFk\"" {  } { { "MattPart/PC.vhd" "\\nFF:0:D_FFk" { Text "H:/CEG 3156/Lab2/MattPart/PC.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32Bit Mux32Bit:inst14 " "Elaborating entity \"Mux32Bit\" for hierarchy \"Mux32Bit:inst14\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst14" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { -104 2016 2192 8 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoOneMultiplex Mux32Bit:inst14\|TwoOneMultiplex:\\nMux:0:Mux32Bit_K " "Elaborating entity \"TwoOneMultiplex\" for hierarchy \"Mux32Bit:inst14\|TwoOneMultiplex:\\nMux:0:Mux32Bit_K\"" {  } { { "MattPart/Mux32Bit.vhd" "\\nMux:0:Mux32Bit_K" { Text "H:/CEG 3156/Lab2/MattPart/Mux32Bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddFour AddFour:inst1 " "Elaborating entity \"AddFour\" for hierarchy \"AddFour:inst1\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst1" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { -16 248 456 64 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoBitCLA AddFour:inst1\|ThirtyTwoBitCLA:Adder " "Elaborating entity \"ThirtyTwoBitCLA\" for hierarchy \"AddFour:inst1\|ThirtyTwoBitCLA:Adder\"" {  } { { "AlecPart/AddFour.vhd" "Adder" { Text "H:/CEG 3156/Lab2/AlecPart/AddFour.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopRightAdder TopRightAdder:inst9 " "Elaborating entity \"TopRightAdder\" for hierarchy \"TopRightAdder:inst9\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst9" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { 208 1352 1560 320 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder TopRightAdder:inst9\|FullAdder:lsb " "Elaborating entity \"FullAdder\" for hierarchy \"TopRightAdder:inst9\|FullAdder:lsb\"" {  } { { "MattPart/TopRightAdder.vhd" "lsb" { Text "H:/CEG 3156/Lab2/MattPart/TopRightAdder.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BottomShifter BottomShifter:inst10 " "Elaborating entity \"BottomShifter\" for hierarchy \"BottomShifter:inst10\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst10" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { 240 1096 1304 320 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:inst6 " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:inst6\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst6" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { 568 784 992 648 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745900 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_d_output SignExtender.vhd(21) " "VHDL Process Statement warning at SignExtender.vhd(21): signal \"i_d_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MattPart/SignExtender.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/SignExtender.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1711126745900 "|SingleCycleProcessor|SignExtender:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_d_output SignExtender.vhd(22) " "VHDL Process Statement warning at SignExtender.vhd(22): signal \"i_d_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MattPart/SignExtender.vhd" "" { Text "H:/CEG 3156/Lab2/MattPart/SignExtender.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1711126745900 "|SingleCycleProcessor|SignExtender:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitCombiner4with28to32 BitCombiner4with28to32:inst24 " "Elaborating entity \"BitCombiner4with28to32\" for hierarchy \"BitCombiner4with28to32:inst24\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst24" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { -88 904 1120 -8 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopShifter TopShifter:inst3 " "Elaborating entity \"TopShifter\" for hierarchy \"TopShifter:inst3\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst3" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { -88 568 784 -8 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistersBlock RegistersBlock:inst5 " "Elaborating entity \"RegistersBlock\" for hierarchy \"RegistersBlock:inst5\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst5" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { 352 768 1008 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiveBitDecoder RegistersBlock:inst5\|FiveBitDecoder:ReadReg1Decoder " "Elaborating entity \"FiveBitDecoder\" for hierarchy \"RegistersBlock:inst5\|FiveBitDecoder:ReadReg1Decoder\"" {  } { { "RegisterFile/RegistersBlock.vhd" "ReadReg1Decoder" { Text "H:/CEG 3156/Lab2/RegisterFile/RegistersBlock.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister RegistersBlock:inst5\|eightBitRegister:\\Gen_Registers:0:reg " "Elaborating entity \"eightBitRegister\" for hierarchy \"RegistersBlock:inst5\|eightBitRegister:\\Gen_Registers:0:reg\"" {  } { { "RegisterFile/RegistersBlock.vhd" "\\Gen_Registers:0:reg" { Text "H:/CEG 3156/Lab2/RegisterFile/RegistersBlock.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126745985 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_qBar eightBitRegister.vhd(18) " "Verilog HDL or VHDL warning at eightBitRegister.vhd(18): object \"int_qBar\" assigned a value but never read" {  } { { "RegisterFile/eightBitRegister.vhd" "" { Text "H:/CEG 3156/Lab2/RegisterFile/eightBitRegister.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711126745985 "|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:0:reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlopASR RegistersBlock:inst5\|eightBitRegister:\\Gen_Registers:0:reg\|DFlipFlopASR:dFlipFlop0 " "Elaborating entity \"DFlipFlopASR\" for hierarchy \"RegistersBlock:inst5\|eightBitRegister:\\Gen_Registers:0:reg\|DFlipFlopASR:dFlipFlop0\"" {  } { { "RegisterFile/eightBitRegister.vhd" "dFlipFlop0" { Text "H:/CEG 3156/Lab2/RegisterFile/eightBitRegister.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126746001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8Bit Mux8Bit:inst13 " "Elaborating entity \"Mux8Bit\" for hierarchy \"Mux8Bit:inst13\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst13" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { 320 1992 2160 432 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126746748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:inst11 " "Elaborating entity \"sram\" for hierarchy \"sram:inst11\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst11" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { 352 1648 1824 464 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126746786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DP sram:inst11\|LPM_RAM_DP:ram0 " "Elaborating entity \"LPM_RAM_DP\" for hierarchy \"sram:inst11\|LPM_RAM_DP:ram0\"" {  } { { "Ram/sram.vhd" "ram0" { Text "H:/CEG 3156/Lab2/Ram/sram.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126746902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram:inst11\|LPM_RAM_DP:ram0 " "Elaborated megafunction instantiation \"sram:inst11\|LPM_RAM_DP:ram0\"" {  } { { "Ram/sram.vhd" "" { Text "H:/CEG 3156/Lab2/Ram/sram.vhd" 47 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711126746918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram:inst11\|LPM_RAM_DP:ram0 " "Instantiated megafunction \"sram:inst11\|LPM_RAM_DP:ram0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126746918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126746918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126746918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126746918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126746918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_RDADDRESS_CONTROL REGISTERED " "Parameter \"LPM_RDADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126746918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WRADDRESS_CONTROL REGISTERED " "Parameter \"LPM_WRADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126746918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ram.mif " "Parameter \"LPM_FILE\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126746918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DP " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126746918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126746918 ""}  } { { "Ram/sram.vhd" "" { Text "H:/CEG 3156/Lab2/Ram/sram.vhd" 47 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711126746918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram sram:inst11\|LPM_RAM_DP:ram0\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"sram:inst11\|LPM_RAM_DP:ram0\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 81 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126747087 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sram:inst11\|LPM_RAM_DP:ram0\|altdpram:sram sram:inst11\|LPM_RAM_DP:ram0 " "Elaborated megafunction instantiation \"sram:inst11\|LPM_RAM_DP:ram0\|altdpram:sram\", which is child of megafunction instantiation \"sram:inst11\|LPM_RAM_DP:ram0\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 81 3 0 } } { "Ram/sram.vhd" "" { Text "H:/CEG 3156/Lab2/Ram/sram.vhd" 47 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126747103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sram:inst11\|LPM_RAM_DP:ram0\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"sram:inst11\|LPM_RAM_DP:ram0\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126747134 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sram:inst11\|LPM_RAM_DP:ram0\|altdpram:sram\|altsyncram:ram_block sram:inst11\|LPM_RAM_DP:ram0 " "Elaborated megafunction instantiation \"sram:inst11\|LPM_RAM_DP:ram0\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"sram:inst11\|LPM_RAM_DP:ram0\"" {  } { { "altdpram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "Ram/sram.vhd" "" { Text "H:/CEG 3156/Lab2/Ram/sram.vhd" 47 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126747134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ujq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ujq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ujq1 " "Found entity 1: altsyncram_ujq1" {  } { { "db/altsyncram_ujq1.tdf" "" { Text "H:/CEG 3156/Lab2/db/altsyncram_ujq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711126747265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711126747265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ujq1 sram:inst11\|LPM_RAM_DP:ram0\|altdpram:sram\|altsyncram:ram_block\|altsyncram_ujq1:auto_generated " "Elaborating entity \"altsyncram_ujq1\" for hierarchy \"sram:inst11\|LPM_RAM_DP:ram0\|altdpram:sram\|altsyncram:ram_block\|altsyncram_ujq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126747265 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "2 256 2 2 " "2 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "H:/CEG 3156/Lab2/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1711126747265 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "H:/CEG 3156/Lab2/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1711126747265 ""}  } { { "H:/CEG 3156/Lab2/ram.mif" "" { Text "H:/CEG 3156/Lab2/ram.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1711126747265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5Bit Mux5Bit:inst23 " "Elaborating entity \"Mux5Bit\" for hierarchy \"Mux5Bit:inst23\"" {  } { { "Rom/SingleCycleProcessor.bdf" "inst23" { Schematic "H:/CEG 3156/Lab2/Rom/SingleCycleProcessor.bdf" { { 408 528 696 520 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711126747303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711126748004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 12:59:07 2024 " "Processing ended: Fri Mar 22 12:59:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711126748004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711126748004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711126748004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711126748004 ""}
