
*** Running vivado
    with args -log FullControllerBlockDesign_TopLevel_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FullControllerBlockDesign_TopLevel_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source FullControllerBlockDesign_TopLevel_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 504.996 ; gain = 72.922
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: FullControllerBlockDesign_TopLevel_0_0
Command: synth_design -top FullControllerBlockDesign_TopLevel_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12672
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1325.688 ; gain = 407.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FullControllerBlockDesign_TopLevel_0_0' [c:/VivadosBeingAProblem/AES/FullControllerGPIO/FullController2.gen/sources_1/bd/FullControllerBlockDesign/ip/FullControllerBlockDesign_TopLevel_0_0/synth/FullControllerBlockDesign_TopLevel_0_0.vhd:73]
	Parameter DetailK bound to: 5 - type: integer 
	Parameter MaxBitsK bound to: 20 - type: integer 
	Parameter MaxIntegral bound to: 5000000 - type: integer 
	Parameter PWM_Period bound to: 200000 - type: integer 
	Parameter CLK_SPD bound to: 125 - type: integer 
	Parameter MaxPosition bound to: 10000 - type: integer 
	Parameter PositionBits bound to: 14 - type: integer 
	Parameter PIDCLKTS bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'TopLevel' declared at 'C:/VivadosBeingAProblem/AES/FullControllerGPIO/TopLevel.vhd:6' bound to instance 'U0' of component 'TopLevel' [c:/VivadosBeingAProblem/AES/FullControllerGPIO/FullController2.gen/sources_1/bd/FullControllerBlockDesign/ip/FullControllerBlockDesign_TopLevel_0_0/synth/FullControllerBlockDesign_TopLevel_0_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/VivadosBeingAProblem/AES/FullControllerGPIO/TopLevel.vhd:31]
	Parameter max_value bound to: 200000 - type: integer 
	Parameter bitnumber bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'PWM' declared at 'C:/VivadosBeingAProblem/AES/FullControllerGPIO/PWM.vhd:5' bound to instance 'PWMT' of component 'PWM' [C:/VivadosBeingAProblem/AES/FullControllerGPIO/TopLevel.vhd:94]
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/VivadosBeingAProblem/AES/FullControllerGPIO/PWM.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PWM' (0#1) [C:/VivadosBeingAProblem/AES/FullControllerGPIO/PWM.vhd:17]
	Parameter PosiBits bound to: 14 - type: integer 
	Parameter MaxPosition bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'Encoder' declared at 'C:/VivadosBeingAProblem/AES/FullControllerGPIO/Encoder.vhd:5' bound to instance 'EncoderT' of component 'Encoder' [C:/VivadosBeingAProblem/AES/FullControllerGPIO/TopLevel.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Encoder' [C:/VivadosBeingAProblem/AES/FullControllerGPIO/Encoder.vhd:17]
WARNING: [Synth 8-614] signal 'BBB' is read in the process but is not in the sensitivity list [C:/VivadosBeingAProblem/AES/FullControllerGPIO/Encoder.vhd:23]
WARNING: [Synth 8-614] signal 'AAA' is read in the process but is not in the sensitivity list [C:/VivadosBeingAProblem/AES/FullControllerGPIO/Encoder.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Encoder' (0#1) [C:/VivadosBeingAProblem/AES/FullControllerGPIO/Encoder.vhd:17]
	Parameter KBits bound to: 20 - type: integer 
	Parameter KDetail bound to: 100000 - type: integer 
	Parameter IntegralBits bound to: 23 - type: integer 
	Parameter MaxIntegral bound to: 5000000 - type: integer 
	Parameter MaxPositionBits bound to: 14 - type: integer 
	Parameter MaxPower bound to: 200000 - type: integer 
	Parameter MaxPowerBits bound to: 18 - type: integer 
	Parameter PIDCLKTS bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'PID' declared at 'C:/VivadosBeingAProblem/AES/FullControllerGPIO/PID.vhd:6' bound to instance 'PIDT' of component 'PID' [C:/VivadosBeingAProblem/AES/FullControllerGPIO/TopLevel.vhd:122]
INFO: [Synth 8-638] synthesizing module 'PID' [C:/VivadosBeingAProblem/AES/FullControllerGPIO/PID.vhd:29]
WARNING: [Synth 8-614] signal 'Error' is read in the process but is not in the sensitivity list [C:/VivadosBeingAProblem/AES/FullControllerGPIO/PID.vhd:40]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [C:/VivadosBeingAProblem/AES/FullControllerGPIO/PID.vhd:81]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [C:/VivadosBeingAProblem/AES/FullControllerGPIO/PID.vhd:81]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [C:/VivadosBeingAProblem/AES/FullControllerGPIO/PID.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'PID' (0#1) [C:/VivadosBeingAProblem/AES/FullControllerGPIO/PID.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (0#1) [C:/VivadosBeingAProblem/AES/FullControllerGPIO/TopLevel.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'FullControllerBlockDesign_TopLevel_0_0' (0#1) [c:/VivadosBeingAProblem/AES/FullControllerGPIO/FullController2.gen/sources_1/bd/FullControllerBlockDesign/ip/FullControllerBlockDesign_TopLevel_0_0/synth/FullControllerBlockDesign_TopLevel_0_0.vhd:73]
WARNING: [Synth 8-3848] Net ErrorOut in module/entity PID does not have driver. [C:/VivadosBeingAProblem/AES/FullControllerGPIO/PID.vhd:25]
WARNING: [Synth 8-7129] Port ErrorOut in module PID is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1422.754 ; gain = 504.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1422.754 ; gain = 504.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1422.754 ; gain = 504.684
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1422.754 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1522.117 ; gain = 0.027
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 1522.117 ; gain = 604.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 1522.117 ; gain = 604.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 1522.117 ; gain = 604.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 1522.117 ; gain = 604.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   4 Input   15 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP U0/PIDT/POWER9, operation Mode is: A*B.
DSP Report: operator U0/PIDT/POWER9 is absorbed into DSP U0/PIDT/POWER9.
DSP Report: Generating DSP U0/PIDT/POWER10, operation Mode is: A*B.
DSP Report: operator U0/PIDT/POWER10 is absorbed into DSP U0/PIDT/POWER10.
DSP Report: operator U0/PIDT/POWER10 is absorbed into DSP U0/PIDT/POWER10.
DSP Report: Generating DSP U0/PIDT/POWER10, operation Mode is: A*B2.
DSP Report: register U0/PIDT/POWER10 is absorbed into DSP U0/PIDT/POWER10.
DSP Report: operator U0/PIDT/POWER10 is absorbed into DSP U0/PIDT/POWER10.
DSP Report: operator U0/PIDT/POWER10 is absorbed into DSP U0/PIDT/POWER10.
DSP Report: Generating DSP U0/PIDT/POWER8, operation Mode is: PCIN+A:B+C.
DSP Report: operator U0/PIDT/POWER8 is absorbed into DSP U0/PIDT/POWER8.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 1522.117 ; gain = 604.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                            | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PID                                    | A*B         | 21     | 15     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PID                                    | A*B         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FullControllerBlockDesign_TopLevel_0_0 | A*B2        | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FullControllerBlockDesign_TopLevel_0_0 | PCIN+A:B+C  | 14     | 18     | 32     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:41 . Memory (MB): peak = 1522.117 ; gain = 604.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:41 . Memory (MB): peak = 1522.117 ; gain = 604.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:43 . Memory (MB): peak = 1528.461 ; gain = 610.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:02:01 . Memory (MB): peak = 1543.211 ; gain = 625.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:02:01 . Memory (MB): peak = 1543.211 ; gain = 625.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:02:01 . Memory (MB): peak = 1543.211 ; gain = 625.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:02:01 . Memory (MB): peak = 1543.211 ; gain = 625.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:02:01 . Memory (MB): peak = 1543.211 ; gain = 625.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:02:01 . Memory (MB): peak = 1543.211 ; gain = 625.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                            | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PID                                    | A*B         | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PID                                    | A*B         | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FullControllerBlockDesign_TopLevel_0_0 | A*B'        | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FullControllerBlockDesign_TopLevel_0_0 | PCIN+A:B+C  | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   157|
|2     |DSP48E1 |     4|
|5     |LUT1    |    96|
|6     |LUT2    |   235|
|7     |LUT3    |   173|
|8     |LUT4    |    92|
|9     |LUT5    |   228|
|10    |LUT6    |   235|
|11    |FDCE    |    78|
|12    |FDPE    |    17|
|13    |FDRE    |    37|
|14    |LDC     |    17|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:02:01 . Memory (MB): peak = 1543.211 ; gain = 625.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:56 . Memory (MB): peak = 1543.211 ; gain = 525.777
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:02:01 . Memory (MB): peak = 1543.211 ; gain = 625.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1555.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'FullControllerBlockDesign_TopLevel_0_0' is not ideal for floorplanning, since the cellview 'PID' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1561.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LDC => LDCE: 17 instances

Synth Design complete, checksum: ec134668
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:02:09 . Memory (MB): peak = 1561.926 ; gain = 1021.496
INFO: [Common 17-1381] The checkpoint 'C:/VivadosBeingAProblem/AES/FullControllerGPIO/FullController2.runs/FullControllerBlockDesign_TopLevel_0_0_synth_1/FullControllerBlockDesign_TopLevel_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/VivadosBeingAProblem/AES/FullControllerGPIO/FullController2.runs/FullControllerBlockDesign_TopLevel_0_0_synth_1/FullControllerBlockDesign_TopLevel_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FullControllerBlockDesign_TopLevel_0_0_utilization_synth.rpt -pb FullControllerBlockDesign_TopLevel_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 15 09:47:02 2025...
