@W: MT530 :"d:\project\program\quartus\eda\hc194\hdl\hc194.v":7:0:7:5|Found inferred clock HC194|Clk which controls 4 sequential elements including Q[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
