Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep 28 17:06:57 2022
| Host         : LAPTOP-D0N4R0A7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_basicIO_control_sets_placed.rpt
| Design       : fpga_basicIO
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-----------------------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                          Enable Signal                          |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+-----------------------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  inst_circuito/inst_control/s_disp_reg_i_2_n_0 |                                                                 |                                  |                1 |              1 |         1.00 |
| ~inst_circuito/inst_control/currstate[3]       |                                                                 |                                  |                1 |              1 |         1.00 |
|  inst_clkdiv/CLK                               |                                                                 |                                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                 | inst_circuito/inst_control/FSM_sequential_currstate[3]_i_1_n_0  |                                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | inst_circuito/inst_control/E[0]                                 |                                  |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG                                 | inst_circuito/inst_control/FSM_sequential_currstate_reg[1]_0[0] | inst_circuito/inst_control/SR[0] |                5 |             12 |         2.40 |
|  inst_clkdiv/clk10hz                           |                                                                 |                                  |               12 |             21 |         1.75 |
|  clk_IBUF_BUFG                                 |                                                                 | inst_clkdiv/clear                |                6 |             24 |         4.00 |
+------------------------------------------------+-----------------------------------------------------------------+----------------------------------+------------------+----------------+--------------+


