<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>fm10k_type.h source code [linux-4.18.y/drivers/net/fm10k/base/fm10k_type.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="fm10k_bus_info,fm10k_bus_payload,fm10k_bus_speed,fm10k_bus_width,fm10k_dglort_cfg,fm10k_dglortdec_idx,fm10k_fault,fm10k_ftag,fm10k_fum_fault,fm10k_hw,fm10k_hw_stat,fm10k_hw_stats,fm10k_hw_stats_q,fm10k_int_source,fm10k_iov_info,fm10k_iov_ops,fm10k_mac_info,fm10k_mac_ops,fm10k_mac_type,fm10k_pca_fault,fm10k_rdesc_pkt_type,fm10k_rdesc_rss_type,fm10k_rx_desc,fm10k_rxdesc_xc,fm10k_swapi_info,fm10k_swapi_table_info,fm10k_thi_fault,fm10k_timestamp_modes,fm10k_tx_desc,fm10k_tx_desc_cache,fm10k_vf_info,fm10k_xcast_modes "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/net/fm10k/base/fm10k_type.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.18.y</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>fm10k</a>/<a href='./'>base</a>/<a href='fm10k_type.h.html'>fm10k_type.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2013 - 2015, Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i></i></td></tr>
<tr><th id="32">32</th><td><i>***************************************************************************/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_FM10K_TYPE_H_">_FM10K_TYPE_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_FM10K_TYPE_H_" data-ref="_M/_FM10K_TYPE_H_">_FM10K_TYPE_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/* forward declaration */</i></td></tr>
<tr><th id="38">38</th><td><b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="fm10k_osdep.h.html">"fm10k_osdep.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="fm10k_mbx.h.html">"fm10k_mbx.h"</a></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/FM10K_INTEL_VENDOR_ID" data-ref="_M/FM10K_INTEL_VENDOR_ID">FM10K_INTEL_VENDOR_ID</dfn>		0x8086</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/FM10K_DEV_ID_PF" data-ref="_M/FM10K_DEV_ID_PF">FM10K_DEV_ID_PF</dfn>			0x15A4</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/FM10K_DEV_ID_VF" data-ref="_M/FM10K_DEV_ID_VF">FM10K_DEV_ID_VF</dfn>			0x15A5</u></td></tr>
<tr><th id="46">46</th><td><u>#<span data-ppcond="46">ifdef</span> <a class="macro" href="fm10k_osdep.h.html#50" data-ref="_M/BOULDER_RAPIDS_HW">BOULDER_RAPIDS_HW</a></u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/FM10K_DEV_ID_SDI_FM10420_QDA2" data-ref="_M/FM10K_DEV_ID_SDI_FM10420_QDA2">FM10K_DEV_ID_SDI_FM10420_QDA2</dfn>	0x15D0</u></td></tr>
<tr><th id="48">48</th><td><u>#<span data-ppcond="46">endif</span> /* BOULDER_RAPIDS_HW */</u></td></tr>
<tr><th id="49">49</th><td><u>#<span data-ppcond="49">ifdef</span> <span class="macro" data-ref="_M/ATWOOD_CHANNEL_HW">ATWOOD_CHANNEL_HW</span></u></td></tr>
<tr><th id="50">50</th><td><u>#define FM10K_DEV_ID_SDI_FM10420_DA2	0x15D5</u></td></tr>
<tr><th id="51">51</th><td><u>#<span data-ppcond="49">endif</span> /* ATWOOD_CHANNEL_HW */</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#<span data-ppcond="53">ifndef</span> <span class="macro" data-ref="_M/LINUX_MACROS">LINUX_MACROS</span></u></td></tr>
<tr><th id="54">54</th><td><u>#<span data-ppcond="54">ifndef</span> <span class="macro" data-ref="_M/BIT">BIT</span></u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/BIT" data-ref="_M/BIT">BIT</dfn>(a) (1UL &lt;&lt; (a))</u></td></tr>
<tr><th id="56">56</th><td><u>#<span data-ppcond="54">endif</span></u></td></tr>
<tr><th id="57">57</th><td><u>#<span data-ppcond="53">endif</span> /* LINUX_MACROS */</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/FM10K_MAX_QUEUES" data-ref="_M/FM10K_MAX_QUEUES">FM10K_MAX_QUEUES</dfn>		256</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/FM10K_MAX_QUEUES_PF" data-ref="_M/FM10K_MAX_QUEUES_PF">FM10K_MAX_QUEUES_PF</dfn>		128</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/FM10K_MAX_QUEUES_POOL" data-ref="_M/FM10K_MAX_QUEUES_POOL">FM10K_MAX_QUEUES_POOL</dfn>		16</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/FM10K_48_BIT_MASK" data-ref="_M/FM10K_48_BIT_MASK">FM10K_48_BIT_MASK</dfn>		0x0000FFFFFFFFFFFFull</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/FM10K_STAT_VALID" data-ref="_M/FM10K_STAT_VALID">FM10K_STAT_VALID</dfn>		0x80000000</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i>/* PCI Bus Info */</i></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_LINK_CAP" data-ref="_M/FM10K_PCIE_LINK_CAP">FM10K_PCIE_LINK_CAP</dfn>		0x7C</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_LINK_STATUS" data-ref="_M/FM10K_PCIE_LINK_STATUS">FM10K_PCIE_LINK_STATUS</dfn>		0x82</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_LINK_WIDTH" data-ref="_M/FM10K_PCIE_LINK_WIDTH">FM10K_PCIE_LINK_WIDTH</dfn>		0x3F0</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_LINK_WIDTH_1" data-ref="_M/FM10K_PCIE_LINK_WIDTH_1">FM10K_PCIE_LINK_WIDTH_1</dfn>		0x10</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_LINK_WIDTH_2" data-ref="_M/FM10K_PCIE_LINK_WIDTH_2">FM10K_PCIE_LINK_WIDTH_2</dfn>		0x20</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_LINK_WIDTH_4" data-ref="_M/FM10K_PCIE_LINK_WIDTH_4">FM10K_PCIE_LINK_WIDTH_4</dfn>		0x40</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_LINK_WIDTH_8" data-ref="_M/FM10K_PCIE_LINK_WIDTH_8">FM10K_PCIE_LINK_WIDTH_8</dfn>		0x80</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_LINK_SPEED" data-ref="_M/FM10K_PCIE_LINK_SPEED">FM10K_PCIE_LINK_SPEED</dfn>		0xF</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_LINK_SPEED_2500" data-ref="_M/FM10K_PCIE_LINK_SPEED_2500">FM10K_PCIE_LINK_SPEED_2500</dfn>	0x1</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_LINK_SPEED_5000" data-ref="_M/FM10K_PCIE_LINK_SPEED_5000">FM10K_PCIE_LINK_SPEED_5000</dfn>	0x2</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_LINK_SPEED_8000" data-ref="_M/FM10K_PCIE_LINK_SPEED_8000">FM10K_PCIE_LINK_SPEED_8000</dfn>	0x3</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/* PCIe payload size */</i></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_DEV_CAP" data-ref="_M/FM10K_PCIE_DEV_CAP">FM10K_PCIE_DEV_CAP</dfn>			0x74</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_DEV_CAP_PAYLOAD" data-ref="_M/FM10K_PCIE_DEV_CAP_PAYLOAD">FM10K_PCIE_DEV_CAP_PAYLOAD</dfn>		0x07</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_DEV_CAP_PAYLOAD_128" data-ref="_M/FM10K_PCIE_DEV_CAP_PAYLOAD_128">FM10K_PCIE_DEV_CAP_PAYLOAD_128</dfn>		0x00</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_DEV_CAP_PAYLOAD_256" data-ref="_M/FM10K_PCIE_DEV_CAP_PAYLOAD_256">FM10K_PCIE_DEV_CAP_PAYLOAD_256</dfn>		0x01</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_DEV_CAP_PAYLOAD_512" data-ref="_M/FM10K_PCIE_DEV_CAP_PAYLOAD_512">FM10K_PCIE_DEV_CAP_PAYLOAD_512</dfn>		0x02</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_DEV_CTRL" data-ref="_M/FM10K_PCIE_DEV_CTRL">FM10K_PCIE_DEV_CTRL</dfn>			0x78</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_DEV_CTRL_PAYLOAD" data-ref="_M/FM10K_PCIE_DEV_CTRL_PAYLOAD">FM10K_PCIE_DEV_CTRL_PAYLOAD</dfn>		0xE0</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_DEV_CTRL_PAYLOAD_128" data-ref="_M/FM10K_PCIE_DEV_CTRL_PAYLOAD_128">FM10K_PCIE_DEV_CTRL_PAYLOAD_128</dfn>		0x00</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_DEV_CTRL_PAYLOAD_256" data-ref="_M/FM10K_PCIE_DEV_CTRL_PAYLOAD_256">FM10K_PCIE_DEV_CTRL_PAYLOAD_256</dfn>		0x20</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_DEV_CTRL_PAYLOAD_512" data-ref="_M/FM10K_PCIE_DEV_CTRL_PAYLOAD_512">FM10K_PCIE_DEV_CTRL_PAYLOAD_512</dfn>		0x40</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>/* PCIe MSI-X Capability info */</i></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCI_MSIX_MSG_CTRL" data-ref="_M/FM10K_PCI_MSIX_MSG_CTRL">FM10K_PCI_MSIX_MSG_CTRL</dfn>			0xB2</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCI_MSIX_MSG_CTRL_TBL_SZ_MASK" data-ref="_M/FM10K_PCI_MSIX_MSG_CTRL_TBL_SZ_MASK">FM10K_PCI_MSIX_MSG_CTRL_TBL_SZ_MASK</dfn>	0x7FF</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/FM10K_MAX_MSIX_VECTORS" data-ref="_M/FM10K_MAX_MSIX_VECTORS">FM10K_MAX_MSIX_VECTORS</dfn>			256</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/FM10K_MAX_VECTORS_PF" data-ref="_M/FM10K_MAX_VECTORS_PF">FM10K_MAX_VECTORS_PF</dfn>			256</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/FM10K_MAX_VECTORS_POOL" data-ref="_M/FM10K_MAX_VECTORS_POOL">FM10K_MAX_VECTORS_POOL</dfn>			32</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/* PCIe SR-IOV Info */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_SRIOV_CTRL" data-ref="_M/FM10K_PCIE_SRIOV_CTRL">FM10K_PCIE_SRIOV_CTRL</dfn>			0x190</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCIE_SRIOV_CTRL_VFARI" data-ref="_M/FM10K_PCIE_SRIOV_CTRL_VFARI">FM10K_PCIE_SRIOV_CTRL_VFARI</dfn>		0x10</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/FM10K_SUCCESS" data-ref="_M/FM10K_SUCCESS">FM10K_SUCCESS</dfn>				0</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/FM10K_ERR_DEVICE_NOT_SUPPORTED" data-ref="_M/FM10K_ERR_DEVICE_NOT_SUPPORTED">FM10K_ERR_DEVICE_NOT_SUPPORTED</dfn>		-1</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/FM10K_ERR_PARAM" data-ref="_M/FM10K_ERR_PARAM">FM10K_ERR_PARAM</dfn>				-2</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/FM10K_ERR_NO_RESOURCES" data-ref="_M/FM10K_ERR_NO_RESOURCES">FM10K_ERR_NO_RESOURCES</dfn>			-3</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/FM10K_ERR_REQUESTS_PENDING" data-ref="_M/FM10K_ERR_REQUESTS_PENDING">FM10K_ERR_REQUESTS_PENDING</dfn>		-4</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/FM10K_ERR_RESET_REQUESTED" data-ref="_M/FM10K_ERR_RESET_REQUESTED">FM10K_ERR_RESET_REQUESTED</dfn>		-5</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/FM10K_ERR_DMA_PENDING" data-ref="_M/FM10K_ERR_DMA_PENDING">FM10K_ERR_DMA_PENDING</dfn>			-6</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/FM10K_ERR_RESET_FAILED" data-ref="_M/FM10K_ERR_RESET_FAILED">FM10K_ERR_RESET_FAILED</dfn>			-7</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/FM10K_ERR_INVALID_MAC_ADDR" data-ref="_M/FM10K_ERR_INVALID_MAC_ADDR">FM10K_ERR_INVALID_MAC_ADDR</dfn>		-8</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/FM10K_ERR_INVALID_VALUE" data-ref="_M/FM10K_ERR_INVALID_VALUE">FM10K_ERR_INVALID_VALUE</dfn>			-9</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/FM10K_NOT_IMPLEMENTED" data-ref="_M/FM10K_NOT_IMPLEMENTED">FM10K_NOT_IMPLEMENTED</dfn>			0x7FFFFFFF</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/UNREFERENCED_XPARAMETER" data-ref="_M/UNREFERENCED_XPARAMETER">UNREFERENCED_XPARAMETER</dfn></u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/UNREFERENCED_1PARAMETER" data-ref="_M/UNREFERENCED_1PARAMETER">UNREFERENCED_1PARAMETER</dfn>(_p) (_p)</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/UNREFERENCED_2PARAMETER" data-ref="_M/UNREFERENCED_2PARAMETER">UNREFERENCED_2PARAMETER</dfn>(_p, _q)	    do { (_p); (_q); } while (0)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/UNREFERENCED_3PARAMETER" data-ref="_M/UNREFERENCED_3PARAMETER">UNREFERENCED_3PARAMETER</dfn>(_p, _q, _r) do { (_p); (_q); (_r); } while (0)</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i>/* Start of PF registers */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/FM10K_CTRL" data-ref="_M/FM10K_CTRL">FM10K_CTRL</dfn>		0x0000</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/FM10K_CTRL_BAR4_ALLOWED" data-ref="_M/FM10K_CTRL_BAR4_ALLOWED">FM10K_CTRL_BAR4_ALLOWED</dfn>			0x00000004</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/FM10K_CTRL_EXT" data-ref="_M/FM10K_CTRL_EXT">FM10K_CTRL_EXT</dfn>		0x0001</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/FM10K_GCR" data-ref="_M/FM10K_GCR">FM10K_GCR</dfn>		0x0003</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/FM10K_GCR_EXT" data-ref="_M/FM10K_GCR_EXT">FM10K_GCR_EXT</dfn>		0x0005</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i>/* Interrupt control registers */</i></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/FM10K_EICR" data-ref="_M/FM10K_EICR">FM10K_EICR</dfn>		0x0006</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/FM10K_EICR_PCA_FAULT" data-ref="_M/FM10K_EICR_PCA_FAULT">FM10K_EICR_PCA_FAULT</dfn>			0x00000001</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/FM10K_EICR_THI_FAULT" data-ref="_M/FM10K_EICR_THI_FAULT">FM10K_EICR_THI_FAULT</dfn>			0x00000004</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/FM10K_EICR_FUM_FAULT" data-ref="_M/FM10K_EICR_FUM_FAULT">FM10K_EICR_FUM_FAULT</dfn>			0x00000020</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/FM10K_EICR_FAULT_MASK" data-ref="_M/FM10K_EICR_FAULT_MASK">FM10K_EICR_FAULT_MASK</dfn>			0x0000003F</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/FM10K_EICR_MAILBOX" data-ref="_M/FM10K_EICR_MAILBOX">FM10K_EICR_MAILBOX</dfn>			0x00000040</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/FM10K_EICR_SWITCHREADY" data-ref="_M/FM10K_EICR_SWITCHREADY">FM10K_EICR_SWITCHREADY</dfn>			0x00000080</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/FM10K_EICR_SWITCHNOTREADY" data-ref="_M/FM10K_EICR_SWITCHNOTREADY">FM10K_EICR_SWITCHNOTREADY</dfn>		0x00000100</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/FM10K_EICR_SWITCHINTERRUPT" data-ref="_M/FM10K_EICR_SWITCHINTERRUPT">FM10K_EICR_SWITCHINTERRUPT</dfn>		0x00000200</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/FM10K_EICR_SRAMERROR" data-ref="_M/FM10K_EICR_SRAMERROR">FM10K_EICR_SRAMERROR</dfn>			0x00000400</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/FM10K_EICR_VFLR" data-ref="_M/FM10K_EICR_VFLR">FM10K_EICR_VFLR</dfn>				0x00000800</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/FM10K_EICR_MAXHOLDTIME" data-ref="_M/FM10K_EICR_MAXHOLDTIME">FM10K_EICR_MAXHOLDTIME</dfn>			0x00001000</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/FM10K_EIMR" data-ref="_M/FM10K_EIMR">FM10K_EIMR</dfn>		0x0007</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/FM10K_EIMR_PCA_FAULT" data-ref="_M/FM10K_EIMR_PCA_FAULT">FM10K_EIMR_PCA_FAULT</dfn>			0x00000001</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/FM10K_EIMR_THI_FAULT" data-ref="_M/FM10K_EIMR_THI_FAULT">FM10K_EIMR_THI_FAULT</dfn>			0x00000010</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/FM10K_EIMR_FUM_FAULT" data-ref="_M/FM10K_EIMR_FUM_FAULT">FM10K_EIMR_FUM_FAULT</dfn>			0x00000400</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/FM10K_EIMR_MAILBOX" data-ref="_M/FM10K_EIMR_MAILBOX">FM10K_EIMR_MAILBOX</dfn>			0x00001000</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/FM10K_EIMR_SWITCHREADY" data-ref="_M/FM10K_EIMR_SWITCHREADY">FM10K_EIMR_SWITCHREADY</dfn>			0x00004000</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/FM10K_EIMR_SWITCHNOTREADY" data-ref="_M/FM10K_EIMR_SWITCHNOTREADY">FM10K_EIMR_SWITCHNOTREADY</dfn>		0x00010000</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/FM10K_EIMR_SWITCHINTERRUPT" data-ref="_M/FM10K_EIMR_SWITCHINTERRUPT">FM10K_EIMR_SWITCHINTERRUPT</dfn>		0x00040000</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/FM10K_EIMR_SRAMERROR" data-ref="_M/FM10K_EIMR_SRAMERROR">FM10K_EIMR_SRAMERROR</dfn>			0x00100000</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/FM10K_EIMR_VFLR" data-ref="_M/FM10K_EIMR_VFLR">FM10K_EIMR_VFLR</dfn>				0x00400000</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/FM10K_EIMR_MAXHOLDTIME" data-ref="_M/FM10K_EIMR_MAXHOLDTIME">FM10K_EIMR_MAXHOLDTIME</dfn>			0x01000000</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/FM10K_EIMR_ALL" data-ref="_M/FM10K_EIMR_ALL">FM10K_EIMR_ALL</dfn>				0x55555555</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/FM10K_EIMR_DISABLE" data-ref="_M/FM10K_EIMR_DISABLE">FM10K_EIMR_DISABLE</dfn>(NAME)		((FM10K_EIMR_ ## NAME) &lt;&lt; 0)</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/FM10K_EIMR_ENABLE" data-ref="_M/FM10K_EIMR_ENABLE">FM10K_EIMR_ENABLE</dfn>(NAME)			((FM10K_EIMR_ ## NAME) &lt;&lt; 1)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/FM10K_FAULT_ADDR_LO" data-ref="_M/FM10K_FAULT_ADDR_LO">FM10K_FAULT_ADDR_LO</dfn>		0x0</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/FM10K_FAULT_ADDR_HI" data-ref="_M/FM10K_FAULT_ADDR_HI">FM10K_FAULT_ADDR_HI</dfn>		0x1</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/FM10K_FAULT_SPECINFO" data-ref="_M/FM10K_FAULT_SPECINFO">FM10K_FAULT_SPECINFO</dfn>		0x2</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/FM10K_FAULT_FUNC" data-ref="_M/FM10K_FAULT_FUNC">FM10K_FAULT_FUNC</dfn>		0x3</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/FM10K_FAULT_SIZE" data-ref="_M/FM10K_FAULT_SIZE">FM10K_FAULT_SIZE</dfn>		0x4</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/FM10K_FAULT_FUNC_VALID" data-ref="_M/FM10K_FAULT_FUNC_VALID">FM10K_FAULT_FUNC_VALID</dfn>			0x00008000</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/FM10K_FAULT_FUNC_PF" data-ref="_M/FM10K_FAULT_FUNC_PF">FM10K_FAULT_FUNC_PF</dfn>			0x00004000</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/FM10K_FAULT_FUNC_VF_MASK" data-ref="_M/FM10K_FAULT_FUNC_VF_MASK">FM10K_FAULT_FUNC_VF_MASK</dfn>		0x00003F00</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/FM10K_FAULT_FUNC_VF_SHIFT" data-ref="_M/FM10K_FAULT_FUNC_VF_SHIFT">FM10K_FAULT_FUNC_VF_SHIFT</dfn>		8</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/FM10K_FAULT_FUNC_TYPE_MASK" data-ref="_M/FM10K_FAULT_FUNC_TYPE_MASK">FM10K_FAULT_FUNC_TYPE_MASK</dfn>		0x000000FF</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/FM10K_PCA_FAULT" data-ref="_M/FM10K_PCA_FAULT">FM10K_PCA_FAULT</dfn>		0x0008</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/FM10K_THI_FAULT" data-ref="_M/FM10K_THI_FAULT">FM10K_THI_FAULT</dfn>		0x0010</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/FM10K_FUM_FAULT" data-ref="_M/FM10K_FUM_FAULT">FM10K_FUM_FAULT</dfn>		0x001C</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i>/* Rx queue timeout indicator */</i></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/FM10K_MAXHOLDQ" data-ref="_M/FM10K_MAXHOLDQ">FM10K_MAXHOLDQ</dfn>(_n)	((_n) + 0x0020)</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i>/* Switch Manager info */</i></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/FM10K_SM_AREA" data-ref="_M/FM10K_SM_AREA">FM10K_SM_AREA</dfn>(_n)	((_n) + 0x0028)</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><i>/* GLORT mapping registers */</i></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/FM10K_DGLORTMAP" data-ref="_M/FM10K_DGLORTMAP">FM10K_DGLORTMAP</dfn>(_n)	((_n) + 0x0030)</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/FM10K_DGLORT_COUNT" data-ref="_M/FM10K_DGLORT_COUNT">FM10K_DGLORT_COUNT</dfn>			8</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/FM10K_DGLORTMAP_MASK_SHIFT" data-ref="_M/FM10K_DGLORTMAP_MASK_SHIFT">FM10K_DGLORTMAP_MASK_SHIFT</dfn>		16</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/FM10K_DGLORTMAP_ANY" data-ref="_M/FM10K_DGLORTMAP_ANY">FM10K_DGLORTMAP_ANY</dfn>			0x00000000</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/FM10K_DGLORTMAP_NONE" data-ref="_M/FM10K_DGLORTMAP_NONE">FM10K_DGLORTMAP_NONE</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/FM10K_DGLORTMAP_ZERO" data-ref="_M/FM10K_DGLORTMAP_ZERO">FM10K_DGLORTMAP_ZERO</dfn>			0xFFFF0000</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/FM10K_DGLORTDEC" data-ref="_M/FM10K_DGLORTDEC">FM10K_DGLORTDEC</dfn>(_n)	((_n) + 0x0038)</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/FM10K_DGLORTDEC_VSILENGTH_SHIFT" data-ref="_M/FM10K_DGLORTDEC_VSILENGTH_SHIFT">FM10K_DGLORTDEC_VSILENGTH_SHIFT</dfn>		4</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/FM10K_DGLORTDEC_VSIBASE_SHIFT" data-ref="_M/FM10K_DGLORTDEC_VSIBASE_SHIFT">FM10K_DGLORTDEC_VSIBASE_SHIFT</dfn>		7</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/FM10K_DGLORTDEC_PCLENGTH_SHIFT" data-ref="_M/FM10K_DGLORTDEC_PCLENGTH_SHIFT">FM10K_DGLORTDEC_PCLENGTH_SHIFT</dfn>		14</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/FM10K_DGLORTDEC_QBASE_SHIFT" data-ref="_M/FM10K_DGLORTDEC_QBASE_SHIFT">FM10K_DGLORTDEC_QBASE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/FM10K_DGLORTDEC_RSSLENGTH_SHIFT" data-ref="_M/FM10K_DGLORTDEC_RSSLENGTH_SHIFT">FM10K_DGLORTDEC_RSSLENGTH_SHIFT</dfn>		24</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/FM10K_DGLORTDEC_INNERRSS_ENABLE" data-ref="_M/FM10K_DGLORTDEC_INNERRSS_ENABLE">FM10K_DGLORTDEC_INNERRSS_ENABLE</dfn>		0x08000000</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/FM10K_TUNNEL_CFG" data-ref="_M/FM10K_TUNNEL_CFG">FM10K_TUNNEL_CFG</dfn>	0x0040</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/FM10K_TUNNEL_CFG_NVGRE_SHIFT" data-ref="_M/FM10K_TUNNEL_CFG_NVGRE_SHIFT">FM10K_TUNNEL_CFG_NVGRE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/FM10K_TUNNEL_CFG_GENEVE" data-ref="_M/FM10K_TUNNEL_CFG_GENEVE">FM10K_TUNNEL_CFG_GENEVE</dfn>	0x0041</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/FM10K_SWPRI_MAP" data-ref="_M/FM10K_SWPRI_MAP">FM10K_SWPRI_MAP</dfn>(_n)	((_n) + 0x0050)</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/FM10K_SWPRI_MAX" data-ref="_M/FM10K_SWPRI_MAX">FM10K_SWPRI_MAX</dfn>		16</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/FM10K_RSSRK" data-ref="_M/FM10K_RSSRK">FM10K_RSSRK</dfn>(_n, _m)	(((_n) * 0x10) + (_m) + 0x0800)</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/FM10K_RSSRK_SIZE" data-ref="_M/FM10K_RSSRK_SIZE">FM10K_RSSRK_SIZE</dfn>	10</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/FM10K_RSSRK_ENTRIES_PER_REG" data-ref="_M/FM10K_RSSRK_ENTRIES_PER_REG">FM10K_RSSRK_ENTRIES_PER_REG</dfn>		4</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/FM10K_RETA" data-ref="_M/FM10K_RETA">FM10K_RETA</dfn>(_n, _m)	(((_n) * 0x20) + (_m) + 0x1000)</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/FM10K_RETA_SIZE" data-ref="_M/FM10K_RETA_SIZE">FM10K_RETA_SIZE</dfn>		32</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/FM10K_RETA_ENTRIES_PER_REG" data-ref="_M/FM10K_RETA_ENTRIES_PER_REG">FM10K_RETA_ENTRIES_PER_REG</dfn>		4</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/FM10K_MAX_RSS_INDICES" data-ref="_M/FM10K_MAX_RSS_INDICES">FM10K_MAX_RSS_INDICES</dfn>	128</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><i>/* Rate limiting registers */</i></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/FM10K_TC_CREDIT" data-ref="_M/FM10K_TC_CREDIT">FM10K_TC_CREDIT</dfn>(_n)	((_n) + 0x2000)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/FM10K_TC_CREDIT_CREDIT_MASK" data-ref="_M/FM10K_TC_CREDIT_CREDIT_MASK">FM10K_TC_CREDIT_CREDIT_MASK</dfn>		0x001FFFFF</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/FM10K_TC_MAXCREDIT" data-ref="_M/FM10K_TC_MAXCREDIT">FM10K_TC_MAXCREDIT</dfn>(_n)	((_n) + 0x2040)</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/FM10K_TC_MAXCREDIT_64K" data-ref="_M/FM10K_TC_MAXCREDIT_64K">FM10K_TC_MAXCREDIT_64K</dfn>			0x00010000</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/FM10K_TC_RATE" data-ref="_M/FM10K_TC_RATE">FM10K_TC_RATE</dfn>(_n)	((_n) + 0x2080)</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/FM10K_TC_RATE_QUANTA_MASK" data-ref="_M/FM10K_TC_RATE_QUANTA_MASK">FM10K_TC_RATE_QUANTA_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/FM10K_TC_RATE_INTERVAL_4US_GEN1" data-ref="_M/FM10K_TC_RATE_INTERVAL_4US_GEN1">FM10K_TC_RATE_INTERVAL_4US_GEN1</dfn>		0x00020000</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/FM10K_TC_RATE_INTERVAL_4US_GEN2" data-ref="_M/FM10K_TC_RATE_INTERVAL_4US_GEN2">FM10K_TC_RATE_INTERVAL_4US_GEN2</dfn>		0x00040000</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/FM10K_TC_RATE_INTERVAL_4US_GEN3" data-ref="_M/FM10K_TC_RATE_INTERVAL_4US_GEN3">FM10K_TC_RATE_INTERVAL_4US_GEN3</dfn>		0x00080000</u></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><i>/* DMA control registers */</i></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL" data-ref="_M/FM10K_DMA_CTRL">FM10K_DMA_CTRL</dfn>		0x20C3</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL_TX_ENABLE" data-ref="_M/FM10K_DMA_CTRL_TX_ENABLE">FM10K_DMA_CTRL_TX_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL_TX_ACTIVE" data-ref="_M/FM10K_DMA_CTRL_TX_ACTIVE">FM10K_DMA_CTRL_TX_ACTIVE</dfn>		0x00000008</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL_RX_ENABLE" data-ref="_M/FM10K_DMA_CTRL_RX_ENABLE">FM10K_DMA_CTRL_RX_ENABLE</dfn>		0x00000010</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL_RX_ACTIVE" data-ref="_M/FM10K_DMA_CTRL_RX_ACTIVE">FM10K_DMA_CTRL_RX_ACTIVE</dfn>		0x00000080</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL_RX_DESC_SIZE" data-ref="_M/FM10K_DMA_CTRL_RX_DESC_SIZE">FM10K_DMA_CTRL_RX_DESC_SIZE</dfn>		0x00000100</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL_MINMSS_SHIFT" data-ref="_M/FM10K_DMA_CTRL_MINMSS_SHIFT">FM10K_DMA_CTRL_MINMSS_SHIFT</dfn>		9</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL_MINMSS_64" data-ref="_M/FM10K_DMA_CTRL_MINMSS_64">FM10K_DMA_CTRL_MINMSS_64</dfn>		0x00008000</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL_MAX_HOLD_1US_GEN3" data-ref="_M/FM10K_DMA_CTRL_MAX_HOLD_1US_GEN3">FM10K_DMA_CTRL_MAX_HOLD_1US_GEN3</dfn>	0x04800000</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL_MAX_HOLD_1US_GEN2" data-ref="_M/FM10K_DMA_CTRL_MAX_HOLD_1US_GEN2">FM10K_DMA_CTRL_MAX_HOLD_1US_GEN2</dfn>	0x04000000</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL_MAX_HOLD_1US_GEN1" data-ref="_M/FM10K_DMA_CTRL_MAX_HOLD_1US_GEN1">FM10K_DMA_CTRL_MAX_HOLD_1US_GEN1</dfn>	0x03800000</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL_DATAPATH_RESET" data-ref="_M/FM10K_DMA_CTRL_DATAPATH_RESET">FM10K_DMA_CTRL_DATAPATH_RESET</dfn>		0x20000000</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL_32_DESC" data-ref="_M/FM10K_DMA_CTRL_32_DESC">FM10K_DMA_CTRL_32_DESC</dfn>			0x00000000</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL2" data-ref="_M/FM10K_DMA_CTRL2">FM10K_DMA_CTRL2</dfn>		0x20C4</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/FM10K_DMA_CTRL2_SWITCH_READY" data-ref="_M/FM10K_DMA_CTRL2_SWITCH_READY">FM10K_DMA_CTRL2_SWITCH_READY</dfn>		0x00002000</u></td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><i>/* TSO flags configuration</i></td></tr>
<tr><th id="232">232</th><td><i> * First packet contains all flags except for fin and psh</i></td></tr>
<tr><th id="233">233</th><td><i> * Middle packet contains only urg and ack</i></td></tr>
<tr><th id="234">234</th><td><i> * Last packet contains urg, ack, fin, and psh</i></td></tr>
<tr><th id="235">235</th><td><i> */</i></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/FM10K_TSO_FLAGS_LOW" data-ref="_M/FM10K_TSO_FLAGS_LOW">FM10K_TSO_FLAGS_LOW</dfn>		0x00300FF6</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/FM10K_TSO_FLAGS_HI" data-ref="_M/FM10K_TSO_FLAGS_HI">FM10K_TSO_FLAGS_HI</dfn>		0x00000039</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/FM10K_DTXTCPFLGL" data-ref="_M/FM10K_DTXTCPFLGL">FM10K_DTXTCPFLGL</dfn>	0x20C5</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/FM10K_DTXTCPFLGH" data-ref="_M/FM10K_DTXTCPFLGH">FM10K_DTXTCPFLGH</dfn>	0x20C6</u></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/FM10K_TPH_CTRL" data-ref="_M/FM10K_TPH_CTRL">FM10K_TPH_CTRL</dfn>		0x20C7</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/FM10K_MRQC" data-ref="_M/FM10K_MRQC">FM10K_MRQC</dfn>(_n)		((_n) + 0x2100)</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/FM10K_MRQC_TCP_IPV4" data-ref="_M/FM10K_MRQC_TCP_IPV4">FM10K_MRQC_TCP_IPV4</dfn>			0x00000001</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/FM10K_MRQC_IPV4" data-ref="_M/FM10K_MRQC_IPV4">FM10K_MRQC_IPV4</dfn>				0x00000002</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/FM10K_MRQC_IPV6" data-ref="_M/FM10K_MRQC_IPV6">FM10K_MRQC_IPV6</dfn>				0x00000010</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/FM10K_MRQC_TCP_IPV6" data-ref="_M/FM10K_MRQC_TCP_IPV6">FM10K_MRQC_TCP_IPV6</dfn>			0x00000020</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/FM10K_MRQC_UDP_IPV4" data-ref="_M/FM10K_MRQC_UDP_IPV4">FM10K_MRQC_UDP_IPV4</dfn>			0x00000040</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/FM10K_MRQC_UDP_IPV6" data-ref="_M/FM10K_MRQC_UDP_IPV6">FM10K_MRQC_UDP_IPV6</dfn>			0x00000080</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/FM10K_TQMAP" data-ref="_M/FM10K_TQMAP">FM10K_TQMAP</dfn>(_n)		((_n) + 0x2800)</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/FM10K_TQMAP_TABLE_SIZE" data-ref="_M/FM10K_TQMAP_TABLE_SIZE">FM10K_TQMAP_TABLE_SIZE</dfn>			2048</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/FM10K_RQMAP" data-ref="_M/FM10K_RQMAP">FM10K_RQMAP</dfn>(_n)		((_n) + 0x3000)</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><i>/* Hardware Statistics */</i></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/FM10K_STATS_TIMEOUT" data-ref="_M/FM10K_STATS_TIMEOUT">FM10K_STATS_TIMEOUT</dfn>		0x3800</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/FM10K_STATS_UR" data-ref="_M/FM10K_STATS_UR">FM10K_STATS_UR</dfn>			0x3801</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/FM10K_STATS_CA" data-ref="_M/FM10K_STATS_CA">FM10K_STATS_CA</dfn>			0x3802</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/FM10K_STATS_UM" data-ref="_M/FM10K_STATS_UM">FM10K_STATS_UM</dfn>			0x3803</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/FM10K_STATS_XEC" data-ref="_M/FM10K_STATS_XEC">FM10K_STATS_XEC</dfn>			0x3804</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/FM10K_STATS_VLAN_DROP" data-ref="_M/FM10K_STATS_VLAN_DROP">FM10K_STATS_VLAN_DROP</dfn>		0x3805</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/FM10K_STATS_LOOPBACK_DROP" data-ref="_M/FM10K_STATS_LOOPBACK_DROP">FM10K_STATS_LOOPBACK_DROP</dfn>	0x3806</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/FM10K_STATS_NODESC_DROP" data-ref="_M/FM10K_STATS_NODESC_DROP">FM10K_STATS_NODESC_DROP</dfn>		0x3807</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i>/* Timesync registers */</i></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/FM10K_SYSTIME" data-ref="_M/FM10K_SYSTIME">FM10K_SYSTIME</dfn>		0x3814</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/FM10K_SYSTIME_CFG" data-ref="_M/FM10K_SYSTIME_CFG">FM10K_SYSTIME_CFG</dfn>	0x3818</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/FM10K_SYSTIME_CFG_STEP_MASK" data-ref="_M/FM10K_SYSTIME_CFG_STEP_MASK">FM10K_SYSTIME_CFG_STEP_MASK</dfn>		0x0000000F</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><i>/* PCIe state registers */</i></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/FM10K_PHYADDR" data-ref="_M/FM10K_PHYADDR">FM10K_PHYADDR</dfn>		0x381C</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><i>/* Rx ring registers */</i></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/FM10K_RDBAL" data-ref="_M/FM10K_RDBAL">FM10K_RDBAL</dfn>(_n)		((0x40 * (_n)) + 0x4000)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/FM10K_RDBAH" data-ref="_M/FM10K_RDBAH">FM10K_RDBAH</dfn>(_n)		((0x40 * (_n)) + 0x4001)</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/FM10K_RDLEN" data-ref="_M/FM10K_RDLEN">FM10K_RDLEN</dfn>(_n)		((0x40 * (_n)) + 0x4002)</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/FM10K_TPH_RXCTRL" data-ref="_M/FM10K_TPH_RXCTRL">FM10K_TPH_RXCTRL</dfn>(_n)	((0x40 * (_n)) + 0x4003)</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/FM10K_TPH_RXCTRL_DESC_TPHEN" data-ref="_M/FM10K_TPH_RXCTRL_DESC_TPHEN">FM10K_TPH_RXCTRL_DESC_TPHEN</dfn>		0x00000020</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/FM10K_TPH_RXCTRL_DESC_RROEN" data-ref="_M/FM10K_TPH_RXCTRL_DESC_RROEN">FM10K_TPH_RXCTRL_DESC_RROEN</dfn>		0x00000200</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/FM10K_TPH_RXCTRL_DATA_WROEN" data-ref="_M/FM10K_TPH_RXCTRL_DATA_WROEN">FM10K_TPH_RXCTRL_DATA_WROEN</dfn>		0x00002000</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/FM10K_TPH_RXCTRL_HDR_WROEN" data-ref="_M/FM10K_TPH_RXCTRL_HDR_WROEN">FM10K_TPH_RXCTRL_HDR_WROEN</dfn>		0x00008000</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/FM10K_RDH" data-ref="_M/FM10K_RDH">FM10K_RDH</dfn>(_n)		((0x40 * (_n)) + 0x4004)</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/FM10K_RDT" data-ref="_M/FM10K_RDT">FM10K_RDT</dfn>(_n)		((0x40 * (_n)) + 0x4005)</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXQCTL" data-ref="_M/FM10K_RXQCTL">FM10K_RXQCTL</dfn>(_n)	((0x40 * (_n)) + 0x4006)</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXQCTL_ENABLE" data-ref="_M/FM10K_RXQCTL_ENABLE">FM10K_RXQCTL_ENABLE</dfn>			0x00000001</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXQCTL_PF" data-ref="_M/FM10K_RXQCTL_PF">FM10K_RXQCTL_PF</dfn>				0x000000FC</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXQCTL_VF_SHIFT" data-ref="_M/FM10K_RXQCTL_VF_SHIFT">FM10K_RXQCTL_VF_SHIFT</dfn>			2</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXQCTL_VF" data-ref="_M/FM10K_RXQCTL_VF">FM10K_RXQCTL_VF</dfn>				0x00000100</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXQCTL_ID_MASK" data-ref="_M/FM10K_RXQCTL_ID_MASK">FM10K_RXQCTL_ID_MASK</dfn>	(FM10K_RXQCTL_PF | FM10K_RXQCTL_VF)</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXDCTL" data-ref="_M/FM10K_RXDCTL">FM10K_RXDCTL</dfn>(_n)	((0x40 * (_n)) + 0x4007)</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXDCTL_WRITE_BACK_MIN_DELAY" data-ref="_M/FM10K_RXDCTL_WRITE_BACK_MIN_DELAY">FM10K_RXDCTL_WRITE_BACK_MIN_DELAY</dfn>	0x00000001</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXDCTL_DROP_ON_EMPTY" data-ref="_M/FM10K_RXDCTL_DROP_ON_EMPTY">FM10K_RXDCTL_DROP_ON_EMPTY</dfn>		0x00000200</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXINT" data-ref="_M/FM10K_RXINT">FM10K_RXINT</dfn>(_n)		((0x40 * (_n)) + 0x4008)</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXINT_TIMER_SHIFT" data-ref="_M/FM10K_RXINT_TIMER_SHIFT">FM10K_RXINT_TIMER_SHIFT</dfn>			8</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/FM10K_SRRCTL" data-ref="_M/FM10K_SRRCTL">FM10K_SRRCTL</dfn>(_n)	((0x40 * (_n)) + 0x4009)</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/FM10K_SRRCTL_BSIZEPKT_SHIFT" data-ref="_M/FM10K_SRRCTL_BSIZEPKT_SHIFT">FM10K_SRRCTL_BSIZEPKT_SHIFT</dfn>		8 /* shift _right_ */</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/FM10K_SRRCTL_LOOPBACK_SUPPRESS" data-ref="_M/FM10K_SRRCTL_LOOPBACK_SUPPRESS">FM10K_SRRCTL_LOOPBACK_SUPPRESS</dfn>		0x40000000</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/FM10K_SRRCTL_BUFFER_CHAINING_EN" data-ref="_M/FM10K_SRRCTL_BUFFER_CHAINING_EN">FM10K_SRRCTL_BUFFER_CHAINING_EN</dfn>		0x80000000</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><i>/* Rx Statistics */</i></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/FM10K_QPRC" data-ref="_M/FM10K_QPRC">FM10K_QPRC</dfn>(_n)		((0x40 * (_n)) + 0x400A)</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/FM10K_QPRDC" data-ref="_M/FM10K_QPRDC">FM10K_QPRDC</dfn>(_n)		((0x40 * (_n)) + 0x400B)</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/FM10K_QBRC_L" data-ref="_M/FM10K_QBRC_L">FM10K_QBRC_L</dfn>(_n)	((0x40 * (_n)) + 0x400C)</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/FM10K_QBRC_H" data-ref="_M/FM10K_QBRC_H">FM10K_QBRC_H</dfn>(_n)	((0x40 * (_n)) + 0x400D)</u></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><i>/* Rx GLORT register */</i></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/FM10K_RX_SGLORT" data-ref="_M/FM10K_RX_SGLORT">FM10K_RX_SGLORT</dfn>(_n)		((0x40 * (_n)) + 0x400E)</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><i>/* Tx ring registers */</i></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/FM10K_TDBAL" data-ref="_M/FM10K_TDBAL">FM10K_TDBAL</dfn>(_n)		((0x40 * (_n)) + 0x8000)</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/FM10K_TDBAH" data-ref="_M/FM10K_TDBAH">FM10K_TDBAH</dfn>(_n)		((0x40 * (_n)) + 0x8001)</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/FM10K_TDLEN" data-ref="_M/FM10K_TDLEN">FM10K_TDLEN</dfn>(_n)		((0x40 * (_n)) + 0x8002)</u></td></tr>
<tr><th id="312">312</th><td><i>/* When fist initialized, VFs need to know the Interrupt Throttle Rate (ITR)</i></td></tr>
<tr><th id="313">313</th><td><i> * scale which is based on the PCIe speed but the speed information in the PCI</i></td></tr>
<tr><th id="314">314</th><td><i> * configuration space may not be accurate. The PF already knows the ITR scale</i></td></tr>
<tr><th id="315">315</th><td><i> * but there is no defined method to pass that information from the PF to the</i></td></tr>
<tr><th id="316">316</th><td><i> * VF. This is accomplished during VF initialization by temporarily co-opting</i></td></tr>
<tr><th id="317">317</th><td><i> * the yet-to-be-used TDLEN register to have the PF store the ITR shift for</i></td></tr>
<tr><th id="318">318</th><td><i> * the VF to retrieve before the VF needs to use the TDLEN register for its</i></td></tr>
<tr><th id="319">319</th><td><i> * intended purpose, i.e. before the Tx resources are allocated.</i></td></tr>
<tr><th id="320">320</th><td><i> */</i></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/FM10K_TDLEN_ITR_SCALE_SHIFT" data-ref="_M/FM10K_TDLEN_ITR_SCALE_SHIFT">FM10K_TDLEN_ITR_SCALE_SHIFT</dfn>		9</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/FM10K_TDLEN_ITR_SCALE_MASK" data-ref="_M/FM10K_TDLEN_ITR_SCALE_MASK">FM10K_TDLEN_ITR_SCALE_MASK</dfn>		0x00000E00</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/FM10K_TDLEN_ITR_SCALE_GEN1" data-ref="_M/FM10K_TDLEN_ITR_SCALE_GEN1">FM10K_TDLEN_ITR_SCALE_GEN1</dfn>		2</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/FM10K_TDLEN_ITR_SCALE_GEN2" data-ref="_M/FM10K_TDLEN_ITR_SCALE_GEN2">FM10K_TDLEN_ITR_SCALE_GEN2</dfn>		1</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/FM10K_TDLEN_ITR_SCALE_GEN3" data-ref="_M/FM10K_TDLEN_ITR_SCALE_GEN3">FM10K_TDLEN_ITR_SCALE_GEN3</dfn>		0</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/FM10K_TPH_TXCTRL" data-ref="_M/FM10K_TPH_TXCTRL">FM10K_TPH_TXCTRL</dfn>(_n)	((0x40 * (_n)) + 0x8003)</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/FM10K_TPH_TXCTRL_DESC_TPHEN" data-ref="_M/FM10K_TPH_TXCTRL_DESC_TPHEN">FM10K_TPH_TXCTRL_DESC_TPHEN</dfn>		0x00000020</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/FM10K_TPH_TXCTRL_DESC_RROEN" data-ref="_M/FM10K_TPH_TXCTRL_DESC_RROEN">FM10K_TPH_TXCTRL_DESC_RROEN</dfn>		0x00000200</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/FM10K_TPH_TXCTRL_DESC_WROEN" data-ref="_M/FM10K_TPH_TXCTRL_DESC_WROEN">FM10K_TPH_TXCTRL_DESC_WROEN</dfn>		0x00000800</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/FM10K_TPH_TXCTRL_DATA_RROEN" data-ref="_M/FM10K_TPH_TXCTRL_DATA_RROEN">FM10K_TPH_TXCTRL_DATA_RROEN</dfn>		0x00002000</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/FM10K_TDH" data-ref="_M/FM10K_TDH">FM10K_TDH</dfn>(_n)		((0x40 * (_n)) + 0x8004)</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/FM10K_TDT" data-ref="_M/FM10K_TDT">FM10K_TDT</dfn>(_n)		((0x40 * (_n)) + 0x8005)</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXDCTL" data-ref="_M/FM10K_TXDCTL">FM10K_TXDCTL</dfn>(_n)	((0x40 * (_n)) + 0x8006)</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXDCTL_ENABLE" data-ref="_M/FM10K_TXDCTL_ENABLE">FM10K_TXDCTL_ENABLE</dfn>			0x00004000</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXDCTL_MAX_TIME_SHIFT" data-ref="_M/FM10K_TXDCTL_MAX_TIME_SHIFT">FM10K_TXDCTL_MAX_TIME_SHIFT</dfn>		16</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXQCTL" data-ref="_M/FM10K_TXQCTL">FM10K_TXQCTL</dfn>(_n)	((0x40 * (_n)) + 0x8007)</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXQCTL_PF" data-ref="_M/FM10K_TXQCTL_PF">FM10K_TXQCTL_PF</dfn>				0x0000003F</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXQCTL_VF" data-ref="_M/FM10K_TXQCTL_VF">FM10K_TXQCTL_VF</dfn>				0x00000040</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXQCTL_ID_MASK" data-ref="_M/FM10K_TXQCTL_ID_MASK">FM10K_TXQCTL_ID_MASK</dfn>	(FM10K_TXQCTL_PF | FM10K_TXQCTL_VF)</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXQCTL_PC_SHIFT" data-ref="_M/FM10K_TXQCTL_PC_SHIFT">FM10K_TXQCTL_PC_SHIFT</dfn>			7</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXQCTL_PC_MASK" data-ref="_M/FM10K_TXQCTL_PC_MASK">FM10K_TXQCTL_PC_MASK</dfn>			0x00000380</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXQCTL_TC_SHIFT" data-ref="_M/FM10K_TXQCTL_TC_SHIFT">FM10K_TXQCTL_TC_SHIFT</dfn>			10</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXQCTL_VID_SHIFT" data-ref="_M/FM10K_TXQCTL_VID_SHIFT">FM10K_TXQCTL_VID_SHIFT</dfn>			16</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXQCTL_VID_MASK" data-ref="_M/FM10K_TXQCTL_VID_MASK">FM10K_TXQCTL_VID_MASK</dfn>			0x0FFF0000</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXQCTL_UNLIMITED_BW" data-ref="_M/FM10K_TXQCTL_UNLIMITED_BW">FM10K_TXQCTL_UNLIMITED_BW</dfn>		0x10000000</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXINT" data-ref="_M/FM10K_TXINT">FM10K_TXINT</dfn>(_n)		((0x40 * (_n)) + 0x8008)</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXINT_TIMER_SHIFT" data-ref="_M/FM10K_TXINT_TIMER_SHIFT">FM10K_TXINT_TIMER_SHIFT</dfn>			8</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i>/* Tx Statistics */</i></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/FM10K_QPTC" data-ref="_M/FM10K_QPTC">FM10K_QPTC</dfn>(_n)		((0x40 * (_n)) + 0x8009)</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/FM10K_QBTC_L" data-ref="_M/FM10K_QBTC_L">FM10K_QBTC_L</dfn>(_n)	((0x40 * (_n)) + 0x800A)</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/FM10K_QBTC_H" data-ref="_M/FM10K_QBTC_H">FM10K_QBTC_H</dfn>(_n)	((0x40 * (_n)) + 0x800B)</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><i>/* Tx Push registers */</i></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/FM10K_TQDLOC" data-ref="_M/FM10K_TQDLOC">FM10K_TQDLOC</dfn>(_n)	((0x40 * (_n)) + 0x800C)</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/FM10K_TQDLOC_BASE_32_DESC" data-ref="_M/FM10K_TQDLOC_BASE_32_DESC">FM10K_TQDLOC_BASE_32_DESC</dfn>		0x08</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/FM10K_TQDLOC_SIZE_32_DESC" data-ref="_M/FM10K_TQDLOC_SIZE_32_DESC">FM10K_TQDLOC_SIZE_32_DESC</dfn>		0x00050000</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><i>/* Tx GLORT registers */</i></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/FM10K_TX_SGLORT" data-ref="_M/FM10K_TX_SGLORT">FM10K_TX_SGLORT</dfn>(_n)	((0x40 * (_n)) + 0x800D)</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/FM10K_PFVTCTL" data-ref="_M/FM10K_PFVTCTL">FM10K_PFVTCTL</dfn>(_n)	((0x40 * (_n)) + 0x800E)</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/FM10K_PFVTCTL_FTAG_DESC_ENABLE" data-ref="_M/FM10K_PFVTCTL_FTAG_DESC_ENABLE">FM10K_PFVTCTL_FTAG_DESC_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><i>/* Interrupt moderation and control registers */</i></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/FM10K_INT_MAP" data-ref="_M/FM10K_INT_MAP">FM10K_INT_MAP</dfn>(_n)	((_n) + 0x10080)</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/FM10K_INT_MAP_TIMER0" data-ref="_M/FM10K_INT_MAP_TIMER0">FM10K_INT_MAP_TIMER0</dfn>			0x00000000</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/FM10K_INT_MAP_TIMER1" data-ref="_M/FM10K_INT_MAP_TIMER1">FM10K_INT_MAP_TIMER1</dfn>			0x00000100</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/FM10K_INT_MAP_IMMEDIATE" data-ref="_M/FM10K_INT_MAP_IMMEDIATE">FM10K_INT_MAP_IMMEDIATE</dfn>			0x00000200</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/FM10K_INT_MAP_DISABLE" data-ref="_M/FM10K_INT_MAP_DISABLE">FM10K_INT_MAP_DISABLE</dfn>			0x00000300</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/FM10K_MSIX_VECTOR_MASK" data-ref="_M/FM10K_MSIX_VECTOR_MASK">FM10K_MSIX_VECTOR_MASK</dfn>(_n)	((0x4 * (_n)) + 0x11003)</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/FM10K_INT_CTRL" data-ref="_M/FM10K_INT_CTRL">FM10K_INT_CTRL</dfn>		0x12000</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/FM10K_INT_CTRL_ENABLEMODERATOR" data-ref="_M/FM10K_INT_CTRL_ENABLEMODERATOR">FM10K_INT_CTRL_ENABLEMODERATOR</dfn>		0x00000400</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/FM10K_ITR" data-ref="_M/FM10K_ITR">FM10K_ITR</dfn>(_n)		((_n) + 0x12400)</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/FM10K_ITR_INTERVAL1_SHIFT" data-ref="_M/FM10K_ITR_INTERVAL1_SHIFT">FM10K_ITR_INTERVAL1_SHIFT</dfn>		12</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/FM10K_ITR_PENDING2" data-ref="_M/FM10K_ITR_PENDING2">FM10K_ITR_PENDING2</dfn>			0x10000000</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/FM10K_ITR_AUTOMASK" data-ref="_M/FM10K_ITR_AUTOMASK">FM10K_ITR_AUTOMASK</dfn>			0x20000000</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/FM10K_ITR_MASK_SET" data-ref="_M/FM10K_ITR_MASK_SET">FM10K_ITR_MASK_SET</dfn>			0x40000000</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/FM10K_ITR_MASK_CLEAR" data-ref="_M/FM10K_ITR_MASK_CLEAR">FM10K_ITR_MASK_CLEAR</dfn>			0x80000000</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/FM10K_ITR2" data-ref="_M/FM10K_ITR2">FM10K_ITR2</dfn>(_n)		((0x2 * (_n)) + 0x12800)</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/FM10K_ITR_REG_COUNT" data-ref="_M/FM10K_ITR_REG_COUNT">FM10K_ITR_REG_COUNT</dfn>			768</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/FM10K_ITR_REG_COUNT_PF" data-ref="_M/FM10K_ITR_REG_COUNT_PF">FM10K_ITR_REG_COUNT_PF</dfn>			256</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><i>/* Switch manager interrupt registers */</i></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/FM10K_IP" data-ref="_M/FM10K_IP">FM10K_IP</dfn>		0x13000</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/FM10K_IP_NOTINRESET" data-ref="_M/FM10K_IP_NOTINRESET">FM10K_IP_NOTINRESET</dfn>			0x00000100</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/FM10K_SRAM_IP" data-ref="_M/FM10K_SRAM_IP">FM10K_SRAM_IP</dfn>		0x13003</u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><i>/* VLAN registers */</i></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/FM10K_VLAN_TABLE" data-ref="_M/FM10K_VLAN_TABLE">FM10K_VLAN_TABLE</dfn>(_n, _m)	((0x80 * (_n)) + (_m) + 0x14000)</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/FM10K_VLAN_TABLE_SIZE" data-ref="_M/FM10K_VLAN_TABLE_SIZE">FM10K_VLAN_TABLE_SIZE</dfn>			128</u></td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><i>/* VLAN specific message offsets */</i></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/FM10K_VLAN_TABLE_VID_MAX" data-ref="_M/FM10K_VLAN_TABLE_VID_MAX">FM10K_VLAN_TABLE_VID_MAX</dfn>		4096</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/FM10K_VLAN_TABLE_VSI_MAX" data-ref="_M/FM10K_VLAN_TABLE_VSI_MAX">FM10K_VLAN_TABLE_VSI_MAX</dfn>		64</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/FM10K_VLAN_LENGTH_SHIFT" data-ref="_M/FM10K_VLAN_LENGTH_SHIFT">FM10K_VLAN_LENGTH_SHIFT</dfn>			16</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/FM10K_VLAN_CLEAR" data-ref="_M/FM10K_VLAN_CLEAR">FM10K_VLAN_CLEAR</dfn>			BIT(15)</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/FM10K_VLAN_OVERRIDE" data-ref="_M/FM10K_VLAN_OVERRIDE">FM10K_VLAN_OVERRIDE</dfn>			FM10K_VLAN_CLEAR</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/FM10K_VLAN_ALL" data-ref="_M/FM10K_VLAN_ALL">FM10K_VLAN_ALL</dfn> \</u></td></tr>
<tr><th id="399">399</th><td><u>	((FM10K_VLAN_TABLE_VID_MAX - 1) &lt;&lt; FM10K_VLAN_LENGTH_SHIFT)</u></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><i>/* VF FLR event notification registers */</i></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/FM10K_PFVFLRE" data-ref="_M/FM10K_PFVFLRE">FM10K_PFVFLRE</dfn>(_n)	((0x1 * (_n)) + 0x18844)</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/FM10K_PFVFLREC" data-ref="_M/FM10K_PFVFLREC">FM10K_PFVFLREC</dfn>(_n)	((0x1 * (_n)) + 0x18846)</u></td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><i>/* Defines for size of uncacheable and write-combining memories */</i></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/FM10K_UC_ADDR_START" data-ref="_M/FM10K_UC_ADDR_START">FM10K_UC_ADDR_START</dfn>	0x000000	/* start of standard regs */</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/FM10K_WC_ADDR_START" data-ref="_M/FM10K_WC_ADDR_START">FM10K_WC_ADDR_START</dfn>	0x100000	/* start of Tx Desc Cache */</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/FM10K_DBI_ADDR_START" data-ref="_M/FM10K_DBI_ADDR_START">FM10K_DBI_ADDR_START</dfn>	0x200000	/* start of debug registers */</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/FM10K_UC_ADDR_SIZE" data-ref="_M/FM10K_UC_ADDR_SIZE">FM10K_UC_ADDR_SIZE</dfn>	(FM10K_WC_ADDR_START - FM10K_UC_ADDR_START)</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/FM10K_WC_ADDR_SIZE" data-ref="_M/FM10K_WC_ADDR_SIZE">FM10K_WC_ADDR_SIZE</dfn>	(FM10K_DBI_ADDR_START - FM10K_WC_ADDR_START)</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><i>/* Define timeouts for resets and disables */</i></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/FM10K_QUEUE_DISABLE_TIMEOUT" data-ref="_M/FM10K_QUEUE_DISABLE_TIMEOUT">FM10K_QUEUE_DISABLE_TIMEOUT</dfn>		100</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/FM10K_RESET_TIMEOUT" data-ref="_M/FM10K_RESET_TIMEOUT">FM10K_RESET_TIMEOUT</dfn>			150</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><i>/* Maximum supported combined inner and outer header length for encapsulation */</i></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/FM10K_TUNNEL_HEADER_LENGTH" data-ref="_M/FM10K_TUNNEL_HEADER_LENGTH">FM10K_TUNNEL_HEADER_LENGTH</dfn>	184</u></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><i>/* VF registers */</i></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/FM10K_VFCTRL" data-ref="_M/FM10K_VFCTRL">FM10K_VFCTRL</dfn>		0x00000</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/FM10K_VFCTRL_RST" data-ref="_M/FM10K_VFCTRL_RST">FM10K_VFCTRL_RST</dfn>			0x00000008</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/FM10K_VFINT_MAP" data-ref="_M/FM10K_VFINT_MAP">FM10K_VFINT_MAP</dfn>		0x00030</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/FM10K_VFSYSTIME" data-ref="_M/FM10K_VFSYSTIME">FM10K_VFSYSTIME</dfn>		0x00040</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/FM10K_VFITR" data-ref="_M/FM10K_VFITR">FM10K_VFITR</dfn>(_n)		((_n) + 0x00060)</u></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><i>/* Registers contained in BAR 4 for Switch management */</i></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/FM10K_SW_SYSTIME_ADJUST" data-ref="_M/FM10K_SW_SYSTIME_ADJUST">FM10K_SW_SYSTIME_ADJUST</dfn>	0x0224D</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/FM10K_SW_SYSTIME_ADJUST_MASK" data-ref="_M/FM10K_SW_SYSTIME_ADJUST_MASK">FM10K_SW_SYSTIME_ADJUST_MASK</dfn>		0x3FFFFFFF</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/FM10K_SW_SYSTIME_ADJUST_DIR_POSITIVE" data-ref="_M/FM10K_SW_SYSTIME_ADJUST_DIR_POSITIVE">FM10K_SW_SYSTIME_ADJUST_DIR_POSITIVE</dfn>	0x80000000</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/FM10K_SW_SYSTIME_PULSE" data-ref="_M/FM10K_SW_SYSTIME_PULSE">FM10K_SW_SYSTIME_PULSE</dfn>(_n)	((_n) + 0x02252)</u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><u>#<span data-ppcond="432">ifndef</span> <span class="macro" data-ref="_M/ETH_ALEN">ETH_ALEN</span></u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/ETH_ALEN" data-ref="_M/ETH_ALEN">ETH_ALEN</dfn>	6</u></td></tr>
<tr><th id="434">434</th><td><u>#<span data-ppcond="432">endif</span> /* ETH_ALEN */</u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><u>#<span data-ppcond="436">ifndef</span> <span class="macro" data-ref="_M/IS_ZERO_ETHER_ADDR">IS_ZERO_ETHER_ADDR</span></u></td></tr>
<tr><th id="437">437</th><td><i>/* make certain address is not 0 */</i></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/IS_ZERO_ETHER_ADDR" data-ref="_M/IS_ZERO_ETHER_ADDR">IS_ZERO_ETHER_ADDR</dfn>(addr) \</u></td></tr>
<tr><th id="439">439</th><td><u>(!((addr)[0] | (addr)[1] | (addr)[2] | (addr)[3] | (addr)[4] | (addr)[5]))</u></td></tr>
<tr><th id="440">440</th><td><u>#<span data-ppcond="436">endif</span></u></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><u>#<span data-ppcond="442">ifndef</span> <span class="macro" data-ref="_M/IS_MULTICAST_ETHER_ADDR">IS_MULTICAST_ETHER_ADDR</span></u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/IS_MULTICAST_ETHER_ADDR" data-ref="_M/IS_MULTICAST_ETHER_ADDR">IS_MULTICAST_ETHER_ADDR</dfn>(addr) ((addr)[0] &amp; 0x1)</u></td></tr>
<tr><th id="444">444</th><td><u>#<span data-ppcond="442">endif</span></u></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><u>#<span data-ppcond="446">ifndef</span> <span class="macro" data-ref="_M/IS_VALID_ETHER_ADDR">IS_VALID_ETHER_ADDR</span></u></td></tr>
<tr><th id="447">447</th><td><i>/* make certain address is not multicast or 0 */</i></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/IS_VALID_ETHER_ADDR" data-ref="_M/IS_VALID_ETHER_ADDR">IS_VALID_ETHER_ADDR</dfn>(addr) \</u></td></tr>
<tr><th id="449">449</th><td><u>(!IS_MULTICAST_ETHER_ADDR(addr) &amp;&amp; !IS_ZERO_ETHER_ADDR(addr))</u></td></tr>
<tr><th id="450">450</th><td><u>#<span data-ppcond="446">endif</span></u></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><b>enum</b> <dfn class="type def" id="fm10k_int_source" title='fm10k_int_source' data-ref="fm10k_int_source">fm10k_int_source</dfn> {</td></tr>
<tr><th id="453">453</th><td>	<dfn class="enum" id="fm10k_int_mailbox" title='fm10k_int_mailbox' data-ref="fm10k_int_mailbox">fm10k_int_mailbox</dfn>		= <var>0</var>,</td></tr>
<tr><th id="454">454</th><td>	<dfn class="enum" id="fm10k_int_pcie_fault" title='fm10k_int_pcie_fault' data-ref="fm10k_int_pcie_fault">fm10k_int_pcie_fault</dfn>		= <var>1</var>,</td></tr>
<tr><th id="455">455</th><td>	<dfn class="enum" id="fm10k_int_switch_up_down" title='fm10k_int_switch_up_down' data-ref="fm10k_int_switch_up_down">fm10k_int_switch_up_down</dfn>	= <var>2</var>,</td></tr>
<tr><th id="456">456</th><td>	<dfn class="enum" id="fm10k_int_switch_event" title='fm10k_int_switch_event' data-ref="fm10k_int_switch_event">fm10k_int_switch_event</dfn>		= <var>3</var>,</td></tr>
<tr><th id="457">457</th><td>	<dfn class="enum" id="fm10k_int_sram" title='fm10k_int_sram' data-ref="fm10k_int_sram">fm10k_int_sram</dfn>			= <var>4</var>,</td></tr>
<tr><th id="458">458</th><td>	<dfn class="enum" id="fm10k_int_vflr" title='fm10k_int_vflr' data-ref="fm10k_int_vflr">fm10k_int_vflr</dfn>			= <var>5</var>,</td></tr>
<tr><th id="459">459</th><td>	<dfn class="enum" id="fm10k_int_max_hold_time" title='fm10k_int_max_hold_time' data-ref="fm10k_int_max_hold_time">fm10k_int_max_hold_time</dfn>		= <var>6</var>,</td></tr>
<tr><th id="460">460</th><td>	<dfn class="enum" id="fm10k_int_sources_max_pf" title='fm10k_int_sources_max_pf' data-ref="fm10k_int_sources_max_pf">fm10k_int_sources_max_pf</dfn></td></tr>
<tr><th id="461">461</th><td>};</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><i>/* PCIe bus speeds */</i></td></tr>
<tr><th id="464">464</th><td><b>enum</b> <dfn class="type def" id="fm10k_bus_speed" title='fm10k_bus_speed' data-ref="fm10k_bus_speed">fm10k_bus_speed</dfn> {</td></tr>
<tr><th id="465">465</th><td>	<dfn class="enum" id="fm10k_bus_speed_unknown" title='fm10k_bus_speed_unknown' data-ref="fm10k_bus_speed_unknown">fm10k_bus_speed_unknown</dfn>	= <var>0</var>,</td></tr>
<tr><th id="466">466</th><td>	<dfn class="enum" id="fm10k_bus_speed_2500" title='fm10k_bus_speed_2500' data-ref="fm10k_bus_speed_2500">fm10k_bus_speed_2500</dfn>	= <var>2500</var>,</td></tr>
<tr><th id="467">467</th><td>	<dfn class="enum" id="fm10k_bus_speed_5000" title='fm10k_bus_speed_5000' data-ref="fm10k_bus_speed_5000">fm10k_bus_speed_5000</dfn>	= <var>5000</var>,</td></tr>
<tr><th id="468">468</th><td>	<dfn class="enum" id="fm10k_bus_speed_8000" title='fm10k_bus_speed_8000' data-ref="fm10k_bus_speed_8000">fm10k_bus_speed_8000</dfn>	= <var>8000</var>,</td></tr>
<tr><th id="469">469</th><td>	<dfn class="enum" id="fm10k_bus_speed_reserved" title='fm10k_bus_speed_reserved' data-ref="fm10k_bus_speed_reserved">fm10k_bus_speed_reserved</dfn></td></tr>
<tr><th id="470">470</th><td>};</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><i>/* PCIe bus widths */</i></td></tr>
<tr><th id="473">473</th><td><b>enum</b> <dfn class="type def" id="fm10k_bus_width" title='fm10k_bus_width' data-ref="fm10k_bus_width">fm10k_bus_width</dfn> {</td></tr>
<tr><th id="474">474</th><td>	<dfn class="enum" id="fm10k_bus_width_unknown" title='fm10k_bus_width_unknown' data-ref="fm10k_bus_width_unknown">fm10k_bus_width_unknown</dfn>	= <var>0</var>,</td></tr>
<tr><th id="475">475</th><td>	<dfn class="enum" id="fm10k_bus_width_pcie_x1" title='fm10k_bus_width_pcie_x1' data-ref="fm10k_bus_width_pcie_x1">fm10k_bus_width_pcie_x1</dfn>	= <var>1</var>,</td></tr>
<tr><th id="476">476</th><td>	<dfn class="enum" id="fm10k_bus_width_pcie_x2" title='fm10k_bus_width_pcie_x2' data-ref="fm10k_bus_width_pcie_x2">fm10k_bus_width_pcie_x2</dfn>	= <var>2</var>,</td></tr>
<tr><th id="477">477</th><td>	<dfn class="enum" id="fm10k_bus_width_pcie_x4" title='fm10k_bus_width_pcie_x4' data-ref="fm10k_bus_width_pcie_x4">fm10k_bus_width_pcie_x4</dfn>	= <var>4</var>,</td></tr>
<tr><th id="478">478</th><td>	<dfn class="enum" id="fm10k_bus_width_pcie_x8" title='fm10k_bus_width_pcie_x8' data-ref="fm10k_bus_width_pcie_x8">fm10k_bus_width_pcie_x8</dfn>	= <var>8</var>,</td></tr>
<tr><th id="479">479</th><td>	<dfn class="enum" id="fm10k_bus_width_reserved" title='fm10k_bus_width_reserved' data-ref="fm10k_bus_width_reserved">fm10k_bus_width_reserved</dfn></td></tr>
<tr><th id="480">480</th><td>};</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><i>/* PCIe payload sizes */</i></td></tr>
<tr><th id="483">483</th><td><b>enum</b> <dfn class="type def" id="fm10k_bus_payload" title='fm10k_bus_payload' data-ref="fm10k_bus_payload">fm10k_bus_payload</dfn> {</td></tr>
<tr><th id="484">484</th><td>	<dfn class="enum" id="fm10k_bus_payload_unknown" title='fm10k_bus_payload_unknown' data-ref="fm10k_bus_payload_unknown">fm10k_bus_payload_unknown</dfn> = <var>0</var>,</td></tr>
<tr><th id="485">485</th><td>	<dfn class="enum" id="fm10k_bus_payload_128" title='fm10k_bus_payload_128' data-ref="fm10k_bus_payload_128">fm10k_bus_payload_128</dfn>	  = <var>1</var>,</td></tr>
<tr><th id="486">486</th><td>	<dfn class="enum" id="fm10k_bus_payload_256" title='fm10k_bus_payload_256' data-ref="fm10k_bus_payload_256">fm10k_bus_payload_256</dfn>	  = <var>2</var>,</td></tr>
<tr><th id="487">487</th><td>	<dfn class="enum" id="fm10k_bus_payload_512" title='fm10k_bus_payload_512' data-ref="fm10k_bus_payload_512">fm10k_bus_payload_512</dfn>	  = <var>3</var>,</td></tr>
<tr><th id="488">488</th><td>	<dfn class="enum" id="fm10k_bus_payload_reserved" title='fm10k_bus_payload_reserved' data-ref="fm10k_bus_payload_reserved">fm10k_bus_payload_reserved</dfn></td></tr>
<tr><th id="489">489</th><td>};</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><i>/* Bus parameters */</i></td></tr>
<tr><th id="492">492</th><td><b>struct</b> <dfn class="type def" id="fm10k_bus_info" title='fm10k_bus_info' data-ref="fm10k_bus_info">fm10k_bus_info</dfn> {</td></tr>
<tr><th id="493">493</th><td>	<b>enum</b> <a class="type" href="#fm10k_bus_speed" title='fm10k_bus_speed' data-ref="fm10k_bus_speed">fm10k_bus_speed</a> <dfn class="decl field" id="fm10k_bus_info::speed" title='fm10k_bus_info::speed' data-ref="fm10k_bus_info::speed">speed</dfn>;</td></tr>
<tr><th id="494">494</th><td>	<b>enum</b> <a class="type" href="#fm10k_bus_width" title='fm10k_bus_width' data-ref="fm10k_bus_width">fm10k_bus_width</a> <dfn class="decl field" id="fm10k_bus_info::width" title='fm10k_bus_info::width' data-ref="fm10k_bus_info::width">width</dfn>;</td></tr>
<tr><th id="495">495</th><td>	<b>enum</b> <a class="type" href="#fm10k_bus_payload" title='fm10k_bus_payload' data-ref="fm10k_bus_payload">fm10k_bus_payload</a> <dfn class="decl field" id="fm10k_bus_info::payload" title='fm10k_bus_info::payload' data-ref="fm10k_bus_info::payload">payload</dfn>;</td></tr>
<tr><th id="496">496</th><td>};</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><i>/* Statistics related declarations */</i></td></tr>
<tr><th id="499">499</th><td><b>struct</b> <dfn class="type def" id="fm10k_hw_stat" title='fm10k_hw_stat' data-ref="fm10k_hw_stat">fm10k_hw_stat</dfn> {</td></tr>
<tr><th id="500">500</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="fm10k_hw_stat::count" title='fm10k_hw_stat::count' data-ref="fm10k_hw_stat::count">count</dfn>;</td></tr>
<tr><th id="501">501</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fm10k_hw_stat::base_l" title='fm10k_hw_stat::base_l' data-ref="fm10k_hw_stat::base_l">base_l</dfn>;</td></tr>
<tr><th id="502">502</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fm10k_hw_stat::base_h" title='fm10k_hw_stat::base_h' data-ref="fm10k_hw_stat::base_h">base_h</dfn>;</td></tr>
<tr><th id="503">503</th><td>};</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><b>struct</b> <dfn class="type def" id="fm10k_hw_stats_q" title='fm10k_hw_stats_q' data-ref="fm10k_hw_stats_q">fm10k_hw_stats_q</dfn> {</td></tr>
<tr><th id="506">506</th><td>	<b>struct</b> <a class="type" href="#fm10k_hw_stat" title='fm10k_hw_stat' data-ref="fm10k_hw_stat">fm10k_hw_stat</a> <dfn class="decl field" id="fm10k_hw_stats_q::tx_bytes" title='fm10k_hw_stats_q::tx_bytes' data-ref="fm10k_hw_stats_q::tx_bytes">tx_bytes</dfn>;</td></tr>
<tr><th id="507">507</th><td>	<b>struct</b> <a class="type" href="#fm10k_hw_stat" title='fm10k_hw_stat' data-ref="fm10k_hw_stat">fm10k_hw_stat</a> <dfn class="decl field" id="fm10k_hw_stats_q::tx_packets" title='fm10k_hw_stats_q::tx_packets' data-ref="fm10k_hw_stats_q::tx_packets">tx_packets</dfn>;</td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/tx_stats_idx" data-ref="_M/tx_stats_idx">tx_stats_idx</dfn>	tx_packets.base_h</u></td></tr>
<tr><th id="509">509</th><td>	<b>struct</b> <a class="type" href="#fm10k_hw_stat" title='fm10k_hw_stat' data-ref="fm10k_hw_stat">fm10k_hw_stat</a> <dfn class="decl field" id="fm10k_hw_stats_q::rx_bytes" title='fm10k_hw_stats_q::rx_bytes' data-ref="fm10k_hw_stats_q::rx_bytes">rx_bytes</dfn>;</td></tr>
<tr><th id="510">510</th><td>	<b>struct</b> <a class="type" href="#fm10k_hw_stat" title='fm10k_hw_stat' data-ref="fm10k_hw_stat">fm10k_hw_stat</a> <dfn class="decl field" id="fm10k_hw_stats_q::rx_packets" title='fm10k_hw_stats_q::rx_packets' data-ref="fm10k_hw_stats_q::rx_packets">rx_packets</dfn>;</td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/rx_stats_idx" data-ref="_M/rx_stats_idx">rx_stats_idx</dfn>	rx_packets.base_h</u></td></tr>
<tr><th id="512">512</th><td>	<b>struct</b> <a class="type" href="#fm10k_hw_stat" title='fm10k_hw_stat' data-ref="fm10k_hw_stat">fm10k_hw_stat</a> <dfn class="decl field" id="fm10k_hw_stats_q::rx_drops" title='fm10k_hw_stats_q::rx_drops' data-ref="fm10k_hw_stats_q::rx_drops">rx_drops</dfn>;</td></tr>
<tr><th id="513">513</th><td>};</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td><b>struct</b> <dfn class="type def" id="fm10k_hw_stats" title='fm10k_hw_stats' data-ref="fm10k_hw_stats">fm10k_hw_stats</dfn> {</td></tr>
<tr><th id="516">516</th><td>	<b>struct</b> <a class="type" href="#fm10k_hw_stat" title='fm10k_hw_stat' data-ref="fm10k_hw_stat">fm10k_hw_stat</a>	<dfn class="decl field" id="fm10k_hw_stats::timeout" title='fm10k_hw_stats::timeout' data-ref="fm10k_hw_stats::timeout">timeout</dfn>;</td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/stats_idx" data-ref="_M/stats_idx">stats_idx</dfn>	timeout.base_h</u></td></tr>
<tr><th id="518">518</th><td>	<b>struct</b> <a class="type" href="#fm10k_hw_stat" title='fm10k_hw_stat' data-ref="fm10k_hw_stat">fm10k_hw_stat</a>	<dfn class="decl field" id="fm10k_hw_stats::ur" title='fm10k_hw_stats::ur' data-ref="fm10k_hw_stats::ur">ur</dfn>;</td></tr>
<tr><th id="519">519</th><td>	<b>struct</b> <a class="type" href="#fm10k_hw_stat" title='fm10k_hw_stat' data-ref="fm10k_hw_stat">fm10k_hw_stat</a>	<dfn class="decl field" id="fm10k_hw_stats::ca" title='fm10k_hw_stats::ca' data-ref="fm10k_hw_stats::ca">ca</dfn>;</td></tr>
<tr><th id="520">520</th><td>	<b>struct</b> <a class="type" href="#fm10k_hw_stat" title='fm10k_hw_stat' data-ref="fm10k_hw_stat">fm10k_hw_stat</a>	<dfn class="decl field" id="fm10k_hw_stats::um" title='fm10k_hw_stats::um' data-ref="fm10k_hw_stats::um">um</dfn>;</td></tr>
<tr><th id="521">521</th><td>	<b>struct</b> <a class="type" href="#fm10k_hw_stat" title='fm10k_hw_stat' data-ref="fm10k_hw_stat">fm10k_hw_stat</a>	<dfn class="decl field" id="fm10k_hw_stats::xec" title='fm10k_hw_stats::xec' data-ref="fm10k_hw_stats::xec">xec</dfn>;</td></tr>
<tr><th id="522">522</th><td>	<b>struct</b> <a class="type" href="#fm10k_hw_stat" title='fm10k_hw_stat' data-ref="fm10k_hw_stat">fm10k_hw_stat</a>	<dfn class="decl field" id="fm10k_hw_stats::vlan_drop" title='fm10k_hw_stats::vlan_drop' data-ref="fm10k_hw_stats::vlan_drop">vlan_drop</dfn>;</td></tr>
<tr><th id="523">523</th><td>	<b>struct</b> <a class="type" href="#fm10k_hw_stat" title='fm10k_hw_stat' data-ref="fm10k_hw_stat">fm10k_hw_stat</a>	<dfn class="decl field" id="fm10k_hw_stats::loopback_drop" title='fm10k_hw_stats::loopback_drop' data-ref="fm10k_hw_stats::loopback_drop">loopback_drop</dfn>;</td></tr>
<tr><th id="524">524</th><td>	<b>struct</b> <a class="type" href="#fm10k_hw_stat" title='fm10k_hw_stat' data-ref="fm10k_hw_stat">fm10k_hw_stat</a>	<dfn class="decl field" id="fm10k_hw_stats::nodesc_drop" title='fm10k_hw_stats::nodesc_drop' data-ref="fm10k_hw_stats::nodesc_drop">nodesc_drop</dfn>;</td></tr>
<tr><th id="525">525</th><td>	<b>struct</b> <a class="type" href="#fm10k_hw_stats_q" title='fm10k_hw_stats_q' data-ref="fm10k_hw_stats_q">fm10k_hw_stats_q</a> <dfn class="decl field" id="fm10k_hw_stats::q" title='fm10k_hw_stats::q' data-ref="fm10k_hw_stats::q">q</dfn>[<a class="macro" href="#60" title="128" data-ref="_M/FM10K_MAX_QUEUES_PF">FM10K_MAX_QUEUES_PF</a>];</td></tr>
<tr><th id="526">526</th><td>};</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><i>/* Establish DGLORT feature priority */</i></td></tr>
<tr><th id="529">529</th><td><b>enum</b> <dfn class="type def" id="fm10k_dglortdec_idx" title='fm10k_dglortdec_idx' data-ref="fm10k_dglortdec_idx">fm10k_dglortdec_idx</dfn> {</td></tr>
<tr><th id="530">530</th><td>	<dfn class="enum" id="fm10k_dglort_default" title='fm10k_dglort_default' data-ref="fm10k_dglort_default">fm10k_dglort_default</dfn>	= <var>0</var>,</td></tr>
<tr><th id="531">531</th><td>	<dfn class="enum" id="fm10k_dglort_vf_rsvd0" title='fm10k_dglort_vf_rsvd0' data-ref="fm10k_dglort_vf_rsvd0">fm10k_dglort_vf_rsvd0</dfn>	= <var>1</var>,</td></tr>
<tr><th id="532">532</th><td>	<dfn class="enum" id="fm10k_dglort_vf_rss" title='fm10k_dglort_vf_rss' data-ref="fm10k_dglort_vf_rss">fm10k_dglort_vf_rss</dfn>	= <var>2</var>,</td></tr>
<tr><th id="533">533</th><td>	<dfn class="enum" id="fm10k_dglort_pf_rsvd0" title='fm10k_dglort_pf_rsvd0' data-ref="fm10k_dglort_pf_rsvd0">fm10k_dglort_pf_rsvd0</dfn>	= <var>3</var>,</td></tr>
<tr><th id="534">534</th><td>	<dfn class="enum" id="fm10k_dglort_pf_queue" title='fm10k_dglort_pf_queue' data-ref="fm10k_dglort_pf_queue">fm10k_dglort_pf_queue</dfn>	= <var>4</var>,</td></tr>
<tr><th id="535">535</th><td>	<dfn class="enum" id="fm10k_dglort_pf_vsi" title='fm10k_dglort_pf_vsi' data-ref="fm10k_dglort_pf_vsi">fm10k_dglort_pf_vsi</dfn>	= <var>5</var>,</td></tr>
<tr><th id="536">536</th><td>	<dfn class="enum" id="fm10k_dglort_pf_rsvd1" title='fm10k_dglort_pf_rsvd1' data-ref="fm10k_dglort_pf_rsvd1">fm10k_dglort_pf_rsvd1</dfn>	= <var>6</var>,</td></tr>
<tr><th id="537">537</th><td>	<dfn class="enum" id="fm10k_dglort_pf_rss" title='fm10k_dglort_pf_rss' data-ref="fm10k_dglort_pf_rss">fm10k_dglort_pf_rss</dfn>	= <var>7</var></td></tr>
<tr><th id="538">538</th><td>};</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><b>struct</b> <dfn class="type def" id="fm10k_dglort_cfg" title='fm10k_dglort_cfg' data-ref="fm10k_dglort_cfg">fm10k_dglort_cfg</dfn> {</td></tr>
<tr><th id="541">541</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="fm10k_dglort_cfg::glort" title='fm10k_dglort_cfg::glort' data-ref="fm10k_dglort_cfg::glort">glort</dfn>;	<i>/* GLORT base */</i></td></tr>
<tr><th id="542">542</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="fm10k_dglort_cfg::queue_b" title='fm10k_dglort_cfg::queue_b' data-ref="fm10k_dglort_cfg::queue_b">queue_b</dfn>;	<i>/* Base value for queue */</i></td></tr>
<tr><th id="543">543</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="fm10k_dglort_cfg::vsi_b" title='fm10k_dglort_cfg::vsi_b' data-ref="fm10k_dglort_cfg::vsi_b">vsi_b</dfn>;	<i>/* Base value for VSI */</i></td></tr>
<tr><th id="544">544</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="fm10k_dglort_cfg::idx" title='fm10k_dglort_cfg::idx' data-ref="fm10k_dglort_cfg::idx">idx</dfn>;	<i>/* index of DGLORTDEC entry */</i></td></tr>
<tr><th id="545">545</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="fm10k_dglort_cfg::rss_l" title='fm10k_dglort_cfg::rss_l' data-ref="fm10k_dglort_cfg::rss_l">rss_l</dfn>;	<i>/* RSS indices */</i></td></tr>
<tr><th id="546">546</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="fm10k_dglort_cfg::pc_l" title='fm10k_dglort_cfg::pc_l' data-ref="fm10k_dglort_cfg::pc_l">pc_l</dfn>;	<i>/* Priority Class indices */</i></td></tr>
<tr><th id="547">547</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="fm10k_dglort_cfg::vsi_l" title='fm10k_dglort_cfg::vsi_l' data-ref="fm10k_dglort_cfg::vsi_l">vsi_l</dfn>;	<i>/* Number of bits from GLORT used to determine VSI */</i></td></tr>
<tr><th id="548">548</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="fm10k_dglort_cfg::queue_l" title='fm10k_dglort_cfg::queue_l' data-ref="fm10k_dglort_cfg::queue_l">queue_l</dfn>;	<i>/* Number of bits from GLORT used to determine queue */</i></td></tr>
<tr><th id="549">549</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="fm10k_dglort_cfg::shared_l" title='fm10k_dglort_cfg::shared_l' data-ref="fm10k_dglort_cfg::shared_l">shared_l</dfn>;	<i>/* Ignored bits from GLORT resulting in shared VSI */</i></td></tr>
<tr><th id="550">550</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>  <dfn class="decl field" id="fm10k_dglort_cfg::inner_rss" title='fm10k_dglort_cfg::inner_rss' data-ref="fm10k_dglort_cfg::inner_rss">inner_rss</dfn>;	<i>/* Boolean value if inner header is used for RSS */</i></td></tr>
<tr><th id="551">551</th><td>};</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><b>enum</b> <dfn class="type def" id="fm10k_pca_fault" title='fm10k_pca_fault' data-ref="fm10k_pca_fault">fm10k_pca_fault</dfn> {</td></tr>
<tr><th id="554">554</th><td>	<dfn class="enum" id="PCA_NO_FAULT" title='PCA_NO_FAULT' data-ref="PCA_NO_FAULT">PCA_NO_FAULT</dfn>,</td></tr>
<tr><th id="555">555</th><td>	<dfn class="enum" id="PCA_UNMAPPED_ADDR" title='PCA_UNMAPPED_ADDR' data-ref="PCA_UNMAPPED_ADDR">PCA_UNMAPPED_ADDR</dfn>,</td></tr>
<tr><th id="556">556</th><td>	<dfn class="enum" id="PCA_BAD_QACCESS_PF" title='PCA_BAD_QACCESS_PF' data-ref="PCA_BAD_QACCESS_PF">PCA_BAD_QACCESS_PF</dfn>,</td></tr>
<tr><th id="557">557</th><td>	<dfn class="enum" id="PCA_BAD_QACCESS_VF" title='PCA_BAD_QACCESS_VF' data-ref="PCA_BAD_QACCESS_VF">PCA_BAD_QACCESS_VF</dfn>,</td></tr>
<tr><th id="558">558</th><td>	<dfn class="enum" id="PCA_MALICIOUS_REQ" title='PCA_MALICIOUS_REQ' data-ref="PCA_MALICIOUS_REQ">PCA_MALICIOUS_REQ</dfn>,</td></tr>
<tr><th id="559">559</th><td>	<dfn class="enum" id="PCA_POISONED_TLP" title='PCA_POISONED_TLP' data-ref="PCA_POISONED_TLP">PCA_POISONED_TLP</dfn>,</td></tr>
<tr><th id="560">560</th><td>	<dfn class="enum" id="PCA_TLP_ABORT" title='PCA_TLP_ABORT' data-ref="PCA_TLP_ABORT">PCA_TLP_ABORT</dfn>,</td></tr>
<tr><th id="561">561</th><td>	<dfn class="enum" id="__PCA_MAX" title='__PCA_MAX' data-ref="__PCA_MAX">__PCA_MAX</dfn></td></tr>
<tr><th id="562">562</th><td>};</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><b>enum</b> <dfn class="type def" id="fm10k_thi_fault" title='fm10k_thi_fault' data-ref="fm10k_thi_fault">fm10k_thi_fault</dfn> {</td></tr>
<tr><th id="565">565</th><td>	<dfn class="enum" id="THI_NO_FAULT" title='THI_NO_FAULT' data-ref="THI_NO_FAULT">THI_NO_FAULT</dfn>,</td></tr>
<tr><th id="566">566</th><td>	<dfn class="enum" id="THI_MAL_DIS_Q_FAULT" title='THI_MAL_DIS_Q_FAULT' data-ref="THI_MAL_DIS_Q_FAULT">THI_MAL_DIS_Q_FAULT</dfn>,</td></tr>
<tr><th id="567">567</th><td>	<dfn class="enum" id="__THI_MAX" title='__THI_MAX' data-ref="__THI_MAX">__THI_MAX</dfn></td></tr>
<tr><th id="568">568</th><td>};</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><b>enum</b> <dfn class="type def" id="fm10k_fum_fault" title='fm10k_fum_fault' data-ref="fm10k_fum_fault">fm10k_fum_fault</dfn> {</td></tr>
<tr><th id="571">571</th><td>	<dfn class="enum" id="FUM_NO_FAULT" title='FUM_NO_FAULT' data-ref="FUM_NO_FAULT">FUM_NO_FAULT</dfn>,</td></tr>
<tr><th id="572">572</th><td>	<dfn class="enum" id="FUM_UNMAPPED_ADDR" title='FUM_UNMAPPED_ADDR' data-ref="FUM_UNMAPPED_ADDR">FUM_UNMAPPED_ADDR</dfn>,</td></tr>
<tr><th id="573">573</th><td>	<dfn class="enum" id="FUM_POISONED_TLP" title='FUM_POISONED_TLP' data-ref="FUM_POISONED_TLP">FUM_POISONED_TLP</dfn>,</td></tr>
<tr><th id="574">574</th><td>	<dfn class="enum" id="FUM_BAD_VF_QACCESS" title='FUM_BAD_VF_QACCESS' data-ref="FUM_BAD_VF_QACCESS">FUM_BAD_VF_QACCESS</dfn>,</td></tr>
<tr><th id="575">575</th><td>	<dfn class="enum" id="FUM_ADD_DECODE_ERR" title='FUM_ADD_DECODE_ERR' data-ref="FUM_ADD_DECODE_ERR">FUM_ADD_DECODE_ERR</dfn>,</td></tr>
<tr><th id="576">576</th><td>	<dfn class="enum" id="FUM_RO_ERROR" title='FUM_RO_ERROR' data-ref="FUM_RO_ERROR">FUM_RO_ERROR</dfn>,</td></tr>
<tr><th id="577">577</th><td>	<dfn class="enum" id="FUM_QPRC_CRC_ERROR" title='FUM_QPRC_CRC_ERROR' data-ref="FUM_QPRC_CRC_ERROR">FUM_QPRC_CRC_ERROR</dfn>,</td></tr>
<tr><th id="578">578</th><td>	<dfn class="enum" id="FUM_CSR_TIMEOUT" title='FUM_CSR_TIMEOUT' data-ref="FUM_CSR_TIMEOUT">FUM_CSR_TIMEOUT</dfn>,</td></tr>
<tr><th id="579">579</th><td>	<dfn class="enum" id="FUM_INVALID_TYPE" title='FUM_INVALID_TYPE' data-ref="FUM_INVALID_TYPE">FUM_INVALID_TYPE</dfn>,</td></tr>
<tr><th id="580">580</th><td>	<dfn class="enum" id="FUM_INVALID_LENGTH" title='FUM_INVALID_LENGTH' data-ref="FUM_INVALID_LENGTH">FUM_INVALID_LENGTH</dfn>,</td></tr>
<tr><th id="581">581</th><td>	<dfn class="enum" id="FUM_INVALID_BE" title='FUM_INVALID_BE' data-ref="FUM_INVALID_BE">FUM_INVALID_BE</dfn>,</td></tr>
<tr><th id="582">582</th><td>	<dfn class="enum" id="FUM_INVALID_ALIGN" title='FUM_INVALID_ALIGN' data-ref="FUM_INVALID_ALIGN">FUM_INVALID_ALIGN</dfn>,</td></tr>
<tr><th id="583">583</th><td>	<dfn class="enum" id="__FUM_MAX" title='__FUM_MAX' data-ref="__FUM_MAX">__FUM_MAX</dfn></td></tr>
<tr><th id="584">584</th><td>};</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><b>struct</b> <dfn class="type def" id="fm10k_fault" title='fm10k_fault' data-ref="fm10k_fault">fm10k_fault</dfn> {</td></tr>
<tr><th id="587">587</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="fm10k_fault::address" title='fm10k_fault::address' data-ref="fm10k_fault::address">address</dfn>;	<i>/* Address at the time fault was detected */</i></td></tr>
<tr><th id="588">588</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fm10k_fault::specinfo" title='fm10k_fault::specinfo' data-ref="fm10k_fault::specinfo">specinfo</dfn>;	<i>/* Extra info on this fault (fault dependent) */</i></td></tr>
<tr><th id="589">589</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fm10k_fault::type" title='fm10k_fault::type' data-ref="fm10k_fault::type">type</dfn>;	<i>/* Fault value dependent on subunit */</i></td></tr>
<tr><th id="590">590</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fm10k_fault::func" title='fm10k_fault::func' data-ref="fm10k_fault::func">func</dfn>;	<i>/* Function number of the fault */</i></td></tr>
<tr><th id="591">591</th><td>};</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><b>struct</b> <dfn class="type def" id="fm10k_mac_ops" title='fm10k_mac_ops' data-ref="fm10k_mac_ops">fm10k_mac_ops</dfn> {</td></tr>
<tr><th id="594">594</th><td>	<i>/* basic bring-up and tear-down */</i></td></tr>
<tr><th id="595">595</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::reset_hw" title='fm10k_mac_ops::reset_hw' data-ref="fm10k_mac_ops::reset_hw">reset_hw</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *);</td></tr>
<tr><th id="596">596</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::init_hw" title='fm10k_mac_ops::init_hw' data-ref="fm10k_mac_ops::init_hw">init_hw</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *);</td></tr>
<tr><th id="597">597</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::start_hw" title='fm10k_mac_ops::start_hw' data-ref="fm10k_mac_ops::start_hw">start_hw</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *);</td></tr>
<tr><th id="598">598</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::stop_hw" title='fm10k_mac_ops::stop_hw' data-ref="fm10k_mac_ops::stop_hw">stop_hw</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *);</td></tr>
<tr><th id="599">599</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::get_bus_info" title='fm10k_mac_ops::get_bus_info' data-ref="fm10k_mac_ops::get_bus_info">get_bus_info</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *);</td></tr>
<tr><th id="600">600</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::get_host_state" title='fm10k_mac_ops::get_host_state' data-ref="fm10k_mac_ops::get_host_state">get_host_state</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <a class="typedef" href="fm10k_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> *);</td></tr>
<tr><th id="601">601</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::request_lport_map" title='fm10k_mac_ops::request_lport_map' data-ref="fm10k_mac_ops::request_lport_map">request_lport_map</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *);</td></tr>
<tr><th id="602">602</th><td><u>#<span data-ppcond="602">ifndef</span> <span class="macro" data-ref="_M/NO_IS_SLOT_APPROPRIATE_CHECK">NO_IS_SLOT_APPROPRIATE_CHECK</span></u></td></tr>
<tr><th id="603">603</th><td>	<a class="typedef" href="fm10k_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> (*<dfn class="decl field" id="fm10k_mac_ops::is_slot_appropriate" title='fm10k_mac_ops::is_slot_appropriate' data-ref="fm10k_mac_ops::is_slot_appropriate">is_slot_appropriate</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *);</td></tr>
<tr><th id="604">604</th><td><u>#<span data-ppcond="602">endif</span></u></td></tr>
<tr><th id="605">605</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::update_vlan" title='fm10k_mac_ops::update_vlan' data-ref="fm10k_mac_ops::update_vlan">update_vlan</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <a class="typedef" href="fm10k_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a>, <a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>, <a class="typedef" href="fm10k_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a>);</td></tr>
<tr><th id="606">606</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::read_mac_addr" title='fm10k_mac_ops::read_mac_addr' data-ref="fm10k_mac_ops::read_mac_addr">read_mac_addr</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *);</td></tr>
<tr><th id="607">607</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::update_uc_addr" title='fm10k_mac_ops::update_uc_addr' data-ref="fm10k_mac_ops::update_uc_addr">update_uc_addr</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>, <em>const</em> <a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *,</td></tr>
<tr><th id="608">608</th><td>			      <a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>, <a class="typedef" href="fm10k_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a>, <a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>);</td></tr>
<tr><th id="609">609</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::update_mc_addr" title='fm10k_mac_ops::update_mc_addr' data-ref="fm10k_mac_ops::update_mc_addr">update_mc_addr</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>, <em>const</em> <a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *, <a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>, <a class="typedef" href="fm10k_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a>);</td></tr>
<tr><th id="610">610</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::update_xcast_mode" title='fm10k_mac_ops::update_xcast_mode' data-ref="fm10k_mac_ops::update_xcast_mode">update_xcast_mode</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>, <a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>);</td></tr>
<tr><th id="611">611</th><td>	<em>void</em> (*<dfn class="decl field" id="fm10k_mac_ops::update_int_moderator" title='fm10k_mac_ops::update_int_moderator' data-ref="fm10k_mac_ops::update_int_moderator">update_int_moderator</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *);</td></tr>
<tr><th id="612">612</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a>  (*<dfn class="decl field" id="fm10k_mac_ops::update_lport_state" title='fm10k_mac_ops::update_lport_state' data-ref="fm10k_mac_ops::update_lport_state">update_lport_state</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>, <a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>, <a class="typedef" href="fm10k_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a>);</td></tr>
<tr><th id="613">613</th><td>	<em>void</em> (*<dfn class="decl field" id="fm10k_mac_ops::update_hw_stats" title='fm10k_mac_ops::update_hw_stats' data-ref="fm10k_mac_ops::update_hw_stats">update_hw_stats</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <b>struct</b> <a class="type" href="#fm10k_hw_stats" title='fm10k_hw_stats' data-ref="fm10k_hw_stats">fm10k_hw_stats</a> *);</td></tr>
<tr><th id="614">614</th><td>	<em>void</em> (*<dfn class="decl field" id="fm10k_mac_ops::rebind_hw_stats" title='fm10k_mac_ops::rebind_hw_stats' data-ref="fm10k_mac_ops::rebind_hw_stats">rebind_hw_stats</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <b>struct</b> <a class="type" href="#fm10k_hw_stats" title='fm10k_hw_stats' data-ref="fm10k_hw_stats">fm10k_hw_stats</a> *);</td></tr>
<tr><th id="615">615</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::configure_dglort_map" title='fm10k_mac_ops::configure_dglort_map' data-ref="fm10k_mac_ops::configure_dglort_map">configure_dglort_map</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *,</td></tr>
<tr><th id="616">616</th><td>				    <b>struct</b> <a class="type" href="#fm10k_dglort_cfg" title='fm10k_dglort_cfg' data-ref="fm10k_dglort_cfg">fm10k_dglort_cfg</a> *);</td></tr>
<tr><th id="617">617</th><td>	<em>void</em> (*<dfn class="decl field" id="fm10k_mac_ops::set_dma_mask" title='fm10k_mac_ops::set_dma_mask' data-ref="fm10k_mac_ops::set_dma_mask">set_dma_mask</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <a class="typedef" href="fm10k_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a>);</td></tr>
<tr><th id="618">618</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::get_fault" title='fm10k_mac_ops::get_fault' data-ref="fm10k_mac_ops::get_fault">get_fault</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <em>int</em>, <b>struct</b> <a class="type" href="#fm10k_fault" title='fm10k_fault' data-ref="fm10k_fault">fm10k_fault</a> *);</td></tr>
<tr><th id="619">619</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::adjust_systime" title='fm10k_mac_ops::adjust_systime' data-ref="fm10k_mac_ops::adjust_systime">adjust_systime</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="local col3 decl" id="3ppb" title='ppb' data-type='s32' data-ref="3ppb">ppb</dfn>);</td></tr>
<tr><th id="620">620</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_mac_ops::notify_offset" title='fm10k_mac_ops::notify_offset' data-ref="fm10k_mac_ops::notify_offset">notify_offset</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <a class="typedef" href="fm10k_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="local col4 decl" id="4offset" title='offset' data-type='u64' data-ref="4offset">offset</dfn>);</td></tr>
<tr><th id="621">621</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> (*<dfn class="decl field" id="fm10k_mac_ops::read_systime" title='fm10k_mac_ops::read_systime' data-ref="fm10k_mac_ops::read_systime">read_systime</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *);</td></tr>
<tr><th id="622">622</th><td>};</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td><b>enum</b> <dfn class="type def" id="fm10k_mac_type" title='fm10k_mac_type' data-ref="fm10k_mac_type">fm10k_mac_type</dfn> {</td></tr>
<tr><th id="625">625</th><td>	<dfn class="enum" id="fm10k_mac_unknown" title='fm10k_mac_unknown' data-ref="fm10k_mac_unknown">fm10k_mac_unknown</dfn> = <var>0</var>,</td></tr>
<tr><th id="626">626</th><td>	<dfn class="enum" id="fm10k_mac_pf" title='fm10k_mac_pf' data-ref="fm10k_mac_pf">fm10k_mac_pf</dfn>,</td></tr>
<tr><th id="627">627</th><td>	<dfn class="enum" id="fm10k_mac_vf" title='fm10k_mac_vf' data-ref="fm10k_mac_vf">fm10k_mac_vf</dfn>,</td></tr>
<tr><th id="628">628</th><td>	<dfn class="enum" id="fm10k_num_macs" title='fm10k_num_macs' data-ref="fm10k_num_macs">fm10k_num_macs</dfn></td></tr>
<tr><th id="629">629</th><td>};</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><b>struct</b> <dfn class="type def" id="fm10k_mac_info" title='fm10k_mac_info' data-ref="fm10k_mac_info">fm10k_mac_info</dfn> {</td></tr>
<tr><th id="632">632</th><td>	<b>struct</b> <a class="type" href="#fm10k_mac_ops" title='fm10k_mac_ops' data-ref="fm10k_mac_ops">fm10k_mac_ops</a> <dfn class="decl field" id="fm10k_mac_info::ops" title='fm10k_mac_info::ops' data-ref="fm10k_mac_info::ops">ops</dfn>;</td></tr>
<tr><th id="633">633</th><td>	<b>enum</b> <a class="type" href="#fm10k_mac_type" title='fm10k_mac_type' data-ref="fm10k_mac_type">fm10k_mac_type</a> <dfn class="decl field" id="fm10k_mac_info::type" title='fm10k_mac_info::type' data-ref="fm10k_mac_info::type">type</dfn>;</td></tr>
<tr><th id="634">634</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fm10k_mac_info::addr" title='fm10k_mac_info::addr' data-ref="fm10k_mac_info::addr">addr</dfn>[<a class="macro" href="#433" title="6" data-ref="_M/ETH_ALEN">ETH_ALEN</a>];</td></tr>
<tr><th id="635">635</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fm10k_mac_info::perm_addr" title='fm10k_mac_info::perm_addr' data-ref="fm10k_mac_info::perm_addr">perm_addr</dfn>[<a class="macro" href="#433" title="6" data-ref="_M/ETH_ALEN">ETH_ALEN</a>];</td></tr>
<tr><th id="636">636</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="fm10k_mac_info::default_vid" title='fm10k_mac_info::default_vid' data-ref="fm10k_mac_info::default_vid">default_vid</dfn>;</td></tr>
<tr><th id="637">637</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="fm10k_mac_info::max_msix_vectors" title='fm10k_mac_info::max_msix_vectors' data-ref="fm10k_mac_info::max_msix_vectors">max_msix_vectors</dfn>;</td></tr>
<tr><th id="638">638</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="fm10k_mac_info::max_queues" title='fm10k_mac_info::max_queues' data-ref="fm10k_mac_info::max_queues">max_queues</dfn>;</td></tr>
<tr><th id="639">639</th><td>	<a class="typedef" href="fm10k_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="decl field" id="fm10k_mac_info::vlan_override" title='fm10k_mac_info::vlan_override' data-ref="fm10k_mac_info::vlan_override">vlan_override</dfn>;</td></tr>
<tr><th id="640">640</th><td>	<a class="typedef" href="fm10k_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="decl field" id="fm10k_mac_info::get_host_state" title='fm10k_mac_info::get_host_state' data-ref="fm10k_mac_info::get_host_state">get_host_state</dfn>;</td></tr>
<tr><th id="641">641</th><td>	<a class="typedef" href="fm10k_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="decl field" id="fm10k_mac_info::tx_ready" title='fm10k_mac_info::tx_ready' data-ref="fm10k_mac_info::tx_ready">tx_ready</dfn>;</td></tr>
<tr><th id="642">642</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fm10k_mac_info::dglort_map" title='fm10k_mac_info::dglort_map' data-ref="fm10k_mac_info::dglort_map">dglort_map</dfn>;</td></tr>
<tr><th id="643">643</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fm10k_mac_info::itr_scale" title='fm10k_mac_info::itr_scale' data-ref="fm10k_mac_info::itr_scale">itr_scale</dfn>;</td></tr>
<tr><th id="644">644</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="fm10k_mac_info::reset_while_pending" title='fm10k_mac_info::reset_while_pending' data-ref="fm10k_mac_info::reset_while_pending">reset_while_pending</dfn>;</td></tr>
<tr><th id="645">645</th><td>};</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><b>struct</b> <dfn class="type def" id="fm10k_swapi_table_info" title='fm10k_swapi_table_info' data-ref="fm10k_swapi_table_info">fm10k_swapi_table_info</dfn> {</td></tr>
<tr><th id="648">648</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fm10k_swapi_table_info::used" title='fm10k_swapi_table_info::used' data-ref="fm10k_swapi_table_info::used">used</dfn>;</td></tr>
<tr><th id="649">649</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fm10k_swapi_table_info::avail" title='fm10k_swapi_table_info::avail' data-ref="fm10k_swapi_table_info::avail">avail</dfn>;</td></tr>
<tr><th id="650">650</th><td>};</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><b>struct</b> <dfn class="type def" id="fm10k_swapi_info" title='fm10k_swapi_info' data-ref="fm10k_swapi_info">fm10k_swapi_info</dfn> {</td></tr>
<tr><th id="653">653</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fm10k_swapi_info::status" title='fm10k_swapi_info::status' data-ref="fm10k_swapi_info::status">status</dfn>;</td></tr>
<tr><th id="654">654</th><td>	<b>struct</b> <a class="type" href="#fm10k_swapi_table_info" title='fm10k_swapi_table_info' data-ref="fm10k_swapi_table_info">fm10k_swapi_table_info</a> <dfn class="decl field" id="fm10k_swapi_info::mac" title='fm10k_swapi_info::mac' data-ref="fm10k_swapi_info::mac">mac</dfn>;</td></tr>
<tr><th id="655">655</th><td>	<b>struct</b> <a class="type" href="#fm10k_swapi_table_info" title='fm10k_swapi_table_info' data-ref="fm10k_swapi_table_info">fm10k_swapi_table_info</a> <dfn class="decl field" id="fm10k_swapi_info::nexthop" title='fm10k_swapi_info::nexthop' data-ref="fm10k_swapi_info::nexthop">nexthop</dfn>;</td></tr>
<tr><th id="656">656</th><td>	<b>struct</b> <a class="type" href="#fm10k_swapi_table_info" title='fm10k_swapi_table_info' data-ref="fm10k_swapi_table_info">fm10k_swapi_table_info</a> <dfn class="decl field" id="fm10k_swapi_info::ffu" title='fm10k_swapi_info::ffu' data-ref="fm10k_swapi_info::ffu">ffu</dfn>;</td></tr>
<tr><th id="657">657</th><td>};</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><b>enum</b> <dfn class="type def" id="fm10k_xcast_modes" title='fm10k_xcast_modes' data-ref="fm10k_xcast_modes">fm10k_xcast_modes</dfn> {</td></tr>
<tr><th id="660">660</th><td>	<dfn class="enum" id="FM10K_XCAST_MODE_ALLMULTI" title='FM10K_XCAST_MODE_ALLMULTI' data-ref="FM10K_XCAST_MODE_ALLMULTI">FM10K_XCAST_MODE_ALLMULTI</dfn>	= <var>0</var>,</td></tr>
<tr><th id="661">661</th><td>	<dfn class="enum" id="FM10K_XCAST_MODE_MULTI" title='FM10K_XCAST_MODE_MULTI' data-ref="FM10K_XCAST_MODE_MULTI">FM10K_XCAST_MODE_MULTI</dfn>		= <var>1</var>,</td></tr>
<tr><th id="662">662</th><td>	<dfn class="enum" id="FM10K_XCAST_MODE_PROMISC" title='FM10K_XCAST_MODE_PROMISC' data-ref="FM10K_XCAST_MODE_PROMISC">FM10K_XCAST_MODE_PROMISC</dfn>	= <var>2</var>,</td></tr>
<tr><th id="663">663</th><td>	<dfn class="enum" id="FM10K_XCAST_MODE_NONE" title='FM10K_XCAST_MODE_NONE' data-ref="FM10K_XCAST_MODE_NONE">FM10K_XCAST_MODE_NONE</dfn>		= <var>3</var>,</td></tr>
<tr><th id="664">664</th><td>	<dfn class="enum" id="FM10K_XCAST_MODE_DISABLE" title='FM10K_XCAST_MODE_DISABLE' data-ref="FM10K_XCAST_MODE_DISABLE">FM10K_XCAST_MODE_DISABLE</dfn>	= <var>4</var></td></tr>
<tr><th id="665">665</th><td>};</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td><b>enum</b> <dfn class="type def" id="fm10k_timestamp_modes" title='fm10k_timestamp_modes' data-ref="fm10k_timestamp_modes">fm10k_timestamp_modes</dfn> {</td></tr>
<tr><th id="668">668</th><td>	<dfn class="enum" id="FM10K_TIMESTAMP_MODE_NONE" title='FM10K_TIMESTAMP_MODE_NONE' data-ref="FM10K_TIMESTAMP_MODE_NONE">FM10K_TIMESTAMP_MODE_NONE</dfn>	= <var>0</var>,</td></tr>
<tr><th id="669">669</th><td>	<dfn class="enum" id="FM10K_TIMESTAMP_MODE_PEP_TO_PEP" title='FM10K_TIMESTAMP_MODE_PEP_TO_PEP' data-ref="FM10K_TIMESTAMP_MODE_PEP_TO_PEP">FM10K_TIMESTAMP_MODE_PEP_TO_PEP</dfn>	= <var>1</var>,</td></tr>
<tr><th id="670">670</th><td>	<dfn class="enum" id="FM10K_TIMESTAMP_MODE_PEP_TO_ANY" title='FM10K_TIMESTAMP_MODE_PEP_TO_ANY' data-ref="FM10K_TIMESTAMP_MODE_PEP_TO_ANY">FM10K_TIMESTAMP_MODE_PEP_TO_ANY</dfn>	= <var>2</var>,</td></tr>
<tr><th id="671">671</th><td>};</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/FM10K_VF_TC_MAX" data-ref="_M/FM10K_VF_TC_MAX">FM10K_VF_TC_MAX</dfn>		100000	/* 100,000 Mb/s aka 100Gb/s */</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/FM10K_VF_TC_MIN" data-ref="_M/FM10K_VF_TC_MIN">FM10K_VF_TC_MIN</dfn>		1	/* 1 Mb/s is the slowest rate */</u></td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td><b>struct</b> <dfn class="type def" id="fm10k_vf_info" title='fm10k_vf_info' data-ref="fm10k_vf_info">fm10k_vf_info</dfn> {</td></tr>
<tr><th id="677">677</th><td>	<i>/* mbx must be first field in struct unless all default IOV message</i></td></tr>
<tr><th id="678">678</th><td><i>	 * handlers are redone as the assumption is that vf_info starts</i></td></tr>
<tr><th id="679">679</th><td><i>	 * at the same offset as the mailbox</i></td></tr>
<tr><th id="680">680</th><td><i>	 */</i></td></tr>
<tr><th id="681">681</th><td>	<b>struct</b> <a class="type" href="fm10k_mbx.h.html#fm10k_mbx_info" title='fm10k_mbx_info' data-ref="fm10k_mbx_info">fm10k_mbx_info</a>	<dfn class="decl field" id="fm10k_vf_info::mbx" title='fm10k_vf_info::mbx' data-ref="fm10k_vf_info::mbx">mbx</dfn>;		<i>/* PF side of VF mailbox */</i></td></tr>
<tr><th id="682">682</th><td>	<em>int</em>			<dfn class="decl field" id="fm10k_vf_info::rate" title='fm10k_vf_info::rate' data-ref="fm10k_vf_info::rate">rate</dfn>;		<i>/* Tx BW cap as defined by OS */</i></td></tr>
<tr><th id="683">683</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>			<dfn class="decl field" id="fm10k_vf_info::glort" title='fm10k_vf_info::glort' data-ref="fm10k_vf_info::glort">glort</dfn>;		<i>/* resource tag for this VF */</i></td></tr>
<tr><th id="684">684</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>			<dfn class="decl field" id="fm10k_vf_info::sw_vid" title='fm10k_vf_info::sw_vid' data-ref="fm10k_vf_info::sw_vid">sw_vid</dfn>;		<i>/* Switch API assigned VLAN */</i></td></tr>
<tr><th id="685">685</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>			<dfn class="decl field" id="fm10k_vf_info::pf_vid" title='fm10k_vf_info::pf_vid' data-ref="fm10k_vf_info::pf_vid">pf_vid</dfn>;		<i>/* PF assigned Default VLAN */</i></td></tr>
<tr><th id="686">686</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>			<dfn class="decl field" id="fm10k_vf_info::mac" title='fm10k_vf_info::mac' data-ref="fm10k_vf_info::mac">mac</dfn>[<a class="macro" href="#433" title="6" data-ref="_M/ETH_ALEN">ETH_ALEN</a>];	<i>/* PF Default MAC address */</i></td></tr>
<tr><th id="687">687</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>			<dfn class="decl field" id="fm10k_vf_info::vsi" title='fm10k_vf_info::vsi' data-ref="fm10k_vf_info::vsi">vsi</dfn>;		<i>/* VSI identifier */</i></td></tr>
<tr><th id="688">688</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>			<dfn class="decl field" id="fm10k_vf_info::vf_idx" title='fm10k_vf_info::vf_idx' data-ref="fm10k_vf_info::vf_idx">vf_idx</dfn>;		<i>/* which VF this is */</i></td></tr>
<tr><th id="689">689</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>			<dfn class="decl field" id="fm10k_vf_info::vf_flags" title='fm10k_vf_info::vf_flags' data-ref="fm10k_vf_info::vf_flags">vf_flags</dfn>;	<i>/* flags indicating what modes</i></td></tr>
<tr><th id="690">690</th><td><i>						 * are supported for the port</i></td></tr>
<tr><th id="691">691</th><td><i>						 */</i></td></tr>
<tr><th id="692">692</th><td><u>#<span data-ppcond="692">ifndef</span> <span class="macro" data-ref="_M/NO_FM10K_VF_TRUSTED_MODE">NO_FM10K_VF_TRUSTED_MODE</span></u></td></tr>
<tr><th id="693">693</th><td>	<a class="typedef" href="fm10k_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a>			<dfn class="decl field" id="fm10k_vf_info::trusted" title='fm10k_vf_info::trusted' data-ref="fm10k_vf_info::trusted">trusted</dfn>;	<i>/* VF trust mode */</i></td></tr>
<tr><th id="694">694</th><td><u>#<span data-ppcond="692">endif</span></u></td></tr>
<tr><th id="695">695</th><td>};</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/FM10K_VF_FLAG_ALLMULTI_CAPABLE" data-ref="_M/FM10K_VF_FLAG_ALLMULTI_CAPABLE">FM10K_VF_FLAG_ALLMULTI_CAPABLE</dfn>	(u8)(BIT(FM10K_XCAST_MODE_ALLMULTI))</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/FM10K_VF_FLAG_MULTI_CAPABLE" data-ref="_M/FM10K_VF_FLAG_MULTI_CAPABLE">FM10K_VF_FLAG_MULTI_CAPABLE</dfn>	(u8)(BIT(FM10K_XCAST_MODE_MULTI))</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/FM10K_VF_FLAG_PROMISC_CAPABLE" data-ref="_M/FM10K_VF_FLAG_PROMISC_CAPABLE">FM10K_VF_FLAG_PROMISC_CAPABLE</dfn>	(u8)(BIT(FM10K_XCAST_MODE_PROMISC))</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/FM10K_VF_FLAG_NONE_CAPABLE" data-ref="_M/FM10K_VF_FLAG_NONE_CAPABLE">FM10K_VF_FLAG_NONE_CAPABLE</dfn>	(u8)(BIT(FM10K_XCAST_MODE_NONE))</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/FM10K_VF_FLAG_CAPABLE" data-ref="_M/FM10K_VF_FLAG_CAPABLE">FM10K_VF_FLAG_CAPABLE</dfn>(vf_info)	((vf_info)-&gt;vf_flags &amp; (u8)0xF)</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/FM10K_VF_FLAG_ENABLED" data-ref="_M/FM10K_VF_FLAG_ENABLED">FM10K_VF_FLAG_ENABLED</dfn>(vf_info)	((vf_info)-&gt;vf_flags &gt;&gt; 4)</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/FM10K_VF_FLAG_SET_MODE" data-ref="_M/FM10K_VF_FLAG_SET_MODE">FM10K_VF_FLAG_SET_MODE</dfn>(mode)	((u8)0x10 &lt;&lt; (mode))</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/FM10K_VF_FLAG_SET_MODE_NONE" data-ref="_M/FM10K_VF_FLAG_SET_MODE_NONE">FM10K_VF_FLAG_SET_MODE_NONE</dfn> \</u></td></tr>
<tr><th id="705">705</th><td><u>	FM10K_VF_FLAG_SET_MODE(FM10K_XCAST_MODE_NONE)</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/FM10K_VF_FLAG_MULTI_ENABLED" data-ref="_M/FM10K_VF_FLAG_MULTI_ENABLED">FM10K_VF_FLAG_MULTI_ENABLED</dfn> \</u></td></tr>
<tr><th id="707">707</th><td><u>	(FM10K_VF_FLAG_SET_MODE(FM10K_XCAST_MODE_ALLMULTI) | \</u></td></tr>
<tr><th id="708">708</th><td><u>	 FM10K_VF_FLAG_SET_MODE(FM10K_XCAST_MODE_MULTI) | \</u></td></tr>
<tr><th id="709">709</th><td><u>	 FM10K_VF_FLAG_SET_MODE(FM10K_XCAST_MODE_PROMISC))</u></td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td><b>struct</b> <dfn class="type def" id="fm10k_iov_ops" title='fm10k_iov_ops' data-ref="fm10k_iov_ops">fm10k_iov_ops</dfn> {</td></tr>
<tr><th id="712">712</th><td>	<i>/* IOV related bring-up and tear-down */</i></td></tr>
<tr><th id="713">713</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_iov_ops::assign_resources" title='fm10k_iov_ops::assign_resources' data-ref="fm10k_iov_ops::assign_resources">assign_resources</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>, <a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>);</td></tr>
<tr><th id="714">714</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_iov_ops::configure_tc" title='fm10k_iov_ops::configure_tc' data-ref="fm10k_iov_ops::configure_tc">configure_tc</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>, <em>int</em>);</td></tr>
<tr><th id="715">715</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_iov_ops::assign_int_moderator" title='fm10k_iov_ops::assign_int_moderator' data-ref="fm10k_iov_ops::assign_int_moderator">assign_int_moderator</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>);</td></tr>
<tr><th id="716">716</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_iov_ops::assign_default_mac_vlan" title='fm10k_iov_ops::assign_default_mac_vlan' data-ref="fm10k_iov_ops::assign_default_mac_vlan">assign_default_mac_vlan</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *,</td></tr>
<tr><th id="717">717</th><td>				       <b>struct</b> <a class="type" href="#fm10k_vf_info" title='fm10k_vf_info' data-ref="fm10k_vf_info">fm10k_vf_info</a> *);</td></tr>
<tr><th id="718">718</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_iov_ops::reset_resources" title='fm10k_iov_ops::reset_resources' data-ref="fm10k_iov_ops::reset_resources">reset_resources</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *,</td></tr>
<tr><th id="719">719</th><td>			       <b>struct</b> <a class="type" href="#fm10k_vf_info" title='fm10k_vf_info' data-ref="fm10k_vf_info">fm10k_vf_info</a> *);</td></tr>
<tr><th id="720">720</th><td>	<a class="typedef" href="fm10k_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> (*<dfn class="decl field" id="fm10k_iov_ops::set_lport" title='fm10k_iov_ops::set_lport' data-ref="fm10k_iov_ops::set_lport">set_lport</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <b>struct</b> <a class="type" href="#fm10k_vf_info" title='fm10k_vf_info' data-ref="fm10k_vf_info">fm10k_vf_info</a> *, <a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>, <a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>);</td></tr>
<tr><th id="721">721</th><td>	<em>void</em> (*<dfn class="decl field" id="fm10k_iov_ops::reset_lport" title='fm10k_iov_ops::reset_lport' data-ref="fm10k_iov_ops::reset_lport">reset_lport</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <b>struct</b> <a class="type" href="#fm10k_vf_info" title='fm10k_vf_info' data-ref="fm10k_vf_info">fm10k_vf_info</a> *);</td></tr>
<tr><th id="722">722</th><td>	<em>void</em> (*<dfn class="decl field" id="fm10k_iov_ops::update_stats" title='fm10k_iov_ops::update_stats' data-ref="fm10k_iov_ops::update_stats">update_stats</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <b>struct</b> <a class="type" href="#fm10k_hw_stats_q" title='fm10k_hw_stats_q' data-ref="fm10k_hw_stats_q">fm10k_hw_stats_q</a> *, <a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>);</td></tr>
<tr><th id="723">723</th><td>	<em>void</em> (*<dfn class="decl field" id="fm10k_iov_ops::notify_offset" title='fm10k_iov_ops::notify_offset' data-ref="fm10k_iov_ops::notify_offset">notify_offset</dfn>)(<b>struct</b> <a class="type" href="#fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</a> *, <b>struct</b> <a class="type" href="#fm10k_vf_info" title='fm10k_vf_info' data-ref="fm10k_vf_info">fm10k_vf_info</a>*, <a class="typedef" href="fm10k_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a>);</td></tr>
<tr><th id="724">724</th><td>};</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td><b>struct</b> <dfn class="type def" id="fm10k_iov_info" title='fm10k_iov_info' data-ref="fm10k_iov_info">fm10k_iov_info</dfn> {</td></tr>
<tr><th id="727">727</th><td>	<b>struct</b> <a class="type" href="#fm10k_iov_ops" title='fm10k_iov_ops' data-ref="fm10k_iov_ops">fm10k_iov_ops</a> <dfn class="decl field" id="fm10k_iov_info::ops" title='fm10k_iov_info::ops' data-ref="fm10k_iov_info::ops">ops</dfn>;</td></tr>
<tr><th id="728">728</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="fm10k_iov_info::total_vfs" title='fm10k_iov_info::total_vfs' data-ref="fm10k_iov_info::total_vfs">total_vfs</dfn>;</td></tr>
<tr><th id="729">729</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="fm10k_iov_info::num_vfs" title='fm10k_iov_info::num_vfs' data-ref="fm10k_iov_info::num_vfs">num_vfs</dfn>;</td></tr>
<tr><th id="730">730</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="fm10k_iov_info::num_pools" title='fm10k_iov_info::num_pools' data-ref="fm10k_iov_info::num_pools">num_pools</dfn>;</td></tr>
<tr><th id="731">731</th><td>};</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><b>struct</b> <dfn class="type def" id="fm10k_hw" title='fm10k_hw' data-ref="fm10k_hw">fm10k_hw</dfn> {</td></tr>
<tr><th id="734">734</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> *<dfn class="decl field" id="fm10k_hw::hw_addr" title='fm10k_hw::hw_addr' data-ref="fm10k_hw::hw_addr">hw_addr</dfn>;</td></tr>
<tr><th id="735">735</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> *<dfn class="decl field" id="fm10k_hw::sw_addr" title='fm10k_hw::sw_addr' data-ref="fm10k_hw::sw_addr">sw_addr</dfn>;</td></tr>
<tr><th id="736">736</th><td>	<em>void</em> *<dfn class="decl field" id="fm10k_hw::back" title='fm10k_hw::back' data-ref="fm10k_hw::back">back</dfn>;</td></tr>
<tr><th id="737">737</th><td>	<b>struct</b> <a class="type" href="#fm10k_mac_info" title='fm10k_mac_info' data-ref="fm10k_mac_info">fm10k_mac_info</a> <dfn class="decl field" id="fm10k_hw::mac" title='fm10k_hw::mac' data-ref="fm10k_hw::mac">mac</dfn>;</td></tr>
<tr><th id="738">738</th><td>	<b>struct</b> <a class="type" href="#fm10k_bus_info" title='fm10k_bus_info' data-ref="fm10k_bus_info">fm10k_bus_info</a> <dfn class="decl field" id="fm10k_hw::bus" title='fm10k_hw::bus' data-ref="fm10k_hw::bus">bus</dfn>;</td></tr>
<tr><th id="739">739</th><td>	<b>struct</b> <a class="type" href="#fm10k_bus_info" title='fm10k_bus_info' data-ref="fm10k_bus_info">fm10k_bus_info</a> <dfn class="decl field" id="fm10k_hw::bus_caps" title='fm10k_hw::bus_caps' data-ref="fm10k_hw::bus_caps">bus_caps</dfn>;</td></tr>
<tr><th id="740">740</th><td>	<b>struct</b> <a class="type" href="#fm10k_iov_info" title='fm10k_iov_info' data-ref="fm10k_iov_info">fm10k_iov_info</a> <dfn class="decl field" id="fm10k_hw::iov" title='fm10k_hw::iov' data-ref="fm10k_hw::iov">iov</dfn>;</td></tr>
<tr><th id="741">741</th><td>	<b>struct</b> <a class="type" href="fm10k_mbx.h.html#fm10k_mbx_info" title='fm10k_mbx_info' data-ref="fm10k_mbx_info">fm10k_mbx_info</a> <dfn class="decl field" id="fm10k_hw::mbx" title='fm10k_hw::mbx' data-ref="fm10k_hw::mbx">mbx</dfn>;</td></tr>
<tr><th id="742">742</th><td>	<b>struct</b> <a class="type" href="#fm10k_swapi_info" title='fm10k_swapi_info' data-ref="fm10k_swapi_info">fm10k_swapi_info</a> <dfn class="decl field" id="fm10k_hw::swapi" title='fm10k_hw::swapi' data-ref="fm10k_hw::swapi">swapi</dfn>;</td></tr>
<tr><th id="743">743</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="fm10k_hw::device_id" title='fm10k_hw::device_id' data-ref="fm10k_hw::device_id">device_id</dfn>;</td></tr>
<tr><th id="744">744</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="fm10k_hw::vendor_id" title='fm10k_hw::vendor_id' data-ref="fm10k_hw::vendor_id">vendor_id</dfn>;</td></tr>
<tr><th id="745">745</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="fm10k_hw::subsystem_device_id" title='fm10k_hw::subsystem_device_id' data-ref="fm10k_hw::subsystem_device_id">subsystem_device_id</dfn>;</td></tr>
<tr><th id="746">746</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="fm10k_hw::subsystem_vendor_id" title='fm10k_hw::subsystem_vendor_id' data-ref="fm10k_hw::subsystem_vendor_id">subsystem_vendor_id</dfn>;</td></tr>
<tr><th id="747">747</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fm10k_hw::revision_id" title='fm10k_hw::revision_id' data-ref="fm10k_hw::revision_id">revision_id</dfn>;</td></tr>
<tr><th id="748">748</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fm10k_hw::flags" title='fm10k_hw::flags' data-ref="fm10k_hw::flags">flags</dfn>;</td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/FM10K_HW_FLAG_CLOCK_OWNER" data-ref="_M/FM10K_HW_FLAG_CLOCK_OWNER">FM10K_HW_FLAG_CLOCK_OWNER</dfn>	BIT(0)</u></td></tr>
<tr><th id="750">750</th><td>};</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><i>/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</i></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/FM10K_REQ_TX_DESCRIPTOR_MULTIPLE" data-ref="_M/FM10K_REQ_TX_DESCRIPTOR_MULTIPLE">FM10K_REQ_TX_DESCRIPTOR_MULTIPLE</dfn>	8</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/FM10K_REQ_RX_DESCRIPTOR_MULTIPLE" data-ref="_M/FM10K_REQ_RX_DESCRIPTOR_MULTIPLE">FM10K_REQ_RX_DESCRIPTOR_MULTIPLE</dfn>	8</u></td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td><i>/* Transmit Descriptor */</i></td></tr>
<tr><th id="757">757</th><td><b>struct</b> <dfn class="type def" id="fm10k_tx_desc" title='fm10k_tx_desc' data-ref="fm10k_tx_desc">fm10k_tx_desc</dfn> {</td></tr>
<tr><th id="758">758</th><td>	<a class="macro" href="fm10k_osdep.h.html#84" title="u64" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="fm10k_tx_desc::buffer_addr" title='fm10k_tx_desc::buffer_addr' data-ref="fm10k_tx_desc::buffer_addr">buffer_addr</dfn>;	<i>/* Address of the descriptor's data buffer */</i></td></tr>
<tr><th id="759">759</th><td>	<a class="macro" href="fm10k_osdep.h.html#82" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="fm10k_tx_desc::buflen" title='fm10k_tx_desc::buflen' data-ref="fm10k_tx_desc::buflen">buflen</dfn>;		<i>/* Length of data to be DMAed */</i></td></tr>
<tr><th id="760">760</th><td>	<a class="macro" href="fm10k_osdep.h.html#82" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="fm10k_tx_desc::vlan" title='fm10k_tx_desc::vlan' data-ref="fm10k_tx_desc::vlan">vlan</dfn>;		<i>/* VLAN_ID and VPRI to be inserted in FTAG */</i></td></tr>
<tr><th id="761">761</th><td>	<a class="macro" href="fm10k_osdep.h.html#82" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="fm10k_tx_desc::mss" title='fm10k_tx_desc::mss' data-ref="fm10k_tx_desc::mss">mss</dfn>;		<i>/* MSS for segmentation offload */</i></td></tr>
<tr><th id="762">762</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fm10k_tx_desc::hdrlen" title='fm10k_tx_desc::hdrlen' data-ref="fm10k_tx_desc::hdrlen">hdrlen</dfn>;		<i>/* Header size for segmentation offload */</i></td></tr>
<tr><th id="763">763</th><td>	<a class="typedef" href="fm10k_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fm10k_tx_desc::flags" title='fm10k_tx_desc::flags' data-ref="fm10k_tx_desc::flags">flags</dfn>;		<i>/* Status and offload request flags */</i></td></tr>
<tr><th id="764">764</th><td>};</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td><i>/* Transmit Descriptor Cache Structure */</i></td></tr>
<tr><th id="767">767</th><td><b>struct</b> <dfn class="type def" id="fm10k_tx_desc_cache" title='fm10k_tx_desc_cache' data-ref="fm10k_tx_desc_cache">fm10k_tx_desc_cache</dfn> {</td></tr>
<tr><th id="768">768</th><td>	<b>struct</b> <a class="type" href="#fm10k_tx_desc" title='fm10k_tx_desc' data-ref="fm10k_tx_desc">fm10k_tx_desc</a> <dfn class="decl field" id="fm10k_tx_desc_cache::tx_desc" title='fm10k_tx_desc_cache::tx_desc' data-ref="fm10k_tx_desc_cache::tx_desc">tx_desc</dfn>[<var>256</var>];</td></tr>
<tr><th id="769">769</th><td>};</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXD_FLAG_INT" data-ref="_M/FM10K_TXD_FLAG_INT">FM10K_TXD_FLAG_INT</dfn>	0x01</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXD_FLAG_TIME" data-ref="_M/FM10K_TXD_FLAG_TIME">FM10K_TXD_FLAG_TIME</dfn>	0x02</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXD_FLAG_CSUM" data-ref="_M/FM10K_TXD_FLAG_CSUM">FM10K_TXD_FLAG_CSUM</dfn>	0x04</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXD_FLAG_FTAG" data-ref="_M/FM10K_TXD_FLAG_FTAG">FM10K_TXD_FLAG_FTAG</dfn>	0x10</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXD_FLAG_RS" data-ref="_M/FM10K_TXD_FLAG_RS">FM10K_TXD_FLAG_RS</dfn>	0x20</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXD_FLAG_LAST" data-ref="_M/FM10K_TXD_FLAG_LAST">FM10K_TXD_FLAG_LAST</dfn>	0x40</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXD_FLAG_DONE" data-ref="_M/FM10K_TXD_FLAG_DONE">FM10K_TXD_FLAG_DONE</dfn>	0x80</u></td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><i>/* These macros are meant to enable optimal placement of the RS and INT</i></td></tr>
<tr><th id="781">781</th><td><i> * bits.  It will point us to the last descriptor in the cache for either the</i></td></tr>
<tr><th id="782">782</th><td><i> * start of the packet, or the end of the packet.  If the index is actually</i></td></tr>
<tr><th id="783">783</th><td><i> * at the start of the FIFO it will point to the offset for the last index</i></td></tr>
<tr><th id="784">784</th><td><i> * in the FIFO to prevent an unnecessary write.</i></td></tr>
<tr><th id="785">785</th><td><i> */</i></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/FM10K_TXD_WB_FIFO_SIZE" data-ref="_M/FM10K_TXD_WB_FIFO_SIZE">FM10K_TXD_WB_FIFO_SIZE</dfn>	4</u></td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td><i>/* Receive Descriptor - 32B */</i></td></tr>
<tr><th id="789">789</th><td><b>union</b> <dfn class="type def" id="fm10k_rx_desc" title='fm10k_rx_desc' data-ref="fm10k_rx_desc">fm10k_rx_desc</dfn> {</td></tr>
<tr><th id="790">790</th><td>	<b>struct</b> {</td></tr>
<tr><th id="791">791</th><td>		<a class="macro" href="fm10k_osdep.h.html#84" title="u64" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::pkt_addr" title='fm10k_rx_desc::(anonymous struct)::pkt_addr' data-ref="fm10k_rx_desc::(anonymous)::pkt_addr">pkt_addr</dfn>; <i>/* Packet buffer address */</i></td></tr>
<tr><th id="792">792</th><td>		<a class="macro" href="fm10k_osdep.h.html#84" title="u64" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::hdr_addr" title='fm10k_rx_desc::(anonymous struct)::hdr_addr' data-ref="fm10k_rx_desc::(anonymous)::hdr_addr">hdr_addr</dfn>; <i>/* Header buffer address */</i></td></tr>
<tr><th id="793">793</th><td>		<a class="macro" href="fm10k_osdep.h.html#84" title="u64" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::reserved" title='fm10k_rx_desc::(anonymous struct)::reserved' data-ref="fm10k_rx_desc::(anonymous)::reserved">reserved</dfn>; <i>/* Empty space, RSS hash */</i></td></tr>
<tr><th id="794">794</th><td>		<a class="macro" href="fm10k_osdep.h.html#84" title="u64" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::timestamp" title='fm10k_rx_desc::(anonymous struct)::timestamp' data-ref="fm10k_rx_desc::(anonymous)::timestamp">timestamp</dfn>;</td></tr>
<tr><th id="795">795</th><td>	} <dfn class="decl field" id="fm10k_rx_desc::q" title='fm10k_rx_desc::q' data-ref="fm10k_rx_desc::q">q</dfn>; <i>/* Read, Writeback, 64b quad-words */</i></td></tr>
<tr><th id="796">796</th><td>	<b>struct</b> {</td></tr>
<tr><th id="797">797</th><td>		<a class="macro" href="fm10k_osdep.h.html#83" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::data" title='fm10k_rx_desc::(anonymous struct)::data' data-ref="fm10k_rx_desc::(anonymous)::data">data</dfn>; <i>/* RSS and header data */</i></td></tr>
<tr><th id="798">798</th><td>		<a class="macro" href="fm10k_osdep.h.html#83" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::rss" title='fm10k_rx_desc::(anonymous struct)::rss' data-ref="fm10k_rx_desc::(anonymous)::rss">rss</dfn>;  <i>/* RSS Hash */</i></td></tr>
<tr><th id="799">799</th><td>		<a class="macro" href="fm10k_osdep.h.html#83" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::staterr" title='fm10k_rx_desc::(anonymous struct)::staterr' data-ref="fm10k_rx_desc::(anonymous)::staterr">staterr</dfn>;</td></tr>
<tr><th id="800">800</th><td>		<a class="macro" href="fm10k_osdep.h.html#83" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::vlan_len" title='fm10k_rx_desc::(anonymous struct)::vlan_len' data-ref="fm10k_rx_desc::(anonymous)::vlan_len">vlan_len</dfn>;</td></tr>
<tr><th id="801">801</th><td>		<a class="macro" href="fm10k_osdep.h.html#83" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::glort" title='fm10k_rx_desc::(anonymous struct)::glort' data-ref="fm10k_rx_desc::(anonymous)::glort">glort</dfn>; <i>/* sglort/dglort */</i></td></tr>
<tr><th id="802">802</th><td>	} <dfn class="decl field" id="fm10k_rx_desc::d" title='fm10k_rx_desc::d' data-ref="fm10k_rx_desc::d">d</dfn>; <i>/* Writeback, 32b double-words */</i></td></tr>
<tr><th id="803">803</th><td>	<b>struct</b> {</td></tr>
<tr><th id="804">804</th><td>		<a class="macro" href="fm10k_osdep.h.html#82" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::pkt_info" title='fm10k_rx_desc::(anonymous struct)::pkt_info' data-ref="fm10k_rx_desc::(anonymous)::pkt_info">pkt_info</dfn>; <i>/* RSS, Pkt type */</i></td></tr>
<tr><th id="805">805</th><td>		<a class="macro" href="fm10k_osdep.h.html#82" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::hdr_info" title='fm10k_rx_desc::(anonymous struct)::hdr_info' data-ref="fm10k_rx_desc::(anonymous)::hdr_info">hdr_info</dfn>; <i>/* Splithdr, hdrlen, xC */</i></td></tr>
<tr><th id="806">806</th><td>		<a class="macro" href="fm10k_osdep.h.html#82" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::rss_lower" title='fm10k_rx_desc::(anonymous struct)::rss_lower' data-ref="fm10k_rx_desc::(anonymous)::rss_lower">rss_lower</dfn>;</td></tr>
<tr><th id="807">807</th><td>		<a class="macro" href="fm10k_osdep.h.html#82" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::rss_upper" title='fm10k_rx_desc::(anonymous struct)::rss_upper' data-ref="fm10k_rx_desc::(anonymous)::rss_upper">rss_upper</dfn>;</td></tr>
<tr><th id="808">808</th><td>		<a class="macro" href="fm10k_osdep.h.html#82" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::status" title='fm10k_rx_desc::(anonymous struct)::status' data-ref="fm10k_rx_desc::(anonymous)::status">status</dfn>; <i>/* status/error */</i></td></tr>
<tr><th id="809">809</th><td>		<a class="macro" href="fm10k_osdep.h.html#82" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::csum_err" title='fm10k_rx_desc::(anonymous struct)::csum_err' data-ref="fm10k_rx_desc::(anonymous)::csum_err">csum_err</dfn>; <i>/* checksum or extended error value */</i></td></tr>
<tr><th id="810">810</th><td>		<a class="macro" href="fm10k_osdep.h.html#82" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::length" title='fm10k_rx_desc::(anonymous struct)::length' data-ref="fm10k_rx_desc::(anonymous)::length">length</dfn>; <i>/* Packet length */</i></td></tr>
<tr><th id="811">811</th><td>		<a class="macro" href="fm10k_osdep.h.html#82" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::vlan" title='fm10k_rx_desc::(anonymous struct)::vlan' data-ref="fm10k_rx_desc::(anonymous)::vlan">vlan</dfn>; <i>/* VLAN tag */</i></td></tr>
<tr><th id="812">812</th><td>		<a class="macro" href="fm10k_osdep.h.html#82" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::dglort" title='fm10k_rx_desc::(anonymous struct)::dglort' data-ref="fm10k_rx_desc::(anonymous)::dglort">dglort</dfn>;</td></tr>
<tr><th id="813">813</th><td>		<a class="macro" href="fm10k_osdep.h.html#82" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="fm10k_rx_desc::(anonymous)::sglort" title='fm10k_rx_desc::(anonymous struct)::sglort' data-ref="fm10k_rx_desc::(anonymous)::sglort">sglort</dfn>;</td></tr>
<tr><th id="814">814</th><td>	} <dfn class="decl field" id="fm10k_rx_desc::w" title='fm10k_rx_desc::w' data-ref="fm10k_rx_desc::w">w</dfn>; <i>/* Writeback, 16b words */</i></td></tr>
<tr><th id="815">815</th><td>};</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_RSSTYPE_MASK" data-ref="_M/FM10K_RXD_RSSTYPE_MASK">FM10K_RXD_RSSTYPE_MASK</dfn>		0x000F</u></td></tr>
<tr><th id="818">818</th><td><b>enum</b> <dfn class="type def" id="fm10k_rdesc_rss_type" title='fm10k_rdesc_rss_type' data-ref="fm10k_rdesc_rss_type">fm10k_rdesc_rss_type</dfn> {</td></tr>
<tr><th id="819">819</th><td>	<dfn class="enum" id="FM10K_RSSTYPE_NONE" title='FM10K_RSSTYPE_NONE' data-ref="FM10K_RSSTYPE_NONE">FM10K_RSSTYPE_NONE</dfn>	= <var>0x0</var>,</td></tr>
<tr><th id="820">820</th><td>	<dfn class="enum" id="FM10K_RSSTYPE_IPV4_TCP" title='FM10K_RSSTYPE_IPV4_TCP' data-ref="FM10K_RSSTYPE_IPV4_TCP">FM10K_RSSTYPE_IPV4_TCP</dfn>	= <var>0x1</var>,</td></tr>
<tr><th id="821">821</th><td>	<dfn class="enum" id="FM10K_RSSTYPE_IPV4" title='FM10K_RSSTYPE_IPV4' data-ref="FM10K_RSSTYPE_IPV4">FM10K_RSSTYPE_IPV4</dfn>	= <var>0x2</var>,</td></tr>
<tr><th id="822">822</th><td>	<dfn class="enum" id="FM10K_RSSTYPE_IPV6_TCP" title='FM10K_RSSTYPE_IPV6_TCP' data-ref="FM10K_RSSTYPE_IPV6_TCP">FM10K_RSSTYPE_IPV6_TCP</dfn>	= <var>0x3</var>,</td></tr>
<tr><th id="823">823</th><td>	<i>/* Reserved 0x4 */</i></td></tr>
<tr><th id="824">824</th><td>	<dfn class="enum" id="FM10K_RSSTYPE_IPV6" title='FM10K_RSSTYPE_IPV6' data-ref="FM10K_RSSTYPE_IPV6">FM10K_RSSTYPE_IPV6</dfn>	= <var>0x5</var>,</td></tr>
<tr><th id="825">825</th><td>	<i>/* Reserved 0x6 */</i></td></tr>
<tr><th id="826">826</th><td>	<dfn class="enum" id="FM10K_RSSTYPE_IPV4_UDP" title='FM10K_RSSTYPE_IPV4_UDP' data-ref="FM10K_RSSTYPE_IPV4_UDP">FM10K_RSSTYPE_IPV4_UDP</dfn>	= <var>0x7</var>,</td></tr>
<tr><th id="827">827</th><td>	<dfn class="enum" id="FM10K_RSSTYPE_IPV6_UDP" title='FM10K_RSSTYPE_IPV6_UDP' data-ref="FM10K_RSSTYPE_IPV6_UDP">FM10K_RSSTYPE_IPV6_UDP</dfn>	= <var>0x8</var></td></tr>
<tr><th id="828">828</th><td>	<i>/* Reserved 0x9 - 0xF */</i></td></tr>
<tr><th id="829">829</th><td>};</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_PKTTYPE_MASK" data-ref="_M/FM10K_RXD_PKTTYPE_MASK">FM10K_RXD_PKTTYPE_MASK</dfn>		0x03F0</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_PKTTYPE_SHIFT" data-ref="_M/FM10K_RXD_PKTTYPE_SHIFT">FM10K_RXD_PKTTYPE_SHIFT</dfn>		4</u></td></tr>
<tr><th id="833">833</th><td><b>enum</b> <dfn class="type def" id="fm10k_rdesc_pkt_type" title='fm10k_rdesc_pkt_type' data-ref="fm10k_rdesc_pkt_type">fm10k_rdesc_pkt_type</dfn> {</td></tr>
<tr><th id="834">834</th><td>	<i>/* L3 type */</i></td></tr>
<tr><th id="835">835</th><td>	<dfn class="enum" id="FM10K_PKTTYPE_OTHER" title='FM10K_PKTTYPE_OTHER' data-ref="FM10K_PKTTYPE_OTHER">FM10K_PKTTYPE_OTHER</dfn>	= <var>0x00</var>,</td></tr>
<tr><th id="836">836</th><td>	<dfn class="enum" id="FM10K_PKTTYPE_IPV4" title='FM10K_PKTTYPE_IPV4' data-ref="FM10K_PKTTYPE_IPV4">FM10K_PKTTYPE_IPV4</dfn>	= <var>0x01</var>,</td></tr>
<tr><th id="837">837</th><td>	<dfn class="enum" id="FM10K_PKTTYPE_IPV4_EX" title='FM10K_PKTTYPE_IPV4_EX' data-ref="FM10K_PKTTYPE_IPV4_EX">FM10K_PKTTYPE_IPV4_EX</dfn>	= <var>0x02</var>,</td></tr>
<tr><th id="838">838</th><td>	<dfn class="enum" id="FM10K_PKTTYPE_IPV6" title='FM10K_PKTTYPE_IPV6' data-ref="FM10K_PKTTYPE_IPV6">FM10K_PKTTYPE_IPV6</dfn>	= <var>0x03</var>,</td></tr>
<tr><th id="839">839</th><td>	<dfn class="enum" id="FM10K_PKTTYPE_IPV6_EX" title='FM10K_PKTTYPE_IPV6_EX' data-ref="FM10K_PKTTYPE_IPV6_EX">FM10K_PKTTYPE_IPV6_EX</dfn>	= <var>0x04</var>,</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td>	<i>/* L4 type */</i></td></tr>
<tr><th id="842">842</th><td>	<dfn class="enum" id="FM10K_PKTTYPE_TCP" title='FM10K_PKTTYPE_TCP' data-ref="FM10K_PKTTYPE_TCP">FM10K_PKTTYPE_TCP</dfn>	= <var>0x08</var>,</td></tr>
<tr><th id="843">843</th><td>	<dfn class="enum" id="FM10K_PKTTYPE_UDP" title='FM10K_PKTTYPE_UDP' data-ref="FM10K_PKTTYPE_UDP">FM10K_PKTTYPE_UDP</dfn>	= <var>0x10</var>,</td></tr>
<tr><th id="844">844</th><td>	<dfn class="enum" id="FM10K_PKTTYPE_GRE" title='FM10K_PKTTYPE_GRE' data-ref="FM10K_PKTTYPE_GRE">FM10K_PKTTYPE_GRE</dfn>	= <var>0x18</var>,</td></tr>
<tr><th id="845">845</th><td>	<dfn class="enum" id="FM10K_PKTTYPE_VXLAN" title='FM10K_PKTTYPE_VXLAN' data-ref="FM10K_PKTTYPE_VXLAN">FM10K_PKTTYPE_VXLAN</dfn>	= <var>0x20</var>,</td></tr>
<tr><th id="846">846</th><td>	<dfn class="enum" id="FM10K_PKTTYPE_NVGRE" title='FM10K_PKTTYPE_NVGRE' data-ref="FM10K_PKTTYPE_NVGRE">FM10K_PKTTYPE_NVGRE</dfn>	= <var>0x28</var>,</td></tr>
<tr><th id="847">847</th><td>	<dfn class="enum" id="FM10K_PKTTYPE_GENEVE" title='FM10K_PKTTYPE_GENEVE' data-ref="FM10K_PKTTYPE_GENEVE">FM10K_PKTTYPE_GENEVE</dfn>	= <var>0x30</var></td></tr>
<tr><th id="848">848</th><td>};</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_HDR_INFO_XC_MASK" data-ref="_M/FM10K_RXD_HDR_INFO_XC_MASK">FM10K_RXD_HDR_INFO_XC_MASK</dfn>	0x0006</u></td></tr>
<tr><th id="851">851</th><td><b>enum</b> <dfn class="type def" id="fm10k_rxdesc_xc" title='fm10k_rxdesc_xc' data-ref="fm10k_rxdesc_xc">fm10k_rxdesc_xc</dfn> {</td></tr>
<tr><th id="852">852</th><td>	<dfn class="enum" id="FM10K_XC_UNICAST" title='FM10K_XC_UNICAST' data-ref="FM10K_XC_UNICAST">FM10K_XC_UNICAST</dfn>	= <var>0x0</var>,</td></tr>
<tr><th id="853">853</th><td>	<dfn class="enum" id="FM10K_XC_MULTICAST" title='FM10K_XC_MULTICAST' data-ref="FM10K_XC_MULTICAST">FM10K_XC_MULTICAST</dfn>	= <var>0x4</var>,</td></tr>
<tr><th id="854">854</th><td>	<dfn class="enum" id="FM10K_XC_BROADCAST" title='FM10K_XC_BROADCAST' data-ref="FM10K_XC_BROADCAST">FM10K_XC_BROADCAST</dfn>	= <var>0x6</var></td></tr>
<tr><th id="855">855</th><td>};</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_STATUS_DD" data-ref="_M/FM10K_RXD_STATUS_DD">FM10K_RXD_STATUS_DD</dfn>		0x0001 /* Descriptor done */</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_STATUS_EOP" data-ref="_M/FM10K_RXD_STATUS_EOP">FM10K_RXD_STATUS_EOP</dfn>		0x0002 /* End of packet */</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_STATUS_IPCS" data-ref="_M/FM10K_RXD_STATUS_IPCS">FM10K_RXD_STATUS_IPCS</dfn>		0x0008 /* Indicates IPv4 csum */</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_STATUS_L4CS" data-ref="_M/FM10K_RXD_STATUS_L4CS">FM10K_RXD_STATUS_L4CS</dfn>		0x0010 /* Indicates an L4 csum */</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_STATUS_L4CS2" data-ref="_M/FM10K_RXD_STATUS_L4CS2">FM10K_RXD_STATUS_L4CS2</dfn>		0x0040 /* Inner header L4 csum */</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_STATUS_L4E2" data-ref="_M/FM10K_RXD_STATUS_L4E2">FM10K_RXD_STATUS_L4E2</dfn>		0x0800 /* Inner header L4 csum err */</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_STATUS_IPE2" data-ref="_M/FM10K_RXD_STATUS_IPE2">FM10K_RXD_STATUS_IPE2</dfn>		0x1000 /* Inner header IPv4 csum err */</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_STATUS_RXE" data-ref="_M/FM10K_RXD_STATUS_RXE">FM10K_RXD_STATUS_RXE</dfn>		0x2000 /* Generic Rx error */</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_STATUS_L4E" data-ref="_M/FM10K_RXD_STATUS_L4E">FM10K_RXD_STATUS_L4E</dfn>		0x4000 /* L4 csum error */</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_STATUS_IPE" data-ref="_M/FM10K_RXD_STATUS_IPE">FM10K_RXD_STATUS_IPE</dfn>		0x8000 /* IPv4 csum error */</u></td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_ERR_SWITCH_ERROR" data-ref="_M/FM10K_RXD_ERR_SWITCH_ERROR">FM10K_RXD_ERR_SWITCH_ERROR</dfn>	0x0001 /* Switch found bad packet */</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_ERR_NO_DESCRIPTOR" data-ref="_M/FM10K_RXD_ERR_NO_DESCRIPTOR">FM10K_RXD_ERR_NO_DESCRIPTOR</dfn>	0x0002 /* No descriptor available */</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_ERR_PP_ERROR" data-ref="_M/FM10K_RXD_ERR_PP_ERROR">FM10K_RXD_ERR_PP_ERROR</dfn>		0x0004 /* RAM error during processing */</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_ERR_SWITCH_READY" data-ref="_M/FM10K_RXD_ERR_SWITCH_READY">FM10K_RXD_ERR_SWITCH_READY</dfn>	0x0008 /* Link transition mid-packet */</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/FM10K_RXD_ERR_TOO_BIG" data-ref="_M/FM10K_RXD_ERR_TOO_BIG">FM10K_RXD_ERR_TOO_BIG</dfn>		0x0010 /* Pkt too big for single buf */</u></td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><b>struct</b> <dfn class="type def" id="fm10k_ftag" title='fm10k_ftag' data-ref="fm10k_ftag">fm10k_ftag</dfn> {</td></tr>
<tr><th id="877">877</th><td>	<a class="macro" href="fm10k_osdep.h.html#87" title="u16" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fm10k_ftag::swpri_type_user" title='fm10k_ftag::swpri_type_user' data-ref="fm10k_ftag::swpri_type_user">swpri_type_user</dfn>;</td></tr>
<tr><th id="878">878</th><td>	<a class="macro" href="fm10k_osdep.h.html#87" title="u16" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fm10k_ftag::vlan" title='fm10k_ftag::vlan' data-ref="fm10k_ftag::vlan">vlan</dfn>;</td></tr>
<tr><th id="879">879</th><td>	<a class="macro" href="fm10k_osdep.h.html#87" title="u16" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fm10k_ftag::sglort" title='fm10k_ftag::sglort' data-ref="fm10k_ftag::sglort">sglort</dfn>;</td></tr>
<tr><th id="880">880</th><td>	<a class="macro" href="fm10k_osdep.h.html#87" title="u16" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="fm10k_ftag::dglort" title='fm10k_ftag::dglort' data-ref="fm10k_ftag::dglort">dglort</dfn>;</td></tr>
<tr><th id="881">881</th><td>};</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><u>#<span data-ppcond="34">endif</span> /* _FM10K_TYPE_H */</u></td></tr>
<tr><th id="884">884</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='fm10k_api.c.html'>linux-4.18.y/drivers/net/fm10k/base/fm10k_api.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
