// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mean_shift_accel_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s (
        p_read,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        p_in_mat_data,
        x1,
        y1,
        obj_hgt,
        obj_wdt,
        Qu_offset,
        Pu_address0,
        Pu_ce0,
        Pu_d0,
        Pu_q0,
        Pu_we0,
        Pu_address1,
        Pu_ce1,
        Pu_d1,
        Pu_q1,
        Pu_we1,
        BIN_address0,
        BIN_ce0,
        BIN_d0,
        BIN_q0,
        BIN_we0,
        BIN_address1,
        BIN_ce1,
        BIN_d1,
        BIN_q1,
        BIN_we1,
        BIN1_address0,
        BIN1_ce0,
        BIN1_d0,
        BIN1_q0,
        BIN1_we0,
        BIN1_address1,
        BIN1_ce1,
        BIN1_d1,
        BIN1_q1,
        BIN1_we1,
        frame_status,
        Qu_address0,
        Qu_ce0,
        Qu_d0,
        Qu_q0,
        Qu_we0,
        Qu_address1,
        Qu_ce1,
        Qu_d1,
        Qu_q1,
        Qu_we1,
        ap_clk,
        ap_rst,
        Qu_offset_ap_vld,
        frame_status_ap_vld,
        ap_start,
        p_read_ap_vld,
        p_in_mat_data_ap_vld,
        x1_ap_vld,
        y1_ap_vld,
        obj_hgt_ap_vld,
        obj_wdt_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);


input  [9:0] p_read;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [31:0] m_axi_gmem1_WDATA;
output  [3:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [31:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [63:0] p_in_mat_data;
input  [15:0] x1;
input  [15:0] y1;
input  [15:0] obj_hgt;
input  [15:0] obj_wdt;
input  [3:0] Qu_offset;
output  [8:0] Pu_address0;
output   Pu_ce0;
output  [31:0] Pu_d0;
input  [31:0] Pu_q0;
output   Pu_we0;
output  [8:0] Pu_address1;
output   Pu_ce1;
output  [31:0] Pu_d1;
input  [31:0] Pu_q1;
output   Pu_we1;
output  [17:0] BIN_address0;
output   BIN_ce0;
output  [8:0] BIN_d0;
input  [8:0] BIN_q0;
output   BIN_we0;
output  [17:0] BIN_address1;
output   BIN_ce1;
output  [8:0] BIN_d1;
input  [8:0] BIN_q1;
output   BIN_we1;
output  [17:0] BIN1_address0;
output   BIN1_ce0;
output  [8:0] BIN1_d0;
input  [8:0] BIN1_q0;
output   BIN1_we0;
output  [17:0] BIN1_address1;
output   BIN1_ce1;
output  [8:0] BIN1_d1;
input  [8:0] BIN1_q1;
output   BIN1_we1;
input  [7:0] frame_status;
output  [12:0] Qu_address0;
output   Qu_ce0;
output  [31:0] Qu_d0;
input  [31:0] Qu_q0;
output   Qu_we0;
output  [12:0] Qu_address1;
output   Qu_ce1;
output  [31:0] Qu_d1;
input  [31:0] Qu_q1;
output   Qu_we1;
input   ap_clk;
input   ap_rst;
input   Qu_offset_ap_vld;
input   frame_status_ap_vld;
input   ap_start;
input   p_read_ap_vld;
input   p_in_mat_data_ap_vld;
input   x1_ap_vld;
input   y1_ap_vld;
input   obj_hgt_ap_vld;
input   obj_wdt_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire   [3:0] entry_proc_U0_ap_return_0;
wire   [7:0] entry_proc_U0_ap_return_1;
wire    entry_proc_U0_ap_ext_blocking_n;
wire    entry_proc_U0_ap_str_blocking_n;
wire    entry_proc_U0_ap_int_blocking_n;
wire    ap_channel_done_frame_status_c_channel;
wire    frame_status_c_channel_full_n;
reg    ap_sync_reg_channel_write_frame_status_c_channel;
wire    ap_sync_channel_write_frame_status_c_channel;
wire    ap_channel_done_Qu_offset_c_channel;
wire    Qu_offset_c_channel_full_n;
reg    ap_sync_reg_channel_write_Qu_offset_c_channel;
wire    ap_sync_channel_write_Qu_offset_c_channel;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_start;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_done;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_continue;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_idle;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready;
wire   [23:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_input21_din;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_input21_write;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWVALID;
wire   [63:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWADDR;
wire   [0:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWID;
wire   [31:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWLEN;
wire   [2:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWBURST;
wire   [1:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWPROT;
wire   [3:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWQOS;
wire   [3:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWREGION;
wire   [0:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWUSER;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WVALID;
wire   [31:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WDATA;
wire   [3:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WSTRB;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WLAST;
wire   [0:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WID;
wire   [0:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WUSER;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARVALID;
wire   [63:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARADDR;
wire   [0:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARID;
wire   [31:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARLEN;
wire   [2:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARBURST;
wire   [1:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARPROT;
wire   [3:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARQOS;
wire   [3:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARREGION;
wire   [0:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARUSER;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_RREADY;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_BREADY;
wire   [15:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_hgt_c_din;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_hgt_c_write;
wire   [15:0] xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_wdt_c_din;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_wdt_c_write;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ext_blocking_n;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_str_blocking_n;
wire    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_int_blocking_n;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_start;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_done;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_continue;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_idle;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_ready;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_input21_read;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_obj_hgt_read;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_obj_wdt_read;
wire   [12:0] xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_address0;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_ce0;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_we0;
wire   [31:0] xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_d0;
wire   [8:0] xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_address0;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_ce0;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_we0;
wire   [31:0] xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_d0;
wire   [17:0] xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_address0;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_ce0;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_we0;
wire   [8:0] xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_d0;
wire   [17:0] xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_address0;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_ce0;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_we0;
wire   [8:0] xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_d0;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_ext_blocking_n;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_str_blocking_n;
wire    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_int_blocking_n;
wire   [3:0] Qu_offset_c_channel_dout;
wire    Qu_offset_c_channel_empty_n;
wire   [7:0] frame_status_c_channel_dout;
wire    frame_status_c_channel_empty_n;
wire    input2_full_n;
wire   [23:0] input2_dout;
wire    input2_empty_n;
wire    obj_hgt_c_full_n;
wire   [15:0] obj_hgt_c_dout;
wire    obj_hgt_c_empty_n;
wire    obj_wdt_c_full_n;
wire   [15:0] obj_wdt_c_dout;
wire    obj_wdt_c_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready;
wire    ap_sync_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready;
wire    ap_ext_blocking_cur_n;
wire    ap_str_blocking_cur_n;
wire    ap_int_blocking_cur_n;
wire    ap_ext_blocking_sub_n;
wire    ap_str_blocking_sub_n;
wire    ap_int_blocking_sub_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_frame_status_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_Qu_offset_c_channel = 1'b0;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready = 1'b0;
end

mean_shift_accel_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(entry_proc_U0_ap_start),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .Qu_offset(Qu_offset),
    .frame_status(frame_status),
    .ap_return_0(entry_proc_U0_ap_return_0),
    .ap_return_1(entry_proc_U0_ap_return_1),
    .ap_ext_blocking_n(entry_proc_U0_ap_ext_blocking_n),
    .ap_str_blocking_n(entry_proc_U0_ap_str_blocking_n),
    .ap_int_blocking_n(entry_proc_U0_ap_int_blocking_n)
);

mean_shift_accel_xFTrackmulBlkRead_550_598_598_9_550_598_1_s xFTrackmulBlkRead_550_598_598_9_550_598_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_start),
    .ap_done(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_done),
    .ap_continue(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_continue),
    .ap_idle(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_idle),
    .ap_ready(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready),
    .input21_din(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_input21_din),
    .input21_full_n(input2_full_n),
    .input21_write(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_input21_write),
    .p_read(p_read),
    .m_axi_gmem1_AWVALID(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
    .m_axi_gmem1_RREADY(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
    .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
    .m_axi_gmem1_RID(m_axi_gmem1_RID),
    .m_axi_gmem1_RUSER(m_axi_gmem1_RUSER),
    .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .p_in_mat_data(p_in_mat_data),
    .x1(x1),
    .y1(y1),
    .obj_hgt(obj_hgt),
    .obj_wdt(obj_wdt),
    .obj_hgt_c_din(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_hgt_c_din),
    .obj_hgt_c_full_n(obj_hgt_c_full_n),
    .obj_hgt_c_write(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_hgt_c_write),
    .obj_wdt_c_din(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_wdt_c_din),
    .obj_wdt_c_full_n(obj_wdt_c_full_n),
    .obj_wdt_c_write(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_wdt_c_write),
    .ap_ext_blocking_n(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ext_blocking_n),
    .ap_str_blocking_n(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_str_blocking_n),
    .ap_int_blocking_n(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_int_blocking_n)
);

mean_shift_accel_xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_s xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_start),
    .ap_done(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_done),
    .ap_continue(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_continue),
    .ap_idle(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_idle),
    .ap_ready(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_ready),
    .input21_dout(input2_dout),
    .input21_empty_n(input2_empty_n),
    .input21_read(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_input21_read),
    .obj_hgt_dout(obj_hgt_c_dout),
    .obj_hgt_empty_n(obj_hgt_c_empty_n),
    .obj_hgt_read(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_obj_hgt_read),
    .obj_wdt_dout(obj_wdt_c_dout),
    .obj_wdt_empty_n(obj_wdt_c_empty_n),
    .obj_wdt_read(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_obj_wdt_read),
    .Qu_address0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_address0),
    .Qu_ce0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_ce0),
    .Qu_we0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_we0),
    .Qu_d0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_d0),
    .p_read(Qu_offset_c_channel_dout),
    .Pu_address0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_address0),
    .Pu_ce0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_ce0),
    .Pu_we0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_we0),
    .Pu_d0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_d0),
    .BIN_address0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_address0),
    .BIN_ce0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_ce0),
    .BIN_we0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_we0),
    .BIN_d0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_d0),
    .BIN1_address0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_address0),
    .BIN1_ce0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_ce0),
    .BIN1_we0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_we0),
    .BIN1_d0(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_d0),
    .p_read1(frame_status_c_channel_dout),
    .ap_ext_blocking_n(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_ext_blocking_n),
    .ap_str_blocking_n(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_str_blocking_n),
    .ap_int_blocking_n(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_int_blocking_n)
);

mean_shift_accel_fifo_w4_d2_S Qu_offset_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_ap_return_0),
    .if_full_n(Qu_offset_c_channel_full_n),
    .if_write(ap_channel_done_Qu_offset_c_channel),
    .if_dout(Qu_offset_c_channel_dout),
    .if_empty_n(Qu_offset_c_channel_empty_n),
    .if_read(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_ready)
);

mean_shift_accel_fifo_w8_d2_S frame_status_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_ap_return_1),
    .if_full_n(frame_status_c_channel_full_n),
    .if_write(ap_channel_done_frame_status_c_channel),
    .if_dout(frame_status_c_channel_dout),
    .if_empty_n(frame_status_c_channel_empty_n),
    .if_read(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_ready)
);

mean_shift_accel_fifo_w24_d2_S input2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_input21_din),
    .if_full_n(input2_full_n),
    .if_write(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_input21_write),
    .if_dout(input2_dout),
    .if_empty_n(input2_empty_n),
    .if_read(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_input21_read)
);

mean_shift_accel_fifo_w16_d2_S obj_hgt_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_hgt_c_din),
    .if_full_n(obj_hgt_c_full_n),
    .if_write(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_hgt_c_write),
    .if_dout(obj_hgt_c_dout),
    .if_empty_n(obj_hgt_c_empty_n),
    .if_read(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_obj_hgt_read)
);

mean_shift_accel_fifo_w16_d2_S obj_wdt_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_wdt_c_din),
    .if_full_n(obj_wdt_c_full_n),
    .if_write(xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_wdt_c_write),
    .if_dout(obj_wdt_c_dout),
    .if_empty_n(obj_wdt_c_empty_n),
    .if_read(xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_obj_wdt_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_Qu_offset_c_channel <= 1'b0;
    end else begin
        if (((entry_proc_U0_ap_done & entry_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_Qu_offset_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_Qu_offset_c_channel <= ap_sync_channel_write_Qu_offset_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_frame_status_c_channel <= 1'b0;
    end else begin
        if (((entry_proc_U0_ap_done & entry_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_frame_status_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_frame_status_c_channel <= ap_sync_channel_write_frame_status_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready <= ap_sync_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready;
        end
    end
end

assign BIN1_address0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_address0;

assign BIN1_address1 = 18'd0;

assign BIN1_ce0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_ce0;

assign BIN1_ce1 = 1'b0;

assign BIN1_d0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_d0;

assign BIN1_d1 = 9'd0;

assign BIN1_we0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_we0;

assign BIN1_we1 = 1'b0;

assign BIN_address0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_address0;

assign BIN_address1 = 18'd0;

assign BIN_ce0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_ce0;

assign BIN_ce1 = 1'b0;

assign BIN_d0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_d0;

assign BIN_d1 = 9'd0;

assign BIN_we0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_we0;

assign BIN_we1 = 1'b0;

assign Pu_address0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_address0;

assign Pu_address1 = 9'd0;

assign Pu_ce0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_ce0;

assign Pu_ce1 = 1'b0;

assign Pu_d0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_d0;

assign Pu_d1 = 32'd0;

assign Pu_we0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_we0;

assign Pu_we1 = 1'b0;

assign Qu_address0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_address0;

assign Qu_address1 = 13'd0;

assign Qu_ce0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_ce0;

assign Qu_ce1 = 1'b0;

assign Qu_d0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_d0;

assign Qu_d1 = 32'd0;

assign Qu_we0 = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_we0;

assign Qu_we1 = 1'b0;

assign ap_channel_done_Qu_offset_c_channel = ((ap_sync_reg_channel_write_Qu_offset_c_channel ^ 1'b1) & entry_proc_U0_ap_done);

assign ap_channel_done_frame_status_c_channel = ((ap_sync_reg_channel_write_frame_status_c_channel ^ 1'b1) & entry_proc_U0_ap_done);

assign ap_done = xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_done;

assign ap_ext_blocking_cur_n = 1'b1;

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & ap_ext_blocking_cur_n);

assign ap_ext_blocking_sub_n = (xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_ext_blocking_n & xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ext_blocking_n & entry_proc_U0_ap_ext_blocking_n);

assign ap_idle = (xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_idle & xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_idle & (frame_status_c_channel_empty_n ^ 1'b1) & (1'b1 ^ Qu_offset_c_channel_empty_n) & entry_proc_U0_ap_idle);

assign ap_int_blocking_cur_n = 1'b1;

assign ap_int_blocking_n = (ap_int_blocking_sub_n & ap_int_blocking_cur_n);

assign ap_int_blocking_sub_n = (xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_int_blocking_n & xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_int_blocking_n & entry_proc_U0_ap_int_blocking_n);

assign ap_ready = ap_sync_ready;

assign ap_str_blocking_cur_n = 1'b1;

assign ap_str_blocking_n = (ap_str_blocking_sub_n & ap_str_blocking_cur_n);

assign ap_str_blocking_sub_n = (xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_str_blocking_n & xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_str_blocking_n & entry_proc_U0_ap_str_blocking_n);

assign ap_sync_channel_write_Qu_offset_c_channel = ((ap_channel_done_Qu_offset_c_channel & Qu_offset_c_channel_full_n) | ap_sync_reg_channel_write_Qu_offset_c_channel);

assign ap_sync_channel_write_frame_status_c_channel = ((frame_status_c_channel_full_n & ap_channel_done_frame_status_c_channel) | ap_sync_reg_channel_write_frame_status_c_channel);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_ready = (ap_sync_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready & ap_sync_entry_proc_U0_ap_ready);

assign ap_sync_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready = (xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready | ap_sync_reg_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready);

assign entry_proc_U0_ap_continue = (ap_sync_channel_write_frame_status_c_channel & ap_sync_channel_write_Qu_offset_c_channel);

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign m_axi_gmem1_ARADDR = xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARADDR;

assign m_axi_gmem1_ARBURST = xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARBURST;

assign m_axi_gmem1_ARCACHE = xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARCACHE;

assign m_axi_gmem1_ARID = xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARID;

assign m_axi_gmem1_ARLEN = xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARLEN;

assign m_axi_gmem1_ARLOCK = xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARLOCK;

assign m_axi_gmem1_ARPROT = xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARPROT;

assign m_axi_gmem1_ARQOS = xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARQOS;

assign m_axi_gmem1_ARREGION = xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARREGION;

assign m_axi_gmem1_ARSIZE = xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARSIZE;

assign m_axi_gmem1_ARUSER = xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARUSER;

assign m_axi_gmem1_ARVALID = xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARVALID;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_RREADY = xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_RREADY;

assign m_axi_gmem1_WDATA = 32'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 4'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_continue = 1'b1;

assign xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_start = ((ap_sync_reg_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready ^ 1'b1) & ap_start);

assign xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_continue = ap_continue;

assign xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_start = (frame_status_c_channel_empty_n & Qu_offset_c_channel_empty_n);

endmodule //mean_shift_accel_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s
