digraph "CFG for '_Z27sobelEdgeDetectionSharedMemPiS_iii' function" {
	label="CFG for '_Z27sobelEdgeDetectionSharedMemPiS_iii' function";

	Node0x63e9010 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %22 = add i32 %20, %21\l  %23 = mul nsw i32 %22, %2\l  %24 = add nsw i32 %23, %14\l  %25 = add nuw nsw i32 %13, 1\l  %26 = add nuw nsw i32 %21, 1\l  %27 = sext i32 %24 to i64\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %27\l  %29 = load i32, i32 addrspace(1)* %28, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %30 = getelementptr inbounds [34 x [34 x i32]], [34 x [34 x i32]]\l... addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32\l... %25, i32 %26\l  store i32 %29, i32 addrspace(3)* %30, align 4, !tbaa !7\l  %31 = icmp sgt i32 %14, 0\l  %32 = icmp sgt i32 %22, 0\l  %33 = select i1 %31, i1 %32, i1 false\l  %34 = add nsw i32 %2, -1\l  %35 = icmp slt i32 %14, %34\l  %36 = select i1 %33, i1 %35, i1 false\l  %37 = add nsw i32 %3, -1\l  %38 = icmp slt i32 %22, %37\l  %39 = select i1 %36, i1 %38, i1 false\l  br i1 %39, label %40, label %116\l|{<s0>T|<s1>F}}"];
	Node0x63e9010:s0 -> Node0x63ecef0;
	Node0x63e9010:s1 -> Node0x63eddd0;
	Node0x63ecef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%40:\l40:                                               \l  %41 = icmp ne i32 %13, 0\l  br i1 %41, label %48, label %42\l|{<s0>T|<s1>F}}"];
	Node0x63ecef0:s0 -> Node0x63edfa0;
	Node0x63ecef0:s1 -> Node0x63edff0;
	Node0x63edff0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%42:\l42:                                               \l  %43 = add nsw i32 %24, -1\l  %44 = sext i32 %43 to i64\l  %45 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %44\l  %46 = load i32, i32 addrspace(1)* %45, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %47 = getelementptr inbounds [34 x [34 x i32]], [34 x [34 x i32]]\l... addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32 0,\l... i32 %26\l  store i32 %46, i32 addrspace(3)* %47, align 4, !tbaa !7\l  br label %48\l}"];
	Node0x63edff0 -> Node0x63edfa0;
	Node0x63edfa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%48:\l48:                                               \l  %49 = icmp ne i32 %21, 0\l  br i1 %49, label %58, label %50\l|{<s0>T|<s1>F}}"];
	Node0x63edfa0:s0 -> Node0x63ee340;
	Node0x63edfa0:s1 -> Node0x63ee600;
	Node0x63ee600 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%50:\l50:                                               \l  %51 = add nsw i32 %22, -1\l  %52 = mul nsw i32 %51, %2\l  %53 = add nsw i32 %52, %14\l  %54 = sext i32 %53 to i64\l  %55 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %54\l  %56 = load i32, i32 addrspace(1)* %55, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %57 = getelementptr inbounds [34 x [34 x i32]], [34 x [34 x i32]]\l... addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32\l... %25, i32 0\l  store i32 %56, i32 addrspace(3)* %57, align 8, !tbaa !7\l  br label %58\l}"];
	Node0x63ee600 -> Node0x63ee340;
	Node0x63ee340 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%58:\l58:                                               \l  %59 = icmp ne i32 %13, 33\l  br i1 %59, label %66, label %60\l|{<s0>T|<s1>F}}"];
	Node0x63ee340:s0 -> Node0x63eea70;
	Node0x63ee340:s1 -> Node0x63eed30;
	Node0x63eed30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%60:\l60:                                               \l  %61 = add nsw i32 %24, 1\l  %62 = sext i32 %61 to i64\l  %63 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %62\l  %64 = load i32, i32 addrspace(1)* %63, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %65 = getelementptr inbounds [34 x [34 x i32]], [34 x [34 x i32]]\l... addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32 35,\l... i32 %26\l  store i32 %64, i32 addrspace(3)* %65, align 4, !tbaa !7\l  br label %66\l}"];
	Node0x63eed30 -> Node0x63eea70;
	Node0x63eea70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%66:\l66:                                               \l  %67 = icmp ne i32 %21, 33\l  br i1 %67, label %76, label %68\l|{<s0>T|<s1>F}}"];
	Node0x63eea70:s0 -> Node0x63ed7e0;
	Node0x63eea70:s1 -> Node0x63ef5c0;
	Node0x63ef5c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%68:\l68:                                               \l  %69 = add nuw nsw i32 %22, 1\l  %70 = mul nsw i32 %69, %2\l  %71 = add nsw i32 %70, %14\l  %72 = sext i32 %71 to i64\l  %73 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %72\l  %74 = load i32, i32 addrspace(1)* %73, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %75 = getelementptr inbounds [34 x [34 x i32]], [34 x [34 x i32]]\l... addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32\l... %25, i32 35\l  store i32 %74, i32 addrspace(3)* %75, align 4, !tbaa !7\l  br label %76\l}"];
	Node0x63ef5c0 -> Node0x63ed7e0;
	Node0x63ed7e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%76:\l76:                                               \l  %77 = select i1 %41, i1 true, i1 %49\l  br i1 %77, label %86, label %78\l|{<s0>T|<s1>F}}"];
	Node0x63ed7e0:s0 -> Node0x63efa30;
	Node0x63ed7e0:s1 -> Node0x63efd10;
	Node0x63efd10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%78:\l78:                                               \l  %79 = add nsw i32 %22, -1\l  %80 = mul nsw i32 %79, %2\l  %81 = add nsw i32 %14, -1\l  %82 = add i32 %81, %80\l  %83 = sext i32 %82 to i64\l  %84 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %83\l  %85 = load i32, i32 addrspace(1)* %84, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %85, i32 addrspace(3)* getelementptr inbounds ([34 x [34 x i32]],\l... [34 x [34 x i32]] addrspace(3)*\l... @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32 0, i32 0), align\l... 16, !tbaa !7\l  br label %86\l}"];
	Node0x63efd10 -> Node0x63efa30;
	Node0x63efa30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%86:\l86:                                               \l  %87 = select i1 %59, i1 true, i1 %49\l  br i1 %87, label %96, label %88\l|{<s0>T|<s1>F}}"];
	Node0x63efa30:s0 -> Node0x63f0240;
	Node0x63efa30:s1 -> Node0x63f0700;
	Node0x63f0700 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%88:\l88:                                               \l  %89 = add nsw i32 %22, -1\l  %90 = mul nsw i32 %89, %2\l  %91 = add nuw nsw i32 %14, 1\l  %92 = add i32 %91, %90\l  %93 = sext i32 %92 to i64\l  %94 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %93\l  %95 = load i32, i32 addrspace(1)* %94, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %95, i32 addrspace(3)* getelementptr ([34 x [34 x i32]], [34 x [34\l... x i32]] addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 1,\l... i32 1, i32 0), align 8, !tbaa !7\l  br label %96\l}"];
	Node0x63f0700 -> Node0x63f0240;
	Node0x63f0240 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%96:\l96:                                               \l  %97 = select i1 %41, i1 true, i1 %67\l  br i1 %97, label %106, label %98\l|{<s0>T|<s1>F}}"];
	Node0x63f0240:s0 -> Node0x63f0c00;
	Node0x63f0240:s1 -> Node0x63f0eb0;
	Node0x63f0eb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%98:\l98:                                               \l  %99 = add nuw nsw i32 %22, 1\l  %100 = mul nsw i32 %99, %2\l  %101 = add nsw i32 %14, -1\l  %102 = add i32 %101, %100\l  %103 = sext i32 %102 to i64\l  %104 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %103\l  %105 = load i32, i32 addrspace(1)* %104, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  store i32 %105, i32 addrspace(3)* getelementptr inbounds ([34 x [34 x i32]],\l... [34 x [34 x i32]] addrspace(3)*\l... @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32 1, i32 1), align\l... 4, !tbaa !7\l  br label %106\l}"];
	Node0x63f0eb0 -> Node0x63f0c00;
	Node0x63f0c00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%106:\l106:                                              \l  %107 = select i1 %59, i1 true, i1 %67\l  br i1 %107, label %116, label %108\l|{<s0>T|<s1>F}}"];
	Node0x63f0c00:s0 -> Node0x63eddd0;
	Node0x63f0c00:s1 -> Node0x63f13b0;
	Node0x63f13b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%108:\l108:                                              \l  %109 = add nuw nsw i32 %22, 1\l  %110 = mul nsw i32 %109, %2\l  %111 = add nuw nsw i32 %14, 1\l  %112 = add i32 %111, %110\l  %113 = sext i32 %112 to i64\l  %114 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %113\l  %115 = load i32, i32 addrspace(1)* %114, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  store i32 %115, i32 addrspace(3)* getelementptr ([34 x [34 x i32]], [34 x\l... [34 x i32]] addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem,\l... i32 1, i32 2, i32 1), align 4, !tbaa !7\l  br label %116\l}"];
	Node0x63f13b0 -> Node0x63eddd0;
	Node0x63eddd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%116:\l116:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %117 = add nuw nsw i32 %13, 2\l  %118 = getelementptr inbounds [34 x [34 x i32]], [34 x [34 x i32]]\l... addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32\l... %117, i32 %21\l  %119 = load i32, i32 addrspace(3)* %118, align 4, !tbaa !7\l  %120 = getelementptr inbounds [34 x [34 x i32]], [34 x [34 x i32]]\l... addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32\l... %13, i32 %21\l  %121 = load i32, i32 addrspace(3)* %120, align 4, !tbaa !7\l  %122 = getelementptr inbounds [34 x [34 x i32]], [34 x [34 x i32]]\l... addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32\l... %117, i32 %26\l  %123 = load i32, i32 addrspace(3)* %122, align 4, !tbaa !7\l  %124 = getelementptr inbounds [34 x [34 x i32]], [34 x [34 x i32]]\l... addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32\l... %13, i32 %26\l  %125 = load i32, i32 addrspace(3)* %124, align 4, !tbaa !7\l  %126 = add nuw nsw i32 %21, 2\l  %127 = getelementptr inbounds [34 x [34 x i32]], [34 x [34 x i32]]\l... addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32\l... %117, i32 %126\l  %128 = load i32, i32 addrspace(3)* %127, align 4, !tbaa !7\l  %129 = getelementptr inbounds [34 x [34 x i32]], [34 x [34 x i32]]\l... addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32\l... %13, i32 %126\l  %130 = load i32, i32 addrspace(3)* %129, align 4, !tbaa !7\l  %131 = sub i32 %123, %125\l  %132 = shl i32 %131, 1\l  %133 = add i32 %119, %128\l  %134 = add i32 %121, %130\l  %135 = sub i32 %133, %134\l  %136 = add i32 %135, %132\l  %137 = getelementptr inbounds [34 x [34 x i32]], [34 x [34 x i32]]\l... addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32\l... %25, i32 %21\l  %138 = load i32, i32 addrspace(3)* %137, align 4, !tbaa !7\l  %139 = getelementptr inbounds [34 x [34 x i32]], [34 x [34 x i32]]\l... addrspace(3)* @_ZZ27sobelEdgeDetectionSharedMemPiS_iiiE5shMem, i32 0, i32\l... %25, i32 %126\l  %140 = load i32, i32 addrspace(3)* %139, align 4, !tbaa !7\l  %141 = sub i32 %138, %140\l  %142 = shl i32 %141, 1\l  %143 = add i32 %121, %119\l  %144 = add i32 %128, %130\l  %145 = sub i32 %143, %144\l  %146 = add i32 %145, %142\l  %147 = mul nsw i32 %136, %136\l  %148 = mul nsw i32 %146, %146\l  %149 = add nuw nsw i32 %148, %147\l  %150 = icmp sgt i32 %149, %4\l  %151 = select i1 %150, i32 255, i32 0\l  %152 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %27\l  store i32 %151, i32 addrspace(1)* %152, align 4\l  ret void\l}"];
}
