vendor_name = ModelSim
source_file = 1, C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd
source_file = 1, C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/output_files/Waveform.vwf
source_file = 1, C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/db/i2c_test.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = i2c_test
instance = comp, \data_display[0]~output , data_display[0]~output, i2c_test, 1
instance = comp, \data_display[1]~output , data_display[1]~output, i2c_test, 1
instance = comp, \data_display[2]~output , data_display[2]~output, i2c_test, 1
instance = comp, \data_display[3]~output , data_display[3]~output, i2c_test, 1
instance = comp, \data_display[4]~output , data_display[4]~output, i2c_test, 1
instance = comp, \data_display[5]~output , data_display[5]~output, i2c_test, 1
instance = comp, \data_display[6]~output , data_display[6]~output, i2c_test, 1
instance = comp, \data_display[7]~output , data_display[7]~output, i2c_test, 1
instance = comp, \sda~output , sda~output, i2c_test, 1
instance = comp, \scl~output , scl~output, i2c_test, 1
instance = comp, \clk~input , clk~input, i2c_test, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, i2c_test, 1
instance = comp, \Add2~25 , Add2~25, i2c_test, 1
instance = comp, \rst~input , rst~input, i2c_test, 1
instance = comp, \Add2~5 , Add2~5, i2c_test, 1
instance = comp, \Add2~1 , Add2~1, i2c_test, 1
instance = comp, \Add3~45 , Add3~45, i2c_test, 1
instance = comp, \t[6]~DUPLICATE , t[6]~DUPLICATE, i2c_test, 1
instance = comp, \t[3]~DUPLICATE , t[3]~DUPLICATE, i2c_test, 1
instance = comp, \t[4]~1 , t[4]~1, i2c_test, 1
instance = comp, \t[4]~0 , t[4]~0, i2c_test, 1
instance = comp, \t[4]~2 , t[4]~2, i2c_test, 1
instance = comp, \t[0] , t[0], i2c_test, 1
instance = comp, \Add3~41 , Add3~41, i2c_test, 1
instance = comp, \t[1] , t[1], i2c_test, 1
instance = comp, \Add3~17 , Add3~17, i2c_test, 1
instance = comp, \t[2] , t[2], i2c_test, 1
instance = comp, \Add3~21 , Add3~21, i2c_test, 1
instance = comp, \t[3] , t[3], i2c_test, 1
instance = comp, \Add3~13 , Add3~13, i2c_test, 1
instance = comp, \t[4] , t[4], i2c_test, 1
instance = comp, \Add3~5 , Add3~5, i2c_test, 1
instance = comp, \t[5] , t[5], i2c_test, 1
instance = comp, \Add3~9 , Add3~9, i2c_test, 1
instance = comp, \t[6] , t[6], i2c_test, 1
instance = comp, \Add3~37 , Add3~37, i2c_test, 1
instance = comp, \Add3~33 , Add3~33, i2c_test, 1
instance = comp, \t[8] , t[8], i2c_test, 1
instance = comp, \Add3~29 , Add3~29, i2c_test, 1
instance = comp, \t[9] , t[9], i2c_test, 1
instance = comp, \Add3~25 , Add3~25, i2c_test, 1
instance = comp, \t[10] , t[10], i2c_test, 1
instance = comp, \Add3~1 , Add3~1, i2c_test, 1
instance = comp, \t[11] , t[11], i2c_test, 1
instance = comp, \t[5]~DUPLICATE , t[5]~DUPLICATE, i2c_test, 1
instance = comp, \LessThan3~0 , LessThan3~0, i2c_test, 1
instance = comp, \LessThan3~2 , LessThan3~2, i2c_test, 1
instance = comp, \t[0]~DUPLICATE , t[0]~DUPLICATE, i2c_test, 1
instance = comp, \t[2]~DUPLICATE , t[2]~DUPLICATE, i2c_test, 1
instance = comp, \LessThan1~0 , LessThan1~0, i2c_test, 1
instance = comp, \LessThan1~1 , LessThan1~1, i2c_test, 1
instance = comp, \Selector0~0 , Selector0~0, i2c_test, 1
instance = comp, \pr_state.Waiting , pr_state.Waiting, i2c_test, 1
instance = comp, \WideOr0~1 , WideOr0~1, i2c_test, 1
instance = comp, \t[7] , t[7], i2c_test, 1
instance = comp, \t[7]~DUPLICATE , t[7]~DUPLICATE, i2c_test, 1
instance = comp, \LessThan3~1 , LessThan3~1, i2c_test, 1
instance = comp, \pr_state.Waiting~DUPLICATE , pr_state.Waiting~DUPLICATE, i2c_test, 1
instance = comp, \Selector1~0 , Selector1~0, i2c_test, 1
instance = comp, \Selector1~1 , Selector1~1, i2c_test, 1
instance = comp, \pr_state.HiA , pr_state.HiA, i2c_test, 1
instance = comp, \Selector2~0 , Selector2~0, i2c_test, 1
instance = comp, \pr_state.HiB , pr_state.HiB, i2c_test, 1
instance = comp, \Selector3~0 , Selector3~0, i2c_test, 1
instance = comp, \pr_state.LoA , pr_state.LoA, i2c_test, 1
instance = comp, \Selector4~0 , Selector4~0, i2c_test, 1
instance = comp, \pr_state.LoB~DUPLICATE , pr_state.LoB~DUPLICATE, i2c_test, 1
instance = comp, \WideOr0~0 , WideOr0~0, i2c_test, 1
instance = comp, \j[6]~0 , j[6]~0, i2c_test, 1
instance = comp, \i[0]~6 , i[0]~6, i2c_test, 1
instance = comp, \i[0] , i[0], i2c_test, 1
instance = comp, \i[1] , i[1], i2c_test, 1
instance = comp, \i[1]~3 , i[1]~3, i2c_test, 1
instance = comp, \i[1]~DUPLICATE , i[1]~DUPLICATE, i2c_test, 1
instance = comp, \i[5]~0 , i[5]~0, i2c_test, 1
instance = comp, \i[2]~2 , i[2]~2, i2c_test, 1
instance = comp, \i[2] , i[2], i2c_test, 1
instance = comp, \i[2]~DUPLICATE , i[2]~DUPLICATE, i2c_test, 1
instance = comp, \i[0]~DUPLICATE , i[0]~DUPLICATE, i2c_test, 1
instance = comp, \i[4] , i[4], i2c_test, 1
instance = comp, \i[3] , i[3], i2c_test, 1
instance = comp, \i[3]~5 , i[3]~5, i2c_test, 1
instance = comp, \i[3]~DUPLICATE , i[3]~DUPLICATE, i2c_test, 1
instance = comp, \i[4]~4 , i[4]~4, i2c_test, 1
instance = comp, \i[4]~DUPLICATE , i[4]~DUPLICATE, i2c_test, 1
instance = comp, \internal_element~0 , internal_element~0, i2c_test, 1
instance = comp, \i[5]~1 , i[5]~1, i2c_test, 1
instance = comp, \i[5] , i[5], i2c_test, 1
instance = comp, \LessThan2~0 , LessThan2~0, i2c_test, 1
instance = comp, \j[6]~1 , j[6]~1, i2c_test, 1
instance = comp, \j[6] , j[6], i2c_test, 1
instance = comp, \LessThan0~0 , LessThan0~0, i2c_test, 1
instance = comp, \j[0] , j[0], i2c_test, 1
instance = comp, \Add2~17 , Add2~17, i2c_test, 1
instance = comp, \j[1] , j[1], i2c_test, 1
instance = comp, \Add2~21 , Add2~21, i2c_test, 1
instance = comp, \j[2] , j[2], i2c_test, 1
instance = comp, \Add2~9 , Add2~9, i2c_test, 1
instance = comp, \j[3] , j[3], i2c_test, 1
instance = comp, \Add2~13 , Add2~13, i2c_test, 1
instance = comp, \j[4] , j[4], i2c_test, 1
instance = comp, \j[5] , j[5], i2c_test, 1
instance = comp, \internal_element~1 , internal_element~1, i2c_test, 1
instance = comp, \Mux1~0 , Mux1~0, i2c_test, 1
instance = comp, \Mux4~0 , Mux4~0, i2c_test, 1
instance = comp, \internal_element~2 , internal_element~2, i2c_test, 1
instance = comp, \Mux3~3 , Mux3~3, i2c_test, 1
instance = comp, \Mux3~4 , Mux3~4, i2c_test, 1
instance = comp, \Mux2~0 , Mux2~0, i2c_test, 1
instance = comp, \Mux3~0 , Mux3~0, i2c_test, 1
instance = comp, \Mux3~1 , Mux3~1, i2c_test, 1
instance = comp, \internal_element~3 , internal_element~3, i2c_test, 1
instance = comp, \Mux3~2 , Mux3~2, i2c_test, 1
instance = comp, \Mux0~0 , Mux0~0, i2c_test, 1
instance = comp, \Selector6~0 , Selector6~0, i2c_test, 1
instance = comp, \Selector6~1 , Selector6~1, i2c_test, 1
instance = comp, \Selector6~3 , Selector6~3, i2c_test, 1
instance = comp, \Mux6~0 , Mux6~0, i2c_test, 1
instance = comp, \Mux5~0 , Mux5~0, i2c_test, 1
instance = comp, \Selector6~4 , Selector6~4, i2c_test, 1
instance = comp, \Mux9~2 , Mux9~2, i2c_test, 1
instance = comp, \Mux9~3 , Mux9~3, i2c_test, 1
instance = comp, \Mux9~4 , Mux9~4, i2c_test, 1
instance = comp, \Mux9~0 , Mux9~0, i2c_test, 1
instance = comp, \Mux9~1 , Mux9~1, i2c_test, 1
instance = comp, \Mux7~0 , Mux7~0, i2c_test, 1
instance = comp, \internal_element~4 , internal_element~4, i2c_test, 1
instance = comp, \Selector6~5 , Selector6~5, i2c_test, 1
instance = comp, \Selector6~6 , Selector6~6, i2c_test, 1
instance = comp, \pr_state.LoB , pr_state.LoB, i2c_test, 1
instance = comp, \Selector6~2 , Selector6~2, i2c_test, 1
instance = comp, \Selector6~7 , Selector6~7, i2c_test, 1
instance = comp, \scl~2 , scl~2, i2c_test, 1
instance = comp, \sda~input , sda~input, i2c_test, 1
instance = comp, \DP[0]~_wirecell , DP[0]~_wirecell, i2c_test, 1
instance = comp, \DP[5]~0 , DP[5]~0, i2c_test, 1
instance = comp, \DP[5]~1 , DP[5]~1, i2c_test, 1
instance = comp, \DP[0] , DP[0], i2c_test, 1
instance = comp, \Add1~4 , Add1~4, i2c_test, 1
instance = comp, \DP[1] , DP[1], i2c_test, 1
instance = comp, \Add1~0 , Add1~0, i2c_test, 1
instance = comp, \DP[2] , DP[2], i2c_test, 1
instance = comp, \Add1~3 , Add1~3, i2c_test, 1
instance = comp, \DP[3] , DP[3], i2c_test, 1
instance = comp, \Add1~2 , Add1~2, i2c_test, 1
instance = comp, \DP[4] , DP[4], i2c_test, 1
instance = comp, \Add1~1 , Add1~1, i2c_test, 1
instance = comp, \DP[5] , DP[5], i2c_test, 1
instance = comp, \Decoder0~0 , Decoder0~0, i2c_test, 1
instance = comp, \Decoder0~1 , Decoder0~1, i2c_test, 1
instance = comp, \raw_data[7] , raw_data[7], i2c_test, 1
instance = comp, \Decoder0~2 , Decoder0~2, i2c_test, 1
instance = comp, \raw_data[6] , raw_data[6], i2c_test, 1
instance = comp, \Decoder0~3 , Decoder0~3, i2c_test, 1
instance = comp, \raw_data[5] , raw_data[5], i2c_test, 1
instance = comp, \Decoder0~4 , Decoder0~4, i2c_test, 1
instance = comp, \raw_data[4] , raw_data[4], i2c_test, 1
instance = comp, \Decoder0~5 , Decoder0~5, i2c_test, 1
instance = comp, \raw_data[3] , raw_data[3], i2c_test, 1
instance = comp, \Decoder0~6 , Decoder0~6, i2c_test, 1
instance = comp, \raw_data[2] , raw_data[2], i2c_test, 1
instance = comp, \Decoder0~7 , Decoder0~7, i2c_test, 1
instance = comp, \raw_data[1] , raw_data[1], i2c_test, 1
instance = comp, \Decoder0~8 , Decoder0~8, i2c_test, 1
instance = comp, \raw_data[0] , raw_data[0], i2c_test, 1
instance = comp, \start_button~input , start_button~input, i2c_test, 1
instance = comp, \scl~input , scl~input, i2c_test, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, i2c_test, 1
