
---------- Begin Simulation Statistics ----------
final_tick                                61099180500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 235018                       # Simulator instruction rate (inst/s)
host_mem_usage                                4444616                       # Number of bytes of host memory used
host_op_rate                                   340998                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    85.03                       # Real time elapsed on the host
host_tick_rate                              718593883                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19982656                       # Number of instructions simulated
sim_ops                                      28993686                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061099                       # Number of seconds simulated
sim_ticks                                 61099180500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     84                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    9982655                       # Number of instructions committed
system.cpu0.committedOps                     14484318                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             12.241066                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1917162                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1867789                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       364922                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7282960                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28395                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      102261205                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.081692                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2309309                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          258                       # TLB misses on write requests
system.cpu0.numCycles                       122198336                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4971017     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1088466      7.51%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               388621      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1090548      7.53%     52.41% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6893565     47.59%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14484318                       # Class of committed instruction
system.cpu0.tickCycles                       19937131                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000001                       # Number of instructions committed
system.cpu1.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             12.219835                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1920442                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1871003                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365552                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28457                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      102227947                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.081834                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2313344                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          274                       # TLB misses on write requests
system.cpu1.numCycles                       122198361                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14509368                       # Class of committed instruction
system.cpu1.tickCycles                       19970414                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1826343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3653747                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1859697                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          328                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3719460                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            328                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              10668                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1815993                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10350                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1816736                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1816735                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10668                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5481150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5481150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5481150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    233177344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    233177344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               233177344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1827404                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1827404    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1827404                       # Request fanout histogram
system.membus.reqLayer4.occupancy         11547931000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              18.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9462265500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2298166                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2298166                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2298166                       # number of overall hits
system.cpu0.icache.overall_hits::total        2298166                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11076                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11076                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11076                       # number of overall misses
system.cpu0.icache.overall_misses::total        11076                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    336802500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    336802500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    336802500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    336802500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2309242                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2309242                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2309242                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2309242                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004796                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004796                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004796                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004796                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 30408.315276                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 30408.315276                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 30408.315276                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 30408.315276                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11060                       # number of writebacks
system.cpu0.icache.writebacks::total            11060                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11076                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11076                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11076                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11076                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    325726500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    325726500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    325726500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    325726500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004796                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004796                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004796                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004796                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 29408.315276                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 29408.315276                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 29408.315276                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 29408.315276                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11060                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2298166                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2298166                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11076                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11076                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    336802500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    336802500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2309242                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2309242                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004796                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004796                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 30408.315276                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 30408.315276                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11076                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11076                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    325726500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    325726500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004796                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004796                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 29408.315276                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 29408.315276                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999776                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2309242                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11076                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.490610                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999776                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18485012                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18485012                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7307446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7307446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7307446                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7307446                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1463004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1463004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1463004                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1463004                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 105783496000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 105783496000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 105783496000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 105783496000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8770450                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8770450                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8770450                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8770450                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166811                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166811                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166811                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166811                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72305.677907                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72305.677907                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72305.677907                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72305.677907                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       910473                       # number of writebacks
system.cpu0.dcache.writebacks::total           910473                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       545027                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       545027                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       545027                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       545027                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       917977                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       917977                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       917977                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       917977                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  83655422500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  83655422500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  83655422500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  83655422500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104667                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104667                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104667                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104667                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91130.194438                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91130.194438                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91130.194438                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91130.194438                       # average overall mshr miss latency
system.cpu0.dcache.replacements                917960                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1493072                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1493072                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    385836500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    385836500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1502446                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1502446                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006239                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006239                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 41160.283764                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41160.283764                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    361691500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    361691500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006017                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006017                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 40010.121681                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40010.121681                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5814374                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5814374                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1453630                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1453630                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 105397659500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 105397659500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7268004                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7268004                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72506.524700                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72506.524700                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       544693                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       544693                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       908937                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       908937                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  83293731000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  83293731000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91638.618518                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91638.618518                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999791                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8225422                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           917976                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960389                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999791                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71081576                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71081576                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2302152                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2302152                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2302152                       # number of overall hits
system.cpu1.icache.overall_hits::total        2302152                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11125                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11125                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11125                       # number of overall misses
system.cpu1.icache.overall_misses::total        11125                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    273390000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    273390000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    273390000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    273390000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2313277                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2313277                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2313277                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2313277                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004809                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004809                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004809                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004809                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24574.382022                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24574.382022                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24574.382022                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24574.382022                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11109                       # number of writebacks
system.cpu1.icache.writebacks::total            11109                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11125                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11125                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11125                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11125                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    262265000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    262265000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    262265000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    262265000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004809                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004809                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004809                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004809                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23574.382022                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23574.382022                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23574.382022                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23574.382022                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11109                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2302152                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2302152                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11125                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11125                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    273390000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    273390000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2313277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2313277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004809                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004809                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24574.382022                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24574.382022                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11125                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11125                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    262265000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    262265000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004809                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004809                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23574.382022                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23574.382022                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999766                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2313277                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11125                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           207.935011                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999766                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18517341                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18517341                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7320179                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7320179                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7320179                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7320179                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1465663                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1465663                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1465663                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1465663                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 105893948500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 105893948500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 105893948500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 105893948500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8785842                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8785842                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8785842                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8785842                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166821                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166821                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166821                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166821                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72249.861326                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72249.861326                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72249.861326                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72249.861326                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       912414                       # number of writebacks
system.cpu1.dcache.writebacks::total           912414                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       546078                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       546078                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       546078                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       546078                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919585                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919585                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  83711660500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  83711660500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  83711660500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  83711660500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104667                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104667                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104667                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104667                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91031.998673                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91031.998673                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91031.998673                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91031.998673                       # average overall mshr miss latency
system.cpu1.dcache.replacements                919568                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1495631                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1495631                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    332429500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    332429500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006232                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006232                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35444.023883                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35444.023883                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9045                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9045                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    309203000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    309203000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34184.964069                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34184.964069                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5824548                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5824548                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1456284                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1456284                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105561519000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105561519000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200016                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200016                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72486.904340                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72486.904340                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545744                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545744                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  83402457500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  83402457500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91596.698113                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91596.698113                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999781                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8239763                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919584                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960316                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999781                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71206320                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71206320                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8476                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                6849                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9352                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7681                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32358                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8476                       # number of overall hits
system.l2.overall_hits::.cpu0.data               6849                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9352                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7681                       # number of overall hits
system.l2.overall_hits::total                   32358                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2600                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            911128                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911904                       # number of demand (read+write) misses
system.l2.demand_misses::total                1827405                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2600                       # number of overall misses
system.l2.overall_misses::.cpu0.data           911128                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1773                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911904                       # number of overall misses
system.l2.overall_misses::total               1827405                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    214334000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  82183102000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    142097000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  82228096000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164767629000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    214334000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  82183102000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    142097000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  82228096000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164767629000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11076                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          917977                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11125                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1859763                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11076                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         917977                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11125                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1859763                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.234742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.992539                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.159371                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.991647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.982601                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.234742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.992539                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.159371                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.991647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.982601                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82436.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90199.293623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80144.952059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90171.877742                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90164.812398                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82436.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90199.293623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80144.952059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90171.877742                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90164.812398                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1815993                       # number of writebacks
system.l2.writebacks::total                   1815993                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       911128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1827405                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       911128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1827405                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    188334000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  73071832000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    124367000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  73109066000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 146493599000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    188334000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  73071832000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    124367000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  73109066000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 146493599000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.234742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.992539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.159371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.991647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.982601                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.234742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.992539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.159371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.991647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.982601                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72436.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80199.304598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70144.952059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80171.888708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80164.823342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72436.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80199.304598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70144.952059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80171.888708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80164.823342                       # average overall mshr miss latency
system.l2.replacements                        1826578                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1822887                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1822887                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1822887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1822887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22169                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22169                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22169                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22169                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           93                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            93                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1332                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2740                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         907605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         909132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1816737                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81894477000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82000071000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  163894548000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       908937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1819477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90231.407936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90196.001241                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90213.689709                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       907605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       909132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1816737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  72818437000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  72908761000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 145727198000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998535                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80231.418954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 80196.012240                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80213.700717                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8476                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17828                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2600                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    214334000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    142097000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    356431000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22201                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.234742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.159371                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.196973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82436.153846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80144.952059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81507.203293                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2600                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1773                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    188334000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    124367000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    312701000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.234742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.159371                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.196973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72436.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70144.952059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71507.203293                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         5517                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3523                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    288625000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    228025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    516650000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.389712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.306468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.348079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81925.915413                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82260.101010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82073.073868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2772                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6295                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    253395000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    200305000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    453700000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.389712                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.306468                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.348079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71925.915413                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72260.101010                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72073.073868                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.525744                       # Cycle average of tags in use
system.l2.tags.total_refs                     3719365                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1827602                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.035107                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.393719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.169991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      254.777681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.563331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      764.621022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.248806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.746700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999537                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          751                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31583282                       # Number of tag accesses
system.l2.tags.data_accesses                 31583282                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        166400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58312128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        113472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58361792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          116953792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       166400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       113472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        279872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    116223552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116223552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         911127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1827403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1815993                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1815993                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2723441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        954384781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1857177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        955197623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1914163022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2723441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1857177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4580618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1902211307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1902211307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1902211307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2723441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       954384781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1857177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       955197623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3816374329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1815974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    911022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000207465750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       113105                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       113106                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4965454                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1705975                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1827404                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1815993                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1827404                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1815993                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    127                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            114148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            114507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            114246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            114172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            114056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            114211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            114517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            114495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            114379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           114138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           114222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           114371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           113974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            113531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            113586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            113529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            113588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            113471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            113700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            113628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            113538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           113515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           113506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           113489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           113415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           113352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           113318                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  36646850000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9136380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             70908275000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20055.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38805.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1693912                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1693430                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1827404                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1815993                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  600748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  614168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  406667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  205688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 118308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 118288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 117585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 120474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 119572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 128553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 171243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 120565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 122020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 133719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 113263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 113151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 113126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       255881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    911.225578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   829.700752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.040443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5440      2.13%      2.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7288      2.85%      4.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6914      2.70%      7.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7230      2.83%     10.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8128      3.18%     13.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5993      2.34%     16.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5566      2.18%     18.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6003      2.35%     20.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       203319     79.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       255881                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       113106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.155429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.025563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.415092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         113040     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           36      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        113106                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       113105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.055329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.049628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.463093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           111151     98.27%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              407      0.36%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              265      0.23%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              361      0.32%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              448      0.40%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              393      0.35%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               79      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        113105                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              116945664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               116220800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               116953856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            116223552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1914.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1902.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1914.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1902.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61099166500                       # Total gap between requests
system.mem_ctrls.avgGap                      16769.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       166400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58305344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       113472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58360448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    116220800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2723440.783301504329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 954273748.401584506035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1857177.118766756495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 955175626.291746973991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1902166265.552448749542                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       911128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1773                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1815993                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     81588000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35385280000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     51672000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35389735000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1558203073500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31380.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38836.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29143.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38808.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    858044.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            911770860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            484613910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6521940180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4738512420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4823080080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22922714730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4158746880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44561379060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        729.328588                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10450213500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2040220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  48608747000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            915240900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            486454485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6524810460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4740715260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4823080080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23033930280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4065091680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44589323145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        729.785944                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10209277250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2040220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  48849683250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             40286                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3638880                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22169                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25226                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1819477                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1819475                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22201                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18085                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2753913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2758737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5579221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1416704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117020736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1422976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117247872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              237108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1826578                       # Total snoops (count)
system.tol2bus.snoopTraffic                 116223552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3686341                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000089                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009432                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3686013     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    328      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3686341                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3704786000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1379401449                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16700474                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1376988451                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16635457                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  61099180500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
