// Seed: 232941904
module module_0 (
    input logic id_0
    , id_4,
    output logic id_1,
    output id_2,
    input logic id_3
);
  integer id_5 (.id_0(id_3));
  always @(negedge id_4[1 : 1'd0]) begin
    id_2 <= 1'h0;
  end
endmodule
