// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_colUpdate19 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r_address0,
        r_ce0,
        r_we0,
        r_d0,
        r_offset,
        l_address0,
        l_ce0,
        l_q0,
        l_offset,
        y_address0,
        y_ce0,
        y_we0,
        y_d0,
        y_q0,
        y_address1,
        y_ce1,
        y_we1,
        y_d1,
        y_q1,
        a_offset,
        b_offset,
        c_offset,
        d_offset,
        e_offset,
        f_offset,
        g_offset,
        h_offset,
        k_offset,
        m_offset,
        n_offset,
        p_offset,
        q_offset,
        z_offset,
        u_offset,
        v_offset,
        w_offset,
        x_offset,
        y_offset
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] r_address0;
output   r_ce0;
output   r_we0;
output  [0:0] r_d0;
input  [4:0] r_offset;
output  [15:0] l_address0;
output   l_ce0;
input  [5:0] l_q0;
input  [4:0] l_offset;
output  [18:0] y_address0;
output   y_ce0;
output   y_we0;
output  [5:0] y_d0;
input  [5:0] y_q0;
output  [18:0] y_address1;
output   y_ce1;
output   y_we1;
output  [5:0] y_d1;
input  [5:0] y_q1;
input  [7:0] a_offset;
input  [7:0] b_offset;
input  [7:0] c_offset;
input  [7:0] d_offset;
input  [7:0] e_offset;
input  [7:0] f_offset;
input  [7:0] g_offset;
input  [7:0] h_offset;
input  [7:0] k_offset;
input  [7:0] m_offset;
input  [7:0] n_offset;
input  [7:0] p_offset;
input  [7:0] q_offset;
input  [7:0] z_offset;
input  [7:0] u_offset;
input  [7:0] v_offset;
input  [7:0] w_offset;
input  [7:0] x_offset;
input  [7:0] y_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [18:0] sub_ln729_fu_247_p2;
reg   [18:0] sub_ln729_reg_874;
wire   [18:0] sub_ln728_fu_278_p2;
reg   [18:0] sub_ln728_reg_879;
wire   [18:0] sub_ln727_fu_309_p2;
reg   [18:0] sub_ln727_reg_884;
wire   [18:0] sub_ln726_fu_340_p2;
reg   [18:0] sub_ln726_reg_889;
wire   [18:0] sub_ln725_fu_371_p2;
reg   [18:0] sub_ln725_reg_894;
wire   [18:0] sub_ln724_fu_402_p2;
reg   [18:0] sub_ln724_reg_899;
wire   [18:0] sub_ln723_fu_433_p2;
reg   [18:0] sub_ln723_reg_904;
wire   [18:0] sub_ln722_fu_464_p2;
reg   [18:0] sub_ln722_reg_909;
wire   [18:0] sub_ln721_fu_495_p2;
reg   [18:0] sub_ln721_reg_914;
wire   [18:0] sub_ln720_fu_526_p2;
reg   [18:0] sub_ln720_reg_919;
wire   [18:0] sub_ln719_fu_557_p2;
reg   [18:0] sub_ln719_reg_924;
wire   [18:0] sub_ln718_fu_588_p2;
reg   [18:0] sub_ln718_reg_929;
wire   [18:0] sub_ln717_fu_619_p2;
reg   [18:0] sub_ln717_reg_934;
wire   [18:0] sub_ln716_fu_650_p2;
reg   [18:0] sub_ln716_reg_939;
wire   [18:0] sub_ln715_fu_681_p2;
reg   [18:0] sub_ln715_reg_944;
wire   [18:0] sub_ln714_fu_712_p2;
reg   [18:0] sub_ln714_reg_949;
wire   [18:0] sub_ln713_fu_743_p2;
reg   [18:0] sub_ln713_reg_954;
wire   [18:0] sub_ln712_fu_774_p2;
reg   [18:0] sub_ln712_reg_959;
wire   [18:0] sub_ln711_fu_805_p2;
reg   [18:0] sub_ln711_reg_964;
wire   [15:0] sub_ln232_fu_836_p2;
reg   [15:0] sub_ln232_reg_969;
wire   [15:0] sub_ln759_fu_867_p2;
reg   [15:0] sub_ln759_reg_974;
wire    grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_start;
wire    grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_done;
wire    grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_idle;
wire    grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_ready;
wire   [15:0] grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_r_address0;
wire    grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_r_ce0;
wire    grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_r_we0;
wire   [0:0] grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_r_d0;
wire   [15:0] grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_l_address0;
wire    grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_l_ce0;
wire   [18:0] grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_address0;
wire    grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_ce0;
wire    grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_we0;
wire   [5:0] grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_d0;
wire   [18:0] grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_address1;
wire    grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_ce1;
wire    grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_we1;
wire   [5:0] grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_d1;
reg    grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [17:0] tmp_fu_223_p3;
wire   [13:0] tmp_s_fu_235_p3;
wire   [18:0] zext_ln729_fu_231_p1;
wire   [18:0] zext_ln729_1_fu_243_p1;
wire   [17:0] tmp_223_fu_254_p3;
wire   [13:0] tmp_224_fu_266_p3;
wire   [18:0] zext_ln728_fu_262_p1;
wire   [18:0] zext_ln728_1_fu_274_p1;
wire   [17:0] tmp_225_fu_285_p3;
wire   [13:0] tmp_226_fu_297_p3;
wire   [18:0] zext_ln727_fu_293_p1;
wire   [18:0] zext_ln727_1_fu_305_p1;
wire   [17:0] tmp_227_fu_316_p3;
wire   [13:0] tmp_228_fu_328_p3;
wire   [18:0] zext_ln726_fu_324_p1;
wire   [18:0] zext_ln726_1_fu_336_p1;
wire   [17:0] tmp_229_fu_347_p3;
wire   [13:0] tmp_230_fu_359_p3;
wire   [18:0] zext_ln725_fu_355_p1;
wire   [18:0] zext_ln725_1_fu_367_p1;
wire   [17:0] tmp_231_fu_378_p3;
wire   [13:0] tmp_232_fu_390_p3;
wire   [18:0] zext_ln724_fu_386_p1;
wire   [18:0] zext_ln724_1_fu_398_p1;
wire   [17:0] tmp_233_fu_409_p3;
wire   [13:0] tmp_234_fu_421_p3;
wire   [18:0] zext_ln723_fu_417_p1;
wire   [18:0] zext_ln723_1_fu_429_p1;
wire   [17:0] tmp_235_fu_440_p3;
wire   [13:0] tmp_236_fu_452_p3;
wire   [18:0] zext_ln722_fu_448_p1;
wire   [18:0] zext_ln722_1_fu_460_p1;
wire   [17:0] tmp_237_fu_471_p3;
wire   [13:0] tmp_238_fu_483_p3;
wire   [18:0] zext_ln721_fu_479_p1;
wire   [18:0] zext_ln721_1_fu_491_p1;
wire   [17:0] tmp_239_fu_502_p3;
wire   [13:0] tmp_240_fu_514_p3;
wire   [18:0] zext_ln720_fu_510_p1;
wire   [18:0] zext_ln720_1_fu_522_p1;
wire   [17:0] tmp_241_fu_533_p3;
wire   [13:0] tmp_242_fu_545_p3;
wire   [18:0] zext_ln719_fu_541_p1;
wire   [18:0] zext_ln719_1_fu_553_p1;
wire   [17:0] tmp_243_fu_564_p3;
wire   [13:0] tmp_244_fu_576_p3;
wire   [18:0] zext_ln718_fu_572_p1;
wire   [18:0] zext_ln718_1_fu_584_p1;
wire   [17:0] tmp_245_fu_595_p3;
wire   [13:0] tmp_246_fu_607_p3;
wire   [18:0] zext_ln717_fu_603_p1;
wire   [18:0] zext_ln717_1_fu_615_p1;
wire   [17:0] tmp_247_fu_626_p3;
wire   [13:0] tmp_248_fu_638_p3;
wire   [18:0] zext_ln716_fu_634_p1;
wire   [18:0] zext_ln716_1_fu_646_p1;
wire   [17:0] tmp_249_fu_657_p3;
wire   [13:0] tmp_250_fu_669_p3;
wire   [18:0] zext_ln715_fu_665_p1;
wire   [18:0] zext_ln715_1_fu_677_p1;
wire   [17:0] tmp_251_fu_688_p3;
wire   [13:0] tmp_252_fu_700_p3;
wire   [18:0] zext_ln714_fu_696_p1;
wire   [18:0] zext_ln714_1_fu_708_p1;
wire   [17:0] tmp_253_fu_719_p3;
wire   [13:0] tmp_254_fu_731_p3;
wire   [18:0] zext_ln713_fu_727_p1;
wire   [18:0] zext_ln713_1_fu_739_p1;
wire   [17:0] tmp_255_fu_750_p3;
wire   [13:0] tmp_256_fu_762_p3;
wire   [18:0] zext_ln712_fu_758_p1;
wire   [18:0] zext_ln712_1_fu_770_p1;
wire   [17:0] tmp_257_fu_781_p3;
wire   [13:0] tmp_258_fu_793_p3;
wire   [18:0] zext_ln711_fu_789_p1;
wire   [18:0] zext_ln711_1_fu_801_p1;
wire   [14:0] tmp_259_fu_812_p3;
wire   [10:0] tmp_260_fu_824_p3;
wire   [15:0] zext_ln232_fu_820_p1;
wire   [15:0] zext_ln232_14_fu_832_p1;
wire   [14:0] tmp_261_fu_843_p3;
wire   [10:0] tmp_262_fu_855_p3;
wire   [15:0] zext_ln759_fu_851_p1;
wire   [15:0] zext_ln759_3_fu_863_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_start_reg = 1'b0;
end

ldpcDec_colUpdate19_Pipeline_VITIS_LOOP_708_1 grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_start),
    .ap_done(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_done),
    .ap_idle(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_idle),
    .ap_ready(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_ready),
    .sub_ln759(sub_ln759_reg_974),
    .r_address0(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_r_address0),
    .r_ce0(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_r_ce0),
    .r_we0(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_r_we0),
    .r_d0(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_r_d0),
    .sub_ln232(sub_ln232_reg_969),
    .l_address0(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_l_address0),
    .l_ce0(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_l_ce0),
    .l_q0(l_q0),
    .sub_ln711(sub_ln711_reg_964),
    .y_address0(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_address0),
    .y_ce0(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_ce0),
    .y_we0(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_we0),
    .y_d0(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_d0),
    .y_q0(y_q0),
    .y_address1(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_address1),
    .y_ce1(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_ce1),
    .y_we1(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_we1),
    .y_d1(grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_d1),
    .y_q1(y_q1),
    .sub_ln712(sub_ln712_reg_959),
    .sub_ln713(sub_ln713_reg_954),
    .sub_ln714(sub_ln714_reg_949),
    .sub_ln715(sub_ln715_reg_944),
    .sub_ln716(sub_ln716_reg_939),
    .sub_ln717(sub_ln717_reg_934),
    .sub_ln718(sub_ln718_reg_929),
    .sub_ln719(sub_ln719_reg_924),
    .sub_ln720(sub_ln720_reg_919),
    .sub_ln721(sub_ln721_reg_914),
    .sub_ln722(sub_ln722_reg_909),
    .sub_ln723(sub_ln723_reg_904),
    .sub_ln724(sub_ln724_reg_899),
    .sub_ln725(sub_ln725_reg_894),
    .sub_ln726(sub_ln726_reg_889),
    .sub_ln727(sub_ln727_reg_884),
    .sub_ln728(sub_ln728_reg_879),
    .sub_ln729(sub_ln729_reg_874)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_start_reg <= 1'b1;
        end else if ((grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_ready == 1'b1)) begin
            grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln232_reg_969[15 : 6] <= sub_ln232_fu_836_p2[15 : 6];
        sub_ln711_reg_964[18 : 6] <= sub_ln711_fu_805_p2[18 : 6];
        sub_ln712_reg_959[18 : 6] <= sub_ln712_fu_774_p2[18 : 6];
        sub_ln713_reg_954[18 : 6] <= sub_ln713_fu_743_p2[18 : 6];
        sub_ln714_reg_949[18 : 6] <= sub_ln714_fu_712_p2[18 : 6];
        sub_ln715_reg_944[18 : 6] <= sub_ln715_fu_681_p2[18 : 6];
        sub_ln716_reg_939[18 : 6] <= sub_ln716_fu_650_p2[18 : 6];
        sub_ln717_reg_934[18 : 6] <= sub_ln717_fu_619_p2[18 : 6];
        sub_ln718_reg_929[18 : 6] <= sub_ln718_fu_588_p2[18 : 6];
        sub_ln719_reg_924[18 : 6] <= sub_ln719_fu_557_p2[18 : 6];
        sub_ln720_reg_919[18 : 6] <= sub_ln720_fu_526_p2[18 : 6];
        sub_ln721_reg_914[18 : 6] <= sub_ln721_fu_495_p2[18 : 6];
        sub_ln722_reg_909[18 : 6] <= sub_ln722_fu_464_p2[18 : 6];
        sub_ln723_reg_904[18 : 6] <= sub_ln723_fu_433_p2[18 : 6];
        sub_ln724_reg_899[18 : 6] <= sub_ln724_fu_402_p2[18 : 6];
        sub_ln725_reg_894[18 : 6] <= sub_ln725_fu_371_p2[18 : 6];
        sub_ln726_reg_889[18 : 6] <= sub_ln726_fu_340_p2[18 : 6];
        sub_ln727_reg_884[18 : 6] <= sub_ln727_fu_309_p2[18 : 6];
        sub_ln728_reg_879[18 : 6] <= sub_ln728_fu_278_p2[18 : 6];
        sub_ln729_reg_874[18 : 6] <= sub_ln729_fu_247_p2[18 : 6];
        sub_ln759_reg_974[15 : 6] <= sub_ln759_fu_867_p2[15 : 6];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_start = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_ap_start_reg;

assign l_address0 = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_l_address0;

assign l_ce0 = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_l_ce0;

assign r_address0 = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_r_address0;

assign r_ce0 = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_r_ce0;

assign r_d0 = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_r_d0;

assign r_we0 = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_r_we0;

assign sub_ln232_fu_836_p2 = (zext_ln232_fu_820_p1 - zext_ln232_14_fu_832_p1);

assign sub_ln711_fu_805_p2 = (zext_ln711_fu_789_p1 - zext_ln711_1_fu_801_p1);

assign sub_ln712_fu_774_p2 = (zext_ln712_fu_758_p1 - zext_ln712_1_fu_770_p1);

assign sub_ln713_fu_743_p2 = (zext_ln713_fu_727_p1 - zext_ln713_1_fu_739_p1);

assign sub_ln714_fu_712_p2 = (zext_ln714_fu_696_p1 - zext_ln714_1_fu_708_p1);

assign sub_ln715_fu_681_p2 = (zext_ln715_fu_665_p1 - zext_ln715_1_fu_677_p1);

assign sub_ln716_fu_650_p2 = (zext_ln716_fu_634_p1 - zext_ln716_1_fu_646_p1);

assign sub_ln717_fu_619_p2 = (zext_ln717_fu_603_p1 - zext_ln717_1_fu_615_p1);

assign sub_ln718_fu_588_p2 = (zext_ln718_fu_572_p1 - zext_ln718_1_fu_584_p1);

assign sub_ln719_fu_557_p2 = (zext_ln719_fu_541_p1 - zext_ln719_1_fu_553_p1);

assign sub_ln720_fu_526_p2 = (zext_ln720_fu_510_p1 - zext_ln720_1_fu_522_p1);

assign sub_ln721_fu_495_p2 = (zext_ln721_fu_479_p1 - zext_ln721_1_fu_491_p1);

assign sub_ln722_fu_464_p2 = (zext_ln722_fu_448_p1 - zext_ln722_1_fu_460_p1);

assign sub_ln723_fu_433_p2 = (zext_ln723_fu_417_p1 - zext_ln723_1_fu_429_p1);

assign sub_ln724_fu_402_p2 = (zext_ln724_fu_386_p1 - zext_ln724_1_fu_398_p1);

assign sub_ln725_fu_371_p2 = (zext_ln725_fu_355_p1 - zext_ln725_1_fu_367_p1);

assign sub_ln726_fu_340_p2 = (zext_ln726_fu_324_p1 - zext_ln726_1_fu_336_p1);

assign sub_ln727_fu_309_p2 = (zext_ln727_fu_293_p1 - zext_ln727_1_fu_305_p1);

assign sub_ln728_fu_278_p2 = (zext_ln728_fu_262_p1 - zext_ln728_1_fu_274_p1);

assign sub_ln729_fu_247_p2 = (zext_ln729_fu_231_p1 - zext_ln729_1_fu_243_p1);

assign sub_ln759_fu_867_p2 = (zext_ln759_fu_851_p1 - zext_ln759_3_fu_863_p1);

assign tmp_223_fu_254_p3 = {{x_offset}, {10'd0}};

assign tmp_224_fu_266_p3 = {{x_offset}, {6'd0}};

assign tmp_225_fu_285_p3 = {{w_offset}, {10'd0}};

assign tmp_226_fu_297_p3 = {{w_offset}, {6'd0}};

assign tmp_227_fu_316_p3 = {{v_offset}, {10'd0}};

assign tmp_228_fu_328_p3 = {{v_offset}, {6'd0}};

assign tmp_229_fu_347_p3 = {{u_offset}, {10'd0}};

assign tmp_230_fu_359_p3 = {{u_offset}, {6'd0}};

assign tmp_231_fu_378_p3 = {{z_offset}, {10'd0}};

assign tmp_232_fu_390_p3 = {{z_offset}, {6'd0}};

assign tmp_233_fu_409_p3 = {{q_offset}, {10'd0}};

assign tmp_234_fu_421_p3 = {{q_offset}, {6'd0}};

assign tmp_235_fu_440_p3 = {{p_offset}, {10'd0}};

assign tmp_236_fu_452_p3 = {{p_offset}, {6'd0}};

assign tmp_237_fu_471_p3 = {{n_offset}, {10'd0}};

assign tmp_238_fu_483_p3 = {{n_offset}, {6'd0}};

assign tmp_239_fu_502_p3 = {{m_offset}, {10'd0}};

assign tmp_240_fu_514_p3 = {{m_offset}, {6'd0}};

assign tmp_241_fu_533_p3 = {{k_offset}, {10'd0}};

assign tmp_242_fu_545_p3 = {{k_offset}, {6'd0}};

assign tmp_243_fu_564_p3 = {{h_offset}, {10'd0}};

assign tmp_244_fu_576_p3 = {{h_offset}, {6'd0}};

assign tmp_245_fu_595_p3 = {{g_offset}, {10'd0}};

assign tmp_246_fu_607_p3 = {{g_offset}, {6'd0}};

assign tmp_247_fu_626_p3 = {{f_offset}, {10'd0}};

assign tmp_248_fu_638_p3 = {{f_offset}, {6'd0}};

assign tmp_249_fu_657_p3 = {{e_offset}, {10'd0}};

assign tmp_250_fu_669_p3 = {{e_offset}, {6'd0}};

assign tmp_251_fu_688_p3 = {{d_offset}, {10'd0}};

assign tmp_252_fu_700_p3 = {{d_offset}, {6'd0}};

assign tmp_253_fu_719_p3 = {{c_offset}, {10'd0}};

assign tmp_254_fu_731_p3 = {{c_offset}, {6'd0}};

assign tmp_255_fu_750_p3 = {{b_offset}, {10'd0}};

assign tmp_256_fu_762_p3 = {{b_offset}, {6'd0}};

assign tmp_257_fu_781_p3 = {{a_offset}, {10'd0}};

assign tmp_258_fu_793_p3 = {{a_offset}, {6'd0}};

assign tmp_259_fu_812_p3 = {{l_offset}, {10'd0}};

assign tmp_260_fu_824_p3 = {{l_offset}, {6'd0}};

assign tmp_261_fu_843_p3 = {{r_offset}, {10'd0}};

assign tmp_262_fu_855_p3 = {{r_offset}, {6'd0}};

assign tmp_fu_223_p3 = {{y_offset}, {10'd0}};

assign tmp_s_fu_235_p3 = {{y_offset}, {6'd0}};

assign y_address0 = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_address0;

assign y_address1 = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_address1;

assign y_ce0 = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_ce0;

assign y_ce1 = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_ce1;

assign y_d0 = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_d0;

assign y_d1 = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_d1;

assign y_we0 = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_we0;

assign y_we1 = grp_colUpdate19_Pipeline_VITIS_LOOP_708_1_fu_192_y_we1;

assign zext_ln232_14_fu_832_p1 = tmp_260_fu_824_p3;

assign zext_ln232_fu_820_p1 = tmp_259_fu_812_p3;

assign zext_ln711_1_fu_801_p1 = tmp_258_fu_793_p3;

assign zext_ln711_fu_789_p1 = tmp_257_fu_781_p3;

assign zext_ln712_1_fu_770_p1 = tmp_256_fu_762_p3;

assign zext_ln712_fu_758_p1 = tmp_255_fu_750_p3;

assign zext_ln713_1_fu_739_p1 = tmp_254_fu_731_p3;

assign zext_ln713_fu_727_p1 = tmp_253_fu_719_p3;

assign zext_ln714_1_fu_708_p1 = tmp_252_fu_700_p3;

assign zext_ln714_fu_696_p1 = tmp_251_fu_688_p3;

assign zext_ln715_1_fu_677_p1 = tmp_250_fu_669_p3;

assign zext_ln715_fu_665_p1 = tmp_249_fu_657_p3;

assign zext_ln716_1_fu_646_p1 = tmp_248_fu_638_p3;

assign zext_ln716_fu_634_p1 = tmp_247_fu_626_p3;

assign zext_ln717_1_fu_615_p1 = tmp_246_fu_607_p3;

assign zext_ln717_fu_603_p1 = tmp_245_fu_595_p3;

assign zext_ln718_1_fu_584_p1 = tmp_244_fu_576_p3;

assign zext_ln718_fu_572_p1 = tmp_243_fu_564_p3;

assign zext_ln719_1_fu_553_p1 = tmp_242_fu_545_p3;

assign zext_ln719_fu_541_p1 = tmp_241_fu_533_p3;

assign zext_ln720_1_fu_522_p1 = tmp_240_fu_514_p3;

assign zext_ln720_fu_510_p1 = tmp_239_fu_502_p3;

assign zext_ln721_1_fu_491_p1 = tmp_238_fu_483_p3;

assign zext_ln721_fu_479_p1 = tmp_237_fu_471_p3;

assign zext_ln722_1_fu_460_p1 = tmp_236_fu_452_p3;

assign zext_ln722_fu_448_p1 = tmp_235_fu_440_p3;

assign zext_ln723_1_fu_429_p1 = tmp_234_fu_421_p3;

assign zext_ln723_fu_417_p1 = tmp_233_fu_409_p3;

assign zext_ln724_1_fu_398_p1 = tmp_232_fu_390_p3;

assign zext_ln724_fu_386_p1 = tmp_231_fu_378_p3;

assign zext_ln725_1_fu_367_p1 = tmp_230_fu_359_p3;

assign zext_ln725_fu_355_p1 = tmp_229_fu_347_p3;

assign zext_ln726_1_fu_336_p1 = tmp_228_fu_328_p3;

assign zext_ln726_fu_324_p1 = tmp_227_fu_316_p3;

assign zext_ln727_1_fu_305_p1 = tmp_226_fu_297_p3;

assign zext_ln727_fu_293_p1 = tmp_225_fu_285_p3;

assign zext_ln728_1_fu_274_p1 = tmp_224_fu_266_p3;

assign zext_ln728_fu_262_p1 = tmp_223_fu_254_p3;

assign zext_ln729_1_fu_243_p1 = tmp_s_fu_235_p3;

assign zext_ln729_fu_231_p1 = tmp_fu_223_p3;

assign zext_ln759_3_fu_863_p1 = tmp_262_fu_855_p3;

assign zext_ln759_fu_851_p1 = tmp_261_fu_843_p3;

always @ (posedge ap_clk) begin
    sub_ln729_reg_874[5:0] <= 6'b000000;
    sub_ln728_reg_879[5:0] <= 6'b000000;
    sub_ln727_reg_884[5:0] <= 6'b000000;
    sub_ln726_reg_889[5:0] <= 6'b000000;
    sub_ln725_reg_894[5:0] <= 6'b000000;
    sub_ln724_reg_899[5:0] <= 6'b000000;
    sub_ln723_reg_904[5:0] <= 6'b000000;
    sub_ln722_reg_909[5:0] <= 6'b000000;
    sub_ln721_reg_914[5:0] <= 6'b000000;
    sub_ln720_reg_919[5:0] <= 6'b000000;
    sub_ln719_reg_924[5:0] <= 6'b000000;
    sub_ln718_reg_929[5:0] <= 6'b000000;
    sub_ln717_reg_934[5:0] <= 6'b000000;
    sub_ln716_reg_939[5:0] <= 6'b000000;
    sub_ln715_reg_944[5:0] <= 6'b000000;
    sub_ln714_reg_949[5:0] <= 6'b000000;
    sub_ln713_reg_954[5:0] <= 6'b000000;
    sub_ln712_reg_959[5:0] <= 6'b000000;
    sub_ln711_reg_964[5:0] <= 6'b000000;
    sub_ln232_reg_969[5:0] <= 6'b000000;
    sub_ln759_reg_974[5:0] <= 6'b000000;
end

endmodule //ldpcDec_colUpdate19
