Version 3.2 HI-TECH Software Intermediate Code
"2134 /Applications/microchip/xc8/v1.33/include/pic12f1822.h
[v _FVRCON `Vuc ~T0 @X0 0 e@279 ]
"2140
[s S115 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S115 . ADFVR0 ADFVR1 CDAFVR0 CDAFVR1 TSRNG TSEN FVRRDY FVREN ]
"2150
[s S116 :2 `uc 1 :2 `uc 1 ]
[n S116 . ADFVR CDAFVR ]
"2139
[u S114 `S115 1 `S116 1 ]
[n S114 . . . ]
"2155
[v _FVRCONbits `VS114 ~T0 @X0 0 e@279 ]
[; ;htc.h: 21: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 24: extern void __builtin_software_breakpoint(void);
[; ;pic12f1822.h: 47: extern volatile unsigned char INDF0 @ 0x000;
"49 /Applications/microchip/xc8/v1.33/include/pic12f1822.h
[; ;pic12f1822.h: 49: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic12f1822.h: 52: typedef union {
[; ;pic12f1822.h: 53: struct {
[; ;pic12f1822.h: 54: unsigned INDF0 :8;
[; ;pic12f1822.h: 55: };
[; ;pic12f1822.h: 56: } INDF0bits_t;
[; ;pic12f1822.h: 57: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic12f1822.h: 66: extern volatile unsigned char INDF1 @ 0x001;
"68
[; ;pic12f1822.h: 68: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic12f1822.h: 71: typedef union {
[; ;pic12f1822.h: 72: struct {
[; ;pic12f1822.h: 73: unsigned INDF1 :8;
[; ;pic12f1822.h: 74: };
[; ;pic12f1822.h: 75: } INDF1bits_t;
[; ;pic12f1822.h: 76: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic12f1822.h: 85: extern volatile unsigned char PCL @ 0x002;
"87
[; ;pic12f1822.h: 87: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic12f1822.h: 90: typedef union {
[; ;pic12f1822.h: 91: struct {
[; ;pic12f1822.h: 92: unsigned PCL :8;
[; ;pic12f1822.h: 93: };
[; ;pic12f1822.h: 94: } PCLbits_t;
[; ;pic12f1822.h: 95: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic12f1822.h: 104: extern volatile unsigned char STATUS @ 0x003;
"106
[; ;pic12f1822.h: 106: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic12f1822.h: 109: typedef union {
[; ;pic12f1822.h: 110: struct {
[; ;pic12f1822.h: 111: unsigned C :1;
[; ;pic12f1822.h: 112: unsigned DC :1;
[; ;pic12f1822.h: 113: unsigned Z :1;
[; ;pic12f1822.h: 114: unsigned nPD :1;
[; ;pic12f1822.h: 115: unsigned nTO :1;
[; ;pic12f1822.h: 116: };
[; ;pic12f1822.h: 117: struct {
[; ;pic12f1822.h: 118: unsigned CARRY :1;
[; ;pic12f1822.h: 119: };
[; ;pic12f1822.h: 120: struct {
[; ;pic12f1822.h: 121: unsigned :2;
[; ;pic12f1822.h: 122: unsigned ZERO :1;
[; ;pic12f1822.h: 123: };
[; ;pic12f1822.h: 124: } STATUSbits_t;
[; ;pic12f1822.h: 125: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic12f1822.h: 164: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic12f1822.h: 167: extern volatile unsigned char FSR0L @ 0x004;
"169
[; ;pic12f1822.h: 169: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic12f1822.h: 172: typedef union {
[; ;pic12f1822.h: 173: struct {
[; ;pic12f1822.h: 174: unsigned FSR0L :8;
[; ;pic12f1822.h: 175: };
[; ;pic12f1822.h: 176: } FSR0Lbits_t;
[; ;pic12f1822.h: 177: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic12f1822.h: 186: extern volatile unsigned char FSR0H @ 0x005;
"188
[; ;pic12f1822.h: 188: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic12f1822.h: 191: typedef union {
[; ;pic12f1822.h: 192: struct {
[; ;pic12f1822.h: 193: unsigned FSR0H :8;
[; ;pic12f1822.h: 194: };
[; ;pic12f1822.h: 195: } FSR0Hbits_t;
[; ;pic12f1822.h: 196: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic12f1822.h: 205: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic12f1822.h: 208: extern volatile unsigned char FSR1L @ 0x006;
"210
[; ;pic12f1822.h: 210: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic12f1822.h: 213: typedef union {
[; ;pic12f1822.h: 214: struct {
[; ;pic12f1822.h: 215: unsigned FSR1L :8;
[; ;pic12f1822.h: 216: };
[; ;pic12f1822.h: 217: } FSR1Lbits_t;
[; ;pic12f1822.h: 218: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic12f1822.h: 227: extern volatile unsigned char FSR1H @ 0x007;
"229
[; ;pic12f1822.h: 229: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic12f1822.h: 232: typedef union {
[; ;pic12f1822.h: 233: struct {
[; ;pic12f1822.h: 234: unsigned FSR1H :8;
[; ;pic12f1822.h: 235: };
[; ;pic12f1822.h: 236: } FSR1Hbits_t;
[; ;pic12f1822.h: 237: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic12f1822.h: 246: extern volatile unsigned char BSR @ 0x008;
"248
[; ;pic12f1822.h: 248: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic12f1822.h: 251: typedef union {
[; ;pic12f1822.h: 252: struct {
[; ;pic12f1822.h: 253: unsigned BSR0 :1;
[; ;pic12f1822.h: 254: unsigned BSR1 :1;
[; ;pic12f1822.h: 255: unsigned BSR2 :1;
[; ;pic12f1822.h: 256: unsigned BSR3 :1;
[; ;pic12f1822.h: 257: unsigned BSR4 :1;
[; ;pic12f1822.h: 258: };
[; ;pic12f1822.h: 259: struct {
[; ;pic12f1822.h: 260: unsigned BSR :5;
[; ;pic12f1822.h: 261: };
[; ;pic12f1822.h: 262: } BSRbits_t;
[; ;pic12f1822.h: 263: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic12f1822.h: 297: extern volatile unsigned char WREG @ 0x009;
"299
[; ;pic12f1822.h: 299: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic12f1822.h: 302: typedef union {
[; ;pic12f1822.h: 303: struct {
[; ;pic12f1822.h: 304: unsigned WREG0 :8;
[; ;pic12f1822.h: 305: };
[; ;pic12f1822.h: 306: } WREGbits_t;
[; ;pic12f1822.h: 307: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic12f1822.h: 316: extern volatile unsigned char PCLATH @ 0x00A;
"318
[; ;pic12f1822.h: 318: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic12f1822.h: 321: typedef union {
[; ;pic12f1822.h: 322: struct {
[; ;pic12f1822.h: 323: unsigned PCLATH :7;
[; ;pic12f1822.h: 324: };
[; ;pic12f1822.h: 325: } PCLATHbits_t;
[; ;pic12f1822.h: 326: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic12f1822.h: 335: extern volatile unsigned char INTCON @ 0x00B;
"337
[; ;pic12f1822.h: 337: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic12f1822.h: 340: typedef union {
[; ;pic12f1822.h: 341: struct {
[; ;pic12f1822.h: 342: unsigned IOCIF :1;
[; ;pic12f1822.h: 343: unsigned INTF :1;
[; ;pic12f1822.h: 344: unsigned TMR0IF :1;
[; ;pic12f1822.h: 345: unsigned IOCIE :1;
[; ;pic12f1822.h: 346: unsigned INTE :1;
[; ;pic12f1822.h: 347: unsigned TMR0IE :1;
[; ;pic12f1822.h: 348: unsigned PEIE :1;
[; ;pic12f1822.h: 349: unsigned GIE :1;
[; ;pic12f1822.h: 350: };
[; ;pic12f1822.h: 351: struct {
[; ;pic12f1822.h: 352: unsigned :2;
[; ;pic12f1822.h: 353: unsigned T0IF :1;
[; ;pic12f1822.h: 354: unsigned :2;
[; ;pic12f1822.h: 355: unsigned T0IE :1;
[; ;pic12f1822.h: 356: };
[; ;pic12f1822.h: 357: } INTCONbits_t;
[; ;pic12f1822.h: 358: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic12f1822.h: 412: extern volatile unsigned char PORTA @ 0x00C;
"414
[; ;pic12f1822.h: 414: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic12f1822.h: 417: typedef union {
[; ;pic12f1822.h: 418: struct {
[; ;pic12f1822.h: 419: unsigned RA0 :1;
[; ;pic12f1822.h: 420: unsigned RA1 :1;
[; ;pic12f1822.h: 421: unsigned RA2 :1;
[; ;pic12f1822.h: 422: unsigned RA3 :1;
[; ;pic12f1822.h: 423: unsigned RA4 :1;
[; ;pic12f1822.h: 424: unsigned RA5 :1;
[; ;pic12f1822.h: 425: };
[; ;pic12f1822.h: 426: struct {
[; ;pic12f1822.h: 427: unsigned AN0 :1;
[; ;pic12f1822.h: 428: unsigned AN1 :1;
[; ;pic12f1822.h: 429: unsigned AN2 :1;
[; ;pic12f1822.h: 430: unsigned :1;
[; ;pic12f1822.h: 431: unsigned AN3 :1;
[; ;pic12f1822.h: 432: };
[; ;pic12f1822.h: 433: struct {
[; ;pic12f1822.h: 434: unsigned CPS0 :1;
[; ;pic12f1822.h: 435: unsigned CPS1 :1;
[; ;pic12f1822.h: 436: unsigned CPS2 :1;
[; ;pic12f1822.h: 437: unsigned :1;
[; ;pic12f1822.h: 438: unsigned CPS3 :1;
[; ;pic12f1822.h: 439: };
[; ;pic12f1822.h: 440: struct {
[; ;pic12f1822.h: 441: unsigned C1INP :1;
[; ;pic12f1822.h: 442: unsigned C1IN0N :1;
[; ;pic12f1822.h: 443: unsigned C1OUT :1;
[; ;pic12f1822.h: 444: unsigned :1;
[; ;pic12f1822.h: 445: unsigned C1IN1N :1;
[; ;pic12f1822.h: 446: };
[; ;pic12f1822.h: 447: struct {
[; ;pic12f1822.h: 448: unsigned DACOUT :1;
[; ;pic12f1822.h: 449: unsigned SRI :1;
[; ;pic12f1822.h: 450: unsigned SRQ :1;
[; ;pic12f1822.h: 451: unsigned :2;
[; ;pic12f1822.h: 452: unsigned SRNQ :1;
[; ;pic12f1822.h: 453: };
[; ;pic12f1822.h: 454: struct {
[; ;pic12f1822.h: 455: unsigned :1;
[; ;pic12f1822.h: 456: unsigned SCK :1;
[; ;pic12f1822.h: 457: unsigned T0CKI :1;
[; ;pic12f1822.h: 458: unsigned :1;
[; ;pic12f1822.h: 459: unsigned T1OSO :1;
[; ;pic12f1822.h: 460: unsigned T1CKI :1;
[; ;pic12f1822.h: 461: };
[; ;pic12f1822.h: 462: struct {
[; ;pic12f1822.h: 463: unsigned :1;
[; ;pic12f1822.h: 464: unsigned SCL :1;
[; ;pic12f1822.h: 465: unsigned SDA :1;
[; ;pic12f1822.h: 466: unsigned nMCLR :1;
[; ;pic12f1822.h: 467: unsigned CLKR :1;
[; ;pic12f1822.h: 468: unsigned T1OSI :1;
[; ;pic12f1822.h: 469: };
[; ;pic12f1822.h: 470: struct {
[; ;pic12f1822.h: 471: unsigned MDOUT :1;
[; ;pic12f1822.h: 472: unsigned MDMIN :1;
[; ;pic12f1822.h: 473: unsigned MDCIN1 :1;
[; ;pic12f1822.h: 474: unsigned :1;
[; ;pic12f1822.h: 475: unsigned MDCIN2 :1;
[; ;pic12f1822.h: 476: };
[; ;pic12f1822.h: 477: struct {
[; ;pic12f1822.h: 478: unsigned :2;
[; ;pic12f1822.h: 479: unsigned SDI :1;
[; ;pic12f1822.h: 480: unsigned :1;
[; ;pic12f1822.h: 481: unsigned OSC2 :1;
[; ;pic12f1822.h: 482: unsigned OSC1 :1;
[; ;pic12f1822.h: 483: };
[; ;pic12f1822.h: 484: struct {
[; ;pic12f1822.h: 485: unsigned :2;
[; ;pic12f1822.h: 486: unsigned FLT0 :1;
[; ;pic12f1822.h: 487: unsigned :1;
[; ;pic12f1822.h: 488: unsigned CLKOUT :1;
[; ;pic12f1822.h: 489: unsigned CLKIN :1;
[; ;pic12f1822.h: 490: };
[; ;pic12f1822.h: 491: } PORTAbits_t;
[; ;pic12f1822.h: 492: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic12f1822.h: 701: extern volatile unsigned char PIR1 @ 0x011;
"703
[; ;pic12f1822.h: 703: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic12f1822.h: 706: typedef union {
[; ;pic12f1822.h: 707: struct {
[; ;pic12f1822.h: 708: unsigned TMR1IF :1;
[; ;pic12f1822.h: 709: unsigned TMR2IF :1;
[; ;pic12f1822.h: 710: unsigned CCP1IF :1;
[; ;pic12f1822.h: 711: unsigned SSP1IF :1;
[; ;pic12f1822.h: 712: unsigned TXIF :1;
[; ;pic12f1822.h: 713: unsigned RCIF :1;
[; ;pic12f1822.h: 714: unsigned ADIF :1;
[; ;pic12f1822.h: 715: unsigned TMR1GIF :1;
[; ;pic12f1822.h: 716: };
[; ;pic12f1822.h: 717: } PIR1bits_t;
[; ;pic12f1822.h: 718: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic12f1822.h: 762: extern volatile unsigned char PIR2 @ 0x012;
"764
[; ;pic12f1822.h: 764: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic12f1822.h: 767: typedef union {
[; ;pic12f1822.h: 768: struct {
[; ;pic12f1822.h: 769: unsigned :3;
[; ;pic12f1822.h: 770: unsigned BCL1IF :1;
[; ;pic12f1822.h: 771: unsigned EEIF :1;
[; ;pic12f1822.h: 772: unsigned C1IF :1;
[; ;pic12f1822.h: 773: unsigned :1;
[; ;pic12f1822.h: 774: unsigned OSFIF :1;
[; ;pic12f1822.h: 775: };
[; ;pic12f1822.h: 776: } PIR2bits_t;
[; ;pic12f1822.h: 777: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic12f1822.h: 801: extern volatile unsigned char TMR0 @ 0x015;
"803
[; ;pic12f1822.h: 803: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic12f1822.h: 806: typedef union {
[; ;pic12f1822.h: 807: struct {
[; ;pic12f1822.h: 808: unsigned TMR0 :8;
[; ;pic12f1822.h: 809: };
[; ;pic12f1822.h: 810: } TMR0bits_t;
[; ;pic12f1822.h: 811: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic12f1822.h: 820: extern volatile unsigned short TMR1 @ 0x016;
"822
[; ;pic12f1822.h: 822: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic12f1822.h: 826: extern volatile unsigned char TMR1L @ 0x016;
"828
[; ;pic12f1822.h: 828: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic12f1822.h: 831: typedef union {
[; ;pic12f1822.h: 832: struct {
[; ;pic12f1822.h: 833: unsigned TMR1L :8;
[; ;pic12f1822.h: 834: };
[; ;pic12f1822.h: 835: } TMR1Lbits_t;
[; ;pic12f1822.h: 836: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic12f1822.h: 845: extern volatile unsigned char TMR1H @ 0x017;
"847
[; ;pic12f1822.h: 847: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic12f1822.h: 850: typedef union {
[; ;pic12f1822.h: 851: struct {
[; ;pic12f1822.h: 852: unsigned TMR1H :8;
[; ;pic12f1822.h: 853: };
[; ;pic12f1822.h: 854: } TMR1Hbits_t;
[; ;pic12f1822.h: 855: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic12f1822.h: 864: extern volatile unsigned char T1CON @ 0x018;
"866
[; ;pic12f1822.h: 866: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic12f1822.h: 869: typedef union {
[; ;pic12f1822.h: 870: struct {
[; ;pic12f1822.h: 871: unsigned TMR1ON :1;
[; ;pic12f1822.h: 872: unsigned :1;
[; ;pic12f1822.h: 873: unsigned nT1SYNC :1;
[; ;pic12f1822.h: 874: unsigned T1OSCEN :1;
[; ;pic12f1822.h: 875: unsigned T1CKPS0 :1;
[; ;pic12f1822.h: 876: unsigned T1CKPS1 :1;
[; ;pic12f1822.h: 877: unsigned TMR1CS0 :1;
[; ;pic12f1822.h: 878: unsigned TMR1CS1 :1;
[; ;pic12f1822.h: 879: };
[; ;pic12f1822.h: 880: struct {
[; ;pic12f1822.h: 881: unsigned :4;
[; ;pic12f1822.h: 882: unsigned T1CKPS :2;
[; ;pic12f1822.h: 883: unsigned TMR1CS :2;
[; ;pic12f1822.h: 884: };
[; ;pic12f1822.h: 885: } T1CONbits_t;
[; ;pic12f1822.h: 886: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic12f1822.h: 935: extern volatile unsigned char T1GCON @ 0x019;
"937
[; ;pic12f1822.h: 937: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic12f1822.h: 940: typedef union {
[; ;pic12f1822.h: 941: struct {
[; ;pic12f1822.h: 942: unsigned T1GSS0 :1;
[; ;pic12f1822.h: 943: unsigned T1GSS1 :1;
[; ;pic12f1822.h: 944: unsigned T1GVAL :1;
[; ;pic12f1822.h: 945: unsigned T1GGO_nDONE :1;
[; ;pic12f1822.h: 946: unsigned T1GSPM :1;
[; ;pic12f1822.h: 947: unsigned T1GTM :1;
[; ;pic12f1822.h: 948: unsigned T1GPOL :1;
[; ;pic12f1822.h: 949: unsigned TMR1GE :1;
[; ;pic12f1822.h: 950: };
[; ;pic12f1822.h: 951: struct {
[; ;pic12f1822.h: 952: unsigned T1GSS :2;
[; ;pic12f1822.h: 953: unsigned :1;
[; ;pic12f1822.h: 954: unsigned T1GGO :1;
[; ;pic12f1822.h: 955: };
[; ;pic12f1822.h: 956: } T1GCONbits_t;
[; ;pic12f1822.h: 957: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic12f1822.h: 1011: extern volatile unsigned char TMR2 @ 0x01A;
"1013
[; ;pic12f1822.h: 1013: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic12f1822.h: 1016: typedef union {
[; ;pic12f1822.h: 1017: struct {
[; ;pic12f1822.h: 1018: unsigned TMR2 :8;
[; ;pic12f1822.h: 1019: };
[; ;pic12f1822.h: 1020: } TMR2bits_t;
[; ;pic12f1822.h: 1021: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic12f1822.h: 1030: extern volatile unsigned char PR2 @ 0x01B;
"1032
[; ;pic12f1822.h: 1032: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic12f1822.h: 1035: typedef union {
[; ;pic12f1822.h: 1036: struct {
[; ;pic12f1822.h: 1037: unsigned PR2 :8;
[; ;pic12f1822.h: 1038: };
[; ;pic12f1822.h: 1039: } PR2bits_t;
[; ;pic12f1822.h: 1040: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic12f1822.h: 1049: extern volatile unsigned char T2CON @ 0x01C;
"1051
[; ;pic12f1822.h: 1051: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic12f1822.h: 1054: typedef union {
[; ;pic12f1822.h: 1055: struct {
[; ;pic12f1822.h: 1056: unsigned T2CKPS0 :1;
[; ;pic12f1822.h: 1057: unsigned T2CKPS1 :1;
[; ;pic12f1822.h: 1058: unsigned TMR2ON :1;
[; ;pic12f1822.h: 1059: unsigned T2OUTPS0 :1;
[; ;pic12f1822.h: 1060: unsigned T2OUTPS1 :1;
[; ;pic12f1822.h: 1061: unsigned T2OUTPS2 :1;
[; ;pic12f1822.h: 1062: unsigned T2OUTPS3 :1;
[; ;pic12f1822.h: 1063: };
[; ;pic12f1822.h: 1064: struct {
[; ;pic12f1822.h: 1065: unsigned T2CKPS :2;
[; ;pic12f1822.h: 1066: unsigned :1;
[; ;pic12f1822.h: 1067: unsigned T2OUTPS :4;
[; ;pic12f1822.h: 1068: };
[; ;pic12f1822.h: 1069: } T2CONbits_t;
[; ;pic12f1822.h: 1070: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic12f1822.h: 1119: extern volatile unsigned char CPSCON0 @ 0x01E;
"1121
[; ;pic12f1822.h: 1121: asm("CPSCON0 equ 01Eh");
[; <" CPSCON0 equ 01Eh ;# ">
[; ;pic12f1822.h: 1124: typedef union {
[; ;pic12f1822.h: 1125: struct {
[; ;pic12f1822.h: 1126: unsigned T0XCS :1;
[; ;pic12f1822.h: 1127: unsigned CPSOUT :1;
[; ;pic12f1822.h: 1128: unsigned CPSRNG0 :1;
[; ;pic12f1822.h: 1129: unsigned CPSRNG1 :1;
[; ;pic12f1822.h: 1130: unsigned :2;
[; ;pic12f1822.h: 1131: unsigned CPSRM :1;
[; ;pic12f1822.h: 1132: unsigned CPSON :1;
[; ;pic12f1822.h: 1133: };
[; ;pic12f1822.h: 1134: struct {
[; ;pic12f1822.h: 1135: unsigned :2;
[; ;pic12f1822.h: 1136: unsigned CPSRNG :2;
[; ;pic12f1822.h: 1137: };
[; ;pic12f1822.h: 1138: } CPSCON0bits_t;
[; ;pic12f1822.h: 1139: extern volatile CPSCON0bits_t CPSCON0bits @ 0x01E;
[; ;pic12f1822.h: 1178: extern volatile unsigned char CPSCON1 @ 0x01F;
"1180
[; ;pic12f1822.h: 1180: asm("CPSCON1 equ 01Fh");
[; <" CPSCON1 equ 01Fh ;# ">
[; ;pic12f1822.h: 1183: typedef union {
[; ;pic12f1822.h: 1184: struct {
[; ;pic12f1822.h: 1185: unsigned CPSCH0 :1;
[; ;pic12f1822.h: 1186: unsigned CPSCH1 :1;
[; ;pic12f1822.h: 1187: };
[; ;pic12f1822.h: 1188: struct {
[; ;pic12f1822.h: 1189: unsigned CPSCH :2;
[; ;pic12f1822.h: 1190: };
[; ;pic12f1822.h: 1191: } CPSCON1bits_t;
[; ;pic12f1822.h: 1192: extern volatile CPSCON1bits_t CPSCON1bits @ 0x01F;
[; ;pic12f1822.h: 1211: extern volatile unsigned char TRISA @ 0x08C;
"1213
[; ;pic12f1822.h: 1213: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic12f1822.h: 1216: typedef union {
[; ;pic12f1822.h: 1217: struct {
[; ;pic12f1822.h: 1218: unsigned TRISA0 :1;
[; ;pic12f1822.h: 1219: unsigned TRISA1 :1;
[; ;pic12f1822.h: 1220: unsigned TRISA2 :1;
[; ;pic12f1822.h: 1221: unsigned TRISA3 :1;
[; ;pic12f1822.h: 1222: unsigned TRISA4 :1;
[; ;pic12f1822.h: 1223: unsigned TRISA5 :1;
[; ;pic12f1822.h: 1224: };
[; ;pic12f1822.h: 1225: } TRISAbits_t;
[; ;pic12f1822.h: 1226: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic12f1822.h: 1260: extern volatile unsigned char PIE1 @ 0x091;
"1262
[; ;pic12f1822.h: 1262: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic12f1822.h: 1265: typedef union {
[; ;pic12f1822.h: 1266: struct {
[; ;pic12f1822.h: 1267: unsigned TMR1IE :1;
[; ;pic12f1822.h: 1268: unsigned TMR2IE :1;
[; ;pic12f1822.h: 1269: unsigned CCP1IE :1;
[; ;pic12f1822.h: 1270: unsigned SSP1IE :1;
[; ;pic12f1822.h: 1271: unsigned TXIE :1;
[; ;pic12f1822.h: 1272: unsigned RCIE :1;
[; ;pic12f1822.h: 1273: unsigned ADIE :1;
[; ;pic12f1822.h: 1274: unsigned TMR1GIE :1;
[; ;pic12f1822.h: 1275: };
[; ;pic12f1822.h: 1276: } PIE1bits_t;
[; ;pic12f1822.h: 1277: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic12f1822.h: 1321: extern volatile unsigned char PIE2 @ 0x092;
"1323
[; ;pic12f1822.h: 1323: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic12f1822.h: 1326: typedef union {
[; ;pic12f1822.h: 1327: struct {
[; ;pic12f1822.h: 1328: unsigned :3;
[; ;pic12f1822.h: 1329: unsigned BCL1IE :1;
[; ;pic12f1822.h: 1330: unsigned EEIE :1;
[; ;pic12f1822.h: 1331: unsigned C1IE :1;
[; ;pic12f1822.h: 1332: unsigned :1;
[; ;pic12f1822.h: 1333: unsigned OSFIE :1;
[; ;pic12f1822.h: 1334: };
[; ;pic12f1822.h: 1335: } PIE2bits_t;
[; ;pic12f1822.h: 1336: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic12f1822.h: 1360: extern volatile unsigned char OPTION_REG @ 0x095;
"1362
[; ;pic12f1822.h: 1362: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic12f1822.h: 1365: typedef union {
[; ;pic12f1822.h: 1366: struct {
[; ;pic12f1822.h: 1367: unsigned PS0 :1;
[; ;pic12f1822.h: 1368: unsigned PS1 :1;
[; ;pic12f1822.h: 1369: unsigned PS2 :1;
[; ;pic12f1822.h: 1370: unsigned PSA :1;
[; ;pic12f1822.h: 1371: unsigned TMR0SE :1;
[; ;pic12f1822.h: 1372: unsigned TMR0CS :1;
[; ;pic12f1822.h: 1373: unsigned INTEDG :1;
[; ;pic12f1822.h: 1374: unsigned nWPUEN :1;
[; ;pic12f1822.h: 1375: };
[; ;pic12f1822.h: 1376: struct {
[; ;pic12f1822.h: 1377: unsigned PS :3;
[; ;pic12f1822.h: 1378: unsigned :1;
[; ;pic12f1822.h: 1379: unsigned T0SE :1;
[; ;pic12f1822.h: 1380: unsigned T0CS :1;
[; ;pic12f1822.h: 1381: };
[; ;pic12f1822.h: 1382: } OPTION_REGbits_t;
[; ;pic12f1822.h: 1383: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic12f1822.h: 1442: extern volatile unsigned char PCON @ 0x096;
"1444
[; ;pic12f1822.h: 1444: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic12f1822.h: 1447: typedef union {
[; ;pic12f1822.h: 1448: struct {
[; ;pic12f1822.h: 1449: unsigned nBOR :1;
[; ;pic12f1822.h: 1450: unsigned nPOR :1;
[; ;pic12f1822.h: 1451: unsigned nRI :1;
[; ;pic12f1822.h: 1452: unsigned nRMCLR :1;
[; ;pic12f1822.h: 1453: unsigned :2;
[; ;pic12f1822.h: 1454: unsigned STKUNF :1;
[; ;pic12f1822.h: 1455: unsigned STKOVF :1;
[; ;pic12f1822.h: 1456: };
[; ;pic12f1822.h: 1457: } PCONbits_t;
[; ;pic12f1822.h: 1458: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic12f1822.h: 1492: extern volatile unsigned char WDTCON @ 0x097;
"1494
[; ;pic12f1822.h: 1494: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic12f1822.h: 1497: typedef union {
[; ;pic12f1822.h: 1498: struct {
[; ;pic12f1822.h: 1499: unsigned SWDTEN :1;
[; ;pic12f1822.h: 1500: unsigned WDTPS0 :1;
[; ;pic12f1822.h: 1501: unsigned WDTPS1 :1;
[; ;pic12f1822.h: 1502: unsigned WDTPS2 :1;
[; ;pic12f1822.h: 1503: unsigned WDTPS3 :1;
[; ;pic12f1822.h: 1504: unsigned WDTPS4 :1;
[; ;pic12f1822.h: 1505: };
[; ;pic12f1822.h: 1506: struct {
[; ;pic12f1822.h: 1507: unsigned :1;
[; ;pic12f1822.h: 1508: unsigned WDTPS :5;
[; ;pic12f1822.h: 1509: };
[; ;pic12f1822.h: 1510: } WDTCONbits_t;
[; ;pic12f1822.h: 1511: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic12f1822.h: 1550: extern volatile unsigned char OSCTUNE @ 0x098;
"1552
[; ;pic12f1822.h: 1552: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic12f1822.h: 1555: typedef union {
[; ;pic12f1822.h: 1556: struct {
[; ;pic12f1822.h: 1557: unsigned TUN0 :1;
[; ;pic12f1822.h: 1558: unsigned TUN1 :1;
[; ;pic12f1822.h: 1559: unsigned TUN2 :1;
[; ;pic12f1822.h: 1560: unsigned TUN3 :1;
[; ;pic12f1822.h: 1561: unsigned TUN4 :1;
[; ;pic12f1822.h: 1562: unsigned TUN5 :1;
[; ;pic12f1822.h: 1563: };
[; ;pic12f1822.h: 1564: struct {
[; ;pic12f1822.h: 1565: unsigned TUN :6;
[; ;pic12f1822.h: 1566: };
[; ;pic12f1822.h: 1567: } OSCTUNEbits_t;
[; ;pic12f1822.h: 1568: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic12f1822.h: 1607: extern volatile unsigned char OSCCON @ 0x099;
"1609
[; ;pic12f1822.h: 1609: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic12f1822.h: 1612: typedef union {
[; ;pic12f1822.h: 1613: struct {
[; ;pic12f1822.h: 1614: unsigned SCS0 :1;
[; ;pic12f1822.h: 1615: unsigned SCS1 :1;
[; ;pic12f1822.h: 1616: unsigned :1;
[; ;pic12f1822.h: 1617: unsigned IRCF0 :1;
[; ;pic12f1822.h: 1618: unsigned IRCF1 :1;
[; ;pic12f1822.h: 1619: unsigned IRCF2 :1;
[; ;pic12f1822.h: 1620: unsigned IRCF3 :1;
[; ;pic12f1822.h: 1621: unsigned SPLLEN :1;
[; ;pic12f1822.h: 1622: };
[; ;pic12f1822.h: 1623: struct {
[; ;pic12f1822.h: 1624: unsigned SCS :2;
[; ;pic12f1822.h: 1625: unsigned :1;
[; ;pic12f1822.h: 1626: unsigned IRCF :4;
[; ;pic12f1822.h: 1627: };
[; ;pic12f1822.h: 1628: } OSCCONbits_t;
[; ;pic12f1822.h: 1629: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic12f1822.h: 1678: extern volatile unsigned char OSCSTAT @ 0x09A;
"1680
[; ;pic12f1822.h: 1680: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic12f1822.h: 1683: typedef union {
[; ;pic12f1822.h: 1684: struct {
[; ;pic12f1822.h: 1685: unsigned HFIOFS :1;
[; ;pic12f1822.h: 1686: unsigned LFIOFR :1;
[; ;pic12f1822.h: 1687: unsigned MFIOFR :1;
[; ;pic12f1822.h: 1688: unsigned HFIOFL :1;
[; ;pic12f1822.h: 1689: unsigned HFIOFR :1;
[; ;pic12f1822.h: 1690: unsigned OSTS :1;
[; ;pic12f1822.h: 1691: unsigned PLLR :1;
[; ;pic12f1822.h: 1692: unsigned T1OSCR :1;
[; ;pic12f1822.h: 1693: };
[; ;pic12f1822.h: 1694: } OSCSTATbits_t;
[; ;pic12f1822.h: 1695: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic12f1822.h: 1739: extern volatile unsigned short ADRES @ 0x09B;
"1741
[; ;pic12f1822.h: 1741: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic12f1822.h: 1745: extern volatile unsigned char ADRESL @ 0x09B;
"1747
[; ;pic12f1822.h: 1747: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic12f1822.h: 1750: typedef union {
[; ;pic12f1822.h: 1751: struct {
[; ;pic12f1822.h: 1752: unsigned ADRESL :8;
[; ;pic12f1822.h: 1753: };
[; ;pic12f1822.h: 1754: } ADRESLbits_t;
[; ;pic12f1822.h: 1755: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic12f1822.h: 1764: extern volatile unsigned char ADRESH @ 0x09C;
"1766
[; ;pic12f1822.h: 1766: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic12f1822.h: 1769: typedef union {
[; ;pic12f1822.h: 1770: struct {
[; ;pic12f1822.h: 1771: unsigned ADRESH :8;
[; ;pic12f1822.h: 1772: };
[; ;pic12f1822.h: 1773: } ADRESHbits_t;
[; ;pic12f1822.h: 1774: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic12f1822.h: 1783: extern volatile unsigned char ADCON0 @ 0x09D;
"1785
[; ;pic12f1822.h: 1785: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic12f1822.h: 1788: typedef union {
[; ;pic12f1822.h: 1789: struct {
[; ;pic12f1822.h: 1790: unsigned ADON :1;
[; ;pic12f1822.h: 1791: unsigned GO_nDONE :1;
[; ;pic12f1822.h: 1792: unsigned CHS0 :1;
[; ;pic12f1822.h: 1793: unsigned CHS1 :1;
[; ;pic12f1822.h: 1794: unsigned CHS2 :1;
[; ;pic12f1822.h: 1795: unsigned CHS3 :1;
[; ;pic12f1822.h: 1796: unsigned CHS4 :1;
[; ;pic12f1822.h: 1797: };
[; ;pic12f1822.h: 1798: struct {
[; ;pic12f1822.h: 1799: unsigned :1;
[; ;pic12f1822.h: 1800: unsigned ADGO :1;
[; ;pic12f1822.h: 1801: unsigned CHS :5;
[; ;pic12f1822.h: 1802: };
[; ;pic12f1822.h: 1803: struct {
[; ;pic12f1822.h: 1804: unsigned :1;
[; ;pic12f1822.h: 1805: unsigned GO :1;
[; ;pic12f1822.h: 1806: };
[; ;pic12f1822.h: 1807: struct {
[; ;pic12f1822.h: 1808: unsigned :1;
[; ;pic12f1822.h: 1809: unsigned nDONE :1;
[; ;pic12f1822.h: 1810: };
[; ;pic12f1822.h: 1811: } ADCON0bits_t;
[; ;pic12f1822.h: 1812: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic12f1822.h: 1871: extern volatile unsigned char ADCON1 @ 0x09E;
"1873
[; ;pic12f1822.h: 1873: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic12f1822.h: 1876: typedef union {
[; ;pic12f1822.h: 1877: struct {
[; ;pic12f1822.h: 1878: unsigned ADPREF0 :1;
[; ;pic12f1822.h: 1879: unsigned ADPREF1 :1;
[; ;pic12f1822.h: 1880: unsigned :2;
[; ;pic12f1822.h: 1881: unsigned ADCS0 :1;
[; ;pic12f1822.h: 1882: unsigned ADCS1 :1;
[; ;pic12f1822.h: 1883: unsigned ADCS2 :1;
[; ;pic12f1822.h: 1884: unsigned ADFM :1;
[; ;pic12f1822.h: 1885: };
[; ;pic12f1822.h: 1886: struct {
[; ;pic12f1822.h: 1887: unsigned ADPREF :2;
[; ;pic12f1822.h: 1888: unsigned :2;
[; ;pic12f1822.h: 1889: unsigned ADCS :3;
[; ;pic12f1822.h: 1890: };
[; ;pic12f1822.h: 1891: } ADCON1bits_t;
[; ;pic12f1822.h: 1892: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic12f1822.h: 1936: extern volatile unsigned char LATA @ 0x10C;
"1938
[; ;pic12f1822.h: 1938: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic12f1822.h: 1941: typedef union {
[; ;pic12f1822.h: 1942: struct {
[; ;pic12f1822.h: 1943: unsigned LATA0 :1;
[; ;pic12f1822.h: 1944: unsigned LATA1 :1;
[; ;pic12f1822.h: 1945: unsigned LATA2 :1;
[; ;pic12f1822.h: 1946: unsigned :1;
[; ;pic12f1822.h: 1947: unsigned LATA4 :1;
[; ;pic12f1822.h: 1948: unsigned LATA5 :1;
[; ;pic12f1822.h: 1949: };
[; ;pic12f1822.h: 1950: } LATAbits_t;
[; ;pic12f1822.h: 1951: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic12f1822.h: 1980: extern volatile unsigned char CM1CON0 @ 0x111;
"1982
[; ;pic12f1822.h: 1982: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic12f1822.h: 1985: typedef union {
[; ;pic12f1822.h: 1986: struct {
[; ;pic12f1822.h: 1987: unsigned C1SYNC :1;
[; ;pic12f1822.h: 1988: unsigned C1HYS :1;
[; ;pic12f1822.h: 1989: unsigned C1SP :1;
[; ;pic12f1822.h: 1990: unsigned :1;
[; ;pic12f1822.h: 1991: unsigned C1POL :1;
[; ;pic12f1822.h: 1992: unsigned C1OE :1;
[; ;pic12f1822.h: 1993: unsigned C1OUT :1;
[; ;pic12f1822.h: 1994: unsigned C1ON :1;
[; ;pic12f1822.h: 1995: };
[; ;pic12f1822.h: 1996: } CM1CON0bits_t;
[; ;pic12f1822.h: 1997: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic12f1822.h: 2036: extern volatile unsigned char CM1CON1 @ 0x112;
"2038
[; ;pic12f1822.h: 2038: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic12f1822.h: 2041: typedef union {
[; ;pic12f1822.h: 2042: struct {
[; ;pic12f1822.h: 2043: unsigned C1NCH0 :1;
[; ;pic12f1822.h: 2044: unsigned :3;
[; ;pic12f1822.h: 2045: unsigned C1PCH0 :1;
[; ;pic12f1822.h: 2046: unsigned C1PCH1 :1;
[; ;pic12f1822.h: 2047: unsigned C1INTN :1;
[; ;pic12f1822.h: 2048: unsigned C1INTP :1;
[; ;pic12f1822.h: 2049: };
[; ;pic12f1822.h: 2050: struct {
[; ;pic12f1822.h: 2051: unsigned :4;
[; ;pic12f1822.h: 2052: unsigned C1PCH :2;
[; ;pic12f1822.h: 2053: };
[; ;pic12f1822.h: 2054: } CM1CON1bits_t;
[; ;pic12f1822.h: 2055: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic12f1822.h: 2089: extern volatile unsigned char CMOUT @ 0x115;
"2091
[; ;pic12f1822.h: 2091: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic12f1822.h: 2094: typedef union {
[; ;pic12f1822.h: 2095: struct {
[; ;pic12f1822.h: 2096: unsigned MC1OUT :1;
[; ;pic12f1822.h: 2097: };
[; ;pic12f1822.h: 2098: } CMOUTbits_t;
[; ;pic12f1822.h: 2099: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic12f1822.h: 2108: extern volatile unsigned char BORCON @ 0x116;
"2110
[; ;pic12f1822.h: 2110: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic12f1822.h: 2113: typedef union {
[; ;pic12f1822.h: 2114: struct {
[; ;pic12f1822.h: 2115: unsigned BORRDY :1;
[; ;pic12f1822.h: 2116: unsigned :6;
[; ;pic12f1822.h: 2117: unsigned SBOREN :1;
[; ;pic12f1822.h: 2118: };
[; ;pic12f1822.h: 2119: } BORCONbits_t;
[; ;pic12f1822.h: 2120: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic12f1822.h: 2134: extern volatile unsigned char FVRCON @ 0x117;
"2136
[; ;pic12f1822.h: 2136: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic12f1822.h: 2139: typedef union {
[; ;pic12f1822.h: 2140: struct {
[; ;pic12f1822.h: 2141: unsigned ADFVR0 :1;
[; ;pic12f1822.h: 2142: unsigned ADFVR1 :1;
[; ;pic12f1822.h: 2143: unsigned CDAFVR0 :1;
[; ;pic12f1822.h: 2144: unsigned CDAFVR1 :1;
[; ;pic12f1822.h: 2145: unsigned TSRNG :1;
[; ;pic12f1822.h: 2146: unsigned TSEN :1;
[; ;pic12f1822.h: 2147: unsigned FVRRDY :1;
[; ;pic12f1822.h: 2148: unsigned FVREN :1;
[; ;pic12f1822.h: 2149: };
[; ;pic12f1822.h: 2150: struct {
[; ;pic12f1822.h: 2151: unsigned ADFVR :2;
[; ;pic12f1822.h: 2152: unsigned CDAFVR :2;
[; ;pic12f1822.h: 2153: };
[; ;pic12f1822.h: 2154: } FVRCONbits_t;
[; ;pic12f1822.h: 2155: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic12f1822.h: 2209: extern volatile unsigned char DACCON0 @ 0x118;
"2211
[; ;pic12f1822.h: 2211: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic12f1822.h: 2214: typedef union {
[; ;pic12f1822.h: 2215: struct {
[; ;pic12f1822.h: 2216: unsigned :2;
[; ;pic12f1822.h: 2217: unsigned DACPSS0 :1;
[; ;pic12f1822.h: 2218: unsigned DACPSS1 :1;
[; ;pic12f1822.h: 2219: unsigned :1;
[; ;pic12f1822.h: 2220: unsigned DACOE :1;
[; ;pic12f1822.h: 2221: unsigned DACLPS :1;
[; ;pic12f1822.h: 2222: unsigned DACEN :1;
[; ;pic12f1822.h: 2223: };
[; ;pic12f1822.h: 2224: struct {
[; ;pic12f1822.h: 2225: unsigned :2;
[; ;pic12f1822.h: 2226: unsigned DACPSS :2;
[; ;pic12f1822.h: 2227: };
[; ;pic12f1822.h: 2228: } DACCON0bits_t;
[; ;pic12f1822.h: 2229: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic12f1822.h: 2263: extern volatile unsigned char DACCON1 @ 0x119;
"2265
[; ;pic12f1822.h: 2265: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic12f1822.h: 2268: typedef union {
[; ;pic12f1822.h: 2269: struct {
[; ;pic12f1822.h: 2270: unsigned DACR0 :1;
[; ;pic12f1822.h: 2271: unsigned DACR1 :1;
[; ;pic12f1822.h: 2272: unsigned DACR2 :1;
[; ;pic12f1822.h: 2273: unsigned DACR3 :1;
[; ;pic12f1822.h: 2274: unsigned DACR4 :1;
[; ;pic12f1822.h: 2275: };
[; ;pic12f1822.h: 2276: struct {
[; ;pic12f1822.h: 2277: unsigned DACR :5;
[; ;pic12f1822.h: 2278: };
[; ;pic12f1822.h: 2279: } DACCON1bits_t;
[; ;pic12f1822.h: 2280: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic12f1822.h: 2314: extern volatile unsigned char SRCON0 @ 0x11A;
"2316
[; ;pic12f1822.h: 2316: asm("SRCON0 equ 011Ah");
[; <" SRCON0 equ 011Ah ;# ">
[; ;pic12f1822.h: 2319: typedef union {
[; ;pic12f1822.h: 2320: struct {
[; ;pic12f1822.h: 2321: unsigned SRPR :1;
[; ;pic12f1822.h: 2322: unsigned SRPS :1;
[; ;pic12f1822.h: 2323: unsigned SRNQEN :1;
[; ;pic12f1822.h: 2324: unsigned SRQEN :1;
[; ;pic12f1822.h: 2325: unsigned SRCLK0 :1;
[; ;pic12f1822.h: 2326: unsigned SRCLK1 :1;
[; ;pic12f1822.h: 2327: unsigned SRCLK2 :1;
[; ;pic12f1822.h: 2328: unsigned SRLEN :1;
[; ;pic12f1822.h: 2329: };
[; ;pic12f1822.h: 2330: struct {
[; ;pic12f1822.h: 2331: unsigned :4;
[; ;pic12f1822.h: 2332: unsigned SRCLK :3;
[; ;pic12f1822.h: 2333: };
[; ;pic12f1822.h: 2334: } SRCON0bits_t;
[; ;pic12f1822.h: 2335: extern volatile SRCON0bits_t SRCON0bits @ 0x11A;
[; ;pic12f1822.h: 2384: extern volatile unsigned char SRCON1 @ 0x11B;
"2386
[; ;pic12f1822.h: 2386: asm("SRCON1 equ 011Bh");
[; <" SRCON1 equ 011Bh ;# ">
[; ;pic12f1822.h: 2389: typedef union {
[; ;pic12f1822.h: 2390: struct {
[; ;pic12f1822.h: 2391: unsigned SRRC1E :1;
[; ;pic12f1822.h: 2392: unsigned :1;
[; ;pic12f1822.h: 2393: unsigned SRRCKE :1;
[; ;pic12f1822.h: 2394: unsigned SRRPE :1;
[; ;pic12f1822.h: 2395: unsigned SRSC1E :1;
[; ;pic12f1822.h: 2396: unsigned :1;
[; ;pic12f1822.h: 2397: unsigned SRSCKE :1;
[; ;pic12f1822.h: 2398: unsigned SRSPE :1;
[; ;pic12f1822.h: 2399: };
[; ;pic12f1822.h: 2400: } SRCON1bits_t;
[; ;pic12f1822.h: 2401: extern volatile SRCON1bits_t SRCON1bits @ 0x11B;
[; ;pic12f1822.h: 2435: extern volatile unsigned char APFCON @ 0x11D;
"2437
[; ;pic12f1822.h: 2437: asm("APFCON equ 011Dh");
[; <" APFCON equ 011Dh ;# ">
[; ;pic12f1822.h: 2440: extern volatile unsigned char APFCON0 @ 0x11D;
"2442
[; ;pic12f1822.h: 2442: asm("APFCON0 equ 011Dh");
[; <" APFCON0 equ 011Dh ;# ">
[; ;pic12f1822.h: 2445: typedef union {
[; ;pic12f1822.h: 2446: struct {
[; ;pic12f1822.h: 2447: unsigned CCP1SEL :1;
[; ;pic12f1822.h: 2448: unsigned P1BSEL :1;
[; ;pic12f1822.h: 2449: unsigned TXCKSEL :1;
[; ;pic12f1822.h: 2450: unsigned T1GSEL :1;
[; ;pic12f1822.h: 2451: unsigned :1;
[; ;pic12f1822.h: 2452: unsigned SSSEL :1;
[; ;pic12f1822.h: 2453: unsigned SDOSEL :1;
[; ;pic12f1822.h: 2454: unsigned RXDTSEL :1;
[; ;pic12f1822.h: 2455: };
[; ;pic12f1822.h: 2456: struct {
[; ;pic12f1822.h: 2457: unsigned :5;
[; ;pic12f1822.h: 2458: unsigned SS1SEL :1;
[; ;pic12f1822.h: 2459: unsigned SDO1SEL :1;
[; ;pic12f1822.h: 2460: };
[; ;pic12f1822.h: 2461: } APFCONbits_t;
[; ;pic12f1822.h: 2462: extern volatile APFCONbits_t APFCONbits @ 0x11D;
[; ;pic12f1822.h: 2510: typedef union {
[; ;pic12f1822.h: 2511: struct {
[; ;pic12f1822.h: 2512: unsigned CCP1SEL :1;
[; ;pic12f1822.h: 2513: unsigned P1BSEL :1;
[; ;pic12f1822.h: 2514: unsigned TXCKSEL :1;
[; ;pic12f1822.h: 2515: unsigned T1GSEL :1;
[; ;pic12f1822.h: 2516: unsigned :1;
[; ;pic12f1822.h: 2517: unsigned SSSEL :1;
[; ;pic12f1822.h: 2518: unsigned SDOSEL :1;
[; ;pic12f1822.h: 2519: unsigned RXDTSEL :1;
[; ;pic12f1822.h: 2520: };
[; ;pic12f1822.h: 2521: struct {
[; ;pic12f1822.h: 2522: unsigned :5;
[; ;pic12f1822.h: 2523: unsigned SS1SEL :1;
[; ;pic12f1822.h: 2524: unsigned SDO1SEL :1;
[; ;pic12f1822.h: 2525: };
[; ;pic12f1822.h: 2526: } APFCON0bits_t;
[; ;pic12f1822.h: 2527: extern volatile APFCON0bits_t APFCON0bits @ 0x11D;
[; ;pic12f1822.h: 2576: extern volatile unsigned char ANSELA @ 0x18C;
"2578
[; ;pic12f1822.h: 2578: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic12f1822.h: 2581: typedef union {
[; ;pic12f1822.h: 2582: struct {
[; ;pic12f1822.h: 2583: unsigned ANSA0 :1;
[; ;pic12f1822.h: 2584: unsigned ANSA1 :1;
[; ;pic12f1822.h: 2585: unsigned ANSA2 :1;
[; ;pic12f1822.h: 2586: unsigned :1;
[; ;pic12f1822.h: 2587: unsigned ANSA4 :1;
[; ;pic12f1822.h: 2588: };
[; ;pic12f1822.h: 2589: struct {
[; ;pic12f1822.h: 2590: unsigned ANSELA :5;
[; ;pic12f1822.h: 2591: };
[; ;pic12f1822.h: 2592: } ANSELAbits_t;
[; ;pic12f1822.h: 2593: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic12f1822.h: 2622: extern volatile unsigned short EEADR @ 0x191;
"2624
[; ;pic12f1822.h: 2624: asm("EEADR equ 0191h");
[; <" EEADR equ 0191h ;# ">
[; ;pic12f1822.h: 2628: extern volatile unsigned char EEADRL @ 0x191;
"2630
[; ;pic12f1822.h: 2630: asm("EEADRL equ 0191h");
[; <" EEADRL equ 0191h ;# ">
[; ;pic12f1822.h: 2633: typedef union {
[; ;pic12f1822.h: 2634: struct {
[; ;pic12f1822.h: 2635: unsigned EEADRL :8;
[; ;pic12f1822.h: 2636: };
[; ;pic12f1822.h: 2637: } EEADRLbits_t;
[; ;pic12f1822.h: 2638: extern volatile EEADRLbits_t EEADRLbits @ 0x191;
[; ;pic12f1822.h: 2647: extern volatile unsigned char EEADRH @ 0x192;
"2649
[; ;pic12f1822.h: 2649: asm("EEADRH equ 0192h");
[; <" EEADRH equ 0192h ;# ">
[; ;pic12f1822.h: 2652: typedef union {
[; ;pic12f1822.h: 2653: struct {
[; ;pic12f1822.h: 2654: unsigned EEADRH :7;
[; ;pic12f1822.h: 2655: };
[; ;pic12f1822.h: 2656: } EEADRHbits_t;
[; ;pic12f1822.h: 2657: extern volatile EEADRHbits_t EEADRHbits @ 0x192;
[; ;pic12f1822.h: 2666: extern volatile unsigned short EEDAT @ 0x193;
"2668
[; ;pic12f1822.h: 2668: asm("EEDAT equ 0193h");
[; <" EEDAT equ 0193h ;# ">
[; ;pic12f1822.h: 2672: extern volatile unsigned char EEDATL @ 0x193;
"2674
[; ;pic12f1822.h: 2674: asm("EEDATL equ 0193h");
[; <" EEDATL equ 0193h ;# ">
[; ;pic12f1822.h: 2677: extern volatile unsigned char EEDATA @ 0x193;
"2679
[; ;pic12f1822.h: 2679: asm("EEDATA equ 0193h");
[; <" EEDATA equ 0193h ;# ">
[; ;pic12f1822.h: 2682: typedef union {
[; ;pic12f1822.h: 2683: struct {
[; ;pic12f1822.h: 2684: unsigned EEDATL :8;
[; ;pic12f1822.h: 2685: };
[; ;pic12f1822.h: 2686: } EEDATLbits_t;
[; ;pic12f1822.h: 2687: extern volatile EEDATLbits_t EEDATLbits @ 0x193;
[; ;pic12f1822.h: 2695: typedef union {
[; ;pic12f1822.h: 2696: struct {
[; ;pic12f1822.h: 2697: unsigned EEDATL :8;
[; ;pic12f1822.h: 2698: };
[; ;pic12f1822.h: 2699: } EEDATAbits_t;
[; ;pic12f1822.h: 2700: extern volatile EEDATAbits_t EEDATAbits @ 0x193;
[; ;pic12f1822.h: 2709: extern volatile unsigned char EEDATH @ 0x194;
"2711
[; ;pic12f1822.h: 2711: asm("EEDATH equ 0194h");
[; <" EEDATH equ 0194h ;# ">
[; ;pic12f1822.h: 2714: typedef union {
[; ;pic12f1822.h: 2715: struct {
[; ;pic12f1822.h: 2716: unsigned EEDATH :6;
[; ;pic12f1822.h: 2717: };
[; ;pic12f1822.h: 2718: } EEDATHbits_t;
[; ;pic12f1822.h: 2719: extern volatile EEDATHbits_t EEDATHbits @ 0x194;
[; ;pic12f1822.h: 2728: extern volatile unsigned char EECON1 @ 0x195;
"2730
[; ;pic12f1822.h: 2730: asm("EECON1 equ 0195h");
[; <" EECON1 equ 0195h ;# ">
[; ;pic12f1822.h: 2733: typedef union {
[; ;pic12f1822.h: 2734: struct {
[; ;pic12f1822.h: 2735: unsigned RD :1;
[; ;pic12f1822.h: 2736: unsigned WR :1;
[; ;pic12f1822.h: 2737: unsigned WREN :1;
[; ;pic12f1822.h: 2738: unsigned WRERR :1;
[; ;pic12f1822.h: 2739: unsigned FREE :1;
[; ;pic12f1822.h: 2740: unsigned LWLO :1;
[; ;pic12f1822.h: 2741: unsigned CFGS :1;
[; ;pic12f1822.h: 2742: unsigned EEPGD :1;
[; ;pic12f1822.h: 2743: };
[; ;pic12f1822.h: 2744: } EECON1bits_t;
[; ;pic12f1822.h: 2745: extern volatile EECON1bits_t EECON1bits @ 0x195;
[; ;pic12f1822.h: 2789: extern volatile unsigned char EECON2 @ 0x196;
"2791
[; ;pic12f1822.h: 2791: asm("EECON2 equ 0196h");
[; <" EECON2 equ 0196h ;# ">
[; ;pic12f1822.h: 2794: typedef union {
[; ;pic12f1822.h: 2795: struct {
[; ;pic12f1822.h: 2796: unsigned EECON2 :8;
[; ;pic12f1822.h: 2797: };
[; ;pic12f1822.h: 2798: } EECON2bits_t;
[; ;pic12f1822.h: 2799: extern volatile EECON2bits_t EECON2bits @ 0x196;
[; ;pic12f1822.h: 2808: extern volatile unsigned char RCREG @ 0x199;
"2810
[; ;pic12f1822.h: 2810: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic12f1822.h: 2813: typedef union {
[; ;pic12f1822.h: 2814: struct {
[; ;pic12f1822.h: 2815: unsigned RCREG :8;
[; ;pic12f1822.h: 2816: };
[; ;pic12f1822.h: 2817: } RCREGbits_t;
[; ;pic12f1822.h: 2818: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic12f1822.h: 2827: extern volatile unsigned char TXREG @ 0x19A;
"2829
[; ;pic12f1822.h: 2829: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic12f1822.h: 2832: typedef union {
[; ;pic12f1822.h: 2833: struct {
[; ;pic12f1822.h: 2834: unsigned TXREG :8;
[; ;pic12f1822.h: 2835: };
[; ;pic12f1822.h: 2836: } TXREGbits_t;
[; ;pic12f1822.h: 2837: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic12f1822.h: 2846: extern volatile unsigned short SP1BRG @ 0x19B;
"2848
[; ;pic12f1822.h: 2848: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic12f1822.h: 2852: extern volatile unsigned char SP1BRGL @ 0x19B;
"2854
[; ;pic12f1822.h: 2854: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic12f1822.h: 2857: extern volatile unsigned char SPBRG @ 0x19B;
"2859
[; ;pic12f1822.h: 2859: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic12f1822.h: 2861: extern volatile unsigned char SPBRGL @ 0x19B;
"2863
[; ;pic12f1822.h: 2863: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic12f1822.h: 2866: typedef union {
[; ;pic12f1822.h: 2867: struct {
[; ;pic12f1822.h: 2868: unsigned SP1BRGL :8;
[; ;pic12f1822.h: 2869: };
[; ;pic12f1822.h: 2870: } SP1BRGLbits_t;
[; ;pic12f1822.h: 2871: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic12f1822.h: 2879: typedef union {
[; ;pic12f1822.h: 2880: struct {
[; ;pic12f1822.h: 2881: unsigned SP1BRGL :8;
[; ;pic12f1822.h: 2882: };
[; ;pic12f1822.h: 2883: } SPBRGbits_t;
[; ;pic12f1822.h: 2884: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic12f1822.h: 2891: typedef union {
[; ;pic12f1822.h: 2892: struct {
[; ;pic12f1822.h: 2893: unsigned SP1BRGL :8;
[; ;pic12f1822.h: 2894: };
[; ;pic12f1822.h: 2895: } SPBRGLbits_t;
[; ;pic12f1822.h: 2896: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic12f1822.h: 2905: extern volatile unsigned char SP1BRGH @ 0x19C;
"2907
[; ;pic12f1822.h: 2907: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic12f1822.h: 2910: extern volatile unsigned char SPBRGH @ 0x19C;
"2912
[; ;pic12f1822.h: 2912: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic12f1822.h: 2915: typedef union {
[; ;pic12f1822.h: 2916: struct {
[; ;pic12f1822.h: 2917: unsigned SP1BRGH :8;
[; ;pic12f1822.h: 2918: };
[; ;pic12f1822.h: 2919: } SP1BRGHbits_t;
[; ;pic12f1822.h: 2920: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic12f1822.h: 2928: typedef union {
[; ;pic12f1822.h: 2929: struct {
[; ;pic12f1822.h: 2930: unsigned SP1BRGH :8;
[; ;pic12f1822.h: 2931: };
[; ;pic12f1822.h: 2932: } SPBRGHbits_t;
[; ;pic12f1822.h: 2933: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic12f1822.h: 2942: extern volatile unsigned char RCSTA @ 0x19D;
"2944
[; ;pic12f1822.h: 2944: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic12f1822.h: 2947: typedef union {
[; ;pic12f1822.h: 2948: struct {
[; ;pic12f1822.h: 2949: unsigned RX9D :1;
[; ;pic12f1822.h: 2950: unsigned OERR :1;
[; ;pic12f1822.h: 2951: unsigned FERR :1;
[; ;pic12f1822.h: 2952: unsigned ADDEN :1;
[; ;pic12f1822.h: 2953: unsigned CREN :1;
[; ;pic12f1822.h: 2954: unsigned SREN :1;
[; ;pic12f1822.h: 2955: unsigned RX9 :1;
[; ;pic12f1822.h: 2956: unsigned SPEN :1;
[; ;pic12f1822.h: 2957: };
[; ;pic12f1822.h: 2958: } RCSTAbits_t;
[; ;pic12f1822.h: 2959: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic12f1822.h: 3003: extern volatile unsigned char TXSTA @ 0x19E;
"3005
[; ;pic12f1822.h: 3005: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic12f1822.h: 3008: typedef union {
[; ;pic12f1822.h: 3009: struct {
[; ;pic12f1822.h: 3010: unsigned TX9D :1;
[; ;pic12f1822.h: 3011: unsigned TRMT :1;
[; ;pic12f1822.h: 3012: unsigned BRGH :1;
[; ;pic12f1822.h: 3013: unsigned SENDB :1;
[; ;pic12f1822.h: 3014: unsigned SYNC :1;
[; ;pic12f1822.h: 3015: unsigned TXEN :1;
[; ;pic12f1822.h: 3016: unsigned TX9 :1;
[; ;pic12f1822.h: 3017: unsigned CSRC :1;
[; ;pic12f1822.h: 3018: };
[; ;pic12f1822.h: 3019: } TXSTAbits_t;
[; ;pic12f1822.h: 3020: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic12f1822.h: 3064: extern volatile unsigned char BAUDCON @ 0x19F;
"3066
[; ;pic12f1822.h: 3066: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic12f1822.h: 3069: typedef union {
[; ;pic12f1822.h: 3070: struct {
[; ;pic12f1822.h: 3071: unsigned ABDEN :1;
[; ;pic12f1822.h: 3072: unsigned WUE :1;
[; ;pic12f1822.h: 3073: unsigned :1;
[; ;pic12f1822.h: 3074: unsigned BRG16 :1;
[; ;pic12f1822.h: 3075: unsigned SCKP :1;
[; ;pic12f1822.h: 3076: unsigned :1;
[; ;pic12f1822.h: 3077: unsigned RCIDL :1;
[; ;pic12f1822.h: 3078: unsigned ABDOVF :1;
[; ;pic12f1822.h: 3079: };
[; ;pic12f1822.h: 3080: } BAUDCONbits_t;
[; ;pic12f1822.h: 3081: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic12f1822.h: 3115: extern volatile unsigned char WPUA @ 0x20C;
"3117
[; ;pic12f1822.h: 3117: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic12f1822.h: 3120: typedef union {
[; ;pic12f1822.h: 3121: struct {
[; ;pic12f1822.h: 3122: unsigned WPUA0 :1;
[; ;pic12f1822.h: 3123: unsigned WPUA1 :1;
[; ;pic12f1822.h: 3124: unsigned WPUA2 :1;
[; ;pic12f1822.h: 3125: unsigned WPUA3 :1;
[; ;pic12f1822.h: 3126: unsigned WPUA4 :1;
[; ;pic12f1822.h: 3127: unsigned WPUA5 :1;
[; ;pic12f1822.h: 3128: };
[; ;pic12f1822.h: 3129: struct {
[; ;pic12f1822.h: 3130: unsigned WPUA :6;
[; ;pic12f1822.h: 3131: };
[; ;pic12f1822.h: 3132: } WPUAbits_t;
[; ;pic12f1822.h: 3133: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic12f1822.h: 3172: extern volatile unsigned char SSP1BUF @ 0x211;
"3174
[; ;pic12f1822.h: 3174: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic12f1822.h: 3177: extern volatile unsigned char SSPBUF @ 0x211;
"3179
[; ;pic12f1822.h: 3179: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic12f1822.h: 3182: typedef union {
[; ;pic12f1822.h: 3183: struct {
[; ;pic12f1822.h: 3184: unsigned SSPBUF :8;
[; ;pic12f1822.h: 3185: };
[; ;pic12f1822.h: 3186: } SSP1BUFbits_t;
[; ;pic12f1822.h: 3187: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic12f1822.h: 3195: typedef union {
[; ;pic12f1822.h: 3196: struct {
[; ;pic12f1822.h: 3197: unsigned SSPBUF :8;
[; ;pic12f1822.h: 3198: };
[; ;pic12f1822.h: 3199: } SSPBUFbits_t;
[; ;pic12f1822.h: 3200: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic12f1822.h: 3209: extern volatile unsigned char SSP1ADD @ 0x212;
"3211
[; ;pic12f1822.h: 3211: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic12f1822.h: 3214: extern volatile unsigned char SSPADD @ 0x212;
"3216
[; ;pic12f1822.h: 3216: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic12f1822.h: 3219: typedef union {
[; ;pic12f1822.h: 3220: struct {
[; ;pic12f1822.h: 3221: unsigned SSPADD :8;
[; ;pic12f1822.h: 3222: };
[; ;pic12f1822.h: 3223: } SSP1ADDbits_t;
[; ;pic12f1822.h: 3224: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic12f1822.h: 3232: typedef union {
[; ;pic12f1822.h: 3233: struct {
[; ;pic12f1822.h: 3234: unsigned SSPADD :8;
[; ;pic12f1822.h: 3235: };
[; ;pic12f1822.h: 3236: } SSPADDbits_t;
[; ;pic12f1822.h: 3237: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic12f1822.h: 3246: extern volatile unsigned char SSP1MSK @ 0x213;
"3248
[; ;pic12f1822.h: 3248: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic12f1822.h: 3251: extern volatile unsigned char SSPMSK @ 0x213;
"3253
[; ;pic12f1822.h: 3253: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic12f1822.h: 3256: typedef union {
[; ;pic12f1822.h: 3257: struct {
[; ;pic12f1822.h: 3258: unsigned SSPMSK :8;
[; ;pic12f1822.h: 3259: };
[; ;pic12f1822.h: 3260: } SSP1MSKbits_t;
[; ;pic12f1822.h: 3261: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic12f1822.h: 3269: typedef union {
[; ;pic12f1822.h: 3270: struct {
[; ;pic12f1822.h: 3271: unsigned SSPMSK :8;
[; ;pic12f1822.h: 3272: };
[; ;pic12f1822.h: 3273: } SSPMSKbits_t;
[; ;pic12f1822.h: 3274: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic12f1822.h: 3283: extern volatile unsigned char SSP1STAT @ 0x214;
"3285
[; ;pic12f1822.h: 3285: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic12f1822.h: 3288: extern volatile unsigned char SSPSTAT @ 0x214;
"3290
[; ;pic12f1822.h: 3290: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic12f1822.h: 3293: typedef union {
[; ;pic12f1822.h: 3294: struct {
[; ;pic12f1822.h: 3295: unsigned BF :1;
[; ;pic12f1822.h: 3296: unsigned UA :1;
[; ;pic12f1822.h: 3297: unsigned R_nW :1;
[; ;pic12f1822.h: 3298: unsigned S :1;
[; ;pic12f1822.h: 3299: unsigned P :1;
[; ;pic12f1822.h: 3300: unsigned D_nA :1;
[; ;pic12f1822.h: 3301: unsigned CKE :1;
[; ;pic12f1822.h: 3302: unsigned SMP :1;
[; ;pic12f1822.h: 3303: };
[; ;pic12f1822.h: 3304: } SSP1STATbits_t;
[; ;pic12f1822.h: 3305: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic12f1822.h: 3348: typedef union {
[; ;pic12f1822.h: 3349: struct {
[; ;pic12f1822.h: 3350: unsigned BF :1;
[; ;pic12f1822.h: 3351: unsigned UA :1;
[; ;pic12f1822.h: 3352: unsigned R_nW :1;
[; ;pic12f1822.h: 3353: unsigned S :1;
[; ;pic12f1822.h: 3354: unsigned P :1;
[; ;pic12f1822.h: 3355: unsigned D_nA :1;
[; ;pic12f1822.h: 3356: unsigned CKE :1;
[; ;pic12f1822.h: 3357: unsigned SMP :1;
[; ;pic12f1822.h: 3358: };
[; ;pic12f1822.h: 3359: } SSPSTATbits_t;
[; ;pic12f1822.h: 3360: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic12f1822.h: 3404: extern volatile unsigned char SSP1CON1 @ 0x215;
"3406
[; ;pic12f1822.h: 3406: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic12f1822.h: 3409: extern volatile unsigned char SSPCON1 @ 0x215;
"3411
[; ;pic12f1822.h: 3411: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic12f1822.h: 3413: extern volatile unsigned char SSPCON @ 0x215;
"3415
[; ;pic12f1822.h: 3415: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic12f1822.h: 3418: typedef union {
[; ;pic12f1822.h: 3419: struct {
[; ;pic12f1822.h: 3420: unsigned SSPM0 :1;
[; ;pic12f1822.h: 3421: unsigned SSPM1 :1;
[; ;pic12f1822.h: 3422: unsigned SSPM2 :1;
[; ;pic12f1822.h: 3423: unsigned SSPM3 :1;
[; ;pic12f1822.h: 3424: unsigned CKP :1;
[; ;pic12f1822.h: 3425: unsigned SSPEN :1;
[; ;pic12f1822.h: 3426: unsigned SSPOV :1;
[; ;pic12f1822.h: 3427: unsigned WCOL :1;
[; ;pic12f1822.h: 3428: };
[; ;pic12f1822.h: 3429: struct {
[; ;pic12f1822.h: 3430: unsigned SSPM :4;
[; ;pic12f1822.h: 3431: };
[; ;pic12f1822.h: 3432: } SSP1CON1bits_t;
[; ;pic12f1822.h: 3433: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic12f1822.h: 3481: typedef union {
[; ;pic12f1822.h: 3482: struct {
[; ;pic12f1822.h: 3483: unsigned SSPM0 :1;
[; ;pic12f1822.h: 3484: unsigned SSPM1 :1;
[; ;pic12f1822.h: 3485: unsigned SSPM2 :1;
[; ;pic12f1822.h: 3486: unsigned SSPM3 :1;
[; ;pic12f1822.h: 3487: unsigned CKP :1;
[; ;pic12f1822.h: 3488: unsigned SSPEN :1;
[; ;pic12f1822.h: 3489: unsigned SSPOV :1;
[; ;pic12f1822.h: 3490: unsigned WCOL :1;
[; ;pic12f1822.h: 3491: };
[; ;pic12f1822.h: 3492: struct {
[; ;pic12f1822.h: 3493: unsigned SSPM :4;
[; ;pic12f1822.h: 3494: };
[; ;pic12f1822.h: 3495: } SSPCON1bits_t;
[; ;pic12f1822.h: 3496: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic12f1822.h: 3543: typedef union {
[; ;pic12f1822.h: 3544: struct {
[; ;pic12f1822.h: 3545: unsigned SSPM0 :1;
[; ;pic12f1822.h: 3546: unsigned SSPM1 :1;
[; ;pic12f1822.h: 3547: unsigned SSPM2 :1;
[; ;pic12f1822.h: 3548: unsigned SSPM3 :1;
[; ;pic12f1822.h: 3549: unsigned CKP :1;
[; ;pic12f1822.h: 3550: unsigned SSPEN :1;
[; ;pic12f1822.h: 3551: unsigned SSPOV :1;
[; ;pic12f1822.h: 3552: unsigned WCOL :1;
[; ;pic12f1822.h: 3553: };
[; ;pic12f1822.h: 3554: struct {
[; ;pic12f1822.h: 3555: unsigned SSPM :4;
[; ;pic12f1822.h: 3556: };
[; ;pic12f1822.h: 3557: } SSPCONbits_t;
[; ;pic12f1822.h: 3558: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic12f1822.h: 3607: extern volatile unsigned char SSP1CON2 @ 0x216;
"3609
[; ;pic12f1822.h: 3609: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic12f1822.h: 3612: extern volatile unsigned char SSPCON2 @ 0x216;
"3614
[; ;pic12f1822.h: 3614: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic12f1822.h: 3617: typedef union {
[; ;pic12f1822.h: 3618: struct {
[; ;pic12f1822.h: 3619: unsigned SEN :1;
[; ;pic12f1822.h: 3620: unsigned RSEN :1;
[; ;pic12f1822.h: 3621: unsigned PEN :1;
[; ;pic12f1822.h: 3622: unsigned RCEN :1;
[; ;pic12f1822.h: 3623: unsigned ACKEN :1;
[; ;pic12f1822.h: 3624: unsigned ACKDT :1;
[; ;pic12f1822.h: 3625: unsigned ACKSTAT :1;
[; ;pic12f1822.h: 3626: unsigned GCEN :1;
[; ;pic12f1822.h: 3627: };
[; ;pic12f1822.h: 3628: } SSP1CON2bits_t;
[; ;pic12f1822.h: 3629: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic12f1822.h: 3672: typedef union {
[; ;pic12f1822.h: 3673: struct {
[; ;pic12f1822.h: 3674: unsigned SEN :1;
[; ;pic12f1822.h: 3675: unsigned RSEN :1;
[; ;pic12f1822.h: 3676: unsigned PEN :1;
[; ;pic12f1822.h: 3677: unsigned RCEN :1;
[; ;pic12f1822.h: 3678: unsigned ACKEN :1;
[; ;pic12f1822.h: 3679: unsigned ACKDT :1;
[; ;pic12f1822.h: 3680: unsigned ACKSTAT :1;
[; ;pic12f1822.h: 3681: unsigned GCEN :1;
[; ;pic12f1822.h: 3682: };
[; ;pic12f1822.h: 3683: } SSPCON2bits_t;
[; ;pic12f1822.h: 3684: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic12f1822.h: 3728: extern volatile unsigned char SSP1CON3 @ 0x217;
"3730
[; ;pic12f1822.h: 3730: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic12f1822.h: 3733: extern volatile unsigned char SSPCON3 @ 0x217;
"3735
[; ;pic12f1822.h: 3735: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic12f1822.h: 3738: typedef union {
[; ;pic12f1822.h: 3739: struct {
[; ;pic12f1822.h: 3740: unsigned DHEN :1;
[; ;pic12f1822.h: 3741: unsigned AHEN :1;
[; ;pic12f1822.h: 3742: unsigned SBCDE :1;
[; ;pic12f1822.h: 3743: unsigned SDAHT :1;
[; ;pic12f1822.h: 3744: unsigned BOEN :1;
[; ;pic12f1822.h: 3745: unsigned SCIE :1;
[; ;pic12f1822.h: 3746: unsigned PCIE :1;
[; ;pic12f1822.h: 3747: unsigned ACKTIM :1;
[; ;pic12f1822.h: 3748: };
[; ;pic12f1822.h: 3749: } SSP1CON3bits_t;
[; ;pic12f1822.h: 3750: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic12f1822.h: 3793: typedef union {
[; ;pic12f1822.h: 3794: struct {
[; ;pic12f1822.h: 3795: unsigned DHEN :1;
[; ;pic12f1822.h: 3796: unsigned AHEN :1;
[; ;pic12f1822.h: 3797: unsigned SBCDE :1;
[; ;pic12f1822.h: 3798: unsigned SDAHT :1;
[; ;pic12f1822.h: 3799: unsigned BOEN :1;
[; ;pic12f1822.h: 3800: unsigned SCIE :1;
[; ;pic12f1822.h: 3801: unsigned PCIE :1;
[; ;pic12f1822.h: 3802: unsigned ACKTIM :1;
[; ;pic12f1822.h: 3803: };
[; ;pic12f1822.h: 3804: } SSPCON3bits_t;
[; ;pic12f1822.h: 3805: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic12f1822.h: 3849: extern volatile unsigned short CCPR1 @ 0x291;
"3851
[; ;pic12f1822.h: 3851: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic12f1822.h: 3855: extern volatile unsigned char CCPR1L @ 0x291;
"3857
[; ;pic12f1822.h: 3857: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic12f1822.h: 3860: typedef union {
[; ;pic12f1822.h: 3861: struct {
[; ;pic12f1822.h: 3862: unsigned CCPR1L :8;
[; ;pic12f1822.h: 3863: };
[; ;pic12f1822.h: 3864: } CCPR1Lbits_t;
[; ;pic12f1822.h: 3865: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic12f1822.h: 3874: extern volatile unsigned char CCPR1H @ 0x292;
"3876
[; ;pic12f1822.h: 3876: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic12f1822.h: 3879: typedef union {
[; ;pic12f1822.h: 3880: struct {
[; ;pic12f1822.h: 3881: unsigned CCPR1H :8;
[; ;pic12f1822.h: 3882: };
[; ;pic12f1822.h: 3883: } CCPR1Hbits_t;
[; ;pic12f1822.h: 3884: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic12f1822.h: 3893: extern volatile unsigned char CCP1CON @ 0x293;
"3895
[; ;pic12f1822.h: 3895: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic12f1822.h: 3898: typedef union {
[; ;pic12f1822.h: 3899: struct {
[; ;pic12f1822.h: 3900: unsigned CCP1M0 :1;
[; ;pic12f1822.h: 3901: unsigned CCP1M1 :1;
[; ;pic12f1822.h: 3902: unsigned CCP1M2 :1;
[; ;pic12f1822.h: 3903: unsigned CCP1M3 :1;
[; ;pic12f1822.h: 3904: unsigned DC1B0 :1;
[; ;pic12f1822.h: 3905: unsigned DC1B1 :1;
[; ;pic12f1822.h: 3906: unsigned P1M0 :1;
[; ;pic12f1822.h: 3907: unsigned P1M1 :1;
[; ;pic12f1822.h: 3908: };
[; ;pic12f1822.h: 3909: struct {
[; ;pic12f1822.h: 3910: unsigned CCP1M :4;
[; ;pic12f1822.h: 3911: unsigned DC1B :2;
[; ;pic12f1822.h: 3912: unsigned P1M :2;
[; ;pic12f1822.h: 3913: };
[; ;pic12f1822.h: 3914: } CCP1CONbits_t;
[; ;pic12f1822.h: 3915: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic12f1822.h: 3974: extern volatile unsigned char PWM1CON @ 0x294;
"3976
[; ;pic12f1822.h: 3976: asm("PWM1CON equ 0294h");
[; <" PWM1CON equ 0294h ;# ">
[; ;pic12f1822.h: 3979: typedef union {
[; ;pic12f1822.h: 3980: struct {
[; ;pic12f1822.h: 3981: unsigned P1DC0 :1;
[; ;pic12f1822.h: 3982: unsigned P1DC1 :1;
[; ;pic12f1822.h: 3983: unsigned P1DC2 :1;
[; ;pic12f1822.h: 3984: unsigned P1DC3 :1;
[; ;pic12f1822.h: 3985: unsigned P1DC4 :1;
[; ;pic12f1822.h: 3986: unsigned P1DC5 :1;
[; ;pic12f1822.h: 3987: unsigned P1DC6 :1;
[; ;pic12f1822.h: 3988: unsigned P1RSEN :1;
[; ;pic12f1822.h: 3989: };
[; ;pic12f1822.h: 3990: struct {
[; ;pic12f1822.h: 3991: unsigned P1DC :7;
[; ;pic12f1822.h: 3992: };
[; ;pic12f1822.h: 3993: } PWM1CONbits_t;
[; ;pic12f1822.h: 3994: extern volatile PWM1CONbits_t PWM1CONbits @ 0x294;
[; ;pic12f1822.h: 4043: extern volatile unsigned char CCP1AS @ 0x295;
"4045
[; ;pic12f1822.h: 4045: asm("CCP1AS equ 0295h");
[; <" CCP1AS equ 0295h ;# ">
[; ;pic12f1822.h: 4048: extern volatile unsigned char ECCP1AS @ 0x295;
"4050
[; ;pic12f1822.h: 4050: asm("ECCP1AS equ 0295h");
[; <" ECCP1AS equ 0295h ;# ">
[; ;pic12f1822.h: 4053: typedef union {
[; ;pic12f1822.h: 4054: struct {
[; ;pic12f1822.h: 4055: unsigned PSS1BD0 :1;
[; ;pic12f1822.h: 4056: unsigned PSS1BD1 :1;
[; ;pic12f1822.h: 4057: unsigned PSS1AC0 :1;
[; ;pic12f1822.h: 4058: unsigned PSS1AC1 :1;
[; ;pic12f1822.h: 4059: unsigned CCP1AS0 :1;
[; ;pic12f1822.h: 4060: unsigned CCP1AS1 :1;
[; ;pic12f1822.h: 4061: unsigned CCP1AS2 :1;
[; ;pic12f1822.h: 4062: unsigned CCP1ASE :1;
[; ;pic12f1822.h: 4063: };
[; ;pic12f1822.h: 4064: struct {
[; ;pic12f1822.h: 4065: unsigned PSS1BD :2;
[; ;pic12f1822.h: 4066: unsigned PSS1AC :2;
[; ;pic12f1822.h: 4067: unsigned CCP1AS :3;
[; ;pic12f1822.h: 4068: };
[; ;pic12f1822.h: 4069: } CCP1ASbits_t;
[; ;pic12f1822.h: 4070: extern volatile CCP1ASbits_t CCP1ASbits @ 0x295;
[; ;pic12f1822.h: 4128: typedef union {
[; ;pic12f1822.h: 4129: struct {
[; ;pic12f1822.h: 4130: unsigned PSS1BD0 :1;
[; ;pic12f1822.h: 4131: unsigned PSS1BD1 :1;
[; ;pic12f1822.h: 4132: unsigned PSS1AC0 :1;
[; ;pic12f1822.h: 4133: unsigned PSS1AC1 :1;
[; ;pic12f1822.h: 4134: unsigned CCP1AS0 :1;
[; ;pic12f1822.h: 4135: unsigned CCP1AS1 :1;
[; ;pic12f1822.h: 4136: unsigned CCP1AS2 :1;
[; ;pic12f1822.h: 4137: unsigned CCP1ASE :1;
[; ;pic12f1822.h: 4138: };
[; ;pic12f1822.h: 4139: struct {
[; ;pic12f1822.h: 4140: unsigned PSS1BD :2;
[; ;pic12f1822.h: 4141: unsigned PSS1AC :2;
[; ;pic12f1822.h: 4142: unsigned CCP1AS :3;
[; ;pic12f1822.h: 4143: };
[; ;pic12f1822.h: 4144: } ECCP1ASbits_t;
[; ;pic12f1822.h: 4145: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0x295;
[; ;pic12f1822.h: 4204: extern volatile unsigned char PSTR1CON @ 0x296;
"4206
[; ;pic12f1822.h: 4206: asm("PSTR1CON equ 0296h");
[; <" PSTR1CON equ 0296h ;# ">
[; ;pic12f1822.h: 4209: typedef union {
[; ;pic12f1822.h: 4210: struct {
[; ;pic12f1822.h: 4211: unsigned STR1A :1;
[; ;pic12f1822.h: 4212: unsigned STR1B :1;
[; ;pic12f1822.h: 4213: unsigned STR1C :1;
[; ;pic12f1822.h: 4214: unsigned STR1D :1;
[; ;pic12f1822.h: 4215: unsigned STR1SYNC :1;
[; ;pic12f1822.h: 4216: };
[; ;pic12f1822.h: 4217: } PSTR1CONbits_t;
[; ;pic12f1822.h: 4218: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0x296;
[; ;pic12f1822.h: 4247: extern volatile unsigned char IOCAP @ 0x391;
"4249
[; ;pic12f1822.h: 4249: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic12f1822.h: 4252: typedef union {
[; ;pic12f1822.h: 4253: struct {
[; ;pic12f1822.h: 4254: unsigned IOCAP0 :1;
[; ;pic12f1822.h: 4255: unsigned IOCAP1 :1;
[; ;pic12f1822.h: 4256: unsigned IOCAP2 :1;
[; ;pic12f1822.h: 4257: unsigned IOCAP3 :1;
[; ;pic12f1822.h: 4258: unsigned IOCAP4 :1;
[; ;pic12f1822.h: 4259: unsigned IOCAP5 :1;
[; ;pic12f1822.h: 4260: };
[; ;pic12f1822.h: 4261: struct {
[; ;pic12f1822.h: 4262: unsigned IOCAP :6;
[; ;pic12f1822.h: 4263: };
[; ;pic12f1822.h: 4264: } IOCAPbits_t;
[; ;pic12f1822.h: 4265: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic12f1822.h: 4304: extern volatile unsigned char IOCAN @ 0x392;
"4306
[; ;pic12f1822.h: 4306: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic12f1822.h: 4309: typedef union {
[; ;pic12f1822.h: 4310: struct {
[; ;pic12f1822.h: 4311: unsigned IOCAN0 :1;
[; ;pic12f1822.h: 4312: unsigned IOCAN1 :1;
[; ;pic12f1822.h: 4313: unsigned IOCAN2 :1;
[; ;pic12f1822.h: 4314: unsigned IOCAN3 :1;
[; ;pic12f1822.h: 4315: unsigned IOCAN4 :1;
[; ;pic12f1822.h: 4316: unsigned IOCAN5 :1;
[; ;pic12f1822.h: 4317: };
[; ;pic12f1822.h: 4318: struct {
[; ;pic12f1822.h: 4319: unsigned IOCAN :6;
[; ;pic12f1822.h: 4320: };
[; ;pic12f1822.h: 4321: } IOCANbits_t;
[; ;pic12f1822.h: 4322: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic12f1822.h: 4361: extern volatile unsigned char IOCAF @ 0x393;
"4363
[; ;pic12f1822.h: 4363: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic12f1822.h: 4366: typedef union {
[; ;pic12f1822.h: 4367: struct {
[; ;pic12f1822.h: 4368: unsigned IOCAF0 :1;
[; ;pic12f1822.h: 4369: unsigned IOCAF1 :1;
[; ;pic12f1822.h: 4370: unsigned IOCAF2 :1;
[; ;pic12f1822.h: 4371: unsigned IOCAF3 :1;
[; ;pic12f1822.h: 4372: unsigned IOCAF4 :1;
[; ;pic12f1822.h: 4373: unsigned IOCAF5 :1;
[; ;pic12f1822.h: 4374: };
[; ;pic12f1822.h: 4375: struct {
[; ;pic12f1822.h: 4376: unsigned IOCAF :6;
[; ;pic12f1822.h: 4377: };
[; ;pic12f1822.h: 4378: } IOCAFbits_t;
[; ;pic12f1822.h: 4379: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic12f1822.h: 4418: extern volatile unsigned char CLKRCON @ 0x39A;
"4420
[; ;pic12f1822.h: 4420: asm("CLKRCON equ 039Ah");
[; <" CLKRCON equ 039Ah ;# ">
[; ;pic12f1822.h: 4423: typedef union {
[; ;pic12f1822.h: 4424: struct {
[; ;pic12f1822.h: 4425: unsigned CLKRDIV0 :1;
[; ;pic12f1822.h: 4426: unsigned CLKRDIV1 :1;
[; ;pic12f1822.h: 4427: unsigned CLKRDIV2 :1;
[; ;pic12f1822.h: 4428: unsigned CLKRDC0 :1;
[; ;pic12f1822.h: 4429: unsigned CLKRDC1 :1;
[; ;pic12f1822.h: 4430: unsigned CLKRSLR :1;
[; ;pic12f1822.h: 4431: unsigned CLKROE :1;
[; ;pic12f1822.h: 4432: unsigned CLKREN :1;
[; ;pic12f1822.h: 4433: };
[; ;pic12f1822.h: 4434: struct {
[; ;pic12f1822.h: 4435: unsigned CLKRDIV :3;
[; ;pic12f1822.h: 4436: unsigned CLKRDC :2;
[; ;pic12f1822.h: 4437: };
[; ;pic12f1822.h: 4438: } CLKRCONbits_t;
[; ;pic12f1822.h: 4439: extern volatile CLKRCONbits_t CLKRCONbits @ 0x39A;
[; ;pic12f1822.h: 4493: extern volatile unsigned char MDCON @ 0x39C;
"4495
[; ;pic12f1822.h: 4495: asm("MDCON equ 039Ch");
[; <" MDCON equ 039Ch ;# ">
[; ;pic12f1822.h: 4498: typedef union {
[; ;pic12f1822.h: 4499: struct {
[; ;pic12f1822.h: 4500: unsigned MDBIT :1;
[; ;pic12f1822.h: 4501: unsigned :2;
[; ;pic12f1822.h: 4502: unsigned MDOUT :1;
[; ;pic12f1822.h: 4503: unsigned MDOPOL :1;
[; ;pic12f1822.h: 4504: unsigned MDSLR :1;
[; ;pic12f1822.h: 4505: unsigned MDOE :1;
[; ;pic12f1822.h: 4506: unsigned MDEN :1;
[; ;pic12f1822.h: 4507: };
[; ;pic12f1822.h: 4508: } MDCONbits_t;
[; ;pic12f1822.h: 4509: extern volatile MDCONbits_t MDCONbits @ 0x39C;
[; ;pic12f1822.h: 4543: extern volatile unsigned char MDSRC @ 0x39D;
"4545
[; ;pic12f1822.h: 4545: asm("MDSRC equ 039Dh");
[; <" MDSRC equ 039Dh ;# ">
[; ;pic12f1822.h: 4548: typedef union {
[; ;pic12f1822.h: 4549: struct {
[; ;pic12f1822.h: 4550: unsigned MDMS0 :1;
[; ;pic12f1822.h: 4551: unsigned MDMS1 :1;
[; ;pic12f1822.h: 4552: unsigned MDMS2 :1;
[; ;pic12f1822.h: 4553: unsigned MDMS3 :1;
[; ;pic12f1822.h: 4554: unsigned :3;
[; ;pic12f1822.h: 4555: unsigned MDMSODIS :1;
[; ;pic12f1822.h: 4556: };
[; ;pic12f1822.h: 4557: struct {
[; ;pic12f1822.h: 4558: unsigned MDMS :4;
[; ;pic12f1822.h: 4559: };
[; ;pic12f1822.h: 4560: } MDSRCbits_t;
[; ;pic12f1822.h: 4561: extern volatile MDSRCbits_t MDSRCbits @ 0x39D;
[; ;pic12f1822.h: 4595: extern volatile unsigned char MDCARL @ 0x39E;
"4597
[; ;pic12f1822.h: 4597: asm("MDCARL equ 039Eh");
[; <" MDCARL equ 039Eh ;# ">
[; ;pic12f1822.h: 4600: typedef union {
[; ;pic12f1822.h: 4601: struct {
[; ;pic12f1822.h: 4602: unsigned MDCL0 :1;
[; ;pic12f1822.h: 4603: unsigned MDCL1 :1;
[; ;pic12f1822.h: 4604: unsigned MDCL2 :1;
[; ;pic12f1822.h: 4605: unsigned MDCL3 :1;
[; ;pic12f1822.h: 4606: unsigned :1;
[; ;pic12f1822.h: 4607: unsigned MDCLSYNC :1;
[; ;pic12f1822.h: 4608: unsigned MDCLPOL :1;
[; ;pic12f1822.h: 4609: unsigned MDCLODIS :1;
[; ;pic12f1822.h: 4610: };
[; ;pic12f1822.h: 4611: struct {
[; ;pic12f1822.h: 4612: unsigned MDCL :4;
[; ;pic12f1822.h: 4613: };
[; ;pic12f1822.h: 4614: } MDCARLbits_t;
[; ;pic12f1822.h: 4615: extern volatile MDCARLbits_t MDCARLbits @ 0x39E;
[; ;pic12f1822.h: 4659: extern volatile unsigned char MDCARH @ 0x39F;
"4661
[; ;pic12f1822.h: 4661: asm("MDCARH equ 039Fh");
[; <" MDCARH equ 039Fh ;# ">
[; ;pic12f1822.h: 4664: typedef union {
[; ;pic12f1822.h: 4665: struct {
[; ;pic12f1822.h: 4666: unsigned MDCH0 :1;
[; ;pic12f1822.h: 4667: unsigned MDCH1 :1;
[; ;pic12f1822.h: 4668: unsigned MDCH2 :1;
[; ;pic12f1822.h: 4669: unsigned MDCH3 :1;
[; ;pic12f1822.h: 4670: unsigned :1;
[; ;pic12f1822.h: 4671: unsigned MDCHSYNC :1;
[; ;pic12f1822.h: 4672: unsigned MDCHPOL :1;
[; ;pic12f1822.h: 4673: unsigned MDCHODIS :1;
[; ;pic12f1822.h: 4674: };
[; ;pic12f1822.h: 4675: struct {
[; ;pic12f1822.h: 4676: unsigned MDCH :4;
[; ;pic12f1822.h: 4677: };
[; ;pic12f1822.h: 4678: } MDCARHbits_t;
[; ;pic12f1822.h: 4679: extern volatile MDCARHbits_t MDCARHbits @ 0x39F;
[; ;pic12f1822.h: 4723: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"4725
[; ;pic12f1822.h: 4725: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic12f1822.h: 4728: typedef union {
[; ;pic12f1822.h: 4729: struct {
[; ;pic12f1822.h: 4730: unsigned C_SHAD :1;
[; ;pic12f1822.h: 4731: unsigned DC_SHAD :1;
[; ;pic12f1822.h: 4732: unsigned Z_SHAD :1;
[; ;pic12f1822.h: 4733: };
[; ;pic12f1822.h: 4734: } STATUS_SHADbits_t;
[; ;pic12f1822.h: 4735: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic12f1822.h: 4754: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"4756
[; ;pic12f1822.h: 4756: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic12f1822.h: 4759: typedef union {
[; ;pic12f1822.h: 4760: struct {
[; ;pic12f1822.h: 4761: unsigned WREG_SHAD :8;
[; ;pic12f1822.h: 4762: };
[; ;pic12f1822.h: 4763: } WREG_SHADbits_t;
[; ;pic12f1822.h: 4764: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic12f1822.h: 4773: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"4775
[; ;pic12f1822.h: 4775: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic12f1822.h: 4778: typedef union {
[; ;pic12f1822.h: 4779: struct {
[; ;pic12f1822.h: 4780: unsigned BSR_SHAD :5;
[; ;pic12f1822.h: 4781: };
[; ;pic12f1822.h: 4782: } BSR_SHADbits_t;
[; ;pic12f1822.h: 4783: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic12f1822.h: 4792: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"4794
[; ;pic12f1822.h: 4794: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic12f1822.h: 4797: typedef union {
[; ;pic12f1822.h: 4798: struct {
[; ;pic12f1822.h: 4799: unsigned PCLATH_SHAD :7;
[; ;pic12f1822.h: 4800: };
[; ;pic12f1822.h: 4801: } PCLATH_SHADbits_t;
[; ;pic12f1822.h: 4802: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic12f1822.h: 4811: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"4813
[; ;pic12f1822.h: 4813: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic12f1822.h: 4816: typedef union {
[; ;pic12f1822.h: 4817: struct {
[; ;pic12f1822.h: 4818: unsigned FSR0L_SHAD :8;
[; ;pic12f1822.h: 4819: };
[; ;pic12f1822.h: 4820: } FSR0L_SHADbits_t;
[; ;pic12f1822.h: 4821: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic12f1822.h: 4830: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"4832
[; ;pic12f1822.h: 4832: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic12f1822.h: 4835: typedef union {
[; ;pic12f1822.h: 4836: struct {
[; ;pic12f1822.h: 4837: unsigned FSR0H_SHAD :8;
[; ;pic12f1822.h: 4838: };
[; ;pic12f1822.h: 4839: } FSR0H_SHADbits_t;
[; ;pic12f1822.h: 4840: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic12f1822.h: 4849: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"4851
[; ;pic12f1822.h: 4851: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic12f1822.h: 4854: typedef union {
[; ;pic12f1822.h: 4855: struct {
[; ;pic12f1822.h: 4856: unsigned FSR1L_SHAD :8;
[; ;pic12f1822.h: 4857: };
[; ;pic12f1822.h: 4858: } FSR1L_SHADbits_t;
[; ;pic12f1822.h: 4859: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic12f1822.h: 4868: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"4870
[; ;pic12f1822.h: 4870: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic12f1822.h: 4873: typedef union {
[; ;pic12f1822.h: 4874: struct {
[; ;pic12f1822.h: 4875: unsigned FSR1H_SHAD :8;
[; ;pic12f1822.h: 4876: };
[; ;pic12f1822.h: 4877: } FSR1H_SHADbits_t;
[; ;pic12f1822.h: 4878: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic12f1822.h: 4887: extern volatile unsigned char STKPTR @ 0xFED;
"4889
[; ;pic12f1822.h: 4889: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic12f1822.h: 4892: typedef union {
[; ;pic12f1822.h: 4893: struct {
[; ;pic12f1822.h: 4894: unsigned STKPTR :5;
[; ;pic12f1822.h: 4895: };
[; ;pic12f1822.h: 4896: } STKPTRbits_t;
[; ;pic12f1822.h: 4897: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic12f1822.h: 4906: extern volatile unsigned char TOSL @ 0xFEE;
"4908
[; ;pic12f1822.h: 4908: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic12f1822.h: 4911: typedef union {
[; ;pic12f1822.h: 4912: struct {
[; ;pic12f1822.h: 4913: unsigned TOSL :8;
[; ;pic12f1822.h: 4914: };
[; ;pic12f1822.h: 4915: } TOSLbits_t;
[; ;pic12f1822.h: 4916: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic12f1822.h: 4925: extern volatile unsigned char TOSH @ 0xFEF;
"4927
[; ;pic12f1822.h: 4927: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic12f1822.h: 4930: typedef union {
[; ;pic12f1822.h: 4931: struct {
[; ;pic12f1822.h: 4932: unsigned TOSH :7;
[; ;pic12f1822.h: 4933: };
[; ;pic12f1822.h: 4934: } TOSHbits_t;
[; ;pic12f1822.h: 4935: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic12f1822.h: 4950: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic12f1822.h: 4952: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic12f1822.h: 4954: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic12f1822.h: 4956: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic12f1822.h: 4958: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic12f1822.h: 4960: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic12f1822.h: 4962: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic12f1822.h: 4964: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic12f1822.h: 4966: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic12f1822.h: 4968: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic12f1822.h: 4970: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic12f1822.h: 4972: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic12f1822.h: 4974: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic12f1822.h: 4976: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic12f1822.h: 4978: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic12f1822.h: 4980: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic12f1822.h: 4982: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic12f1822.h: 4984: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic12f1822.h: 4986: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic12f1822.h: 4988: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic12f1822.h: 4990: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic12f1822.h: 4992: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic12f1822.h: 4994: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic12f1822.h: 4996: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic12f1822.h: 4998: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic12f1822.h: 5000: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic12f1822.h: 5002: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic12f1822.h: 5004: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic12f1822.h: 5006: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic12f1822.h: 5008: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic12f1822.h: 5010: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic12f1822.h: 5012: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic12f1822.h: 5014: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic12f1822.h: 5016: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic12f1822.h: 5018: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic12f1822.h: 5020: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic12f1822.h: 5022: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic12f1822.h: 5024: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic12f1822.h: 5026: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic12f1822.h: 5028: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic12f1822.h: 5030: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic12f1822.h: 5032: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic12f1822.h: 5034: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic12f1822.h: 5036: extern volatile __bit C1IN0N @ (((unsigned) &PORTA)*8) + 1;
[; ;pic12f1822.h: 5038: extern volatile __bit C1IN1N @ (((unsigned) &PORTA)*8) + 4;
[; ;pic12f1822.h: 5040: extern volatile __bit C1INP @ (((unsigned) &PORTA)*8) + 0;
[; ;pic12f1822.h: 5042: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic12f1822.h: 5044: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic12f1822.h: 5046: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic12f1822.h: 5048: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic12f1822.h: 5050: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic12f1822.h: 5052: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic12f1822.h: 5054: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic12f1822.h: 5056: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic12f1822.h: 5058: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic12f1822.h: 5060: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic12f1822.h: 5062: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic12f1822.h: 5064: extern volatile __bit CCP1AS0 @ (((unsigned) &CCP1AS)*8) + 4;
[; ;pic12f1822.h: 5066: extern volatile __bit CCP1AS1 @ (((unsigned) &CCP1AS)*8) + 5;
[; ;pic12f1822.h: 5068: extern volatile __bit CCP1AS2 @ (((unsigned) &CCP1AS)*8) + 6;
[; ;pic12f1822.h: 5070: extern volatile __bit CCP1ASE @ (((unsigned) &CCP1AS)*8) + 7;
[; ;pic12f1822.h: 5072: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic12f1822.h: 5074: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic12f1822.h: 5076: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic12f1822.h: 5078: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic12f1822.h: 5080: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic12f1822.h: 5082: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic12f1822.h: 5084: extern volatile __bit CCP1SEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic12f1822.h: 5086: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic12f1822.h: 5088: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic12f1822.h: 5090: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic12f1822.h: 5092: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic12f1822.h: 5094: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic12f1822.h: 5096: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic12f1822.h: 5098: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic12f1822.h: 5100: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic12f1822.h: 5102: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic12f1822.h: 5104: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic12f1822.h: 5106: extern volatile __bit CLKIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic12f1822.h: 5108: extern volatile __bit CLKOUT @ (((unsigned) &PORTA)*8) + 4;
[; ;pic12f1822.h: 5110: extern volatile __bit CLKR @ (((unsigned) &PORTA)*8) + 4;
[; ;pic12f1822.h: 5112: extern volatile __bit CLKRDC0 @ (((unsigned) &CLKRCON)*8) + 3;
[; ;pic12f1822.h: 5114: extern volatile __bit CLKRDC1 @ (((unsigned) &CLKRCON)*8) + 4;
[; ;pic12f1822.h: 5116: extern volatile __bit CLKRDIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic12f1822.h: 5118: extern volatile __bit CLKRDIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic12f1822.h: 5120: extern volatile __bit CLKRDIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic12f1822.h: 5122: extern volatile __bit CLKREN @ (((unsigned) &CLKRCON)*8) + 7;
[; ;pic12f1822.h: 5124: extern volatile __bit CLKROE @ (((unsigned) &CLKRCON)*8) + 6;
[; ;pic12f1822.h: 5126: extern volatile __bit CLKRSLR @ (((unsigned) &CLKRCON)*8) + 5;
[; ;pic12f1822.h: 5128: extern volatile __bit CPS0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic12f1822.h: 5130: extern volatile __bit CPS1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic12f1822.h: 5132: extern volatile __bit CPS2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic12f1822.h: 5134: extern volatile __bit CPS3 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic12f1822.h: 5136: extern volatile __bit CPSCH0 @ (((unsigned) &CPSCON1)*8) + 0;
[; ;pic12f1822.h: 5138: extern volatile __bit CPSCH1 @ (((unsigned) &CPSCON1)*8) + 1;
[; ;pic12f1822.h: 5140: extern volatile __bit CPSON @ (((unsigned) &CPSCON0)*8) + 7;
[; ;pic12f1822.h: 5142: extern volatile __bit CPSOUT @ (((unsigned) &CPSCON0)*8) + 1;
[; ;pic12f1822.h: 5144: extern volatile __bit CPSRM @ (((unsigned) &CPSCON0)*8) + 6;
[; ;pic12f1822.h: 5146: extern volatile __bit CPSRNG0 @ (((unsigned) &CPSCON0)*8) + 2;
[; ;pic12f1822.h: 5148: extern volatile __bit CPSRNG1 @ (((unsigned) &CPSCON0)*8) + 3;
[; ;pic12f1822.h: 5150: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic12f1822.h: 5152: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic12f1822.h: 5154: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic12f1822.h: 5156: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic12f1822.h: 5158: extern volatile __bit DACLPS @ (((unsigned) &DACCON0)*8) + 6;
[; ;pic12f1822.h: 5160: extern volatile __bit DACOE @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic12f1822.h: 5162: extern volatile __bit DACOUT @ (((unsigned) &PORTA)*8) + 0;
[; ;pic12f1822.h: 5164: extern volatile __bit DACPSS0 @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic12f1822.h: 5166: extern volatile __bit DACPSS1 @ (((unsigned) &DACCON0)*8) + 3;
[; ;pic12f1822.h: 5168: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic12f1822.h: 5170: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic12f1822.h: 5172: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic12f1822.h: 5174: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic12f1822.h: 5176: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic12f1822.h: 5178: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic12f1822.h: 5180: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic12f1822.h: 5182: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic12f1822.h: 5184: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic12f1822.h: 5186: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic12f1822.h: 5188: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic12f1822.h: 5190: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic12f1822.h: 5192: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic12f1822.h: 5194: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic12f1822.h: 5196: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic12f1822.h: 5198: extern volatile __bit FLT0 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic12f1822.h: 5200: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic12f1822.h: 5202: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic12f1822.h: 5204: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic12f1822.h: 5206: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic12f1822.h: 5208: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic12f1822.h: 5210: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic12f1822.h: 5212: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic12f1822.h: 5214: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic12f1822.h: 5216: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic12f1822.h: 5218: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic12f1822.h: 5220: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic12f1822.h: 5222: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic12f1822.h: 5224: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic12f1822.h: 5226: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic12f1822.h: 5228: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic12f1822.h: 5230: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic12f1822.h: 5232: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic12f1822.h: 5234: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic12f1822.h: 5236: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic12f1822.h: 5238: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic12f1822.h: 5240: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic12f1822.h: 5242: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic12f1822.h: 5244: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic12f1822.h: 5246: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic12f1822.h: 5248: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic12f1822.h: 5250: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic12f1822.h: 5252: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic12f1822.h: 5254: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic12f1822.h: 5256: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic12f1822.h: 5258: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic12f1822.h: 5260: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic12f1822.h: 5262: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic12f1822.h: 5264: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic12f1822.h: 5266: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic12f1822.h: 5268: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic12f1822.h: 5270: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic12f1822.h: 5272: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic12f1822.h: 5274: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic12f1822.h: 5276: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic12f1822.h: 5278: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic12f1822.h: 5280: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic12f1822.h: 5282: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic12f1822.h: 5284: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic12f1822.h: 5286: extern volatile __bit LWLO @ (((unsigned) &EECON1)*8) + 5;
[; ;pic12f1822.h: 5288: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic12f1822.h: 5290: extern volatile __bit MDBIT @ (((unsigned) &MDCON)*8) + 0;
[; ;pic12f1822.h: 5292: extern volatile __bit MDCH0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic12f1822.h: 5294: extern volatile __bit MDCH1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic12f1822.h: 5296: extern volatile __bit MDCH2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic12f1822.h: 5298: extern volatile __bit MDCH3 @ (((unsigned) &MDCARH)*8) + 3;
[; ;pic12f1822.h: 5300: extern volatile __bit MDCHODIS @ (((unsigned) &MDCARH)*8) + 7;
[; ;pic12f1822.h: 5302: extern volatile __bit MDCHPOL @ (((unsigned) &MDCARH)*8) + 6;
[; ;pic12f1822.h: 5304: extern volatile __bit MDCHSYNC @ (((unsigned) &MDCARH)*8) + 5;
[; ;pic12f1822.h: 5306: extern volatile __bit MDCIN1 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic12f1822.h: 5308: extern volatile __bit MDCIN2 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic12f1822.h: 5310: extern volatile __bit MDCL0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic12f1822.h: 5312: extern volatile __bit MDCL1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic12f1822.h: 5314: extern volatile __bit MDCL2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic12f1822.h: 5316: extern volatile __bit MDCL3 @ (((unsigned) &MDCARL)*8) + 3;
[; ;pic12f1822.h: 5318: extern volatile __bit MDCLODIS @ (((unsigned) &MDCARL)*8) + 7;
[; ;pic12f1822.h: 5320: extern volatile __bit MDCLPOL @ (((unsigned) &MDCARL)*8) + 6;
[; ;pic12f1822.h: 5322: extern volatile __bit MDCLSYNC @ (((unsigned) &MDCARL)*8) + 5;
[; ;pic12f1822.h: 5324: extern volatile __bit MDEN @ (((unsigned) &MDCON)*8) + 7;
[; ;pic12f1822.h: 5326: extern volatile __bit MDMIN @ (((unsigned) &PORTA)*8) + 1;
[; ;pic12f1822.h: 5328: extern volatile __bit MDMS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic12f1822.h: 5330: extern volatile __bit MDMS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic12f1822.h: 5332: extern volatile __bit MDMS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic12f1822.h: 5334: extern volatile __bit MDMS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic12f1822.h: 5336: extern volatile __bit MDMSODIS @ (((unsigned) &MDSRC)*8) + 7;
[; ;pic12f1822.h: 5338: extern volatile __bit MDOE @ (((unsigned) &MDCON)*8) + 6;
[; ;pic12f1822.h: 5340: extern volatile __bit MDOPOL @ (((unsigned) &MDCON)*8) + 4;
[; ;pic12f1822.h: 5342: extern volatile __bit MDSLR @ (((unsigned) &MDCON)*8) + 5;
[; ;pic12f1822.h: 5344: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic12f1822.h: 5346: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic12f1822.h: 5348: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic12f1822.h: 5350: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic12f1822.h: 5352: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic12f1822.h: 5354: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic12f1822.h: 5356: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic12f1822.h: 5358: extern volatile __bit P1BSEL @ (((unsigned) &APFCON)*8) + 1;
[; ;pic12f1822.h: 5360: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic12f1822.h: 5362: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic12f1822.h: 5364: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic12f1822.h: 5366: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic12f1822.h: 5368: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic12f1822.h: 5370: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic12f1822.h: 5372: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic12f1822.h: 5374: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic12f1822.h: 5376: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic12f1822.h: 5378: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic12f1822.h: 5380: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic12f1822.h: 5382: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic12f1822.h: 5384: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic12f1822.h: 5386: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic12f1822.h: 5388: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic12f1822.h: 5390: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic12f1822.h: 5392: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic12f1822.h: 5394: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic12f1822.h: 5396: extern volatile __bit PSS1AC0 @ (((unsigned) &CCP1AS)*8) + 2;
[; ;pic12f1822.h: 5398: extern volatile __bit PSS1AC1 @ (((unsigned) &CCP1AS)*8) + 3;
[; ;pic12f1822.h: 5400: extern volatile __bit PSS1BD0 @ (((unsigned) &CCP1AS)*8) + 0;
[; ;pic12f1822.h: 5402: extern volatile __bit PSS1BD1 @ (((unsigned) &CCP1AS)*8) + 1;
[; ;pic12f1822.h: 5404: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic12f1822.h: 5406: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic12f1822.h: 5408: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic12f1822.h: 5410: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic12f1822.h: 5412: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic12f1822.h: 5414: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic12f1822.h: 5416: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic12f1822.h: 5418: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic12f1822.h: 5420: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic12f1822.h: 5422: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic12f1822.h: 5424: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic12f1822.h: 5426: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic12f1822.h: 5428: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic12f1822.h: 5430: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic12f1822.h: 5432: extern volatile __bit RXDTSEL @ (((unsigned) &APFCON)*8) + 7;
[; ;pic12f1822.h: 5434: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic12f1822.h: 5436: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic12f1822.h: 5438: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic12f1822.h: 5440: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic12f1822.h: 5442: extern volatile __bit SCK @ (((unsigned) &PORTA)*8) + 1;
[; ;pic12f1822.h: 5444: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic12f1822.h: 5446: extern volatile __bit SCL @ (((unsigned) &PORTA)*8) + 1;
[; ;pic12f1822.h: 5448: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic12f1822.h: 5450: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic12f1822.h: 5452: extern volatile __bit SDA @ (((unsigned) &PORTA)*8) + 2;
[; ;pic12f1822.h: 5454: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic12f1822.h: 5456: extern volatile __bit SDI @ (((unsigned) &PORTA)*8) + 2;
[; ;pic12f1822.h: 5458: extern volatile __bit SDO1SEL @ (((unsigned) &APFCON)*8) + 6;
[; ;pic12f1822.h: 5460: extern volatile __bit SDOSEL @ (((unsigned) &APFCON)*8) + 6;
[; ;pic12f1822.h: 5462: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic12f1822.h: 5464: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic12f1822.h: 5466: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic12f1822.h: 5468: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic12f1822.h: 5470: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic12f1822.h: 5472: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic12f1822.h: 5474: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic12f1822.h: 5476: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic12f1822.h: 5478: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic12f1822.h: 5480: extern volatile __bit SRI @ (((unsigned) &PORTA)*8) + 1;
[; ;pic12f1822.h: 5482: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic12f1822.h: 5484: extern volatile __bit SRNQ @ (((unsigned) &PORTA)*8) + 5;
[; ;pic12f1822.h: 5486: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic12f1822.h: 5488: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic12f1822.h: 5490: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic12f1822.h: 5492: extern volatile __bit SRQ @ (((unsigned) &PORTA)*8) + 2;
[; ;pic12f1822.h: 5494: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic12f1822.h: 5496: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic12f1822.h: 5498: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic12f1822.h: 5500: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic12f1822.h: 5502: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic12f1822.h: 5504: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic12f1822.h: 5506: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic12f1822.h: 5508: extern volatile __bit SS1SEL @ (((unsigned) &APFCON)*8) + 5;
[; ;pic12f1822.h: 5510: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic12f1822.h: 5512: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic12f1822.h: 5514: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic12f1822.h: 5516: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic12f1822.h: 5518: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic12f1822.h: 5520: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic12f1822.h: 5522: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic12f1822.h: 5524: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic12f1822.h: 5526: extern volatile __bit SSSEL @ (((unsigned) &APFCON)*8) + 5;
[; ;pic12f1822.h: 5528: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic12f1822.h: 5530: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic12f1822.h: 5532: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic12f1822.h: 5534: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic12f1822.h: 5536: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic12f1822.h: 5538: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic12f1822.h: 5540: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic12f1822.h: 5542: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic12f1822.h: 5544: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic12f1822.h: 5546: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 2;
[; ;pic12f1822.h: 5548: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic12f1822.h: 5550: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic12f1822.h: 5552: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic12f1822.h: 5554: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic12f1822.h: 5556: extern volatile __bit T0XCS @ (((unsigned) &CPSCON0)*8) + 0;
[; ;pic12f1822.h: 5558: extern volatile __bit T1CKI @ (((unsigned) &PORTA)*8) + 5;
[; ;pic12f1822.h: 5560: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic12f1822.h: 5562: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic12f1822.h: 5564: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic12f1822.h: 5566: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic12f1822.h: 5568: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic12f1822.h: 5570: extern volatile __bit T1GSEL @ (((unsigned) &APFCON)*8) + 3;
[; ;pic12f1822.h: 5572: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic12f1822.h: 5574: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic12f1822.h: 5576: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic12f1822.h: 5578: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic12f1822.h: 5580: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic12f1822.h: 5582: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic12f1822.h: 5584: extern volatile __bit T1OSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic12f1822.h: 5586: extern volatile __bit T1OSI @ (((unsigned) &PORTA)*8) + 5;
[; ;pic12f1822.h: 5588: extern volatile __bit T1OSO @ (((unsigned) &PORTA)*8) + 4;
[; ;pic12f1822.h: 5590: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic12f1822.h: 5592: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic12f1822.h: 5594: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic12f1822.h: 5596: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic12f1822.h: 5598: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic12f1822.h: 5600: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic12f1822.h: 5602: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic12f1822.h: 5604: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic12f1822.h: 5606: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic12f1822.h: 5608: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic12f1822.h: 5610: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic12f1822.h: 5612: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic12f1822.h: 5614: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic12f1822.h: 5616: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic12f1822.h: 5618: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic12f1822.h: 5620: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic12f1822.h: 5622: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic12f1822.h: 5624: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic12f1822.h: 5626: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic12f1822.h: 5628: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic12f1822.h: 5630: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic12f1822.h: 5632: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic12f1822.h: 5634: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic12f1822.h: 5636: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic12f1822.h: 5638: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic12f1822.h: 5640: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic12f1822.h: 5642: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic12f1822.h: 5644: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic12f1822.h: 5646: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic12f1822.h: 5648: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic12f1822.h: 5650: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic12f1822.h: 5652: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic12f1822.h: 5654: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic12f1822.h: 5656: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic12f1822.h: 5658: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic12f1822.h: 5660: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic12f1822.h: 5662: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic12f1822.h: 5664: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic12f1822.h: 5666: extern volatile __bit TXCKSEL @ (((unsigned) &APFCON)*8) + 2;
[; ;pic12f1822.h: 5668: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic12f1822.h: 5670: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic12f1822.h: 5672: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic12f1822.h: 5674: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic12f1822.h: 5676: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic12f1822.h: 5678: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic12f1822.h: 5680: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic12f1822.h: 5682: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic12f1822.h: 5684: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic12f1822.h: 5686: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic12f1822.h: 5688: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic12f1822.h: 5690: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic12f1822.h: 5692: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic12f1822.h: 5694: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic12f1822.h: 5696: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic12f1822.h: 5698: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic12f1822.h: 5700: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic12f1822.h: 5702: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic12f1822.h: 5704: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic12f1822.h: 5706: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic12f1822.h: 5708: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic12f1822.h: 5710: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic12f1822.h: 5712: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic12f1822.h: 5714: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic12f1822.h: 5716: extern volatile __bit nMCLR @ (((unsigned) &PORTA)*8) + 3;
[; ;pic12f1822.h: 5718: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic12f1822.h: 5720: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic12f1822.h: 5722: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic12f1822.h: 5724: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic12f1822.h: 5726: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic12f1822.h: 5728: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic12f1822.h: 5730: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 80: extern unsigned int flash_read(unsigned short addr);
[; ;eeprom_routines.h: 41: extern void eeprom_write(unsigned char addr, unsigned char value);
[; ;eeprom_routines.h: 42: extern unsigned char eeprom_read(unsigned char addr);
[; ;eeprom_routines.h: 43: extern void eecpymem(volatile unsigned char *to, __eeprom unsigned char *from, unsigned char size);
[; ;eeprom_routines.h: 44: extern void memcpyee(__eeprom unsigned char *to, const unsigned char *from, unsigned char size);
[; ;pic.h: 154: extern __nonreentrant void _delay(unsigned long);
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;fvr.h: 93: void FVR_Initialize(void);
[; ;fvr.h: 127: bool FVR_IsOutputReady(void);
"58 ../src/mcc_generated_files/fvr.c
[v _FVR_Initialize `(v ~T0 @X0 1 ef ]
"59
{
[; ;fvr.c: 58: void FVR_Initialize(void)
[; ;fvr.c: 59: {
[e :U _FVR_Initialize ]
[f ]
[; ;fvr.c: 61: FVRCON = 0x88;
"61
[e = _FVRCON -> -> 136 `i `uc ]
[; ;fvr.c: 62: }
"62
[e :UE 270 ]
}
"64
[v _FVR_IsOutputReady `(uc ~T0 @X0 1 ef ]
"65
{
[; ;fvr.c: 64: bool FVR_IsOutputReady(void)
[; ;fvr.c: 65: {
[e :U _FVR_IsOutputReady ]
[f ]
[; ;fvr.c: 66: return (FVRCONbits.FVRRDY);
"66
[e ) . . _FVRCONbits 0 6 ]
[e $UE 271  ]
[; ;fvr.c: 67: }
"67
[e :UE 271 ]
}
