{"vcs1":{"timestamp_begin":1747288650.193122609, "rt":8.35, "ut":8.46, "st":0.61}}
{"vcselab":{"timestamp_begin":1747288658.626721847, "rt":0.38, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747288659.064470391, "rt":0.43, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747288649.549908483}
{"VCS_COMP_START_TIME": 1747288649.549908483}
{"VCS_COMP_END_TIME": 1747288659.645477432}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 481856}}
{"vcselab": {"peak_mem": 183880}}
