AArch64 IDC1.MP.FF+dc.cvau-dsb.ish+ic.vau-dsb.ish
(*  *)
CacheType=IDC
{
 0:X0=NOP; 0:X1=P1:L1; 0:X2=NOP; 0:X3=P1:L0;
 1:X1=P1:L1;
}
 P0          | P1             ;
 STR W0,[X1] |L0:             ;
 DC CVAU,X1  | B L99           ;
 DSB ISH     | MOV W10,#1      ;
 STR W2,[X3] |L99:             ;
             | IC IVAU,X1     ;
             | DSB ISH        ;
             |L1: ;
             | B L2           ;
             | MOV W11,#1      ;
             |L2:             ;
exists (1:X10=1 /\ 1:X11=0)
