# 4bitupcounter
Icarus Verilog 12.0 &amp; GTKWave simulation. Simple 4-bit synchronous up-counter (Verilog). Counter increments on each rising clock edge when "enable" is high; resets to 0 when reset asserted. Includes testbench &amp; simulation waveform (EPWave).
