{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1763553867908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1763553867923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1763553867923 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGAEncrypt 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"FPGAEncrypt\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763553868013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763553868050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763553868050 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763553868080 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[1\] 3 1 90 1667 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 90 degrees (1667 ps) for q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763553868080 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[2\] 3 1 180 3333 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 180 degrees (3333 ps) for q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763553868080 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[3\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763553868080 ""}  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1763553868080 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|pll7 Cyclone 10 LP PLL " "Implemented PLL \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|pll7\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763553868081 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763553868081 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[2\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763553868081 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[3\] 1 1 90 2000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (2000 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763553868081 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[4\] 1 5 90 10000 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 90 degrees (10000 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[4\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763553868081 ""}  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1763553868081 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1763553868287 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1763553868293 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763553868933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763553868933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763553868933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763553868933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763553868933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763553868933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763553868933 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1763553868933 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763553868955 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763553868955 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763553868955 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763553868955 ""}
{ "Warning" "WFIOMGR_RUBLOCK_IS_ACTIVE_SERIAL_BUT_UPDATE_MODE_IS_NOT_REMOTE" "" "Ignored configuration mode setting -- set configuration mode to remote update mode operating in Active Serial programming mode" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 746 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169143 "Ignored configuration mode setting -- set configuration mode to remote update mode operating in Active Serial programming mode" 0 0 "Fitter" 0 -1 1763553868955 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1763553868961 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1763553869469 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_SIGNAL_ASGN_NOT_SUPPORTED_FOR_DEVICE" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk Regional Clock " "Ignored Regional Clock setting for node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk -- setting is not supported by target device" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1637 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk" } } } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176320 "Ignored %2!s! setting for node %1!s! -- setting is not supported by target device" 0 0 "Fitter" 0 -1 1763553870034 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sll_ca_hbc_t001_io " "Entity sll_ca_hbc_t001_io" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*csn*csn_mux_h_r\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*csn*csn_mux_h_r\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_1\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_1\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_2\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_2\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_3\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_3\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763553871111 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1763553871111 ""}
{ "Info" "ISTA_SDC_FOUND" "c10lp_rgmii.sdc " "Reading SDC File: 'c10lp_rgmii.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1763553871520 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1763553871521 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553871540 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553871540 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553871540 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553871540 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553871540 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553871540 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553871540 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 180.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 180.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553871540 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553871540 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1763553871540 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_125 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_125 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763553871542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_25 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_25 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763553871542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_2p5 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_2p5 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763553871542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 173 enet_rx_clk clock " "Ignored filter at c10lp_rgmii.sdc(173): enet_rx_clk could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763553871542 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups c10lp_rgmii.sdc 170 Argument -group with value \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at c10lp_rgmii.sdc(170): Argument -group with value \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups \\\n    -exclusive \\\n    -group \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] \\\n    -group \[get_clocks enet_rx_clk\] \\\n    -group \[get_clocks hbus_clk_50m\] " "set_clock_groups \\\n    -exclusive \\\n    -group \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] \\\n    -group \[get_clocks enet_rx_clk\] \\\n    -group \[get_clocks hbus_clk_50m\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553871542 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763553871542 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups c10lp_rgmii.sdc 170 Argument -group with value \[get_clocks \{enet_rx_clk\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at c10lp_rgmii.sdc(170): Argument -group with value \[get_clocks \{enet_rx_clk\}\] contains zero elements" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763553871542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1763553871543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 183 qspi_io\[*\] port " "Ignored filter at c10lp_rgmii.sdc(183): qspi_io\[*\] could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763553871543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 183 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_io\[*\]\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_io\[*\]\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553871543 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763553871543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 184 qspi_clk port " "Ignored filter at c10lp_rgmii.sdc(184): qspi_clk could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763553871543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 184 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_clk\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_clk\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553871543 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763553871543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 185 qspi_csn port " "Ignored filter at c10lp_rgmii.sdc(185): qspi_csn could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763553871544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 185 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_csn\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_csn\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553871544 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763553871544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay c10lp_rgmii.sdc 186 Argument <targets> is an empty collection " "Ignored set_input_delay at c10lp_rgmii.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 5 \[get_ports \{qspi_io\[*\]\}\] " "set_input_delay  -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 5 \[get_ports \{qspi_io\[*\]\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553871544 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763553871544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 189 fpga_resetn port " "Ignored filter at c10lp_rgmii.sdc(189): fpga_resetn could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763553871544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 189 Argument <from> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(189): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_resetn\}\]  " "set_false_path -from \[get_ports \{fpga_resetn\}\] " {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553871544 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763553871544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 190 user_dipsw\[*\] port " "Ignored filter at c10lp_rgmii.sdc(190): user_dipsw\[*\] could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763553871544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 190 Argument <from> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(190): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{user_dipsw\[*\]\}\]  " "set_false_path -from \[get_ports \{user_dipsw\[*\]\}\] " {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553871544 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763553871544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 195 enet_gtx_clk_ddio* clock or keeper or register or port or pin or cell or partition " "Ignored filter at c10lp_rgmii.sdc(195): enet_gtx_clk_ddio* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763553871546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 195 Argument <to> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(195): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{epcount\[19\]\} -to \{enet_gtx_clk_ddio*\} " "set_false_path -from \{epcount\[19\]\} -to \{enet_gtx_clk_ddio*\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553871546 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763553871546 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 201 sld_signaltap:auto_signaltap_0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at c10lp_rgmii.sdc(201): sld_signaltap:auto_signaltap_0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763553871549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 201 Argument <to> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(201): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \{sld_signaltap:auto_signaltap_0\|*\} " "set_false_path -from * -to \{sld_signaltap:auto_signaltap_0\|*\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553871549 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763553871549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 202 Argument <from> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(202): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{sld_signaltap:auto_signaltap_0\|*\} -to * " "set_false_path -from \{sld_signaltap:auto_signaltap_0\|*\} -to *" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553871549 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763553871549 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 207 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\] clock " "Ignored filter at c10lp_rgmii.sdc(207): q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\] could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763553871550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 207 Argument <to> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(207): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{hbus_clk_50m\}\] -to \[get_clocks \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] " "set_false_path -from \[get_clocks \{hbus_clk_50m\}\] -to \[get_clocks \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553871550 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763553871550 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1763553871556 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1763553871575 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1763553871935 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1763553871961 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1763553872009 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "Fitter" 0 -1 1763553872010 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1763553872010 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1763553872010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1763553872010 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1763553872018 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1763553872019 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763553872145 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763553872145 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1763553872145 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tdi falling altera_reserved_tck fall min " "Port \"altera_reserved_tdi\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1763553872173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tdi falling altera_reserved_tck rise min " "Port \"altera_reserved_tdi\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1763553872173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tms falling altera_reserved_tck fall min " "Port \"altera_reserved_tms\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1763553872173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tms falling altera_reserved_tck rise min " "Port \"altera_reserved_tms\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1763553872173 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1763553872218 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet_tx_clk_2m5 enet_tx_clk " "No paths exist between clock target \"enet_tx_clk\" of clock \"enet_tx_clk_2m5\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1763553872236 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1763553872324 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 25 clocks " "Found 25 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.667 altera_reserved_tck " "  41.667 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   c10_clk50m " "  20.000   c10_clk50m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666      clkout0 " "   6.666      clkout0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_clk_125m " "   8.000 enet_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 enet_rx_clk_2m5 " " 400.000 enet_rx_clk_2m5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 enet_rx_clk_25m " "  40.000 enet_rx_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_rx_clk_125m " "   8.000 enet_rx_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 enet_tx_clk_2m5 " " 400.000 enet_tx_clk_2m5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 enet_tx_clk_25m " "  40.000 enet_tx_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_tx_clk_125m " "   8.000 enet_tx_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 hbus_clk_50m " "  20.000 hbus_clk_50m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " " 400.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\] " "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\] " "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  13.333 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666     rds_clk0 " "   6.666     rds_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 virt_enet_rx_clk_2m5 " " 400.000 virt_enet_rx_clk_2m5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 virt_enet_rx_clk_25m " "  40.000 virt_enet_rx_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 virt_enet_rx_clk_125m " "   8.000 virt_enet_rx_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 virt_rwds_clk " "   6.666 virt_rwds_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553872325 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1763553872325 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c10_clk50m~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node c10_clk50m~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[2\] (placed in counter C4 of PLL_4) " "Automatically promoted node q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[2\] (placed in counter C4 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[3\] (placed in counter C3 of PLL_4) " "Automatically promoted node q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[3\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[4\] (placed in counter C2 of PLL_4) " "Automatically promoted node q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[4\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1) " "Automatically promoted node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_clk_to_the_tse_mac  " "Automatically promoted node tx_clk_to_the_tse_mac " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 15220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "enet_rx_clk~input (placed in PIN B8 (CLK11, DIFFCLK_4p)) " "Automatically promoted node enet_rx_clk~input (placed in PIN B8 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hbus_clk_50m~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node hbus_clk_50m~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 51767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk  " "Automatically promoted node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1637 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk" } } } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763553873409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1763553873409 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 51857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873410 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 0 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 51879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_clk_to_the_tse_mac_shift~1  " "Automatically promoted node tx_clk_to_the_tse_mac_shift~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873410 ""}  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|locked~0  " "Automatically promoted node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|locked~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_ready " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_ready" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763553873410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[0\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[0\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763553873410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[1\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[1\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763553873410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[2\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[2\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763553873410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[3\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[3\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763553873410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[4\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[4\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763553873410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[5\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[5\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763553873410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[7\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[7\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763553873410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[6\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[6\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763553873410 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1763553873410 ""}  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763553873410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 12321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763553873410 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1763553873410 ""}  } { { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 19994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763553873410 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\|input_cell_h\[0\] LAB_X14_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X14_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_n2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_n2e.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\|input_cell_l\[0\] LAB_X14_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X14_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_n2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_n2e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\|input_latch_l\[0\] LAB_X14_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X14_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_n2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_n2e.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_dv~input IOIBUF_X14_Y34_N22 " "Node \"enet_rx_dv~input\" is constrained to location IOIBUF_X14_Y34_N22 to improve DDIO timing" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_dv PIN A5 " "Node \"enet_rx_dv\" is constrained to location PIN A5 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_dv } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_dv" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[3\] LAB_X16_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[3\] LAB_X16_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[3\] LAB_X16_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[3\]~input IOIBUF_X16_Y34_N8 " "Node \"enet_rx_d\[3\]~input\" is constrained to location IOIBUF_X16_Y34_N8 to improve DDIO timing" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[3\] PIN B6 " "Node \"enet_rx_d\[3\]\" is constrained to location PIN B6 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[2\] LAB_X16_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[2\] LAB_X16_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[2\] LAB_X16_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[2\]~input IOIBUF_X16_Y34_N1 " "Node \"enet_rx_d\[2\]~input\" is constrained to location IOIBUF_X16_Y34_N1 to improve DDIO timing" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[2\] PIN A6 " "Node \"enet_rx_d\[2\]\" is constrained to location PIN A6 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[0\] LAB_X20_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X20_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[0\] LAB_X20_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X20_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[0\] LAB_X20_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X20_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[0\]~input IOIBUF_X20_Y34_N22 " "Node \"enet_rx_d\[0\]~input\" is constrained to location IOIBUF_X20_Y34_N22 to improve DDIO timing" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[0\] PIN A7 " "Node \"enet_rx_d\[0\]\" is constrained to location PIN A7 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[1\] LAB_X18_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X18_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[1\] LAB_X18_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X18_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[1\] LAB_X18_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X18_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[1\]~input IOIBUF_X18_Y34_N1 " "Node \"enet_rx_d\[1\]~input\" is constrained to location IOIBUF_X18_Y34_N1 to improve DDIO timing" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[1\] PIN B7 " "Node \"enet_rx_d\[1\]\" is constrained to location PIN B7 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763553873586 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1763553873586 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1763553875721 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763553875739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763553875740 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763553875764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763553875798 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1763553875832 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1763553876665 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "77 Block RAM " "Packed 77 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1763553876682 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1763553876682 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1763553876682 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1763553876682 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1763553876682 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|pll7 clk\[1\] q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK_OBUF " "PLL \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|pll7\" output port clk\[1\] feeds output pin \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK_OBUF\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 306 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 346 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" 456 0 0 } } { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 239 0 0 } } { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" 148 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 429 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1763553876876 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1763553877416 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1763553881812 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763553881987 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1763553882015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1763553884249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763553886938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1763553887052 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1763553916379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763553916379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1763553919094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.03 " "Router is attempting to preserve 0.03 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1763553920079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1763553928289 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1763553928289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763553942061 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 19.46 " "Total time spent on timing analysis during the Fitter is 19.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1763553942476 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763553942570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763553943345 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763553943352 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763553944474 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763553948554 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1763553949461 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "4 " "Following 4 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK 3.3-V LVTTL H1 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK uses I/O standard 3.3-V LVTTL at H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949548 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE 3.3-V LVTTL D2 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SCE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949548 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO 3.3-V LVTTL C1 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949548 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0 3.3-V LVTTL H2 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DATA0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949548 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1763553949548 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "103 Cyclone 10 LP " "103 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_clk_adj 3.3-V LVTTL E16 " "Pin c10_clk_adj uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_clk_adj } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_clk_adj" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_int 3.3-V LVTTL B5 " "Pin enet_int uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_int } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_int" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_reset_n 3.3-V LVTTL C9 " "Pin usb_reset_n uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_reset_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_reset_n" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_usb_clk 3.3-V LVTTL B9 " "Pin c10_usb_clk uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_usb_clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_usb_clk" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_wr_n 3.3-V LVTTL B11 " "Pin usb_wr_n uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_wr_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_wr_n" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_rd_n 3.3-V LVTTL D11 " "Pin usb_rd_n uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_rd_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_rd_n" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_oe_n 3.3-V LVTTL F9 " "Pin usb_oe_n uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_oe_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_oe_n" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[0\] 3.3-V LVTTL D16 " "Pin pmod_d\[0\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[1\] 3.3-V LVTTL F13 " "Pin pmod_d\[1\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[2\] 3.3-V LVTTL D15 " "Pin pmod_d\[2\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[3\] 3.3-V LVTTL F16 " "Pin pmod_d\[3\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[4\] 3.3-V LVTTL C16 " "Pin pmod_d\[4\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[5\] 3.3-V LVTTL F15 " "Pin pmod_d\[5\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[6\] 3.3-V LVTTL C15 " "Pin pmod_d\[6\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[7\] 3.3-V LVTTL B16 " "Pin pmod_d\[7\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[0\] 3.3-V LVTTL A15 " "Pin usb_data\[0\] uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[1\] 3.3-V LVTTL B14 " "Pin usb_data\[1\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[2\] 3.3-V LVTTL A14 " "Pin usb_data\[2\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[3\] 3.3-V LVTTL B13 " "Pin usb_data\[3\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[4\] 3.3-V LVTTL A13 " "Pin usb_data\[4\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[5\] 3.3-V LVTTL B12 " "Pin usb_data\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[6\] 3.3-V LVTTL A12 " "Pin usb_data\[6\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[7\] 3.3-V LVTTL B10 " "Pin usb_data\[7\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_addr\[0\] 3.3-V LVTTL A10 " "Pin usb_addr\[0\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_addr[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_addr\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_addr\[1\] 3.3-V LVTTL A11 " "Pin usb_addr\[1\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_addr[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_addr\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_scl 3.3-V LVTTL C14 " "Pin usb_scl uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_scl } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_scl" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_sda 3.3-V LVTTL E9 " "Pin usb_sda uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_sda } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_sda" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[0\] 3.3-V LVTTL L13 " "Pin gpio\[0\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[1\] 3.3-V LVTTL L16 " "Pin gpio\[1\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[2\] 3.3-V LVTTL L15 " "Pin gpio\[2\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[3\] 3.3-V LVTTL K16 " "Pin gpio\[3\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[4\] 3.3-V LVTTL P16 " "Pin gpio\[4\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[5\] 3.3-V LVTTL R16 " "Pin gpio\[5\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[6\] 3.3-V LVTTL N16 " "Pin gpio\[6\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[7\] 3.3-V LVTTL N15 " "Pin gpio\[7\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[8\] 3.3-V LVTTL N14 " "Pin gpio\[8\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[9\] 3.3-V LVTTL P15 " "Pin gpio\[9\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[10\] 3.3-V LVTTL N8 " "Pin gpio\[10\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[11\] 3.3-V LVTTL P8 " "Pin gpio\[11\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[12\] 3.3-V LVTTL M8 " "Pin gpio\[12\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[13\] 3.3-V LVTTL L8 " "Pin gpio\[13\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[14\] 3.3-V LVTTL R7 " "Pin gpio\[14\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[14\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[15\] 3.3-V LVTTL T7 " "Pin gpio\[15\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[15\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[16\] 3.3-V LVTTL L7 " "Pin gpio\[16\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[16\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[17\] 3.3-V LVTTL M7 " "Pin gpio\[17\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[17\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[18\] 3.3-V LVTTL R6 " "Pin gpio\[18\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[18\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[19\] 3.3-V LVTTL T6 " "Pin gpio\[19\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[19\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[20\] 3.3-V LVTTL T2 " "Pin gpio\[20\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[20\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[21\] 3.3-V LVTTL M6 " "Pin gpio\[21\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[21\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[22\] 3.3-V LVTTL R5 " "Pin gpio\[22\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[22\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[23\] 3.3-V LVTTL T5 " "Pin gpio\[23\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[23\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[24\] 3.3-V LVTTL N5 " "Pin gpio\[24\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[24\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[25\] 3.3-V LVTTL N6 " "Pin gpio\[25\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[25\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[26\] 3.3-V LVTTL R4 " "Pin gpio\[26\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[26\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[27\] 3.3-V LVTTL T4 " "Pin gpio\[27\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[27\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[28\] 3.3-V LVTTL N3 " "Pin gpio\[28\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[28\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[29\] 3.3-V LVTTL P3 " "Pin gpio\[29\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[29\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[30\] 3.3-V LVTTL R3 " "Pin gpio\[30\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[30\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[31\] 3.3-V LVTTL T3 " "Pin gpio\[31\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[31\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[32\] 3.3-V LVTTL P6 " "Pin gpio\[32\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[33\] 3.3-V LVTTL P2 " "Pin gpio\[33\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[34\] 3.3-V LVTTL P1 " "Pin gpio\[34\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[35\] 3.3-V LVTTL R1 " "Pin gpio\[35\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[0\] 3.3-V LVTTL B1 " "Pin arduino_io\[0\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[1\] 3.3-V LVTTL C2 " "Pin arduino_io\[1\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[2\] 3.3-V LVTTL F3 " "Pin arduino_io\[2\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[3\] 3.3-V LVTTL D1 " "Pin arduino_io\[3\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[4\] 3.3-V LVTTL G2 " "Pin arduino_io\[4\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[5\] 3.3-V LVTTL G1 " "Pin arduino_io\[5\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[6\] 3.3-V LVTTL J2 " "Pin arduino_io\[6\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[7\] 3.3-V LVTTL J1 " "Pin arduino_io\[7\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[8\] 3.3-V LVTTL K2 " "Pin arduino_io\[8\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[8\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[9\] 3.3-V LVTTL K5 " "Pin arduino_io\[9\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[9\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[10\] 3.3-V LVTTL L4 " "Pin arduino_io\[10\] uses I/O standard 3.3-V LVTTL at L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[10\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[11\] 3.3-V LVTTL K1 " "Pin arduino_io\[11\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[11\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[12\] 3.3-V LVTTL L2 " "Pin arduino_io\[12\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[12\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[13\] 3.3-V LVTTL L1 " "Pin arduino_io\[13\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[13\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_sda 3.3-V LVTTL N2 " "Pin arduino_sda uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_sda } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_sda" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_scl 3.3-V LVTTL N1 " "Pin arduino_scl uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_scl } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_scl" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_m10_io\[0\] 3.3-V LVTTL E8 " "Pin c10_m10_io\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_m10_io\[1\] 3.3-V LVTTL E7 " "Pin c10_m10_io\[1\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_m10_io\[2\] 3.3-V LVTTL F8 " "Pin c10_m10_io\[2\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_m10_io\[3\] 3.3-V LVTTL C3 " "Pin c10_m10_io\[3\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_mdio 3.3-V LVTTL A4 " "Pin enet_mdio uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_mdio } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_mdio" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_adc_sda 3.3-V LVTTL C8 " "Pin arduino_adc_sda uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_adc_sda } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_adc_sda" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_adc_scl 3.3-V LVTTL D8 " "Pin arduino_adc_scl uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_adc_scl } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_adc_scl" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_pb\[0\] 3.3-V LVTTL E15 " "Pin user_pb\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { user_pb[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_pb\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hbus_clk_50m 3.3-V LVTTL M15 " "Pin hbus_clk_50m uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hbus_clk_50m } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_clk_50m" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_resetn 3.3-V LVTTL J15 " "Pin c10_resetn uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_resetn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_resetn" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_clk50m 3.3-V LVTTL E1 " "Pin c10_clk50m uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_clk50m } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_clk50m" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_clk_125m 3.3-V LVTTL T8 " "Pin enet_clk_125m uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_clk_125m } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_clk_125m" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_rx_clk 3.3-V LVTTL B8 " "Pin enet_rx_clk uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_clk" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_dip\[0\] 3.3-V LVTTL M16 " "Pin user_dip\[0\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { user_dip[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_dip\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_dip\[1\] 3.3-V LVTTL A8 " "Pin user_dip\[1\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { user_dip[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_dip\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_pb\[1\] 3.3-V LVTTL F14 " "Pin user_pb\[1\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { user_pb[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_pb\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_pb\[3\] 3.3-V LVTTL D9 " "Pin user_pb\[3\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { user_pb[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_pb\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_dip\[2\] 3.3-V LVTTL A9 " "Pin user_dip\[2\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { user_dip[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_dip\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_pb\[2\] 3.3-V LVTTL C11 " "Pin user_pb\[2\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { user_pb[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_pb\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_rx_dv 3.3-V LVTTL A5 " "Pin enet_rx_dv uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_dv } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_dv" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_rx_d\[3\] 3.3-V LVTTL B6 " "Pin enet_rx_d\[3\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_rx_d\[2\] 3.3-V LVTTL A6 " "Pin enet_rx_d\[2\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_rx_d\[0\] 3.3-V LVTTL A7 " "Pin enet_rx_d\[0\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_rx_d\[1\] 3.3-V LVTTL B7 " "Pin enet_rx_d\[1\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949549 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1763553949549 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "4 " "PCI-clamp diode is not supported in this mode. The following 4 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK 3.3-V LVTTL H1 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK uses I/O standard 3.3-V LVTTL at H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949553 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE 3.3-V LVTTL D2 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SCE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949553 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO 3.3-V LVTTL C1 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949553 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0 3.3-V LVTTL H2 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DATA0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763553949553 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1763553949553 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "76 " "Following 76 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[0\] a permanently disabled " "Pin pmod_d\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[1\] a permanently disabled " "Pin pmod_d\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[2\] a permanently disabled " "Pin pmod_d\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[3\] a permanently disabled " "Pin pmod_d\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[4\] a permanently disabled " "Pin pmod_d\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[5\] a permanently disabled " "Pin pmod_d\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[6\] a permanently disabled " "Pin pmod_d\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[7\] a permanently disabled " "Pin pmod_d\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[0\] a permanently disabled " "Pin usb_data\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[1\] a permanently disabled " "Pin usb_data\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[2\] a permanently disabled " "Pin usb_data\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[3\] a permanently disabled " "Pin usb_data\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[4\] a permanently disabled " "Pin usb_data\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[5\] a permanently disabled " "Pin usb_data\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[6\] a permanently disabled " "Pin usb_data\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[7\] a permanently disabled " "Pin usb_data\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_addr\[0\] a permanently disabled " "Pin usb_addr\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_addr[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_addr\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_addr\[1\] a permanently disabled " "Pin usb_addr\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_addr[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_addr\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_scl a permanently disabled " "Pin usb_scl has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_scl } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_scl" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_sda a permanently disabled " "Pin usb_sda has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_sda } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_sda" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[0\] a permanently disabled " "Pin gpio\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[1\] a permanently disabled " "Pin gpio\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[2\] a permanently disabled " "Pin gpio\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[3\] a permanently disabled " "Pin gpio\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[4\] a permanently disabled " "Pin gpio\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[5\] a permanently disabled " "Pin gpio\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[6\] a permanently disabled " "Pin gpio\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[7\] a permanently disabled " "Pin gpio\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[8\] a permanently disabled " "Pin gpio\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[9\] a permanently disabled " "Pin gpio\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[10\] a permanently disabled " "Pin gpio\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[11\] a permanently disabled " "Pin gpio\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[12\] a permanently disabled " "Pin gpio\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[13\] a permanently disabled " "Pin gpio\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[14\] a permanently disabled " "Pin gpio\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[14\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[15\] a permanently disabled " "Pin gpio\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[15\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[16\] a permanently disabled " "Pin gpio\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[16\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[17\] a permanently disabled " "Pin gpio\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[17\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[18\] a permanently disabled " "Pin gpio\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[18\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[19\] a permanently disabled " "Pin gpio\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[19\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[20\] a permanently disabled " "Pin gpio\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[20\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[21\] a permanently disabled " "Pin gpio\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[21\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[22\] a permanently disabled " "Pin gpio\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[22\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[23\] a permanently disabled " "Pin gpio\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[23\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[24\] a permanently disabled " "Pin gpio\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[24\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[25\] a permanently disabled " "Pin gpio\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[25\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[26\] a permanently disabled " "Pin gpio\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[26\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[27\] a permanently disabled " "Pin gpio\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[27\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[28\] a permanently disabled " "Pin gpio\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[28\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[29\] a permanently disabled " "Pin gpio\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[29\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[30\] a permanently disabled " "Pin gpio\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[30\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[31\] a permanently disabled " "Pin gpio\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[31\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[32\] a permanently disabled " "Pin gpio\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[33\] a permanently disabled " "Pin gpio\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[34\] a permanently disabled " "Pin gpio\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[35\] a permanently disabled " "Pin gpio\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[0\] a permanently disabled " "Pin arduino_io\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[1\] a permanently disabled " "Pin arduino_io\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[2\] a permanently disabled " "Pin arduino_io\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[3\] a permanently disabled " "Pin arduino_io\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[4\] a permanently disabled " "Pin arduino_io\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[5\] a permanently disabled " "Pin arduino_io\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[6\] a permanently disabled " "Pin arduino_io\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[7\] a permanently disabled " "Pin arduino_io\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[8\] a permanently disabled " "Pin arduino_io\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[8\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[9\] a permanently disabled " "Pin arduino_io\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[9\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[10\] a permanently disabled " "Pin arduino_io\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[10\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[11\] a permanently disabled " "Pin arduino_io\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[11\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[12\] a permanently disabled " "Pin arduino_io\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[12\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[13\] a permanently disabled " "Pin arduino_io\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[13\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_sda a permanently disabled " "Pin arduino_sda has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_sda } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_sda" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_scl a permanently disabled " "Pin arduino_scl has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_scl } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_scl" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "c10_m10_io\[0\] a permanently disabled " "Pin c10_m10_io\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "c10_m10_io\[1\] a permanently disabled " "Pin c10_m10_io\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "c10_m10_io\[2\] a permanently disabled " "Pin c10_m10_io\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "c10_m10_io\[3\] a permanently disabled " "Pin c10_m10_io\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763553949554 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1763553949554 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/vhdl/projetofinal/FPGAEncrypt/output_files/FPGAEncrypt.fit.smsg " "Generated suppressed messages file C:/vhdl/projetofinal/FPGAEncrypt/output_files/FPGAEncrypt.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1763553950375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6296 " "Peak virtual memory: 6296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763553953565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 09:05:53 2025 " "Processing ended: Wed Nov 19 09:05:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763553953565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763553953565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:22 " "Total CPU time (on all processors): 00:04:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763553953565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763553953565 ""}
