

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Sun Mar 28 21:17:46 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mac_vivado_dma32_w32
* Solution:       mac_vivado_acc
* Product family: virtex7
* Target device:  xc7v2000t-flg1925-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.871 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        ?|        ?|         2|          -|          -|     ?|    no    |
        |- Loop 2     |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |        ?|        ?|         3|          -|          -|     ?|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      6|        0|      370|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      185|    -|
|Register             |        -|      -|      386|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      6|      386|      555|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |      646|    540|   610800|   305400|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |  100|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     2584|   2160|  2443200|  1221600|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |in_rem_2_fu_184_p2       |     *    |      3|  0|  21|          32|          32|
    |mul_ln95_fu_262_p2       |     *    |      3|  0|  21|          32|          32|
    |acc_fu_274_p2            |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_320_p2            |     +    |      0|  0|  20|          13|           2|
    |i_fu_195_p2              |     +    |      0|  0|  39|          32|           1|
    |in_rem_fu_256_p2         |     +    |      0|  0|  39|          32|          14|
    |vector_index_fu_280_p2   |     +    |      0|  0|  39|          32|           2|
    |vector_number_fu_309_p2  |     +    |      0|  0|  39|          32|           1|
    |icmp_ln100_fu_286_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln75_fu_190_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln86_fu_211_p2      |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln89_fu_217_p2      |   icmp   |      0|  0|  18|          32|          13|
    |icmp_ln92_fu_235_p2      |   icmp   |      0|  0|  13|          13|          13|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |or_ln95_fu_245_p2        |    or    |      0|  0|  13|          13|           1|
    |in_len_fu_227_p3         |  select  |      0|  0|  13|           1|          12|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      6|  0| 370|         393|         221|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |acc_0_i_fu_46          |   9|          2|   32|         64|
    |ap_NS_fsm              |  41|          8|    1|          8|
    |ap_done                |   9|          2|    1|          2|
    |i1_0_i_reg_162         |   9|          2|   13|         26|
    |i_0_i_reg_141          |   9|          2|   32|         64|
    |in_rem_0_i_reg_152     |   9|          2|   32|         64|
    |mac_len_blk_n          |   9|          2|    1|          2|
    |mac_len_out_blk_n      |   9|          2|    1|          2|
    |mac_vec_blk_n          |   9|          2|    1|          2|
    |mac_vec_out_blk_n      |   9|          2|    1|          2|
    |p_inbuff_V_address0    |  15|          3|   13|         39|
    |p_outbuff_V_address0   |  15|          3|    7|         21|
    |p_outbuff_V_d0         |  15|          3|   32|         96|
    |vector_index_1_fu_54   |   9|          2|   32|         64|
    |vector_number_1_fu_50  |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 185|         39|  231|        520|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |acc_0_i_fu_46          |  32|   0|   32|          0|
    |ap_CS_fsm              |   7|   0|    7|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i1_0_i_reg_162         |  13|   0|   13|          0|
    |i_0_i_reg_141          |  32|   0|   32|          0|
    |i_reg_340              |  32|   0|   32|          0|
    |in_len_reg_379         |  13|   0|   13|          0|
    |in_rem_0_i_reg_152     |  32|   0|   32|          0|
    |in_rem_2_reg_331       |  32|   0|   32|          0|
    |mac_len_read_reg_326   |  32|   0|   32|          0|
    |mul_ln95_reg_402       |  32|   0|   32|          0|
    |sext_ln76_reg_345      |  64|   0|   64|          0|
    |vector_index_1_fu_54   |  32|   0|   32|          0|
    |vector_number_1_fu_50  |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 386|   0|  386|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    compute   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    compute   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    compute   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    compute   | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |    compute   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    compute   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    compute   | return value |
|p_inbuff_V_address0   | out |   13|  ap_memory |  p_inbuff_V  |     array    |
|p_inbuff_V_ce0        | out |    1|  ap_memory |  p_inbuff_V  |     array    |
|p_inbuff_V_q0         |  in |   32|  ap_memory |  p_inbuff_V  |     array    |
|p_inbuff_V_address1   | out |   13|  ap_memory |  p_inbuff_V  |     array    |
|p_inbuff_V_ce1        | out |    1|  ap_memory |  p_inbuff_V  |     array    |
|p_inbuff_V_q1         |  in |   32|  ap_memory |  p_inbuff_V  |     array    |
|mac_vec_dout          |  in |   32|   ap_fifo  |    mac_vec   |    pointer   |
|mac_vec_empty_n       |  in |    1|   ap_fifo  |    mac_vec   |    pointer   |
|mac_vec_read          | out |    1|   ap_fifo  |    mac_vec   |    pointer   |
|mac_len_dout          |  in |   32|   ap_fifo  |    mac_len   |    pointer   |
|mac_len_empty_n       |  in |    1|   ap_fifo  |    mac_len   |    pointer   |
|mac_len_read          | out |    1|   ap_fifo  |    mac_len   |    pointer   |
|p_outbuff_V_address0  | out |    7|  ap_memory |  p_outbuff_V |     array    |
|p_outbuff_V_ce0       | out |    1|  ap_memory |  p_outbuff_V |     array    |
|p_outbuff_V_we0       | out |    1|  ap_memory |  p_outbuff_V |     array    |
|p_outbuff_V_d0        | out |   32|  ap_memory |  p_outbuff_V |     array    |
|mac_vec_out_din       | out |   32|   ap_fifo  |  mac_vec_out |    pointer   |
|mac_vec_out_full_n    |  in |    1|   ap_fifo  |  mac_vec_out |    pointer   |
|mac_vec_out_write     | out |    1|   ap_fifo  |  mac_vec_out |    pointer   |
|mac_len_out_din       | out |   32|   ap_fifo  |  mac_len_out |    pointer   |
|mac_len_out_full_n    |  in |    1|   ap_fifo  |  mac_len_out |    pointer   |
|mac_len_out_write     | out |    1|   ap_fifo  |  mac_len_out |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 4 
6 --> 7 
7 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.87>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_len, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_vec, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.39ns)   --->   "%mac_vec_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mac_vec)" [../src/espacc.cc:67]   --->   Operation 10 'read' 'mac_vec_read' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (2.39ns)   --->   "%mac_len_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mac_len)" [../src/espacc.cc:68]   --->   Operation 11 'read' 'mac_len_read' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_vec_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mac_vec_out, i32 %mac_vec_read)" [../src/espacc.cc:67]   --->   Operation 13 'write' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_len_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mac_len_out, i32 %mac_len_read)" [../src/espacc.cc:68]   --->   Operation 15 'write' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (5.48ns)   --->   "%in_rem_2 = mul i32 %mac_len_read, %mac_vec_read" [../src/espacc.cc:73]   --->   Operation 16 'mul' 'in_rem_2' <Predicate = true> <Delay = 5.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "br label %0" [../src/espacc.cc:75]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0_i = phi i32 [ 0, %entry ], [ %i, %1 ]"   --->   Operation 18 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.26ns)   --->   "%icmp_ln75 = icmp eq i32 %i_0_i, %in_rem_2" [../src/espacc.cc:75]   --->   Operation 19 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.51ns)   --->   "%i = add nsw i32 %i_0_i, 1" [../src/espacc.cc:75]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %.preheader.i.preheader, label %1" [../src/espacc.cc:75]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i32 %i_0_i to i64" [../src/espacc.cc:76]   --->   Operation 22 'sext' 'sext_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_inbuff_V_addr = getelementptr [6400 x i32]* %p_inbuff_V, i64 0, i64 %sext_ln76" [../src/espacc.cc:76]   --->   Operation 23 'getelementptr' 'p_inbuff_V_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.26ns)   --->   "%p_inbuff_V_load = load i32* %p_inbuff_V_addr, align 4" [../src/espacc.cc:76]   --->   Operation 24 'load' 'p_inbuff_V_load' <Predicate = (!icmp_ln75)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%acc_0_i = alloca i32"   --->   Operation 25 'alloca' 'acc_0_i' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%vector_number_1 = alloca i32"   --->   Operation 26 'alloca' 'vector_number_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%vector_index_1 = alloca i32"   --->   Operation 27 'alloca' 'vector_index_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.85ns)   --->   "store i32 0, i32* %vector_index_1" [../src/espacc.cc:86]   --->   Operation 28 'store' <Predicate = (icmp_ln75)> <Delay = 0.85>
ST_2 : Operation 29 [1/1] (0.85ns)   --->   "store i32 0, i32* %vector_number_1" [../src/espacc.cc:86]   --->   Operation 29 'store' <Predicate = (icmp_ln75)> <Delay = 0.85>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "store i32 0, i32* %acc_0_i" [../src/espacc.cc:86]   --->   Operation 30 'store' <Predicate = (icmp_ln75)> <Delay = 0.85>
ST_2 : Operation 31 [1/1] (0.85ns)   --->   "br label %.preheader.i" [../src/espacc.cc:86]   --->   Operation 31 'br' <Predicate = (icmp_ln75)> <Delay = 0.85>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 32 [1/2] (2.26ns)   --->   "%p_inbuff_V_load = load i32* %p_inbuff_V_addr, align 4" [../src/espacc.cc:76]   --->   Operation 32 'load' 'p_inbuff_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_outbuff_V_addr = getelementptr [100 x i32]* %p_outbuff_V, i64 0, i64 %sext_ln76" [../src/espacc.cc:76]   --->   Operation 33 'getelementptr' 'p_outbuff_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.26ns)   --->   "store i32 %p_inbuff_V_load, i32* %p_outbuff_V_addr, align 4" [../src/espacc.cc:76]   --->   Operation 34 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %0" [../src/espacc.cc:75]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.88>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%in_rem_0_i = phi i32 [ %in_rem, %6 ], [ %in_rem_2, %.preheader.i.preheader ]"   --->   Operation 36 'phi' 'in_rem_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.26ns)   --->   "%icmp_ln86 = icmp sgt i32 %in_rem_0_i, 0" [../src/espacc.cc:86]   --->   Operation 37 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %2, label %.exit" [../src/espacc.cc:86]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.26ns)   --->   "%icmp_ln89 = icmp sgt i32 %in_rem_0_i, 6400" [../src/espacc.cc:89]   --->   Operation 39 'icmp' 'icmp_ln89' <Predicate = (icmp_ln86)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %in_rem_0_i to i13" [../src/espacc.cc:86]   --->   Operation 40 'trunc' 'trunc_ln86' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.62ns)   --->   "%in_len = select i1 %icmp_ln89, i13 -1792, i13 %trunc_ln86" [../src/espacc.cc:89]   --->   Operation 41 'select' 'in_len' <Predicate = (icmp_ln86)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.85ns)   --->   "br label %3" [../src/espacc.cc:92]   --->   Operation 42 'br' <Predicate = (icmp_ln86)> <Delay = 0.85>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 43 'ret' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.26>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%i1_0_i = phi i13 [ 0, %2 ], [ %i_1, %._crit_edge.i ]"   --->   Operation 44 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.06ns)   --->   "%icmp_ln92 = icmp ult i13 %i1_0_i, %in_len" [../src/espacc.cc:92]   --->   Operation 45 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %4, label %6" [../src/espacc.cc:92]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i13 %i1_0_i to i64" [../src/espacc.cc:95]   --->   Operation 47 'zext' 'zext_ln95' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln95 = or i13 %i1_0_i, 1" [../src/espacc.cc:95]   --->   Operation 48 'or' 'or_ln95' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i13 %or_ln95 to i64" [../src/espacc.cc:95]   --->   Operation 49 'zext' 'zext_ln95_1' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%p_inbuff_V_addr_1 = getelementptr [6400 x i32]* %p_inbuff_V, i64 0, i64 %zext_ln95" [../src/espacc.cc:95]   --->   Operation 50 'getelementptr' 'p_inbuff_V_addr_1' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (2.26ns)   --->   "%p_inbuff_V_load_1 = load i32* %p_inbuff_V_addr_1, align 4" [../src/espacc.cc:95]   --->   Operation 51 'load' 'p_inbuff_V_load_1' <Predicate = (icmp_ln92)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_inbuff_V_addr_2 = getelementptr [6400 x i32]* %p_inbuff_V, i64 0, i64 %zext_ln95_1" [../src/espacc.cc:95]   --->   Operation 52 'getelementptr' 'p_inbuff_V_addr_2' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (2.26ns)   --->   "%p_inbuff_V_load_2 = load i32* %p_inbuff_V_addr_2, align 4" [../src/espacc.cc:95]   --->   Operation 53 'load' 'p_inbuff_V_load_2' <Predicate = (icmp_ln92)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 54 [1/1] (1.51ns)   --->   "%in_rem = add nsw i32 %in_rem_0_i, -6400" [../src/espacc.cc:86]   --->   Operation 54 'add' 'in_rem' <Predicate = (!icmp_ln92)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader.i" [../src/espacc.cc:86]   --->   Operation 55 'br' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.74>
ST_6 : Operation 56 [1/2] (2.26ns)   --->   "%p_inbuff_V_load_1 = load i32* %p_inbuff_V_addr_1, align 4" [../src/espacc.cc:95]   --->   Operation 56 'load' 'p_inbuff_V_load_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 57 [1/2] (2.26ns)   --->   "%p_inbuff_V_load_2 = load i32* %p_inbuff_V_addr_2, align 4" [../src/espacc.cc:95]   --->   Operation 57 'load' 'p_inbuff_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 58 [1/1] (5.48ns)   --->   "%mul_ln95 = mul i32 %p_inbuff_V_load_1, %p_inbuff_V_load_2" [../src/espacc.cc:95]   --->   Operation 58 'mul' 'mul_ln95' <Predicate = true> <Delay = 5.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 3.78>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%acc_0_i_load = load i32* %acc_0_i" [../src/espacc.cc:95]   --->   Operation 59 'load' 'acc_0_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%vector_index_1_load = load i32* %vector_index_1" [../src/espacc.cc:97]   --->   Operation 60 'load' 'vector_index_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.51ns)   --->   "%acc = add i32 %acc_0_i_load, %mul_ln95" [../src/espacc.cc:95]   --->   Operation 61 'add' 'acc' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (1.51ns)   --->   "%vector_index = add i32 %vector_index_1_load, 2" [../src/espacc.cc:97]   --->   Operation 62 'add' 'vector_index' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (1.26ns)   --->   "%icmp_ln100 = icmp eq i32 %vector_index, %mac_len_read" [../src/espacc.cc:100]   --->   Operation 63 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %5, label %.._crit_edge.i_crit_edge" [../src/espacc.cc:100]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.85ns)   --->   "store i32 %vector_index, i32* %vector_index_1" [../src/espacc.cc:100]   --->   Operation 65 'store' <Predicate = (!icmp_ln100)> <Delay = 0.85>
ST_7 : Operation 66 [1/1] (0.85ns)   --->   "store i32 %acc, i32* %acc_0_i" [../src/espacc.cc:100]   --->   Operation 66 'store' <Predicate = (!icmp_ln100)> <Delay = 0.85>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [../src/espacc.cc:100]   --->   Operation 67 'br' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%vector_number_1_load = load i32* %vector_number_1" [../src/espacc.cc:105]   --->   Operation 68 'load' 'vector_number_1_load' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i32 %vector_number_1_load to i64" [../src/espacc.cc:101]   --->   Operation 69 'zext' 'zext_ln101' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%p_outbuff_V_addr_1 = getelementptr [100 x i32]* %p_outbuff_V, i64 0, i64 %zext_ln101" [../src/espacc.cc:101]   --->   Operation 70 'getelementptr' 'p_outbuff_V_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (2.26ns)   --->   "store i32 %acc, i32* %p_outbuff_V_addr_1, align 4" [../src/espacc.cc:101]   --->   Operation 71 'store' <Predicate = (icmp_ln100)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 72 [1/1] (1.51ns)   --->   "%vector_number = add i32 %vector_number_1_load, 1" [../src/espacc.cc:105]   --->   Operation 72 'add' 'vector_number' <Predicate = (icmp_ln100)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.85ns)   --->   "store i32 0, i32* %vector_index_1" [../src/espacc.cc:106]   --->   Operation 73 'store' <Predicate = (icmp_ln100)> <Delay = 0.85>
ST_7 : Operation 74 [1/1] (0.85ns)   --->   "store i32 %vector_number, i32* %vector_number_1" [../src/espacc.cc:106]   --->   Operation 74 'store' <Predicate = (icmp_ln100)> <Delay = 0.85>
ST_7 : Operation 75 [1/1] (0.85ns)   --->   "store i32 0, i32* %acc_0_i" [../src/espacc.cc:106]   --->   Operation 75 'store' <Predicate = (icmp_ln100)> <Delay = 0.85>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [../src/espacc.cc:106]   --->   Operation 76 'br' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.32ns)   --->   "%i_1 = add i13 %i1_0_i, 2" [../src/espacc.cc:92]   --->   Operation 77 'add' 'i_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "br label %3" [../src/espacc.cc:92]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_inbuff_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ mac_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mac_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outbuff_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mac_vec_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mac_len_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
mac_vec_read         (read         ) [ 00000000]
mac_len_read         (read         ) [ 00111111]
specinterface_ln0    (specinterface) [ 00000000]
write_ln67           (write        ) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
write_ln68           (write        ) [ 00000000]
in_rem_2             (mul          ) [ 00111111]
br_ln75              (br           ) [ 01110000]
i_0_i                (phi          ) [ 00100000]
icmp_ln75            (icmp         ) [ 00110000]
i                    (add          ) [ 01110000]
br_ln75              (br           ) [ 00000000]
sext_ln76            (sext         ) [ 00010000]
p_inbuff_V_addr      (getelementptr) [ 00010000]
acc_0_i              (alloca       ) [ 00111111]
vector_number_1      (alloca       ) [ 00111111]
vector_index_1       (alloca       ) [ 00111111]
store_ln86           (store        ) [ 00000000]
store_ln86           (store        ) [ 00000000]
store_ln86           (store        ) [ 00000000]
br_ln86              (br           ) [ 00111111]
p_inbuff_V_load      (load         ) [ 00000000]
p_outbuff_V_addr     (getelementptr) [ 00000000]
store_ln76           (store        ) [ 00000000]
br_ln75              (br           ) [ 01110000]
in_rem_0_i           (phi          ) [ 00001111]
icmp_ln86            (icmp         ) [ 00001111]
br_ln86              (br           ) [ 00000000]
icmp_ln89            (icmp         ) [ 00000000]
trunc_ln86           (trunc        ) [ 00000000]
in_len               (select       ) [ 00000111]
br_ln92              (br           ) [ 00001111]
ret_ln0              (ret          ) [ 00000000]
i1_0_i               (phi          ) [ 00000111]
icmp_ln92            (icmp         ) [ 00001111]
br_ln92              (br           ) [ 00000000]
zext_ln95            (zext         ) [ 00000000]
or_ln95              (or           ) [ 00000000]
zext_ln95_1          (zext         ) [ 00000000]
p_inbuff_V_addr_1    (getelementptr) [ 00000010]
p_inbuff_V_addr_2    (getelementptr) [ 00000010]
in_rem               (add          ) [ 00101111]
br_ln86              (br           ) [ 00101111]
p_inbuff_V_load_1    (load         ) [ 00000000]
p_inbuff_V_load_2    (load         ) [ 00000000]
mul_ln95             (mul          ) [ 00000001]
acc_0_i_load         (load         ) [ 00000000]
vector_index_1_load  (load         ) [ 00000000]
acc                  (add          ) [ 00000000]
vector_index         (add          ) [ 00000000]
icmp_ln100           (icmp         ) [ 00001111]
br_ln100             (br           ) [ 00000000]
store_ln100          (store        ) [ 00000000]
store_ln100          (store        ) [ 00000000]
br_ln100             (br           ) [ 00000000]
vector_number_1_load (load         ) [ 00000000]
zext_ln101           (zext         ) [ 00000000]
p_outbuff_V_addr_1   (getelementptr) [ 00000000]
store_ln101          (store        ) [ 00000000]
vector_number        (add          ) [ 00000000]
store_ln106          (store        ) [ 00000000]
store_ln106          (store        ) [ 00000000]
store_ln106          (store        ) [ 00000000]
br_ln106             (br           ) [ 00000000]
i_1                  (add          ) [ 00001111]
br_ln92              (br           ) [ 00001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_inbuff_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inbuff_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mac_vec">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_vec"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mac_len">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_len"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_outbuff_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outbuff_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mac_vec_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_vec_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mac_len_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_len_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="acc_0_i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_0_i/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="vector_number_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vector_number_1/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="vector_index_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vector_index_1/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mac_vec_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mac_vec_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="mac_len_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mac_len_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln67_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln68_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_inbuff_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inbuff_V_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="13" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="128" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="129" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
<pin id="131" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inbuff_V_load/2 p_inbuff_V_load_1/5 p_inbuff_V_load_2/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="p_outbuff_V_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="1"/>
<pin id="103" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outbuff_V_addr/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 store_ln101/7 "/>
</bind>
</comp>

<comp id="113" class="1004" name="p_inbuff_V_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="13" slack="0"/>
<pin id="117" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inbuff_V_addr_1/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_inbuff_V_addr_2_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="13" slack="0"/>
<pin id="125" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inbuff_V_addr_2/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_outbuff_V_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outbuff_V_addr_1/7 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_0_i_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_0_i_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="in_rem_0_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_rem_0_i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="in_rem_0_i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="32" slack="2"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_rem_0_i/4 "/>
</bind>
</comp>

<comp id="162" class="1005" name="i1_0_i_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="1"/>
<pin id="164" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="i1_0_i_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="13" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 store_ln106/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 store_ln106/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="in_rem_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="in_rem_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln75_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="1"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln76_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln86_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln86_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln89_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln86_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="in_len_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="13" slack="0"/>
<pin id="230" dir="0" index="2" bw="13" slack="0"/>
<pin id="231" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_len/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln92_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="13" slack="0"/>
<pin id="237" dir="0" index="1" bw="13" slack="1"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln95_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="13" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="or_ln95_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="0" index="1" bw="13" slack="0"/>
<pin id="248" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln95/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln95_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="13" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_1/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="in_rem_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="14" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_rem/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="mul_ln95_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln95/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="acc_0_i_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="4"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_i_load/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="vector_index_1_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="4"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vector_index_1_load/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="acc_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="vector_index_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vector_index/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln100_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="5"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln100_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="4"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln100_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="4"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="vector_number_1_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="4"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vector_number_1_load/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln101_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="vector_number_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vector_number/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln106_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="4"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="i_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="13" slack="2"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="326" class="1005" name="mac_len_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="5"/>
<pin id="328" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mac_len_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="in_rem_2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_rem_2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="i_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="345" class="1005" name="sext_ln76_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="1"/>
<pin id="347" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76 "/>
</bind>
</comp>

<comp id="350" class="1005" name="p_inbuff_V_addr_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="13" slack="1"/>
<pin id="352" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_inbuff_V_addr "/>
</bind>
</comp>

<comp id="355" class="1005" name="acc_0_i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_0_i "/>
</bind>
</comp>

<comp id="362" class="1005" name="vector_number_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="vector_number_1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="vector_index_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="vector_index_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="in_len_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="13" slack="1"/>
<pin id="381" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_len "/>
</bind>
</comp>

<comp id="387" class="1005" name="p_inbuff_V_addr_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="13" slack="1"/>
<pin id="389" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_inbuff_V_addr_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="p_inbuff_V_addr_2_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="13" slack="1"/>
<pin id="394" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_inbuff_V_addr_2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="in_rem_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_rem "/>
</bind>
</comp>

<comp id="402" class="1005" name="mul_ln95_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln95 "/>
</bind>
</comp>

<comp id="410" class="1005" name="i_1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="13" slack="1"/>
<pin id="412" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="30" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="30" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="58" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="64" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="93" pin="3"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="161"><net_src comp="155" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="64" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="58" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="145" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="145" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="145" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="155" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="155" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="155" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="217" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="223" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="166" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="166" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="249"><net_src comp="166" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="260"><net_src comp="152" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="93" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="93" pin="7"/><net_sink comp="262" pin=1"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="274" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="284"><net_src comp="271" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="20" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="280" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="274" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="313"><net_src comp="301" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="30" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="162" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="64" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="334"><net_src comp="184" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="343"><net_src comp="195" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="348"><net_src comp="201" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="353"><net_src comp="86" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="358"><net_src comp="46" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="365"><net_src comp="50" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="372"><net_src comp="54" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="382"><net_src comp="227" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="390"><net_src comp="113" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="395"><net_src comp="121" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="400"><net_src comp="256" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="405"><net_src comp="262" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="413"><net_src comp="320" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="166" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_outbuff_V | {3 7 }
	Port: mac_vec_out | {1 }
	Port: mac_len_out | {1 }
 - Input state : 
	Port: compute : p_inbuff_V | {2 3 5 6 }
	Port: compute : mac_vec | {1 }
	Port: compute : mac_len | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln75 : 1
		i : 1
		br_ln75 : 2
		sext_ln76 : 1
		p_inbuff_V_addr : 2
		p_inbuff_V_load : 3
		store_ln86 : 1
		store_ln86 : 1
		store_ln86 : 1
	State 3
		store_ln76 : 1
	State 4
		icmp_ln86 : 1
		br_ln86 : 2
		icmp_ln89 : 1
		trunc_ln86 : 1
		in_len : 2
	State 5
		icmp_ln92 : 1
		br_ln92 : 2
		zext_ln95 : 1
		or_ln95 : 1
		zext_ln95_1 : 1
		p_inbuff_V_addr_1 : 2
		p_inbuff_V_load_1 : 3
		p_inbuff_V_addr_2 : 2
		p_inbuff_V_load_2 : 3
	State 6
		mul_ln95 : 1
	State 7
		acc : 1
		vector_index : 1
		icmp_ln100 : 2
		br_ln100 : 3
		store_ln100 : 2
		store_ln100 : 2
		zext_ln101 : 1
		p_outbuff_V_addr_1 : 2
		store_ln101 : 3
		vector_number : 1
		store_ln106 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |         i_fu_195        |    0    |    0    |    39   |
|          |      in_rem_fu_256      |    0    |    0    |    39   |
|    add   |        acc_fu_274       |    0    |    0    |    39   |
|          |   vector_index_fu_280   |    0    |    0    |    39   |
|          |   vector_number_fu_309  |    0    |    0    |    39   |
|          |        i_1_fu_320       |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln75_fu_190    |    0    |    0    |    18   |
|          |     icmp_ln86_fu_211    |    0    |    0    |    18   |
|   icmp   |     icmp_ln89_fu_217    |    0    |    0    |    18   |
|          |     icmp_ln92_fu_235    |    0    |    0    |    13   |
|          |    icmp_ln100_fu_286    |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|    mul   |     in_rem_2_fu_184     |    3    |    0    |    21   |
|          |     mul_ln95_fu_262     |    3    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|  select  |      in_len_fu_227      |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|   read   | mac_vec_read_read_fu_58 |    0    |    0    |    0    |
|          | mac_len_read_read_fu_64 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln67_write_fu_70 |    0    |    0    |    0    |
|          |  write_ln68_write_fu_78 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |     sext_ln76_fu_201    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln86_fu_223    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln95_fu_240    |    0    |    0    |    0    |
|   zext   |    zext_ln95_1_fu_251   |    0    |    0    |    0    |
|          |    zext_ln101_fu_304    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    or    |      or_ln95_fu_245     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    6    |    0    |   355   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     acc_0_i_reg_355     |   32   |
|      i1_0_i_reg_162     |   13   |
|      i_0_i_reg_141      |   32   |
|       i_1_reg_410       |   13   |
|        i_reg_340        |   32   |
|      in_len_reg_379     |   13   |
|    in_rem_0_i_reg_152   |   32   |
|     in_rem_2_reg_331    |   32   |
|      in_rem_reg_397     |   32   |
|   mac_len_read_reg_326  |   32   |
|     mul_ln95_reg_402    |   32   |
|p_inbuff_V_addr_1_reg_387|   13   |
|p_inbuff_V_addr_2_reg_392|   13   |
| p_inbuff_V_addr_reg_350 |   13   |
|    sext_ln76_reg_345    |   64   |
|  vector_index_1_reg_369 |   32   |
| vector_number_1_reg_362 |   32   |
+-------------------------+--------+
|          Total          |   462  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   4  |  13  |   52   ||    21   |
|  grp_access_fu_93 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_106 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_106 |  p1  |   2  |  32  |   64   ||    9    |
|   i1_0_i_reg_162  |  p0  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   156  ||  4.403  ||    57   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   355  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   57   |
|  Register |    -   |    -   |   462  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   462  |   412  |
+-----------+--------+--------+--------+--------+
