"C:/Efinity/2024.1/bin/efx_map" --project "Lab1" --root "top_soc" --write-efx-verilog "C:/Efinity/Embedded/Lab1/outflow/Lab1.map.v" --write-premap-module "C:/Efinity/Embedded/Lab1/outflow/Lab1.elab.vdb" --binary-db "C:/Efinity/Embedded/Lab1/outflow/Lab1.vdb" --device "T20Q144" --family "Trion" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "C:/Efinity/Embedded/Lab1/work_syn" --output-dir "C:/Efinity/Embedded/Lab1/outflow" --project-xml "C:/Efinity/Embedded/Lab1/Lab1.xml" --I "C:/Efinity/Embedded/Lab1" --I "C:/Efinity/Embedded/Lab1/ip/soc"