## This is a most popular repository list for Verilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 3813 | 880 | 82 | 1 year, 5 months ago | [picorv32](https://github.com/YosysHQ/picorv32)/1 | PicoRV32 - A Size-Optimized RISC-V CPU |
| 2789 | 1044 | 33 | 4 years ago | [e200_opensource](https://github.com/SI-RISCV/e200_opensource)/2 | Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2 |
| 2779 | 795 | 136 | 9 months ago | [verilog-ethernet](https://github.com/alexforencich/verilog-ethernet)/3 | Verilog Ethernet components for FPGA implementation |
| 2446 | 318 | 7 | 4 months ago | [darkriscv](https://github.com/darklife/darkriscv)/4 | opensouce RISC-V cpu core implemented in Verilog from scratch in one night! |
| 2297 | 743 | 473 | 5 hours ago | [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD)/5 | OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/ |
| 2081 | 492 | 124 | 2 years ago | [corundum](https://github.com/corundum/corundum)/6 | Open source FPGA-based NIC and platform for in-network compute |
| 1987 | 624 | 201 | 7 years ago | [hw](https://github.com/nvdla/hw)/7 | RTL, Cmodel, and testbench for NVDLA |
| 1973 | 593 | 24 | 3 years ago | [wujian100_open](https://github.com/XUANTIE-RV/wujian100_open)/8 | IC design and development should be fasterï¼Œsimpler and more reliable |
| 1886 | 411 | 0 | 4 months ago | [basic_verilog](https://github.com/pConst/basic_verilog)/9 | Must-have verilog systemverilog modules |
| 1873 | 514 | 64 | 9 months ago | [verilog-axi](https://github.com/alexforencich/verilog-axi)/10 | Verilog AXI components for FPGA implementation |
| 1799 | 1617 | 54 | 2 months ago | [hdl](https://github.com/analogdevicesinc/hdl)/11 | HDL libraries and projects |
| 1798 | 412 | 88 | a month ago | [vortex](https://github.com/vortexgpgpu/vortex)/12 | None |
| 1702 | 235 | 30 | a month ago | [serv](https://github.com/olofk/serv)/13 | SERV - The SErial RISC-V CPU |
| 1660 | 396 | 11 | 3 months ago | [e203_hbirdv2](https://github.com/riscv-mcu/e203_hbirdv2)/14 | The Ultra-Low Power RISC-V Core |
| 1598 | 356 | 3 | a day ago | [pcileech-fpga](https://github.com/ufrisk/pcileech-fpga)/15 | FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software |
| 1592 | 274 | 16 | 4 years ago | [riscv](https://github.com/ultraembedded/riscv)/16 | RISC-V CPU Core (RV32IM) |
| 1483 | 177 | 3 | 3 months ago | [zipcpu](https://github.com/ZipCPU/zipcpu)/17 | A small, light weight, RISC CPU soft core |
| 1464 | 371 | 41 | 1 year, 7 months ago | [verilog-pcie](https://github.com/alexforencich/verilog-pcie)/18 | Verilog PCI express components |
| 1369 | 298 | 31 | 1 year, 6 months ago | [oh](https://github.com/aolofsson/oh)/19 | Verilog library for ASIC and FPGA designers |
| 1350 | 357 | 35 | 1 year, 5 months ago | [openc910](https://github.com/XUANTIE-RV/openc910)/20 | OpenXuantie - OpenC910 Core |
| 1272 | 28 | 8 | 6 days ago | [wireguard-fpga](https://github.com/chili-chips-ba/wireguard-fpga)/21 | Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum! |
| 1260 | 258 | 12 | 3 months ago | [miaow](https://github.com/VerticalResearchGroup/miaow)/22 | An open source GPU based off of the AMD Southern Islands ISA. |
| 1179 | 728 | 68 | 9 days ago | [uhd](https://github.com/EttusResearch/uhd)/23 | The USRPâ„¢ Hardware Driver Repository |
| 1134 | 200 | 22 | 4 years ago | [biriscv](https://github.com/ultraembedded/biriscv)/24 | 32-bit Superscalar RISC-V CPU |
| 1053 | 200 | 2 | 2 years ago | [USB_C_Industrial_Camera_F](https://github.com/circuitvalley/USB_C_Industrial_Camera_FPGA_USB3)/25 | Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source. |
| 1025 | 183 | 144 | 3 days ago | [OpenFPGA](https://github.com/lnis-uofu/OpenFPGA)/26 | An Open-source FPGA IP Generator |
| 1011 | 79 | 3 | 4 years ago | [amiga2000-gfxcard](https://github.com/mntmn/amiga2000-gfxcard)/27 | MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog |
| 999 | 69 | 0 | 6 days ago | [kianRiscV](https://github.com/splinedrive/kianRiscV)/28 | RISC-V XV6/Linux SoC, marchID: 0x2b |
| 996 | 476 | 9 | 7 years ago | [ODriveHardware](https://github.com/odriverobotics/ODriveHardware)/29 | High performance motor control |
| 963 | 71 | 2 | 18 days ago | [Hazard3](https://github.com/Wren6991/Hazard3)/30 | 3-stage RV32IMACZb* processor with debug |
| 854 | 344 | 41 | 1 year, 5 months ago | [riffa](https://github.com/KastnerRG/riffa)/31 | The RIFFA development repository |
| 849 | 226 | 3 | 4 years ago | [cores](https://github.com/ultraembedded/cores)/32 | Various HDL (Verilog) IP Cores |
| 841 | 159 | 2 | 4 years ago | [step_into_mips](https://github.com/lvyufeng/step_into_mips)/33 | ä¸€æ­¥ä¸€æ­¥å†™MIPS CPU |
| 840 | 140 | 12 | 11 months ago | [FPGA-USB-Device](https://github.com/WangXuan95/FPGA-USB-Device)/34 | An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. åŸºäºFPGAçš„USB 1.1 (full-speed) deviceç«¯æ§åˆ¶å™¨ï¼Œå¯å®ç°USBä¸²å£ã€USBæ‘„åƒå¤´ã€USBéŸ³é¢‘ã€Uç›˜ã€USBé”®ç›˜ç­‰è®¾å¤‡ï¼Œåªéœ€è¦3ä¸ªFPGAæ™®é€šIOï¼Œè€Œä¸éœ€è¦é¢å¤–çš„æ¥å£èŠ¯ç‰‡ã€‚ |
| 838 | 203 | 6 | 5 years ago | [open-fpga-verilog-tutoria](https://github.com/Obijuan/open-fpga-verilog-tutorial)/35 | Learn how to design digital systems and synthesize them into an FPGA using only opensource tools |
| 811 | 282 | 16 | 2 months ago | [openwifi-hw](https://github.com/open-sdr/openwifi-hw)/36 | open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware |
| 805 | 231 | 4 | 2 years ago | [FPGA-FOC](https://github.com/WangXuan95/FPGA-FOC)/37 | An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. åŸºäºFPGAçš„FOCæ§åˆ¶å™¨ï¼Œç”¨äºé©±åŠ¨BLDC/PMSMç”µæœºã€‚ |
| 762 | 177 | 0 | 1 year, 11 months ago | [Verilog-Practice](https://github.com/xiaop1/Verilog-Practice)/38 | HDLBits website practices & solutions |
| 711 | 172 | 2 | 1 year, 6 months ago | [pcileech-wifi](https://github.com/ekknod/pcileech-wifi)/39 | pcileech-fpga with wireless card emulation |
| 704 | 109 | 47 | a month ago | [microwatt](https://github.com/antonblanchard/microwatt)/40 | A tiny Open POWER ISA softcore written in VHDL 2008 |
| 699 | 28 | 4 | 2 months ago | [z80-open-silicon](https://github.com/rejunity/z80-open-silicon)/41 | Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80. |
| 698 | 159 | 13 | 4 years ago | [fpu](https://github.com/dawsonjon/fpu)/42 | synthesiseable ieee 754 floating point library in verilog  |
| 677 | 170 | 62 | 4 months ago | [OpenTimer](https://github.com/OpenTimer/OpenTimer)/43 | A High-performance Timing Analysis Tool for VLSI Systems |
| 660 | 188 | 10 | 9 months ago | [verilog-i2c](https://github.com/alexforencich/verilog-i2c)/44 | Verilog I2C interface for FPGA implementation |
| 637 | 189 | 1 | 8 years ago | [mips-cpu](https://github.com/jmahler/mips-cpu)/45 | MIPS CPU implemented in Verilog |
| 620 | 103 | 5 | 5 years ago | [LeFlow](https://github.com/danielholanda/LeFlow)/46 | Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks |
| 619 | 103 | 23 | 4 years ago | [riscv-formal](https://github.com/SymbioticEDA/riscv-formal)/47 | RISC-V Formal Verification Framework |
| 611 | 223 | 1 | 10 years ago | [FPGA-Imaging-Library](https://github.com/dtysky/FPGA-Imaging-Library)/48 | An open source library for image processing on FPGA. |
| 609 | 116 | 5 | 7 months ago | [wb2axip](https://github.com/ZipCPU/wb2axip)/49 | Bus bridges and other odds and ends |
| 602 | 83 | 20 | a day ago | [apicula](https://github.com/YosysHQ/apicula)/50 | Project Apicula ğŸ: bitstream documentation for Gowin FPGAs |
| 602 | 142 | 0 | 7 years ago | [verilog](https://github.com/seldridge/verilog)/51 | Repository for basic (and not so basic) Verilog blocks with high re-use potential |
| 576 | 115 | 3 | 7 years ago | [CNN-FPGA](https://github.com/QShen3/CNN-FPGA)/52 | ä½¿ç”¨Verilogå®ç°çš„CNNæ¨¡å—ï¼Œå¯ä»¥æ–¹ä¾¿çš„åœ¨FPGAé¡¹ç›®ä¸­ä½¿ç”¨ |
| 566 | 154 | 38 | 3 months ago | [mor1kx](https://github.com/openrisc/mor1kx)/53 | mor1kx - an OpenRISC 1000 processor IP core |
| 561 | 112 | 2 | 4 years ago | [CNN-FPGA](https://github.com/omarelhedaby/CNN-FPGA)/54 | Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database |
| 546 | 30 | 10 | 1 year, 1 month ago | [graphics-gremlin](https://github.com/schlae/graphics-gremlin)/55 | Open source retro ISA video card |
| 537 | 149 | 143 | 1 year, 8 months ago | [CFU-Playground](https://github.com/google/CFU-Playground)/56 | Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM).    . . . . .   Online tutorial: https://google.github.io/CFU-Playground/   For reference docs, see the link below. |
| 533 | 34 | 127 | 4 days ago | [ucr-eecs168-lab](https://github.com/sheldonucr/ucr-eecs168-lab)/57 | The lab schedules for EECS168 at UC Riverside |
| 533 | 101 | 4 | 4 years ago | [core_ddr3_controller](https://github.com/ultraembedded/core_ddr3_controller)/58 | A DDR3 memory controller in Verilog for various FPGAs |
| 525 | 401 | 129 | 6 hours ago | [OpenROAD-flow-scripts](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts)/59 | OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/ |
| 515 | 151 | 10 | 9 months ago | [verilog-uart](https://github.com/alexforencich/verilog-uart)/60 | Verilog UART |
| 512 | 29 | 8 | 1 year, 3 months ago | [vroom](https://github.com/MoonbaseOtago/vroom)/61 | VRoom! RISC-V CPU |
| 508 | 61 | 5 | 2 years ago | [VerilogBoy](https://github.com/zephray/VerilogBoy)/62 | A Pi emulating a GameBoy sounds cheap. What about an FPGA? |
| 499 | 49 | 1 | 1 year, 8 days ago | [vdatp](https://github.com/danfoisy/vdatp)/63 | Volumetric Display using an Acoustically Trapped Particle |
| 486 | 140 | 0 | 6 years ago | [AMBA_AXI_AHB_APB](https://github.com/adki/AMBA_AXI_AHB_APB)/64 | AMBA bus lecture material |
| 480 | 60 | 10 | 4 months ago | [Neural-Network-Accelerato](https://github.com/quanzaihh/Neural-Network-Accelerator)/65 | A Convolutional Neural Network Accelerator implementation on FPGA, xilinx ï¼ˆxczu7ev-ffvc1156-2-iï¼‰, The inference of yolov8 took 60ms. |
| 467 | 138 | 18 | 7 years ago | [convolution_network_on_FP](https://github.com/hunterlew/convolution_network_on_FPGA)/66 | CNN acceleration on virtex-7 FPGA with verilog HDL |
| 448 | 45 | 2 | 9 months ago | [RISC-V-Single-Cycle-CPU](https://github.com/T-K-233/RISC-V-Single-Cycle-CPU)/67 | RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel |
| 445 | 208 | 16 | 2 years ago | [openofdm](https://github.com/jhshi/openofdm)/68 | Sythesizable, modular Verilog implementation of 802.11 OFDM decoder. |
| 436 | 103 | 1 | 6 years ago | [AccDNN](https://github.com/IBM/AccDNN)/69 | A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration. |
| 427 | 58 | 0 | 4 months ago | [ASIC-Design-Roadmap](https://github.com/abdelazeem201/ASIC-Design-Roadmap)/70 | The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps â€“ moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges. |
| 417 | 47 | 34 | 5 months ago | [nestang](https://github.com/nand2mario/nestang)/71 | NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards |
| 410 | 109 | 10 | 2 months ago | [icesugar](https://github.com/wuxx/icesugar)/72 | iCESugar FPGA Board (base on iCE40UP5k) |
| 400 | 135 | 0 | 8 months ago | [aes](https://github.com/secworks/aes)/73 | Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys. |
| 398 | 94 | 0 | 5 months ago | [async_fifo](https://github.com/dpretet/async_fifo)/74 | A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog |
| 396 | 56 | 9 | 5 months ago | [UberDDR3](https://github.com/AngeloJacobo/UberDDR3)/75 | Opensource DDR3 Controller |
| 390 | 23 | 42 | 3 years ago | [Digital-IDE](https://github.com/Nitcloud/Digital-IDE)/76 | åœ¨vscodeä¸Šçš„æ•°å­—è®¾è®¡å¼€å‘æ’ä»¶ |
| 389 | 45 | 27 | 6 years ago | [spispy](https://github.com/osresearch/spispy)/77 | An open source SPI flash emulator and monitor |
| 381 | 140 | 16 | 14 years ago | [netfpga](https://github.com/NetFPGA/netfpga)/78 | NetFPGA 1G infrastructure and gateware |
| 375 | 115 | 14 | 1 year, 5 months ago | [openc906](https://github.com/XUANTIE-RV/openc906)/79 | OpenXuantie - OpenC906 Core |
| 373 | 74 | 5 | 3 years ago | [ZYNQ-NVDLA](https://github.com/LeiWang1999/ZYNQ-NVDLA)/80 | NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA. |
| 366 | 69 | 3 | 8 years ago | [ridecore](https://github.com/ridecore/ridecore)/81 | RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL. |
| 366 | 98 | 101 | 1 year, 30 days ago | [caravel](https://github.com/efabless/caravel)/82 | Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space. |
| 365 | 102 | 11 | 3 years ago | [HDL-Bits-Solutions](https://github.com/viduraakalanka/HDL-Bits-Solutions)/83 | This is a repository containing solutions to the problem statements given in HDL Bits website. |
| 364 | 103 | 0 | 8 months ago | [sha256](https://github.com/secworks/sha256)/84 | Hardware implementation of the SHA-256 cryptographic hash function |
| 361 | 73 | 2 | 2 years ago | [FPGAandCNN](https://github.com/suisuisi/FPGAandCNN)/85 | åŸºäºFPGAçš„æ•°å­—è¯†åˆ«-å®æ—¶è§†é¢‘å¤„ç†çš„å®šç‚¹å·ç§¯ç¥ç»ç½‘ç»œå®ç° |
| 360 | 98 | 4 | 2 years ago | [verilog-6502](https://github.com/Arlet/verilog-6502)/86 | A Verilog HDL model of the MOS 6502 CPU |
| 354 | 108 | 8 | 6 years ago | [icezum](https://github.com/FPGAwars/icezum)/87 | :star2: IceZUM Alhambra: an Arduino-like Open FPGA electronic board |
| 351 | 102 | 1 | 8 years ago | [sdram-controller](https://github.com/stffrdhrn/sdram-controller)/88 | Verilog SDRAM memory controller  |
| 350 | 77 | 8 | 3 years ago | [nandland](https://github.com/nandland/nandland)/89 | All code found on nandland is here.  underconstruction.gif |
| 332 | 74 | 22 | 11 months ago | [VeeRwolf](https://github.com/chipsalliance/VeeRwolf)/90 | FuseSoC-based SoC for VeeR EH1 and EL2 |
| 330 | 73 | 2 | 7 years ago | [zet](https://github.com/marmolejo/zet)/91 | Open source implementation of a x86 processor |
| 330 | 51 | 2 | 7 months ago | [sdspi](https://github.com/ZipCPU/sdspi)/92 | SD-Card controller, using either SPI, SDIO, or eMMC interfaces |
| 328 | 53 | 16 | 3 years ago | [Piccolo](https://github.com/bluespec/Piccolo)/93 | RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT) |
| 326 | 79 | 3 | 2 years ago | [FPGA-SDcard-Reader](https://github.com/WangXuan95/FPGA-SDcard-Reader)/94 | An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. åŸºäºFPGAçš„SDå¡è¯»å–å™¨ï¼Œå¯ä»¥ä»FAT16æˆ–FAT32æ ¼å¼çš„SDå¡ä¸­è¯»å–æ–‡ä»¶ã€‚ |
| 325 | 48 | 1 | 7 years ago | [RISC-V-CPU](https://github.com/Evensgn/RISC-V-CPU)/95 | RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL. |
| 324 | 96 | 1 | 2 years ago | [FPGA-CAN](https://github.com/WangXuan95/FPGA-CAN)/96 | An FPGA-based lightweight CAN bus controller. åŸºäºFPGAçš„è½»é‡çº§CANæ€»çº¿æ§åˆ¶å™¨ã€‚ |
| 323 | 89 | 7 | 2 years ago | [FPGA-ftdi245fifo](https://github.com/WangXuan95/FPGA-ftdi245fifo)/97 | An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. ä½¿ç”¨FT232H/FT600èŠ¯ç‰‡è¿›è¡ŒFPGAä¸ç”µè„‘ä¹‹é—´çš„é«˜é€Ÿæ•°æ®ä¼ è¾“ã€‚ |
| 319 | 66 | 11 | 30 days ago | [Colorlight-FPGA-Projects](https://github.com/wuxx/Colorlight-FPGA-Projects)/98 | current focus on Colorlight i5 and i9 & i9plus module |
| 318 | 50 | 1 | 1 year, 10 months ago | [wbuart32](https://github.com/ZipCPU/wbuart32)/99 | A simple, basic, formally verified UART controller |
| 316 | 84 | 58 | 3 months ago | [ao486_MiSTer](https://github.com/MiSTer-devel/ao486_MiSTer)/100 | ao486 port for MiSTer |
| 314 | 91 | 18 | 3 years ago | [Verilog-Generator-of-Neur](https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA)/101 | Verilog Generator of Neural Net Digit Detector for FPGA |
| 312 | 13 | 4 | 1 year, 1 month ago | [Nuked-MD-FPGA](https://github.com/nukeykt/Nuked-MD-FPGA)/102 | Mega Drive/Genesis core written in Verilog |
| 310 | 33 | 0 | 1 year, 1 month ago | [Systolic-array-implementa](https://github.com/abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU)/103 | IC implementation of Systolic Array for TPU |
| 309 | 56 | 0 | a year ago | [DMA-Pcileech](https://github.com/JOKOSAHS/DMA-Pcileech)/104 | DMA-Pcileech-AX200 |
| 307 | 67 | 3 | 1 year, 2 months ago | [fpga_readings](https://github.com/lastweek/fpga_readings)/105 | Recipe for FPGA cooking |
| 305 | 31 | 6 | 2 years ago | [fpga_pio](https://github.com/lawrie/fpga_pio)/106 | An attempt to recreate the RP2040 PIO in an FPGA |
| 302 | 85 | 39 | a month ago | [cheshire](https://github.com/pulp-platform/cheshire)/107 | A minimal Linux-capable 64-bit RISC-V SoC built around CVA6 |
| 296 | 91 | 6 | 1 year, 9 months ago | [neuralNetwork](https://github.com/vipinkmenon/neuralNetwork)/108 | None |
| 295 | 60 | 0 | 1 year, 2 months ago | [FPGA-JPEG-LS-encoder](https://github.com/WangXuan95/FPGA-JPEG-LS-encoder)/109 | An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. åŸºäºFPGAçš„JPEG-LSç¼–ç å™¨ï¼Œå¯å®ç°é«˜å‹ç¼©ç‡çš„æ— æŸ/è¿‘æ— æŸå›¾åƒå‹ç¼©ã€‚ |
| 293 | 213 | 0 | 4 years ago | [fpga](https://github.com/EttusResearch/fpga)/110 | The USRPâ„¢ Hardware Driver FPGA Repository |
| 292 | 121 | 11 | 2 years ago | [xkISP](https://github.com/openasic-org/xkISP)/111 | xkISPï¼šXinkai ISP IP Core (HLS) |
| 291 | 126 | 8 | 11 years ago | [FPGA-Litecoin-Miner](https://github.com/kramble/FPGA-Litecoin-Miner)/112 | A litecoin scrypt miner implemented with FPGA on-chip memory.  |
| 289 | 46 | 5 | 3 years ago | [ice40_ultraplus_examples](https://github.com/damdoy/ice40_ultraplus_examples)/113 | Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation |
| 289 | 46 | 8 | 4 years ago | [Project-Zipline](https://github.com/opencomputeproject/Project-Zipline)/114 | Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm. |
| 287 | 50 | 29 | 6 months ago | [MacroPlacement](https://github.com/TILOS-AI-Institute/MacroPlacement)/115 | Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source |
| 284 | 82 | 0 | a month ago | [Pcileech-DMA-NVMe-VMD](https://github.com/Ptolemaios9/Pcileech-DMA-NVMe-VMD)/116 | Firmware real camouflage through motherboard VMD function.ï¼ˆPcileech-DMAï¼‰ |
| 282 | 47 | 58 | 6 days ago | [jtcores](https://github.com/jotego/jtcores)/117 | FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket |
| 282 | 11 | 33 | 5 months ago | [openfpga-GBC](https://github.com/budude2/openfpga-GBC)/118 | None |
| 282 | 6 | 0 | 6 months ago | [High-Performance-Tensor-P](https://github.com/wqzustc/High-Performance-Tensor-Processing-Engines)/119 | Some Hardware Architectures for GEMM |
| 279 | 79 | 118 | 1 year, 8 months ago | [f4pga-examples](https://github.com/chipsalliance/f4pga-examples)/120 | Example designs showing different ways to use F4PGA toolchains. |
| 278 | 51 | 1 | 7 years ago | [NPU_on_FPGA](https://github.com/cxdzyq1110/NPU_on_FPGA)/121 | åœ¨FPGAä¸Šé¢å®ç°ä¸€ä¸ªNPUè®¡ç®—å•å…ƒã€‚èƒ½å¤Ÿæ‰§è¡ŒçŸ©é˜µè¿ç®—ï¼ˆADD/ADDi/ADDs/MULT/MULTi/DOTç­‰ï¼‰ã€å›¾åƒå¤„ç†è¿ç®—ï¼ˆCONV/POOLç­‰ï¼‰ã€éçº¿æ€§æ˜ å°„ï¼ˆRELU/TANH/SIGMç­‰ï¼‰ã€‚ |
| 277 | 74 | 4 | 6 years ago | [raven-picorv32](https://github.com/efabless/raven-picorv32)/122 | Silicon-validated SoC implementation of the PicoSoc/PicoRV32 |
| 276 | 46 | 0 | 2 years ago | [FPGA-UART](https://github.com/WangXuan95/FPGA-UART)/123 | This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. æœ¬é¡¹ç›®åŒ…å«3ä¸ªç‹¬ç«‹æ¨¡å—ï¼šUARTæ¥æ”¶å™¨ã€UARTå‘é€å™¨ã€UARTè½¬AXI4äº¤äº’å¼è°ƒè¯•å™¨ã€‚ |
| 269 | 65 | 22 | 13 years ago | [fpga_nes](https://github.com/brianbennett/fpga_nes)/124 | FPGA-based Nintendo Entertainment System Emulator |
| 267 | 31 | 20 | 2 months ago | [snestang](https://github.com/nand2mario/snestang)/125 | Super Nintendo Entertainment System for Tang FPGA boards |
| 265 | 25 | 6 | 4 years ago | [twitchcore](https://github.com/geohot/twitchcore)/126 | It's a core. Made on Twitch. |
| 263 | 115 | 4 | 12 years ago | [uvm_axi](https://github.com/funningboy/uvm_axi)/127 | uvm AXI BFM(bus functional model) |
| 263 | 84 | 8 | 3 years ago | [SCALE-MAMBA](https://github.com/KULeuven-COSIC/SCALE-MAMBA)/128 | Repository for the SCALE-MAMBA MPC system |
| 262 | 87 | 4 | 2 years ago | [xk265](https://github.com/openasic-org/xk265)/129 | xk265ï¼šHEVC/H.265 Video Encoder IP Core (RTL) |
| 262 | 81 | 15 | 6 months ago | [libsystemctlm-soc](https://github.com/Xilinx/libsystemctlm-soc)/130 | SystemC/TLM-2.0 Co-simulation framework |
| 261 | 57 | 7 | 6 years ago | [DisplayPort_Verilog](https://github.com/hamsternz/DisplayPort_Verilog)/131 | A Verilog implementation of DisplayPort protocol for FPGAs |
| 258 | 45 | 7 | 3 years ago | [OpenSERDES](https://github.com/SparcLab/OpenSERDES)/132 | Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology. |
| 258 | 49 | 2 | 2 years ago | [ice40-playground](https://github.com/smunaut/ice40-playground)/133 | Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker) |
| 254 | 21 | 6 | 18 days ago | [rhdl](https://github.com/samitbasu/rhdl)/134 | A Hardware Description Language based on the Rust Programming Language |
| 252 | 10 | 16 | 2 years ago | [Analogue_Pocket_Neogeo](https://github.com/Mazamars312/Analogue_Pocket_Neogeo)/135 | Analogue Pocket Neogeo Core compatible with openFPGA |
| 247 | 48 | 7 | 5 years ago | [core_jpeg](https://github.com/ultraembedded/core_jpeg)/136 | High throughput JPEG decoder in Verilog for FPGA |
| 246 | 32 | 1 | 7 years ago | [SimpleVOut](https://github.com/cliffordwolf/SimpleVOut)/137 | A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals |
| 244 | 33 | 1 | 5 years ago | [display_controller](https://github.com/projf/display_controller)/138 | FPGA display controller with support for VGA, DVI, and HDMI. |
| 243 | 77 | 0 | 5 years ago | [RePlAce](https://github.com/The-OpenROAD-Project/RePlAce)/139 | RePlAce global placement tool |
| 241 | 19 | 2 | 3 months ago | [Caster](https://github.com/Modos-Labs/Caster)/140 | Open-source electrophoretics display controller. Mirror of https://gitlab.com/zephray/caster |
| 237 | 39 | 6 | 3 years ago | [usb3_pipe](https://github.com/enjoy-digital/usb3_pipe)/141 | USB3 PIPE interface for Xilinx 7-Series |
| 235 | 45 | 2 | 5 years ago | [usbcorev](https://github.com/avakar/usbcorev)/142 | A full-speed device-side USB peripheral core written in Verilog. |
| 235 | 36 | 3 | 4 years ago | [CNN-Accelerator-VLSI](https://github.com/lirui-shanghaitech/CNN-Accelerator-VLSI)/143 | Convolutional accelerator kernel, target ASIC & FPGA |
| 234 | 49 | 8 | 9 months ago | [soDLA](https://github.com/soDLA-publishment/soDLA)/144 | Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated |
| 231 | 10 | 15 | 2 months ago | [rdpiano](https://github.com/giulioz/rdpiano)/145 | ğŸ¹ Low-level emulator for SA-synthesis pianos plugin |
| 230 | 85 | 9 | 8 years ago | [Convolutional-Neural-Netw](https://github.com/AniketBadhan/Convolutional-Neural-Network)/146 | Implementation of CNN using Verilog |
| 223 | 368 | 107 | 1 year, 30 days ago | [caravel_user_project](https://github.com/efabless/caravel_user_project)/147 | https://caravel-user-project.readthedocs.io |
| 222 | 12 | 3 | 2 years ago | [minimax](https://github.com/gsmecher/minimax)/148 | Minimax: a Compressed-First, Microcoded RISC-V CPU |
| 221 | 52 | 249 | a month ago | [1541ultimate](https://github.com/GideonZ/1541ultimate)/149 | Official GIT archive of 1541 ultimate II sources |
| 220 | 42 | 2 | 17 days ago | [benchmarks](https://github.com/lsils/benchmarks)/150 | EPFL logic synthesis benchmarks |
| 219 | 28 | 88 | 11 months ago | [synlig](https://github.com/chipsalliance/synlig)/151 | SystemVerilog synthesis tool |
| 216 | 75 | 12 | 3 years ago | [spi-slave](https://github.com/nandland/spi-slave)/152 | SPI Slave for FPGA in Verilog and VHDL |
| 216 | 28 | 4 | a day ago | [amiga_replacement_project](https://github.com/nonarkitten/amiga_replacement_project)/153 | This is an attempt to make clean Verilog sources for each chip on the Amiga. |
| 214 | 21 | 2 | 4 years ago | [fedar-f1-rv64im](https://github.com/eminfedar/fedar-f1-rv64im)/154 | 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog. |
| 213 | 19 | 3 | 1 year, 8 months ago | [Transformer-Accelerator-B](https://github.com/Buck008/Transformer-Accelerator-Based-on-FPGA)/155 | You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size of the systolic array can be changed, now it is 16X16.  |
| 213 | 59 | 10 | 6 years ago | [ODIN](https://github.com/ChFrenkel/ODIN)/156 | ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation. |
| 213 | 37 | 0 | 2 years ago | [FPGA-FixedPoint](https://github.com/WangXuan95/FPGA-FixedPoint)/157 | Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline version. ä¸€ä¸ªVerilogå®šç‚¹æ•°åº“ï¼Œæä¾›ç®—æœ¯è¿ç®—ã€ä¸æµ®ç‚¹æ•°çš„äº’ç›¸è½¬æ¢ï¼ŒåŒ…å«å•å‘¨æœŸå’Œæµæ°´çº¿ä¸¤ç§å®ç°ã€‚ |
| 211 | 43 | 10 | 9 months ago | [OpenNoC](https://github.com/RV-BOSC/OpenNoC)/158 | None |
| 210 | 117 | 1 | 5 years ago | [Practical-UVM-Step-By-Ste](https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step)/159 | This is the main repository for all the examples for the book Practical UVM |
| 209 | 27 | 1 | 6 years ago | [tiny-tpu](https://github.com/cameronshinn/tiny-tpu)/160 | Small-scale Tensor Processing Unit built on an FPGA |
| 209 | 13 | 1 | a month ago | [FPGA-CNN-accelerator-base](https://github.com/GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array)/161 | 2023é›†åˆ›èµ›å›½äºŒã€‚åŸºäºè„‰åŠ¨é˜µåˆ—å†™çš„ä¸€ä¸ªç®€å•çš„å·ç§¯å±‚åŠ é€Ÿå™¨ï¼Œæ”¯æŒyolov3-tinyçš„ç¬¬ä¸€å±‚å·ç§¯å±‚è®¡ç®—ï¼Œå¯æ ¹æ®FPGAç«¯DSPèµ„æºçµæ´»è°ƒæ•´è„‰åŠ¨é˜µåˆ—çš„ç»“æ„ä»¥å®ç°ä¸åŒçš„è®¡ç®—æ•ˆç‡ã€‚ |
| 209 | 60 | 2 | 2 years ago | [DetectHumanFaces](https://github.com/WalkerLau/DetectHumanFaces)/162 | Real time face detection based on Arm Cortex-M3 DesignStart and FPGA |
| 206 | 45 | 1 | 3 years ago | [Single_instruction_cycle_](https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS)/163 | é€šè¿‡å­¦ä¹ ã€Šè‡ªå·±åŠ¨æ‰‹å†™CPUã€‹ï¼Œå°†ä¹¦ä¸­å®ç°çš„å…¼å®¹MIPS32æŒ‡ä»¤é›†æ¶æ„çš„å¤„ç†å™¨â€”â€”OpenMIPSï¼ˆäº”çº§æµæ°´çº¿ç»“æ„ï¼‰ï¼Œç®€åŒ–æˆå•æŒ‡ä»¤å‘¨æœŸå®ç°çš„å¤„ç†å™¨ |
| 205 | 64 | 1 | 5 years ago | [schoolMIPS](https://github.com/MIPSfpga/schoolMIPS)/164 | CPU microarchitecture, step by step |
| 203 | 73 | 25 | 1 year, 1 month ago | [open-register-design-tool](https://github.com/Juniper/open-register-design-tool)/165 | Tool to generate register RTL, models, and docs using SystemRDL or JSpec input |
| 201 | 60 | 3 | 3 months ago | [fpganes](https://github.com/strigeus/fpganes)/166 | NES in Verilog |
| 201 | 14 | 18 | 14 days ago | [SiliconRE](https://github.com/furrtek/SiliconRE)/167 | Traces, schematics, and general infos about custom chips reverse-engineered from silicon |
| 200 | 11 | 1 | 6 years ago | [fpga-chip8](https://github.com/pwmarcz/fpga-chip8)/168 | CHIP-8 console on FPGA |
| 199 | 62 | 5 | 6 years ago | [Tang_E203_Mini](https://github.com/Lichee-Pi/Tang_E203_Mini)/169 | LicheeTang èœ‚é¸ŸE203 Core |
| 198 | 36 | 6 | 7 years ago | [TinyFPGA-B-Series](https://github.com/tinyfpga/TinyFPGA-B-Series)/170 | Open source design files for the TinyFPGA B-Series boards.   |
| 196 | 51 | 2 | 6 years ago | [R8051](https://github.com/risclite/R8051)/171 |  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core. |
| 196 | 39 | 0 | 2 years ago | [FPGA-DDR-SDRAM](https://github.com/WangXuan95/FPGA-DDR-SDRAM)/172 | An FPGA-based DDR1 controller. åŸºäºFPGAçš„DDR1æ§åˆ¶å™¨ï¼Œä¸ºä½ç«¯FPGAåµŒå…¥å¼ç³»ç»Ÿæä¾›å»‰ä»·ã€å¤§å®¹é‡çš„å­˜å‚¨ã€‚ |
| 195 | 60 | 1 | 7 years ago | [clacc](https://github.com/taoyilee/clacc)/173 | Deep Learning Accelerator (Convolution Neural Networks) |
| 194 | 29 | 11 | 2 months ago | [icesugar-pro](https://github.com/wuxx/icesugar-pro)/174 | iCESugar series FPGA dev board |
| 193 | 26 | 5 | 3 days ago | [breaks](https://github.com/emu-russia/breaks)/175 | Nintendo Entertainment System (NES) / Famicom / Famiclones chip reversing |
| 193 | 24 | 16 | 2 months ago | [vicii-kawari](https://github.com/randyrossi/vicii-kawari)/176 | Commodore 64 VIC-II 6567/6569 Replacement Project |
| 193 | 16 | 0 | 3 years ago | [fpg1](https://github.com/hrvach/fpg1)/177 | FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console. |
| 193 | 37 | 0 | 2 years ago | [2021_Spring_NCTU_ICLAB](https://github.com/mirkat1206/2021_Spring_NCTU_ICLAB)/178 | NCTU 2021 Spring Integrated Circuit Design Laboratory |
| 192 | 43 | 5 | 5 years ago | [freepdk-45nm](https://github.com/mflowgen/freepdk-45nm)/179 | ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen |
| 190 | 52 | 3 | 1 year, 8 months ago | [cnn_hardware_acclerator_f](https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga)/180 | This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs |
| 189 | 53 | 1 | 13 years ago | [fft-dit-fpga](https://github.com/benreynwar/fft-dit-fpga)/181 | Verilog module for calculation of FFT. |
| 188 | 42 | 1 | 3 years ago | [introduction-to-fpga](https://github.com/ShawnHymel/introduction-to-fpga)/182 | None |
| 187 | 36 | 3 | 2 years ago | [FPGA_QPSK-modem](https://github.com/lauchinyuan/FPGA_QPSK-modem)/183 | A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA |
| 187 | 24 | 0 | 5 days ago | [rvx](https://github.com/rafaelcalcada/rvx)/184 | Open-source RISC-V microcontroller for embedded and FPGA applications |
| 186 | 38 | 6 | 10 hours ago | [iob-cache](https://github.com/IObundle/iob-cache)/185 | Verilog Configurable Cache |
| 186 | 77 | 3 | 8 years ago | [FPGA_Based_CNN](https://github.com/mtmd/FPGA_Based_CNN)/186 | FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform. |
| 186 | 44 | 0 | 12 years ago | [uart](https://github.com/jamieiles/uart)/187 | Verilog UART |
| 185 | 18 | 0 | 1 year, 8 months ago | [usb_cdc](https://github.com/ulixxe/usb_cdc)/188 | Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs |
| 185 | 20 | 0 | 11 years ago | [ez8](https://github.com/zhemao/ez8)/189 | The Easy 8-bit Processor |
| 183 | 11 | 88 | 3 months ago | [filament](https://github.com/cucapra/filament)/190 | Fearless hardware design |
| 183 | 37 | 4 | 3 years ago | [FPGA-peripherals](https://github.com/FPGAwars/FPGA-peripherals)/191 | :seedling: :snowflake: Collection of open-source peripherals in Verilog |
| 182 | 67 | 3 | 1 year, 8 months ago | [cdbus](https://github.com/dukelec/cdbus)/192 | CDBUS (Controller Distributed Bus) Protocol and IP Core |
| 180 | 24 | 0 | 4 years ago | [Fuxi](https://github.com/MaxXSoft/Fuxi)/193 | Fuxi (ä¼ç¾²) is a 32-bit pipelined RISC-V processor written in Chisel3. |
| 180 | 49 | 5 | 6 months ago | [Toooba](https://github.com/bluespec/Toooba)/194 | RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT |
| 179 | 34 | 4 | 3 years ago | [MobileNet-in-FPGA](https://github.com/ZFTurbo/MobileNet-in-FPGA)/195 | Generator of verilog description for FPGA MobileNet implementation |
| 177 | 27 | 0 | 9 years ago | [archexp](https://github.com/zhanghai/archexp)/196 | æµ™æ±Ÿå¤§å­¦è®¡ç®—æœºä½“ç³»ç»“æ„è¯¾ç¨‹å®éªŒ |
| 174 | 22 | 1 | 6 months ago | [vgasim](https://github.com/ZipCPU/vgasim)/197 | A Video display simulator |
| 174 | 77 | 1 | 10 years ago | [or1200](https://github.com/openrisc/or1200)/198 | OpenRISC 1200 implementation |
| 172 | 30 | 1 | 2 years ago | [cnn_accelerator](https://github.com/XueTianyu24/cnn_accelerator)/199 | ã€å…¥é—¨é¡¹ç›®ã€‘åŸºäºPYNQ-Z2å®ç°æ‰‹å†™æ•°å­—è¯†åˆ«å·ç§¯ç¥ç»ç½‘ç»œç¡¬ä»¶åŠ é€Ÿå™¨ |
| 171 | 20 | 28 | 7 days ago | [NanoMig](https://github.com/MiSTle-Dev/NanoMig)/200 | Amiga Minimig ported to the Tang Nano 20k FPGA |
| 171 | 13 | 0 | 1 year, 7 months ago | [tiny-asic-1_58bit-matrix-](https://github.com/rejunity/tiny-asic-1_58bit-matrix-mul)/201 | Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit |
| 171 | 32 | 4 | 1 year, 5 months ago | [fpga-ml-accelerator](https://github.com/thedatabusdotio/fpga-ml-accelerator)/202 | This repository hosts the code for an FPGA based accelerator for convolutional neural networks  |
| 169 | 28 | 2 | 5 years ago | [lpc_sniffer_tpm](https://github.com/denandz/lpc_sniffer_tpm)/203 | A low pin count sniffer for ICEStick - targeting TPM chips |
| 169 | 46 | 11 | a month ago | [corescore](https://github.com/olofk/corescore)/204 | CoreScore |
| 168 | 25 | 6 | 4 years ago | [uart](https://github.com/ben-marshall/uart)/205 | A simple implementation of a UART modem in Verilog. |
| 168 | 80 | 5 | 11 years ago | [DSLogic-hdl](https://github.com/DreamSourceLab/DSLogic-hdl)/206 | An open source FPGA design for DSLogic |
| 168 | 65 | 67 | 1 year, 8 months ago | [fomu-workshop](https://github.com/im-tomu/fomu-workshop)/207 | Support files for participating in a Fomu workshop |
| 168 | 37 | 10 | a month ago | [riscv-formal](https://github.com/YosysHQ/riscv-formal)/208 | RISC-V Formal Verification Framework |
| 167 | 29 | 4 | a month ago | [cpu11](https://github.com/1801BM1/cpu11)/209 | Revengineered ancient PDP-11 CPUs, originals and clones |
| 165 | 14 | 4 | 4 years ago | [icestation-32](https://github.com/dan-rodrigues/icestation-32)/210 | Compact FPGA game console |
| 165 | 82 | 5 | 8 years ago | [Hardware-CNN](https://github.com/alan4186/Hardware-CNN)/211 | A convolutional neural network implemented in hardware (verilog) |
| 165 | 62 | 78 | 6 days ago | [Minimig-AGA_MiSTer](https://github.com/MiSTer-devel/Minimig-AGA_MiSTer)/212 | None |
| 165 | 29 | 0 | 3 years ago | [Verilog-Design-Examples](https://github.com/snbk001/Verilog-Design-Examples)/213 | Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous FIFO, 8x8 Sequential Multiplier |
| 164 | 58 | 7 | 2 years ago | [vsdflow](https://github.com/kunalg123/vsdflow)/214 | VSDFLOW  is  an  automated  solution  to  programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW  is  completely  build  using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic. |
| 163 | 75 | 4 | 1 year, 5 months ago | [opene902](https://github.com/XUANTIE-RV/opene902)/215 | OpenXuantie - OpenE902 Core |
| 163 | 37 | 3 | 2 years ago | [iceGDROM](https://github.com/zeldin/iceGDROM)/216 | An FPGA based GDROM emulator for the Sega Dreamcast |
| 163 | 25 | 4 | 2 years ago | [OpenCGRA](https://github.com/pnnl/OpenCGRA)/217 | OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs. |
| 163 | 22 | 7 | 4 years ago | [DreamcastHDMI](https://github.com/chriz2600/DreamcastHDMI)/218 | Dreamcast HDMI |
| 163 | 35 | 32 | 24 days ago | [DFFRAM](https://github.com/AUCOHL/DFFRAM)/219 | Standard Cell Library based Memory Compiler using FF/Latch cells |
| 162 | 31 | 1 | 4 years ago | [Image-Classification-usin](https://github.com/padhi499/Image-Classification-using-CNN-on-FPGA)/220 | Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN. |
| 162 | 18 | 0 | 2 years ago | [OpenSpike](https://github.com/sfmth/OpenSpike)/221 | Fully opensource spiking neural network accelerator |
| 162 | 34 | 3 | 6 years ago | [riscv_soc](https://github.com/ultraembedded/riscv_soc)/222 | Basic RISC-V Test SoC |
| 161 | 37 | 2 | 1 year, 10 months ago | [dspfilters](https://github.com/ZipCPU/dspfilters)/223 | A collection of demonstration digital filters |
| 161 | 45 | 1 | 8 years ago | [ECE1373_2016_hft_on_fpga](https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga)/224 | High Frequency Trading using Vivado HLS |
| 161 | 34 | 2 | 6 years ago | [MIPS-pipeline-processor](https://github.com/mhyousefi/MIPS-pipeline-processor)/225 | A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding |
| 161 | 83 | 8 | 12 days ago | [NeoGeo_MiSTer](https://github.com/MiSTer-devel/NeoGeo_MiSTer)/226 | NeoGeo for MiSTer |
| 160 | 8 | 0 | 4 months ago | [turbo9](https://github.com/turbo9team/turbo9)/227 | Turbo9 - Pipelined 6809 Microprocessor IP |
| 160 | 56 | 0 | 1 year, 6 months ago | [Digital-Design](https://github.com/FPGADude/Digital-Design)/228 | Verilog HDL files |
| 159 | 24 | 0 | 7 years ago | [vm80a](https://github.com/1801BM1/vm80a)/229 | i8080 precise replica in Verilog, based on reverse engineering of real die |
| 159 | 35 | 0 | 1 year, 5 months ago | [CNN-On-FPGA](https://github.com/MasLiang/CNN-On-FPGA)/230 | FPGA |
| 158 | 40 | 1 | 7 years ago | [mriscv](https://github.com/onchipuis/mriscv)/231 | A 32-bit Microcontroller featuring a RISC-V core |
| 158 | 24 | 0 | 4 years ago | [FPGA_Book_Experiments](https://github.com/AngeloJacobo/FPGA_Book_Experiments)/232 | My completed projects from "FPGA Prototyping by Verilog Examples"  book by Pong P. Chu |
| 157 | 18 | 3 | 4 years ago | [openlogicbit](https://github.com/ultraembedded/openlogicbit)/233 | Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers. |
| 157 | 15 | 2 | 8 months ago | [universal_NPU-CNN_acceler](https://github.com/thousrm/universal_NPU-CNN_accelerator)/234 | hardware design of universal NPU(CNN accelerator)  for various convolution neural network |
| 155 | 41 | 0 | 11 years ago | [milkymist](https://github.com/m-labs/milkymist)/235 | SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU |
| 155 | 94 | 0 | 7 months ago | [SecSHA3](https://github.com/Favorsiki/SecSHA3)/236 | efficient anti side channel SHA3 algorithm software and hardware co-design  |
| 154 | 11 | 1 | 6 months ago | [quasiSoC](https://github.com/regymm/quasiSoC)/237 | Linux capable RISC-V SoC designed to be readable and useful.  |
| 154 | 14 | 12 | a month ago | [umi](https://github.com/zeroasiccorp/umi)/238 | Universal Memory Interface (UMI) |
| 154 | 11 | 3 | 2 years ago | [tekno-kizil](https://github.com/KASIRGA-KIZIL/tekno-kizil)/239 | KASIRGA - KIZIL TakÄ±mÄ± Teknofest 2023 Ã‡ip TasarÄ±mÄ± - KIZIL Ä°ÅŸlemci Projesi |
| 154 | 36 | 2 | 1 year, 7 months ago | [High-Frequency-Trading-FP](https://github.com/muditbhargava66/High-Frequency-Trading-FPGA-System)/240 | The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, order matching engine, custom IP core, and risk management module for accelerated and reliable trade execution. |
| 153 | 39 | 2 | 4 years ago | [icebreaker-verilog-exampl](https://github.com/icebreaker-fpga/icebreaker-verilog-examples)/241 | This repository contains small example designs that can be used with the open source icestorm flow. |
| 153 | 45 | 0 | 6 months ago | [pcileech-wifi-v2](https://github.com/dom0ng/pcileech-wifi-v2)/242 | pcileech-fpga with wireless card emulation (D-Link DWA-556 Xtreme N PCIe Desktop Adapter) |
| 152 | 16 | 0 | 9 years ago | [cpus-caddr](https://github.com/lisper/cpus-caddr)/243 | FPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs |
| 152 | 42 | 2 | 6 years ago | [8-bits-RISC-CPU-Verilog](https://github.com/liuqdev/8-bits-RISC-CPU-Verilog)/244 | Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. åŸºäºæœ‰é™çŠ¶æ€æœºçš„8ä½RISCï¼ˆç²¾ç®€æŒ‡ä»¤é›†ï¼‰CPUï¼ˆä¸­å¤®å¤„ç†å™¨ï¼‰ç®€å•ç»“æ„å’ŒVerilogå®ç°ã€‚ |
| 151 | 65 | 1 | 7 years ago | [ethernet_10ge_mac_SV_UVM_](https://github.com/andres-mancera/ethernet_10ge_mac_SV_UVM_tb)/245 | SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core |
| 151 | 24 | 5 | 2 months ago | [ice-chips-verilog](https://github.com/TimRudy/ice-chips-verilog)/246 | IceChips is a library of all common discrete logic devices in Verilog |
| 150 | 35 | 0 | 10 years ago | [cpu](https://github.com/ejrh/cpu)/247 | A very primitive but hopefully self-educational CPU in Verilog |
| 150 | 35 | 8 | 1 year, 26 days ago | [RTLLM](https://github.com/hkust-zhiyao/RTLLM)/248 |  An open-source benchmark for generating design RTL with natural  language |
| 150 | 38 | 2 | 2 months ago | [apple-one](https://github.com/alangarf/apple-one)/249 | An attempt at a small Verilog implementation of the original Apple 1 on an FPGA |
| 149 | 15 | 1 | 1 year, 2 months ago | [ICLab-2023](https://github.com/hankshyu/ICLab-2023)/250 | Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab) |
| 149 | 23 | 3 | 9 years ago | [FPU](https://github.com/danshanley/FPU)/251 | IEEE 754 floating point unit in Verilog |
| 149 | 45 | 3 | 1 year, 6 months ago | [Haasoscope](https://github.com/drandyhaas/Haasoscope)/252 | Docs, design, firmware, and software for the Haasoscope |
| 148 | 27 | 7 | 8 months ago | [usb_hid_host](https://github.com/nand2mario/usb_hid_host)/253 | A compact USB HID host FPGA core supporting keyboards, mice and gamepads. |
| 147 | 24 | 0 | 6 years ago | [r22sdf](https://github.com/nanamake/r22sdf)/254 | Pipeline FFT Implementation in Verilog HDL |
| 145 | 21 | 3 | 4 years ago | [panologic-g2](https://github.com/tomverbeure/panologic-g2)/255 | Pano Logic G2 Reverse Engineering Project |
| 145 | 23 | 0 | 3 years ago | [enxor-logic-analyzer](https://github.com/lekgolo167/enxor-logic-analyzer)/256 | FPGA Logic Analyzer and GUI |
| 145 | 22 | 0 | 1 year, 5 months ago | [UltraMIPS_NSCSCC](https://github.com/SocialistDalao/UltraMIPS_NSCSCC)/257 | UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral. |
| 145 | 75 | 7 | 1 year, 5 months ago | [opene906](https://github.com/XUANTIE-RV/opene906)/258 | OpenXuantie - OpenE906 Core |
| 144 | 29 | 13 | 2 years ago | [SOFA](https://github.com/lnis-uofu/SOFA)/259 | SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA |
| 144 | 41 | 4 | 5 years ago | [RISC-V-Processor](https://github.com/ash-olakangal/RISC-V-Processor)/260 | Verilog implementation of multi-stage 32-bit RISC-V processor |
| 144 | 32 | 2 | 2 years ago | [FPGA-Gzip-compressor](https://github.com/WangXuan95/FPGA-Gzip-compressor)/261 | An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). åŸºäºFPGAçš„GZIPå‹ç¼©å™¨ã€‚è¾“å…¥åŸå§‹æ•°æ®ï¼Œè¾“å‡ºæ ‡å‡†çš„GZIPæ ¼å¼ï¼Œå³å¸¸è§çš„ .gz / .tar.gz æ–‡ä»¶çš„æ ¼å¼ã€‚ |
| 144 | 44 | 1 | 11 years ago | [verilog_fixed_point_math_](https://github.com/freecores/verilog_fixed_point_math_library)/262 | Fixed Point Math Library for Verilog |
| 144 | 47 | 1 | 5 years ago | [SM3_core](https://github.com/ljgibbslf/SM3_core)/263 | None |
| 143 | 11 | 0 | 6 months ago | [systolic-array](https://github.com/Dazhuzhu-github/systolic-array)/264 | verilogå®ç°TPUä¸­çš„è„‰åŠ¨é˜µåˆ—è®¡ç®—å·ç§¯çš„module |
| 143 | 37 | 0 | 1 year, 2 months ago | [aib-phy-hardware](https://github.com/chipsalliance/aib-phy-hardware)/265 | Advanced Interface Bus (AIB) die-to-die hardware open source |
| 142 | 38 | 3 | 3 years ago | [Basic-SIMD-Processor-Veri](https://github.com/zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial)/266 | Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the functions. The instruction code, including the opcode, will be 18-bit. |
| 142 | 26 | 1 | 3 years ago | [a2o](https://github.com/openpower-cores/a2o)/267 | None |
| 142 | 26 | 1 | 1 year, 10 months ago | [FPGA-NFC](https://github.com/WangXuan95/FPGA-NFC)/268 | An FPGA-based NFC (RFID) reader with a simple circuit rather than RFID chips. ç”¨FPGA+åˆ†ç«‹å™¨ä»¶ç”µè·¯æ­å»ºä¸€ä¸ªNFC(RFID)è¯»å¡å™¨ï¼Œä¸éœ€è¦ä¸“é—¨çš„RFIDèŠ¯ç‰‡ã€‚ |
| 141 | 74 | 0 | 10 years ago | [IPCORE](https://github.com/aquaxis/IPCORE)/269 | None |
| 141 | 82 | 0 | 7 years ago | [FPGA-CNN](https://github.com/diaoenmao/FPGA-CNN)/270 | FPGA implementation of Cellular Neural Network (CNN) |
| 141 | 28 | 4 | 4 years ago | [icebreaker-workshop](https://github.com/icebreaker-fpga/icebreaker-workshop)/271 | iCEBreaker Workshop |
| 140 | 29 | 2 | 6 years ago | [RISC-V-CPU](https://github.com/jasonlin316/RISC-V-CPU)/272 | A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology. |
| 140 | 30 | 0 | 1 year, 10 months ago | [FPGA-MPEG2-encoder](https://github.com/WangXuan95/FPGA-MPEG2-encoder)/273 | An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). åŸºäºFPGAçš„MPEG2è§†é¢‘ç¼–ç å™¨ï¼Œå¯å®ç°è§†é¢‘å‹ç¼©ã€‚ |
| 140 | 29 | 0 | 5 years ago | [TPU-Tensor-Processing-Uni](https://github.com/leo47007/TPU-Tensor-Processing-Unit)/274 | IC implementation of TPU |
| 140 | 29 | 1 | 2 years ago | [SoftMC](https://github.com/CMU-SAFARI/SoftMC)/275 | SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https://people.inf.ethz.ch/omutlu/pub/softMC_hpca17.pdf> |
| 140 | 21 | 4 | 4 months ago | [OpenABC](https://github.com/NYU-MLDA/OpenABC)/276 | OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design. |
| 140 | 14 | 4 | 17 hours ago | [icsprout55-pdk](https://github.com/openecos-projects/icsprout55-pdk)/277 | 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. |
| 139 | 68 | 0 | 6 years ago | [FPGA_DOCS](https://github.com/Edragon/FPGA_DOCS)/278 | None |
| 139 | 11 | 2 | 1 year, 10 months ago | [FPGA-Video-Capture](https://github.com/flytt-away/FPGA-Video-Capture)/279 | 2023é›†åˆ›èµ›ç´«å…‰åŒåˆ›æ¯ä¸€ç­‰å¥–é¡¹ç›® |
| 137 | 23 | 7 | 2 months ago | [icesugar-nano](https://github.com/wuxx/icesugar-nano)/280 | iCESugar-nano FPGA board (base on iCE40LP1K) |
| 136 | 20 | 6 | 2 years ago | [yolov5-fpga-hardware-acce](https://github.com/bunny965/yolov5-fpga-hardware-acceleration)/281 | ç½‘ç»œè®­ç»ƒã€å›¾åƒé¢„å¤„ç†ä»¥åŠéƒ¨åˆ†hendåŠŸèƒ½æ˜¯åŸºäºpcç«¯å®ç°çš„ï¼Œåªæœ‰ä¸»å¹²ç½‘ç»œéƒ¨ç½²åœ¨fpgaä¸Šï¼Œç‰‡ä¸Šèµ„æºæ— æ³•æ”¯æŒæ•´ä¸ªç½‘ç»œæ‰€éœ€èµ„æºï¼Œå»ºè®®æ·»åŠ å¤–éƒ¨å­˜å‚¨åŠDDR |
| 136 | 43 | 8 | 5 years ago | [tinyfpga_bx_usbserial](https://github.com/davidthings/tinyfpga_bx_usbserial)/282 | USB Serial on the TinyFPGA BX |
| 136 | 140 | 25 | 4 years ago | [caravel_mpw-one](https://github.com/efabless/caravel_mpw-one)/283 | Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space. |
| 135 | 10 | 0 | 4 years ago | [riskow](https://github.com/racerxdl/riskow)/284 | Learning how to make a RISC-V  |
| 135 | 15 | 1 | 5 years ago | [MIPS-Processor](https://github.com/neelkshah/MIPS-Processor)/285 | 5-stage pipelined 32-bit MIPS microprocessor in Verilog |
| 133 | 67 | 47 | a month ago | [C64_MiSTer](https://github.com/MiSTer-devel/C64_MiSTer)/286 | None |
| 133 | 37 | 2 | 4 years ago | [ARM_AMBA_Design](https://github.com/lucky-wfw/ARM_AMBA_Design)/287 | Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit. |
| 132 | 44 | 10 | 5 years ago | [i3c-slave-design](https://github.com/NXP/i3c-slave-design)/288 | MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices. |
| 132 | 4 | 0 | 7 months ago | [gpunoob](https://github.com/geohot/gpunoob)/289 | Noob Lessons from Stream about how GPUs work |
| 132 | 20 | 0 | 7 years ago | [riscv](https://github.com/ataradov/riscv)/290 | Verilog implementation of a RISC-V core |
| 131 | 24 | 0 | 5 years ago | [openarty](https://github.com/ZipCPU/openarty)/291 | An Open Source configuration of the Arty platform |
| 131 | 29 | 0 | 4 years ago | [FPGA-Build](https://github.com/AugustinJose1221/FPGA-Build)/292 | A novel architectural design for stitching video streams in real-time on an FPGA.  |
| 130 | 26 | 0 | 2 years ago | [FPGA-SDfake](https://github.com/WangXuan95/FPGA-SDfake)/293 | Imitate SDcard using FPGAs. ä½¿ç”¨FPGAæ¨¡æ‹Ÿä¼ªè£…SDå¡ã€‚ |
| 130 | 67 | 53 | 2 years ago | [Genesis_MiSTer](https://github.com/MiSTer-devel/Genesis_MiSTer)/294 | Sega Genesis for MiSTer |
| 129 | 35 | 2 | 2 years ago | [UltimateCart](https://github.com/robinhedwards/UltimateCart)/295 | SD-card multicart for Atari 8-bit computers |
| 129 | 26 | 1 | 3 years ago | [agc_simulation](https://github.com/virtualagc/agc_simulation)/296 | Verilog simulation files for a replica of the Apollo Guidance Computer |
| 129 | 33 | 0 | 6 years ago | [mips32-cpu](https://github.com/Trinkle23897/mips32-cpu)/297 | å¥‹æˆ˜ä¸€å­¦æœŸï¼Œé€ å°è®¡ç®—æœºï¼ˆç¼–è¯‘å‡ºçš„bitæ–‡ä»¶åœ¨releaseä¸­ï¼Œå¯ä»¥ç›´æ¥é£Ÿç”¨ï¼‰ |
| 128 | 16 | 0 | 2 years ago | [core-template](https://github.com/open-fpga/core-template)/298 | A template for getting started with FPGA core development |
| 128 | 53 | 7 | 3 years ago | [SD-card-controller](https://github.com/mczerski/SD-card-controller)/299 | WISHBONE SD Card Controller IP Core |
| 128 | 6 | 21 | 3 years ago | [openFPGA-Genesis](https://github.com/opengateware/openFPGA-Genesis)/300 | FPGA implementation of Sega Genesis for Analogue Pocket. |
| 128 | 32 | 5 | 6 years ago | [Reindeer](https://github.com/PulseRain/Reindeer)/301 | PulseRain Reindeer - RISCV RV32I[M] Soft CPU |
| 128 | 46 | 7 | 3 years ago | [bch_verilog](https://github.com/russdill/bch_verilog)/302 | Verilog based BCH encoder/decoder |
| 127 | 28 | 1 | 2 years ago | [fpga-tidbits](https://github.com/maltanar/fpga-tidbits)/303 | Chisel components for FPGA projects |
| 127 | 27 | 3 | 9 months ago | [ventus-gpgpu-verilog](https://github.com/THU-DSP-LAB/ventus-gpgpu-verilog)/304 | GPGPU supporting RISCV-V, developed with verilog HDL |
| 127 | 41 | 0 | 10 years ago | [Verilog-caches](https://github.com/airin711/Verilog-caches)/305 | Various caches written in Verilog-HDL |
| 127 | 18 | 7 | 3 years ago | [rj32](https://github.com/rj45/rj32)/306 | A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA. |
| 127 | 83 | 0 | 6 months ago | [phoeniX](https://github.com/phoeniX-Digital-Design/phoeniX)/307 | A Reconfigurable RISC-V Core for Approximate Computing |
| 126 | 13 | 13 | 2 years ago | [circuitgraph](https://github.com/circuitgraph/circuitgraph)/308 | Tools for working with circuits as graphs in python |
| 126 | 25 | 3 | 3 months ago | [jt12](https://github.com/jotego/jt12)/309 | FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10) |
| 126 | 21 | 1 | 10 years ago | [oldland-cpu](https://github.com/jamieiles/oldland-cpu)/310 | Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools |
| 125 | 16 | 0 | 9 years ago | [PonyLink](https://github.com/cliffordwolf/PonyLink)/311 | A single-wire bi-directional chip-to-chip interface for FPGAs |
| 124 | 29 | 1 | 3 years ago | [AES-Verilog](https://github.com/michaelehab/AES-Verilog)/312 | Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL |
| 124 | 78 | 14 | 7 years ago | [orpsoc-cores](https://github.com/openrisc/orpsoc-cores)/313 | Core description files for FuseSoC |
| 124 | 19 | 0 | 1 year, 10 months ago | [srgh-matrix-trinity](https://github.com/kooscode/srgh-matrix-trinity)/314 | XBOX 360 advanced glitching - Reverse Engineered using a logic analyzer. |
| 124 | 47 | 10 | 6 years ago | [Tang_FPGA_Examples](https://github.com/Lichee-Pi/Tang_FPGA_Examples)/315 | LicheeTang FPGA Examples |
| 123 | 24 | 0 | 1 year, 5 months ago | [Zhulong-RISCV-CPU](https://github.com/peilin-chen/Zhulong-RISCV-CPU)/316 | CPU Design Based on RISCV ISA |
| 123 | 56 | 9 | 10 days ago | [Gameboy_MiSTer](https://github.com/MiSTer-devel/Gameboy_MiSTer)/317 | Gameboy for MiSTer |
| 123 | 6 | 0 | 2 years ago | [RaspberryPiAtomicNixieClo](https://github.com/will127534/RaspberryPiAtomicNixieClock)/318 | None |
| 122 | 20 | 12 | 19 hours ago | [naja](https://github.com/najaeda/naja)/319 | Structural Netlist API (and more) for EDA post synthesis flow development |
| 122 | 39 | 0 | 14 years ago | [dma_axi](https://github.com/freecores/dma_axi)/320 | AXI DMA 32 / 64 bits |
| 121 | 10 | 2 | 4 months ago | [CNN-Accelerator-Based-on-](https://github.com/BoooC/CNN-Accelerator-Based-on-Eyeriss-v2)/321 | A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network |
| 121 | 28 | 1 | 12 years ago | [Multiplier16X16](https://github.com/wuzeyou/Multiplier16X16)/322 | Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder |
| 121 | 10 | 0 | 5 years ago | [CNN-Accelerator-Implement](https://github.com/arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2)/323 | None |
| 120 | 24 | 4 | 5 years ago | [basic-ecp5-pcb](https://github.com/mattvenn/basic-ecp5-pcb)/324 | Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs |
| 120 | 16 | 24 | 6 months ago | [1541ultimate2](https://github.com/markusC64/1541ultimate2)/325 | Improved version of the 1541 Ultimate II(+) firmware |
| 119 | 2 | 12 | 2 years ago | [pixel-wrangler](https://github.com/osresearch/pixel-wrangler)/326 | HDMI to whatever adapter |
| 119 | 10 | 1 | 5 years ago | [antikernel](https://github.com/azonenberg/antikernel)/327 | The Antikernel operating system project |
| 119 | 16 | 0 | a month ago | [Opensoc](https://github.com/CutestPanda/Opensoc)/328 | åŒ…å«äº†SOCè®¾è®¡ä¸­çš„é€šç”¨IPï¼Œå¦‚å¤–è®¾ã€æ€»çº¿ç»“æ„ã€åŸºç¡€ã€éªŒè¯ç­‰ |
| 118 | 9 | 0 | 1 year, 11 months ago | [RISC-V](https://github.com/AngeloJacobo/RISC-V)/329 | Design implementation of the RV32I Core in Verilog HDL with Zicsr extension |
| 118 | 5 | 1 | 3 years ago | [PDP-1](https://github.com/spacemen3/PDP-1)/330 | None |
| 117 | 28 | 0 | 1 year, 11 months ago | [100-Days-of-RTL](https://github.com/Ummidichandrika/100-Days-of-RTL)/331 | None |
| 117 | 36 | 0 | 5 years ago | [NaiveMIPS-HDL](https://github.com/z4yx/NaiveMIPS-HDL)/332 | NaÃ¯ve MIPS32 SoC implementation |
| 116 | 24 | 3 | 6 years ago | [Verilog-Projects](https://github.com/nxbyte/Verilog-Projects)/333 | This repository contains source code for past labs and projects involving FPGA and Verilog based designs |
| 115 | 48 | 0 | 3 years ago | [ivtest](https://github.com/steveicarus/ivtest)/334 | Regression test suite for Icarus Verilog. (OBSOLETE) |
| 115 | 32 | 0 | 5 years ago | [SIGMA](https://github.com/georgia-tech-synergy-lab/SIGMA)/335 | RTL implementation of Flex-DPE. |
| 114 | 35 | 2 | 11 months ago | [Processor-UVM-Verificatio](https://github.com/gupta409/Processor-UVM-Verification)/336 | System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment |
| 113 | 27 | 51 | 1 year, 7 months ago | [tapasco](https://github.com/esa-tu-darmstadt/tapasco)/337 | The Task Parallel System Composer (TaPaSCo) |
| 113 | 47 | 5 | 6 years ago | [verilog-cam](https://github.com/alexforencich/verilog-cam)/338 | Verilog Content Addressable Memory Module |
| 112 | 10 | 3 | 1 year, 8 months ago | [PipelineC-Graphics](https://github.com/JulianKemmerer/PipelineC-Graphics)/339 | Graphics demos |
| 112 | 9 | 2 | 7 months ago | [NYCU-ICLAB-2024-Spring](https://github.com/kevin861222/NYCU-ICLAB-2024-Spring)/340 | è¶…è©³ç´° ICLAB 2024 Spring ä¿®èª²å¿ƒå¾— & ä¿®èª²æŒ‡å—ï¼Œå«è³‡æºæ•´ç† |
| 112 | 27 | 0 | 1 year, 10 months ago | [dpll](https://github.com/ZipCPU/dpll)/341 | A collection of phase locked loop (PLL) related projects |
| 111 | 46 | 0 | 2 years ago | [stx_cookbook](https://github.com/thomasrussellmurphy/stx_cookbook)/342 | Altera Advanced Synthesis Cookbook 11.0 |
| 111 | 37 | 8 | 6 years ago | [mipsfpga-plus](https://github.com/MIPSfpga/mipsfpga-plus)/343 | MIPSfpga+ allows loading programs via UART and has a switchable clock |
| 111 | 14 | 0 | 18 days ago | [rt](https://github.com/tomverbeure/rt)/344 | A Full Hardware Real-Time Ray-Tracer |
| 111 | 29 | 2 | 7 years ago | [ARM-LEGv8](https://github.com/nxbyte/ARM-LEGv8)/345 | Verilog Implementation of an ARM LEGv8 CPU |
| 110 | 20 | 5 | 5 years ago | [verilog-uart](https://github.com/hell03end/verilog-uart)/346 | Simple 8-bit UART realization on Verilog HDL. |
| 110 | 20 | 5 | 10 years ago | [NeoGeoHDMI](https://github.com/charcole/NeoGeoHDMI)/347 | Verilog project that takes the digital video and audio from a Neo Geo MVS before going through the DACs and outputs the signals over HDMI |
| 110 | 40 | 23 | 3 months ago | [LSOracle](https://github.com/lnis-uofu/LSOracle)/348 | IDEA project source files  |
| 110 | 29 | 2 | 2 years ago | [Examples](https://github.com/HDLForBeginners/Examples)/349 | None |
| 110 | 22 | 7 | 2 years ago | [ice40_examples](https://github.com/nesl/ice40_examples)/350 | Public examples of ICE40 HX8K examples using Icestorm |
| 109 | 22 | 1 | 7 years ago | [FPGA-Accelerator-for-AES-](https://github.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16)/351 | FPGA/AES/LeNet/VGG16 |
| 109 | 34 | 0 | 22 years ago | [8051](https://github.com/freecores/8051)/352 | 8051 core |
| 109 | 16 | 3 | 5 years ago | [INT_FP_MAC](https://github.com/erihsu/INT_FP_MAC)/353 | INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed. |
| 108 | 30 | 0 | 2 years ago | [HDLGen](https://github.com/WilsonChen003/HDLGen)/354 | HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work &  improve effiency with a few embedded functions, with ZERO learning-curve |
| 108 | 14 | 3 | 10 months ago | [HG-PIPE](https://github.com/hguq/HG-PIPE)/355 | FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline. |
| 107 | 14 | 11 | 3 months ago | [chimera](https://github.com/lac-dcc/chimera)/356 | A tool for synthesizing Verilog programs |
| 107 | 27 | 0 | 11 years ago | [lm32](https://github.com/m-labs/lm32)/357 | LatticeMico32 soft processor |
| 106 | 25 | 1 | 2 days ago | [Free-DMA-Firmware-pcileec](https://github.com/Herooyyy/Free-DMA-Firmware-pcileech)/358 | Free DMA Firmware.Bypass VGK/FAC and MSI-X interrupt |
| 106 | 16 | 2 | 7 years ago | [iCE40](https://github.com/mcmayer/iCE40)/359 | Lattice iCE40 FPGA experiments - Work in progress |
| 106 | 66 | 2 | 4 years ago | [LimeSDR-USB_GW](https://github.com/myriadrf/LimeSDR-USB_GW)/360 | Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board |
| 105 | 16 | 6 | 2 years ago | [colorlight-led-cube](https://github.com/lucysrausch/colorlight-led-cube)/361 | 64x64 LED Cube based on the Colorlight 5a-75B LED driver board. |
| 105 | 37 | 3 | 11 years ago | [cordic](https://github.com/cebarnes/cordic)/362 | An implementation of the CORDIC algorithm in Verilog. |
| 105 | 25 | 1 | 3 years ago | [My-Digital-IC-Library](https://github.com/Daniel-GGB/My-Digital-IC-Library)/363 | æˆ‘çš„æ•°å­—ICå‚åº“ï¼šVerilog HDL; System Vreilog; UVM; ModelSim; Quartus II; |
| 104 | 39 | 2 | 7 years ago | [zynq-axis](https://github.com/bmartini/zynq-axis)/364 | Hardware, Linux Driver and Library for the Zynq AXI DMA interface  |
| 104 | 30 | 1 | 8 years ago | [kamikaze](https://github.com/rgwan/kamikaze)/365 | Light-weight RISC-V RV32IMC microcontroller core. |
| 103 | 13 | 1 | 5 months ago | [FAN_ATPG](https://github.com/NTU-LaDS-II/FAN_ATPG)/366 | FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool |
| 103 | 31 | 0 | 1 year, 11 months ago | [CNN_for_SLR](https://github.com/ilaydayaman/CNN_for_SLR)/367 | A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA. |
| 102 | 10 | 2 | 6 years ago | [ay-3-8910_reverse_enginee](https://github.com/lvd2/ay-3-8910_reverse_engineered)/368 | The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack. |
| 102 | 26 | 1 | 4 years ago | [computer-organization-lab](https://github.com/Jed-Z/computer-organization-lab)/369 | ä¸­å±±å¤§å­¦è®¡ç®—æœºç»„æˆåŸç†å®éªŒ (2018 ç§‹)ï¼šç”¨ Verilog è®¾è®¡å¹¶å®ç°çš„ç®€æ˜“å•å‘¨æœŸå’Œå¤šå‘¨æœŸ CPU |
| 102 | 13 | 0 | 2 years ago | [iCE40linux](https://github.com/smunaut/iCE40linux)/370 | Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker |
| 101 | 19 | 0 | 2 years ago | [FPGA-PNG-decoder](https://github.com/WangXuan95/FPGA-PNG-decoder)/371 | An FPGA-based PNG image decoder, which can extract original pixels from PNG files. åŸºäºFPGAçš„PNGå›¾åƒè§£ç å™¨ï¼Œå¯ä»¥ä»PNGæ–‡ä»¶ä¸­è§£ç å‡ºåŸå§‹åƒç´ ã€‚ |
| 101 | 15 | 0 | 2 years ago | [100DaysofRTL](https://github.com/ekb0412/100DaysofRTL)/372 | "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado |
| 101 | 11 | 58 | 7 years ago | [spatial-lang](https://github.com/stanford-ppl/spatial-lang)/373 | Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language" |
| 101 | 11 | 3 | 2 years ago | [tang-nano-9K](https://github.com/hi631/tang-nano-9K)/374 | None |
| 101 | 15 | 0 | 6 years ago | [BUAA_CO](https://github.com/aptx1231/BUAA_CO)/375 | 2017çº§åŒ—èˆªè®¡ç®—æœºå­¦é™¢è®¡ç®—æœºç»„æˆåŸç†è¯¾ç¨‹è®¾è®¡(MIPS CPU) |
| 100 | 22 | 2 | 2 years ago | [difuzz-rtl](https://github.com/compsec-snu/difuzz-rtl)/376 | None |
| 100 | 15 | 0 | 4 months ago | [controller-software](https://github.com/ExcessiveMotion/controller-software)/377 | None |
| 100 | 18 | 1 | 1 year, 10 months ago | [sdr](https://github.com/ZipCPU/sdr)/378 | A basic Soft(Gate)ware Defined Radio architecture |
| 100 | 32 | 2 | 6 years ago | [daisho](https://github.com/enjoy-digital/daisho)/379 | Test of the USB3 IP Core from Daisho on a Xilinx device |
| 99 | 15 | 0 | 8 years ago | [FPGA-TX](https://github.com/dawsonjon/FPGA-TX)/380 | FPGA based transmitter |
| 99 | 31 | 3 | 12 years ago | [Xilinx-Serial-Miner](https://github.com/teknohog/Xilinx-Serial-Miner)/381 | Bitcoin miner for Xilinx FPGAs |
| 99 | 37 | 11 | 4 years ago | [Parser-Verilog](https://github.com/OpenTimer/Parser-Verilog)/382 | A Standalone Structural Verilog Parser |
| 99 | 11 | 3 | 9 years ago | [fpgaboy](https://github.com/trun/fpgaboy)/383 | Implementation Nintendo's GameBoy console on an FPGA |
| 99 | 25 | 1 | 7 months ago | [sta_basics_course](https://github.com/brabect1/sta_basics_course)/384 | Introductory course into static timing analysis (STA). |
| 99 | 34 | 0 | 6 years ago | [PASC](https://github.com/jbush001/PASC)/385 | Parallel Array of Simple Cores. Multicore processor. |
| 98 | 6 | 2 | 10 months ago | [riscv_cpu](https://github.com/Azalea8/riscv_cpu)/386 | riscvæŒ‡ä»¤é›†ï¼Œå•å‘¨æœŸä»¥åŠäº”çº§æµæ°´çº¿CPU |
| 98 | 7 | 2 | 2 years ago | [GottaGoFastRAM](https://github.com/LIV2/GottaGoFastRAM)/387 | 8MB Autoconfig FastRAM for Amiga 500/1000/2000/CDTV |
| 98 | 44 | 0 | 1 year, 3 months ago | [NandFlashController](https://github.com/cjhonlyone/NandFlashController)/388 | AXI Interface Nand Flash Controller (Sync mode) |
| 98 | 27 | 1 | 1 year, 1 month ago | [pcileech-rtl8188ee-wifi-e](https://github.com/kilmu1337/pcileech-rtl8188ee-wifi-emul)/389 | Emulated firmware for the rtl8188ee |
| 98 | 13 | 2 | 7 years ago | [lpc_sniffer](https://github.com/lynxis/lpc_sniffer)/390 | a low pin count sniffer for icestick |
| 98 | 20 | 1 | 5 months ago | [airisc_core_complex](https://github.com/Fraunhofer-IMS/airisc_core_complex)/391 | Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors. |
| 97 | 6 | 0 | 8 hours ago | [Event-Driven-Spiking-Neur](https://github.com/metr0jw/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA)/392 | FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch |
| 97 | 35 | 0 | a day ago | [drec-fpga-intro](https://github.com/viktor-prutyanov/drec-fpga-intro)/393 | ĞœĞ°Ñ‚ĞµÑ€Ğ¸Ğ°Ğ»Ñ‹ Ğ´Ğ»Ñ ĞºÑƒÑ€ÑĞ¾Ğ² Ğ¿Ğ¾ Ğ¿Ñ€Ğ¾ĞµĞºÑ‚Ğ¸Ñ€Ğ¾Ğ²Ğ°Ğ½Ğ¸Ñ Ñ†Ğ¸Ñ„Ñ€Ğ¾Ğ²Ñ‹Ñ… Ğ²Ñ‹Ñ‡Ğ¸ÑĞ»Ğ¸Ñ‚ĞµĞ»ÑŒĞ½Ñ‹Ñ… ÑĞ¸ÑÑ‚ĞµĞ¼ |
| 96 | 9 | 2 | 4 years ago | [vt52-fpga](https://github.com/AndresNavarro82/vt52-fpga)/394 | None |
| 96 | 23 | 1 | 2 years ago | [FPGA-RMII-SMII](https://github.com/WangXuan95/FPGA-RMII-SMII)/395 | An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. åŸºäºFPGAçš„MIIè½¬RMIIå’ŒMIIè½¬SMIIï¼Œç”¨æ¥è¿æ¥LAN8720ã€KSZ8041TLI-Sç­‰ç™¾å…†ä»¥å¤ªç½‘PHYèŠ¯ç‰‡ã€‚ |
| 96 | 33 | 2 | 6 years ago | [Floating-Point-ALU-in-Ver](https://github.com/nishthaparashar/Floating-Point-ALU-in-Verilog)/396 | 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations. |
| 96 | 39 | 10 | 5 years ago | [c5soc_opencl](https://github.com/thinkoco/c5soc_opencl)/397 | DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on. |
| 95 | 22 | 0 | 1 year, 9 months ago | [Cadence-RTL-to-GDSII-Flow](https://github.com/abdelazeem201/Cadence-RTL-to-GDSII-Flow)/398 | In this tutorial, you learn how to implement a design from RTL-to-GDSII using CadenceÂ® tools.  |
| 95 | 2 | 0 | 2 years ago | [TJCS-SingleCircleCPU31](https://github.com/Misaka-N/TJCS-SingleCircleCPU31)/399 | åŒæµå¤§å­¦2021çº§è®¡ç®—æœºç§‘å­¦ä¸æŠ€æœ¯ç³» è®¡ç®—æœºç»„æˆä¸åŸç†å®éªŒ å•å‘¨æœŸ31æ¡æŒ‡ä»¤CPU |
| 95 | 29 | 3 | 4 years ago | [verilog-math](https://github.com/dawsonjon/verilog-math)/400 | Mathematical Functions in Verilog |
| 95 | 32 | 1 | 1 year, 4 months ago | [pcileech-multimedia](https://github.com/ekknod/pcileech-multimedia)/401 | spartan6 blackmagic |
| 95 | 15 | 1 | 5 years ago | [screen-pong](https://github.com/juanmard/screen-pong)/402 | Pong game in a FPGA. |
| 94 | 24 | 4 | 5 years ago | [mc6809](https://github.com/cavnex/mc6809)/403 | Cycle-Accurate MC6809/E implementation, Verilog |
| 94 | 24 | 0 | 7 years ago | [Computer-Architecture-Tas](https://github.com/lmxyy/Computer-Architecture-Task-2)/404 | Riscv32 CPU Project |
| 93 | 34 | 0 | 5 years ago | [DSP-RTL-Lib](https://github.com/ahmedshahein/DSP-RTL-Lib)/405 | RTL Verilog library for various DSP modules |
| 93 | 33 | 1 | 8 years ago | [fpga_design](https://github.com/Frogwells/fpga_design)/406 | è¿™æ˜¯æˆ‘æ‰€å¼€å‘çš„ä¸¤ä¸ªé¡¹ç›®ï¼ŒåŒ…æ‹¬ov5640-ddr3-usb2.0é«˜é€Ÿå›¾åƒé‡‡é›†ç³»ç»Ÿä»¥åŠNOIP1SN1300A-ddr3-sdhcé«˜é€Ÿåœ°è¡¨å›¾åƒé‡‡é›†åŠå­˜å‚¨ç³»ç»Ÿ |
| 93 | 22 | 1 | 2 years ago | [FPGA-SDcard-Reader-SPI](https://github.com/WangXuan95/FPGA-SDcard-Reader-SPI)/407 | An FPGA-based SD-card reader via SPI bus, which can read files from FAT16 or FAT32 formatted SD-cards. åŸºäºFPGAçš„SDå¡è¯»å–å™¨(é€šè¿‡SPIæ€»çº¿)ï¼Œå¯ä»¥ä»FAT16æˆ–FAT32æ ¼å¼çš„SDå¡ä¸­è¯»å–æ–‡ä»¶ã€‚ |
| 93 | 15 | 1 | 3 years ago | [CPU](https://github.com/qing-2/CPU)/408 | å•å‘¨æœŸ 8æŒ‡ä»¤ MIPS32CPU |
| 93 | 41 | 2 | 4 years ago | [cdpga](https://github.com/dukelec/cdpga)/409 | FPGA core boards / evaluation boards based on CDCTL hardware |
| 93 | 29 | 0 | 2 years ago | [Solutions-to-HDLbits-Veri](https://github.com/jerrylioon/Solutions-to-HDLbits-Verilog-sets)/410 | Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).  |
| 92 | 21 | 0 | 7 years ago | [hyperram](https://github.com/blackmesalabs/hyperram)/411 | Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC |
| 92 | 24 | 2 | 4 years ago | [qspiflash](https://github.com/ZipCPU/qspiflash)/412 | A set of Wishbone Controlled SPI Flash Controllers |
| 92 | 10 | 8 | 2 years ago | [xcrypto](https://github.com/scarv/xcrypto)/413 | XCrypto: a cryptographic ISE for RISC-V |
| 92 | 42 | 2 | 8 years ago | [h.265_encoder](https://github.com/Bearzeng/h.265_encoder)/414 | None |
| 91 | 19 | 0 | 3 years ago | [ReckOn](https://github.com/ChFrenkel/ReckOn)/415 | ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation. |
| 91 | 19 | 0 | 6 years ago | [core_audio](https://github.com/ultraembedded/core_audio)/416 | Audio controller (I2S, SPDIF, DAC) |
| 91 | 20 | 0 | 5 years ago | [polyphony](https://github.com/Kenji-Ishimaru/polyphony)/417 | 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware. |
| 91 | 36 | 0 | 7 years ago | [VidorFPGA](https://github.com/vidor-libraries/VidorFPGA)/418 | repository for Vidor FPGA IP blocks and projects |
| 91 | 29 | 1 | 8 years ago | [polyphase_filter_prj](https://github.com/HeLiangHIT/polyphase_filter_prj)/419 | å“ˆå·¥å¤§è½¯ä»¶æ— çº¿ç”µè¯¾è®¾ï¼šå¤šç›¸æ»¤æ³¢å™¨çš„åŸç†ã€å®ç°åŠå…¶åº”ç”¨ï¼Œä»é‡‡æ ·ç‡å˜æ¢ã€å¤šç›¸æ»¤æ³¢å™¨ç»“æ„åˆ°ä¿¡é“åŒ–æ”¶å‘æœºåº”ç”¨éƒ½æœ‰matlabä»‹ç»å’ŒFPGAä»¿çœŸç»“æœï¼Œå«ç­”è¾©PPTã€å­¦ä¹ ç¬”è®°å’Œä¸ªäººæ€»ç»“ã€‚ |
| 91 | 18 | 0 | 6 years ago | [MARLANN](https://github.com/SymbioticEDA/MARLANN)/420 | Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks |
| 90 | 26 | 1 | 11 months ago | [Raptor](https://github.com/os-fpga/Raptor)/421 | Raptor end-to-end FPGA Compiler and GUI |
| 90 | 25 | 2 | 7 years ago | [ARM7](https://github.com/chsasank/ARM7)/422 | Implemetation of pipelined ARM7TDMI processor in Verilog |
| 90 | 6 | 18 | 3 days ago | [Analogue-Amiga](https://github.com/Mazamars312/Analogue-Amiga)/423 | Analogue-Amiga |
| 90 | 7 | 0 | 3 years ago | [Fpga-accelerator-demos](https://github.com/YutongChenVictor/Fpga-accelerator-demos)/424 | some interesting demos for starters |
| 90 | 12 | 0 | 4 years ago | [NeoGeoFPGA-sim](https://github.com/neogeodev/NeoGeoFPGA-sim)/425 | Simulation only cartridge NeoGeo hardware definition |
| 89 | 45 | 0 | 3 months ago | [ysyxSoC](https://github.com/OSCPU/ysyxSoC)/426 | None |
| 89 | 6 | 0 | 3 years ago | [fromthetransistor](https://github.com/techmexdev/fromthetransistor)/427 | Let's get it |
| 89 | 34 | 3 | 5 years ago | [ARM9-compatible-soft-CPU-](https://github.com/risclite/ARM9-compatible-soft-CPU-core)/428 | This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz.  It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file.  This IP core is very compact. It is one .v file and has only less 1800 lines. |
| 89 | 8 | 1 | 14 years ago | [Homotopy](https://github.com/andrejbauer/Homotopy)/429 | Homotopy theory in Coq. |
| 88 | 32 | 6 | 1 year, 10 months ago | [pcie5_phy](https://github.com/mgtm98/pcie5_phy)/430 | PCIE 5.0 Graduation project (Verification Team) |
| 88 | 20 | 4 | 1 year, 3 months ago | [skybox](https://github.com/vortexgpgpu/skybox)/431 | Vortex Graphics |
| 88 | 18 | 0 | 2 years ago | [UniPlug-FPGA](https://github.com/WangXuan95/UniPlug-FPGA)/432 | ä¸€ä¸ªFPGAæ ¸å¿ƒæ¿è®¾è®¡ï¼Œä½“ç§¯å°ã€ä½æˆæœ¬ã€æ˜“ç”¨ã€æ‰©å±•æ€§å¼ºã€‚ |
| 88 | 14 | 0 | 2 years ago | [FPGA-LZMA-compressor](https://github.com/WangXuan95/FPGA-LZMA-compressor)/433 | An FPGA-based LZMA compressor for generic data compression. åŸºäºFPGAçš„LZMAå‹ç¼©å™¨ï¼Œç”¨äºé€šç”¨æ•°æ®å‹ç¼©ã€‚ |
| 88 | 44 | 8 | 8 years ago | [nysa-sata](https://github.com/CospanDesign/nysa-sata)/434 | None |
| 87 | 27 | 0 | 5 years ago | [XilinxUnisimLibrary](https://github.com/Xilinx/XilinxUnisimLibrary)/435 | Xilinx Unisim Library in Verilog |
| 87 | 21 | 18 | 12 days ago | [Arcade-Cave_MiSTer](https://github.com/MiSTer-devel/Arcade-Cave_MiSTer)/436 | MiSTer arcade core for Cave 68K arcade classics. |
| 86 | 24 | 0 | 1 year, 6 months ago | [pcileech-multimedia-hd](https://github.com/dom0ng/pcileech-multimedia-hd)/437 | artix7 blackmagic |
| 86 | 37 | 1 | 1 year, 3 months ago | [8bit-computer](https://github.com/lightcode/8bit-computer)/438 | A simple 8-bit computer build in Verilog. |
| 86 | 10 | 1 | 2 months ago | [486tang](https://github.com/nand2mario/486tang)/439 | 80486 on the Sipeed Tang Console 138K FPGA |
| 86 | 39 | 0 | 7 years ago | [Examples-in-book-write-yo](https://github.com/Z-Y00/Examples-in-book-write-your-own-cpu)/440 | ã€Šè‡ªå·±åŠ¨æ‰‹å†™CPUã€‹ä¸€ä¹¦é™„å¸¦çš„æ–‡ä»¶   |
| 86 | 18 | 4 | 25 days ago | [yosys-sta](https://github.com/OSCPU/yosys-sta)/441 | None |
| 86 | 23 | 15 | 8 years ago | [c65gs](https://github.com/gardners/c65gs)/442 | FPGA-based C64 Accelerator / C65 like computer |
| 86 | 11 | 0 | 24 days ago | [Notes](https://github.com/redlightASl/Notes)/443 | None |
| 86 | 63 | 8 | 2 days ago | [Template_MiSTer](https://github.com/MiSTer-devel/Template_MiSTer)/444 | Template with latest framework for MiSTer |
| 85 | 6 | 0 | 1 year, 10 months ago | [wbscope](https://github.com/ZipCPU/wbscope)/445 | A wishbone controlled scope for FPGA's |
| 85 | 40 | 0 | 8 years ago | [H264](https://github.com/aiminickwong/H264)/446 | H264è§†é¢‘è§£ç verilogå®ç° |
| 85 | 25 | 0 | 6 years ago | [RISC-V-32I](https://github.com/Lyncien/RISC-V-32I)/447 | ä½“ç³»ç»“æ„è¯¾ç¨‹å®éªŒï¼šRISC-V 32I æµæ°´çº¿ CPUï¼Œå®ç°37æ¡æŒ‡ä»¤ï¼Œè½¬å‘ï¼Œå†’é™©æ£€æµ‹ï¼ŒCacheï¼Œåˆ†æ”¯é¢„æµ‹å™¨ |
| 85 | 45 | 3 | 12 years ago | [Icarus](https://github.com/ngzhang/Icarus)/448 | DUAL Spartan6 Development Platform |
| 84 | 39 | 2 | 6 years ago | [ethmac](https://github.com/freecores/ethmac)/449 | Ethernet MAC 10/100 Mbps |
| 84 | 18 | 0 | 6 years ago | [fpga-gpu](https://github.com/evantandersen/fpga-gpu)/450 | A basic GPU for altera FPGAs |
| 84 | 37 | 9 | 1 year, 6 months ago | [Atalanta](https://github.com/hsluoyz/Atalanta)/451 | Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University. |
| 84 | 11 | 6 | 3 years ago | [psram-tang-nano-9k](https://github.com/zf3/psram-tang-nano-9k)/452 | An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA |
| 83 | 8 | 0 | 6 months ago | [ICX453_CCD_Mirrorless_Cam](https://github.com/BellssGit/ICX453_CCD_Mirrorless_Camera)/453 | None |
| 83 | 48 | 82 | 1 year, 10 months ago | [yosys-f4pga-plugins](https://github.com/chipsalliance/yosys-f4pga-plugins)/454 | Plugins for Yosys developed as part of the F4PGA project. |
| 83 | 30 | 0 | 7 years ago | [mnist_fpga](https://github.com/papcjy/mnist_fpga)/455 | using xilinx xc6slx45 to implement mnist net |
| 83 | 7 | 0 | 8 months ago | [Ultra-Vision](https://github.com/Floatkyun/Ultra-Vision)/456 | 2024å¹´å…¨å›½å¤§å­¦ç”ŸåµŒå…¥å¼èŠ¯ç‰‡ä¸ç³»ç»Ÿè®¾è®¡ç«èµ› FPGAåˆ›æ–°è®¾è®¡èµ›é“ å›½ä¸€+æ˜“çµæ€åˆ›æ–°æ¯è·å¥–ä½œå“ Ultra-Vision ï¼ˆåŸºäºTi60F225çš„æ— æç¼©æ”¾ç®—æ³•å®ç°ï¼‰ |
| 83 | 12 | 1 | 4 years ago | [OpenAmiga500FastRamExpans](https://github.com/SukkoPera/OpenAmiga500FastRamExpansion)/457 | 4/8 MB Fast RAM Expansion for the Commodore Amiga 500 |
| 82 | 17 | 3 | 4 years ago | [up5k](https://github.com/osresearch/up5k)/458 | Upduino v2 with the ice40 up5k FPGA demos |
| 82 | 17 | 0 | 2 years ago | [License-Plate-Recognition](https://github.com/jjejdhhd/License-Plate-Recognition-FPGA)/459 | åŸºäºFPGAè¿›è¡Œè½¦ç‰Œè¯†åˆ« |
| 82 | 13 | 0 | 5 years ago | [core_dvi_framebuffer](https://github.com/ultraembedded/core_dvi_framebuffer)/460 | Minimal DVI / HDMI Framebuffer |
| 82 | 15 | 0 | 2 years ago | [Fixed-Floating-Point-Adde](https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier)/461 | 16-bit Adder Multiplier hardware on Digilent Basys 3 |
| 82 | 17 | 3 | 6 years ago | [buffets](https://github.com/cwfletcher/buffets)/462 | Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration. |
| 81 | 11 | 0 | 5 years ago | [sdram-controller](https://github.com/hdl-util/sdram-controller)/463 | Generic FPGA SDRAM controller, originally made for AS4C4M16SA |
| 81 | 9 | 1 | 2 months ago | [EasyAXI](https://github.com/RongyeL/EasyAXI)/464 | None |
| 81 | 20 | 7 | 5 years ago | [icestick-lpc-tpm-sniffer](https://github.com/SySS-Research/icestick-lpc-tpm-sniffer)/465 | FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit |
| 81 | 22 | 2 | 1 year, 9 months ago | [sha3](https://github.com/ucb-bar/sha3)/466 | None |
| 81 | 19 | 2 | 4 years ago | [core_usb_cdc](https://github.com/ultraembedded/core_usb_cdc)/467 | Basic USB-CDC device core (Verilog) |
| 81 | 7 | 16 | a month ago | [openCologne](https://github.com/chili-chips-ba/openCologne)/468 | Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples => https://www.chili-chips.xyz/open-cologne | Also see https://nanoxplore.com  |
| 81 | 15 | 1 | 7 years ago | [toygpu](https://github.com/matt-kimball/toygpu)/469 | A simple GPU on a TinyFPGA BX |
| 81 | 13 | 2 | 6 years ago | [Riscy-SoC](https://github.com/AleksandarKostovic/Riscy-SoC)/470 | Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog |
| 81 | 42 | 1 | 4 years ago | [risc-v-core](https://github.com/shivanishah269/risc-v-core)/471 | This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover |
| 80 | 44 | 0 | 6 years ago | [Ethernet-design-verilog](https://github.com/maxs-well/Ethernet-design-verilog)/472 | Gigabit Ethernet UDP communication driver |
| 80 | 15 | 0 | 1 year, 5 months ago | [FPGA-HDMI](https://github.com/WangXuan95/FPGA-HDMI)/473 | An FPGA-based HDMI display controller. åŸºäºFPGAçš„HDMIæ˜¾ç¤ºæ§åˆ¶å™¨ |
| 80 | 19 | 14 | 3 years ago | [OpenHBMC](https://github.com/OVGN/OpenHBMC)/474 | Open-source high performance AXI4-based HyperRAM memory controller |
| 79 | 24 | 2 | 4 years ago | [nvme-verilog-pcie](https://github.com/antmicro/nvme-verilog-pcie)/475 | None |
| 79 | 35 | 0 | 11 years ago | [Open-Source-Network-on-Ch](https://github.com/anan-cn/Open-Source-Network-on-Chip-Router-RTL)/476 | None |
| 78 | 15 | 2 | 6 years ago | [Speech256](https://github.com/trcwm/Speech256)/477 | An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10. |
| 78 | 8 | 16 | 4 months ago | [hrm-cpu](https://github.com/adumont/hrm-cpu)/478 | Human Resource Machine - CPU Design #HRM |
| 78 | 5 | 0 | 2 months ago | [TangNanoDCJ11MEM](https://github.com/ryomuk/TangNanoDCJ11MEM)/479 | Memory system and UART implemented on Tang Nano 20K for DEC DCJ11 PDP-11 Processor |
| 78 | 15 | 3 | 13 years ago | [ao68000](https://github.com/alfikpl/ao68000)/480 | The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor. |
| 78 | 25 | 2 | 3 months ago | [Jingzhao](https://github.com/ETH-PLUS/Jingzhao)/481 | None |
| 78 | 22 | 1 | 2 years ago | [FEC-Archive-Verilog](https://github.com/Lcrypto/FEC-Archive-Verilog)/482 | Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward Error Correction coders and decoders Hamming code, Golay code (24), 4-dimension 8-ary phase shift keying trellis coded modulation (TCM_4D_8PSK), BCH, CCSDS and recursive systematic convolutional (RSC) Turbo codes |
| 78 | 36 | 2 | 3 years ago | [jpegencode](https://github.com/freecores/jpegencode)/483 | JPEG Encoder Verilog |
| 78 | 24 | 0 | 9 years ago | [FPGA_Ultrasound](https://github.com/waynezv/FPGA_Ultrasound)/484 |  CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system. |
| 78 | 33 | 0 | 13 years ago | [DDR2_Controller](https://github.com/adibis/DDR2_Controller)/485 | DDR2 memory controller written in Verilog |
| 78 | 18 | 0 | 5 years ago | [trng](https://github.com/secworks/trng)/486 | True Random Number Generator core implemented in Verilog. |
| 77 | 25 | 2 | 7 years ago | [NoC-Verilog](https://github.com/bakhshalipour/NoC-Verilog)/487 | A verilog implementation for Network-on-Chip |
| 77 | 18 | 2 | 4 years ago | [softmax](https://github.com/maomran/softmax)/488 | Verilog implementation of Softmax function |
| 77 | 21 | 0 | 5 years ago | [picorv32_Xilinx](https://github.com/cjhonlyone/picorv32_Xilinx)/489 | A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz  |
| 77 | 18 | 0 | 2 years ago | [FPGA-SHA-Family](https://github.com/WangXuan95/FPGA-SHA-Family)/490 | Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. ä½¿ç”¨Verilogå®ç°çš„SHA1/SHA224/SHA256/SHA384/SHA512è®¡ç®—å™¨ã€‚ |
| 77 | 6 | 4 | 4 years ago | [parametric-ntt](https://github.com/acmert/parametric-ntt)/491 | Parametric NTT/INTT Hardware Generator |
| 77 | 23 | 2 | 15 years ago | [round_robin_arbiter](https://github.com/freecores/round_robin_arbiter)/492 | round robin arbiter |
| 76 | 14 | 2 | 3 years ago | [ddr3-controller](https://github.com/someone755/ddr3-controller)/493 | A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs |
| 76 | 7 | 0 | 1 year, 2 days ago | [ethernet](https://github.com/Forty-Bot/ethernet)/494 | WIP 100BASE-TX PHY |
| 76 | 32 | 1 | 8 years ago | [TOE](https://github.com/hpb-project/TOE)/495 | TCP Offload Engine  |
| 76 | 28 | 12 | 2 months ago | [LiteX-CNC](https://github.com/Peter-van-Tol/LiteX-CNC)/496 | Generic CNC firmware and driver for FPGA cards which are supported by LiteX |
| 76 | 35 | 2 | 7 years ago | [OV7670-Verilog](https://github.com/westonb/OV7670-Verilog)/497 | Verilog modules required to get the OV7670 camera working |
| 76 | 17 | 0 | 6 years ago | [Verilog-Adders](https://github.com/mongrelgem/Verilog-Adders)/498 | Implementing Different Adder Structures in Verilog |
| 76 | 16 | 1 | 5 years ago | [fpga-sdft](https://github.com/mattvenn/fpga-sdft)/499 | sliding DFT for FPGA, targetting Lattice ICE40 1k |
| 76 | 46 | 1 | 5 years ago | [vsdstdcelldesign](https://github.com/nickson-jose/vsdstdcelldesign)/500 | This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an openlane flow. |
| 76 | 44 | 0 | 5 years ago | [Practical-UVM-IEEE-Editio](https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition)/501 | This is the repository for the IEEE version of the book |
| 75 | 19 | 2 | 8 months ago | [osic-multitool](https://github.com/iic-jku/osic-multitool)/502 | JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130. |
| 75 | 25 | 0 | 1 year, 30 days ago | [MIPS](https://github.com/valar1234/MIPS)/503 | A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache. |
| 75 | 12 | 1 | 1 year, 8 months ago | [panologic](https://github.com/tomverbeure/panologic)/504 | PanoLogic Zero Client G1 reverse engineering info |
| 75 | 7 | 0 | 1 year, 3 months ago | [IKAOPM](https://github.com/ika-musume/IKAOPM)/505 | A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n |
| 75 | 52 | 0 | 8 years ago | [sata3_host_controller](https://github.com/CoreyChen922/sata3_host_controller)/506 | It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface. |
| 75 | 15 | 0 | 5 years ago | [first-fpga-pcb](https://github.com/mattvenn/first-fpga-pcb)/507 | FPGA dev board based on Lattice iCE40 8k |
| 74 | 15 | 0 | 6 years ago | [PACoGen](https://github.com/manish-kj/PACoGen)/508 | PACoGen: Posit Arithmetic Core Generator |
| 74 | 12 | 0 | 2 years ago | [tinyODIN](https://github.com/ChFrenkel/tinyODIN)/509 | tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.  |
| 74 | 40 | 35 | a month ago | [MegaCD_MiSTer](https://github.com/MiSTer-devel/MegaCD_MiSTer)/510 | Mega CD for MiSTer |
| 74 | 14 | 0 | 8 months ago | [riscv-mcu](https://github.com/renyangang/riscv-mcu)/511 | This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral circuit simulation.    The goal is to support system boot, startup, operation, interrupt handling, peripheral control, and other functions. |
| 74 | 15 | 1 | 2 years ago | [verilog-65C02-microcode](https://github.com/Arlet/verilog-65C02-microcode)/512 | 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface |
| 74 | 4 | 1 | 2 years ago | [xenowing](https://github.com/xenowing/xenowing)/513 | "What comes next? Super Mario 128? Actually, that's what I want to do." |
| 74 | 22 | 3 | 4 years ago | [mipi-demo](https://github.com/hdl-util/mipi-demo)/514 | MIPI CSI-2 + MIPI CCS Demo |
| 73 | 43 | 4 | 8 years ago | [digital-servo](https://github.com/nist-ionstorage/digital-servo)/515 | NIST digital servo: an FPGA based fast digital feedback controller |
| 73 | 19 | 3 | 13 years ago | [ORGFXSoC](https://github.com/maidenone/ORGFXSoC)/516 | An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU) |
| 73 | 4 | 1 | 5 years ago | [gameboy-fpga-cartridge](https://github.com/ghidraninja/gameboy-fpga-cartridge)/517 | None |
| 73 | 45 | 6 | 1 year, 6 months ago | [oc-accel](https://github.com/OpenCAPI/oc-accel)/518 | OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology |
| 73 | 31 | 0 | 15 years ago | [sparc64soc](https://github.com/freecores/sparc64soc)/519 | OpenSPARC-based SoC |
| 73 | 24 | 1 | 3 years ago | [Delta-sigma-ADC-verilog](https://github.com/Elrori/Delta-sigma-ADC-verilog)/520 | Delta-sigma ADC,PDM audio FPGA Implementation |
| 72 | 30 | 0 | 8 years ago | [usb2_dev](https://github.com/www-asics-ws/usb2_dev)/521 | USB 2.0 Device IP Core |
| 72 | 18 | 0 | 2 years ago | [SparrowRV](https://github.com/xiaowuzxc/SparrowRV)/522 | An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.  |
| 72 | 37 | 0 | 9 years ago | [cortexm0ds](https://github.com/ForrestBlue/cortexm0ds)/523 | None |
| 72 | 37 | 0 | 11 years ago | [FPGA_image_processing](https://github.com/suntodai/FPGA_image_processing)/524 | Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image |
| 72 | 19 | 0 | 4 years ago | [CNN-Implementation-in-Ver](https://github.com/boaaaang/CNN-Implementation-in-Verilog)/525 | Convolutional Neural Network RTL-level Design |
| 72 | 10 | 2 | 9 years ago | [Frix](https://github.com/archlabo/Frix)/526 | IBM PC Compatible SoC for a commercially available FPGA board |
| 72 | 28 | 1 | 6 years ago | [Open_RegModel](https://github.com/zhajio1988/Open_RegModel)/527 | :hatched_chick:Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL. |
| 71 | 10 | 0 | 4 years ago | [FPGA_OV7670_Camera_Interf](https://github.com/AngeloJacobo/FPGA_OV7670_Camera_Interface)/528 | Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps |
| 71 | 15 | 19 | 1 year, 4 months ago | [clear](https://github.com/efabless/clear)/529 | None |
| 71 | 6 | 0 | 10 months ago | [HakuTPU](https://github.com/KohakuBlueleaf/HakuTPU)/530 | An AI accelerator implementation with Xilinx FPGA |
| 71 | 21 | 0 | 23 days ago | [FourPhonon](https://github.com/FourPhonon/FourPhonon)/531 | An extension module to ShengBTE for computing four-phonon scattering rates and thermal conductivity |
| 71 | 13 | 0 | 4 years ago | [verilog_spi](https://github.com/janschiefer/verilog_spi)/532 | A simple Verilog SPI master / slave implementation featuring all 4 modes. |
| 71 | 9 | 11 | 3 years ago | [SF500](https://github.com/jbilander/SF500)/533 | Spitfire 500, A low-end 14 MHz Accelerator with IDE and 4/8 MB fast RAM for the Amiga 500. |
| 71 | 12 | 1 | 4 years ago | [sub-25-ns-nasdaq-itch-fpg](https://github.com/mbattyani/sub-25-ns-nasdaq-itch-fpga-parser)/534 | None |
| 71 | 12 | 1 | 24 days ago | [hdl-benchmarks](https://github.com/ispras/hdl-benchmarks)/535 | Collection of digital hardware modules & projects (benchmarks)  |
| 71 | 17 | 0 | 6 years ago | [Convolution-using-systoli](https://github.com/ac-optimus/Convolution-using-systolic-arrays)/536 | None |
| 71 | 20 | 1 | 1 year, 9 months ago | [Bluster](https://github.com/LIV2/Bluster)/537 | CPLD Replacement for A2000 Buster |
| 71 | 6 | 2 | 7 months ago | [gbatang](https://github.com/nand2mario/gbatang)/538 | FPGA Game Boy Advance for Sipeed Tang boards |
| 70 | 11 | 0 | 5 years ago | [systolic_array_matrix_mul](https://github.com/debtanu09/systolic_array_matrix_multiplier)/539 | This is a verilog implementation of 4x4 systolic array multiplier |
| 70 | 10 | 0 | 8 years ago | [mips-cpu](https://github.com/sxtyzhangzk/mips-cpu)/540 | A MIPS CPU implemented in Verilog |
| 70 | 6 | 0 | 11 months ago | [Intel_FPGA_Board_98Y2610](https://github.com/circuitvalley/Intel_FPGA_Board_98Y2610)/541 | This Repo has Files related to reverse engineering of IBM 98Y2610 Intel Cyclone IV  |
| 70 | 17 | 0 | a month ago | [jelly](https://github.com/ryuz/jelly)/542 | Original FPGA platform |
| 70 | 42 | 3 | 8 years ago | [prog_fpgas](https://github.com/simonmonk/prog_fpgas)/543 | The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog. |
| 70 | 45 | 37 | 9 years ago | [minimig-mist](https://github.com/rkrajnc/minimig-mist)/544 | Minimig for the MiST board |
| 70 | 20 | 2 | 3 years ago | [Dilithium](https://github.com/GMUCERG/Dilithium)/545 | High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify. |
| 70 | 20 | 0 | 26 days ago | [DSP_with_FPGAs_ed4](https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed4)/546 | DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3 |
| 70 | 16 | 2 | 3 years ago | [AHB-to-APB-Bridge](https://github.com/prajwalgekkouga/AHB-to-APB-Bridge)/547 | The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB. Read and write transfers on the AHB are converted into equivalent transfers on the APB. |
| 69 | 8 | 1 | 4 years ago | [SQRL_quickstart](https://github.com/SMB784/SQRL_quickstart)/548 | Basic loadout for SQRL Acorn CLE 215/215+ board.  Blinks all LEDs, outputs square waves on all 12 GPIO outputs |
| 69 | 9 | 1 | 2 years ago | [spam-1](https://github.com/Johnlon/spam-1)/549 | Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my research and learning. See also the Hackaday.IO project. https://hackaday.io/project/166922-spam-1-8-bit-cpu |
| 69 | 12 | 0 | 2 years ago | [fpga-odysseus](https://github.com/ulx3s/fpga-odysseus)/550 |  FPGA Odysseus with ULX3S |
| 69 | 29 | 2 | 9 years ago | [nfmac10g](https://github.com/forconesi/nfmac10g)/551 | Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC |
| 69 | 11 | 8 | 4 years ago | [74xx-liberty](https://github.com/Ravenslofty/74xx-liberty)/552 | None |
| 69 | 10 | 2 | 5 years ago | [UART](https://github.com/twomonkeyclub/UART)/553 | ARMä¸­é€šè¿‡APBæ€»çº¿è¿æ¥çš„UARTæ¨¡å— |
| 69 | 17 | 3 | 1 year, 1 month ago | [no2bootloader](https://github.com/no2fpga/no2bootloader)/554 | USB DFU bootloader gateware / firmware for FPGAs |
| 69 | 10 | 6 | 11 days ago | [CDi_MiSTer](https://github.com/MiSTer-devel/CDi_MiSTer)/555 | A repo dedicated to create an FPGA implementation of the Philips CD-i |
| 69 | 3 | 1 | 5 months ago | [Open3DBench](https://github.com/lamda-bbo/Open3DBench)/556 | Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation". |
| 69 | 15 | 1 | 1 year, 3 months ago | [FFT_ChipDesign](https://github.com/VenciFreeman/FFT_ChipDesign)/557 | A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project. |
| 69 | 2 | 2 | 2 years ago | [openfpga-pong](https://github.com/agg23/openfpga-pong)/558 | FPGA Pong implementation, specifically for the Analogue Pocket |
| 69 | 46 | 0 | 10 months ago | [jtag_vpi](https://github.com/fjullien/jtag_vpi)/559 | TCP/IP controlled VPI JTAG Interface. |
| 68 | 7 | 0 | 6 years ago | [Verilog-Harvard-CPU](https://github.com/jaywonchung/Verilog-Harvard-CPU)/560 | Verilog implementation of various types of CPUs |
| 68 | 17 | 0 | 3 years ago | [fpga-md5-cracker](https://github.com/John-Leitch/fpga-md5-cracker)/561 | A 64-stage pipelined MD5 implementation written in verliog.  Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second. |
| 68 | 1 | 0 | 2 months ago | [Meditation-Helper-Website](https://github.com/HsuSungTing/Meditation-Helper-Website)/562 | This is a website teaching beginners meditation(we offer 12 mins tutorial) on the media Player,and we offer a Website timer helping us meditation and keeping track of it. |
| 68 | 29 | 16 | 27 days ago | [TRS-IO](https://github.com/apuder/TRS-IO)/563 | None |
| 68 | 4 | 1 | 5 years ago | [flickerfixer](https://github.com/niklasekstrom/flickerfixer)/564 | An open source flicker fixer for Amiga 500/2000 |
| 68 | 18 | 1 | 7 years ago | [openmsp430](https://github.com/olgirard/openmsp430)/565 | The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog. |
| 67 | 13 | 0 | 4 years ago | [Introduction-to-Computer-](https://github.com/cebarobot/Introduction-to-Computer-Architecture-Exercises)/566 | è®¡ç®—æœºä½“ç³»ç»“æ„ 2020ç§‹å­£ UCAS ã€Šè®¡ç®—æœºä½“ç³»ç»“æ„åŸºç¡€ã€‹ç¬¬ 2 ç‰ˆè¯¾åä¹ é¢˜ |
| 67 | 27 | 0 | 8 years ago | [ee260_lab](https://github.com/sheldonucr/ee260_lab)/567 | EE 260 Winter 2017: Advanced VLSI Design |
| 67 | 22 | 0 | 4 years ago | [core_dbg_bridge](https://github.com/ultraembedded/core_dbg_bridge)/568 | UART -> AXI Bridge |
| 67 | 6 | 1 | 4 years ago | [FPGA_RealTime_and_Static_](https://github.com/AngeloJacobo/FPGA_RealTime_and_Static_Sobel_Edge_Detection)/569 | Pipelined implementation of  Sobel Edge Detection on OV7670 camera and on still images |
| 67 | 14 | 3 | 6 years ago | [Posit-HDL-Arithmetic](https://github.com/manish-kj/Posit-HDL-Arithmetic)/570 | Universal number Posit HDL Arithmetic Architecture generator |
| 67 | 13 | 1 | 2 years ago | [aib-phy-hardware](https://github.com/intel/aib-phy-hardware)/571 | None |
| 67 | 11 | 1 | 1 year, 3 months ago | [RISC-V](https://github.com/VenciFreeman/RISC-V)/572 | A simple RISC-V CPU written in Verilog. |
| 67 | 22 | 0 | 8 years ago | [caribou](https://github.com/fpgasystems/caribou)/573 | Caribou: Distributed Smart Storage built with FPGAs |
| 67 | 31 | 0 | 9 years ago | [AES-FPGA](https://github.com/mematrix/AES-FPGA)/574 | AESåŠ å¯†è§£å¯†ç®—æ³•çš„Verilogå®ç° |
| 67 | 13 | 0 | 1 year, 5 months ago | [interpolation](https://github.com/ZipCPU/interpolation)/575 | Digital Interpolation Techniques Applied to Digital Signal Processing |
| 66 | 11 | 1 | 5 years ago | [core_soc](https://github.com/ultraembedded/core_soc)/576 | Basic Peripheral SoC (SPI, GPIO, Timer, UART) |
| 66 | 14 | 0 | 3 days ago | [Bedrock](https://github.com/BerkeleyLab/Bedrock)/577 | LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled   |
| 66 | 13 | 1 | 3 years ago | [spi_mem_programmer](https://github.com/sergachev/spi_mem_programmer)/578 | Small (Q)SPI flash memory programmer in Verilog |
| 66 | 2 | 0 | 3 years ago | [Quafu](https://github.com/gzzyyxh/Quafu)/579 | A small SoC with a pipeline 32-bit RISC-V CPU. |
| 66 | 13 | 3 | 3 years ago | [cnnhwpe](https://github.com/chenhaoc/cnnhwpe)/580 | None |
| 66 | 14 | 1 | 8 days ago | [xschem_sky130](https://github.com/StefanSchippers/xschem_sky130)/581 | XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.  |
| 66 | 28 | 1 | 14 years ago | [tdc-core](https://github.com/m-labs/tdc-core)/582 | A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs |
| 66 | 12 | 1 | 1 year, 3 months ago | [FPU-IEEE-754](https://github.com/akilm/FPU-IEEE-754)/583 | Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Square Root Operations based on the IEEE-754 standard for floating point numbers |
| 65 | 23 | 2 | 6 months ago | [demo-projects](https://github.com/openXC7/demo-projects)/584 | Demo projects for various Kintex FPGA boards |
| 65 | 38 | 5 | 1 year, 4 months ago | [GNSS_Firehose](https://github.com/pmonta/GNSS_Firehose)/585 | Wideband front-end digitizer for GPS, GLONASS, Galileo, BeiDou |
| 65 | 18 | 0 | 6 months ago | [pcileech-cardreader](https://github.com/dom0ng/pcileech-cardreader)/586 | pcileech-fpga with SD card reader card emulation (Alcor Micro PCIe Card Reader) |
| 65 | 6 | 0 | 3 months ago | [w65c832](https://github.com/mikeakohn/w65c832)/587 | W65C832 (32 bit 6502) in an FPGA. |
| 65 | 10 | 3 | 2 years ago | [ddr3-tang-primer-20k](https://github.com/nand2mario/ddr3-tang-primer-20k)/588 | DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency. |
| 64 | 17 | 0 | 7 years ago | [DIY_OpenMIPS](https://github.com/gundambox/DIY_OpenMIPS)/589 | å¯¦ä½œã€Šè‡ªå·±å‹•æ‰‹å¯«CPUã€‹æ›¸ä¸Šçš„ç¨‹å¼ç¢¼ |
| 64 | 27 | 3 | 6 months ago | [PCILeech-FPGA-DMA_VMD](https://github.com/mltpig/PCILeech-FPGA-DMA_VMD)/590 | æœ¬é¡¹ç›®æ˜¯PCILeech FPGAå®ç°ï¼ŒåŸºäºXilinx Artix-7 XC7A75T-FGG484èŠ¯ç‰‡ï¼Œä»¿çœŸIntel RST VMDï¼ˆVolume Management Deviceï¼‰æ§åˆ¶å™¨ã€‚è¯¥é¡¹ç›®é€šè¿‡æ¨¡æ‹ŸIntel RST VMDæ§åˆ¶å™¨ï¼ˆè®¾å¤‡IDï¼š9A0Bï¼‰å®ç°å¯¹ç³»ç»Ÿçš„DMAè®¿é—® |
| 64 | 25 | 1 | 1 year, 4 months ago | [diviner-full-emu-v2](https://github.com/yxlnqs/diviner-full-emu-v2)/591 | DMA Firmware |
| 64 | 53 | 2 | 10 months ago | [SparkRoad-V](https://github.com/verimake-team/SparkRoad-V)/592 | None |
| 64 | 10 | 0 | a month ago | [chromatic_fpga](https://github.com/ModRetro/chromatic_fpga)/593 | This repository houses the ModRetro Chromatic's FPGA design files. |
| 64 | 7 | 0 | 1 year, 7 months ago | [Clock-Domain-Crossing-Syn](https://github.com/MahmouodMagdi/Clock-Domain-Crossing-Synchronizers)/594 | Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference for understanding and implementing robust clock domain crossing solutions in digital systems. |
| 64 | 12 | 3 | 7 months ago | [public](https://github.com/VeriGOOD-ML/public)/595 | None |
| 64 | 6 | 0 | 4 years ago | [Computer-Organization-BUA](https://github.com/rfhits/Computer-Organization-BUAA-2020)/596 | åŒ—èˆª6ç³»COè¯¾ BUAA CO |
| 64 | 7 | 2 | 2 months ago | [greyhound-ihp](https://github.com/mole99/greyhound-ihp)/597 | Greyhound on IHP SG13G2 0.13 Î¼m BiCMOS process |
| 64 | 9 | 1 | 2 years ago | [RISu064](https://github.com/zephray/RISu064)/598 | Dual-issue RV64IM processor for fun & learning |
| 63 | 17 | 1 | 1 year, 11 months ago | [RISCV_Single_Cycle_Core](https://github.com/merldsu/RISCV_Single_Cycle_Core)/599 | This repository contains the design files of RISC-V Single Cycle Core |
| 63 | 14 | 0 | 6 years ago | [HyperBUS](https://github.com/gtjennings1/HyperBUS)/600 | A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs |
| 63 | 25 | 0 | 5 years ago | [timetoexplore](https://github.com/WillGreen/timetoexplore)/601 | Source code to accompany https://timetoexplore.net |
| 63 | 12 | 4 | 2 years ago | [VirtualTap](https://github.com/furrtek/VirtualTap)/602 | Mod kit for the Virtual Boy to make it output VGA or RGB video |
| 63 | 9 | 1 | 1 year, 3 months ago | [Booth4_wallace_MULT16_16](https://github.com/lauchinyuan/Booth4_wallace_MULT16_16)/603 | A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction |
| 63 | 0 | 0 | 1 year, 4 months ago | [samples](https://github.com/jaredpalme/samples)/604 | This page is a sample UI for credit card input, with checks on the front-end and error messages |
| 63 | 14 | 2 | 3 years ago | [microsoft_fpga](https://github.com/thinkoco/microsoft_fpga)/605 | Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP  |
| 63 | 7 | 11 | 3 years ago | [snark-barker-mca](https://github.com/schlae/snark-barker-mca)/606 | A Sound Blaster compatible sound card for Micro Channel bus computers |
| 63 | 6 | 5 | 6 years ago | [HDL-deflate](https://github.com/tomtor/HDL-deflate)/607 | FPGA implementation of deflate (de)compress RFC 1950/1951 |
| 63 | 5 | 0 | 7 months ago | [pcie_7x](https://github.com/regymm/pcie_7x)/608 | PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers |
| 63 | 17 | 1 | 5 years ago | [LUTNet](https://github.com/awai54st/LUTNet)/609 | None |
| 63 | 12 | 1 | 2 years ago | [OpenPhySyn](https://github.com/scale-lab/OpenPhySyn)/610 | EDA physical synthesis optimization kit |
| 63 | 17 | 0 | 6 years ago | [VexRiscvSoftcoreContest20](https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018)/611 | None |
| 62 | 2 | 0 | 1 year, 8 months ago | [nscscc2022_single_tools](https://github.com/fluctlight001/nscscc2022_single_tools)/612 | é¾™èŠ¯æ¯ä¸ªäººèµ›å·¥å…·åŒ…ï¼ˆé€‚ç”¨äºä¸ªäººèµ›çš„golden_traceå·¥å…·ï¼‰ |
| 62 | 6 | 0 | 2 years ago | [TordBoyau](https://github.com/BrunoLevy/TordBoyau)/613 | A pipelined RISC-V processor |
| 62 | 24 | 1 | 9 years ago | [Nitro-Parts-lib-SPI](https://github.com/dirjud/Nitro-Parts-lib-SPI)/614 | Verilog SPI master and slave |
| 62 | 25 | 0 | 3 years ago | [axis_udp](https://github.com/alknvl/axis_udp)/615 | This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supported. The project was tested on Xilinx 7-series FPGA with 10G Ethernet MAC IP-core |
| 62 | 8 | 0 | 3 years ago | [FPGA-Edge-Detection-Proje](https://github.com/salute-hh/FPGA-Edge-Detection-Project1)/616 | FPGA-Edge-Detection-Project1 |
| 62 | 20 | 1 | 4 years ago | [opencpi](https://github.com/opencpi/opencpi)/617 | Open Component Portability Infrastructure |
| 62 | 12 | 1 | 4 years ago | [vga-clock](https://github.com/mattvenn/vga-clock)/618 | Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle. |
| 62 | 10 | 0 | 1 year, 9 months ago | [edabk_brain_soc](https://github.com/edabk-hust/edabk_brain_soc)/619 | A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated by ChatGPT-4 with advanced optimizations. |
| 62 | 17 | 2 | 4 years ago | [Chisel-FFT-generator](https://github.com/IA-C-Lab-Fudan/Chisel-FFT-generator)/620 | FFT generator  using Chisel |
| 61 | 18 | 0 | 6 years ago | [fpga_image_processing](https://github.com/damdoy/fpga_image_processing)/621 | IP operations in verilog (simulation and implementation on ice40) |
| 61 | 22 | 7 | 3 years ago | [xfcp](https://github.com/alexforencich/xfcp)/622 | Extensible FPGA control platform |
| 61 | 28 | 4 | 8 months ago | [IHP-Open-DesignLib](https://github.com/IHP-GmbH/IHP-Open-DesignLib)/623 | Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/ |
| 61 | 13 | 1 | 3 years ago | [Cookabarra](https://github.com/shawn110285/Cookabarra)/624 | a training-target implementation of rv32im, designed to be simple and easy to understand |
| 61 | 17 | 1 | 6 years ago | [AD9361_TX_MSK](https://github.com/Grootzz/AD9361_TX_MSK)/625 | A project demonstrate how to config ad9361 to TX mode and how to transmit MSK |
| 61 | 19 | 0 | 3 years ago | [evoapproxlib](https://github.com/ehw-fit/evoapproxlib)/626 | Library of approximate arithmetic circuits |
| 61 | 10 | 2 | 2 years ago | [DDR](https://github.com/buttercutter/DDR)/627 | A simple DDR3 memory controller |
| 61 | 16 | 3 | 3 years ago | [cpc_ram_expansion](https://github.com/revaldinho/cpc_ram_expansion)/628 | A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions. |
| 61 | 21 | 0 | 5 years ago | [verilog-starter-tutorials](https://github.com/ashishrana160796/verilog-starter-tutorials)/629 | Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts. |
| 61 | 42 | 1 | 2 years ago | [DDLM](https://github.com/RomeoMe5/DDLM)/630 | Ğ˜ÑÑ…Ğ¾Ğ´Ğ½Ñ‹Ğµ ĞºĞ¾Ğ´Ñ‹ Ğº Ğ³Ğ»Ğ°Ğ²Ğ°Ğ¼ ĞºĞ½Ğ¸Ğ³Ğ¸ "Ğ¦Ğ¸Ñ„Ñ€Ğ¾Ğ²Ğ¾Ğ¹ ÑĞ¸Ğ½Ñ‚ĞµĞ·: Ğ¿Ñ€Ğ°ĞºÑ‚Ğ¸Ñ‡ĞµÑĞºĞ¸Ğ¹ ĞºÑƒÑ€Ñ" (Ğ¿Ğ¾Ğ´ Ñ€ĞµĞ´. Ğ.Ğ®. Ğ Ğ¾Ğ¼Ğ°Ğ½Ğ¾Ğ²Ğ° Ğ¸ Ğ®.Ğ’. ĞŸĞ°Ğ½Ñ‡ÑƒĞ»Ğ°) |
| 61 | 40 | 0 | 3 years ago | [LimeSDR-Mini_GW](https://github.com/myriadrf/LimeSDR-Mini_GW)/631 | LimeSDR-Mini board FPGA project |
| 61 | 12 | 1 | 9 months ago | [HedgeHog-Fused-Spiking-Ne](https://github.com/jerry-D/HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine)/632 | HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx Kintex Ultra Plus brand FPGAs and embedded RISC-V as trainer. |
| 60 | 23 | 1 | 5 years ago | [fifo](https://github.com/olofk/fifo)/633 | Generic FIFO implementation with optional FWFT |
| 60 | 15 | 0 | 2 years ago | [ece_3300](https://github.com/aseddin/ece_3300)/634 | ECE 3300 HDL Code |
| 60 | 8 | 2 | 3 years ago | [CNN-ACCELERATOR](https://github.com/8krisv/CNN-ACCELERATOR)/635 | Hardware accelerator for convolutional neural networks |
| 60 | 8 | 0 | 10 years ago | [gb](https://github.com/geky/gb)/636 | The Original Nintendo Gameboy in Verilog |
| 60 | 15 | 0 | 4 years ago | [mpsoc_example](https://github.com/aignacio/mpsoc_example)/637 | None |
| 60 | 3 | 0 | 6 years ago | [soc](https://github.com/combinatorylogic/soc)/638 | An experimental System-on-Chip with a custom compiler toolchain. |
| 60 | 34 | 1 | 10 years ago | [mips32r1_xum](https://github.com/grantae/mips32r1_xum)/639 | A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive) |
| 60 | 16 | 0 | 2 years ago | [hardenedlinux_profiles](https://github.com/hardenedlinux/hardenedlinux_profiles)/640 | It contains hardenedlinux community documentation. |
| 60 | 14 | 0 | 3 years ago | [RISC-V-TensorCore](https://github.com/stillwater-sc/RISC-V-TensorCore)/641 | Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra |
| 60 | 14 | 0 | 10 months ago | [jtopl](https://github.com/jotego/jtopl)/642 | Verilog module compatible with Yamaha OPL chips |
| 60 | 42 | 1 | 6 years ago | [AlteraDE2Labs_Verilog](https://github.com/BenBergman/AlteraDE2Labs_Verilog)/643 | My solutions to Alteras example labs |
| 60 | 9 | 1 | 3 months ago | [fpga-composite-video](https://github.com/Slamy/fpga-composite-video)/644 | Verilog implementation of PAL, NTSC and SECAM color encoding |
| 60 | 3 | 0 | 3 years ago | [caravel_ft8_receiver](https://github.com/Radio-Stack/caravel_ft8_receiver)/645 | A fully-integrated FT8 protocol receiver on 130nm CMOS |
| 60 | 23 | 0 | 3 years ago | [ADC-lvds](https://github.com/cjhonlyone/ADC-lvds)/646 | Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS |
| 60 | 16 | 1 | 2 years ago | [FPGA_NTP_SERVER](https://github.com/Netnod/FPGA_NTP_SERVER)/647 | A FPGA implementation of the NTP and NTS protocols |
| 60 | 11 | 1 | 4 years ago | [CPU_start_from_0](https://github.com/luyufan498/CPU_start_from_0)/648 | ä»é›¶å¼€å§‹è®¾è®¡ä¸€ä¸ªCPU   (Verilog) |
| 59 | 15 | 1 | 6 years ago | [verilog-divider](https://github.com/risclite/verilog-divider)/649 | a super-simple pipelined verilog divider. flexible to define stages |
| 59 | 18 | 1 | 5 months ago | [pcileech-audio](https://github.com/dom0ng/pcileech-audio)/650 | pcileech-fpga with audio card emulation (Creative SB Recon3D PCIe Audio Controller) |
| 59 | 9 | 4 | 3 years ago | [OpenIRV](https://github.com/OVGN/OpenIRV)/651 | Open-source thermal camera project |
| 59 | 23 | 3 | 10 months ago | [ProNoC](https://github.com/amonemi/ProNoC)/652 | Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).  |
| 59 | 16 | 1 | 4 years ago | [core_uriscv](https://github.com/ultraembedded/core_uriscv)/653 | Another tiny RISC-V implementation |
| 59 | 17 | 3 | 2 years ago | [iceZ0mb1e](https://github.com/abnoname/iceZ0mb1e)/654 | FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC |
| 59 | 13 | 0 | 5 years ago | [icestick-glitcher](https://github.com/SySS-Research/icestick-glitcher)/655 | Simple voltage glitcher implementation for the Lattice iCEstick Evaluation Kit |
| 59 | 12 | 1 | 5 years ago | [nand2tetris-iverilog](https://github.com/wuhanstudio/nand2tetris-iverilog)/656 | A 16-bit Hack CPU from scratch on FPGA. |
| 59 | 25 | 2 | 7 years ago | [Viterbi-Decoder-in-Verilo](https://github.com/jfoshea/Viterbi-Decoder-in-Verilog)/657 | An efficient implementation of the Viterbi decoding algorithm in Verilog |
| 59 | 29 | 0 | 9 months ago | [USB3_MIPI_CSI2_RX_V2_Cros](https://github.com/circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX)/658 | MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX with Hard MIPI PHY. Gbps UVC Video Stream Over USB 3.0 with Cypress FX3, Currently WIP |
| 59 | 12 | 2 | 6 months ago | [MasterRTL](https://github.com/hkust-zhiyao/MasterRTL)/659 | MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design |
| 58 | 15 | 0 | 3 years ago | [8bit_MicroComputer_Verilo](https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog)/660 | This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a breadboard, it has the functionalities of his computer and modelled using Verilog HDL. This project was developed as a Mini Project in Digital Systems course in my 3rd semester at IIT Palakkad. |
| 58 | 4 | 1 | a month ago | [llama-fpga](https://github.com/adamgallas/llama-fpga)/661 | [DATE'25, ICCAD'25] An embedded FPGA-based LLM accelerator capable of supporting Llama2-7B |
| 58 | 2 | 13 | 3 years ago | [openfpga-arduboy](https://github.com/agg23/openfpga-arduboy)/662 | Arduboy for Analogue Pocket |
| 58 | 12 | 6 | 7 months ago | [TangMega-138K-example](https://github.com/sipeed/TangMega-138K-example)/663 | TangMega-138K-example project |
| 58 | 4 | 0 | 3 years ago | [CPLD-Guide](https://github.com/mikeroyal/CPLD-Guide)/664 | Complex Programmable Logic Device (CPLD) Guide |
| 58 | 9 | 1 | 2 years ago | [clockport_pi_interface](https://github.com/niklasekstrom/clockport_pi_interface)/665 | Amiga clock port to Raspberry Pi interface |
| 58 | 23 | 0 | 9 years ago | [FFT_Verilog](https://github.com/DexWen/FFT_Verilog)/666 | FFT implement by verilog_æµ‹è¯•éªŒè¯å·²é€šè¿‡ |
| 58 | 21 | 0 | 8 years ago | [robot-arm-v01](https://github.com/bikerglen/robot-arm-v01)/667 | None |
| 58 | 12 | 0 | 5 years ago | [usb2sniffer](https://github.com/ultraembedded/usb2sniffer)/668 | USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware) |
| 58 | 3 | 0 | 10 months ago | [Benchmarks](https://github.com/santoshsmalagi/Benchmarks)/669 | A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation. |
| 58 | 20 | 0 | 4 months ago | [PCIe-Physical-Layer](https://github.com/brown9804/PCIe-Physical-Layer)/670 | Implementation of the PCIe physical layer |
| 58 | 6 | 0 | 20 days ago | [gatemate_ila](https://github.com/colognechip/gatemate_ila)/671 | The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform. |
| 57 | 5 | 4 | 1 year, 18 days ago | [MiSTerLaggy_MiSTer](https://github.com/MiSTer-devel/MiSTerLaggy_MiSTer)/672 | A display latency measurement tool |
| 57 | 15 | 1 | 2 years ago | [RISCV_Pipeline_Core](https://github.com/merldsu/RISCV_Pipeline_Core)/673 | This repository contains the design files of RISC-V Pipeline Core |
| 57 | 8 | 1 | 5 years ago | [iua](https://github.com/smunaut/iua)/674 | ice40 USB Analyzer |
| 57 | 11 | 0 | 5 years ago | [MIPS48PipelineCPU](https://github.com/ljlin/MIPS48PipelineCPU)/675 | 5 stage pipelined MIPS-32 processor |
| 57 | 5 | 0 | 9 years ago | [21FX](https://github.com/defparam/21FX)/676 | A bootloader for the SNES console |
| 57 | 2 | 5 | 3 months ago | [ISEVIC](https://github.com/Bloodmosher/ISEVIC)/677 | Integrated System for Enhancing VIC Output |
| 57 | 11 | 1 | 7 years ago | [BAR-Tender](https://github.com/defparam/BAR-Tender)/678 | An FPGA I/O Device which services physical memory reads/writes via UMDF2 driver |
| 56 | 6 | 0 | 13 days ago | [SEGAChips](https://github.com/emu-russia/SEGAChips)/679 | Reverse-engineering of SEGA chips |
| 56 | 12 | 0 | 13 years ago | [Pong](https://github.com/bogini/Pong)/680 | Pong game on an FPGA in Verilog. |
| 56 | 22 | 0 | 14 years ago | [dma_ahb](https://github.com/freecores/dma_ahb)/681 | AHB DMA 32 / 64 bits |
| 56 | 26 | 0 | 7 years ago | [FPGA_SM4](https://github.com/raymondrc/FPGA_SM4)/682 | FPGA implementation of Chinese SM4 encryption algorithm. |
| 56 | 23 | 25 | 4 months ago | [MegaDrive_MiSTer](https://github.com/MiSTer-devel/MegaDrive_MiSTer)/683 | Sega Megadrive for MiSTer |
| 56 | 17 | 0 | 8 months ago | [pcileech-wifi-Intel-Ax201](https://github.com/YanDing-China/pcileech-wifi-Intel-Ax201-DMA-FPGA)/684 | æ–‡æ¡£æ•™ç¨‹:https://docs.qq.com/doc/DQ01lVGtHelROVHNv |
| 56 | 13 | 7 | 6 days ago | [VossII](https://github.com/TeamVoss/VossII)/685 | The source code to the Voss II Hardware Verification Suite |
| 56 | 9 | 1 | 2 years ago | [32-point-FFT-Verilog-desi](https://github.com/AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm)/686 | This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clock domains and time-shared design |
| 56 | 26 | 0 | a month ago | [PCXT_MiSTer](https://github.com/spark2k06/PCXT_MiSTer)/687 | PCXT port for MiSTer by spark2k06. |
| 56 | 9 | 47 | 5 years ago | [rigel](https://github.com/jameshegarty/rigel)/688 | Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra. |
| 55 | 21 | 7 | 1 year, 1 month ago | [TangPrimer-25K-example](https://github.com/sipeed/TangPrimer-25K-example)/689 | TangPrimer-25K-example project |
| 55 | 9 | 0 | 10 months ago | [pipeline-mips-verilog](https://github.com/maze1377/pipeline-mips-verilog)/690 | A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall |
| 55 | 22 | 2 | 5 years ago | [max1000-tutorial](https://github.com/vpecanins/max1000-tutorial)/691 | Tutorial and example projects for the Arrow MAX1000 FPGA board |
| 55 | 9 | 0 | 1 year, 3 months ago | [nano-cpu32k](https://github.com/cassuto/nano-cpu32k)/692 | Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA. |
| 55 | 19 | 0 | 6 years ago | [de10nano_vgaHdmi_chip](https://github.com/nhasbun/de10nano_vgaHdmi_chip)/693 | Test for video output using the ADV7513 chip on a de10 nano board |
| 55 | 7 | 1 | 8 months ago | [engine-V](https://github.com/micro-FPGA/engine-V)/694 | SoftCPU/SoC engine-V |
| 55 | 15 | 1 | 7 years ago | [SimpleCache](https://github.com/psnjk/SimpleCache)/695 | Simple cache design implementation in verilog |
| 55 | 13 | 0 | 5 years ago | [challenges-2020](https://github.com/pwn2winctf/challenges-2020)/696 | Pwn2Win 2020 Challenges |
| 55 | 18 | 2 | 5 years ago | [max2-audio-dac](https://github.com/dilshan/max2-audio-dac)/697 | 24-bit Stereo Audio DAC for Raspberry Pi |
| 55 | 6 | 1 | 9 years ago | [MAM65C02-Processor-Core](https://github.com/MorrisMA/MAM65C02-Processor-Core)/698 | Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001) |
| 55 | 7 | 0 | 4 years ago | [core_axi_cache](https://github.com/ultraembedded/core_axi_cache)/699 | 128KB AXI cache (32-bit in, 256-bit out) |
| 55 | 12 | 0 | 1 year, 22 days ago | [wbi2c](https://github.com/ZipCPU/wbi2c)/700 | Wishbone controlled I2C controllers |
| 55 | 20 | 3 | 3 years ago | [wokwi-verilog-gds-test](https://github.com/mattvenn/wokwi-verilog-gds-test)/701 | None |
| 55 | 11 | 0 | a year ago | [MIDI-Stepper-Synth-V2](https://github.com/jzkmath/MIDI-Stepper-Synth-V2)/702 | Virginia Tech AMP Lab Version of the MIDI Stepper Synth. Uses FPGA and 32 Stepper Motors. |
| 55 | 0 | 0 | 4 years ago | [MIPS-Microsystems](https://github.com/SilenceX12138/MIPS-Microsystems)/703 | A computer system containing CPU, OS and Compiler under MIPS architecture. |
| 55 | 26 | 10 | 3 years ago | [rp_lock-in_pid](https://github.com/marceluda/rp_lock-in_pid)/704 | Lock-in and PID application for RedPitaya enviroment |
| 55 | 19 | 0 | 8 months ago | [sha1](https://github.com/secworks/sha1)/705 | Verilog implementation of the SHA-1 cryptgraphic hash function |
| 54 | 9 | 0 | 6 years ago | [up5k_basic](https://github.com/emeb/up5k_basic)/706 | A small 6502 system with MS BASIC in ROM |
| 54 | 4 | 0 | 4 years ago | [TJ-FPGA_MP3](https://github.com/DinoMax00/TJ-FPGA_MP3)/707 | åŒæµå¤§å­¦æ•°å­—é€»è¾‘è¯¾ç¨‹æœŸæœ«å¤§ä½œä¸š |
| 54 | 4 | 1 | 2 years ago | [ITA-CORES](https://github.com/FelipeFFerreira/ITA-CORES)/708 | RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32 |
| 54 | 12 | 0 | 3 years ago | [DigitalLogic-Autumn2020](https://github.com/Tan-YiFan/DigitalLogic-Autumn2020)/709 | å¤æ—¦å¤§å­¦ æ•°å­—é€»è¾‘ä¸éƒ¨ä»¶è®¾è®¡å®éªŒ 2020ç§‹ |
| 54 | 24 | 1 | 4 years ago | [Icarus_Verilog](https://github.com/SinghCoder/Icarus_Verilog)/710 | This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum |
| 54 | 16 | 0 | 4 years ago | [verilog_axi-interconnect](https://github.com/seonskim/verilog_axi-interconnect)/711 | AXI Interconnect |
| 54 | 17 | 13 | 6 years ago | [alpha-release](https://github.com/The-OpenROAD-Project/alpha-release)/712 | Builds, flow and designs for the alpha release |
| 54 | 16 | 0 | 7 years ago | [posture_recognition_CNN](https://github.com/cxdzyq1110/posture_recognition_CNN)/713 | To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different responses to all kinds of human's postures. But the process is very difficult as well, because usually it is very slow and power-consuming, and requires a very large memory space. Here we focus on real-time posture recognition, and try to make the machine "know" what posture we make. The posture recognition system is consisted of DE10-Nano SoC FPGA Kit, a camera, and an HDMI monitor. SoC FPGA captures video streams from the camera, recognizes human postures with a CNN model, and finally shows the original video and classification result (standing, walking, waving, etc.) via HDMI interface. |
| 54 | 25 | 0 | 7 years ago | [huaweicloud-fpga](https://github.com/huaweicloud/huaweicloud-fpga)/714 | The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server. |
| 54 | 23 | 0 | 4 years ago | [AHB-SRAMC](https://github.com/wangjidwb123/AHB-SRAMC)/715 | IC Verification & SV Demo |
| 54 | 7 | 0 | 6 months ago | [LLMs-for-EDA-Tutorial](https://github.com/JBlocklove/LLMs-for-EDA-Tutorial)/716 | None |
| 54 | 28 | 3 | 11 years ago | [beagle](https://github.com/bikerglen/beagle)/717 | BeagleBone HW, SW, & FPGA Development |
| 54 | 6 | 13 | 6 years ago | [Neogeo_MiSTer_old](https://github.com/furrtek/Neogeo_MiSTer_old)/718 | SNK NeoGeo core for the MiSTer platform |
| 54 | 7 | 2 | 3 years ago | [AMSGateArray](https://github.com/codedchip/AMSGateArray)/719 | Prototype boards and verilog for development of Xilinx CPLD replacements for the Amstrad 40010 and 40007 gate array chips. |
| 54 | 21 | 0 | 11 years ago | [MIPS-Processor-in-Verilog](https://github.com/Caskman/MIPS-Processor-in-Verilog)/720 | Processor repo |
| 54 | 23 | 0 | 30 days ago | [FPGATechnologyGroup](https://github.com/suisuisi/FPGATechnologyGroup)/721 | FPGA Technology Exchange Groupç›¸å…³æ–‡ä»¶ç®¡ç† |
| 54 | 9 | 1 | 1 year, 5 months ago | [Hardware-Implementation-o](https://github.com/DOUDIU/Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm)/722 | The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera. |
| 54 | 15 | 0 | 9 years ago | [sds7102](https://github.com/wingel/sds7102)/723 | A port of Linux to the OWON SDS7102 scope |
| 53 | 17 | 2 | 5 years ago | [KWS-SoC](https://github.com/IA-C-Lab-Fudan/KWS-SoC)/724 | This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform. |
| 53 | 15 | 0 | 17 years ago | [verilog_cordic_core](https://github.com/freecores/verilog_cordic_core)/725 | configurable cordic core in verilog |
| 53 | 3 | 0 | 7 years ago | [collection-iPxs](https://github.com/sergicuen/collection-iPxs)/726 | Icestudio Pixel Stream collection |
| 53 | 16 | 1 | 5 years ago | [DA_PUF_Library](https://github.com/scluconn/DA_PUF_Library)/727 | Defense/Attack PUF Library (DA PUF Library) |
| 53 | 23 | 6 | 1 year, 8 months ago | [NetFPGA-PLUS](https://github.com/NetFPGA/NetFPGA-PLUS)/728 | None |
| 53 | 7 | 1 | 3 years ago | [nes260](https://github.com/zf3/nes260)/729 | NES emulator for Xilinx KV260 FPGA board |
| 53 | 9 | 0 | 8 years ago | [Verilog_Calculator_Matrix](https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication)/730 | This is a simple project that shows how to multiply two 3x3 matrixes in Verilog. |
| 53 | 15 | 2 | 6 years ago | [DigitalAlarmClock](https://github.com/LeiWang1999/DigitalAlarmClock)/731 | njtech digital design. a fpga digital alarm system with Nexys A7 100T |
| 53 | 8 | 1 | 5 years ago | [tv80](https://github.com/hutch31/tv80)/732 | TV80 Z80-compatible microprocessor |
| 53 | 9 | 1 | 5 years ago | [Cache-Controller](https://github.com/omega-rg/Cache-Controller)/733 | Two Level Cache Controller implementation in Verilog HDL |
| 53 | 5 | 2 | 2 months ago | [A500_ACCEL_RAM_IDE-Rev-2](https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-2)/734 | Improved design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface  |
| 53 | 5 | 0 | 3 years ago | [menshen](https://github.com/multitenancy-project/menshen)/735 | None |
| 53 | 13 | 1 | 2 years ago | [tcam](https://github.com/mcjtag/tcam)/736 | TCAM (Ternary Content-Addressable Memory) in Verilog |
| 52 | 37 | 0 | 10 years ago | [mojo-base-project](https://github.com/embmicro/mojo-base-project)/737 | This is the base project for the Mojo. It should be used as the starting point for all projects. |
| 52 | 36 | 14 | 1 year, 7 months ago | [ZX-Spectrum_MISTer](https://github.com/MiSTer-devel/ZX-Spectrum_MISTer)/738 | None |
| 52 | 18 | 1 | 11 months ago | [MiSTeX-ports](https://github.com/MiSTeX-devel/MiSTeX-ports)/739 | FPGA board support and core ports for MiSTeX |
| 52 | 15 | 0 | 10 months ago | [ASP-DAC24-Tutorial](https://github.com/ASU-VDA-Lab/ASP-DAC24-Tutorial)/740 | This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024 |
| 52 | 26 | 3 | 9 months ago | [pcileech-csi2host](https://github.com/kilmu1337/pcileech-csi2host)/741 | Emulated DMA firmware for the csi2host |
| 52 | 7 | 1 | 15 hours ago | [scgallery](https://github.com/siliconcompiler/scgallery)/742 | SiliconCompiler Design Gallery |
| 52 | 15 | 2 | 2 years ago | [asap7_reference_design](https://github.com/Centre-for-Hardware-Security/asap7_reference_design)/743 | reference block design for the ASAP7nm library in Cadence Innovus |
| 52 | 24 | 0 | 2 months ago | [thinpad_top](https://github.com/thu-cs-lab/thinpad_top)/744 | Project template for Artix-7 based Thinpad board |
| 52 | 10 | 0 | 2 years ago | [digital-logic-design](https://github.com/mbaykenar/digital-logic-design)/745 | This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes related to the course  |
| 52 | 17 | 2 | 8 years ago | [chiphack](https://github.com/embecosm/chiphack)/746 | Repository and Wiki for Chip Hack events. |
| 52 | 16 | 3 | 4 years ago | [APB-Protocol](https://github.com/shubhi704/APB-Protocol)/747 | None |
| 52 | 9 | 0 | 4 years ago | [Physical-Design-with-Open](https://github.com/shariethernet/Physical-Design-with-OpenLANE-using-SKY130-PDK)/748 | This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In this project, a PicoRV32a SoC is taken and then the RTL to GDSII Flow is implemented with Openlane using Skywater130nm PDK. Custom-designed standard cells with Sky130 PDK are also used in the flow.  Timing Optimisations are carried out. Slack violations are removed. DRC is verified |
| 52 | 21 | 1 | 8 years ago | [Design-and-Verification-o](https://github.com/biren15/Design-and-Verification-of-LDPC-Decoder)/749 | - Designed the LDPC decoder in the Matlab using the min-sum approach.  - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix.  - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab. |
| 51 | 5 | 3 | 7 months ago | [Lighter](https://github.com/AUCOHL/Lighter)/750 | An automatic clock gating utility |
| 51 | 19 | 1 | 4 years ago | [qemu-hdl-cosim](https://github.com/RSPwFPGAs/qemu-hdl-cosim)/751 | VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs |
| 51 | 9 | 0 | 6 years ago | [tiny_usb_examples](https://github.com/lawrie/tiny_usb_examples)/752 | Using the TinyFPGA BX USB code in user designs |
| 51 | 20 | 2 | 7 years ago | [FPGA-SM3-HASH](https://github.com/raymondrc/FPGA-SM3-HASH)/753 | Description of Chinese SM3 Hash algorithm with Verilog HDL |
| 51 | 15 | 2 | 11 years ago | [8051](https://github.com/lajanugen/8051)/754 | FPGA implementation of the 8051 Microcontroller (Verilog) |
| 51 | 3 | 0 | 9 years ago | [HaSKI](https://github.com/wyager/HaSKI)/755 | CÎ»ash/Haskell FPGA-based SKI calculus evaluator |
| 51 | 15 | 0 | 4 years ago | [2dconv-FPGA](https://github.com/ivanvig/2dconv-FPGA)/756 | A 2D convolution hardware implementation written in Verilog |
| 51 | 10 | 12 | 1 year, 6 months ago | [a2o](https://github.com/OpenPOWERFoundation/a2o)/757 | The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue.  It is now being updated for compliancy and integration into open projects. |
| 51 | 11 | 3 | 6 years ago | [snes_dejitter](https://github.com/marqs85/snes_dejitter)/758 | NES/SNES 240p de-jitter mod |
| 50 | 16 | 0 | 10 years ago | [yosys-bigsim](https://github.com/YosysHQ/yosys-bigsim)/759 | A collection of big designs to run post-synthesis simulations with yosys |
| 50 | 23 | 0 | 1 year, 10 months ago | [low-latency-ethernet](https://github.com/Essenceia/low-latency-ethernet)/760 | RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.  |
| 50 | 9 | 0 | 7 years ago | [LeNet_RTL](https://github.com/yztong/LeNet_RTL)/761 | An LeNet RTL implement onto FPGA |
| 50 | 16 | 1 | 1 year, 2 months ago | [RTL8191SE](https://github.com/ClincyJones/RTL8191SE)/762 | shadow+writemask for all caps. has WORKING logic for interrupts, but not this specific device. DONT BUY FROM DMANATION. |
| 50 | 3 | 3 | 10 months ago | [cxxrtl_eval](https://github.com/tomverbeure/cxxrtl_eval)/763 | Experiments with Yosys cxxrtl backend |
| 50 | 8 | 1 | 5 years ago | [Image_sim](https://github.com/Nitcloud/Image_sim)/764 | åŸºäºFPGAçš„å›¾åƒå¤„ç†æ¨¡å—ï¼ˆå‡ºè‡ªäºcrazybingoï¼‰ï¼ˆå°†éƒ¨åˆ†IPæ¢ä¸ºçº¯Verilogç”¨äºè·¨å¹³å°ç§»æ¤ï¼‰ |
| 50 | 15 | 1 | 2 years ago | [eth_switch](https://github.com/mcjtag/eth_switch)/765 | Verilog Ethernet Switch (layer 2) |
| 50 | 14 | 0 | 12 years ago | [LVDS-7-to-1-Serializer](https://github.com/racerxdl/LVDS-7-to-1-Serializer)/766 | An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens. |
| 50 | 22 | 0 | 10 years ago | [ecc](https://github.com/pansygrass/ecc)/767 | Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrated Circuits. |
| 50 | 25 | 3 | 10 years ago | [CAN-Bus-Controller](https://github.com/Tommydag/CAN-Bus-Controller)/768 | An CAN bus Controller implemented in Verilog |
| 50 | 20 | 3 | 3 years ago | [minimig-de1](https://github.com/rkrajnc/minimig-de1)/769 | Minimig for the DE1 board |
| 50 | 8 | 2 | 5 months ago | [verilator_xilinx](https://github.com/fredrequin/verilator_xilinx)/770 | Re-coded Xilinx primitives for Verilator use |
| 50 | 11 | 1 | 5 years ago | [RDF-2019](https://github.com/ieee-ceda-datc/RDF-2019)/771 | DATC RDF |
| 50 | 43 | 6 | a day ago | [Menu_MiSTer](https://github.com/MiSTer-devel/Menu_MiSTer)/772 | None |
| 50 | 7 | 0 | 5 years ago | [Colorlight-5A-75B](https://github.com/kholia/Colorlight-5A-75B)/773 | Notes for Colorlight-5A-75B. |
| 50 | 100 | 7 | 11 months ago | [caravel_user_project_anal](https://github.com/efabless/caravel_user_project_analog)/774 | None |
| 50 | 20 | 1 | 5 years ago | [Booth_Multipliers](https://github.com/MorrisMA/Booth_Multipliers)/775 | Parameterized Booth Multiplier in Verilog 2001 |
| 50 | 17 | 1 | 6 years ago | [Verilog-FIR](https://github.com/Grootzz/Verilog-FIR)/776 | FIR implemention with Verilog |
| 50 | 20 | 1 | 6 years ago | [Interface-Protocol-in-Ver](https://github.com/halftop/Interface-Protocol-in-Verilog)/777 | Interface Protocol in Verilog |
| 50 | 3 | 0 | 2 years ago | [image_processing](https://github.com/fivexxxxx/image_processing)/778 | FPGAå›¾åƒå¤„ç†-- è½¦ç‰Œå®šä½ï¼ŒåŒ…æ‹¬äºŒå€¼åŒ–ï¼Œè…èš€ï¼Œè†¨èƒ€ï¼Œsobelè¾¹ç¼˜æ£€æµ‹ï¼Œæ°´å¹³æŠ•å½±å’Œå‚ç›´æŠ•å½±ç­‰ |
| 49 | 18 | 0 | 2 years ago | [xk264](https://github.com/openasic-org/xk264)/779 | xk264ï¼šAVC/H.264 Video Encoder IP Core (RTL) |
| 49 | 9 | 1 | 1 year, 1 month ago | [sdram-tang-nano-20k](https://github.com/nand2mario/sdram-tang-nano-20k)/780 | NESTang SDRAM controller and usage example for Tang Nano 20K |
| 49 | 10 | 2 | 6 years ago | [3x3_matrix_Systolic_Array](https://github.com/zhangzek/3x3_matrix_Systolic_Array_multiplier)/781 | 3Ã—3è„‰åŠ¨é˜µåˆ—ä¹˜æ³•å™¨ |
| 49 | 16 | 0 | 3 years ago | [VSDBabySoC](https://github.com/manili/VSDBabySoC)/782 | VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH. |
| 49 | 12 | 0 | 4 years ago | [fpga-bpf](https://github.com/UofT-HPRC/fpga-bpf)/783 | A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark |
| 49 | 9 | 3 | 6 days ago | [hsdaoh-fpga](https://github.com/steve-m/hsdaoh-fpga)/784 | High Speed Data Acquisition over HDMI - FPGA implementation |
| 49 | 19 | 4 | 8 months ago | [MacPlus_MiSTer](https://github.com/MiSTer-devel/MacPlus_MiSTer)/785 | Macintosh Plus for MiSTer |
| 49 | 13 | 1 | 6 years ago | [A-Single-Path-Delay-32-Po](https://github.com/jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor)/786 | A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-frequency) algorithm. The average SNR = 58.76. |
| 49 | 4 | 6 | 2 years ago | [video_lag_tester](https://github.com/pthalin/video_lag_tester)/787 | A low cost HDMI video lag tester. |
| 49 | 14 | 2 | 7 years ago | [CNN_VGG19_verilog](https://github.com/romulus0914/CNN_VGG19_verilog)/788 | Convolution Neural Network of vgg19 model in verilog |
| 48 | 8 | 1 | a day ago | [libfpga](https://github.com/Wren6991/libfpga)/789 | Reusable Verilog 2005 components for FPGA designs |
| 48 | 5 | 0 | 2 years ago | [Design-and-ASIC-Implement](https://github.com/abdelazeem201/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor)/790 | I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be built using the proposed processing element. The proposed architecture can lead to 100% hardware utilization and 50% reduction in the overall number of adders required in the conventional pipelined FFT designs. In order to produce the output sequence in normal order, we also present a bit reverser, which can achieve a 50% reduction in memory usage. |
| 48 | 13 | 8 | 2 years ago | [Rosebud](https://github.com/ucsdsysnet/Rosebud)/791 | Framework for FPGA-accelerated Middlebox Development |
| 48 | 4 | 0 | 7 years ago | [vga_to_ascii](https://github.com/zephray/vga_to_ascii)/792 | Realtime VGA to ASCII Art converter |
| 48 | 16 | 6 | 2 years ago | [divtiesus](https://github.com/mcleod-ideafix/divtiesus)/793 | DivTIESUS is a SD/MMC interface for the ZX Spectrum, compatible with ESXDOS. It is not a clone of Mario Pratto's DivMMC. |
| 48 | 11 | 0 | 7 months ago | [my-verilog-examples](https://github.com/JeffDeCola/my-verilog-examples)/794 | A place to keep my synthesizable verilog examples. |
| 48 | 6 | 0 | 5 years ago | [CNNAF-CNN-Accelerator_ini](https://github.com/eda-lab/CNNAF-CNN-Accelerator_init)/795 | CNN-Accelerator based on FPGA developed by verilog HDL.  |
| 48 | 8 | 1 | 5 years ago | [core_usb_fs_phy](https://github.com/ultraembedded/core_usb_fs_phy)/796 | USB Full Speed PHY |
| 48 | 15 | 1 | 9 years ago | [LMS-Adaptive-filter](https://github.com/DexWen/LMS-Adaptive-filter)/797 | LMS-Adaptive Filter implement using verilog and Matlab |
| 48 | 13 | 1 | 1 year, 1 month ago | [sdr-psk-fpga](https://github.com/Teddy-van-Jerry/sdr-psk-fpga)/798 | Dual-Mode PSK Transceiver on SDR With FPGA |
| 48 | 7 | 0 | 9 years ago | [Yoshis-Nightmare](https://github.com/jconenna/Yoshis-Nightmare)/799 | FPGA Based Platformer Video Game |
| 48 | 7 | 0 | 7 years ago | [RISC-processor](https://github.com/suyashmahar/RISC-processor)/800 | Simple single cycle RISC processor written in Verilog  |
| 47 | 9 | 0 | 1 year, 6 months ago | [fpga](https://github.com/sam210723/fpga)/801 | Collection of projects for various FPGA development boards |
| 47 | 3 | 0 | 1 year, 8 months ago | [Nuked-SMS-FPGA](https://github.com/nukeykt/Nuked-SMS-FPGA)/802 | Sega Master System emulator written in Verilog |
| 47 | 6 | 0 | 2 years ago | [qtcore-C1](https://github.com/kiwih/qtcore-C1)/803 | None |
| 47 | 38 | 4 | 3 years ago | [i2c](https://github.com/freecores/i2c)/804 | I2C controller core |
| 47 | 9 | 0 | 3 months ago | [moxie-cores](https://github.com/atgreen/moxie-cores)/805 | Moxie-compatible core repository |
| 47 | 3 | 7 | 3 years ago | [spokefpga](https://github.com/davidthings/spokefpga)/806 | FPGA Tools and Library |
| 47 | 22 | 0 | 12 years ago | [RSA4096](https://github.com/fatestudio/RSA4096)/807 | 4096bit RSA project, with verilog code, python test code, etc |
| 47 | 9 | 0 | 1 year, 7 months ago | [fftdemo](https://github.com/ZipCPU/fftdemo)/808 | A demonstration showing how several components can be compsed to build a simulated spectrogram |
| 47 | 12 | 2 | 6 months ago | [subservient](https://github.com/olofk/subservient)/809 | Small SERV-based SoC primarily for OpenMPW tapeout |
| 47 | 4 | 5 | 1 year, 7 months ago | [openfpga-litex](https://github.com/agg23/openfpga-litex)/810 | A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way |
| 47 | 2 | 5 | 5 months ago | [open-binius](https://github.com/ingonyama-zk/open-binius)/811 | building blocks for accelerating ZK proofs over binary fields |
| 47 | 2 | 4 | 4 months ago | [LunaPnR](https://github.com/asicsforthemasses/LunaPnR)/812 | LunaPnR is a place and router for integrated circuits |
| 46 | 21 | 1 | 11 years ago | [verilog-utils](https://github.com/shuckc/verilog-utils)/813 | native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches |
| 46 | 10 | 1 | 10 years ago | [oc_jpegencode](https://github.com/chiggs/oc_jpegencode)/814 | Fork of OpenCores jpegencode with Cocotb testbench |
| 46 | 3 | 5 | 11 months ago | [gowin_flipflop_drainer](https://github.com/juj/gowin_flipflop_drainer)/815 | A test case for stress testing Tang Nano 4K and 9K and Primer 20K (Gowin FPGAs) |
| 46 | 16 | 4 | 7 months ago | [DeMiSTify](https://github.com/robinsonb5/DeMiSTify)/816 | Code to support porting MiST cores to other boards. |
| 46 | 3 | 7 | 2 months ago | [ChiPBench](https://github.com/MIRALab-USTC/ChiPBench)/817 | ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms |
| 46 | 26 | 3 | 8 years ago | [Cosmos-OpenSSD](https://github.com/Cosmos-OpenSSD/Cosmos-OpenSSD)/818 | None |
| 46 | 3 | 0 | 4 months ago | [Sources-for-FPGA-and-VLSI](https://github.com/siriusm46/Sources-for-FPGA-and-VLSI-Design)/819 | If you are interested in Digital Hardware Design and/or interested in chip and VLSI design, you may like this repo!  |
| 46 | 14 | 0 | 3 years ago | [NTHU-ICLAB](https://github.com/kerryliukk/NTHU-ICLAB)/820 | æ¸…è¯å¤§å­¸ | ç©é«”é›»è·¯è¨­è¨ˆå¯¦é©— (IC LAB) | 110ä¸Š |
| 46 | 1 | 1 | a month ago | [isle](https://github.com/projf/isle)/821 | Isle FPGA Computer |
| 46 | 18 | 0 | 6 years ago | [Zynq-7000-DPU-TRD](https://github.com/sumilao/Zynq-7000-DPU-TRD)/822 | Zynq-7000 DPU TRD |
| 46 | 12 | 1 | 4 years ago | [SortingNetwork](https://github.com/john9636/SortingNetwork)/823 | Implement a bitonic sorting network on FPGA |
| 46 | 25 | 0 | 17 years ago | [xge_mac](https://github.com/freecores/xge_mac)/824 | Ethernet 10GE MAC |
| 46 | 16 | 0 | 7 years ago | [BeagleWire](https://github.com/pmezydlo/BeagleWire)/825 | This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017 |
| 46 | 12 | 0 | 4 years ago | [core_spiflash](https://github.com/ultraembedded/core_spiflash)/826 | SPI-Flash XIP Interface (Verilog) |
| 46 | 19 | 1 | 9 years ago | [ethernet_10ge_mac_SV_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb)/827 | SystemVerilog testbench for an Ethernet 10GE MAC core |
| 46 | 2 | 1 | 7 months ago | [MorFuzz](https://github.com/sycuricon/MorFuzz)/828 | Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation |
| 46 | 8 | 1 | 4 years ago | [SerDes](https://github.com/ishfaqahmed29/SerDes)/829 | Verilog RTL Design |
| 45 | 1 | 0 | 9 months ago | [Analogizer](https://github.com/RndMnkIII/Analogizer)/830 | Wiki and info about the Analogizer-FPGA adapter for the Analogue Pocket console |
| 45 | 15 | 1 | 4 years ago | [vsdmixedsignalflow](https://github.com/praharshapm/vsdmixedsignalflow)/831 | This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discusses the steps to modify the current IP layouts inorder to ensure its acceptance by the EDA tools. |
| 45 | 12 | 0 | 4 years ago | [Vision-FPGA-SoM](https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM)/832 | tinyVision.ai Vision & Sensor FPGA System on Module |
| 45 | 8 | 2 | 2 years ago | [xyloni](https://github.com/Efinix-Inc/xyloni)/833 | This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board. |
| 45 | 28 | 22 | 1 year, 2 months ago | [COFFE](https://github.com/vaughnbetz/COFFE)/834 | None |
| 45 | 9 | 0 | 5 years ago | [Computer-Experiment-on-th](https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition)/835 | æ­ç”µè®¡ç®—æœºå­¦é™¢-ã€Šè®¡ç®—æœºç»„æˆåŸç†ã€‹ä¸Šæœºå®éªŒä»£ç å·¥ç¨‹æ–‡ä»¶ |
| 45 | 2 | 0 | 1 year, 7 months ago | [Hardware-Implementation-o](https://github.com/DOUDIU/Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm)/836 | The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera. |
| 45 | 3 | 3 | 6 years ago | [time-sleuth](https://github.com/chriz2600/time-sleuth)/837 | Time Sleuth - Open Source Lag Tester |
| 45 | 12 | 0 | 2 years ago | [2-way-Set-Associative-Cac](https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller)/838 | Synthesizable and Parameterized Cache Controller in Verilog |
| 45 | 7 | 1 | 3 years ago | [zbasic](https://github.com/ZipCPU/zbasic)/839 | A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems |
| 45 | 8 | 0 | 27 days ago | [tt_um_pongsagon_tinygpu_v](https://github.com/pongsagon/tt_um_pongsagon_tinygpu_v2)/840 | A GPU with transformation & lighting, rasterization, texture mapping, flat shading, double buffer, z-buffer |
| 45 | 11 | 0 | 13 years ago | [mcs-4](https://github.com/freecores/mcs-4)/841 | 4004 CPU and MCS-4 family chips |
| 45 | 14 | 4 | 7 years ago | [TDC](https://github.com/RuiMachado39/TDC)/842 | Verilog implementation of a tapped delay line TDC |
| 45 | 13 | 2 | 5 years ago | [E203plus](https://github.com/xiaoerlang0359/E203plus)/843 | upgrade to e203 (a risc-v core) |
| 45 | 15 | 7 | 3 months ago | [C128_MiSTer](https://github.com/MiSTer-devel/C128_MiSTer)/844 | None |
| 45 | 9 | 1 | 1 year, 21 days ago | [xilinx-risc-v](https://github.com/irmo-de/xilinx-risc-v)/845 | Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included. |
| 45 | 11 | 4 | 8 months ago | [MiSTery](https://github.com/gyurco/MiSTery)/846 | Atari ST/STe core for FPGAs |
| 44 | 10 | 0 | 1 year, 1 month ago | [nycu-iclab-2023-fall](https://github.com/HsuChiChen/nycu-iclab-2023-fall)/847 | äº¤é€šå¤§å­¸iclab 2023 fall |
| 44 | 9 | 7 | 5 years ago | [32-Bit-Floating-Point-Add](https://github.com/ahirsharan/32-Bit-Floating-Point-Adder)/848 | Verilog Implementation of 32-bit Floating Point Adder |
| 44 | 6 | 1 | 5 days ago | [Plugcat](https://github.com/SuperSodaSea/Plugcat)/849 | Plug & Play. |
| 44 | 1 | 0 | 2 years ago | [MipsPipeline](https://github.com/TCL606/MipsPipeline)/850 | Mipsäº”çº§æµæ°´çº¿CPU |
| 44 | 8 | 0 | 4 years ago | [fpga_sobel_ov5640_hdmi](https://github.com/xiesicong/fpga_sobel_ov5640_hdmi)/851 | fpgaè·‘sobelè¯†åˆ«ç®—æ³• |
| 44 | 8 | 2 | 9 years ago | [ACC](https://github.com/Obijuan/ACC)/852 | Apollo CPU Core in Verilog. For learning and having fun with open FPGA |
| 44 | 8 | 0 | 9 months ago | [Delta-Sigma-DAC-Verilog](https://github.com/briansune/Delta-Sigma-DAC-Verilog)/853 | Delta Sigma DAC FPGA |
| 44 | 8 | 0 | 4 years ago | [super_small_toy_tpu](https://github.com/dldldlfma/super_small_toy_tpu)/854 | None |
| 44 | 10 | 39 | 2 years ago | [mantle](https://github.com/phanrahan/mantle)/855 | mantle library |
| 44 | 14 | 0 | 2 years ago | [Azure-SDR](https://github.com/Elrori/Azure-SDR)/856 | SW SDR |
| 44 | 14 | 0 | 8 months ago | [chacha](https://github.com/secworks/chacha)/857 | Verilog 2001 implementation of the ChaCha stream cipher. |
| 44 | 8 | 0 | 2 years ago | [FPGA-stereo-Camera-Basys3](https://github.com/Archfx/FPGA-stereo-Camera-Basys3)/858 | Integration of two camera ğŸ“· modules to Basys 3 FPGA |
| 44 | 4 | 0 | 2 years ago | [lightning](https://github.com/hipersys-team/lightning)/859 | [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference |
| 44 | 8 | 0 | a month ago | [e603_hbird](https://github.com/Nuclei-Software/e603_hbird)/860 | RV64GC Linux Capable RISC-V Core |
| 44 | 10 | 12 | 1 year, 8 months ago | [artificial_netlist_genera](https://github.com/daeyeon22/artificial_netlist_generator)/861 | Artificial Netlist Generator |
| 44 | 18 | 0 | 5 years ago | [AZPRcpu](https://github.com/jianzhang96/AZPRcpu)/862 | AZPR cpu.ã€ŠCPUè‡ªåˆ¶å…¥é—¨ã€‹é™„å½•çš„Verilogä»£ç ï¼Œå…¶ä¸­çš„æ—¥æ–‡æ³¨é‡Šç¿»è¯‘æˆäº†ä¸­æ–‡ã€‚ |
| 44 | 5 | 0 | 4 years ago | [PCI2Nano-RTL](https://github.com/defparam/PCI2Nano-RTL)/863 | An open source FPGA PCI core & 8250-Compatible PCI UART core |
| 44 | 13 | 0 | 3 years ago | [RiftCore](https://github.com/whutddk/RiftCore)/864 | RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System |
| 44 | 11 | 0 | 6 years ago | [ad7606-driver-verilog](https://github.com/maxs-well/ad7606-driver-verilog)/865 | AD7606 driver verilog |
| 44 | 5 | 2 | 1 year, 1 month ago | [AssertLLM](https://github.com/hkust-zhiyao/AssertLLM)/866 | Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs |
| 43 | 12 | 2 | 5 years ago | [Low-Cost-and-Programmable](https://github.com/FPGA-Networking/Low-Cost-and-Programmable-CRC)/867 | Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA" |
| 43 | 6 | 0 | 2 years ago | [OpenXRAM](https://github.com/RIOSLaboratory/OpenXRAM)/868 | sram/rram/mram.. compiler |
| 43 | 6 | 0 | 6 years ago | [16-Bit-CPU-using-Verilog](https://github.com/vprabhu28/16-Bit-CPU-using-Verilog)/869 | Design of a 16-Bit CPU using Verilog |
| 43 | 9 | 1 | 11 years ago | [apbi2c](https://github.com/freecores/apbi2c)/870 | APB to I2C |
| 43 | 11 | 1 | 10 months ago | [jt49](https://github.com/jotego/jt49)/871 | Verilog clone of YM2149 |
| 43 | 6 | 4 | a day ago | [lambdalib](https://github.com/siliconcompiler/lambdalib)/872 | Hardware abstraction library |
| 43 | 8 | 7 | 9 years ago | [vector06cc](https://github.com/svofski/vector06cc)/873 | Ğ’ĞµĞºÑ‚Ğ¾Ñ€-06Ñ† Ğ² ĞŸĞ›Ğ˜Ğ¡ / Vector-06c in FPGA |
| 43 | 4 | 7 | 10 months ago | [ReSDMAC](https://github.com/mbtaylor1982/ReSDMAC)/874 | Verilog code to replace the Commodore SDMAC found in the A3000 |
| 43 | 8 | 0 | 8 months ago | [NeoChips](https://github.com/neogeodev/NeoChips)/875 | Replacement "chips" for NeoGeo systems |
| 43 | 6 | 0 | 7 years ago | [s6soc](https://github.com/ZipCPU/s6soc)/876 | CMod-S6 SoC |
| 43 | 7 | 3 | 6 months ago | [dmgcpu](https://github.com/emu-russia/dmgcpu)/877 | DMG-CPU Reverse Engineering |
| 43 | 2 | 0 | 2 years ago | [ICLAB-2022-FALL](https://github.com/XDEv11/ICLAB-2022-FALL)/878 | None |
| 43 | 11 | 1 | 11 years ago | [azpr_cpu](https://github.com/zhangly/azpr_cpu)/879 | ç”¨Altera FPGAèŠ¯ç‰‡è‡ªåˆ¶CPU |
| 43 | 14 | 1 | 10 months ago | [wb_intercon](https://github.com/olofk/wb_intercon)/880 | Wishbone interconnect utilities |
| 43 | 9 | 1 | 3 months ago | [Verilog-Examples](https://github.com/johnwinans/Verilog-Examples)/881 | None |
| 43 | 5 | 0 | 5 years ago | [LMS-sound-filtering-by-Ve](https://github.com/maxs-well/LMS-sound-filtering-by-Verilog)/882 | LMS sound filtering by Verilog |
| 43 | 23 | 0 | 5 years ago | [verilog-arbiter](https://github.com/bmartini/verilog-arbiter)/883 | A look ahead, round-robing parametrized arbiter written in Verilog. |
| 42 | 20 | 1 | 8 months ago | [sha512](https://github.com/secworks/sha512)/884 | Verilog implementation of the SHA-512 hash function. |
| 42 | 19 | 1 | 2 years ago | [xup_fpga_vivado_flow](https://github.com/Xilinx/xup_fpga_vivado_flow)/885 | AMD Xilinx University Program Vivado tutorial  |
| 42 | 27 | 2 | 6 years ago | [block-nvdla-sifive](https://github.com/sifive/block-nvdla-sifive)/886 | None |
| 42 | 7 | 0 | 1 year, 10 months ago | [dbgbus](https://github.com/ZipCPU/dbgbus)/887 | A collection of debugging busses developed and presented at zipcpu.com |
| 42 | 3 | 5 | 5 years ago | [observer](https://github.com/olofk/observer)/888 | None |
| 42 | 11 | 1 | 5 years ago | [core_usb_uart](https://github.com/ultraembedded/core_usb_uart)/889 | USB serial device (CDC-ACM) |
| 42 | 2 | 0 | 3 years ago | [ulx3s_examples](https://github.com/lawrie/ulx3s_examples)/890 | Example Verilog code for Ulx3s |
| 42 | 5 | 3 | 1 year, 16 days ago | [ML4Accel-Dataset](https://github.com/UT-LCA/ML4Accel-Dataset)/891 | Dataset for ML-guided Accelerator Design |
| 42 | 6 | 0 | 3 years ago | [AXI4_Master_Interconnect_](https://github.com/hizbi-github/AXI4_Master_Interconnect_Slave)/892 | A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple masters arbitration.  Simulation waveforms are also included. |
| 42 | 3 | 0 | 10 months ago | [REF1329-N64-Gameshark-Clo](https://github.com/RWeick/REF1329-N64-Gameshark-Clone)/893 | This implements the original LZ9FC17 GAL on an Altera EPM240. It fully supports all functionality to include: parallel port, 7 segment display, and the GS button |
| 42 | 0 | 1 | 2 years ago | [TJCS-SingleCircleCPU54](https://github.com/Misaka-N/TJCS-SingleCircleCPU54)/894 | åŒæµå¤§å­¦2021çº§è®¡ç®—æœºç§‘å­¦ä¸æŠ€æœ¯ç³» è®¡ç®—æœºç»„æˆä¸åŸç†å®éªŒ å•å‘¨æœŸ54æ¡æŒ‡ä»¤CPU |
| 42 | 6 | 0 | 3 years ago | [icesid](https://github.com/bit-hack/icesid)/895 | A C64 SID Chip recreation in FPGA |
| 42 | 14 | 0 | 7 years ago | [trainwreck](https://github.com/aswaterman/trainwreck)/896 | Original RISC-V 1.0 implementation.  Not supported. |
| 42 | 12 | 0 | 1 year, 27 days ago | [DLUT_IC_Courses](https://github.com/NAOSI-DLUT/DLUT_IC_Courses)/897 | å¤§è¿ç†å·¥å¤§å­¦é›†æˆç”µè·¯å­¦é™¢æœ¬ç§‘è¯¾ç¨‹æŒ‡å— |
| 42 | 6 | 0 | 1 year, 11 months ago | [FPGA_DDR3_Ctrl](https://github.com/lauchinyuan/FPGA_DDR3_Ctrl)/898 | An AXI DDR3 SDRAM controller for FPGA |
| 42 | 9 | 0 | 13 years ago | [dcpu16](https://github.com/sybreon/dcpu16)/899 | Pipelined DCPU-16 Verilog Implementation |
| 42 | 12 | 2 | 4 years ago | [alice5](https://github.com/bradgrantham/alice5)/900 | SPIR-V fragment shader GPU core based on RISC-V |
| 42 | 2 | 0 | 4 years ago | [single_cycle_RISCV_CPU_De](https://github.com/rave1sking/single_cycle_RISCV_CPU_Design-32bit)/901 | Verilogå®ç°å•å‘¨æœŸéæµæ°´çº¿32ä½RISCVæŒ‡ä»¤é›†ï¼ˆ45æ¡ï¼‰CPU |
| 42 | 11 | 0 | 2 years ago | [HW](https://github.com/LCAI-TIHU/HW)/902 | LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peripherals. |
| 42 | 15 | 0 | 7 years ago | [Tomasulo](https://github.com/YanB25/Tomasulo)/903 | An out-of-order execution algorithm for pipeline CPU, implemented by verilog |
| 42 | 12 | 0 | 5 years ago | [iverilog-tutorial](https://github.com/albertxie/iverilog-tutorial)/904 | Quickstart guide on Icarus Verilog. |
| 42 | 6 | 1 | 1 year, 8 months ago | [cisco-hwic-3g-cdma](https://github.com/tomverbeure/cisco-hwic-3g-cdma)/905 | Reverse Engineering of the Cisco HWIC-3G-CDMA PCB |
| 42 | 10 | 1 | 2 years ago | [ic_contest](https://github.com/derek8955/ic_contest)/906 | IC Contest |
| 41 | 24 | 0 | 6 years ago | [2FSK-2PSK-2DPSK-QPSK-code](https://github.com/DejavuAlex/2FSK-2PSK-2DPSK-QPSK-code-and-decode)/907 | ç”¨Verilogè¯­è¨€ç¼–å†™ï¼Œå®ç°2FSKï¼Œ2PSK, 2DPSK, QPSKè°ƒåˆ¶è§£è°ƒ |
| 41 | 16 | 0 | 8 years ago | [eddr3](https://github.com/Elphel/eddr3)/908 | mirror of https://git.elphel.com/Elphel/eddr3 |
| 41 | 18 | 1 | 2 years ago | [xup_embedded_system_desig](https://github.com/Xilinx/xup_embedded_system_design_flow)/909 | AMD Xilinx University Program Embedded tutorial |
| 41 | 14 | 0 | 6 years ago | [XCryptCore](https://github.com/crypt-xie/XCryptCore)/910 | Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.) |
| 41 | 6 | 0 | 6 years ago | [redpid](https://github.com/quartiq/redpid)/911 | migen + misoc + redpitaya = digital servo |
| 41 | 9 | 0 | 5 years ago | [de10-nano-riscv](https://github.com/thinkoco/de10-nano-riscv)/912 | A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano |
| 41 | 6 | 2 | 3 years ago | [ADPLL_base_Verilog](https://github.com/rumengshanhe/ADPLL_base_Verilog)/913 | åŸºäºVerilogå®ç°çš„å…¨æ•°å­—é”ç›¸ç¯ |
| 41 | 12 | 1 | 3 years ago | [simple-AXI2AHB-bridge](https://github.com/KasuganoSoraaa/simple-AXI2AHB-bridge)/914 | AXI master to AHB slave, support INCR/WRAP, out of standing, do not  advanced feature such as support out of order, retry, split, etc |
| 41 | 9 | 0 | 4 years ago | [GNN-ARCH](https://github.com/GraphSAINT/GNN-ARCH)/915 | [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference) |
| 41 | 0 | 0 | 1 year, 6 months ago | [RTLRewriter-Bench](https://github.com/yaoxufeng/RTLRewriter-Bench)/916 | None |
| 41 | 12 | 0 | 10 years ago | [CPU](https://github.com/ruanshihai/CPU)/917 | Verilogå®ç°çš„ç®€å•äº”çº§æµæ°´çº¿CPUï¼Œå¼€å‘å¹³å°ï¼šNexys3 |
| 41 | 9 | 0 | 11 years ago | [aoOCS](https://github.com/alfikpl/aoOCS)/918 | The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.  |
| 41 | 15 | 0 | 8 years ago | [HitchHike](https://github.com/pengyuzhang/HitchHike)/919 | None |
| 41 | 1 | 0 | 3 years ago | [hrt](https://github.com/gatecat/hrt)/920 | Hot Reconfiguration Technology demo |
| 41 | 7 | 0 | 5 years ago | [cpu_for_nscscc2020](https://github.com/fluctlight001/cpu_for_nscscc2020)/921 | 2020é¾™èŠ¯æ¯ä¸ªäººèµ› ç®€æ˜“åŒå‘å°„60Mï¼ˆå«ibufferï¼‰ |
| 41 | 23 | 4 | 8 years ago | [Hardware-Implementation-o](https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog)/922 | Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog |
| 41 | 17 | 0 | 7 years ago | [pciebench-netfpga](https://github.com/pcie-bench/pciebench-netfpga)/923 |  pcie-bench code for NetFPGA/VCU709 cards  |
| 41 | 24 | 1 | 3 years ago | [LimeSDR-PCIe_GW](https://github.com/myriadrf/LimeSDR-PCIe_GW)/924 | Altera Cyclone IV FPGA project for the PCIe LimeSDR board  |
| 41 | 1 | 1 | 2 years ago | [FLIX-V](https://github.com/FPGAwars/FLIX-V)/925 | FLIX-V: FPGA, Linux and RISC-V |
| 41 | 8 | 1 | 2 years ago | [CNN-hw-accelerator](https://github.com/suchuankai/CNN-hw-accelerator)/926 | CNN hardware accelerator to accelerate quantized LeNet-5 model  |
| 41 | 4 | 0 | 3 years ago | [Digital-Integrated-Circui](https://github.com/JackHCC/Digital-Integrated-Circuit-Design)/927 | åŒ—äº¬å¤§å­¦æ•°å­—é›†æˆç”µè·¯è®¾è®¡è¯¾ç¨‹ä½œä¸šâ€”FPGAè®¾è®¡ã€Assignment of digital integrated circuit design course of Peking Universityã€‘ |
| 41 | 14 | 1 | 9 years ago | [4-way-set-associative-cac](https://github.com/rajshadow/4-way-set-associative-cache-verilog)/928 | Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy |
| 40 | 12 | 1 | 4 years ago | [riscv-soc-cores](https://github.com/open-design/riscv-soc-cores)/929 | None |
| 40 | 8 | 1 | 6 years ago | [VerilogHDL-Codes](https://github.com/mihir8181/VerilogHDL-Codes)/930 | Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.  |
| 40 | 7 | 6 | 2 years ago | [FPGA-CLAHE](https://github.com/nicyyyy/FPGA-CLAHE)/931 | Constrast limited adaptive histogram equlization based on Verilog |
| 40 | 2 | 2 | 2 years ago | [Digital_Logic_FPGA_final_](https://github.com/def-saizi-baka/Digital_Logic_FPGA_final_hw)/932 | æ•°å­—é€»è¾‘æœŸæœ«å¤§ä½œä¸šï¼Œ7kä¸‹è½å¼éŸ³ä¹æ¸¸æˆ |
| 40 | 8 | 2 | 4 years ago | [asynchronous_fifo](https://github.com/teekamkhandelwal/asynchronous_fifo)/933 | Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module. |
| 40 | 11 | 1 | 4 years ago | [core_usb_bridge](https://github.com/ultraembedded/core_usb_bridge)/934 | USB -> AXI Debug Bridge |
| 40 | 7 | 0 | 5 years ago | [HDMI-to-FPGA-to-APA102-Pi](https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels)/935 | Final Project written in Lucid (verilog) for the Mojo FPGA development board. Reads pixels from HDMI and sends pixel data to 22,000 APA102 LEDs over SPI. |
| 40 | 3 | 0 | 5 years ago | [EDSAC](https://github.com/hrvach/EDSAC)/936 | FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope |
| 40 | 10 | 0 | 5 years ago | [HW-Syn-Lab](https://github.com/tongplw/HW-Syn-Lab)/937 | âš™Hardware Synthesis Laboratory Using Verilog |
| 40 | 5 | 0 | 11 months ago | [verilog-fpga](https://github.com/leonow32/verilog-fpga)/938 | Many peripherals in Verilog ready to use |
| 40 | 4 | 1 | 2 months ago | [tangnano-5V](https://github.com/ryomuk/tangnano-5V)/939 | 5V tolerant interface for Tang Nano |
| 40 | 11 | 0 | 1 year, 2 months ago | [Gowin](https://github.com/BigPig-Bro/Gowin)/940 | ã€ä¾‹ç¨‹ã€‘å›½äº§é«˜äº‘FPGA å¼€å‘æ¿åŠå…¶å·¥ç¨‹ |
| 40 | 28 | 1 | 7 years ago | [OFDM_802_11](https://github.com/phthinh/OFDM_802_11)/941 | IEEE 802.11 OFDM-based transceiver system |
| 40 | 24 | 0 | 4 years ago | [FPGAandPeripheralInterfac](https://github.com/suisuisi/FPGAandPeripheralInterface)/942 |  Peripheral Interface of FPGA |
| 40 | 20 | 0 | 6 years ago | [x393](https://github.com/Elphel/x393)/943 | mirror of https://git.elphel.com/Elphel/x393 |
| 40 | 16 | 0 | 4 years ago | [Video-and-Image-Processin](https://github.com/cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs)/944 | Video and Image Processing |
| 40 | 14 | 0 | 14 years ago | [video_stream_scaler](https://github.com/freecores/video_stream_scaler)/945 | Video Stream Scaler |
| 40 | 7 | 2 | 6 years ago | [icebreaker-candy](https://github.com/kbob/icebreaker-candy)/946 | Eye candy from an iCEBreaker FPGA and a 64Ã—64 LED panel |
| 40 | 10 | 0 | 4 years ago | [MangoMIPS32](https://github.com/RickyTino/MangoMIPS32)/947 | A softcore microprocessor of MIPS32 architecture. |
| 40 | 22 | 0 | 12 years ago | [rfid-verilog](https://github.com/wisp/rfid-verilog)/948 | RFID tag and tester in Verilog |
| 39 | 7 | 0 | 6 years ago | [ctf](https://github.com/q3k/ctf)/949 | Stuff from CTF contests |
| 39 | 17 | 3 | 19 years ago | [can](https://github.com/freecores/can)/950 | CAN Protocol Controller |
| 39 | 19 | 0 | 3 years ago | [EPC-Gen2-RFID-Tag-Baseban](https://github.com/ianhchuang/EPC-Gen2-RFID-Tag-Baseband-Processor)/951 | Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers |
| 39 | 14 | 1 | 4 years ago | [HPS2FPGAmapping](https://github.com/robseb/HPS2FPGAmapping)/952 |  SoCFPGA: Mapping HPS Peripherals, like IÂ²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V) |
| 39 | 7 | 2 | 5 years ago | [SoC_Automation](https://github.com/habibagamal/SoC_Automation)/953 | SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB.  |
| 39 | 9 | 2 | 1 year, 9 months ago | [nes_mappers](https://github.com/ClusterM/nes_mappers)/954 | NES mappers |
| 39 | 4 | 1 | 4 years ago | [ComputerDesignExperiment](https://github.com/LSTM-Kirigaya/ComputerDesignExperiment)/955 | è®¡ç®—æœºç»„æˆåŸç†çš„å®éªŒï¼ŒåŒ…æ‹¬å•å‘¨æœŸCPUå’Œäº”çº§æµæ°´çº¿CPUçš„verilogå®ç° |
| 39 | 42 | 2 | 4 years ago | [VexRiscv-verilog](https://github.com/m-labs/VexRiscv-verilog)/956 | Using VexRiscv without installing Scala |
| 39 | 12 | 1 | 1 year, 1 month ago | [pcileech-modem](https://github.com/dom0ng/pcileech-modem)/957 | pcileech-fpga with modem card emulation (Lucent PCI-SV92EX Soft Modem) |
| 39 | 9 | 0 | 1 year, 10 months ago | [xkDLA](https://github.com/openasic-org/xkDLA)/958 | xkDLAï¼šXinKai Deep Learning Accelerator (RTL) |
| 39 | 14 | 1 | 6 years ago | [ComputerArchitectureLab](https://github.com/Summer-Summer/ComputerArchitectureLab)/959 | This repository is used to release the experimental assignments of Computer Architecture Course from USTC |
| 39 | 13 | 0 | 6 years ago | [verilog-doc](https://github.com/Yvan-xy/verilog-doc)/960 | All About HDL |
| 39 | 17 | 0 | 10 years ago | [yafpgatetris](https://github.com/johan92/yafpgatetris)/961 | Yet Another Tetris on FPGA Implementation |
| 39 | 10 | 0 | 2 years ago | [Cyberrio](https://github.com/hello-eternity/Cyberrio)/962 | None |
| 39 | 7 | 5 | 2 years ago | [N-GO](https://github.com/ManuFerHi/N-GO)/963 | None |
| 39 | 7 | 3 | 6 years ago | [iCEstick-UART-Demo](https://github.com/cyrozap/iCEstick-UART-Demo)/964 | This is a simple UART echo test for the iCEstick Evaluation Kit |
| 39 | 1 | 0 | 3 years ago | [pango_video_local_dimming](https://github.com/Thes0me/pango_video_local_dimming)/965 | 2022å¹´å…¨å›½å¤§å­¦ç”ŸåµŒå…¥å¼èŠ¯ç‰‡ä¸ç³»ç»Ÿè®¾è®¡ç«èµ›â€”â€”FPGAåˆ›æ–°è®¾è®¡ç«èµ›ç´«å…‰åŒåˆ›èµ›é“è§†é¢‘è‰²åº¦äº®åº¦æå–èµ›é¢˜è®¾è®¡æºæ–‡ä»¶ |
| 39 | 2 | 0 | 1 year, 3 months ago | [TongjiUniversity-Course](https://github.com/italas12138/TongjiUniversity-Course)/966 | TongjiUniversityçš„ä¸€äº›è¯¾ç¨‹ä½œä¸š |
| 39 | 20 | 3 | 4 years ago | [JESD204B-Transport-and-Da](https://github.com/Anthon1e/JESD204B-Transport-and-Data-Link-Layer)/967 | Implementation of JESD204B Transport Layer & part of Data Link Layer |
| 39 | 7 | 0 | 4 years ago | [verilog_APB_SPI_interface](https://github.com/red435/verilog_APB_SPI_interface)/968 | SPI interface connect to APB BUS with Verilog HDL |
| 38 | 15 | 0 | 8 years ago | [axi-ddr3](https://github.com/kdurant/axi-ddr3)/969 | å­¦ä¹ AXIæ¥å£ï¼Œä»¥åŠxilinx DDR3 IPä½¿ç”¨ |
| 38 | 10 | 0 | 9 months ago | [lora-modulator](https://github.com/mehrdadh/lora-modulator)/970 | LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio |
| 38 | 21 | 0 | 9 years ago | [fast](https://github.com/FAST-Switch/fast)/971 | FAST |
| 38 | 10 | 1 | 6 years ago | [OpenNoc](https://github.com/kuladeepsaireddy/OpenNoc)/972 | None |
| 38 | 13 | 2 | 4 years ago | [ThymesisFlow](https://github.com/OpenCAPI/ThymesisFlow)/973 | Memory Disaggregation on POWER9 with OpenCAPI 3.0 M1 & C1 |
| 38 | 6 | 0 | 3 years ago | [DigitalClock](https://github.com/thinson/DigitalClock)/974 | åŸºäºverilogçš„æ•°å­—æ—¶é’Ÿï¼Œæ•°ç”µè¯¾ç¨‹è®¾è®¡ |
| 38 | 10 | 0 | 3 years ago | [CortexM0_SoC_Task](https://github.com/flyjancy/CortexM0_SoC_Task)/975 | Step by step tutorial for building CortexM0 SoC |
| 38 | 4 | 0 | 2 months ago | [uart-verilog](https://github.com/TimRudy/uart-verilog)/976 | A simple 8 bit UART implementation in Verilog, with tests and timing diagrams |
| 38 | 4 | 1 | 5 years ago | [3DORGB](https://github.com/citrus3000psi/3DORGB)/977 | RGB Project for most 3DO consoles. |
| 38 | 7 | 0 | 8 years ago | [wiki](https://github.com/tmatsuya/wiki)/978 | None |
| 38 | 11 | 0 | 5 years ago | [Uranus](https://github.com/ustb-owl/Uranus)/979 | Uranus MIPS processor by MaxXing & USTB NSCSCC team |
| 38 | 9 | 0 | 12 years ago | [lsasim](https://github.com/dwelch67/lsasim)/980 | Educational load/store instruction set architecture processor simulator |
| 38 | 5 | 0 | 5 months ago | [fpga286r2](https://github.com/b-dmitry1/fpga286r2)/981 | 8086 / 80286 PC compatible computer board with FPGA |
| 38 | 8 | 0 | 1 year, 6 months ago | [General-Slow-DDR3-Interfa](https://github.com/ZiyangYE/General-Slow-DDR3-Interface)/982 | A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage. |
| 38 | 0 | 0 | 1 year, 10 months ago | [ICLAB_2023_FALL](https://github.com/NCTUTHEBEST/ICLAB_2023_FALL)/983 | ç´€éŒ„ä¸€ä¸‹è‡ªå·±å¯«éçš„æ‰€æœ‰Lab |
| 38 | 18 | 0 | 13 years ago | [verilog-sha256](https://github.com/rnz/verilog-sha256)/984 | Implementation of the SHA256 Algorithm in Verilog |
| 38 | 13 | 0 | 5 years ago | [INSIDER-System](https://github.com/zainryan/INSIDER-System)/985 | An FPGA-based full-stack in-storage computing system.  |
| 38 | 13 | 1 | 10 years ago | [AHB_Bus_Matrix](https://github.com/Lianghao-Yuan/AHB_Bus_Matrix)/986 | None |
| 38 | 17 | 1 | 4 years ago | [FAST9-Accelerator](https://github.com/ISKU/FAST9-Accelerator)/987 | FAST-9 Accelerator for Corner Detection |
| 38 | 8 | 0 | 4 years ago | [Open-Source-RTL-Design](https://github.com/embedded-explorer/Open-Source-RTL-Design)/988 | This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop |
| 38 | 19 | 20 | 8 years ago | [RetroCade_Synth](https://github.com/GadgetFactory/RetroCade_Synth)/989 | RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.  |
| 37 | 6 | 1 | 4 years ago | [FPGA_network](https://github.com/tastynoob/FPGA_network)/990 | None |
| 37 | 5 | 2 | 2 years ago | [MiSTerFPGA_YC_Encoder](https://github.com/MikeS11/MiSTerFPGA_YC_Encoder)/991 | All work releated to the YC / NTSC & PAL Encoder for MiSTerFPGA |
| 37 | 3 | 0 | 3 years ago | [Real-Time-Image-Video-Deh](https://github.com/DCLAB08/Real-Time-Image-Video-Dehazing)/992 | The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall) |
| 37 | 11 | 0 | 3 years ago | [basic_systemverilog](https://github.com/suisuisi/basic_systemverilog)/993 | Must-have verilog systemverilog modules |
| 37 | 27 | 0 | 21 years ago | [uart16550](https://github.com/freecores/uart16550)/994 | UART 16550 core |
| 37 | 6 | 0 | 4 years ago | [5-stage-pipeline-cpu](https://github.com/lerogo/5-stage-pipeline-cpu)/995 | å®ç°äº†5æ®µæµæ°´çš„CPU This project is verilog that implements 5-stage-pipeline-cpu |
| 37 | 13 | 0 | 5 years ago | [icc2_workshop_collaterals](https://github.com/kunalg123/icc2_workshop_collaterals)/996 | This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efabless Corp. Pvt. Ltd. VSD has not checked functionality for these collaterals, so please do not expect a functionality bug fix. These are used purely for PNR workshops and trainings |
| 37 | 5 | 0 | 3 years ago | [kyber-polmul-hw](https://github.com/acmert/kyber-polmul-hw)/997 | Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme |
| 37 | 11 | 0 | 5 years ago | [Image_Rotate](https://github.com/WayneGong/Image_Rotate)/998 | è§†é¢‘æ—‹è½¬ï¼ˆ2019FPGAå¤§èµ›ï¼‰ |
| 37 | 12 | 0 | 10 years ago | [i2c](https://github.com/csus-senior-design/i2c)/999 | I2C Master and Slave |
| 37 | 22 | 1 | 9 years ago | [Asynchronous-FIFO](https://github.com/JonathanJing/Asynchronous-FIFO)/1000 | Asynchronous fifo in verilog |