sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).


Processor Parameters:
Issue Width: 4
Window Size: 16
Number of Virtual Registers: 32
Number of Physical Registers: 16
Datapath Width: 64
Total Power Consumption: 45.994
Branch Predictor Power Consumption: 3.33649  (7.58%)
 branch target buffer power (W): 2.49493
 local predict power (W): 0.574771
 global predict power (W): 0.0996078
 chooser power (W): 0.0702439
 RAS power (W): 0.0969383
Rename Logic Power Consumption: 0.417965  (0.95%)
 Instruction Decode Power (W): 0.0159915
 RAT decode_power (W): 0.113514
 RAT wordline_power (W): 0.0307815
 RAT bitline_power (W): 0.246771
 DCL Comparators (W): 0.0109075
Instruction Window Power Consumption: 2.20432  (5.01%)
 tagdrive (W): 0.0943488
 tagmatch (W): 0.033695
 Selection Logic (W): 0.0134217
 decode_power (W): 0.0532503
 wordline_power (W): 0.0844643
 bitline_power (W): 1.92514
Load/Store Queue Power Consumption: 0.4302  (0.978%)
 tagdrive (W): 0.220308
 tagmatch (W): 0.0487252
 decode_power (W): 0.00399788
 wordline_power (W): 0.00584427
 bitline_power (W): 0.151325
Arch. Register File Power Consumption: 3.57247  (8.12%)
 decode_power (W): 0.113514
 wordline_power (W): 0.0844643
 bitline_power (W): 3.37449
Result Bus Power Consumption: 0.885119  (2.01%)
Total Clock Power: 19.0573  (43.3%)
Int ALU Power: 1.16503  (2.65%)
FP ALU Power: 3.57026  (8.12%)
Instruction Cache Power Consumption: 2.76773  (6.29%)
 decode_power (W): 0.151353
 wordline_power (W): 0.180479
 bitline_power (W): 1.42251
 senseamp_power (W): 0.768
 tagarray_power (W): 0.245382
Itlb_power (W): 0.264834 (0.602%)
Data Cache Power Consumption: 2.76773  (6.29%)
 decode_power (W): 0.151353
 wordline_power (W): 0.180479
 bitline_power (W): 1.42251
 senseamp_power (W): 0.768
 tagarray_power (W): 0.245382
Dtlb_power (W): 0.451619 (1.03%)
Level 2 Cache Power Consumption: 3.10298 (7.05%)
 decode_power (W): 0.19487
 wordline_power (W): 0.0430878
 bitline_power (W): 1.77274
 senseamp_power (W): 0.192
 tagarray_power (W): 0.900275
sim: loading EIO file: ../benchmarks/187.facerec.spec_ref.eio.gz
sim: command line: ./sim-outorder -config ../configs/current.config ../benchmarks/187.facerec.spec_ref.eio.gz 

sim: simulation started @ Mon Nov 23 20:40:48 2015, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../results/11_01_min_fus/187.facerec.spec_ref.eio.gz.out # redirect simulator output to file (non-interactive only)
# -redir:prog       /dev/null # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-freq            600000000.0000 # frequency             
-max:inst           100000000 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize              4 # instruction fetch queue size (in insts)
-fetch:mplat                3 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                perfect # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 16384 4 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width               4 # instruction decode B/W (insts/cycle)
-issue:width                4 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width               4 # instruction commit B/W (insts/cycle)
-ruu:size                  16 # register update unit (RUU) size
-lsq:size                   8 # load/store queue (LSQ) size
-cache:dl1       dl1:32:64:8:f # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       dl2:256:64:8:f # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               2 # l2 data cache hit latency (in cycles)
-cache:il1       il1:32:64:8:f # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               2 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         103 1 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   1 # total number of integer ALU's available
-res:imult                  1 # total number of integer multiplier/dividers available
-res:memport                1 # total number of memory system ports available (to CPU)
-res:fpalu                  1 # total number of floating point ALU's available
-res:fpmult                 1 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn              100000001 # total number of instructions committed
sim_num_refs               25404397 # total number of loads and stores committed
sim_num_loads              23367443 # total number of loads committed
sim_num_stores         2036954.0000 # total number of stores committed
sim_num_branches            8003348 # total number of branches committed
sim_elapsed_time                126 # total simulation time in seconds
sim_inst_rate           793650.8016 # simulation speed (in insts/sec)
sim_total_insn            100000001 # total number of instructions executed
sim_total_refs             25404397 # total number of loads and stores executed
sim_total_loads            23367443 # total number of loads executed
sim_total_stores       2036954.0000 # total number of stores executed
sim_total_branches          8003348 # total number of branches executed
sim_cycle                 125712858 # total simulation time in cycles
sim_IPC                      0.7955 # instructions per cycle
sim_CPI                      1.2571 # cycles per instruction
sim_exec_BW                  0.7955 # total instructions (mis-spec + committed) per cycle
sim_IPB                     12.4948 # instruction per branch
IFQ_count                 502641007 # cumulative IFQ occupancy
IFQ_fcount                125659490 # cumulative IFQ full count
ifq_occupancy                3.9983 # avg IFQ occupancy (insn's)
ifq_rate                     0.7955 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  5.0264 # avg IFQ occupant latency (cycle's)
ifq_full                     0.9996 # fraction of time (cycle's) IFQ was full
RUU_count                1914671241 # cumulative RUU occupancy
RUU_fcount                 86117786 # cumulative RUU full count
ruu_occupancy               15.2305 # avg RUU occupancy (insn's)
ruu_rate                     0.7955 # avg RUU dispatch rate (insn/cycle)
ruu_latency                 19.1467 # avg RUU occupant latency (cycle's)
ruu_full                     0.6850 # fraction of time (cycle's) RUU was full
LSQ_count                 694450145 # cumulative LSQ occupancy
LSQ_fcount                 39197783 # cumulative LSQ full count
lsq_occupancy                5.5241 # avg LSQ occupancy (insn's)
lsq_rate                     0.7955 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  6.9445 # avg LSQ occupant latency (cycle's)
lsq_full                     0.3118 # fraction of time (cycle's) LSQ was full
sim_slip                 2734524610 # total number of slip cycles
avg_sim_slip                27.3452 # the average slip between issue and retirement
il1.accesses              106664138 # total number of accesses
il1.hits                  106663649 # total number of hits
il1.misses                      489 # total number of misses
il1.replacements                233 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               25404388 # total number of accesses
dl1.hits                   24753101 # total number of hits
dl1.misses                   651287 # total number of misses
dl1.replacements             651031 # total number of replacements
dl1.writebacks                77523 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0256 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0256 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0031 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                 729299 # total number of accesses
dl2.hits                     226319 # total number of hits
dl2.misses                   502980 # total number of misses
dl2.replacements             500932 # total number of replacements
dl2.writebacks                68081 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6897 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.6869 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0934 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             106664138 # total number of accesses
itlb.hits                 106664108 # total number of hits
itlb.misses                      30 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              25404397 # total number of accesses
dtlb.hits                  25386208 # total number of hits
dtlb.misses                   18189 # total number of misses
dtlb.replacements             18061 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0007 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0007 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           52543635.8725 # total power usage of rename unit
bpred_power            419439508.3066 # total power usage of bpred unit
window_power           277111293.9272 # total power usage of instruction window
lsq_power              54081695.3145 # total power usage of load/store queue
regfile_power          449105677.6970 # total power usage of arch. regfile
icache_power           381232168.1320 # total power usage of icache
dcache_power           404713424.6383 # total power usage of dcache
dcache2_power          390084079.1711 # total power usage of dcache2
alu_power              595287324.8424 # total power usage of alu
falu_power             448827744.2528 # total power usage of falu
resultbus_power        111270836.6232 # total power usage of resultbus
clock_power            2395743037.7351 # total power usage of clock
avg_rename_power             0.4180 # avg power usage of rename unit
avg_bpred_power              3.3365 # avg power usage of bpred unit
avg_window_power             2.2043 # avg power usage of instruction window
avg_lsq_power                0.4302 # avg power usage of lsq
avg_regfile_power            3.5725 # avg power usage of arch. regfile
avg_icache_power             3.0326 # avg power usage of icache
avg_dcache_power             3.2193 # avg power usage of dcache
avg_dcache2_power            3.1030 # avg power usage of dcache2
avg_alu_power                4.7353 # avg power usage of alu
avg_falu_power               3.5703 # avg power usage of falu
avg_resultbus_power          0.8851 # avg power usage of resultbus
avg_clock_power             19.0573 # avg power usage of clock
fetch_stage_power      800671676.4386 # total power usage of fetch stage
dispatch_stage_power   52543635.8725 # total power usage of dispatch stage
issue_stage_power      1832548654.5166 # total power usage of issue stage
avg_fetch_power              6.3691 # average power of fetch unit per cycle
avg_dispatch_power           0.4180 # average power of dispatch unit per cycle
avg_issue_power             14.5773 # average power of issue unit per cycle
total_power            5530612682.2599 # total power per cycle
avg_total_power_cycle       43.9940 # average total power per cycle
avg_total_power_cycle_nofp_nod2      37.3208 # average total power per cycle
avg_total_power_insn        55.3061 # average total power per insn
avg_total_power_insn_nofp_nod2      46.9170 # average total power per insn
rename_power_cc1       21767885.8014 # total power usage of rename unit_cc1
bpred_power_cc1              0.0000 # total power usage of bpred unit_cc1
window_power_cc1       159981814.1528 # total power usage of instruction window_cc1
lsq_power_cc1          6596717.2233 # total power usage of lsq_cc1
regfile_power_cc1      182623487.6825 # total power usage of arch. regfile_cc1
icache_power_cc1       157938243.3631 # total power usage of icache_cc1
dcache_power_cc1       81785562.9740 # total power usage of dcache_cc1
dcache2_power_cc1      2262997.8570 # total power usage of dcache2_cc1
alu_power_cc1          157108994.1411 # total power usage of alu_cc1
resultbus_power_cc1    60352847.1322 # total power usage of resultbus_cc1
clock_power_cc1        714188067.7060 # total power usage of clock_cc1
avg_rename_power_cc1         0.1732 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.0000 # avg power usage of bpred unit_cc1
avg_window_power_cc1         1.2726 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            0.0525 # avg power usage of lsq_cc1
avg_regfile_power_cc1        1.4527 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1         1.2563 # avg power usage of icache_cc1
avg_dcache_power_cc1         0.6506 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0180 # avg power usage of dcache2_cc1
avg_alu_power_cc1            1.2497 # avg power usage of alu_cc1
avg_resultbus_power_cc1       0.4801 # avg power usage of resultbus_cc1
avg_clock_power_cc1          5.6811 # avg power usage of clock_cc1
fetch_stage_power_cc1  157938243.3631 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 21767885.8014 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  468088933.4803 # total power usage of issue stage_cc1
avg_fetch_power_cc1          1.2563 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.1732 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1          3.7235 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  1544606618.0332 # total power per cycle_cc1
avg_total_power_cycle_cc1      12.2868 # average total power per cycle_cc1
avg_total_power_insn_cc1      15.4461 # average total power per insn_cc1
rename_power_cc2       10449137.2712 # total power usage of rename unit_cc2
bpred_power_cc2              0.0000 # total power usage of bpred unit_cc2
window_power_cc2       82302761.7778 # total power usage of instruction window_cc2
lsq_power_cc2          6596717.2233 # total power usage of lsq_cc2
regfile_power_cc2      46112043.9300 # total power usage of arch. regfile_cc2
icache_power_cc2       157938243.3631 # total power usage of icache_cc2
dcache_power_cc2       81785562.9740 # total power usage of dcache_cc2
dcache2_power_cc2      2262997.8570 # total power usage of dcache2_cc2
alu_power_cc2          165780435.4844 # total power usage of alu_cc2
resultbus_power_cc2    23932252.4701 # total power usage of resultbus_cc2
clock_power_cc2        496571184.5498 # total power usage of clock_cc2
avg_rename_power_cc2         0.0831 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0000 # avg power usage of bpred unit_cc2
avg_window_power_cc2         0.6547 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.0525 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.3668 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2         1.2563 # avg power usage of icache_cc2
avg_dcache_power_cc2         0.6506 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0180 # avg power usage of dcache2_cc2
avg_alu_power_cc2            1.3187 # avg power usage of alu_cc2
avg_resultbus_power_cc2       0.1904 # avg power usage of resultbus_cc2
avg_clock_power_cc2          3.9500 # avg power usage of clock_cc2
fetch_stage_power_cc2  157938243.3631 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 10449137.2712 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  362660727.7866 # total power usage of issue stage_cc2
avg_fetch_power_cc2          1.2563 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.0831 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2          2.8848 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  1073731336.9007 # total power per cycle_cc2
avg_total_power_cycle_cc2       8.5411 # average total power per cycle_cc2
avg_total_power_insn_cc2      10.7373 # average total power per insn_cc2
rename_power_cc3       13526712.2613 # total power usage of rename unit_cc3
bpred_power_cc3        41943950.8049 # total power usage of bpred unit_cc3
window_power_cc3       92771829.9232 # total power usage of instruction window_cc3
lsq_power_cc3          11343396.4889 # total power usage of lsq_cc3
regfile_power_cc3      71486966.7587 # total power usage of arch. regfile_cc3
icache_power_cc3       180267635.7918 # total power usage of icache_cc3
dcache_power_cc3       114234225.4686 # total power usage of dcache_cc3
dcache2_power_cc3      41069168.4289 # total power usage of dcache2_cc3
alu_power_cc3          209598269.0060 # total power usage of alu_cc3
resultbus_power_cc3    28626110.7390 # total power usage of resultbus_cc3
clock_power_cc3        662566469.3749 # total power usage of clock_cc3
avg_rename_power_cc3         0.1076 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.3336 # avg power usage of bpred unit_cc3
avg_window_power_cc3         0.7380 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.0902 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        0.5687 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3         1.4340 # avg power usage of icache_cc3
avg_dcache_power_cc3         0.9087 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.3267 # avg power usage of dcache2_cc3
avg_alu_power_cc3            1.6673 # avg power usage of alu_cc3
avg_resultbus_power_cc3       0.2277 # avg power usage of resultbus_cc3
avg_clock_power_cc3          5.2705 # avg power usage of clock_cc3
fetch_stage_power_cc3  222211586.5967 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 13526712.2613 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  497643000.0547 # total power usage of issue stage_cc3
avg_fetch_power_cc3          1.7676 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.1076 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3          3.9586 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  1467434735.0464 # total power per cycle_cc3
avg_total_power_cycle_cc3      11.6729 # average total power per cycle_cc3
avg_total_power_insn_cc3      14.6743 # average total power per insn_cc3
total_rename_access       100000001 # total number accesses of rename unit
total_bpred_access                0 # total number accesses of bpred unit
total_window_access       363918726 # total number accesses of instruction window
total_lsq_access           25404406 # total number accesses of load/store queue
total_regfile_access      165365916 # total number accesses of arch. regfile
total_icache_access       106664138 # total number accesses of icache
total_dcache_access        25404388 # total number accesses of dcache
total_dcache2_access         729299 # total number accesses of dcache2
total_alu_access           99999975 # total number accesses of alu
total_resultbus_access    115364088 # total number accesses of resultbus
avg_rename_access            0.7955 # avg number accesses of rename unit
avg_bpred_access             0.0000 # avg number accesses of bpred unit
avg_window_access            2.8948 # avg number accesses of instruction window
avg_lsq_access               0.2021 # avg number accesses of lsq
avg_regfile_access           1.3154 # avg number accesses of arch. regfile
avg_icache_access            0.8485 # avg number accesses of icache
avg_dcache_access            0.2021 # avg number accesses of dcache
avg_dcache2_access           0.0058 # avg number accesses of dcache2
avg_alu_access               0.7955 # avg number accesses of alu
avg_resultbus_access         0.9177 # avg number accesses of resultbus
max_rename_access                 4 # max number accesses of rename unit
max_bpred_access                  0 # max number accesses of bpred unit
max_window_access                14 # max number accesses of instruction window
max_lsq_access                    4 # max number accesses of load/store queue
max_regfile_access               12 # max number accesses of arch. regfile
max_icache_access                 4 # max number accesses of icache
max_dcache_access                 2 # max number accesses of dcache
max_dcache2_access                3 # max number accesses of dcache2
max_alu_access                    3 # max number accesses of alu
max_resultbus_access              8 # max number accesses of resultbus
max_cycle_power_cc1         26.7756 # maximum cycle power usage of cc1
max_cycle_power_cc2         22.1520 # maximum cycle power usage of cc2
max_cycle_power_cc3         23.9945 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 901120 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 206576 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200275e0 # program entry point (initial PC)
ld_environ_base        0x011ff969c0 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 2125 # total number of pages allocated
mem.page_mem                 17000k # total size of memory pages allocated
mem.ptab_misses                2191 # total first level page table misses
mem.ptab_accesses         506535210 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

