#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov  8 12:03:40 2021
# Process ID: 20812
# Current directory: C:/FPGA/AP_5v
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19876 C:\FPGA\AP_5v\AP_5v.xpr
# Log file: C:/FPGA/AP_5v/vivado.log
# Journal file: C:/FPGA/AP_5v\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA/AP_5v/AP_5v.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/FPGA/ddr_controller_3/sim_tb_top_behav.wcfg
source sim_tb_top.tcl
run 69 us
current_wave_config {sim_tb_top_behav.wcfg}
add_wave {{/sim_tb_top/u_AP_top/AP_controller_u/data_print_rdy}} 
relaunch_sim
run 69 us
relaunch_sim
run 69 us
relaunch_sim
current_wave_config {sim_tb_top_behav.wcfg}
add_wave {{/sim_tb_top/u_AP_top/ins_finish}} 
run 69 us
relaunch_sim
run 69 us
relaunch_sim
run 69 us
relaunch_sim
run 69 us
relaunch_sim
run 69 us
relaunch_sim
run 69 us
relaunch_sim
run 69 us
run 69 us
relaunch_sim
run 69 us
run 69 us
run 69 us
relaunch_sim
run 69 us
run 69 us
save_wave_config {C:/FPGA/ddr_controller_3/sim_tb_top_behav.wcfg}
close_sim
file mkdir C:/FPGA/AP_5v/AP_5v.srcs/constrs_1
file mkdir C:/FPGA/AP_5v/AP_5v.srcs/constrs_1/new
close [ open C:/FPGA/AP_5v/AP_5v.srcs/constrs_1/new/clk_cnstr.xdc w ]
add_files -fileset constrs_1 C:/FPGA/AP_5v/AP_5v.srcs/constrs_1/new/clk_cnstr.xdc
launch_simulation
open_wave_config C:/FPGA/ddr_controller_3/sim_tb_top_behav.wcfg
source sim_tb_top.tcl
run 69 us
relaunch_sim
run 69 us
relaunch_sim
run 69 us
relaunch_sim
run 69 us
relaunch_sim
run 69 us
run 69 us
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/FPGA/AP_5v/AP_5v.srcs/constrs_1/new/clk_cnstr.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/FPGA/AP_5v/AP_5v.srcs/constrs_1/new/clk_cnstr.xdc
file delete -force C:/FPGA/AP_5v/AP_5v.srcs/constrs_1/new/clk_cnstr.xdc
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
create_clock -period 5.000 -name sys_clk -waveform {0.000 2.500} [get_ports sys_clk_i]
create_clock -period 1.000 -name cam_clk -waveform {0.000 0.500} [get_ports -filter { NAME =~  "*cam*" && DIRECTION == "IN" }]
close [ open C:/FPGA/AP_5v/AP_5v.srcs/constrs_1/new/clk_constr.xdc w ]
add_files -fileset constrs_1 C:/FPGA/AP_5v/AP_5v.srcs/constrs_1/new/clk_constr.xdc
set_property target_constrs_file C:/FPGA/AP_5v/AP_5v.srcs/constrs_1/new/clk_constr.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
close_design
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
