
STM32F7_HighSpeed_IEPE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08008000  08008000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e3a8  08008200  08008200  00008200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a16c  080165a8  080165a8  000165a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020714  08020714  0003008c  2**0
                  CONTENTS
  4 .ARM          00000008  08020714  08020714  00020714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802071c  0802071c  0003008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802071c  0802071c  0002071c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08020720  08020720  00020720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08020724  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001c820  200000a0  080207b0  000300a0  2**5
                  ALLOC
 10 ._user_heap_stack 00000600  2001c8c0  080207b0  0003c8c0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0003008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024f30  00000000  00000000  000300ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004fad  00000000  00000000  00054fea  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001670  00000000  00000000  00059f98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00029da4  00000000  00000000  0005b608  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0001702f  00000000  00000000  000853ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00100074  00000000  00000000  0009c3db  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  0019c44f  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 000013c8  00000000  00000000  0019c4d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  00005a30  00000000  00000000  0019d898  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008200 <__do_global_dtors_aux>:
 8008200:	b510      	push	{r4, lr}
 8008202:	4c05      	ldr	r4, [pc, #20]	; (8008218 <__do_global_dtors_aux+0x18>)
 8008204:	7823      	ldrb	r3, [r4, #0]
 8008206:	b933      	cbnz	r3, 8008216 <__do_global_dtors_aux+0x16>
 8008208:	4b04      	ldr	r3, [pc, #16]	; (800821c <__do_global_dtors_aux+0x1c>)
 800820a:	b113      	cbz	r3, 8008212 <__do_global_dtors_aux+0x12>
 800820c:	4804      	ldr	r0, [pc, #16]	; (8008220 <__do_global_dtors_aux+0x20>)
 800820e:	f3af 8000 	nop.w
 8008212:	2301      	movs	r3, #1
 8008214:	7023      	strb	r3, [r4, #0]
 8008216:	bd10      	pop	{r4, pc}
 8008218:	200000a0 	.word	0x200000a0
 800821c:	00000000 	.word	0x00000000
 8008220:	08016590 	.word	0x08016590

08008224 <frame_dummy>:
 8008224:	b508      	push	{r3, lr}
 8008226:	4b03      	ldr	r3, [pc, #12]	; (8008234 <frame_dummy+0x10>)
 8008228:	b11b      	cbz	r3, 8008232 <frame_dummy+0xe>
 800822a:	4903      	ldr	r1, [pc, #12]	; (8008238 <frame_dummy+0x14>)
 800822c:	4803      	ldr	r0, [pc, #12]	; (800823c <frame_dummy+0x18>)
 800822e:	f3af 8000 	nop.w
 8008232:	bd08      	pop	{r3, pc}
 8008234:	00000000 	.word	0x00000000
 8008238:	200000a4 	.word	0x200000a4
 800823c:	08016590 	.word	0x08016590

08008240 <arm_bitreversal_32>:
	ENDP

#else

arm_bitreversal_32 PROC
	ADDS     r3,r1,#1
 8008240:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 8008242:	2b01      	cmp	r3, #1
	IT       LS
 8008244:	bf98      	it	ls
	BXLS     lr
 8008246:	4770      	bxls	lr
	PUSH     {r4-r9}
 8008248:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 800824c:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 800824e:	089b      	lsrs	r3, r3, #2

08008250 <arm_bitreversal_32_0>:
arm_bitreversal_32_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 8008250:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 8008254:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 8008258:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 800825a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8
 800825e:	4480      	add	r8, r0
	ADD      r9,r0,r9
 8008260:	4481      	add	r9, r0
	ADD      r2,r0,r2
 8008262:	4402      	add	r2, r0
	ADD      r12,r0,r12
 8008264:	4484      	add	ip, r0
	LDR      r7,[r9,#0]
 8008266:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 800826a:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 800826e:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8008270:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8008274:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 8008278:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 800827c:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8008280:	6014      	str	r4, [r2, #0]
	LDR      r7,[r9,#4]
 8008282:	f8d9 7004 	ldr.w	r7, [r9, #4]
	LDR      r6,[r8,#4]
 8008286:	f8d8 6004 	ldr.w	r6, [r8, #4]
	LDR      r5,[r2,#4]
 800828a:	6855      	ldr	r5, [r2, #4]
	LDR      r4,[r12,#4]
 800828c:	f8dc 4004 	ldr.w	r4, [ip, #4]
	STR      r6,[r9,#4]
 8008290:	f8c9 6004 	str.w	r6, [r9, #4]
	STR      r7,[r8,#4]
 8008294:	f8c8 7004 	str.w	r7, [r8, #4]
	STR      r5,[r12,#4]
 8008298:	f8cc 5004 	str.w	r5, [ip, #4]
	STR      r4,[r2,#4]
 800829c:	6054      	str	r4, [r2, #4]
	ADDS     r1,r1,#8
 800829e:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 80082a0:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_32_0
 80082a2:	d1d5      	bne.n	8008250 <arm_bitreversal_32_0>
	POP      {r4-r9}
 80082a4:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 80082a8:	4770      	bx	lr

080082aa <arm_bitreversal_16>:
	ENDP

arm_bitreversal_16 PROC
	ADDS     r3,r1,#1
 80082aa:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 80082ac:	2b01      	cmp	r3, #1
	IT       LS
 80082ae:	bf98      	it	ls
	BXLS     lr
 80082b0:	4770      	bxls	lr
	PUSH     {r4-r9}
 80082b2:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 80082b6:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 80082b8:	089b      	lsrs	r3, r3, #2

080082ba <arm_bitreversal_16_0>:
arm_bitreversal_16_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 80082ba:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 80082be:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 80082c2:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 80082c4:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8,LSR #1
 80082c8:	eb00 0858 	add.w	r8, r0, r8, lsr #1
	ADD      r9,r0,r9,LSR #1
 80082cc:	eb00 0959 	add.w	r9, r0, r9, lsr #1
	ADD      r2,r0,r2,LSR #1
 80082d0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
	ADD      r12,r0,r12,LSR #1
 80082d4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
	LDR      r7,[r9,#0]
 80082d8:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 80082dc:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 80082e0:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 80082e2:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 80082e6:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 80082ea:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 80082ee:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 80082f2:	6014      	str	r4, [r2, #0]
	ADDS     r1,r1,#8
 80082f4:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 80082f6:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_16_0
 80082f8:	d1df      	bne.n	80082ba <arm_bitreversal_16_0>
	POP      {r4-r9}
 80082fa:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 80082fe:	4770      	bx	lr

08008300 <strlen>:
 8008300:	4603      	mov	r3, r0
 8008302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008306:	2a00      	cmp	r2, #0
 8008308:	d1fb      	bne.n	8008302 <strlen+0x2>
 800830a:	1a18      	subs	r0, r3, r0
 800830c:	3801      	subs	r0, #1
 800830e:	4770      	bx	lr

08008310 <__aeabi_uldivmod>:
 8008310:	b953      	cbnz	r3, 8008328 <__aeabi_uldivmod+0x18>
 8008312:	b94a      	cbnz	r2, 8008328 <__aeabi_uldivmod+0x18>
 8008314:	2900      	cmp	r1, #0
 8008316:	bf08      	it	eq
 8008318:	2800      	cmpeq	r0, #0
 800831a:	bf1c      	itt	ne
 800831c:	f04f 31ff 	movne.w	r1, #4294967295
 8008320:	f04f 30ff 	movne.w	r0, #4294967295
 8008324:	f000 b972 	b.w	800860c <__aeabi_idiv0>
 8008328:	f1ad 0c08 	sub.w	ip, sp, #8
 800832c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008330:	f000 f806 	bl	8008340 <__udivmoddi4>
 8008334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800833c:	b004      	add	sp, #16
 800833e:	4770      	bx	lr

08008340 <__udivmoddi4>:
 8008340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008344:	9e08      	ldr	r6, [sp, #32]
 8008346:	4604      	mov	r4, r0
 8008348:	4688      	mov	r8, r1
 800834a:	2b00      	cmp	r3, #0
 800834c:	d14b      	bne.n	80083e6 <__udivmoddi4+0xa6>
 800834e:	428a      	cmp	r2, r1
 8008350:	4615      	mov	r5, r2
 8008352:	d967      	bls.n	8008424 <__udivmoddi4+0xe4>
 8008354:	fab2 f282 	clz	r2, r2
 8008358:	b14a      	cbz	r2, 800836e <__udivmoddi4+0x2e>
 800835a:	f1c2 0720 	rsb	r7, r2, #32
 800835e:	fa01 f302 	lsl.w	r3, r1, r2
 8008362:	fa20 f707 	lsr.w	r7, r0, r7
 8008366:	4095      	lsls	r5, r2
 8008368:	ea47 0803 	orr.w	r8, r7, r3
 800836c:	4094      	lsls	r4, r2
 800836e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008372:	0c23      	lsrs	r3, r4, #16
 8008374:	fbb8 f7fe 	udiv	r7, r8, lr
 8008378:	fa1f fc85 	uxth.w	ip, r5
 800837c:	fb0e 8817 	mls	r8, lr, r7, r8
 8008380:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008384:	fb07 f10c 	mul.w	r1, r7, ip
 8008388:	4299      	cmp	r1, r3
 800838a:	d909      	bls.n	80083a0 <__udivmoddi4+0x60>
 800838c:	18eb      	adds	r3, r5, r3
 800838e:	f107 30ff 	add.w	r0, r7, #4294967295
 8008392:	f080 811b 	bcs.w	80085cc <__udivmoddi4+0x28c>
 8008396:	4299      	cmp	r1, r3
 8008398:	f240 8118 	bls.w	80085cc <__udivmoddi4+0x28c>
 800839c:	3f02      	subs	r7, #2
 800839e:	442b      	add	r3, r5
 80083a0:	1a5b      	subs	r3, r3, r1
 80083a2:	b2a4      	uxth	r4, r4
 80083a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80083a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80083ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80083b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80083b4:	45a4      	cmp	ip, r4
 80083b6:	d909      	bls.n	80083cc <__udivmoddi4+0x8c>
 80083b8:	192c      	adds	r4, r5, r4
 80083ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80083be:	f080 8107 	bcs.w	80085d0 <__udivmoddi4+0x290>
 80083c2:	45a4      	cmp	ip, r4
 80083c4:	f240 8104 	bls.w	80085d0 <__udivmoddi4+0x290>
 80083c8:	3802      	subs	r0, #2
 80083ca:	442c      	add	r4, r5
 80083cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80083d0:	eba4 040c 	sub.w	r4, r4, ip
 80083d4:	2700      	movs	r7, #0
 80083d6:	b11e      	cbz	r6, 80083e0 <__udivmoddi4+0xa0>
 80083d8:	40d4      	lsrs	r4, r2
 80083da:	2300      	movs	r3, #0
 80083dc:	e9c6 4300 	strd	r4, r3, [r6]
 80083e0:	4639      	mov	r1, r7
 80083e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083e6:	428b      	cmp	r3, r1
 80083e8:	d909      	bls.n	80083fe <__udivmoddi4+0xbe>
 80083ea:	2e00      	cmp	r6, #0
 80083ec:	f000 80eb 	beq.w	80085c6 <__udivmoddi4+0x286>
 80083f0:	2700      	movs	r7, #0
 80083f2:	e9c6 0100 	strd	r0, r1, [r6]
 80083f6:	4638      	mov	r0, r7
 80083f8:	4639      	mov	r1, r7
 80083fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083fe:	fab3 f783 	clz	r7, r3
 8008402:	2f00      	cmp	r7, #0
 8008404:	d147      	bne.n	8008496 <__udivmoddi4+0x156>
 8008406:	428b      	cmp	r3, r1
 8008408:	d302      	bcc.n	8008410 <__udivmoddi4+0xd0>
 800840a:	4282      	cmp	r2, r0
 800840c:	f200 80fa 	bhi.w	8008604 <__udivmoddi4+0x2c4>
 8008410:	1a84      	subs	r4, r0, r2
 8008412:	eb61 0303 	sbc.w	r3, r1, r3
 8008416:	2001      	movs	r0, #1
 8008418:	4698      	mov	r8, r3
 800841a:	2e00      	cmp	r6, #0
 800841c:	d0e0      	beq.n	80083e0 <__udivmoddi4+0xa0>
 800841e:	e9c6 4800 	strd	r4, r8, [r6]
 8008422:	e7dd      	b.n	80083e0 <__udivmoddi4+0xa0>
 8008424:	b902      	cbnz	r2, 8008428 <__udivmoddi4+0xe8>
 8008426:	deff      	udf	#255	; 0xff
 8008428:	fab2 f282 	clz	r2, r2
 800842c:	2a00      	cmp	r2, #0
 800842e:	f040 808f 	bne.w	8008550 <__udivmoddi4+0x210>
 8008432:	1b49      	subs	r1, r1, r5
 8008434:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008438:	fa1f f885 	uxth.w	r8, r5
 800843c:	2701      	movs	r7, #1
 800843e:	fbb1 fcfe 	udiv	ip, r1, lr
 8008442:	0c23      	lsrs	r3, r4, #16
 8008444:	fb0e 111c 	mls	r1, lr, ip, r1
 8008448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800844c:	fb08 f10c 	mul.w	r1, r8, ip
 8008450:	4299      	cmp	r1, r3
 8008452:	d907      	bls.n	8008464 <__udivmoddi4+0x124>
 8008454:	18eb      	adds	r3, r5, r3
 8008456:	f10c 30ff 	add.w	r0, ip, #4294967295
 800845a:	d202      	bcs.n	8008462 <__udivmoddi4+0x122>
 800845c:	4299      	cmp	r1, r3
 800845e:	f200 80cd 	bhi.w	80085fc <__udivmoddi4+0x2bc>
 8008462:	4684      	mov	ip, r0
 8008464:	1a59      	subs	r1, r3, r1
 8008466:	b2a3      	uxth	r3, r4
 8008468:	fbb1 f0fe 	udiv	r0, r1, lr
 800846c:	fb0e 1410 	mls	r4, lr, r0, r1
 8008470:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008474:	fb08 f800 	mul.w	r8, r8, r0
 8008478:	45a0      	cmp	r8, r4
 800847a:	d907      	bls.n	800848c <__udivmoddi4+0x14c>
 800847c:	192c      	adds	r4, r5, r4
 800847e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008482:	d202      	bcs.n	800848a <__udivmoddi4+0x14a>
 8008484:	45a0      	cmp	r8, r4
 8008486:	f200 80b6 	bhi.w	80085f6 <__udivmoddi4+0x2b6>
 800848a:	4618      	mov	r0, r3
 800848c:	eba4 0408 	sub.w	r4, r4, r8
 8008490:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008494:	e79f      	b.n	80083d6 <__udivmoddi4+0x96>
 8008496:	f1c7 0c20 	rsb	ip, r7, #32
 800849a:	40bb      	lsls	r3, r7
 800849c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80084a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80084a4:	fa01 f407 	lsl.w	r4, r1, r7
 80084a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80084ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80084b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80084b4:	4325      	orrs	r5, r4
 80084b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80084ba:	0c2c      	lsrs	r4, r5, #16
 80084bc:	fb08 3319 	mls	r3, r8, r9, r3
 80084c0:	fa1f fa8e 	uxth.w	sl, lr
 80084c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80084c8:	fb09 f40a 	mul.w	r4, r9, sl
 80084cc:	429c      	cmp	r4, r3
 80084ce:	fa02 f207 	lsl.w	r2, r2, r7
 80084d2:	fa00 f107 	lsl.w	r1, r0, r7
 80084d6:	d90b      	bls.n	80084f0 <__udivmoddi4+0x1b0>
 80084d8:	eb1e 0303 	adds.w	r3, lr, r3
 80084dc:	f109 30ff 	add.w	r0, r9, #4294967295
 80084e0:	f080 8087 	bcs.w	80085f2 <__udivmoddi4+0x2b2>
 80084e4:	429c      	cmp	r4, r3
 80084e6:	f240 8084 	bls.w	80085f2 <__udivmoddi4+0x2b2>
 80084ea:	f1a9 0902 	sub.w	r9, r9, #2
 80084ee:	4473      	add	r3, lr
 80084f0:	1b1b      	subs	r3, r3, r4
 80084f2:	b2ad      	uxth	r5, r5
 80084f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80084f8:	fb08 3310 	mls	r3, r8, r0, r3
 80084fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008500:	fb00 fa0a 	mul.w	sl, r0, sl
 8008504:	45a2      	cmp	sl, r4
 8008506:	d908      	bls.n	800851a <__udivmoddi4+0x1da>
 8008508:	eb1e 0404 	adds.w	r4, lr, r4
 800850c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008510:	d26b      	bcs.n	80085ea <__udivmoddi4+0x2aa>
 8008512:	45a2      	cmp	sl, r4
 8008514:	d969      	bls.n	80085ea <__udivmoddi4+0x2aa>
 8008516:	3802      	subs	r0, #2
 8008518:	4474      	add	r4, lr
 800851a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800851e:	fba0 8902 	umull	r8, r9, r0, r2
 8008522:	eba4 040a 	sub.w	r4, r4, sl
 8008526:	454c      	cmp	r4, r9
 8008528:	46c2      	mov	sl, r8
 800852a:	464b      	mov	r3, r9
 800852c:	d354      	bcc.n	80085d8 <__udivmoddi4+0x298>
 800852e:	d051      	beq.n	80085d4 <__udivmoddi4+0x294>
 8008530:	2e00      	cmp	r6, #0
 8008532:	d069      	beq.n	8008608 <__udivmoddi4+0x2c8>
 8008534:	ebb1 050a 	subs.w	r5, r1, sl
 8008538:	eb64 0403 	sbc.w	r4, r4, r3
 800853c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008540:	40fd      	lsrs	r5, r7
 8008542:	40fc      	lsrs	r4, r7
 8008544:	ea4c 0505 	orr.w	r5, ip, r5
 8008548:	e9c6 5400 	strd	r5, r4, [r6]
 800854c:	2700      	movs	r7, #0
 800854e:	e747      	b.n	80083e0 <__udivmoddi4+0xa0>
 8008550:	f1c2 0320 	rsb	r3, r2, #32
 8008554:	fa20 f703 	lsr.w	r7, r0, r3
 8008558:	4095      	lsls	r5, r2
 800855a:	fa01 f002 	lsl.w	r0, r1, r2
 800855e:	fa21 f303 	lsr.w	r3, r1, r3
 8008562:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008566:	4338      	orrs	r0, r7
 8008568:	0c01      	lsrs	r1, r0, #16
 800856a:	fbb3 f7fe 	udiv	r7, r3, lr
 800856e:	fa1f f885 	uxth.w	r8, r5
 8008572:	fb0e 3317 	mls	r3, lr, r7, r3
 8008576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800857a:	fb07 f308 	mul.w	r3, r7, r8
 800857e:	428b      	cmp	r3, r1
 8008580:	fa04 f402 	lsl.w	r4, r4, r2
 8008584:	d907      	bls.n	8008596 <__udivmoddi4+0x256>
 8008586:	1869      	adds	r1, r5, r1
 8008588:	f107 3cff 	add.w	ip, r7, #4294967295
 800858c:	d22f      	bcs.n	80085ee <__udivmoddi4+0x2ae>
 800858e:	428b      	cmp	r3, r1
 8008590:	d92d      	bls.n	80085ee <__udivmoddi4+0x2ae>
 8008592:	3f02      	subs	r7, #2
 8008594:	4429      	add	r1, r5
 8008596:	1acb      	subs	r3, r1, r3
 8008598:	b281      	uxth	r1, r0
 800859a:	fbb3 f0fe 	udiv	r0, r3, lr
 800859e:	fb0e 3310 	mls	r3, lr, r0, r3
 80085a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80085a6:	fb00 f308 	mul.w	r3, r0, r8
 80085aa:	428b      	cmp	r3, r1
 80085ac:	d907      	bls.n	80085be <__udivmoddi4+0x27e>
 80085ae:	1869      	adds	r1, r5, r1
 80085b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80085b4:	d217      	bcs.n	80085e6 <__udivmoddi4+0x2a6>
 80085b6:	428b      	cmp	r3, r1
 80085b8:	d915      	bls.n	80085e6 <__udivmoddi4+0x2a6>
 80085ba:	3802      	subs	r0, #2
 80085bc:	4429      	add	r1, r5
 80085be:	1ac9      	subs	r1, r1, r3
 80085c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80085c4:	e73b      	b.n	800843e <__udivmoddi4+0xfe>
 80085c6:	4637      	mov	r7, r6
 80085c8:	4630      	mov	r0, r6
 80085ca:	e709      	b.n	80083e0 <__udivmoddi4+0xa0>
 80085cc:	4607      	mov	r7, r0
 80085ce:	e6e7      	b.n	80083a0 <__udivmoddi4+0x60>
 80085d0:	4618      	mov	r0, r3
 80085d2:	e6fb      	b.n	80083cc <__udivmoddi4+0x8c>
 80085d4:	4541      	cmp	r1, r8
 80085d6:	d2ab      	bcs.n	8008530 <__udivmoddi4+0x1f0>
 80085d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80085dc:	eb69 020e 	sbc.w	r2, r9, lr
 80085e0:	3801      	subs	r0, #1
 80085e2:	4613      	mov	r3, r2
 80085e4:	e7a4      	b.n	8008530 <__udivmoddi4+0x1f0>
 80085e6:	4660      	mov	r0, ip
 80085e8:	e7e9      	b.n	80085be <__udivmoddi4+0x27e>
 80085ea:	4618      	mov	r0, r3
 80085ec:	e795      	b.n	800851a <__udivmoddi4+0x1da>
 80085ee:	4667      	mov	r7, ip
 80085f0:	e7d1      	b.n	8008596 <__udivmoddi4+0x256>
 80085f2:	4681      	mov	r9, r0
 80085f4:	e77c      	b.n	80084f0 <__udivmoddi4+0x1b0>
 80085f6:	3802      	subs	r0, #2
 80085f8:	442c      	add	r4, r5
 80085fa:	e747      	b.n	800848c <__udivmoddi4+0x14c>
 80085fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8008600:	442b      	add	r3, r5
 8008602:	e72f      	b.n	8008464 <__udivmoddi4+0x124>
 8008604:	4638      	mov	r0, r7
 8008606:	e708      	b.n	800841a <__udivmoddi4+0xda>
 8008608:	4637      	mov	r7, r6
 800860a:	e6e9      	b.n	80083e0 <__udivmoddi4+0xa0>

0800860c <__aeabi_idiv0>:
 800860c:	4770      	bx	lr
 800860e:	bf00      	nop

08008610 <arm_sqrt_f32>:
   * <code>in</code> is negative value and returns zero output for negative values.
   */
  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
 8008610:	b580      	push	{r7, lr}
 8008612:	b082      	sub	sp, #8
 8008614:	af00      	add	r7, sp, #0
 8008616:	ed87 0a01 	vstr	s0, [r7, #4]
 800861a:	6038      	str	r0, [r7, #0]
    if(in >= 0.0f)
 800861c:	edd7 7a01 	vldr	s15, [r7, #4]
 8008620:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008628:	db0a      	blt.n	8008640 <arm_sqrt_f32+0x30>
#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
 800862a:	ed97 0a01 	vldr	s0, [r7, #4]
 800862e:	f00d ff57 	bl	80164e0 <sqrtf>
 8008632:	eef0 7a40 	vmov.f32	s15, s0
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	edc3 7a00 	vstr	s15, [r3]
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 800863c:	2300      	movs	r3, #0
 800863e:	e005      	b.n	800864c <arm_sqrt_f32+0x3c>
    }
    else
    {
      *pOut = 0.0f;
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	f04f 0200 	mov.w	r2, #0
 8008646:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8008648:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 800864c:	4618      	mov	r0, r3
 800864e:	3708      	adds	r7, #8
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <arm_cmplx_mag_f32>:

void arm_cmplx_mag_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t numSamples)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b088      	sub	sp, #32
 8008658:	af00      	add	r7, sp, #0
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	60b9      	str	r1, [r7, #8]
 800865e:	607a      	str	r2, [r7, #4]

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  uint32_t blkCnt;                               /* loop counter */

  /*loop Unrolling */
  blkCnt = numSamples >> 2u;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	089b      	lsrs	r3, r3, #2
 8008664:	61fb      	str	r3, [r7, #28]

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8008666:	e082      	b.n	800876e <arm_cmplx_mag_f32+0x11a>
  {

    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	1d1a      	adds	r2, r3, #4
 800866c:	60fa      	str	r2, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	1d1a      	adds	r2, r3, #4
 8008676:	60fa      	str	r2, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	617b      	str	r3, [r7, #20]
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 800867c:	ed97 7a06 	vldr	s14, [r7, #24]
 8008680:	edd7 7a06 	vldr	s15, [r7, #24]
 8008684:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008688:	edd7 6a05 	vldr	s13, [r7, #20]
 800868c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008690:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008694:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	1d1a      	adds	r2, r3, #4
 800869c:	60ba      	str	r2, [r7, #8]
 800869e:	4618      	mov	r0, r3
 80086a0:	eeb0 0a67 	vmov.f32	s0, s15
 80086a4:	f7ff ffb4 	bl	8008610 <arm_sqrt_f32>

    realIn = *pSrc++;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	1d1a      	adds	r2, r3, #4
 80086ac:	60fa      	str	r2, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	1d1a      	adds	r2, r3, #4
 80086b6:	60fa      	str	r2, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 80086bc:	ed97 7a06 	vldr	s14, [r7, #24]
 80086c0:	edd7 7a06 	vldr	s15, [r7, #24]
 80086c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80086c8:	edd7 6a05 	vldr	s13, [r7, #20]
 80086cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80086d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80086d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	1d1a      	adds	r2, r3, #4
 80086dc:	60ba      	str	r2, [r7, #8]
 80086de:	4618      	mov	r0, r3
 80086e0:	eeb0 0a67 	vmov.f32	s0, s15
 80086e4:	f7ff ff94 	bl	8008610 <arm_sqrt_f32>

    realIn = *pSrc++;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	1d1a      	adds	r2, r3, #4
 80086ec:	60fa      	str	r2, [r7, #12]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	1d1a      	adds	r2, r3, #4
 80086f6:	60fa      	str	r2, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 80086fc:	ed97 7a06 	vldr	s14, [r7, #24]
 8008700:	edd7 7a06 	vldr	s15, [r7, #24]
 8008704:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008708:	edd7 6a05 	vldr	s13, [r7, #20]
 800870c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008710:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008714:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	1d1a      	adds	r2, r3, #4
 800871c:	60ba      	str	r2, [r7, #8]
 800871e:	4618      	mov	r0, r3
 8008720:	eeb0 0a67 	vmov.f32	s0, s15
 8008724:	f7ff ff74 	bl	8008610 <arm_sqrt_f32>

    realIn = *pSrc++;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	1d1a      	adds	r2, r3, #4
 800872c:	60fa      	str	r2, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	1d1a      	adds	r2, r3, #4
 8008736:	60fa      	str	r2, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 800873c:	ed97 7a06 	vldr	s14, [r7, #24]
 8008740:	edd7 7a06 	vldr	s15, [r7, #24]
 8008744:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008748:	edd7 6a05 	vldr	s13, [r7, #20]
 800874c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008750:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008754:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	1d1a      	adds	r2, r3, #4
 800875c:	60ba      	str	r2, [r7, #8]
 800875e:	4618      	mov	r0, r3
 8008760:	eeb0 0a67 	vmov.f32	s0, s15
 8008764:	f7ff ff54 	bl	8008610 <arm_sqrt_f32>


    /* Decrement the loop counter */
    blkCnt--;
 8008768:	69fb      	ldr	r3, [r7, #28]
 800876a:	3b01      	subs	r3, #1
 800876c:	61fb      	str	r3, [r7, #28]
  while(blkCnt > 0u)
 800876e:	69fb      	ldr	r3, [r7, #28]
 8008770:	2b00      	cmp	r3, #0
 8008772:	f47f af79 	bne.w	8008668 <arm_cmplx_mag_f32+0x14>
  }

  /* If the numSamples is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = numSamples % 0x4u;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f003 0303 	and.w	r3, r3, #3
 800877c:	61fb      	str	r3, [r7, #28]

  while(blkCnt > 0u)
 800877e:	e022      	b.n	80087c6 <arm_cmplx_mag_f32+0x172>
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	1d1a      	adds	r2, r3, #4
 8008784:	60fa      	str	r2, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	1d1a      	adds	r2, r3, #4
 800878e:	60fa      	str	r2, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	617b      	str	r3, [r7, #20]
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8008794:	ed97 7a06 	vldr	s14, [r7, #24]
 8008798:	edd7 7a06 	vldr	s15, [r7, #24]
 800879c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80087a0:	edd7 6a05 	vldr	s13, [r7, #20]
 80087a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80087a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80087ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	1d1a      	adds	r2, r3, #4
 80087b4:	60ba      	str	r2, [r7, #8]
 80087b6:	4618      	mov	r0, r3
 80087b8:	eeb0 0a67 	vmov.f32	s0, s15
 80087bc:	f7ff ff28 	bl	8008610 <arm_sqrt_f32>

    /* Decrement the loop counter */
    blkCnt--;
 80087c0:	69fb      	ldr	r3, [r7, #28]
 80087c2:	3b01      	subs	r3, #1
 80087c4:	61fb      	str	r3, [r7, #28]
  while(blkCnt > 0u)
 80087c6:	69fb      	ldr	r3, [r7, #28]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d1d9      	bne.n	8008780 <arm_cmplx_mag_f32+0x12c>
    numSamples--;
  }

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

}
 80087cc:	bf00      	nop
 80087ce:	3720      	adds	r7, #32
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}

080087d4 <arm_max_f32>:
void arm_max_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult,
  uint32_t * pIndex)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b08b      	sub	sp, #44	; 0x2c
 80087d8:	af00      	add	r7, sp, #0
 80087da:	60f8      	str	r0, [r7, #12]
 80087dc:	60b9      	str	r1, [r7, #8]
 80087de:	607a      	str	r2, [r7, #4]
 80087e0:	603b      	str	r3, [r7, #0]
  /* Run the below code for Cortex-M4 and Cortex-M3 */
  float32_t maxVal1, maxVal2, out;               /* Temporary variables to store the output value. */
  uint32_t blkCnt, outIndex, count;              /* loop counter */

  /* Initialise the count value. */
  count = 0u;
 80087e2:	2300      	movs	r3, #0
 80087e4:	61bb      	str	r3, [r7, #24]
  /* Initialise the index value to zero. */
  outIndex = 0u;
 80087e6:	2300      	movs	r3, #0
 80087e8:	61fb      	str	r3, [r7, #28]
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	1d1a      	adds	r2, r3, #4
 80087ee:	60fa      	str	r2, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	3b01      	subs	r3, #1
 80087f8:	089b      	lsrs	r3, r3, #2
 80087fa:	623b      	str	r3, [r7, #32]

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 80087fc:	e051      	b.n	80088a2 <arm_max_f32+0xce>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	1d1a      	adds	r2, r3, #4
 8008802:	60fa      	str	r2, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	617b      	str	r3, [r7, #20]

    maxVal2 = *pSrc++;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	1d1a      	adds	r2, r3, #4
 800880c:	60fa      	str	r2, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	613b      	str	r3, [r7, #16]

    /* compare for the maximum value */
    if(out < maxVal1)
 8008812:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008816:	edd7 7a05 	vldr	s15, [r7, #20]
 800881a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800881e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008822:	d504      	bpl.n	800882e <arm_max_f32+0x5a>
    {
      /* Update the maximum value and its index */
      out = maxVal1;
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 1u;
 8008828:	69bb      	ldr	r3, [r7, #24]
 800882a:	3301      	adds	r3, #1
 800882c:	61fb      	str	r3, [r7, #28]
    }

    maxVal1 = *pSrc++;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	1d1a      	adds	r2, r3, #4
 8008832:	60fa      	str	r2, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	617b      	str	r3, [r7, #20]

    /* compare for the maximum value */
    if(out < maxVal2)
 8008838:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800883c:	edd7 7a04 	vldr	s15, [r7, #16]
 8008840:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008848:	d504      	bpl.n	8008854 <arm_max_f32+0x80>
    {
      /* Update the maximum value and its index */
      out = maxVal2;
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 2u;
 800884e:	69bb      	ldr	r3, [r7, #24]
 8008850:	3302      	adds	r3, #2
 8008852:	61fb      	str	r3, [r7, #28]
    }

    maxVal2 = *pSrc++;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	1d1a      	adds	r2, r3, #4
 8008858:	60fa      	str	r2, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	613b      	str	r3, [r7, #16]

    /* compare for the maximum value */
    if(out < maxVal1)
 800885e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008862:	edd7 7a05 	vldr	s15, [r7, #20]
 8008866:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800886a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800886e:	d504      	bpl.n	800887a <arm_max_f32+0xa6>
    {
      /* Update the maximum value and its index */
      out = maxVal1;
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 3u;
 8008874:	69bb      	ldr	r3, [r7, #24]
 8008876:	3303      	adds	r3, #3
 8008878:	61fb      	str	r3, [r7, #28]
    }

    /* compare for the maximum value */
    if(out < maxVal2)
 800887a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800887e:	edd7 7a04 	vldr	s15, [r7, #16]
 8008882:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800888a:	d504      	bpl.n	8008896 <arm_max_f32+0xc2>
    {
      /* Update the maximum value and its index */
      out = maxVal2;
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 4u;
 8008890:	69bb      	ldr	r3, [r7, #24]
 8008892:	3304      	adds	r3, #4
 8008894:	61fb      	str	r3, [r7, #28]
    }

    count += 4u;
 8008896:	69bb      	ldr	r3, [r7, #24]
 8008898:	3304      	adds	r3, #4
 800889a:	61bb      	str	r3, [r7, #24]

    /* Decrement the loop counter */
    blkCnt--;
 800889c:	6a3b      	ldr	r3, [r7, #32]
 800889e:	3b01      	subs	r3, #1
 80088a0:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0u)
 80088a2:	6a3b      	ldr	r3, [r7, #32]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d1aa      	bne.n	80087fe <arm_max_f32+0x2a>
  }

  /* if (blockSize - 1u) is not multiple of 4 */
  blkCnt = (blockSize - 1u) % 4u;
 80088a8:	68bb      	ldr	r3, [r7, #8]
 80088aa:	3b01      	subs	r3, #1
 80088ac:	f003 0303 	and.w	r3, r3, #3
 80088b0:	623b      	str	r3, [r7, #32]

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80088b2:	e016      	b.n	80088e2 <arm_max_f32+0x10e>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	1d1a      	adds	r2, r3, #4
 80088b8:	60fa      	str	r2, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	617b      	str	r3, [r7, #20]

    /* compare for the maximum value */
    if(out < maxVal1)
 80088be:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80088c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80088c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80088ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088ce:	d505      	bpl.n	80088dc <arm_max_f32+0x108>
    {
      /* Update the maximum value and it's index */
      out = maxVal1;
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = blockSize - blkCnt;
 80088d4:	68ba      	ldr	r2, [r7, #8]
 80088d6:	6a3b      	ldr	r3, [r7, #32]
 80088d8:	1ad3      	subs	r3, r2, r3
 80088da:	61fb      	str	r3, [r7, #28]
    }


    /* Decrement the loop counter */
    blkCnt--;
 80088dc:	6a3b      	ldr	r3, [r7, #32]
 80088de:	3b01      	subs	r3, #1
 80088e0:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0u)
 80088e2:	6a3b      	ldr	r3, [r7, #32]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d1e5      	bne.n	80088b4 <arm_max_f32+0xe0>

  }

  /* Store the maximum value and it's index into destination pointers */
  *pResult = out;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088ec:	601a      	str	r2, [r3, #0]
  *pIndex = outIndex;
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	69fa      	ldr	r2, [r7, #28]
 80088f2:	601a      	str	r2, [r3, #0]
}
 80088f4:	bf00      	nop
 80088f6:	372c      	adds	r7, #44	; 0x2c
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <arm_mean_f32>:

void arm_mean_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
 8008900:	b480      	push	{r7}
 8008902:	b08b      	sub	sp, #44	; 0x2c
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	607a      	str	r2, [r7, #4]
  float32_t sum = 0.0f;                          /* Temporary result storage */
 800890c:	f04f 0300 	mov.w	r3, #0
 8008910:	627b      	str	r3, [r7, #36]	; 0x24

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  float32_t in1, in2, in3, in4;

  /*loop Unrolling */
  blkCnt = blockSize >> 2u;
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	089b      	lsrs	r3, r3, #2
 8008916:	623b      	str	r3, [r7, #32]

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8008918:	e036      	b.n	8008988 <arm_mean_f32+0x88>
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	1d1a      	adds	r2, r3, #4
 800891e:	60fa      	str	r2, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	61fb      	str	r3, [r7, #28]
    in2 = *pSrc++;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	1d1a      	adds	r2, r3, #4
 8008928:	60fa      	str	r2, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	61bb      	str	r3, [r7, #24]
    in3 = *pSrc++;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	1d1a      	adds	r2, r3, #4
 8008932:	60fa      	str	r2, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	617b      	str	r3, [r7, #20]
    in4 = *pSrc++;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	1d1a      	adds	r2, r3, #4
 800893c:	60fa      	str	r2, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	613b      	str	r3, [r7, #16]

    sum += in1;
 8008942:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008946:	edd7 7a07 	vldr	s15, [r7, #28]
 800894a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800894e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    sum += in2;
 8008952:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008956:	edd7 7a06 	vldr	s15, [r7, #24]
 800895a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800895e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    sum += in3;
 8008962:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008966:	edd7 7a05 	vldr	s15, [r7, #20]
 800896a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800896e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    sum += in4;
 8008972:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008976:	edd7 7a04 	vldr	s15, [r7, #16]
 800897a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800897e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    /* Decrement the loop counter */
    blkCnt--;
 8008982:	6a3b      	ldr	r3, [r7, #32]
 8008984:	3b01      	subs	r3, #1
 8008986:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0u)
 8008988:	6a3b      	ldr	r3, [r7, #32]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d1c5      	bne.n	800891a <arm_mean_f32+0x1a>
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	f003 0303 	and.w	r3, r3, #3
 8008994:	623b      	str	r3, [r7, #32]
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8008996:	e00d      	b.n	80089b4 <arm_mean_f32+0xb4>
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    sum += *pSrc++;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	1d1a      	adds	r2, r3, #4
 800899c:	60fa      	str	r2, [r7, #12]
 800899e:	edd3 7a00 	vldr	s15, [r3]
 80089a2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80089a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80089aa:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    /* Decrement the loop counter */
    blkCnt--;
 80089ae:	6a3b      	ldr	r3, [r7, #32]
 80089b0:	3b01      	subs	r3, #1
 80089b2:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0u)
 80089b4:	6a3b      	ldr	r3, [r7, #32]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d1ee      	bne.n	8008998 <arm_mean_f32+0x98>
  }

  /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) / blockSize  */
  /* Store the result to the destination */
  *pResult = sum / (float32_t) blockSize;
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	ee07 3a90 	vmov	s15, r3
 80089c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80089c4:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80089c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	edc3 7a00 	vstr	s15, [r3]
}
 80089d2:	bf00      	nop
 80089d4:	372c      	adds	r7, #44	; 0x2c
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr

080089de <arm_min_f32>:
void arm_min_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult,
  uint32_t * pIndex)
{
 80089de:	b480      	push	{r7}
 80089e0:	b08b      	sub	sp, #44	; 0x2c
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	60f8      	str	r0, [r7, #12]
 80089e6:	60b9      	str	r1, [r7, #8]
 80089e8:	607a      	str	r2, [r7, #4]
 80089ea:	603b      	str	r3, [r7, #0]

  float32_t minVal1, minVal2, out;               /* Temporary variables to store the output value. */
  uint32_t blkCnt, outIndex, count;              /* loop counter */

  /* Initialise the count value. */
  count = 0u;
 80089ec:	2300      	movs	r3, #0
 80089ee:	61bb      	str	r3, [r7, #24]
  /* Initialise the index value to zero. */
  outIndex = 0u;
 80089f0:	2300      	movs	r3, #0
 80089f2:	61fb      	str	r3, [r7, #28]
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	1d1a      	adds	r2, r3, #4
 80089f8:	60fa      	str	r2, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	3b01      	subs	r3, #1
 8008a02:	089b      	lsrs	r3, r3, #2
 8008a04:	623b      	str	r3, [r7, #32]

  while(blkCnt > 0)
 8008a06:	e051      	b.n	8008aac <arm_min_f32+0xce>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	1d1a      	adds	r2, r3, #4
 8008a0c:	60fa      	str	r2, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	617b      	str	r3, [r7, #20]
    minVal2 = *pSrc++;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	1d1a      	adds	r2, r3, #4
 8008a16:	60fa      	str	r2, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	613b      	str	r3, [r7, #16]

    /* compare for the minimum value */
    if(out > minVal1)
 8008a1c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008a20:	edd7 7a05 	vldr	s15, [r7, #20]
 8008a24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008a28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a2c:	dd04      	ble.n	8008a38 <arm_min_f32+0x5a>
    {
      /* Update the minimum value and its index */
      out = minVal1;
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 1u;
 8008a32:	69bb      	ldr	r3, [r7, #24]
 8008a34:	3301      	adds	r3, #1
 8008a36:	61fb      	str	r3, [r7, #28]
    }

    minVal1 = *pSrc++;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	1d1a      	adds	r2, r3, #4
 8008a3c:	60fa      	str	r2, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	617b      	str	r3, [r7, #20]

    /* compare for the minimum value */
    if(out > minVal2)
 8008a42:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008a46:	edd7 7a04 	vldr	s15, [r7, #16]
 8008a4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a52:	dd04      	ble.n	8008a5e <arm_min_f32+0x80>
    {
      /* Update the minimum value and its index */
      out = minVal2;
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 2u;
 8008a58:	69bb      	ldr	r3, [r7, #24]
 8008a5a:	3302      	adds	r3, #2
 8008a5c:	61fb      	str	r3, [r7, #28]
    }

    minVal2 = *pSrc++;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	1d1a      	adds	r2, r3, #4
 8008a62:	60fa      	str	r2, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	613b      	str	r3, [r7, #16]

    /* compare for the minimum value */
    if(out > minVal1)
 8008a68:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008a6c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008a70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a78:	dd04      	ble.n	8008a84 <arm_min_f32+0xa6>
    {
      /* Update the minimum value and its index */
      out = minVal1;
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 3u;
 8008a7e:	69bb      	ldr	r3, [r7, #24]
 8008a80:	3303      	adds	r3, #3
 8008a82:	61fb      	str	r3, [r7, #28]
    }

    /* compare for the minimum value */
    if(out > minVal2)
 8008a84:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008a88:	edd7 7a04 	vldr	s15, [r7, #16]
 8008a8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a94:	dd04      	ble.n	8008aa0 <arm_min_f32+0xc2>
    {
      /* Update the minimum value and its index */
      out = minVal2;
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 4u;
 8008a9a:	69bb      	ldr	r3, [r7, #24]
 8008a9c:	3304      	adds	r3, #4
 8008a9e:	61fb      	str	r3, [r7, #28]
    }

    count += 4u;
 8008aa0:	69bb      	ldr	r3, [r7, #24]
 8008aa2:	3304      	adds	r3, #4
 8008aa4:	61bb      	str	r3, [r7, #24]

    blkCnt--;
 8008aa6:	6a3b      	ldr	r3, [r7, #32]
 8008aa8:	3b01      	subs	r3, #1
 8008aaa:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0)
 8008aac:	6a3b      	ldr	r3, [r7, #32]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d1aa      	bne.n	8008a08 <arm_min_f32+0x2a>
  }

  /* if (blockSize - 1u ) is not multiple of 4 */
  blkCnt = (blockSize - 1u) % 4u;
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	3b01      	subs	r3, #1
 8008ab6:	f003 0303 	and.w	r3, r3, #3
 8008aba:	623b      	str	r3, [r7, #32]

  blkCnt = (blockSize - 1u);

#endif //      #ifndef ARM_MATH_CM0_FAMILY

  while(blkCnt > 0)
 8008abc:	e016      	b.n	8008aec <arm_min_f32+0x10e>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	1d1a      	adds	r2, r3, #4
 8008ac2:	60fa      	str	r2, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	617b      	str	r3, [r7, #20]

    /* compare for the minimum value */
    if(out > minVal1)
 8008ac8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008acc:	edd7 7a05 	vldr	s15, [r7, #20]
 8008ad0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ad8:	dd05      	ble.n	8008ae6 <arm_min_f32+0x108>
    {
      /* Update the minimum value and it's index */
      out = minVal1;
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = blockSize - blkCnt;
 8008ade:	68ba      	ldr	r2, [r7, #8]
 8008ae0:	6a3b      	ldr	r3, [r7, #32]
 8008ae2:	1ad3      	subs	r3, r2, r3
 8008ae4:	61fb      	str	r3, [r7, #28]
    }

    blkCnt--;
 8008ae6:	6a3b      	ldr	r3, [r7, #32]
 8008ae8:	3b01      	subs	r3, #1
 8008aea:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0)
 8008aec:	6a3b      	ldr	r3, [r7, #32]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d1e5      	bne.n	8008abe <arm_min_f32+0xe0>

  }

  /* Store the minimum value and it's index into destination pointers */
  *pResult = out;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008af6:	601a      	str	r2, [r3, #0]
  *pIndex = outIndex;
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	69fa      	ldr	r2, [r7, #28]
 8008afc:	601a      	str	r2, [r3, #0]
}
 8008afe:	bf00      	nop
 8008b00:	372c      	adds	r7, #44	; 0x2c
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr

08008b0a <arm_sqrt_f32>:
  {
 8008b0a:	b580      	push	{r7, lr}
 8008b0c:	b082      	sub	sp, #8
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	ed87 0a01 	vstr	s0, [r7, #4]
 8008b14:	6038      	str	r0, [r7, #0]
    if(in >= 0.0f)
 8008b16:	edd7 7a01 	vldr	s15, [r7, #4]
 8008b1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b22:	db0a      	blt.n	8008b3a <arm_sqrt_f32+0x30>
      *pOut = __builtin_sqrtf(in);
 8008b24:	ed97 0a01 	vldr	s0, [r7, #4]
 8008b28:	f00d fcda 	bl	80164e0 <sqrtf>
 8008b2c:	eef0 7a40 	vmov.f32	s15, s0
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 8008b36:	2300      	movs	r3, #0
 8008b38:	e005      	b.n	8008b46 <arm_sqrt_f32+0x3c>
      *pOut = 0.0f;
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	f04f 0200 	mov.w	r2, #0
 8008b40:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8008b42:	f04f 33ff 	mov.w	r3, #4294967295
  }
 8008b46:	4618      	mov	r0, r3
 8008b48:	3708      	adds	r7, #8
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}

08008b4e <arm_rms_f32>:

void arm_rms_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
 8008b4e:	b580      	push	{r7, lr}
 8008b50:	b088      	sub	sp, #32
 8008b52:	af00      	add	r7, sp, #0
 8008b54:	60f8      	str	r0, [r7, #12]
 8008b56:	60b9      	str	r1, [r7, #8]
 8008b58:	607a      	str	r2, [r7, #4]
  float32_t sum = 0.0f;                          /* Accumulator */
 8008b5a:	f04f 0300 	mov.w	r3, #0
 8008b5e:	61fb      	str	r3, [r7, #28]
#ifndef ARM_MATH_CM0_FAMILY

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  /* loop Unrolling */
  blkCnt = blockSize >> 2u;
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	089b      	lsrs	r3, r3, #2
 8008b64:	61bb      	str	r3, [r7, #24]

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8008b66:	e046      	b.n	8008bf6 <arm_rms_f32+0xa8>
  {
    /* C = A[0] * A[0] + A[1] * A[1] + A[2] * A[2] + ... + A[blockSize-1] * A[blockSize-1] */
    /* Compute sum of the squares and then store the result in a temporary variable, sum  */
    in = *pSrc++;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	1d1a      	adds	r2, r3, #4
 8008b6c:	60fa      	str	r2, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	617b      	str	r3, [r7, #20]
    sum += in * in;
 8008b72:	ed97 7a05 	vldr	s14, [r7, #20]
 8008b76:	edd7 7a05 	vldr	s15, [r7, #20]
 8008b7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b7e:	ed97 7a07 	vldr	s14, [r7, #28]
 8008b82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008b86:	edc7 7a07 	vstr	s15, [r7, #28]
    in = *pSrc++;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	1d1a      	adds	r2, r3, #4
 8008b8e:	60fa      	str	r2, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	617b      	str	r3, [r7, #20]
    sum += in * in;
 8008b94:	ed97 7a05 	vldr	s14, [r7, #20]
 8008b98:	edd7 7a05 	vldr	s15, [r7, #20]
 8008b9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ba0:	ed97 7a07 	vldr	s14, [r7, #28]
 8008ba4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ba8:	edc7 7a07 	vstr	s15, [r7, #28]
    in = *pSrc++;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	1d1a      	adds	r2, r3, #4
 8008bb0:	60fa      	str	r2, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	617b      	str	r3, [r7, #20]
    sum += in * in;
 8008bb6:	ed97 7a05 	vldr	s14, [r7, #20]
 8008bba:	edd7 7a05 	vldr	s15, [r7, #20]
 8008bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bc2:	ed97 7a07 	vldr	s14, [r7, #28]
 8008bc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008bca:	edc7 7a07 	vstr	s15, [r7, #28]
    in = *pSrc++;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	1d1a      	adds	r2, r3, #4
 8008bd2:	60fa      	str	r2, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	617b      	str	r3, [r7, #20]
    sum += in * in;
 8008bd8:	ed97 7a05 	vldr	s14, [r7, #20]
 8008bdc:	edd7 7a05 	vldr	s15, [r7, #20]
 8008be0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008be4:	ed97 7a07 	vldr	s14, [r7, #28]
 8008be8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008bec:	edc7 7a07 	vstr	s15, [r7, #28]

    /* Decrement the loop counter */
    blkCnt--;
 8008bf0:	69bb      	ldr	r3, [r7, #24]
 8008bf2:	3b01      	subs	r3, #1
 8008bf4:	61bb      	str	r3, [r7, #24]
  while(blkCnt > 0u)
 8008bf6:	69bb      	ldr	r3, [r7, #24]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d1b5      	bne.n	8008b68 <arm_rms_f32+0x1a>
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	f003 0303 	and.w	r3, r3, #3
 8008c02:	61bb      	str	r3, [r7, #24]
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8008c04:	e013      	b.n	8008c2e <arm_rms_f32+0xe0>
  {
    /* C = A[0] * A[0] + A[1] * A[1] + A[2] * A[2] + ... + A[blockSize-1] * A[blockSize-1] */
    /* Compute sum of the squares and then store the results in a temporary variable, sum  */
    in = *pSrc++;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	1d1a      	adds	r2, r3, #4
 8008c0a:	60fa      	str	r2, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	617b      	str	r3, [r7, #20]
    sum += in * in;
 8008c10:	ed97 7a05 	vldr	s14, [r7, #20]
 8008c14:	edd7 7a05 	vldr	s15, [r7, #20]
 8008c18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c1c:	ed97 7a07 	vldr	s14, [r7, #28]
 8008c20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c24:	edc7 7a07 	vstr	s15, [r7, #28]

    /* Decrement the loop counter */
    blkCnt--;
 8008c28:	69bb      	ldr	r3, [r7, #24]
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	61bb      	str	r3, [r7, #24]
  while(blkCnt > 0u)
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d1e8      	bne.n	8008c06 <arm_rms_f32+0xb8>
  }

  /* Compute Rms and store the result in the destination */
  arm_sqrt_f32(sum / (float32_t) blockSize, pResult);
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	ee07 3a90 	vmov	s15, r3
 8008c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c3e:	ed97 7a07 	vldr	s14, [r7, #28]
 8008c42:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	eeb0 0a66 	vmov.f32	s0, s13
 8008c4c:	f7ff ff5d 	bl	8008b0a <arm_sqrt_f32>
}
 8008c50:	bf00      	nop
 8008c52:	3720      	adds	r7, #32
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <arm_sqrt_f32>:
  {
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b082      	sub	sp, #8
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	ed87 0a01 	vstr	s0, [r7, #4]
 8008c62:	6038      	str	r0, [r7, #0]
    if(in >= 0.0f)
 8008c64:	edd7 7a01 	vldr	s15, [r7, #4]
 8008c68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c70:	db0a      	blt.n	8008c88 <arm_sqrt_f32+0x30>
      *pOut = __builtin_sqrtf(in);
 8008c72:	ed97 0a01 	vldr	s0, [r7, #4]
 8008c76:	f00d fc33 	bl	80164e0 <sqrtf>
 8008c7a:	eef0 7a40 	vmov.f32	s15, s0
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 8008c84:	2300      	movs	r3, #0
 8008c86:	e005      	b.n	8008c94 <arm_sqrt_f32+0x3c>
      *pOut = 0.0f;
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	f04f 0200 	mov.w	r2, #0
 8008c8e:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8008c90:	f04f 33ff 	mov.w	r3, #4294967295
  }
 8008c94:	4618      	mov	r0, r3
 8008c96:	3708      	adds	r7, #8
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <arm_std_f32>:

void arm_std_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b08c      	sub	sp, #48	; 0x30
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	60f8      	str	r0, [r7, #12]
 8008ca4:	60b9      	str	r1, [r7, #8]
 8008ca6:	607a      	str	r2, [r7, #4]
  float32_t sum = 0.0f;                          /* Temporary result storage */
 8008ca8:	f04f 0300 	mov.w	r3, #0
 8008cac:	62fb      	str	r3, [r7, #44]	; 0x2c
  float32_t sumOfSquares = 0.0f;                 /* Sum of squares */
 8008cae:	f04f 0300 	mov.w	r3, #0
 8008cb2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  float32_t meanOfSquares, mean, squareOfMean;

	if(blockSize == 1)
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d104      	bne.n	8008cc4 <arm_std_f32+0x28>
	{
		*pResult = 0;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f04f 0200 	mov.w	r2, #0
 8008cc0:	601a      	str	r2, [r3, #0]
		return;
 8008cc2:	e0d0      	b.n	8008e66 <arm_std_f32+0x1ca>
	}

  /*loop Unrolling */
  blkCnt = blockSize >> 2u;
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	089b      	lsrs	r3, r3, #2
 8008cc8:	627b      	str	r3, [r7, #36]	; 0x24

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8008cca:	e066      	b.n	8008d9a <arm_std_f32+0xfe>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	1d1a      	adds	r2, r3, #4
 8008cd0:	60fa      	str	r2, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	617b      	str	r3, [r7, #20]
    sum += in;
 8008cd6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008cda:	edd7 7a05 	vldr	s15, [r7, #20]
 8008cde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ce2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008ce6:	ed97 7a05 	vldr	s14, [r7, #20]
 8008cea:	edd7 7a05 	vldr	s15, [r7, #20]
 8008cee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cf2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008cf6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008cfa:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    in = *pSrc++;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	1d1a      	adds	r2, r3, #4
 8008d02:	60fa      	str	r2, [r7, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	617b      	str	r3, [r7, #20]
    sum += in;
 8008d08:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008d0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d14:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008d18:	ed97 7a05 	vldr	s14, [r7, #20]
 8008d1c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d24:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008d28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d2c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    in = *pSrc++;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	1d1a      	adds	r2, r3, #4
 8008d34:	60fa      	str	r2, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	617b      	str	r3, [r7, #20]
    sum += in;
 8008d3a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008d3e:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d46:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008d4a:	ed97 7a05 	vldr	s14, [r7, #20]
 8008d4e:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d56:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008d5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d5e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    in = *pSrc++;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	1d1a      	adds	r2, r3, #4
 8008d66:	60fa      	str	r2, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	617b      	str	r3, [r7, #20]
    sum += in;
 8008d6c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008d70:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d78:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008d7c:	ed97 7a05 	vldr	s14, [r7, #20]
 8008d80:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d88:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d90:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

    /* Decrement the loop counter */
    blkCnt--;
 8008d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d96:	3b01      	subs	r3, #1
 8008d98:	627b      	str	r3, [r7, #36]	; 0x24
  while(blkCnt > 0u)
 8008d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d195      	bne.n	8008ccc <arm_std_f32+0x30>
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	f003 0303 	and.w	r3, r3, #3
 8008da6:	627b      	str	r3, [r7, #36]	; 0x24

  while(blkCnt > 0u)
 8008da8:	e01b      	b.n	8008de2 <arm_std_f32+0x146>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	1d1a      	adds	r2, r3, #4
 8008dae:	60fa      	str	r2, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	617b      	str	r3, [r7, #20]
    sum += in;
 8008db4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008db8:	edd7 7a05 	vldr	s15, [r7, #20]
 8008dbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008dc0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008dc4:	ed97 7a05 	vldr	s14, [r7, #20]
 8008dc8:	edd7 7a05 	vldr	s15, [r7, #20]
 8008dcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dd0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008dd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008dd8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

    /* Decrement the loop counter */
    blkCnt--;
 8008ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dde:	3b01      	subs	r3, #1
 8008de0:	627b      	str	r3, [r7, #36]	; 0x24
  while(blkCnt > 0u)
 8008de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d1e0      	bne.n	8008daa <arm_std_f32+0x10e>
  }

  /* Compute Mean of squares of the input samples    
   * and then store the result in a temporary variable, meanOfSquares. */
  meanOfSquares = sumOfSquares / ((float32_t) blockSize - 1.0f);
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	ee07 3a90 	vmov	s15, r3
 8008dee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008df2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008df6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8008dfa:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8008dfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e02:	edc7 7a08 	vstr	s15, [r7, #32]

  /* Compute mean of all input values */
  mean = sum / (float32_t) blockSize;
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	ee07 3a90 	vmov	s15, r3
 8008e0c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008e10:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8008e14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e18:	edc7 7a07 	vstr	s15, [r7, #28]

  /* Compute square of mean */
  squareOfMean = (mean * mean) * (((float32_t) blockSize) /
 8008e1c:	ed97 7a07 	vldr	s14, [r7, #28]
 8008e20:	edd7 7a07 	vldr	s15, [r7, #28]
 8008e24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	ee07 3a90 	vmov	s15, r3
 8008e2e:	eeb8 6a67 	vcvt.f32.u32	s12, s15
                                  ((float32_t) blockSize - 1.0f));
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	ee07 3a90 	vmov	s15, r3
 8008e38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e3c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008e40:	ee77 6ae6 	vsub.f32	s13, s15, s13
  squareOfMean = (mean * mean) * (((float32_t) blockSize) /
 8008e44:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8008e48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e4c:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Compute standard deviation and then store the result to the destination */
  arm_sqrt_f32((meanOfSquares - squareOfMean), pResult);
 8008e50:	ed97 7a08 	vldr	s14, [r7, #32]
 8008e54:	edd7 7a06 	vldr	s15, [r7, #24]
 8008e58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	eeb0 0a67 	vmov.f32	s0, s15
 8008e62:	f7ff fef9 	bl	8008c58 <arm_sqrt_f32>
  /* Compute standard deviation and then store the result to the destination */
  arm_sqrt_f32(var, pResult);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

}
 8008e66:	3730      	adds	r7, #48	; 0x30
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}

08008e6c <arm_var_f32>:

void arm_var_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b08d      	sub	sp, #52	; 0x34
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	60f8      	str	r0, [r7, #12]
 8008e74:	60b9      	str	r1, [r7, #8]
 8008e76:	607a      	str	r2, [r7, #4]

  float32_t sum = 0.0f;                          /* Temporary result storage */
 8008e78:	f04f 0300 	mov.w	r3, #0
 8008e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  float32_t sumOfSquares = 0.0f;                 /* Sum of squares */
 8008e7e:	f04f 0300 	mov.w	r3, #0
 8008e82:	62bb      	str	r3, [r7, #40]	; 0x28
   
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  float32_t meanOfSquares, mean, squareOfMean;   /* Temporary variables */

	if(blockSize == 1)
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	d104      	bne.n	8008e94 <arm_var_f32+0x28>
	{
		*pResult = 0;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f04f 0200 	mov.w	r2, #0
 8008e90:	601a      	str	r2, [r3, #0]
		return;
 8008e92:	e0ce      	b.n	8009032 <arm_var_f32+0x1c6>
	}

  /*loop Unrolling */
  blkCnt = blockSize >> 2u;
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	089b      	lsrs	r3, r3, #2
 8008e98:	627b      	str	r3, [r7, #36]	; 0x24

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8008e9a:	e066      	b.n	8008f6a <arm_var_f32+0xfe>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	1d1a      	adds	r2, r3, #4
 8008ea0:	60fa      	str	r2, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	617b      	str	r3, [r7, #20]
    sum += in;
 8008ea6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008eaa:	edd7 7a05 	vldr	s15, [r7, #20]
 8008eae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008eb2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008eb6:	ed97 7a05 	vldr	s14, [r7, #20]
 8008eba:	edd7 7a05 	vldr	s15, [r7, #20]
 8008ebe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ec2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008ec6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008eca:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    in = *pSrc++;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	1d1a      	adds	r2, r3, #4
 8008ed2:	60fa      	str	r2, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	617b      	str	r3, [r7, #20]
    sum += in;
 8008ed8:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008edc:	edd7 7a05 	vldr	s15, [r7, #20]
 8008ee0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ee4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008ee8:	ed97 7a05 	vldr	s14, [r7, #20]
 8008eec:	edd7 7a05 	vldr	s15, [r7, #20]
 8008ef0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ef4:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008ef8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008efc:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    in = *pSrc++;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	1d1a      	adds	r2, r3, #4
 8008f04:	60fa      	str	r2, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	617b      	str	r3, [r7, #20]
    sum += in;
 8008f0a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008f0e:	edd7 7a05 	vldr	s15, [r7, #20]
 8008f12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f16:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008f1a:	ed97 7a05 	vldr	s14, [r7, #20]
 8008f1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8008f22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f26:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008f2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f2e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    in = *pSrc++;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	1d1a      	adds	r2, r3, #4
 8008f36:	60fa      	str	r2, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	617b      	str	r3, [r7, #20]
    sum += in;
 8008f3c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008f40:	edd7 7a05 	vldr	s15, [r7, #20]
 8008f44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f48:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008f4c:	ed97 7a05 	vldr	s14, [r7, #20]
 8008f50:	edd7 7a05 	vldr	s15, [r7, #20]
 8008f54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f58:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008f5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f60:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

    /* Decrement the loop counter */
    blkCnt--;
 8008f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f66:	3b01      	subs	r3, #1
 8008f68:	627b      	str	r3, [r7, #36]	; 0x24
  while(blkCnt > 0u)
 8008f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d195      	bne.n	8008e9c <arm_var_f32+0x30>
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	f003 0303 	and.w	r3, r3, #3
 8008f76:	627b      	str	r3, [r7, #36]	; 0x24

  while(blkCnt > 0u)
 8008f78:	e01b      	b.n	8008fb2 <arm_var_f32+0x146>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	1d1a      	adds	r2, r3, #4
 8008f7e:	60fa      	str	r2, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	617b      	str	r3, [r7, #20]
    sum += in;
 8008f84:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008f88:	edd7 7a05 	vldr	s15, [r7, #20]
 8008f8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f90:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008f94:	ed97 7a05 	vldr	s14, [r7, #20]
 8008f98:	edd7 7a05 	vldr	s15, [r7, #20]
 8008f9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fa0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008fa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008fa8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

    /* Decrement the loop counter */
    blkCnt--;
 8008fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fae:	3b01      	subs	r3, #1
 8008fb0:	627b      	str	r3, [r7, #36]	; 0x24
  while(blkCnt > 0u)
 8008fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d1e0      	bne.n	8008f7a <arm_var_f32+0x10e>
  }

  /* Compute Mean of squares of the input samples    
   * and then store the result in a temporary variable, meanOfSquares. */
  meanOfSquares = sumOfSquares / ((float32_t) blockSize - 1.0f);
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	ee07 3a90 	vmov	s15, r3
 8008fbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fc2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008fc6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8008fca:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8008fce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fd2:	edc7 7a08 	vstr	s15, [r7, #32]

  /* Compute mean of all input values */
  mean = sum / (float32_t) blockSize;
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	ee07 3a90 	vmov	s15, r3
 8008fdc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008fe0:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8008fe4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fe8:	edc7 7a07 	vstr	s15, [r7, #28]

  /* Compute square of mean */
  squareOfMean = (mean * mean) * (((float32_t) blockSize) /
 8008fec:	ed97 7a07 	vldr	s14, [r7, #28]
 8008ff0:	edd7 7a07 	vldr	s15, [r7, #28]
 8008ff4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	ee07 3a90 	vmov	s15, r3
 8008ffe:	eeb8 6a67 	vcvt.f32.u32	s12, s15
                                  ((float32_t) blockSize - 1.0f));
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	ee07 3a90 	vmov	s15, r3
 8009008:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800900c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009010:	ee77 6ae6 	vsub.f32	s13, s15, s13
  squareOfMean = (mean * mean) * (((float32_t) blockSize) /
 8009014:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8009018:	ee67 7a27 	vmul.f32	s15, s14, s15
 800901c:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Compute variance and then store the result to the destination */
  *pResult = meanOfSquares - squareOfMean;
 8009020:	ed97 7a08 	vldr	s14, [r7, #32]
 8009024:	edd7 7a06 	vldr	s15, [r7, #24]
 8009028:	ee77 7a67 	vsub.f32	s15, s14, s15
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	edc3 7a00 	vstr	s15, [r3]
  /* Compute the variance */
  *pResult = ((sumOfSquares - squareOfSum) / (float32_t) (blockSize - 1.0f));

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

}
 8009032:	3734      	adds	r7, #52	; 0x34
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr

0800903c <arm_cfft_radix8by2_f32>:
* \endcode
* 
*/

void arm_cfft_radix8by2_f32( arm_cfft_instance_f32 * S, float32_t * p1) 
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b0a0      	sub	sp, #128	; 0x80
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	881b      	ldrh	r3, [r3, #0]
 800904a:	66bb      	str	r3, [r7, #104]	; 0x68
    float32_t * pCol1, * pCol2, * pMid1, * pMid2;
    float32_t * p2 = p1 + L;
 800904c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800904e:	009b      	lsls	r3, r3, #2
 8009050:	683a      	ldr	r2, [r7, #0]
 8009052:	4413      	add	r3, r2
 8009054:	677b      	str	r3, [r7, #116]	; 0x74
    const float32_t * tw = (float32_t *) S->pTwiddle;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	685b      	ldr	r3, [r3, #4]
 800905a:	673b      	str	r3, [r7, #112]	; 0x70
    float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
    float32_t m0, m1, m2, m3;
    uint32_t l;

    pCol1 = p1;
 800905c:	683b      	ldr	r3, [r7, #0]
 800905e:	667b      	str	r3, [r7, #100]	; 0x64
    pCol2 = p2;
 8009060:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009062:	663b      	str	r3, [r7, #96]	; 0x60

    //    Define new length
    L >>= 1;
 8009064:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009066:	085b      	lsrs	r3, r3, #1
 8009068:	66bb      	str	r3, [r7, #104]	; 0x68
    //    Initialize mid pointers
    pMid1 = p1 + L;
 800906a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	683a      	ldr	r2, [r7, #0]
 8009070:	4413      	add	r3, r2
 8009072:	67fb      	str	r3, [r7, #124]	; 0x7c
    pMid2 = p2 + L;
 8009074:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009076:	009b      	lsls	r3, r3, #2
 8009078:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800907a:	4413      	add	r3, r2
 800907c:	67bb      	str	r3, [r7, #120]	; 0x78

    // do two dot Fourier transform
    for ( l = L >> 2; l > 0; l-- ) 
 800907e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009080:	089b      	lsrs	r3, r3, #2
 8009082:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009084:	e1b6      	b.n	80093f4 <arm_cfft_radix8by2_f32+0x3b8>
    {
        t1[0] = p1[0];
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	63bb      	str	r3, [r7, #56]	; 0x38
        t1[1] = p1[1];
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	63fb      	str	r3, [r7, #60]	; 0x3c
        t1[2] = p1[2];
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	689b      	ldr	r3, [r3, #8]
 8009096:	643b      	str	r3, [r7, #64]	; 0x40
        t1[3] = p1[3];
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	68db      	ldr	r3, [r3, #12]
 800909c:	647b      	str	r3, [r7, #68]	; 0x44

        t2[0] = p2[0];
 800909e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	62bb      	str	r3, [r7, #40]	; 0x28
        t2[1] = p2[1];
 80090a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        t2[2] = p2[2];
 80090aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090ac:	689b      	ldr	r3, [r3, #8]
 80090ae:	633b      	str	r3, [r7, #48]	; 0x30
        t2[3] = p2[3];
 80090b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090b2:	68db      	ldr	r3, [r3, #12]
 80090b4:	637b      	str	r3, [r7, #52]	; 0x34

        t3[0] = pMid1[0];
 80090b6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	61bb      	str	r3, [r7, #24]
        t3[1] = pMid1[1];
 80090bc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	61fb      	str	r3, [r7, #28]
        t3[2] = pMid1[2];
 80090c2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80090c4:	689b      	ldr	r3, [r3, #8]
 80090c6:	623b      	str	r3, [r7, #32]
        t3[3] = pMid1[3];
 80090c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80090ca:	68db      	ldr	r3, [r3, #12]
 80090cc:	627b      	str	r3, [r7, #36]	; 0x24

        t4[0] = pMid2[0];
 80090ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	60bb      	str	r3, [r7, #8]
        t4[1] = pMid2[1];
 80090d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090d6:	685b      	ldr	r3, [r3, #4]
 80090d8:	60fb      	str	r3, [r7, #12]
        t4[2] = pMid2[2];
 80090da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090dc:	689b      	ldr	r3, [r3, #8]
 80090de:	613b      	str	r3, [r7, #16]
        t4[3] = pMid2[3];
 80090e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090e2:	68db      	ldr	r3, [r3, #12]
 80090e4:	617b      	str	r3, [r7, #20]

        *p1++ = t1[0] + t2[0];
 80090e6:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80090ea:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	1d1a      	adds	r2, r3, #4
 80090f2:	603a      	str	r2, [r7, #0]
 80090f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80090f8:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[1] + t2[1];
 80090fc:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8009100:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	1d1a      	adds	r2, r3, #4
 8009108:	603a      	str	r2, [r7, #0]
 800910a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800910e:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[2] + t2[2];
 8009112:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009116:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	1d1a      	adds	r2, r3, #4
 800911e:	603a      	str	r2, [r7, #0]
 8009120:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009124:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[3] + t2[3];    // col 1
 8009128:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800912c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	1d1a      	adds	r2, r3, #4
 8009134:	603a      	str	r2, [r7, #0]
 8009136:	ee77 7a27 	vadd.f32	s15, s14, s15
 800913a:	edc3 7a00 	vstr	s15, [r3]

        t2[0] = t1[0] - t2[0];
 800913e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8009142:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8009146:	ee77 7a67 	vsub.f32	s15, s14, s15
 800914a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        t2[1] = t1[1] - t2[1];
 800914e:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8009152:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009156:	ee77 7a67 	vsub.f32	s15, s14, s15
 800915a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        t2[2] = t1[2] - t2[2];
 800915e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009162:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8009166:	ee77 7a67 	vsub.f32	s15, s14, s15
 800916a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        t2[3] = t1[3] - t2[3];    // for col 2
 800916e:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8009172:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8009176:	ee77 7a67 	vsub.f32	s15, s14, s15
 800917a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

        *pMid1++ = t3[0] + t4[0];
 800917e:	ed97 7a06 	vldr	s14, [r7, #24]
 8009182:	edd7 7a02 	vldr	s15, [r7, #8]
 8009186:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009188:	1d1a      	adds	r2, r3, #4
 800918a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800918c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009190:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[1] + t4[1];
 8009194:	ed97 7a07 	vldr	s14, [r7, #28]
 8009198:	edd7 7a03 	vldr	s15, [r7, #12]
 800919c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800919e:	1d1a      	adds	r2, r3, #4
 80091a0:	67fa      	str	r2, [r7, #124]	; 0x7c
 80091a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80091a6:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[2] + t4[2];
 80091aa:	ed97 7a08 	vldr	s14, [r7, #32]
 80091ae:	edd7 7a04 	vldr	s15, [r7, #16]
 80091b2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80091b4:	1d1a      	adds	r2, r3, #4
 80091b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80091b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80091bc:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[3] + t4[3]; // col 1
 80091c0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80091c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80091c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80091ca:	1d1a      	adds	r2, r3, #4
 80091cc:	67fa      	str	r2, [r7, #124]	; 0x7c
 80091ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80091d2:	edc3 7a00 	vstr	s15, [r3]

        t4[0] = t4[0] - t3[0];
 80091d6:	ed97 7a02 	vldr	s14, [r7, #8]
 80091da:	edd7 7a06 	vldr	s15, [r7, #24]
 80091de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80091e2:	edc7 7a02 	vstr	s15, [r7, #8]
        t4[1] = t4[1] - t3[1];
 80091e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80091ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80091ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80091f2:	edc7 7a03 	vstr	s15, [r7, #12]
        t4[2] = t4[2] - t3[2];
 80091f6:	ed97 7a04 	vldr	s14, [r7, #16]
 80091fa:	edd7 7a08 	vldr	s15, [r7, #32]
 80091fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009202:	edc7 7a04 	vstr	s15, [r7, #16]
        t4[3] = t4[3] - t3[3];    // for col 2
 8009206:	ed97 7a05 	vldr	s14, [r7, #20]
 800920a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800920e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009212:	edc7 7a05 	vstr	s15, [r7, #20]

        twR = *tw++;
 8009216:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009218:	1d1a      	adds	r2, r3, #4
 800921a:	673a      	str	r2, [r7, #112]	; 0x70
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	65fb      	str	r3, [r7, #92]	; 0x5c
        twI = *tw++;
 8009220:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009222:	1d1a      	adds	r2, r3, #4
 8009224:	673a      	str	r2, [r7, #112]	; 0x70
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	65bb      	str	r3, [r7, #88]	; 0x58

        // multiply by twiddle factors
        m0 = t2[0] * twR;
 800922a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800922e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8009232:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009236:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t2[1] * twI;
 800923a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800923e:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8009242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009246:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t2[1] * twR;
 800924a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800924e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8009252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009256:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t2[0] * twI;
 800925a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800925e:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8009262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009266:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        // R  =  R  *  Tr - I * Ti
        *p2++ = m0 + m1;
 800926a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800926c:	1d1a      	adds	r2, r3, #4
 800926e:	677a      	str	r2, [r7, #116]	; 0x74
 8009270:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8009274:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8009278:	ee77 7a27 	vadd.f32	s15, s14, s15
 800927c:	edc3 7a00 	vstr	s15, [r3]
        // I  =  I  *  Tr + R * Ti
        *p2++ = m2 - m3;
 8009280:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009282:	1d1a      	adds	r2, r3, #4
 8009284:	677a      	str	r2, [r7, #116]	; 0x74
 8009286:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800928a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800928e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009292:	edc3 7a00 	vstr	s15, [r3]
        
        // use vertical symmetry
        //  0.9988 - 0.0491i <==> -0.0491 - 0.9988i
        m0 = t4[0] * twI;
 8009296:	edd7 7a02 	vldr	s15, [r7, #8]
 800929a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800929e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092a2:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t4[1] * twR;
 80092a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80092aa:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80092ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092b2:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t4[1] * twI;
 80092b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80092ba:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80092be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092c2:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t4[0] * twR;
 80092c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80092ca:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80092ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092d2:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        *pMid2++ = m0 - m1;
 80092d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80092d8:	1d1a      	adds	r2, r3, #4
 80092da:	67ba      	str	r2, [r7, #120]	; 0x78
 80092dc:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80092e0:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80092e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80092e8:	edc3 7a00 	vstr	s15, [r3]
        *pMid2++ = m2 + m3;
 80092ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80092ee:	1d1a      	adds	r2, r3, #4
 80092f0:	67ba      	str	r2, [r7, #120]	; 0x78
 80092f2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80092f6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80092fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80092fe:	edc3 7a00 	vstr	s15, [r3]

        twR = *tw++;
 8009302:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009304:	1d1a      	adds	r2, r3, #4
 8009306:	673a      	str	r2, [r7, #112]	; 0x70
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	65fb      	str	r3, [r7, #92]	; 0x5c
        twI = *tw++;
 800930c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800930e:	1d1a      	adds	r2, r3, #4
 8009310:	673a      	str	r2, [r7, #112]	; 0x70
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	65bb      	str	r3, [r7, #88]	; 0x58
        
        m0 = t2[2] * twR;
 8009316:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800931a:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800931e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009322:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t2[3] * twI;
 8009326:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800932a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800932e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009332:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t2[3] * twR;
 8009336:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800933a:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800933e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009342:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t2[2] * twI;
 8009346:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800934a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800934e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009352:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        *p2++ = m0 + m1;
 8009356:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009358:	1d1a      	adds	r2, r3, #4
 800935a:	677a      	str	r2, [r7, #116]	; 0x74
 800935c:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8009360:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8009364:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009368:	edc3 7a00 	vstr	s15, [r3]
        *p2++ = m2 - m3;
 800936c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800936e:	1d1a      	adds	r2, r3, #4
 8009370:	677a      	str	r2, [r7, #116]	; 0x74
 8009372:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009376:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800937a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800937e:	edc3 7a00 	vstr	s15, [r3]
        
        m0 = t4[2] * twI;
 8009382:	edd7 7a04 	vldr	s15, [r7, #16]
 8009386:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800938a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800938e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t4[3] * twR;
 8009392:	edd7 7a05 	vldr	s15, [r7, #20]
 8009396:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800939a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800939e:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t4[3] * twI;
 80093a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80093a6:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80093aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093ae:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t4[2] * twR;
 80093b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80093b6:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80093ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093be:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        *pMid2++ = m0 - m1;
 80093c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80093c4:	1d1a      	adds	r2, r3, #4
 80093c6:	67ba      	str	r2, [r7, #120]	; 0x78
 80093c8:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80093cc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80093d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80093d4:	edc3 7a00 	vstr	s15, [r3]
        *pMid2++ = m2 + m3;
 80093d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80093da:	1d1a      	adds	r2, r3, #4
 80093dc:	67ba      	str	r2, [r7, #120]	; 0x78
 80093de:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80093e2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80093e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80093ea:	edc3 7a00 	vstr	s15, [r3]
    for ( l = L >> 2; l > 0; l-- ) 
 80093ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093f0:	3b01      	subs	r3, #1
 80093f2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80093f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	f47f ae45 	bne.w	8009086 <arm_cfft_radix8by2_f32+0x4a>
    }

    // first col
    arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 2u);
 80093fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80093fe:	b299      	uxth	r1, r3
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	685a      	ldr	r2, [r3, #4]
 8009404:	2302      	movs	r3, #2
 8009406:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8009408:	f000 feda 	bl	800a1c0 <arm_radix8_butterfly_f32>
    // second col
    arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 2u);
 800940c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800940e:	b299      	uxth	r1, r3
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	685a      	ldr	r2, [r3, #4]
 8009414:	2302      	movs	r3, #2
 8009416:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8009418:	f000 fed2 	bl	800a1c0 <arm_radix8_butterfly_f32>
}
 800941c:	bf00      	nop
 800941e:	3780      	adds	r7, #128	; 0x80
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}

08009424 <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32( arm_cfft_instance_f32 * S, float32_t * p1) 
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b0ac      	sub	sp, #176	; 0xb0
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
 800942c:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen >> 1;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	881b      	ldrh	r3, [r3, #0]
 8009432:	085b      	lsrs	r3, r3, #1
 8009434:	b29b      	uxth	r3, r3
 8009436:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
    const float32_t *tw2, *tw3, *tw4;
    float32_t * p2 = p1 + L;
 800943a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800943e:	009b      	lsls	r3, r3, #2
 8009440:	683a      	ldr	r2, [r7, #0]
 8009442:	4413      	add	r3, r2
 8009444:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    float32_t * p3 = p2 + L;
 8009448:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800944c:	009b      	lsls	r3, r3, #2
 800944e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8009452:	4413      	add	r3, r2
 8009454:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    float32_t * p4 = p3 + L;
 8009458:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800945c:	009b      	lsls	r3, r3, #2
 800945e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8009462:	4413      	add	r3, r2
 8009464:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    float32_t t2[4], t3[4], t4[4], twR, twI;
    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
    float32_t m0, m1, m2, m3;
    uint32_t l, twMod2, twMod3, twMod4;

    pCol1 = p1;         // points to real values by default
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	67fb      	str	r3, [r7, #124]	; 0x7c
    pCol2 = p2;
 800946c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009470:	67bb      	str	r3, [r7, #120]	; 0x78
    pCol3 = p3;
 8009472:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009476:	677b      	str	r3, [r7, #116]	; 0x74
    pCol4 = p4;
 8009478:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800947c:	673b      	str	r3, [r7, #112]	; 0x70
    pEnd1 = p2 - 1;     // points to imaginary values by default
 800947e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009482:	3b04      	subs	r3, #4
 8009484:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    pEnd2 = p3 - 1;
 8009488:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800948c:	3b04      	subs	r3, #4
 800948e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    pEnd3 = p4 - 1;
 8009492:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009496:	3b04      	subs	r3, #4
 8009498:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    pEnd4 = pEnd3 + L;
 800949c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80094a0:	009b      	lsls	r3, r3, #2
 80094a2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80094a6:	4413      	add	r3, r2
 80094a8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	685b      	ldr	r3, [r3, #4]
 80094b0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80094b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80094b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80094bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80094c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

    L >>= 1;
 80094c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80094c8:	085b      	lsrs	r3, r3, #1
 80094ca:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

    // do four dot Fourier transform

    twMod2 = 2;
 80094ce:	2302      	movs	r3, #2
 80094d0:	66fb      	str	r3, [r7, #108]	; 0x6c
    twMod3 = 4;
 80094d2:	2304      	movs	r3, #4
 80094d4:	66bb      	str	r3, [r7, #104]	; 0x68
    twMod4 = 6;
 80094d6:	2306      	movs	r3, #6
 80094d8:	667b      	str	r3, [r7, #100]	; 0x64

    // TOP
    p1ap3_0 = p1[0] + p3[0];
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	ed93 7a00 	vldr	s14, [r3]
 80094e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80094e4:	edd3 7a00 	vldr	s15, [r3]
 80094e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80094ec:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	ed93 7a00 	vldr	s14, [r3]
 80094f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80094fa:	edd3 7a00 	vldr	s15, [r3]
 80094fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009502:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	3304      	adds	r3, #4
 800950a:	ed93 7a00 	vldr	s14, [r3]
 800950e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009512:	3304      	adds	r3, #4
 8009514:	edd3 7a00 	vldr	s15, [r3]
 8009518:	ee77 7a27 	vadd.f32	s15, s14, s15
 800951c:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	3304      	adds	r3, #4
 8009524:	ed93 7a00 	vldr	s14, [r3]
 8009528:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800952c:	3304      	adds	r3, #4
 800952e:	edd3 7a00 	vldr	s15, [r3]
 8009532:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009536:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // col 2
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 800953a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800953e:	3304      	adds	r3, #4
 8009540:	ed93 7a00 	vldr	s14, [r3]
 8009544:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8009548:	ee37 7a27 	vadd.f32	s14, s14, s15
 800954c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009550:	3304      	adds	r3, #4
 8009552:	edd3 7a00 	vldr	s15, [r3]
 8009556:	ee77 7a67 	vsub.f32	s15, s14, s15
 800955a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800955e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009562:	edd3 7a00 	vldr	s15, [r3]
 8009566:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800956a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800956e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009572:	edd3 7a00 	vldr	s15, [r3]
 8009576:	ee77 7a27 	vadd.f32	s15, s14, s15
 800957a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    // col 3
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 800957e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009582:	edd3 7a00 	vldr	s15, [r3]
 8009586:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800958a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800958e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009592:	edd3 7a00 	vldr	s15, [r3]
 8009596:	ee77 7a67 	vsub.f32	s15, s14, s15
 800959a:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 800959e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80095a2:	3304      	adds	r3, #4
 80095a4:	edd3 7a00 	vldr	s15, [r3]
 80095a8:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80095ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80095b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80095b4:	3304      	adds	r3, #4
 80095b6:	edd3 7a00 	vldr	s15, [r3]
 80095ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80095be:	edc7 7a08 	vstr	s15, [r7, #32]
    // col 4
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 80095c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80095c6:	3304      	adds	r3, #4
 80095c8:	edd3 7a00 	vldr	s15, [r3]
 80095cc:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80095d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80095d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80095d8:	3304      	adds	r3, #4
 80095da:	edd3 7a00 	vldr	s15, [r3]
 80095de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095e2:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 80095e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80095ea:	ed93 7a00 	vldr	s14, [r3]
 80095ee:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80095f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80095f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80095fa:	edd3 7a00 	vldr	s15, [r3]
 80095fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009602:	edc7 7a04 	vstr	s15, [r7, #16]
    // col 1
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8009606:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800960a:	ed93 7a00 	vldr	s14, [r3]
 800960e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8009612:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009616:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800961a:	edd3 7a00 	vldr	s15, [r3]
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	1d1a      	adds	r2, r3, #4
 8009622:	603a      	str	r2, [r7, #0]
 8009624:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009628:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 800962c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009630:	3304      	adds	r3, #4
 8009632:	ed93 7a00 	vldr	s14, [r3]
 8009636:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800963a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800963e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009642:	3304      	adds	r3, #4
 8009644:	edd3 7a00 	vldr	s15, [r3]
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	1d1a      	adds	r2, r3, #4
 800964c:	603a      	str	r2, [r7, #0]
 800964e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009652:	edc3 7a00 	vstr	s15, [r3]

    // Twiddle factors are ones
    *p2++ = t2[0];
 8009656:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800965a:	1d1a      	adds	r2, r3, #4
 800965c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8009660:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009662:	601a      	str	r2, [r3, #0]
    *p2++ = t2[1];
 8009664:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009668:	1d1a      	adds	r2, r3, #4
 800966a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800966e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009670:	601a      	str	r2, [r3, #0]
    *p3++ = t3[0];
 8009672:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009676:	1d1a      	adds	r2, r3, #4
 8009678:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800967c:	69fa      	ldr	r2, [r7, #28]
 800967e:	601a      	str	r2, [r3, #0]
    *p3++ = t3[1];
 8009680:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009684:	1d1a      	adds	r2, r3, #4
 8009686:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800968a:	6a3a      	ldr	r2, [r7, #32]
 800968c:	601a      	str	r2, [r3, #0]
    *p4++ = t4[0];
 800968e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009692:	1d1a      	adds	r2, r3, #4
 8009694:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8009698:	68fa      	ldr	r2, [r7, #12]
 800969a:	601a      	str	r2, [r3, #0]
    *p4++ = t4[1];
 800969c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80096a0:	1d1a      	adds	r2, r3, #4
 80096a2:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80096a6:	693a      	ldr	r2, [r7, #16]
 80096a8:	601a      	str	r2, [r3, #0]

    tw2 += twMod2;
 80096aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80096b2:	4413      	add	r3, r2
 80096b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    tw3 += twMod3;
 80096b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80096ba:	009b      	lsls	r3, r3, #2
 80096bc:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80096c0:	4413      	add	r3, r2
 80096c2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    tw4 += twMod4;
 80096c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80096c8:	009b      	lsls	r3, r3, #2
 80096ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80096ce:	4413      	add	r3, r2
 80096d0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    for (l = (L - 2) >> 1; l > 0; l-- ) 
 80096d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80096d8:	3b02      	subs	r3, #2
 80096da:	085b      	lsrs	r3, r3, #1
 80096dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80096e0:	e31a      	b.n	8009d18 <arm_cfft_radix8by4_f32+0x8f4>
    {
        // TOP
        p1ap3_0 = p1[0] + p3[0];
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	ed93 7a00 	vldr	s14, [r3]
 80096e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80096ec:	edd3 7a00 	vldr	s15, [r3]
 80096f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80096f4:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
        p1sp3_0 = p1[0] - p3[0];
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	ed93 7a00 	vldr	s14, [r3]
 80096fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009702:	edd3 7a00 	vldr	s15, [r3]
 8009706:	ee77 7a67 	vsub.f32	s15, s14, s15
 800970a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
        p1ap3_1 = p1[1] + p3[1];
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	3304      	adds	r3, #4
 8009712:	ed93 7a00 	vldr	s14, [r3]
 8009716:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800971a:	3304      	adds	r3, #4
 800971c:	edd3 7a00 	vldr	s15, [r3]
 8009720:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009724:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
        p1sp3_1 = p1[1] - p3[1];
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	3304      	adds	r3, #4
 800972c:	ed93 7a00 	vldr	s14, [r3]
 8009730:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009734:	3304      	adds	r3, #4
 8009736:	edd3 7a00 	vldr	s15, [r3]
 800973a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800973e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        // col 2
        t2[0] = p1sp3_0 + p2[1] - p4[1];
 8009742:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009746:	3304      	adds	r3, #4
 8009748:	ed93 7a00 	vldr	s14, [r3]
 800974c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8009750:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009754:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009758:	3304      	adds	r3, #4
 800975a:	edd3 7a00 	vldr	s15, [r3]
 800975e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009762:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        t2[1] = p1sp3_1 - p2[0] + p4[0];
 8009766:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800976a:	edd3 7a00 	vldr	s15, [r3]
 800976e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8009772:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009776:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800977a:	edd3 7a00 	vldr	s15, [r3]
 800977e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009782:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        // col 3
        t3[0] = p1ap3_0 - p2[0] - p4[0];
 8009786:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800978a:	edd3 7a00 	vldr	s15, [r3]
 800978e:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8009792:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009796:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800979a:	edd3 7a00 	vldr	s15, [r3]
 800979e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80097a2:	edc7 7a07 	vstr	s15, [r7, #28]
        t3[1] = p1ap3_1 - p2[1] - p4[1];
 80097a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80097aa:	3304      	adds	r3, #4
 80097ac:	edd3 7a00 	vldr	s15, [r3]
 80097b0:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80097b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80097b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80097bc:	3304      	adds	r3, #4
 80097be:	edd3 7a00 	vldr	s15, [r3]
 80097c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80097c6:	edc7 7a08 	vstr	s15, [r7, #32]
        // col 4
        t4[0] = p1sp3_0 - p2[1] + p4[1];
 80097ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80097ce:	3304      	adds	r3, #4
 80097d0:	edd3 7a00 	vldr	s15, [r3]
 80097d4:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80097d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80097dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80097e0:	3304      	adds	r3, #4
 80097e2:	edd3 7a00 	vldr	s15, [r3]
 80097e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80097ea:	edc7 7a03 	vstr	s15, [r7, #12]
        t4[1] = p1sp3_1 + p2[0] - p4[0];
 80097ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80097f2:	ed93 7a00 	vldr	s14, [r3]
 80097f6:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80097fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80097fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009802:	edd3 7a00 	vldr	s15, [r3]
 8009806:	ee77 7a67 	vsub.f32	s15, s14, s15
 800980a:	edc7 7a04 	vstr	s15, [r7, #16]
        // col 1 - top
        *p1++ = p1ap3_0 + p2[0] + p4[0];
 800980e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009812:	ed93 7a00 	vldr	s14, [r3]
 8009816:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800981a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800981e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009822:	edd3 7a00 	vldr	s15, [r3]
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	1d1a      	adds	r2, r3, #4
 800982a:	603a      	str	r2, [r7, #0]
 800982c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009830:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = p1ap3_1 + p2[1] + p4[1];
 8009834:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009838:	3304      	adds	r3, #4
 800983a:	ed93 7a00 	vldr	s14, [r3]
 800983e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8009842:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009846:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800984a:	3304      	adds	r3, #4
 800984c:	edd3 7a00 	vldr	s15, [r3]
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	1d1a      	adds	r2, r3, #4
 8009854:	603a      	str	r2, [r7, #0]
 8009856:	ee77 7a27 	vadd.f32	s15, s14, s15
 800985a:	edc3 7a00 	vstr	s15, [r3]

        // BOTTOM
        p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 800985e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009862:	3b04      	subs	r3, #4
 8009864:	ed93 7a00 	vldr	s14, [r3]
 8009868:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800986c:	3b04      	subs	r3, #4
 800986e:	edd3 7a00 	vldr	s15, [r3]
 8009872:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009876:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
        p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 800987a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800987e:	3b04      	subs	r3, #4
 8009880:	ed93 7a00 	vldr	s14, [r3]
 8009884:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009888:	3b04      	subs	r3, #4
 800988a:	edd3 7a00 	vldr	s15, [r3]
 800988e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009892:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        p1ap3_0 = pEnd1[0] + pEnd3[0];
 8009896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800989a:	ed93 7a00 	vldr	s14, [r3]
 800989e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80098a2:	edd3 7a00 	vldr	s15, [r3]
 80098a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80098aa:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
        p1sp3_0 = pEnd1[0] - pEnd3[0];
 80098ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80098b2:	ed93 7a00 	vldr	s14, [r3]
 80098b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80098ba:	edd3 7a00 	vldr	s15, [r3]
 80098be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80098c2:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
        // col 2
        t2[2] = pEnd2[0]  - pEnd4[0] + p1sp3_1;
 80098c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80098ca:	ed93 7a00 	vldr	s14, [r3]
 80098ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80098d2:	edd3 7a00 	vldr	s15, [r3]
 80098d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80098da:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80098de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80098e2:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
        t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 80098e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80098ea:	ed93 7a00 	vldr	s14, [r3]
 80098ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80098f2:	edd3 7a00 	vldr	s15, [r3]
 80098f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80098fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80098fe:	3b04      	subs	r3, #4
 8009900:	edd3 7a00 	vldr	s15, [r3]
 8009904:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009908:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800990c:	3b04      	subs	r3, #4
 800990e:	edd3 7a00 	vldr	s15, [r3]
 8009912:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009916:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
        // col 3
        t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 800991a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800991e:	3b04      	subs	r3, #4
 8009920:	edd3 7a00 	vldr	s15, [r3]
 8009924:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8009928:	ee37 7a67 	vsub.f32	s14, s14, s15
 800992c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009930:	3b04      	subs	r3, #4
 8009932:	edd3 7a00 	vldr	s15, [r3]
 8009936:	ee77 7a67 	vsub.f32	s15, s14, s15
 800993a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
        t3[3] = p1ap3_0 - pEnd2[0]  - pEnd4[0];
 800993e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009942:	edd3 7a00 	vldr	s15, [r3]
 8009946:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800994a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800994e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009952:	edd3 7a00 	vldr	s15, [r3]
 8009956:	ee77 7a67 	vsub.f32	s15, s14, s15
 800995a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        // col 4
        t4[2] = pEnd2[0]  - pEnd4[0]  - p1sp3_1;
 800995e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009962:	ed93 7a00 	vldr	s14, [r3]
 8009966:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800996a:	edd3 7a00 	vldr	s15, [r3]
 800996e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009972:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8009976:	ee77 7a67 	vsub.f32	s15, s14, s15
 800997a:	edc7 7a05 	vstr	s15, [r7, #20]
        t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 800997e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009982:	3b04      	subs	r3, #4
 8009984:	ed93 7a00 	vldr	s14, [r3]
 8009988:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800998c:	3b04      	subs	r3, #4
 800998e:	edd3 7a00 	vldr	s15, [r3]
 8009992:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009996:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800999a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800999e:	edc7 7a06 	vstr	s15, [r7, #24]
        // col 1 - Bottom
        *pEnd1-- = p1ap3_0 + pEnd2[0] + pEnd4[0];
 80099a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80099a6:	ed93 7a00 	vldr	s14, [r3]
 80099aa:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80099ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80099b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80099b6:	edd3 7a00 	vldr	s15, [r3]
 80099ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80099be:	1f1a      	subs	r2, r3, #4
 80099c0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80099c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80099c8:	edc3 7a00 	vstr	s15, [r3]
        *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 80099cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80099d0:	3b04      	subs	r3, #4
 80099d2:	ed93 7a00 	vldr	s14, [r3]
 80099d6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80099da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80099de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80099e2:	3b04      	subs	r3, #4
 80099e4:	edd3 7a00 	vldr	s15, [r3]
 80099e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80099ec:	1f1a      	subs	r2, r3, #4
 80099ee:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80099f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80099f6:	edc3 7a00 	vstr	s15, [r3]

        // COL 2
        // read twiddle factors
        twR = *tw2++;
 80099fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80099fe:	1d1a      	adds	r2, r3, #4
 8009a00:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	653b      	str	r3, [r7, #80]	; 0x50
        twI = *tw2++;
 8009a08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009a0c:	1d1a      	adds	r2, r3, #4
 8009a0e:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	64fb      	str	r3, [r7, #76]	; 0x4c
        // multiply by twiddle factors
        //  let    Z1 = a + i(b),   Z2 = c + i(d)
        //   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d)
        
        // Top
        m0 = t2[0] * twR;
 8009a16:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009a1a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a22:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t2[1] * twI;
 8009a26:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8009a2a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a32:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t2[1] * twR;
 8009a36:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8009a3a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009a3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a42:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t2[0] * twI;
 8009a46:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009a4a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a52:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *p2++ = m0 + m1;
 8009a56:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009a5a:	1d1a      	adds	r2, r3, #4
 8009a5c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8009a60:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009a64:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009a68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009a6c:	edc3 7a00 	vstr	s15, [r3]
        *p2++ = m2 - m3;
 8009a70:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009a74:	1d1a      	adds	r2, r3, #4
 8009a76:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8009a7a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009a7e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009a82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009a86:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 2
        // 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i
        // Bottom
        m0 = t2[3] * twI;
 8009a8a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8009a8e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009a92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a96:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t2[2] * twR;
 8009a9a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8009a9e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009aa6:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t2[2] * twI;
 8009aaa:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8009aae:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ab6:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t2[3] * twR;
 8009aba:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8009abe:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ac6:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *pEnd2-- = m0 - m1;
 8009aca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009ace:	1f1a      	subs	r2, r3, #4
 8009ad0:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009ad4:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009ad8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009adc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009ae0:	edc3 7a00 	vstr	s15, [r3]
        *pEnd2-- = m2 + m3;
 8009ae4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009ae8:	1f1a      	subs	r2, r3, #4
 8009aea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009aee:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009af2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009af6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009afa:	edc3 7a00 	vstr	s15, [r3]

        // COL 3
        twR = tw3[0];
 8009afe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	653b      	str	r3, [r7, #80]	; 0x50
        twI = tw3[1];
 8009b06:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	64fb      	str	r3, [r7, #76]	; 0x4c
        tw3 += twMod3;
 8009b0e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8009b16:	4413      	add	r3, r2
 8009b18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        // Top
        m0 = t3[0] * twR;
 8009b1c:	edd7 7a07 	vldr	s15, [r7, #28]
 8009b20:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009b24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b28:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t3[1] * twI;
 8009b2c:	edd7 7a08 	vldr	s15, [r7, #32]
 8009b30:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009b34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b38:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t3[1] * twR;
 8009b3c:	edd7 7a08 	vldr	s15, [r7, #32]
 8009b40:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009b44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b48:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t3[0] * twI;
 8009b4c:	edd7 7a07 	vldr	s15, [r7, #28]
 8009b50:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009b54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b58:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *p3++ = m0 + m1;
 8009b5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009b60:	1d1a      	adds	r2, r3, #4
 8009b62:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009b66:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009b6a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009b6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009b72:	edc3 7a00 	vstr	s15, [r3]
        *p3++ = m2 - m3;
 8009b76:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009b7a:	1d1a      	adds	r2, r3, #4
 8009b7c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009b80:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009b84:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009b88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009b8c:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 3
        // 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i
        // Bottom
        m0 = -t3[3] * twR;
 8009b90:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8009b94:	eef1 7a67 	vneg.f32	s15, s15
 8009b98:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009b9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ba0:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t3[2] * twI;
 8009ba4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009ba8:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009bac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bb0:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t3[2] * twR;
 8009bb4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009bb8:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009bbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bc0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t3[3] * twI;
 8009bc4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8009bc8:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009bcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bd0:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *pEnd3-- = m0 - m1;
 8009bd4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009bd8:	1f1a      	subs	r2, r3, #4
 8009bda:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009bde:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009be2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009be6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009bea:	edc3 7a00 	vstr	s15, [r3]
        *pEnd3-- = m3 - m2;
 8009bee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009bf2:	1f1a      	subs	r2, r3, #4
 8009bf4:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009bf8:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8009bfc:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8009c00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009c04:	edc3 7a00 	vstr	s15, [r3]
        
        // COL 4
        twR = tw4[0];
 8009c08:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	653b      	str	r3, [r7, #80]	; 0x50
        twI = tw4[1];
 8009c10:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009c14:	685b      	ldr	r3, [r3, #4]
 8009c16:	64fb      	str	r3, [r7, #76]	; 0x4c
        tw4 += twMod4;
 8009c18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009c1a:	009b      	lsls	r3, r3, #2
 8009c1c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009c20:	4413      	add	r3, r2
 8009c22:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        // Top
        m0 = t4[0] * twR;
 8009c26:	edd7 7a03 	vldr	s15, [r7, #12]
 8009c2a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009c2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c32:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t4[1] * twI;
 8009c36:	edd7 7a04 	vldr	s15, [r7, #16]
 8009c3a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009c3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c42:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t4[1] * twR;
 8009c46:	edd7 7a04 	vldr	s15, [r7, #16]
 8009c4a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c52:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t4[0] * twI;
 8009c56:	edd7 7a03 	vldr	s15, [r7, #12]
 8009c5a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c62:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *p4++ = m0 + m1;
 8009c66:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009c6a:	1d1a      	adds	r2, r3, #4
 8009c6c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8009c70:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009c74:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009c78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009c7c:	edc3 7a00 	vstr	s15, [r3]
        *p4++ = m2 - m3;
 8009c80:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009c84:	1d1a      	adds	r2, r3, #4
 8009c86:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8009c8a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009c8e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009c92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009c96:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 4
        // 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i
        // Bottom
        m0 = t4[3] * twI;
 8009c9a:	edd7 7a06 	vldr	s15, [r7, #24]
 8009c9e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ca6:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t4[2] * twR;
 8009caa:	edd7 7a05 	vldr	s15, [r7, #20]
 8009cae:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cb6:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t4[2] * twI;
 8009cba:	edd7 7a05 	vldr	s15, [r7, #20]
 8009cbe:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cc6:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t4[3] * twR;
 8009cca:	edd7 7a06 	vldr	s15, [r7, #24]
 8009cce:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cd6:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *pEnd4-- = m0 - m1;
 8009cda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009cde:	1f1a      	subs	r2, r3, #4
 8009ce0:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8009ce4:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009ce8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009cec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009cf0:	edc3 7a00 	vstr	s15, [r3]
        *pEnd4-- = m2 + m3;
 8009cf4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009cf8:	1f1a      	subs	r2, r3, #4
 8009cfa:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8009cfe:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009d02:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009d06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d0a:	edc3 7a00 	vstr	s15, [r3]
    for (l = (L - 2) >> 1; l > 0; l-- ) 
 8009d0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d12:	3b01      	subs	r3, #1
 8009d14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009d18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	f47f ace0 	bne.w	80096e2 <arm_cfft_radix8by4_f32+0x2be>
    }

    //MIDDLE
    // Twiddle factors are 
    //  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i
    p1ap3_0 = p1[0] + p3[0];
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	ed93 7a00 	vldr	s14, [r3]
 8009d28:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d2c:	edd3 7a00 	vldr	s15, [r3]
 8009d30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d34:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	ed93 7a00 	vldr	s14, [r3]
 8009d3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d42:	edd3 7a00 	vldr	s15, [r3]
 8009d46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009d4a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	3304      	adds	r3, #4
 8009d52:	ed93 7a00 	vldr	s14, [r3]
 8009d56:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d5a:	3304      	adds	r3, #4
 8009d5c:	edd3 7a00 	vldr	s15, [r3]
 8009d60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d64:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	3304      	adds	r3, #4
 8009d6c:	ed93 7a00 	vldr	s14, [r3]
 8009d70:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d74:	3304      	adds	r3, #4
 8009d76:	edd3 7a00 	vldr	s15, [r3]
 8009d7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009d7e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // col 2
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8009d82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009d86:	3304      	adds	r3, #4
 8009d88:	ed93 7a00 	vldr	s14, [r3]
 8009d8c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8009d90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009d94:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d98:	3304      	adds	r3, #4
 8009d9a:	edd3 7a00 	vldr	s15, [r3]
 8009d9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009da2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8009da6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009daa:	edd3 7a00 	vldr	s15, [r3]
 8009dae:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8009db2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009db6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009dba:	edd3 7a00 	vldr	s15, [r3]
 8009dbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009dc2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    // col 3
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8009dc6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009dca:	edd3 7a00 	vldr	s15, [r3]
 8009dce:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8009dd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009dd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009dda:	edd3 7a00 	vldr	s15, [r3]
 8009dde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009de2:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8009de6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009dea:	3304      	adds	r3, #4
 8009dec:	edd3 7a00 	vldr	s15, [r3]
 8009df0:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8009df4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009df8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009dfc:	3304      	adds	r3, #4
 8009dfe:	edd3 7a00 	vldr	s15, [r3]
 8009e02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e06:	edc7 7a08 	vstr	s15, [r7, #32]
    // col 4
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8009e0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009e0e:	3304      	adds	r3, #4
 8009e10:	edd3 7a00 	vldr	s15, [r3]
 8009e14:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8009e18:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009e1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009e20:	3304      	adds	r3, #4
 8009e22:	edd3 7a00 	vldr	s15, [r3]
 8009e26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e2a:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8009e2e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009e32:	ed93 7a00 	vldr	s14, [r3]
 8009e36:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8009e3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009e3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009e42:	edd3 7a00 	vldr	s15, [r3]
 8009e46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e4a:	edc7 7a04 	vstr	s15, [r7, #16]
    // col 1 - Top
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8009e4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009e52:	ed93 7a00 	vldr	s14, [r3]
 8009e56:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8009e5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009e5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009e62:	edd3 7a00 	vldr	s15, [r3]
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	1d1a      	adds	r2, r3, #4
 8009e6a:	603a      	str	r2, [r7, #0]
 8009e6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e70:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8009e74:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009e78:	3304      	adds	r3, #4
 8009e7a:	ed93 7a00 	vldr	s14, [r3]
 8009e7e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8009e82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009e86:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009e8a:	3304      	adds	r3, #4
 8009e8c:	edd3 7a00 	vldr	s15, [r3]
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	1d1a      	adds	r2, r3, #4
 8009e94:	603a      	str	r2, [r7, #0]
 8009e96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e9a:	edc3 7a00 	vstr	s15, [r3]

    // COL 2
    twR = tw2[0];
 8009e9e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw2[1];
 8009ea6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009eaa:	685b      	ldr	r3, [r3, #4]
 8009eac:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t2[0] * twR;
 8009eae:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009eb2:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eba:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t2[1] * twI;
 8009ebe:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8009ec2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eca:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t2[1] * twR;
 8009ece:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8009ed2:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009ed6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eda:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t2[0] * twI;
 8009ede:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009ee2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009ee6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eea:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p2++ = m0 + m1;
 8009eee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009ef2:	1d1a      	adds	r2, r3, #4
 8009ef4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8009ef8:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009efc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009f00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009f04:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 8009f08:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009f0c:	1d1a      	adds	r2, r3, #4
 8009f0e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8009f12:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009f16:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009f1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f1e:	edc3 7a00 	vstr	s15, [r3]
    // COL 3
    twR = tw3[0];
 8009f22:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw3[1];
 8009f2a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t3[0] * twR;
 8009f32:	edd7 7a07 	vldr	s15, [r7, #28]
 8009f36:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009f3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f3e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t3[1] * twI;
 8009f42:	edd7 7a08 	vldr	s15, [r7, #32]
 8009f46:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f4e:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t3[1] * twR;
 8009f52:	edd7 7a08 	vldr	s15, [r7, #32]
 8009f56:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f5e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t3[0] * twI;
 8009f62:	edd7 7a07 	vldr	s15, [r7, #28]
 8009f66:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f6e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p3++ = m0 + m1;
 8009f72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009f76:	1d1a      	adds	r2, r3, #4
 8009f78:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009f7c:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009f80:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009f84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009f88:	edc3 7a00 	vstr	s15, [r3]
    *p3++ = m2 - m3;
 8009f8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009f90:	1d1a      	adds	r2, r3, #4
 8009f92:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009f96:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009f9a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009f9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009fa2:	edc3 7a00 	vstr	s15, [r3]
    // COL 4
    twR = tw4[0];
 8009fa6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw4[1];
 8009fae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009fb2:	685b      	ldr	r3, [r3, #4]
 8009fb4:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t4[0] * twR;
 8009fb6:	edd7 7a03 	vldr	s15, [r7, #12]
 8009fba:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fc2:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t4[1] * twI;
 8009fc6:	edd7 7a04 	vldr	s15, [r7, #16]
 8009fca:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009fce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fd2:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t4[1] * twR;
 8009fd6:	edd7 7a04 	vldr	s15, [r7, #16]
 8009fda:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fe2:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t4[0] * twI;
 8009fe6:	edd7 7a03 	vldr	s15, [r7, #12]
 8009fea:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009fee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ff2:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p4++ = m0 + m1;
 8009ff6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009ffa:	1d1a      	adds	r2, r3, #4
 8009ffc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800a000:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800a004:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800a008:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a00c:	edc3 7a00 	vstr	s15, [r3]
    *p4++ = m2 - m3;
 800a010:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a014:	1d1a      	adds	r2, r3, #4
 800a016:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800a01a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800a01e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800a022:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a026:	edc3 7a00 	vstr	s15, [r3]

    // first col
    arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 4u);
 800a02a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a02e:	b299      	uxth	r1, r3
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	685a      	ldr	r2, [r3, #4]
 800a034:	2304      	movs	r3, #4
 800a036:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800a038:	f000 f8c2 	bl	800a1c0 <arm_radix8_butterfly_f32>
    // second col
    arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 4u);
 800a03c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a040:	b299      	uxth	r1, r3
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	685a      	ldr	r2, [r3, #4]
 800a046:	2304      	movs	r3, #4
 800a048:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800a04a:	f000 f8b9 	bl	800a1c0 <arm_radix8_butterfly_f32>
    // third col
    arm_radix8_butterfly_f32( pCol3, L, (float32_t *) S->pTwiddle, 4u);
 800a04e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a052:	b299      	uxth	r1, r3
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	685a      	ldr	r2, [r3, #4]
 800a058:	2304      	movs	r3, #4
 800a05a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800a05c:	f000 f8b0 	bl	800a1c0 <arm_radix8_butterfly_f32>
    // fourth col
    arm_radix8_butterfly_f32( pCol4, L, (float32_t *) S->pTwiddle, 4u);
 800a060:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a064:	b299      	uxth	r1, r3
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	685a      	ldr	r2, [r3, #4]
 800a06a:	2304      	movs	r3, #4
 800a06c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800a06e:	f000 f8a7 	bl	800a1c0 <arm_radix8_butterfly_f32>
}
 800a072:	bf00      	nop
 800a074:	37b0      	adds	r7, #176	; 0xb0
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}

0800a07a <arm_cfft_f32>:
void arm_cfft_f32( 
    const arm_cfft_instance_f32 * S, 
    float32_t * p1,
    uint8_t ifftFlag,
    uint8_t bitReverseFlag)
{
 800a07a:	b580      	push	{r7, lr}
 800a07c:	b088      	sub	sp, #32
 800a07e:	af00      	add	r7, sp, #0
 800a080:	60f8      	str	r0, [r7, #12]
 800a082:	60b9      	str	r1, [r7, #8]
 800a084:	4611      	mov	r1, r2
 800a086:	461a      	mov	r2, r3
 800a088:	460b      	mov	r3, r1
 800a08a:	71fb      	strb	r3, [r7, #7]
 800a08c:	4613      	mov	r3, r2
 800a08e:	71bb      	strb	r3, [r7, #6]
    uint32_t  L = S->fftLen, l;
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	881b      	ldrh	r3, [r3, #0]
 800a094:	617b      	str	r3, [r7, #20]
    float32_t invL, * pSrc;

    if(ifftFlag == 1u)
 800a096:	79fb      	ldrb	r3, [r7, #7]
 800a098:	2b01      	cmp	r3, #1
 800a09a:	d117      	bne.n	800a0cc <arm_cfft_f32+0x52>
    {
        /*  Conjugate input data  */
        pSrc = p1 + 1;
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	3304      	adds	r3, #4
 800a0a0:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	61fb      	str	r3, [r7, #28]
 800a0a6:	e00d      	b.n	800a0c4 <arm_cfft_f32+0x4a>
        {
            *pSrc = -*pSrc;
 800a0a8:	69bb      	ldr	r3, [r7, #24]
 800a0aa:	edd3 7a00 	vldr	s15, [r3]
 800a0ae:	eef1 7a67 	vneg.f32	s15, s15
 800a0b2:	69bb      	ldr	r3, [r7, #24]
 800a0b4:	edc3 7a00 	vstr	s15, [r3]
            pSrc += 2;
 800a0b8:	69bb      	ldr	r3, [r7, #24]
 800a0ba:	3308      	adds	r3, #8
 800a0bc:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 800a0be:	69fb      	ldr	r3, [r7, #28]
 800a0c0:	3301      	adds	r3, #1
 800a0c2:	61fb      	str	r3, [r7, #28]
 800a0c4:	69fa      	ldr	r2, [r7, #28]
 800a0c6:	697b      	ldr	r3, [r7, #20]
 800a0c8:	429a      	cmp	r2, r3
 800a0ca:	d3ed      	bcc.n	800a0a8 <arm_cfft_f32+0x2e>
        }
    }

    switch (L) 
 800a0cc:	697b      	ldr	r3, [r7, #20]
 800a0ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a0d2:	d024      	beq.n	800a11e <arm_cfft_f32+0xa4>
 800a0d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a0d8:	d80b      	bhi.n	800a0f2 <arm_cfft_f32+0x78>
 800a0da:	2b20      	cmp	r3, #32
 800a0dc:	d01f      	beq.n	800a11e <arm_cfft_f32+0xa4>
 800a0de:	2b20      	cmp	r3, #32
 800a0e0:	d802      	bhi.n	800a0e8 <arm_cfft_f32+0x6e>
 800a0e2:	2b10      	cmp	r3, #16
 800a0e4:	d016      	beq.n	800a114 <arm_cfft_f32+0x9a>
 800a0e6:	e028      	b.n	800a13a <arm_cfft_f32+0xc0>
 800a0e8:	2b40      	cmp	r3, #64	; 0x40
 800a0ea:	d01d      	beq.n	800a128 <arm_cfft_f32+0xae>
 800a0ec:	2b80      	cmp	r3, #128	; 0x80
 800a0ee:	d011      	beq.n	800a114 <arm_cfft_f32+0x9a>
 800a0f0:	e023      	b.n	800a13a <arm_cfft_f32+0xc0>
 800a0f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a0f6:	d00d      	beq.n	800a114 <arm_cfft_f32+0x9a>
 800a0f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a0fc:	d803      	bhi.n	800a106 <arm_cfft_f32+0x8c>
 800a0fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a102:	d011      	beq.n	800a128 <arm_cfft_f32+0xae>
 800a104:	e019      	b.n	800a13a <arm_cfft_f32+0xc0>
 800a106:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a10a:	d008      	beq.n	800a11e <arm_cfft_f32+0xa4>
 800a10c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a110:	d00a      	beq.n	800a128 <arm_cfft_f32+0xae>
 800a112:	e012      	b.n	800a13a <arm_cfft_f32+0xc0>
    {
    case 16: 
    case 128:
    case 1024:
        arm_cfft_radix8by2_f32  ( (arm_cfft_instance_f32 *) S, p1);
 800a114:	68b9      	ldr	r1, [r7, #8]
 800a116:	68f8      	ldr	r0, [r7, #12]
 800a118:	f7fe ff90 	bl	800903c <arm_cfft_radix8by2_f32>
        break;
 800a11c:	e00d      	b.n	800a13a <arm_cfft_f32+0xc0>
    case 32:
    case 256:
    case 2048:
        arm_cfft_radix8by4_f32  ( (arm_cfft_instance_f32 *) S, p1);
 800a11e:	68b9      	ldr	r1, [r7, #8]
 800a120:	68f8      	ldr	r0, [r7, #12]
 800a122:	f7ff f97f 	bl	8009424 <arm_cfft_radix8by4_f32>
        break;
 800a126:	e008      	b.n	800a13a <arm_cfft_f32+0xc0>
    case 64:
    case 512:
    case 4096:
        arm_radix8_butterfly_f32( p1, L, (float32_t *) S->pTwiddle, 1);
 800a128:	697b      	ldr	r3, [r7, #20]
 800a12a:	b299      	uxth	r1, r3
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	685a      	ldr	r2, [r3, #4]
 800a130:	2301      	movs	r3, #1
 800a132:	68b8      	ldr	r0, [r7, #8]
 800a134:	f000 f844 	bl	800a1c0 <arm_radix8_butterfly_f32>
        break;
 800a138:	bf00      	nop
    }  

    if( bitReverseFlag )
 800a13a:	79bb      	ldrb	r3, [r7, #6]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d007      	beq.n	800a150 <arm_cfft_f32+0xd6>
        arm_bitreversal_32((uint32_t*)p1,S->bitRevLength,S->pBitRevTable);
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	8999      	ldrh	r1, [r3, #12]
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	689b      	ldr	r3, [r3, #8]
 800a148:	461a      	mov	r2, r3
 800a14a:	68b8      	ldr	r0, [r7, #8]
 800a14c:	f7fe f878 	bl	8008240 <arm_bitreversal_32>

    if(ifftFlag == 1u)
 800a150:	79fb      	ldrb	r3, [r7, #7]
 800a152:	2b01      	cmp	r3, #1
 800a154:	d130      	bne.n	800a1b8 <arm_cfft_f32+0x13e>
    {
        invL = 1.0f/(float32_t)L;
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	ee07 3a90 	vmov	s15, r3
 800a15c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a160:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a164:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a168:	edc7 7a04 	vstr	s15, [r7, #16]
        /*  Conjugate and scale output data */
        pSrc = p1;
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 800a170:	2300      	movs	r3, #0
 800a172:	61fb      	str	r3, [r7, #28]
 800a174:	e01c      	b.n	800a1b0 <arm_cfft_f32+0x136>
        {
            *pSrc++ *=   invL ;
 800a176:	69bb      	ldr	r3, [r7, #24]
 800a178:	1d1a      	adds	r2, r3, #4
 800a17a:	61ba      	str	r2, [r7, #24]
 800a17c:	ed93 7a00 	vldr	s14, [r3]
 800a180:	edd7 7a04 	vldr	s15, [r7, #16]
 800a184:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a188:	edc3 7a00 	vstr	s15, [r3]
            *pSrc  = -(*pSrc) * invL;
 800a18c:	69bb      	ldr	r3, [r7, #24]
 800a18e:	edd3 7a00 	vldr	s15, [r3]
 800a192:	eeb1 7a67 	vneg.f32	s14, s15
 800a196:	edd7 7a04 	vldr	s15, [r7, #16]
 800a19a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a19e:	69bb      	ldr	r3, [r7, #24]
 800a1a0:	edc3 7a00 	vstr	s15, [r3]
            pSrc++;
 800a1a4:	69bb      	ldr	r3, [r7, #24]
 800a1a6:	3304      	adds	r3, #4
 800a1a8:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 800a1aa:	69fb      	ldr	r3, [r7, #28]
 800a1ac:	3301      	adds	r3, #1
 800a1ae:	61fb      	str	r3, [r7, #28]
 800a1b0:	69fa      	ldr	r2, [r7, #28]
 800a1b2:	697b      	ldr	r3, [r7, #20]
 800a1b4:	429a      	cmp	r2, r3
 800a1b6:	d3de      	bcc.n	800a176 <arm_cfft_f32+0xfc>
        }
    }
}
 800a1b8:	bf00      	nop
 800a1ba:	3720      	adds	r7, #32
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	bd80      	pop	{r7, pc}

0800a1c0 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
float32_t * pSrc,
uint16_t fftLen,
const float32_t * pCoef,
uint16_t twidCoefModifier)
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b0bd      	sub	sp, #244	; 0xf4
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	60f8      	str	r0, [r7, #12]
 800a1c8:	607a      	str	r2, [r7, #4]
 800a1ca:	461a      	mov	r2, r3
 800a1cc:	460b      	mov	r3, r1
 800a1ce:	817b      	strh	r3, [r7, #10]
 800a1d0:	4613      	mov	r3, r2
 800a1d2:	813b      	strh	r3, [r7, #8]
   float32_t t1, t2;
   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;
 800a1d4:	4b09      	ldr	r3, [pc, #36]	; (800a1fc <arm_radix8_butterfly_f32+0x3c>)
 800a1d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

   n2 = fftLen;
 800a1da:	897b      	ldrh	r3, [r7, #10]
 800a1dc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   
   do 
   {
      n1 = n2;
 800a1e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      n2 = n2 >> 3;
 800a1e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1ec:	08db      	lsrs	r3, r3, #3
 800a1ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
      i1 = 0;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a1f8:	e002      	b.n	800a200 <arm_radix8_butterfly_f32+0x40>
 800a1fa:	bf00      	nop
 800a1fc:	3f3504f3 	.word	0x3f3504f3
      
      do
      {
         i2 = i1 + n2;
 800a200:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800a204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a208:	4413      	add	r3, r2
 800a20a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
         i3 = i2 + n2;
 800a20e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800a212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a216:	4413      	add	r3, r2
 800a218:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
         i4 = i3 + n2;
 800a21c:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a224:	4413      	add	r3, r2
 800a226:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
         i5 = i4 + n2;
 800a22a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800a22e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a232:	4413      	add	r3, r2
 800a234:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
         i6 = i5 + n2;
 800a238:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a23c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a240:	4413      	add	r3, r2
 800a242:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
         i7 = i6 + n2;
 800a246:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a24a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a24e:	4413      	add	r3, r2
 800a250:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
         i8 = i7 + n2;
 800a254:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a258:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a25c:	4413      	add	r3, r2
 800a25e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 800a262:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a266:	00db      	lsls	r3, r3, #3
 800a268:	68fa      	ldr	r2, [r7, #12]
 800a26a:	4413      	add	r3, r2
 800a26c:	ed93 7a00 	vldr	s14, [r3]
 800a270:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a274:	00db      	lsls	r3, r3, #3
 800a276:	68fa      	ldr	r2, [r7, #12]
 800a278:	4413      	add	r3, r2
 800a27a:	edd3 7a00 	vldr	s15, [r3]
 800a27e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a282:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 800a286:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a28a:	00db      	lsls	r3, r3, #3
 800a28c:	68fa      	ldr	r2, [r7, #12]
 800a28e:	4413      	add	r3, r2
 800a290:	ed93 7a00 	vldr	s14, [r3]
 800a294:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a298:	00db      	lsls	r3, r3, #3
 800a29a:	68fa      	ldr	r2, [r7, #12]
 800a29c:	4413      	add	r3, r2
 800a29e:	edd3 7a00 	vldr	s15, [r3]
 800a2a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a2a6:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 800a2aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a2ae:	00db      	lsls	r3, r3, #3
 800a2b0:	68fa      	ldr	r2, [r7, #12]
 800a2b2:	4413      	add	r3, r2
 800a2b4:	ed93 7a00 	vldr	s14, [r3]
 800a2b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a2bc:	00db      	lsls	r3, r3, #3
 800a2be:	68fa      	ldr	r2, [r7, #12]
 800a2c0:	4413      	add	r3, r2
 800a2c2:	edd3 7a00 	vldr	s15, [r3]
 800a2c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a2ca:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 800a2ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a2d2:	00db      	lsls	r3, r3, #3
 800a2d4:	68fa      	ldr	r2, [r7, #12]
 800a2d6:	4413      	add	r3, r2
 800a2d8:	ed93 7a00 	vldr	s14, [r3]
 800a2dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a2e0:	00db      	lsls	r3, r3, #3
 800a2e2:	68fa      	ldr	r2, [r7, #12]
 800a2e4:	4413      	add	r3, r2
 800a2e6:	edd3 7a00 	vldr	s15, [r3]
 800a2ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a2ee:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800a2f2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a2f6:	00db      	lsls	r3, r3, #3
 800a2f8:	68fa      	ldr	r2, [r7, #12]
 800a2fa:	4413      	add	r3, r2
 800a2fc:	ed93 7a00 	vldr	s14, [r3]
 800a300:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a304:	00db      	lsls	r3, r3, #3
 800a306:	68fa      	ldr	r2, [r7, #12]
 800a308:	4413      	add	r3, r2
 800a30a:	edd3 7a00 	vldr	s15, [r3]
 800a30e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a312:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 800a316:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a31a:	00db      	lsls	r3, r3, #3
 800a31c:	68fa      	ldr	r2, [r7, #12]
 800a31e:	4413      	add	r3, r2
 800a320:	ed93 7a00 	vldr	s14, [r3]
 800a324:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a328:	00db      	lsls	r3, r3, #3
 800a32a:	68fa      	ldr	r2, [r7, #12]
 800a32c:	4413      	add	r3, r2
 800a32e:	edd3 7a00 	vldr	s15, [r3]
 800a332:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a336:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800a33a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a33e:	00db      	lsls	r3, r3, #3
 800a340:	68fa      	ldr	r2, [r7, #12]
 800a342:	4413      	add	r3, r2
 800a344:	ed93 7a00 	vldr	s14, [r3]
 800a348:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a34c:	00db      	lsls	r3, r3, #3
 800a34e:	68fa      	ldr	r2, [r7, #12]
 800a350:	4413      	add	r3, r2
 800a352:	edd3 7a00 	vldr	s15, [r3]
 800a356:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a35a:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 800a35e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a362:	00db      	lsls	r3, r3, #3
 800a364:	68fa      	ldr	r2, [r7, #12]
 800a366:	4413      	add	r3, r2
 800a368:	ed93 7a00 	vldr	s14, [r3]
 800a36c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a370:	00db      	lsls	r3, r3, #3
 800a372:	68fa      	ldr	r2, [r7, #12]
 800a374:	4413      	add	r3, r2
 800a376:	edd3 7a00 	vldr	s15, [r3]
 800a37a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a37e:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         t1 = r1 - r3;
 800a382:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a386:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800a38a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a38e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r1 = r1 + r3;
 800a392:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a396:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800a39a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a39e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r3 = r2 - r4;
 800a3a2:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800a3a6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800a3aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a3ae:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r2 = r2 + r4;
 800a3b2:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800a3b6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800a3ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a3be:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1] = r1 + r2;   
 800a3c2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a3c6:	00db      	lsls	r3, r3, #3
 800a3c8:	68fa      	ldr	r2, [r7, #12]
 800a3ca:	4413      	add	r3, r2
 800a3cc:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a3d0:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800a3d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a3d8:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5] = r1 - r2;
 800a3dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a3e0:	00db      	lsls	r3, r3, #3
 800a3e2:	68fa      	ldr	r2, [r7, #12]
 800a3e4:	4413      	add	r3, r2
 800a3e6:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a3ea:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800a3ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a3f2:	edc3 7a00 	vstr	s15, [r3]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 800a3f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a3fa:	00db      	lsls	r3, r3, #3
 800a3fc:	3304      	adds	r3, #4
 800a3fe:	68fa      	ldr	r2, [r7, #12]
 800a400:	4413      	add	r3, r2
 800a402:	ed93 7a00 	vldr	s14, [r3]
 800a406:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a40a:	00db      	lsls	r3, r3, #3
 800a40c:	3304      	adds	r3, #4
 800a40e:	68fa      	ldr	r2, [r7, #12]
 800a410:	4413      	add	r3, r2
 800a412:	edd3 7a00 	vldr	s15, [r3]
 800a416:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a41a:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 800a41e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a422:	00db      	lsls	r3, r3, #3
 800a424:	3304      	adds	r3, #4
 800a426:	68fa      	ldr	r2, [r7, #12]
 800a428:	4413      	add	r3, r2
 800a42a:	ed93 7a00 	vldr	s14, [r3]
 800a42e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a432:	00db      	lsls	r3, r3, #3
 800a434:	3304      	adds	r3, #4
 800a436:	68fa      	ldr	r2, [r7, #12]
 800a438:	4413      	add	r3, r2
 800a43a:	edd3 7a00 	vldr	s15, [r3]
 800a43e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a442:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 800a446:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a44a:	00db      	lsls	r3, r3, #3
 800a44c:	3304      	adds	r3, #4
 800a44e:	68fa      	ldr	r2, [r7, #12]
 800a450:	4413      	add	r3, r2
 800a452:	ed93 7a00 	vldr	s14, [r3]
 800a456:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a45a:	00db      	lsls	r3, r3, #3
 800a45c:	3304      	adds	r3, #4
 800a45e:	68fa      	ldr	r2, [r7, #12]
 800a460:	4413      	add	r3, r2
 800a462:	edd3 7a00 	vldr	s15, [r3]
 800a466:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a46a:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 800a46e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a472:	00db      	lsls	r3, r3, #3
 800a474:	3304      	adds	r3, #4
 800a476:	68fa      	ldr	r2, [r7, #12]
 800a478:	4413      	add	r3, r2
 800a47a:	ed93 7a00 	vldr	s14, [r3]
 800a47e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a482:	00db      	lsls	r3, r3, #3
 800a484:	3304      	adds	r3, #4
 800a486:	68fa      	ldr	r2, [r7, #12]
 800a488:	4413      	add	r3, r2
 800a48a:	edd3 7a00 	vldr	s15, [r3]
 800a48e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a492:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 800a496:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a49a:	00db      	lsls	r3, r3, #3
 800a49c:	3304      	adds	r3, #4
 800a49e:	68fa      	ldr	r2, [r7, #12]
 800a4a0:	4413      	add	r3, r2
 800a4a2:	ed93 7a00 	vldr	s14, [r3]
 800a4a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a4aa:	00db      	lsls	r3, r3, #3
 800a4ac:	3304      	adds	r3, #4
 800a4ae:	68fa      	ldr	r2, [r7, #12]
 800a4b0:	4413      	add	r3, r2
 800a4b2:	edd3 7a00 	vldr	s15, [r3]
 800a4b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a4ba:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800a4be:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a4c2:	00db      	lsls	r3, r3, #3
 800a4c4:	3304      	adds	r3, #4
 800a4c6:	68fa      	ldr	r2, [r7, #12]
 800a4c8:	4413      	add	r3, r2
 800a4ca:	ed93 7a00 	vldr	s14, [r3]
 800a4ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a4d2:	00db      	lsls	r3, r3, #3
 800a4d4:	3304      	adds	r3, #4
 800a4d6:	68fa      	ldr	r2, [r7, #12]
 800a4d8:	4413      	add	r3, r2
 800a4da:	edd3 7a00 	vldr	s15, [r3]
 800a4de:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a4e2:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 800a4e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a4ea:	00db      	lsls	r3, r3, #3
 800a4ec:	3304      	adds	r3, #4
 800a4ee:	68fa      	ldr	r2, [r7, #12]
 800a4f0:	4413      	add	r3, r2
 800a4f2:	ed93 7a00 	vldr	s14, [r3]
 800a4f6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a4fa:	00db      	lsls	r3, r3, #3
 800a4fc:	3304      	adds	r3, #4
 800a4fe:	68fa      	ldr	r2, [r7, #12]
 800a500:	4413      	add	r3, r2
 800a502:	edd3 7a00 	vldr	s15, [r3]
 800a506:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a50a:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 800a50e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a512:	00db      	lsls	r3, r3, #3
 800a514:	3304      	adds	r3, #4
 800a516:	68fa      	ldr	r2, [r7, #12]
 800a518:	4413      	add	r3, r2
 800a51a:	ed93 7a00 	vldr	s14, [r3]
 800a51e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a522:	00db      	lsls	r3, r3, #3
 800a524:	3304      	adds	r3, #4
 800a526:	68fa      	ldr	r2, [r7, #12]
 800a528:	4413      	add	r3, r2
 800a52a:	edd3 7a00 	vldr	s15, [r3]
 800a52e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a532:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         t2 = r1 - s3;
 800a536:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a53a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800a53e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a542:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         r1 = r1 + s3;
 800a546:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a54a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800a54e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a552:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s3 = r2 - r4;
 800a556:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800a55a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800a55e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a562:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         r2 = r2 + r4;
 800a566:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800a56a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800a56e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a572:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1 + 1] = r1 + r2;
 800a576:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a57a:	00db      	lsls	r3, r3, #3
 800a57c:	3304      	adds	r3, #4
 800a57e:	68fa      	ldr	r2, [r7, #12]
 800a580:	4413      	add	r3, r2
 800a582:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a586:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800a58a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a58e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5 + 1] = r1 - r2;
 800a592:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a596:	00db      	lsls	r3, r3, #3
 800a598:	3304      	adds	r3, #4
 800a59a:	68fa      	ldr	r2, [r7, #12]
 800a59c:	4413      	add	r3, r2
 800a59e:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a5a2:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800a5a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a5aa:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3]     = t1 + s3;
 800a5ae:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a5b2:	00db      	lsls	r3, r3, #3
 800a5b4:	68fa      	ldr	r2, [r7, #12]
 800a5b6:	4413      	add	r3, r2
 800a5b8:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800a5bc:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800a5c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a5c4:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7]     = t1 - s3;
 800a5c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a5cc:	00db      	lsls	r3, r3, #3
 800a5ce:	68fa      	ldr	r2, [r7, #12]
 800a5d0:	4413      	add	r3, r2
 800a5d2:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800a5d6:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800a5da:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a5de:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3 + 1] = t2 - r3;
 800a5e2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a5e6:	00db      	lsls	r3, r3, #3
 800a5e8:	3304      	adds	r3, #4
 800a5ea:	68fa      	ldr	r2, [r7, #12]
 800a5ec:	4413      	add	r3, r2
 800a5ee:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800a5f2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800a5f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a5fa:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7 + 1] = t2 + r3;
 800a5fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a602:	00db      	lsls	r3, r3, #3
 800a604:	3304      	adds	r3, #4
 800a606:	68fa      	ldr	r2, [r7, #12]
 800a608:	4413      	add	r3, r2
 800a60a:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800a60e:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800a612:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a616:	edc3 7a00 	vstr	s15, [r3]
         r1 = (r6 - r8) * C81;
 800a61a:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800a61e:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800a622:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a626:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800a62a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a62e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r6 = (r6 + r8) * C81;
 800a632:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800a636:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800a63a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a63e:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800a642:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a646:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r2 = (s6 - s8) * C81;
 800a64a:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800a64e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a652:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a656:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800a65a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a65e:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = (s6 + s8) * C81;
 800a662:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800a666:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a66a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a66e:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800a672:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a676:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         t1 = r5 - r1;
 800a67a:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800a67e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800a682:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a686:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r5 = r5 + r1;
 800a68a:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800a68e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800a692:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a696:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r8 = r7 - r6;
 800a69a:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800a69e:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800a6a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a6a6:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         r7 = r7 + r6;
 800a6aa:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800a6ae:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800a6b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a6b6:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         t2 = s5 - r2;
 800a6ba:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800a6be:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800a6c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a6c6:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         s5 = s5 + r2;
 800a6ca:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800a6ce:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800a6d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a6d6:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         s8 = s7 - s6;
 800a6da:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800a6de:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800a6e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a6e6:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         s7 = s7 + s6;
 800a6ea:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800a6ee:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800a6f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a6f6:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         pSrc[2 * i2]     = r5 + s7;
 800a6fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a6fe:	00db      	lsls	r3, r3, #3
 800a700:	68fa      	ldr	r2, [r7, #12]
 800a702:	4413      	add	r3, r2
 800a704:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800a708:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800a70c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a710:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8]     = r5 - s7;
 800a714:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a718:	00db      	lsls	r3, r3, #3
 800a71a:	68fa      	ldr	r2, [r7, #12]
 800a71c:	4413      	add	r3, r2
 800a71e:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800a722:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800a726:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a72a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6]     = t1 + s8;
 800a72e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a732:	00db      	lsls	r3, r3, #3
 800a734:	68fa      	ldr	r2, [r7, #12]
 800a736:	4413      	add	r3, r2
 800a738:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800a73c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a740:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a744:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4]     = t1 - s8;
 800a748:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a74c:	00db      	lsls	r3, r3, #3
 800a74e:	68fa      	ldr	r2, [r7, #12]
 800a750:	4413      	add	r3, r2
 800a752:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800a756:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a75a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a75e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i2 + 1] = s5 - r7;
 800a762:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a766:	00db      	lsls	r3, r3, #3
 800a768:	3304      	adds	r3, #4
 800a76a:	68fa      	ldr	r2, [r7, #12]
 800a76c:	4413      	add	r3, r2
 800a76e:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800a772:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800a776:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a77a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8 + 1] = s5 + r7;
 800a77e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a782:	00db      	lsls	r3, r3, #3
 800a784:	3304      	adds	r3, #4
 800a786:	68fa      	ldr	r2, [r7, #12]
 800a788:	4413      	add	r3, r2
 800a78a:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800a78e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800a792:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a796:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6 + 1] = t2 - r8;
 800a79a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a79e:	00db      	lsls	r3, r3, #3
 800a7a0:	3304      	adds	r3, #4
 800a7a2:	68fa      	ldr	r2, [r7, #12]
 800a7a4:	4413      	add	r3, r2
 800a7a6:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800a7aa:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800a7ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a7b2:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4 + 1] = t2 + r8;
 800a7b6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a7ba:	00db      	lsls	r3, r3, #3
 800a7bc:	3304      	adds	r3, #4
 800a7be:	68fa      	ldr	r2, [r7, #12]
 800a7c0:	4413      	add	r3, r2
 800a7c2:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800a7c6:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800a7ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a7ce:	edc3 7a00 	vstr	s15, [r3]
         
         i1 += n1;
 800a7d2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800a7d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a7da:	4413      	add	r3, r2
 800a7dc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
      } while(i1 < fftLen);
 800a7e0:	897b      	ldrh	r3, [r7, #10]
 800a7e2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	f4ff ad0a 	bcc.w	800a200 <arm_radix8_butterfly_f32+0x40>
      
      if(n2 < 8)
 800a7ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a7f0:	2b07      	cmp	r3, #7
 800a7f2:	f240 84e3 	bls.w	800b1bc <arm_radix8_butterfly_f32+0xffc>
         break;
      
      ia1 = 0;
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
      j = 1;
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      
      do
      {      
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 800a802:	893b      	ldrh	r3, [r7, #8]
 800a804:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800a808:	4413      	add	r3, r2
 800a80a:	67fb      	str	r3, [r7, #124]	; 0x7c
         ia1 = id;
 800a80c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a80e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
         ia2 = ia1 + id;
 800a812:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800a816:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a818:	4413      	add	r3, r2
 800a81a:	67bb      	str	r3, [r7, #120]	; 0x78
         ia3 = ia2 + id;
 800a81c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a81e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a820:	4413      	add	r3, r2
 800a822:	677b      	str	r3, [r7, #116]	; 0x74
         ia4 = ia3 + id;
 800a824:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a826:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a828:	4413      	add	r3, r2
 800a82a:	673b      	str	r3, [r7, #112]	; 0x70
         ia5 = ia4 + id;
 800a82c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800a82e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a830:	4413      	add	r3, r2
 800a832:	66fb      	str	r3, [r7, #108]	; 0x6c
         ia6 = ia5 + id;
 800a834:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a836:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a838:	4413      	add	r3, r2
 800a83a:	66bb      	str	r3, [r7, #104]	; 0x68
         ia7 = ia6 + id;
 800a83c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a83e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a840:	4413      	add	r3, r2
 800a842:	667b      	str	r3, [r7, #100]	; 0x64
                  
         co2 = pCoef[2 * ia1];
 800a844:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a848:	00db      	lsls	r3, r3, #3
 800a84a:	687a      	ldr	r2, [r7, #4]
 800a84c:	4413      	add	r3, r2
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	663b      	str	r3, [r7, #96]	; 0x60
         co3 = pCoef[2 * ia2];
 800a852:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a854:	00db      	lsls	r3, r3, #3
 800a856:	687a      	ldr	r2, [r7, #4]
 800a858:	4413      	add	r3, r2
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	65fb      	str	r3, [r7, #92]	; 0x5c
         co4 = pCoef[2 * ia3];
 800a85e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a860:	00db      	lsls	r3, r3, #3
 800a862:	687a      	ldr	r2, [r7, #4]
 800a864:	4413      	add	r3, r2
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	65bb      	str	r3, [r7, #88]	; 0x58
         co5 = pCoef[2 * ia4];
 800a86a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a86c:	00db      	lsls	r3, r3, #3
 800a86e:	687a      	ldr	r2, [r7, #4]
 800a870:	4413      	add	r3, r2
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	657b      	str	r3, [r7, #84]	; 0x54
         co6 = pCoef[2 * ia5];
 800a876:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a878:	00db      	lsls	r3, r3, #3
 800a87a:	687a      	ldr	r2, [r7, #4]
 800a87c:	4413      	add	r3, r2
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	653b      	str	r3, [r7, #80]	; 0x50
         co7 = pCoef[2 * ia6];
 800a882:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a884:	00db      	lsls	r3, r3, #3
 800a886:	687a      	ldr	r2, [r7, #4]
 800a888:	4413      	add	r3, r2
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	64fb      	str	r3, [r7, #76]	; 0x4c
         co8 = pCoef[2 * ia7];
 800a88e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a890:	00db      	lsls	r3, r3, #3
 800a892:	687a      	ldr	r2, [r7, #4]
 800a894:	4413      	add	r3, r2
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	64bb      	str	r3, [r7, #72]	; 0x48
         si2 = pCoef[2 * ia1 + 1];
 800a89a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a89e:	00db      	lsls	r3, r3, #3
 800a8a0:	3304      	adds	r3, #4
 800a8a2:	687a      	ldr	r2, [r7, #4]
 800a8a4:	4413      	add	r3, r2
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	647b      	str	r3, [r7, #68]	; 0x44
         si3 = pCoef[2 * ia2 + 1];
 800a8aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a8ac:	00db      	lsls	r3, r3, #3
 800a8ae:	3304      	adds	r3, #4
 800a8b0:	687a      	ldr	r2, [r7, #4]
 800a8b2:	4413      	add	r3, r2
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	643b      	str	r3, [r7, #64]	; 0x40
         si4 = pCoef[2 * ia3 + 1];
 800a8b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a8ba:	00db      	lsls	r3, r3, #3
 800a8bc:	3304      	adds	r3, #4
 800a8be:	687a      	ldr	r2, [r7, #4]
 800a8c0:	4413      	add	r3, r2
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	63fb      	str	r3, [r7, #60]	; 0x3c
         si5 = pCoef[2 * ia4 + 1];
 800a8c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a8c8:	00db      	lsls	r3, r3, #3
 800a8ca:	3304      	adds	r3, #4
 800a8cc:	687a      	ldr	r2, [r7, #4]
 800a8ce:	4413      	add	r3, r2
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	63bb      	str	r3, [r7, #56]	; 0x38
         si6 = pCoef[2 * ia5 + 1];
 800a8d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a8d6:	00db      	lsls	r3, r3, #3
 800a8d8:	3304      	adds	r3, #4
 800a8da:	687a      	ldr	r2, [r7, #4]
 800a8dc:	4413      	add	r3, r2
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	637b      	str	r3, [r7, #52]	; 0x34
         si7 = pCoef[2 * ia6 + 1];
 800a8e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a8e4:	00db      	lsls	r3, r3, #3
 800a8e6:	3304      	adds	r3, #4
 800a8e8:	687a      	ldr	r2, [r7, #4]
 800a8ea:	4413      	add	r3, r2
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	633b      	str	r3, [r7, #48]	; 0x30
         si8 = pCoef[2 * ia7 + 1];         
 800a8f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a8f2:	00db      	lsls	r3, r3, #3
 800a8f4:	3304      	adds	r3, #4
 800a8f6:	687a      	ldr	r2, [r7, #4]
 800a8f8:	4413      	add	r3, r2
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	62fb      	str	r3, [r7, #44]	; 0x2c
         
         i1 = j;
 800a8fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a902:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         
         do
         {
            /*  index calculation for the input */
            i2 = i1 + n2;
 800a906:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800a90a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a90e:	4413      	add	r3, r2
 800a910:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
            i3 = i2 + n2;
 800a914:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800a918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a91c:	4413      	add	r3, r2
 800a91e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
            i4 = i3 + n2;
 800a922:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a926:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a92a:	4413      	add	r3, r2
 800a92c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
            i5 = i4 + n2;
 800a930:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800a934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a938:	4413      	add	r3, r2
 800a93a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
            i6 = i5 + n2;
 800a93e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a946:	4413      	add	r3, r2
 800a948:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            i7 = i6 + n2;
 800a94c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a950:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a954:	4413      	add	r3, r2
 800a956:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
            i8 = i7 + n2;
 800a95a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a95e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a962:	4413      	add	r3, r2
 800a964:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 800a968:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a96c:	00db      	lsls	r3, r3, #3
 800a96e:	68fa      	ldr	r2, [r7, #12]
 800a970:	4413      	add	r3, r2
 800a972:	ed93 7a00 	vldr	s14, [r3]
 800a976:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a97a:	00db      	lsls	r3, r3, #3
 800a97c:	68fa      	ldr	r2, [r7, #12]
 800a97e:	4413      	add	r3, r2
 800a980:	edd3 7a00 	vldr	s15, [r3]
 800a984:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a988:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 800a98c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a990:	00db      	lsls	r3, r3, #3
 800a992:	68fa      	ldr	r2, [r7, #12]
 800a994:	4413      	add	r3, r2
 800a996:	ed93 7a00 	vldr	s14, [r3]
 800a99a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a99e:	00db      	lsls	r3, r3, #3
 800a9a0:	68fa      	ldr	r2, [r7, #12]
 800a9a2:	4413      	add	r3, r2
 800a9a4:	edd3 7a00 	vldr	s15, [r3]
 800a9a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a9ac:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 800a9b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a9b4:	00db      	lsls	r3, r3, #3
 800a9b6:	68fa      	ldr	r2, [r7, #12]
 800a9b8:	4413      	add	r3, r2
 800a9ba:	ed93 7a00 	vldr	s14, [r3]
 800a9be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a9c2:	00db      	lsls	r3, r3, #3
 800a9c4:	68fa      	ldr	r2, [r7, #12]
 800a9c6:	4413      	add	r3, r2
 800a9c8:	edd3 7a00 	vldr	s15, [r3]
 800a9cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a9d0:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 800a9d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a9d8:	00db      	lsls	r3, r3, #3
 800a9da:	68fa      	ldr	r2, [r7, #12]
 800a9dc:	4413      	add	r3, r2
 800a9de:	ed93 7a00 	vldr	s14, [r3]
 800a9e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a9e6:	00db      	lsls	r3, r3, #3
 800a9e8:	68fa      	ldr	r2, [r7, #12]
 800a9ea:	4413      	add	r3, r2
 800a9ec:	edd3 7a00 	vldr	s15, [r3]
 800a9f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a9f4:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800a9f8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a9fc:	00db      	lsls	r3, r3, #3
 800a9fe:	68fa      	ldr	r2, [r7, #12]
 800aa00:	4413      	add	r3, r2
 800aa02:	ed93 7a00 	vldr	s14, [r3]
 800aa06:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800aa0a:	00db      	lsls	r3, r3, #3
 800aa0c:	68fa      	ldr	r2, [r7, #12]
 800aa0e:	4413      	add	r3, r2
 800aa10:	edd3 7a00 	vldr	s15, [r3]
 800aa14:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aa18:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 800aa1c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800aa20:	00db      	lsls	r3, r3, #3
 800aa22:	68fa      	ldr	r2, [r7, #12]
 800aa24:	4413      	add	r3, r2
 800aa26:	ed93 7a00 	vldr	s14, [r3]
 800aa2a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800aa2e:	00db      	lsls	r3, r3, #3
 800aa30:	68fa      	ldr	r2, [r7, #12]
 800aa32:	4413      	add	r3, r2
 800aa34:	edd3 7a00 	vldr	s15, [r3]
 800aa38:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aa3c:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800aa40:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800aa44:	00db      	lsls	r3, r3, #3
 800aa46:	68fa      	ldr	r2, [r7, #12]
 800aa48:	4413      	add	r3, r2
 800aa4a:	ed93 7a00 	vldr	s14, [r3]
 800aa4e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800aa52:	00db      	lsls	r3, r3, #3
 800aa54:	68fa      	ldr	r2, [r7, #12]
 800aa56:	4413      	add	r3, r2
 800aa58:	edd3 7a00 	vldr	s15, [r3]
 800aa5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aa60:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 800aa64:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800aa68:	00db      	lsls	r3, r3, #3
 800aa6a:	68fa      	ldr	r2, [r7, #12]
 800aa6c:	4413      	add	r3, r2
 800aa6e:	ed93 7a00 	vldr	s14, [r3]
 800aa72:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800aa76:	00db      	lsls	r3, r3, #3
 800aa78:	68fa      	ldr	r2, [r7, #12]
 800aa7a:	4413      	add	r3, r2
 800aa7c:	edd3 7a00 	vldr	s15, [r3]
 800aa80:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aa84:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            t1 = r1 - r3;
 800aa88:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800aa8c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800aa90:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aa94:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r1 = r1 + r3;
 800aa98:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800aa9c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800aaa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aaa4:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r3 = r2 - r4;
 800aaa8:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800aaac:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800aab0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aab4:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r2 = r2 + r4;
 800aab8:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800aabc:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800aac0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aac4:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            pSrc[2 * i1] = r1 + r2;
 800aac8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800aacc:	00db      	lsls	r3, r3, #3
 800aace:	68fa      	ldr	r2, [r7, #12]
 800aad0:	4413      	add	r3, r2
 800aad2:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800aad6:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800aada:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aade:	edc3 7a00 	vstr	s15, [r3]
            r2 = r1 - r2;
 800aae2:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800aae6:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800aaea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aaee:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 800aaf2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800aaf6:	00db      	lsls	r3, r3, #3
 800aaf8:	3304      	adds	r3, #4
 800aafa:	68fa      	ldr	r2, [r7, #12]
 800aafc:	4413      	add	r3, r2
 800aafe:	ed93 7a00 	vldr	s14, [r3]
 800ab02:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ab06:	00db      	lsls	r3, r3, #3
 800ab08:	3304      	adds	r3, #4
 800ab0a:	68fa      	ldr	r2, [r7, #12]
 800ab0c:	4413      	add	r3, r2
 800ab0e:	edd3 7a00 	vldr	s15, [r3]
 800ab12:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ab16:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 800ab1a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ab1e:	00db      	lsls	r3, r3, #3
 800ab20:	3304      	adds	r3, #4
 800ab22:	68fa      	ldr	r2, [r7, #12]
 800ab24:	4413      	add	r3, r2
 800ab26:	ed93 7a00 	vldr	s14, [r3]
 800ab2a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ab2e:	00db      	lsls	r3, r3, #3
 800ab30:	3304      	adds	r3, #4
 800ab32:	68fa      	ldr	r2, [r7, #12]
 800ab34:	4413      	add	r3, r2
 800ab36:	edd3 7a00 	vldr	s15, [r3]
 800ab3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ab3e:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 800ab42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ab46:	00db      	lsls	r3, r3, #3
 800ab48:	3304      	adds	r3, #4
 800ab4a:	68fa      	ldr	r2, [r7, #12]
 800ab4c:	4413      	add	r3, r2
 800ab4e:	ed93 7a00 	vldr	s14, [r3]
 800ab52:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ab56:	00db      	lsls	r3, r3, #3
 800ab58:	3304      	adds	r3, #4
 800ab5a:	68fa      	ldr	r2, [r7, #12]
 800ab5c:	4413      	add	r3, r2
 800ab5e:	edd3 7a00 	vldr	s15, [r3]
 800ab62:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ab66:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 800ab6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ab6e:	00db      	lsls	r3, r3, #3
 800ab70:	3304      	adds	r3, #4
 800ab72:	68fa      	ldr	r2, [r7, #12]
 800ab74:	4413      	add	r3, r2
 800ab76:	ed93 7a00 	vldr	s14, [r3]
 800ab7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ab7e:	00db      	lsls	r3, r3, #3
 800ab80:	3304      	adds	r3, #4
 800ab82:	68fa      	ldr	r2, [r7, #12]
 800ab84:	4413      	add	r3, r2
 800ab86:	edd3 7a00 	vldr	s15, [r3]
 800ab8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ab8e:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 800ab92:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800ab96:	00db      	lsls	r3, r3, #3
 800ab98:	3304      	adds	r3, #4
 800ab9a:	68fa      	ldr	r2, [r7, #12]
 800ab9c:	4413      	add	r3, r2
 800ab9e:	ed93 7a00 	vldr	s14, [r3]
 800aba2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800aba6:	00db      	lsls	r3, r3, #3
 800aba8:	3304      	adds	r3, #4
 800abaa:	68fa      	ldr	r2, [r7, #12]
 800abac:	4413      	add	r3, r2
 800abae:	edd3 7a00 	vldr	s15, [r3]
 800abb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800abb6:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800abba:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800abbe:	00db      	lsls	r3, r3, #3
 800abc0:	3304      	adds	r3, #4
 800abc2:	68fa      	ldr	r2, [r7, #12]
 800abc4:	4413      	add	r3, r2
 800abc6:	ed93 7a00 	vldr	s14, [r3]
 800abca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800abce:	00db      	lsls	r3, r3, #3
 800abd0:	3304      	adds	r3, #4
 800abd2:	68fa      	ldr	r2, [r7, #12]
 800abd4:	4413      	add	r3, r2
 800abd6:	edd3 7a00 	vldr	s15, [r3]
 800abda:	ee77 7a67 	vsub.f32	s15, s14, s15
 800abde:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 800abe2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800abe6:	00db      	lsls	r3, r3, #3
 800abe8:	3304      	adds	r3, #4
 800abea:	68fa      	ldr	r2, [r7, #12]
 800abec:	4413      	add	r3, r2
 800abee:	ed93 7a00 	vldr	s14, [r3]
 800abf2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800abf6:	00db      	lsls	r3, r3, #3
 800abf8:	3304      	adds	r3, #4
 800abfa:	68fa      	ldr	r2, [r7, #12]
 800abfc:	4413      	add	r3, r2
 800abfe:	edd3 7a00 	vldr	s15, [r3]
 800ac02:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ac06:	edc7 7a08 	vstr	s15, [r7, #32]
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 800ac0a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800ac0e:	00db      	lsls	r3, r3, #3
 800ac10:	3304      	adds	r3, #4
 800ac12:	68fa      	ldr	r2, [r7, #12]
 800ac14:	4413      	add	r3, r2
 800ac16:	ed93 7a00 	vldr	s14, [r3]
 800ac1a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ac1e:	00db      	lsls	r3, r3, #3
 800ac20:	3304      	adds	r3, #4
 800ac22:	68fa      	ldr	r2, [r7, #12]
 800ac24:	4413      	add	r3, r2
 800ac26:	edd3 7a00 	vldr	s15, [r3]
 800ac2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ac2e:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            t2 = s1 - s3;
 800ac32:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800ac36:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800ac3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ac3e:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s1 = s1 + s3;
 800ac42:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800ac46:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800ac4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ac4e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s3 = s2 - s4;
 800ac52:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800ac56:	edd7 7a08 	vldr	s15, [r7, #32]
 800ac5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ac5e:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s2 = s2 + s4;
 800ac62:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800ac66:	edd7 7a08 	vldr	s15, [r7, #32]
 800ac6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ac6e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            r1 = t1 + s3;
 800ac72:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800ac76:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800ac7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ac7e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            t1 = t1 - s3;
 800ac82:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800ac86:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800ac8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ac8e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            pSrc[2 * i1 + 1] = s1 + s2;
 800ac92:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ac96:	00db      	lsls	r3, r3, #3
 800ac98:	3304      	adds	r3, #4
 800ac9a:	68fa      	ldr	r2, [r7, #12]
 800ac9c:	4413      	add	r3, r2
 800ac9e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800aca2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800aca6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800acaa:	edc3 7a00 	vstr	s15, [r3]
            s2 = s1 - s2;
 800acae:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800acb2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800acb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800acba:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s1 = t2 - r3;
 800acbe:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800acc2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800acc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800acca:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            t2 = t2 + r3;
 800acce:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800acd2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800acd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800acda:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co5 * r2;
 800acde:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800ace2:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800ace6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acea:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si5 * s2;
 800acee:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800acf2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800acf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acfa:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co5 * s2;
 800acfe:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800ad02:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800ad06:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad0a:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si5 * r2;
 800ad0e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800ad12:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800ad16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad1a:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i5]     = p1 + p2;
 800ad1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ad22:	00db      	lsls	r3, r3, #3
 800ad24:	68fa      	ldr	r2, [r7, #12]
 800ad26:	4413      	add	r3, r2
 800ad28:	ed97 7a07 	vldr	s14, [r7, #28]
 800ad2c:	edd7 7a06 	vldr	s15, [r7, #24]
 800ad30:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ad34:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i5 + 1] = p3 - p4;
 800ad38:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ad3c:	00db      	lsls	r3, r3, #3
 800ad3e:	3304      	adds	r3, #4
 800ad40:	68fa      	ldr	r2, [r7, #12]
 800ad42:	4413      	add	r3, r2
 800ad44:	ed97 7a05 	vldr	s14, [r7, #20]
 800ad48:	edd7 7a04 	vldr	s15, [r7, #16]
 800ad4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ad50:	edc3 7a00 	vstr	s15, [r3]
            p1 = co3 * r1;
 800ad54:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800ad58:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800ad5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad60:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si3 * s1;
 800ad64:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800ad68:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800ad6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad70:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co3 * s1;
 800ad74:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800ad78:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800ad7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad80:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si3 * r1;
 800ad84:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800ad88:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800ad8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad90:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i3]     = p1 + p2;
 800ad94:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800ad98:	00db      	lsls	r3, r3, #3
 800ad9a:	68fa      	ldr	r2, [r7, #12]
 800ad9c:	4413      	add	r3, r2
 800ad9e:	ed97 7a07 	vldr	s14, [r7, #28]
 800ada2:	edd7 7a06 	vldr	s15, [r7, #24]
 800ada6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800adaa:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i3 + 1] = p3 - p4;
 800adae:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800adb2:	00db      	lsls	r3, r3, #3
 800adb4:	3304      	adds	r3, #4
 800adb6:	68fa      	ldr	r2, [r7, #12]
 800adb8:	4413      	add	r3, r2
 800adba:	ed97 7a05 	vldr	s14, [r7, #20]
 800adbe:	edd7 7a04 	vldr	s15, [r7, #16]
 800adc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800adc6:	edc3 7a00 	vstr	s15, [r3]
            p1 = co7 * t1;
 800adca:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800adce:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800add2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800add6:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si7 * t2;
 800adda:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800adde:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800ade2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ade6:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co7 * t2;
 800adea:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800adee:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800adf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800adf6:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si7 * t1;
 800adfa:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800adfe:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800ae02:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae06:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i7]     = p1 + p2;
 800ae0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ae0e:	00db      	lsls	r3, r3, #3
 800ae10:	68fa      	ldr	r2, [r7, #12]
 800ae12:	4413      	add	r3, r2
 800ae14:	ed97 7a07 	vldr	s14, [r7, #28]
 800ae18:	edd7 7a06 	vldr	s15, [r7, #24]
 800ae1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae20:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i7 + 1] = p3 - p4;
 800ae24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ae28:	00db      	lsls	r3, r3, #3
 800ae2a:	3304      	adds	r3, #4
 800ae2c:	68fa      	ldr	r2, [r7, #12]
 800ae2e:	4413      	add	r3, r2
 800ae30:	ed97 7a05 	vldr	s14, [r7, #20]
 800ae34:	edd7 7a04 	vldr	s15, [r7, #16]
 800ae38:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ae3c:	edc3 7a00 	vstr	s15, [r3]
            r1 = (r6 - r8) * C81;
 800ae40:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800ae44:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800ae48:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ae4c:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800ae50:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae54:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r6 = (r6 + r8) * C81;
 800ae58:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800ae5c:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800ae60:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae64:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800ae68:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae6c:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            s1 = (s6 - s8) * C81;
 800ae70:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800ae74:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800ae78:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ae7c:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800ae80:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae84:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s6 = (s6 + s8) * C81;
 800ae88:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800ae8c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800ae90:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae94:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800ae98:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae9c:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t1 = r5 - r1;
 800aea0:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800aea4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800aea8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aeac:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r5 = r5 + r1;
 800aeb0:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800aeb4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800aeb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aebc:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r8 = r7 - r6;
 800aec0:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800aec4:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800aec8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aecc:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            r7 = r7 + r6;
 800aed0:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800aed4:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800aed8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aedc:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            t2 = s5 - s1;
 800aee0:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800aee4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800aee8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aeec:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s5 = s5 + s1;
 800aef0:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800aef4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800aef8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aefc:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s8 = s7 - s6;
 800af00:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800af04:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800af08:	ee77 7a67 	vsub.f32	s15, s14, s15
 800af0c:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            s7 = s7 + s6;
 800af10:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800af14:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800af18:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af1c:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            r1 = r5 + s7;
 800af20:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800af24:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800af28:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af2c:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = r5 - s7;
 800af30:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800af34:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800af38:	ee77 7a67 	vsub.f32	s15, s14, s15
 800af3c:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r6 = t1 + s8;
 800af40:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800af44:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800af48:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af4c:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            t1 = t1 - s8;
 800af50:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800af54:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800af58:	ee77 7a67 	vsub.f32	s15, s14, s15
 800af5c:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            s1 = s5 - r7;
 800af60:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800af64:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800af68:	ee77 7a67 	vsub.f32	s15, s14, s15
 800af6c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = s5 + r7;
 800af70:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800af74:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800af78:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af7c:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s6 = t2 - r8;
 800af80:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800af84:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800af88:	ee77 7a67 	vsub.f32	s15, s14, s15
 800af8c:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t2 = t2 + r8;
 800af90:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800af94:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800af98:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af9c:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co2 * r1;
 800afa0:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800afa4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800afa8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afac:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si2 * s1;
 800afb0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800afb4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800afb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afbc:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co2 * s1;
 800afc0:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800afc4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800afc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afcc:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si2 * r1;
 800afd0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800afd4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800afd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afdc:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i2]     = p1 + p2;
 800afe0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800afe4:	00db      	lsls	r3, r3, #3
 800afe6:	68fa      	ldr	r2, [r7, #12]
 800afe8:	4413      	add	r3, r2
 800afea:	ed97 7a07 	vldr	s14, [r7, #28]
 800afee:	edd7 7a06 	vldr	s15, [r7, #24]
 800aff2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aff6:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i2 + 1] = p3 - p4;
 800affa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800affe:	00db      	lsls	r3, r3, #3
 800b000:	3304      	adds	r3, #4
 800b002:	68fa      	ldr	r2, [r7, #12]
 800b004:	4413      	add	r3, r2
 800b006:	ed97 7a05 	vldr	s14, [r7, #20]
 800b00a:	edd7 7a04 	vldr	s15, [r7, #16]
 800b00e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b012:	edc3 7a00 	vstr	s15, [r3]
            p1 = co8 * r5;
 800b016:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800b01a:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800b01e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b022:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si8 * s5;
 800b026:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800b02a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800b02e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b032:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co8 * s5;
 800b036:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800b03a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800b03e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b042:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si8 * r5;
 800b046:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800b04a:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800b04e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b052:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i8]     = p1 + p2;
 800b056:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b05a:	00db      	lsls	r3, r3, #3
 800b05c:	68fa      	ldr	r2, [r7, #12]
 800b05e:	4413      	add	r3, r2
 800b060:	ed97 7a07 	vldr	s14, [r7, #28]
 800b064:	edd7 7a06 	vldr	s15, [r7, #24]
 800b068:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b06c:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i8 + 1] = p3 - p4;
 800b070:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b074:	00db      	lsls	r3, r3, #3
 800b076:	3304      	adds	r3, #4
 800b078:	68fa      	ldr	r2, [r7, #12]
 800b07a:	4413      	add	r3, r2
 800b07c:	ed97 7a05 	vldr	s14, [r7, #20]
 800b080:	edd7 7a04 	vldr	s15, [r7, #16]
 800b084:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b088:	edc3 7a00 	vstr	s15, [r3]
            p1 = co6 * r6;
 800b08c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800b090:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800b094:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b098:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si6 * s6;
 800b09c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800b0a0:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800b0a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0a8:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co6 * s6;
 800b0ac:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800b0b0:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800b0b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0b8:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si6 * r6;
 800b0bc:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800b0c0:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800b0c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0c8:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i6]     = p1 + p2;
 800b0cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800b0d0:	00db      	lsls	r3, r3, #3
 800b0d2:	68fa      	ldr	r2, [r7, #12]
 800b0d4:	4413      	add	r3, r2
 800b0d6:	ed97 7a07 	vldr	s14, [r7, #28]
 800b0da:	edd7 7a06 	vldr	s15, [r7, #24]
 800b0de:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b0e2:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i6 + 1] = p3 - p4;
 800b0e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800b0ea:	00db      	lsls	r3, r3, #3
 800b0ec:	3304      	adds	r3, #4
 800b0ee:	68fa      	ldr	r2, [r7, #12]
 800b0f0:	4413      	add	r3, r2
 800b0f2:	ed97 7a05 	vldr	s14, [r7, #20]
 800b0f6:	edd7 7a04 	vldr	s15, [r7, #16]
 800b0fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b0fe:	edc3 7a00 	vstr	s15, [r3]
            p1 = co4 * t1;
 800b102:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800b106:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800b10a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b10e:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si4 * t2;
 800b112:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800b116:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800b11a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b11e:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co4 * t2;
 800b122:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800b126:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800b12a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b12e:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si4 * t1;
 800b132:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800b136:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800b13a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b13e:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i4]     = p1 + p2;
 800b142:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b146:	00db      	lsls	r3, r3, #3
 800b148:	68fa      	ldr	r2, [r7, #12]
 800b14a:	4413      	add	r3, r2
 800b14c:	ed97 7a07 	vldr	s14, [r7, #28]
 800b150:	edd7 7a06 	vldr	s15, [r7, #24]
 800b154:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b158:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i4 + 1] = p3 - p4;
 800b15c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b160:	00db      	lsls	r3, r3, #3
 800b162:	3304      	adds	r3, #4
 800b164:	68fa      	ldr	r2, [r7, #12]
 800b166:	4413      	add	r3, r2
 800b168:	ed97 7a05 	vldr	s14, [r7, #20]
 800b16c:	edd7 7a04 	vldr	s15, [r7, #16]
 800b170:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b174:	edc3 7a00 	vstr	s15, [r3]
            
            i1 += n1;
 800b178:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800b17c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b180:	4413      	add	r3, r2
 800b182:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         } while(i1 < fftLen);
 800b186:	897b      	ldrh	r3, [r7, #10]
 800b188:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800b18c:	429a      	cmp	r2, r3
 800b18e:	f4ff abba 	bcc.w	800a906 <arm_radix8_butterfly_f32+0x746>
         
         j++;
 800b192:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b196:	3301      	adds	r3, #1
 800b198:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      } while(j < n2);
 800b19c:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800b1a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b1a4:	429a      	cmp	r2, r3
 800b1a6:	f4ff ab2c 	bcc.w	800a802 <arm_radix8_butterfly_f32+0x642>
      
      twidCoefModifier <<= 3;
 800b1aa:	893b      	ldrh	r3, [r7, #8]
 800b1ac:	00db      	lsls	r3, r3, #3
 800b1ae:	813b      	strh	r3, [r7, #8]
   } while(n2 > 7);   
 800b1b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b1b4:	2b07      	cmp	r3, #7
 800b1b6:	f63f a813 	bhi.w	800a1e0 <arm_radix8_butterfly_f32+0x20>
}
 800b1ba:	e000      	b.n	800b1be <arm_radix8_butterfly_f32+0xffe>
         break;
 800b1bc:	bf00      	nop
}
 800b1be:	bf00      	nop
 800b1c0:	37f4      	adds	r7, #244	; 0xf4
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c8:	4770      	bx	lr
 800b1ca:	bf00      	nop

0800b1cc <setDIFFChannel>:
*	parameter:
*	The return value: val
*********************************************************************************************************
*/
void setDIFFChannel(uint8_t positiveCh, uint8_t NegativeCh)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b082      	sub	sp, #8
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	460a      	mov	r2, r1
 800b1d6:	71fb      	strb	r3, [r7, #7]
 800b1d8:	4613      	mov	r3, r2
 800b1da:	71bb      	strb	r3, [r7, #6]
	writeByteToReg(REG_MUX, positiveCh <<4 | NegativeCh); //xxxx1000 - AINp = positiveCh, AINn = NegativeCh
 800b1dc:	79fb      	ldrb	r3, [r7, #7]
 800b1de:	011b      	lsls	r3, r3, #4
 800b1e0:	b25a      	sxtb	r2, r3
 800b1e2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b1e6:	4313      	orrs	r3, r2
 800b1e8:	b25b      	sxtb	r3, r3
 800b1ea:	b2db      	uxtb	r3, r3
 800b1ec:	4619      	mov	r1, r3
 800b1ee:	2001      	movs	r0, #1
 800b1f0:	f000 f832 	bl	800b258 <writeByteToReg>
}
 800b1f4:	bf00      	nop
 800b1f6:	3708      	adds	r7, #8
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	bd80      	pop	{r7, pc}

0800b1fc <writeCMD>:
*	The return value: None
*********************************************************************************************************
*/

void writeCMD(uint8_t command)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b084      	sub	sp, #16
 800b200:	af00      	add	r7, sp, #0
 800b202:	4603      	mov	r3, r0
 800b204:	71fb      	strb	r3, [r7, #7]
	uint8_t Txbuffer[1];
	Txbuffer[0] = command;
 800b206:	79fb      	ldrb	r3, [r7, #7]
 800b208:	733b      	strb	r3, [r7, #12]
	CS_0();
 800b20a:	2200      	movs	r2, #0
 800b20c:	2110      	movs	r1, #16
 800b20e:	4809      	ldr	r0, [pc, #36]	; (800b234 <writeCMD+0x38>)
 800b210:	f004 f8d8 	bl	800f3c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, Txbuffer ,1,50);
 800b214:	f107 010c 	add.w	r1, r7, #12
 800b218:	2332      	movs	r3, #50	; 0x32
 800b21a:	2201      	movs	r2, #1
 800b21c:	4806      	ldr	r0, [pc, #24]	; (800b238 <writeCMD+0x3c>)
 800b21e:	f006 fc19 	bl	8011a54 <HAL_SPI_Transmit>
	CS_1();
 800b222:	2201      	movs	r2, #1
 800b224:	2110      	movs	r1, #16
 800b226:	4803      	ldr	r0, [pc, #12]	; (800b234 <writeCMD+0x38>)
 800b228:	f004 f8cc 	bl	800f3c4 <HAL_GPIO_WritePin>
}
 800b22c:	bf00      	nop
 800b22e:	3710      	adds	r7, #16
 800b230:	46bd      	mov	sp, r7
 800b232:	bd80      	pop	{r7, pc}
 800b234:	40020000 	.word	0x40020000
 800b238:	2001878c 	.word	0x2001878c

0800b23c <setDataRate>:
*	parameter: pga
*	The return value: None
*********************************************************************************************************
*/
void setDataRate(uint8_t drate)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b082      	sub	sp, #8
 800b240:	af00      	add	r7, sp, #0
 800b242:	4603      	mov	r3, r0
 800b244:	71fb      	strb	r3, [r7, #7]
	writeByteToReg(REG_DRATE,drate);
 800b246:	79fb      	ldrb	r3, [r7, #7]
 800b248:	4619      	mov	r1, r3
 800b24a:	2003      	movs	r0, #3
 800b24c:	f000 f804 	bl	800b258 <writeByteToReg>
}
 800b250:	bf00      	nop
 800b252:	3708      	adds	r7, #8
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}

0800b258 <writeByteToReg>:
*	parameter: register ID
*	The return value:
*********************************************************************************************************
*/
void writeByteToReg(uint8_t registerID, uint8_t value)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b084      	sub	sp, #16
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	4603      	mov	r3, r0
 800b260:	460a      	mov	r2, r1
 800b262:	71fb      	strb	r3, [r7, #7]
 800b264:	4613      	mov	r3, r2
 800b266:	71bb      	strb	r3, [r7, #6]
	uint8_t Txbuffer[3];
	Txbuffer[0] = CMD_WREG | registerID;
 800b268:	79fb      	ldrb	r3, [r7, #7]
 800b26a:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800b26e:	b2db      	uxtb	r3, r3
 800b270:	733b      	strb	r3, [r7, #12]
	Txbuffer[1] = 0x00;
 800b272:	2300      	movs	r3, #0
 800b274:	737b      	strb	r3, [r7, #13]
	Txbuffer[2] = value;
 800b276:	79bb      	ldrb	r3, [r7, #6]
 800b278:	73bb      	strb	r3, [r7, #14]
	CS_0();
 800b27a:	2200      	movs	r2, #0
 800b27c:	2110      	movs	r1, #16
 800b27e:	4809      	ldr	r0, [pc, #36]	; (800b2a4 <writeByteToReg+0x4c>)
 800b280:	f004 f8a0 	bl	800f3c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, Txbuffer ,3,100);
 800b284:	f107 010c 	add.w	r1, r7, #12
 800b288:	2364      	movs	r3, #100	; 0x64
 800b28a:	2203      	movs	r2, #3
 800b28c:	4806      	ldr	r0, [pc, #24]	; (800b2a8 <writeByteToReg+0x50>)
 800b28e:	f006 fbe1 	bl	8011a54 <HAL_SPI_Transmit>
	/*
	send8bit(CMD_WREG | registerID);		//1syt byte: address of the first register to write
	send8bit(0x00);							//2nd byte: number of byte to write = 1.
	send8bit(value);						//3rd byte: value to write to register
	*/
	CS_1();
 800b292:	2201      	movs	r2, #1
 800b294:	2110      	movs	r1, #16
 800b296:	4803      	ldr	r0, [pc, #12]	; (800b2a4 <writeByteToReg+0x4c>)
 800b298:	f004 f894 	bl	800f3c4 <HAL_GPIO_WritePin>

}
 800b29c:	bf00      	nop
 800b29e:	3710      	adds	r7, #16
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bd80      	pop	{r7, pc}
 800b2a4:	40020000 	.word	0x40020000
 800b2a8:	2001878c 	.word	0x2001878c

0800b2ac <setPGA>:
*	parameter: pga
*	The return value: None
*********************************************************************************************************
*/
void setPGA(uint8_t pga)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b082      	sub	sp, #8
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	71fb      	strb	r3, [r7, #7]
	writeByteToReg(REG_ADCON,pga);
 800b2b6:	79fb      	ldrb	r3, [r7, #7]
 800b2b8:	4619      	mov	r1, r3
 800b2ba:	2002      	movs	r0, #2
 800b2bc:	f7ff ffcc 	bl	800b258 <writeByteToReg>
}
 800b2c0:	bf00      	nop
 800b2c2:	3708      	adds	r7, #8
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	bd80      	pop	{r7, pc}

0800b2c8 <waitDRDY>:
*	parameter: data
*	The return value: None
*********************************************************************************************************
*/
void waitDRDY(void)
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b082      	sub	sp, #8
 800b2cc:	af00      	add	r7, sp, #0
	uint32_t i;
		for (i = 0; i < 40000000; i++){
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	607b      	str	r3, [r7, #4]
 800b2d2:	e009      	b.n	800b2e8 <waitDRDY+0x20>
			if (DRDY_IS_LOW()){
 800b2d4:	2108      	movs	r1, #8
 800b2d6:	4809      	ldr	r0, [pc, #36]	; (800b2fc <waitDRDY+0x34>)
 800b2d8:	f004 f85c 	bl	800f394 <HAL_GPIO_ReadPin>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d007      	beq.n	800b2f2 <waitDRDY+0x2a>
		for (i = 0; i < 40000000; i++){
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	3301      	adds	r3, #1
 800b2e6:	607b      	str	r3, [r7, #4]
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	4a05      	ldr	r2, [pc, #20]	; (800b300 <waitDRDY+0x38>)
 800b2ec:	4293      	cmp	r3, r2
 800b2ee:	d9f1      	bls.n	800b2d4 <waitDRDY+0xc>
				break;
			}
		}
}
 800b2f0:	e000      	b.n	800b2f4 <waitDRDY+0x2c>
				break;
 800b2f2:	bf00      	nop
}
 800b2f4:	bf00      	nop
 800b2f6:	3708      	adds	r7, #8
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}
 800b2fc:	40020000 	.word	0x40020000
 800b300:	026259ff 	.word	0x026259ff

0800b304 <readChipID>:
*	parameter:
*	The return value: val
*********************************************************************************************************
*/
uint8_t readChipID(void)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b082      	sub	sp, #8
 800b308:	af00      	add	r7, sp, #0
	waitDRDY();
 800b30a:	f7ff ffdd 	bl	800b2c8 <waitDRDY>
	volatile uint8_t id = readByteFromReg(REG_STATUS);
 800b30e:	2000      	movs	r0, #0
 800b310:	f000 f820 	bl	800b354 <readByteFromReg>
 800b314:	4603      	mov	r3, r0
 800b316:	71fb      	strb	r3, [r7, #7]
	return (id >> 4);
 800b318:	79fb      	ldrb	r3, [r7, #7]
 800b31a:	b2db      	uxtb	r3, r3
 800b31c:	091b      	lsrs	r3, r3, #4
 800b31e:	b2db      	uxtb	r3, r3
}
 800b320:	4618      	mov	r0, r3
 800b322:	3708      	adds	r7, #8
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}

0800b328 <receive8bit>:
*	parameter: data
*	The return value: NULL
*********************************************************************************************************
*/
uint8_t receive8bit(void)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b084      	sub	sp, #16
 800b32c:	af02      	add	r7, sp, #8
	HAL_SPI_Transmit(&hspi1, TXbuffer ,1,50);
	HAL_SPI_Receive(&hspi1, RXbuffer ,1,50);

	return RXbuffer[0];
	*/
	uint8_t send_data = 0xff;
 800b32e:	23ff      	movs	r3, #255	; 0xff
 800b330:	71fb      	strb	r3, [r7, #7]
	uint8_t read = 0;
 800b332:	2300      	movs	r3, #0
 800b334:	71bb      	strb	r3, [r7, #6]
	HAL_SPI_TransmitReceive(&hspi1,&send_data,&read,1,50);
 800b336:	1dba      	adds	r2, r7, #6
 800b338:	1df9      	adds	r1, r7, #7
 800b33a:	2332      	movs	r3, #50	; 0x32
 800b33c:	9300      	str	r3, [sp, #0]
 800b33e:	2301      	movs	r3, #1
 800b340:	4803      	ldr	r0, [pc, #12]	; (800b350 <receive8bit+0x28>)
 800b342:	f006 fced 	bl	8011d20 <HAL_SPI_TransmitReceive>
	return read;
 800b346:	79bb      	ldrb	r3, [r7, #6]



}
 800b348:	4618      	mov	r0, r3
 800b34a:	3708      	adds	r7, #8
 800b34c:	46bd      	mov	sp, r7
 800b34e:	bd80      	pop	{r7, pc}
 800b350:	2001878c 	.word	0x2001878c

0800b354 <readByteFromReg>:
*	parameter: register ID
*	The return value:
*********************************************************************************************************
*/
uint8_t readByteFromReg(uint8_t registerID)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b084      	sub	sp, #16
 800b358:	af00      	add	r7, sp, #0
 800b35a:	4603      	mov	r3, r0
 800b35c:	71fb      	strb	r3, [r7, #7]
	uint8_t TXbuffer[2];
	TXbuffer[0] = CMD_RREG | registerID;
 800b35e:	79fb      	ldrb	r3, [r7, #7]
 800b360:	f043 0310 	orr.w	r3, r3, #16
 800b364:	b2db      	uxtb	r3, r3
 800b366:	733b      	strb	r3, [r7, #12]
	TXbuffer[1] = 0x00;
 800b368:	2300      	movs	r3, #0
 800b36a:	737b      	strb	r3, [r7, #13]
	CS_0();
 800b36c:	2200      	movs	r2, #0
 800b36e:	2110      	movs	r1, #16
 800b370:	480d      	ldr	r0, [pc, #52]	; (800b3a8 <readByteFromReg+0x54>)
 800b372:	f004 f827 	bl	800f3c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, TXbuffer ,2,50);
 800b376:	f107 010c 	add.w	r1, r7, #12
 800b37a:	2332      	movs	r3, #50	; 0x32
 800b37c:	2202      	movs	r2, #2
 800b37e:	480b      	ldr	r0, [pc, #44]	; (800b3ac <readByteFromReg+0x58>)
 800b380:	f006 fb68 	bl	8011a54 <HAL_SPI_Transmit>
	delay_us(10);
 800b384:	200a      	movs	r0, #10
 800b386:	f000 fad5 	bl	800b934 <delay_us>
	uint8_t read = receive8bit();
 800b38a:	f7ff ffcd 	bl	800b328 <receive8bit>
 800b38e:	4603      	mov	r3, r0
 800b390:	73fb      	strb	r3, [r7, #15]
	CS_1();
 800b392:	2201      	movs	r2, #1
 800b394:	2110      	movs	r1, #16
 800b396:	4804      	ldr	r0, [pc, #16]	; (800b3a8 <readByteFromReg+0x54>)
 800b398:	f004 f814 	bl	800f3c4 <HAL_GPIO_WritePin>

	return read;
 800b39c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	3710      	adds	r7, #16
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}
 800b3a6:	bf00      	nop
 800b3a8:	40020000 	.word	0x40020000
 800b3ac:	2001878c 	.word	0x2001878c

0800b3b0 <setBuffer>:
*	parameter: bool val
*	The return value: val
*********************************************************************************************************
*/
void setBuffer(void)
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b082      	sub	sp, #8
 800b3b4:	af00      	add	r7, sp, #0
	uint8_t val = 1;
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	71fb      	strb	r3, [r7, #7]
	uint8_t Txbuffer[2];
	Txbuffer[0] = CMD_WREG | REG_STATUS;
 800b3ba:	2350      	movs	r3, #80	; 0x50
 800b3bc:	713b      	strb	r3, [r7, #4]
	Txbuffer[1] = (0 <<3) | (1 << 2) | (val << 1);
 800b3be:	79fb      	ldrb	r3, [r7, #7]
 800b3c0:	005b      	lsls	r3, r3, #1
 800b3c2:	b25b      	sxtb	r3, r3
 800b3c4:	f043 0304 	orr.w	r3, r3, #4
 800b3c8:	b25b      	sxtb	r3, r3
 800b3ca:	b2db      	uxtb	r3, r3
 800b3cc:	717b      	strb	r3, [r7, #5]

	CS_0();
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	2110      	movs	r1, #16
 800b3d2:	4809      	ldr	r0, [pc, #36]	; (800b3f8 <setBuffer+0x48>)
 800b3d4:	f003 fff6 	bl	800f3c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, Txbuffer ,2,50);
 800b3d8:	1d39      	adds	r1, r7, #4
 800b3da:	2332      	movs	r3, #50	; 0x32
 800b3dc:	2202      	movs	r2, #2
 800b3de:	4807      	ldr	r0, [pc, #28]	; (800b3fc <setBuffer+0x4c>)
 800b3e0:	f006 fb38 	bl	8011a54 <HAL_SPI_Transmit>
	//send8bit(CMD_WREG | REG_STATUS);
	//send8bit((0 <<3) | (1 << 2) | (val << 1));
	CS_1();
 800b3e4:	2201      	movs	r2, #1
 800b3e6:	2110      	movs	r1, #16
 800b3e8:	4803      	ldr	r0, [pc, #12]	; (800b3f8 <setBuffer+0x48>)
 800b3ea:	f003 ffeb 	bl	800f3c4 <HAL_GPIO_WritePin>
}
 800b3ee:	bf00      	nop
 800b3f0:	3708      	adds	r7, #8
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}
 800b3f6:	bf00      	nop
 800b3f8:	40020000 	.word	0x40020000
 800b3fc:	2001878c 	.word	0x2001878c

0800b400 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800b400:	b480      	push	{r7}
 800b402:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800b404:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800b408:	4b05      	ldr	r3, [pc, #20]	; (800b420 <__NVIC_SystemReset+0x20>)
 800b40a:	68db      	ldr	r3, [r3, #12]
 800b40c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800b410:	4903      	ldr	r1, [pc, #12]	; (800b420 <__NVIC_SystemReset+0x20>)
 800b412:	4b04      	ldr	r3, [pc, #16]	; (800b424 <__NVIC_SystemReset+0x24>)
 800b414:	4313      	orrs	r3, r2
 800b416:	60cb      	str	r3, [r1, #12]
 800b418:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800b41c:	bf00      	nop
 800b41e:	e7fd      	b.n	800b41c <__NVIC_SystemReset+0x1c>
 800b420:	e000ed00 	.word	0xe000ed00
 800b424:	05fa0004 	.word	0x05fa0004

0800b428 <BLE_USART>:

/* Private variables ---------------------------------------------------------*/


void BLE_USART(UART_HandleTypeDef *huart, Sv *sendpData )
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b090      	sub	sp, #64	; 0x40
 800b42c:	af0e      	add	r7, sp, #56	; 0x38
 800b42e:	6078      	str	r0, [r7, #4]
 800b430:	6039      	str	r1, [r7, #0]
	if( USARTBLE.IAPflag == 1)
 800b432:	4b41      	ldr	r3, [pc, #260]	; (800b538 <BLE_USART+0x110>)
 800b434:	785b      	ldrb	r3, [r3, #1]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d008      	beq.n	800b44c <BLE_USART+0x24>
	{
		USARTBLE.sendflag =0;
 800b43a:	4b3f      	ldr	r3, [pc, #252]	; (800b538 <BLE_USART+0x110>)
 800b43c:	2200      	movs	r2, #0
 800b43e:	701a      	strb	r2, [r3, #0]
		TM_DelayMillis(1000);
 800b440:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b444:	f000 face 	bl	800b9e4 <TM_DelayMillis>
		NVIC_SystemReset();
 800b448:	f7ff ffda 	bl	800b400 <__NVIC_SystemReset>
		{
			HAL_UART_Receive_IT(huart, (uint8_t *)aRxBuffer, 10);
		}
		*/
	}
	if(USARTBLE.sendflag ==1)
 800b44c:	4b3a      	ldr	r3, [pc, #232]	; (800b538 <BLE_USART+0x110>)
 800b44e:	781b      	ldrb	r3, [r3, #0]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d06d      	beq.n	800b530 <BLE_USART+0x108>
	{


		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800b45a:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800b53c <BLE_USART+0x114>
 800b45e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b462:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
					sendpData->Statistic_max*1000,sendpData->Statistic_var*1000,sendpData->Statistic_crestFactor*1000,
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	edd3 6a00 	vldr	s13, [r3]
 800b46c:	ed9f 6a33 	vldr	s12, [pc, #204]	; 800b53c <BLE_USART+0x114>
 800b470:	ee66 6a86 	vmul.f32	s13, s13, s12
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,
 800b474:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
					sendpData->Statistic_max*1000,sendpData->Statistic_var*1000,sendpData->Statistic_crestFactor*1000,
 800b478:	683b      	ldr	r3, [r7, #0]
 800b47a:	edd3 5a02 	vldr	s11, [r3, #8]
 800b47e:	ed9f 5a2f 	vldr	s10, [pc, #188]	; 800b53c <BLE_USART+0x114>
 800b482:	ee65 5a85 	vmul.f32	s11, s11, s10
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,
 800b486:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
					sendpData->Statistic_max*1000,sendpData->Statistic_var*1000,sendpData->Statistic_crestFactor*1000,
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	edd3 4a06 	vldr	s9, [r3, #24]
 800b490:	ed9f 4a2a 	vldr	s8, [pc, #168]	; 800b53c <BLE_USART+0x114>
 800b494:	ee64 4a84 	vmul.f32	s9, s9, s8
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,
 800b498:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
					statistic_value.Statistic_FreqPeak[0]*1000,statistic_value.Statistic_FreqPeak[1]*10000,
 800b49c:	4b28      	ldr	r3, [pc, #160]	; (800b540 <BLE_USART+0x118>)
 800b49e:	edd3 3a0b 	vldr	s7, [r3, #44]	; 0x2c
 800b4a2:	ed9f 3a26 	vldr	s6, [pc, #152]	; 800b53c <BLE_USART+0x114>
 800b4a6:	ee63 3a83 	vmul.f32	s7, s7, s6
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,
 800b4aa:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
					statistic_value.Statistic_FreqPeak[0]*1000,statistic_value.Statistic_FreqPeak[1]*10000,
 800b4ae:	4b24      	ldr	r3, [pc, #144]	; (800b540 <BLE_USART+0x118>)
 800b4b0:	edd3 2a0c 	vldr	s5, [r3, #48]	; 0x30
 800b4b4:	ed9f 2a23 	vldr	s4, [pc, #140]	; 800b544 <BLE_USART+0x11c>
 800b4b8:	ee62 2a82 	vmul.f32	s5, s5, s4
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,
 800b4bc:	eeb7 2ae2 	vcvt.f64.f32	d2, s5
					statistic_value.Statistic_FreqPeak[2]*10000);
 800b4c0:	4b1f      	ldr	r3, [pc, #124]	; (800b540 <BLE_USART+0x118>)
 800b4c2:	edd3 1a0d 	vldr	s3, [r3, #52]	; 0x34
 800b4c6:	ed9f 1a1f 	vldr	s2, [pc, #124]	; 800b544 <BLE_USART+0x11c>
 800b4ca:	ee61 1a81 	vmul.f32	s3, s3, s2
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,
 800b4ce:	eeb7 1ae1 	vcvt.f64.f32	d1, s3
 800b4d2:	ed8d 1b0c 	vstr	d1, [sp, #48]	; 0x30
 800b4d6:	ed8d 2b0a 	vstr	d2, [sp, #40]	; 0x28
 800b4da:	ed8d 3b08 	vstr	d3, [sp, #32]
 800b4de:	ed8d 4b06 	vstr	d4, [sp, #24]
 800b4e2:	ed8d 5b04 	vstr	d5, [sp, #16]
 800b4e6:	ed8d 6b02 	vstr	d6, [sp, #8]
 800b4ea:	ed8d 7b00 	vstr	d7, [sp]
 800b4ee:	4a16      	ldr	r2, [pc, #88]	; (800b548 <BLE_USART+0x120>)
 800b4f0:	2180      	movs	r1, #128	; 0x80
 800b4f2:	4816      	ldr	r0, [pc, #88]	; (800b54c <BLE_USART+0x124>)
 800b4f4:	f002 fdca 	bl	800e08c <snprintf_>

		USARTBLE.bufferSize = min_(APP_BUFFER_SIZE, strlen(USARTBLE.buffer));
 800b4f8:	4814      	ldr	r0, [pc, #80]	; (800b54c <BLE_USART+0x124>)
 800b4fa:	f7fc ff01 	bl	8008300 <strlen>
 800b4fe:	4603      	mov	r3, r0
 800b500:	2b80      	cmp	r3, #128	; 0x80
 800b502:	d804      	bhi.n	800b50e <BLE_USART+0xe6>
 800b504:	4811      	ldr	r0, [pc, #68]	; (800b54c <BLE_USART+0x124>)
 800b506:	f7fc fefb 	bl	8008300 <strlen>
 800b50a:	4603      	mov	r3, r0
 800b50c:	e000      	b.n	800b510 <BLE_USART+0xe8>
 800b50e:	2380      	movs	r3, #128	; 0x80
 800b510:	4a09      	ldr	r2, [pc, #36]	; (800b538 <BLE_USART+0x110>)
 800b512:	f8c2 31a4 	str.w	r3, [r2, #420]	; 0x1a4
		//USARTBLE.sendTimeout = 100 ;
		if(HAL_UART_Transmit_DMA(huart, USARTBLE.buffer, USARTBLE.bufferSize)==HAL_OK)
 800b516:	4b08      	ldr	r3, [pc, #32]	; (800b538 <BLE_USART+0x110>)
 800b518:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800b51c:	b29b      	uxth	r3, r3
 800b51e:	461a      	mov	r2, r3
 800b520:	490a      	ldr	r1, [pc, #40]	; (800b54c <BLE_USART+0x124>)
 800b522:	6878      	ldr	r0, [r7, #4]
 800b524:	f007 fafc 	bl	8012b20 <HAL_UART_Transmit_DMA>
 800b528:	4603      	mov	r3, r0
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d100      	bne.n	800b530 <BLE_USART+0x108>
		{
			__NOP();
 800b52e:	bf00      	nop
		 char C[20];
		 strcpy(C,  USARTBLE.Rbuffer );
		 */
		 //0x1;
	}
}
 800b530:	bf00      	nop
 800b532:	3708      	adds	r7, #8
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}
 800b538:	20010540 	.word	0x20010540
 800b53c:	447a0000 	.word	0x447a0000
 800b540:	200080e4 	.word	0x200080e4
 800b544:	461c4000 	.word	0x461c4000
 800b548:	080165a8 	.word	0x080165a8
 800b54c:	200105e0 	.word	0x200105e0

0800b550 <Calculate_FreqMax>:


		return max;
}
void Calculate_FreqMax(float *x,  FreqMaxMin * FreqMaxMin , int8_t freq_index)
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b08c      	sub	sp, #48	; 0x30
 800b554:	af00      	add	r7, sp, #0
 800b556:	60f8      	str	r0, [r7, #12]
 800b558:	60b9      	str	r1, [r7, #8]
 800b55a:	4613      	mov	r3, r2
 800b55c:	71fb      	strb	r3, [r7, #7]
	if(FreqMaxMin->Max != 0)
 800b55e:	68bb      	ldr	r3, [r7, #8]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	2b00      	cmp	r3, #0
 800b564:	d071      	beq.n	800b64a <Calculate_FreqMax+0xfa>
	{

		int DATARE = 15000;
 800b566:	f643 2398 	movw	r3, #15000	; 0x3a98
 800b56a:	627b      	str	r3, [r7, #36]	; 0x24
		float frequencyResolution = 15000/(float)fftSize;
 800b56c:	4b3c      	ldr	r3, [pc, #240]	; (800b660 <Calculate_FreqMax+0x110>)
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	ee07 3a90 	vmov	s15, r3
 800b574:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b578:	eddf 6a3a 	vldr	s13, [pc, #232]	; 800b664 <Calculate_FreqMax+0x114>
 800b57c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b580:	edc7 7a08 	vstr	s15, [r7, #32]
		float ans = 0;
 800b584:	f04f 0300 	mov.w	r3, #0
 800b588:	61fb      	str	r3, [r7, #28]
		//DRATE_15000 = 15000
		float parseRangeMax = FreqMaxMin->Max / frequencyResolution;
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	ee07 3a90 	vmov	s15, r3
 800b592:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800b596:	ed97 7a08 	vldr	s14, [r7, #32]
 800b59a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b59e:	edc7 7a06 	vstr	s15, [r7, #24]
		float parseRangeMin = FreqMaxMin->Min / frequencyResolution;
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	685b      	ldr	r3, [r3, #4]
 800b5a6:	ee07 3a90 	vmov	s15, r3
 800b5aa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800b5ae:	ed97 7a08 	vldr	s14, [r7, #32]
 800b5b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5b6:	edc7 7a05 	vstr	s15, [r7, #20]
		float ParsevalFftPower = 0;
 800b5ba:	f04f 0300 	mov.w	r3, #0
 800b5be:	62fb      	str	r3, [r7, #44]	; 0x2c

		for(int i = (int)parseRangeMin; i<(int)parseRangeMax; i++)
 800b5c0:	edd7 7a05 	vldr	s15, [r7, #20]
 800b5c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b5c8:	ee17 3a90 	vmov	r3, s15
 800b5cc:	62bb      	str	r3, [r7, #40]	; 0x28
 800b5ce:	e016      	b.n	800b5fe <Calculate_FreqMax+0xae>
		{
			//FFTRMSArray[i] = (testOutput[i]*2)/4096;
			ParsevalFftPower += x[i] * x[i];
 800b5d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5d2:	009b      	lsls	r3, r3, #2
 800b5d4:	68fa      	ldr	r2, [r7, #12]
 800b5d6:	4413      	add	r3, r2
 800b5d8:	ed93 7a00 	vldr	s14, [r3]
 800b5dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5de:	009b      	lsls	r3, r3, #2
 800b5e0:	68fa      	ldr	r2, [r7, #12]
 800b5e2:	4413      	add	r3, r2
 800b5e4:	edd3 7a00 	vldr	s15, [r3]
 800b5e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5ec:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800b5f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b5f4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		for(int i = (int)parseRangeMin; i<(int)parseRangeMax; i++)
 800b5f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5fa:	3301      	adds	r3, #1
 800b5fc:	62bb      	str	r3, [r7, #40]	; 0x28
 800b5fe:	edd7 7a06 	vldr	s15, [r7, #24]
 800b602:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b606:	ee17 2a90 	vmov	r2, s15
 800b60a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b60c:	4293      	cmp	r3, r2
 800b60e:	dbdf      	blt.n	800b5d0 <Calculate_FreqMax+0x80>
		}

		ans = sqrt(ParsevalFftPower * 2)/4096;
 800b610:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800b614:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b618:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b61c:	eeb0 0b47 	vmov.f64	d0, d7
 800b620:	f00a ff12 	bl	8016448 <sqrt>
 800b624:	eeb0 5b40 	vmov.f64	d5, d0
 800b628:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 800b658 <Calculate_FreqMax+0x108>
 800b62c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800b630:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800b634:	edc7 7a07 	vstr	s15, [r7, #28]

		statistic_value.Statistic_FreqPeak[freq_index] = ans;
 800b638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b63c:	4a0a      	ldr	r2, [pc, #40]	; (800b668 <Calculate_FreqMax+0x118>)
 800b63e:	330a      	adds	r3, #10
 800b640:	009b      	lsls	r3, r3, #2
 800b642:	4413      	add	r3, r2
 800b644:	3304      	adds	r3, #4
 800b646:	69fa      	ldr	r2, [r7, #28]
 800b648:	601a      	str	r2, [r3, #0]
		}
}
 800b64a:	bf00      	nop
 800b64c:	3730      	adds	r7, #48	; 0x30
 800b64e:	46bd      	mov	sp, r7
 800b650:	bd80      	pop	{r7, pc}
 800b652:	bf00      	nop
 800b654:	f3af 8000 	nop.w
 800b658:	00000000 	.word	0x00000000
 800b65c:	40b00000 	.word	0x40b00000
 800b660:	20000008 	.word	0x20000008
 800b664:	466a6000 	.word	0x466a6000
 800b668:	200080e4 	.word	0x200080e4
 800b66c:	00000000 	.word	0x00000000

0800b670 <Calculate_FreqOverAll>:
	float Kurtosis = m4 / (m2 * m2) - 3.0;
    return Kurtosis;
}

float Calculate_FreqOverAll(float *x, int n)
{
 800b670:	b580      	push	{r7, lr}
 800b672:	b08c      	sub	sp, #48	; 0x30
 800b674:	af00      	add	r7, sp, #0
 800b676:	6078      	str	r0, [r7, #4]
 800b678:	6039      	str	r1, [r7, #0]
	float ParsevalFftPower = 0;
 800b67a:	f04f 0300 	mov.w	r3, #0
 800b67e:	62fb      	str	r3, [r7, #44]	; 0x2c
	float ans = 0;
 800b680:	f04f 0300 	mov.w	r3, #0
 800b684:	61fb      	str	r3, [r7, #28]
	for(int i = 0; i<n; i++)
 800b686:	2300      	movs	r3, #0
 800b688:	62bb      	str	r3, [r7, #40]	; 0x28
 800b68a:	e016      	b.n	800b6ba <Calculate_FreqOverAll+0x4a>
	{
		//FFTRMSArray[i] = (testOutput[i]*2)/4096;
		ParsevalFftPower += x[i] * x[i];
 800b68c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b68e:	009b      	lsls	r3, r3, #2
 800b690:	687a      	ldr	r2, [r7, #4]
 800b692:	4413      	add	r3, r2
 800b694:	ed93 7a00 	vldr	s14, [r3]
 800b698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b69a:	009b      	lsls	r3, r3, #2
 800b69c:	687a      	ldr	r2, [r7, #4]
 800b69e:	4413      	add	r3, r2
 800b6a0:	edd3 7a00 	vldr	s15, [r3]
 800b6a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6a8:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800b6ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b6b0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	for(int i = 0; i<n; i++)
 800b6b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6b6:	3301      	adds	r3, #1
 800b6b8:	62bb      	str	r3, [r7, #40]	; 0x28
 800b6ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	429a      	cmp	r2, r3
 800b6c0:	dbe4      	blt.n	800b68c <Calculate_FreqOverAll+0x1c>
	}

	int fftSize = 4096;
 800b6c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b6c6:	61bb      	str	r3, [r7, #24]
	/*
	 * Compute Speed Ovall
	 *
	 * */
	float32_t sampleCount = 4096;
 800b6c8:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 800b6cc:	617b      	str	r3, [r7, #20]
	float32_t samplingRate = 15000;
 800b6ce:	4b68      	ldr	r3, [pc, #416]	; (800b870 <Calculate_FreqOverAll+0x200>)
 800b6d0:	613b      	str	r3, [r7, #16]
	float32_t frequencyScale = samplingRate/sampleCount;
 800b6d2:	edd7 6a04 	vldr	s13, [r7, #16]
 800b6d6:	ed97 7a05 	vldr	s14, [r7, #20]
 800b6da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b6de:	edc7 7a03 	vstr	s15, [r7, #12]
	float SpeedparsevalFftPower = 0;
 800b6e2:	f04f 0300 	mov.w	r3, #0
 800b6e6:	627b      	str	r3, [r7, #36]	; 0x24

	for(uint16_t i = 1; i < fftSize; i++)
 800b6e8:	2301      	movs	r3, #1
 800b6ea:	847b      	strh	r3, [r7, #34]	; 0x22
 800b6ec:	e084      	b.n	800b7f8 <Calculate_FreqOverAll+0x188>
	{
		if(i < fftSize/2)
 800b6ee:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800b6f0:	69bb      	ldr	r3, [r7, #24]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	da00      	bge.n	800b6f8 <Calculate_FreqOverAll+0x88>
 800b6f6:	3301      	adds	r3, #1
 800b6f8:	105b      	asrs	r3, r3, #1
 800b6fa:	429a      	cmp	r2, r3
 800b6fc:	da33      	bge.n	800b766 <Calculate_FreqOverAll+0xf6>
		{
			if(i ==0)
 800b6fe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b700:	2b00      	cmp	r3, #0
 800b702:	d10a      	bne.n	800b71a <Calculate_FreqOverAll+0xaa>
			{
				x[i] = x[i];
 800b704:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b706:	009b      	lsls	r3, r3, #2
 800b708:	687a      	ldr	r2, [r7, #4]
 800b70a:	441a      	add	r2, r3
 800b70c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b70e:	009b      	lsls	r3, r3, #2
 800b710:	6879      	ldr	r1, [r7, #4]
 800b712:	440b      	add	r3, r1
 800b714:	6812      	ldr	r2, [r2, #0]
 800b716:	601a      	str	r2, [r3, #0]
 800b718:	e057      	b.n	800b7ca <Calculate_FreqOverAll+0x15a>
			}
			else
			{
				x[i] = (x[i] * 9807) / (2 * 3.1415926 * frequencyScale * i);
 800b71a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b71c:	009b      	lsls	r3, r3, #2
 800b71e:	687a      	ldr	r2, [r7, #4]
 800b720:	4413      	add	r3, r2
 800b722:	edd3 7a00 	vldr	s15, [r3]
 800b726:	ed9f 7a53 	vldr	s14, [pc, #332]	; 800b874 <Calculate_FreqOverAll+0x204>
 800b72a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b72e:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800b732:	edd7 7a03 	vldr	s15, [r7, #12]
 800b736:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b73a:	ed9f 6b4b 	vldr	d6, [pc, #300]	; 800b868 <Calculate_FreqOverAll+0x1f8>
 800b73e:	ee27 6b06 	vmul.f64	d6, d7, d6
 800b742:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b744:	ee07 3a90 	vmov	s15, r3
 800b748:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b74c:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b750:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800b754:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b756:	009b      	lsls	r3, r3, #2
 800b758:	687a      	ldr	r2, [r7, #4]
 800b75a:	4413      	add	r3, r2
 800b75c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800b760:	edc3 7a00 	vstr	s15, [r3]
 800b764:	e031      	b.n	800b7ca <Calculate_FreqOverAll+0x15a>
			}

		}
		else if(i > fftSize/2)
 800b766:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800b768:	69bb      	ldr	r3, [r7, #24]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	da00      	bge.n	800b770 <Calculate_FreqOverAll+0x100>
 800b76e:	3301      	adds	r3, #1
 800b770:	105b      	asrs	r3, r3, #1
 800b772:	429a      	cmp	r2, r3
 800b774:	dd29      	ble.n	800b7ca <Calculate_FreqOverAll+0x15a>
		{
			x[i] = (x[i] * 9807) / (2 * 3.1415926 * frequencyScale * abs(fftSize-i));
 800b776:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b778:	009b      	lsls	r3, r3, #2
 800b77a:	687a      	ldr	r2, [r7, #4]
 800b77c:	4413      	add	r3, r2
 800b77e:	edd3 7a00 	vldr	s15, [r3]
 800b782:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800b874 <Calculate_FreqOverAll+0x204>
 800b786:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b78a:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800b78e:	edd7 7a03 	vldr	s15, [r7, #12]
 800b792:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b796:	ed9f 6b34 	vldr	d6, [pc, #208]	; 800b868 <Calculate_FreqOverAll+0x1f8>
 800b79a:	ee27 6b06 	vmul.f64	d6, d7, d6
 800b79e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b7a0:	69ba      	ldr	r2, [r7, #24]
 800b7a2:	1ad3      	subs	r3, r2, r3
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	bfb8      	it	lt
 800b7a8:	425b      	neglt	r3, r3
 800b7aa:	ee07 3a90 	vmov	s15, r3
 800b7ae:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b7b2:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b7b6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800b7ba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b7bc:	009b      	lsls	r3, r3, #2
 800b7be:	687a      	ldr	r2, [r7, #4]
 800b7c0:	4413      	add	r3, r2
 800b7c2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800b7c6:	edc3 7a00 	vstr	s15, [r3]
		}
		SpeedparsevalFftPower += x[i] * x[i];
 800b7ca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b7cc:	009b      	lsls	r3, r3, #2
 800b7ce:	687a      	ldr	r2, [r7, #4]
 800b7d0:	4413      	add	r3, r2
 800b7d2:	ed93 7a00 	vldr	s14, [r3]
 800b7d6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b7d8:	009b      	lsls	r3, r3, #2
 800b7da:	687a      	ldr	r2, [r7, #4]
 800b7dc:	4413      	add	r3, r2
 800b7de:	edd3 7a00 	vldr	s15, [r3]
 800b7e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b7e6:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800b7ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b7ee:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	for(uint16_t i = 1; i < fftSize; i++)
 800b7f2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b7f4:	3301      	adds	r3, #1
 800b7f6:	847b      	strh	r3, [r7, #34]	; 0x22
 800b7f8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b7fa:	69ba      	ldr	r2, [r7, #24]
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	f73f af76 	bgt.w	800b6ee <Calculate_FreqOverAll+0x7e>
	}



	ans = sqrt(ParsevalFftPower)/n;
 800b802:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800b806:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b80a:	eeb0 0b47 	vmov.f64	d0, d7
 800b80e:	f00a fe1b 	bl	8016448 <sqrt>
 800b812:	eeb0 5b40 	vmov.f64	d5, d0
 800b816:	683b      	ldr	r3, [r7, #0]
 800b818:	ee07 3a90 	vmov	s15, r3
 800b81c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800b820:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800b824:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800b828:	edc7 7a07 	vstr	s15, [r7, #28]
	statistic_value.Statistic_SpeedOvall = sqrt(SpeedparsevalFftPower)/n;
 800b82c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800b830:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b834:	eeb0 0b47 	vmov.f64	d0, d7
 800b838:	f00a fe06 	bl	8016448 <sqrt>
 800b83c:	eeb0 5b40 	vmov.f64	d5, d0
 800b840:	683b      	ldr	r3, [r7, #0]
 800b842:	ee07 3a90 	vmov	s15, r3
 800b846:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800b84a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800b84e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800b852:	4b09      	ldr	r3, [pc, #36]	; (800b878 <Calculate_FreqOverAll+0x208>)
 800b854:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	return ans;
 800b858:	69fb      	ldr	r3, [r7, #28]
 800b85a:	ee07 3a90 	vmov	s15, r3
}
 800b85e:	eeb0 0a67 	vmov.f32	s0, s15
 800b862:	3730      	adds	r7, #48	; 0x30
 800b864:	46bd      	mov	sp, r7
 800b866:	bd80      	pop	{r7, pc}
 800b868:	4d12d84a 	.word	0x4d12d84a
 800b86c:	401921fb 	.word	0x401921fb
 800b870:	466a6000 	.word	0x466a6000
 800b874:	46193c00 	.word	0x46193c00
 800b878:	200080e4 	.word	0x200080e4

0800b87c <delay_init>:
static uint16_t fac_ms=0;//ms
//
//SYSTICKHCLK1/8
//SYSCLK:
void delay_init(uint8_t SYSCLK)
{
 800b87c:	b480      	push	{r7}
 800b87e:	b083      	sub	sp, #12
 800b880:	af00      	add	r7, sp, #0
 800b882:	4603      	mov	r3, r0
 800b884:	71fb      	strb	r3, [r7, #7]
	SysTick->CTRL&=0xfffffffb;//bit2,  HCLK/8
 800b886:	4b0e      	ldr	r3, [pc, #56]	; (800b8c0 <delay_init+0x44>)
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	4a0d      	ldr	r2, [pc, #52]	; (800b8c0 <delay_init+0x44>)
 800b88c:	f023 0304 	bic.w	r3, r3, #4
 800b890:	6013      	str	r3, [r2, #0]
	fac_us=SYSCLK/8;
 800b892:	79fb      	ldrb	r3, [r7, #7]
 800b894:	08db      	lsrs	r3, r3, #3
 800b896:	b2da      	uxtb	r2, r3
 800b898:	4b0a      	ldr	r3, [pc, #40]	; (800b8c4 <delay_init+0x48>)
 800b89a:	701a      	strb	r2, [r3, #0]
	fac_ms=(uint16_t)fac_us*1000;
 800b89c:	4b09      	ldr	r3, [pc, #36]	; (800b8c4 <delay_init+0x48>)
 800b89e:	781b      	ldrb	r3, [r3, #0]
 800b8a0:	b29b      	uxth	r3, r3
 800b8a2:	461a      	mov	r2, r3
 800b8a4:	0152      	lsls	r2, r2, #5
 800b8a6:	1ad2      	subs	r2, r2, r3
 800b8a8:	0092      	lsls	r2, r2, #2
 800b8aa:	4413      	add	r3, r2
 800b8ac:	00db      	lsls	r3, r3, #3
 800b8ae:	b29a      	uxth	r2, r3
 800b8b0:	4b05      	ldr	r3, [pc, #20]	; (800b8c8 <delay_init+0x4c>)
 800b8b2:	801a      	strh	r2, [r3, #0]
}
 800b8b4:	bf00      	nop
 800b8b6:	370c      	adds	r7, #12
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8be:	4770      	bx	lr
 800b8c0:	e000e010 	.word	0xe000e010
 800b8c4:	200000bc 	.word	0x200000bc
 800b8c8:	200000be 	.word	0x200000be

0800b8cc <delay_ms>:

void delay_ms(uint16_t nms)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b085      	sub	sp, #20
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	4603      	mov	r3, r0
 800b8d4:	80fb      	strh	r3, [r7, #6]
	uint32_t temp;
	SysTick->LOAD=(uint32_t)nms*fac_ms;//(SysTick->LOAD24bit)
 800b8d6:	88fb      	ldrh	r3, [r7, #6]
 800b8d8:	4a14      	ldr	r2, [pc, #80]	; (800b92c <delay_ms+0x60>)
 800b8da:	8812      	ldrh	r2, [r2, #0]
 800b8dc:	4611      	mov	r1, r2
 800b8de:	4a14      	ldr	r2, [pc, #80]	; (800b930 <delay_ms+0x64>)
 800b8e0:	fb01 f303 	mul.w	r3, r1, r3
 800b8e4:	6053      	str	r3, [r2, #4]
	SysTick->VAL =0x00;           //
 800b8e6:	4b12      	ldr	r3, [pc, #72]	; (800b930 <delay_ms+0x64>)
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk;          //
 800b8ec:	4b10      	ldr	r3, [pc, #64]	; (800b930 <delay_ms+0x64>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	4a0f      	ldr	r2, [pc, #60]	; (800b930 <delay_ms+0x64>)
 800b8f2:	f043 0301 	orr.w	r3, r3, #1
 800b8f6:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 800b8f8:	4b0d      	ldr	r3, [pc, #52]	; (800b930 <delay_ms+0x64>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	60fb      	str	r3, [r7, #12]
	}
	while(temp&0x01&&!(temp&(1<<16)));//
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	f003 0301 	and.w	r3, r3, #1
 800b904:	2b00      	cmp	r3, #0
 800b906:	d004      	beq.n	800b912 <delay_ms+0x46>
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d0f2      	beq.n	800b8f8 <delay_ms+0x2c>
	SysTick->CTRL=0x00;       //
 800b912:	4b07      	ldr	r3, [pc, #28]	; (800b930 <delay_ms+0x64>)
 800b914:	2200      	movs	r2, #0
 800b916:	601a      	str	r2, [r3, #0]
	SysTick->VAL =0X00;       //
 800b918:	4b05      	ldr	r3, [pc, #20]	; (800b930 <delay_ms+0x64>)
 800b91a:	2200      	movs	r2, #0
 800b91c:	609a      	str	r2, [r3, #8]
}
 800b91e:	bf00      	nop
 800b920:	3714      	adds	r7, #20
 800b922:	46bd      	mov	sp, r7
 800b924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b928:	4770      	bx	lr
 800b92a:	bf00      	nop
 800b92c:	200000be 	.word	0x200000be
 800b930:	e000e010 	.word	0xe000e010

0800b934 <delay_us>:


//nus
//nusus.
void delay_us(uint32_t nus)
{
 800b934:	b480      	push	{r7}
 800b936:	b085      	sub	sp, #20
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]
	uint32_t temp;
	SysTick->LOAD=nus*fac_us; //
 800b93c:	4b14      	ldr	r3, [pc, #80]	; (800b990 <delay_us+0x5c>)
 800b93e:	781b      	ldrb	r3, [r3, #0]
 800b940:	4619      	mov	r1, r3
 800b942:	4a14      	ldr	r2, [pc, #80]	; (800b994 <delay_us+0x60>)
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	fb03 f301 	mul.w	r3, r3, r1
 800b94a:	6053      	str	r3, [r2, #4]
	SysTick->VAL=0x00;        //
 800b94c:	4b11      	ldr	r3, [pc, #68]	; (800b994 <delay_us+0x60>)
 800b94e:	2200      	movs	r2, #0
 800b950:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk;      //
 800b952:	4b10      	ldr	r3, [pc, #64]	; (800b994 <delay_us+0x60>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	4a0f      	ldr	r2, [pc, #60]	; (800b994 <delay_us+0x60>)
 800b958:	f043 0301 	orr.w	r3, r3, #1
 800b95c:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 800b95e:	4b0d      	ldr	r3, [pc, #52]	; (800b994 <delay_us+0x60>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	60fb      	str	r3, [r7, #12]
	}
	while(temp&0x01&&!(temp&(1<<16)));//
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	f003 0301 	and.w	r3, r3, #1
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d004      	beq.n	800b978 <delay_us+0x44>
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b974:	2b00      	cmp	r3, #0
 800b976:	d0f2      	beq.n	800b95e <delay_us+0x2a>
	SysTick->CTRL=0x00;       //
 800b978:	4b06      	ldr	r3, [pc, #24]	; (800b994 <delay_us+0x60>)
 800b97a:	2200      	movs	r2, #0
 800b97c:	601a      	str	r2, [r3, #0]
	SysTick->VAL =0X00;       //
 800b97e:	4b05      	ldr	r3, [pc, #20]	; (800b994 <delay_us+0x60>)
 800b980:	2200      	movs	r2, #0
 800b982:	609a      	str	r2, [r3, #8]
}
 800b984:	bf00      	nop
 800b986:	3714      	adds	r7, #20
 800b988:	46bd      	mov	sp, r7
 800b98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98e:	4770      	bx	lr
 800b990:	200000bc 	.word	0x200000bc
 800b994:	e000e010 	.word	0xe000e010

0800b998 <TM_Delay_Init>:

uint32_t multiplier;

void TM_Delay_Init(void) {
 800b998:	b480      	push	{r7}
 800b99a:	af00      	add	r7, sp, #0
	/* While loop takes 4 cycles */
	/* For 1 us delay, we need to divide with 4M */
	multiplier = 122000000 / 4000000;
 800b99c:	4b03      	ldr	r3, [pc, #12]	; (800b9ac <TM_Delay_Init+0x14>)
 800b99e:	221e      	movs	r2, #30
 800b9a0:	601a      	str	r2, [r3, #0]
}
 800b9a2:	bf00      	nop
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9aa:	4770      	bx	lr
 800b9ac:	2000818c 	.word	0x2000818c

0800b9b0 <TM_DelayMicros>:

void TM_DelayMicros(uint32_t micros) {
 800b9b0:	b480      	push	{r7}
 800b9b2:	b083      	sub	sp, #12
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
	/* Multiply micros with multipler */
	/* Substract 10 */
	micros = micros * multiplier - 10;
 800b9b8:	4b09      	ldr	r3, [pc, #36]	; (800b9e0 <TM_DelayMicros+0x30>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	687a      	ldr	r2, [r7, #4]
 800b9be:	fb02 f303 	mul.w	r3, r2, r3
 800b9c2:	3b0a      	subs	r3, #10
 800b9c4:	607b      	str	r3, [r7, #4]
	/* 4 cycles for one loop */
	while (micros--);
 800b9c6:	bf00      	nop
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	1e5a      	subs	r2, r3, #1
 800b9cc:	607a      	str	r2, [r7, #4]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d1fa      	bne.n	800b9c8 <TM_DelayMicros+0x18>
}
 800b9d2:	bf00      	nop
 800b9d4:	370c      	adds	r7, #12
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9dc:	4770      	bx	lr
 800b9de:	bf00      	nop
 800b9e0:	2000818c 	.word	0x2000818c

0800b9e4 <TM_DelayMillis>:

void TM_DelayMillis(uint32_t millis) {
 800b9e4:	b480      	push	{r7}
 800b9e6:	b083      	sub	sp, #12
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
	/* Multiply millis with multipler */
	/* Substract 10 */
	millis = 1000 * millis * multiplier - 10;
 800b9ec:	4b0b      	ldr	r3, [pc, #44]	; (800ba1c <TM_DelayMillis+0x38>)
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	687a      	ldr	r2, [r7, #4]
 800b9f2:	fb02 f303 	mul.w	r3, r2, r3
 800b9f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b9fa:	fb02 f303 	mul.w	r3, r2, r3
 800b9fe:	3b0a      	subs	r3, #10
 800ba00:	607b      	str	r3, [r7, #4]
	/* 4 cycles for one loop */
	while (millis--);
 800ba02:	bf00      	nop
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	1e5a      	subs	r2, r3, #1
 800ba08:	607a      	str	r2, [r7, #4]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d1fa      	bne.n	800ba04 <TM_DelayMillis+0x20>
}
 800ba0e:	bf00      	nop
 800ba10:	370c      	adds	r7, #12
 800ba12:	46bd      	mov	sp, r7
 800ba14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba18:	4770      	bx	lr
 800ba1a:	bf00      	nop
 800ba1c:	2000818c 	.word	0x2000818c

0800ba20 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800ba20:	b480      	push	{r7}
 800ba22:	b085      	sub	sp, #20
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	60f8      	str	r0, [r7, #12]
 800ba28:	60b9      	str	r1, [r7, #8]
 800ba2a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	4a07      	ldr	r2, [pc, #28]	; (800ba4c <vApplicationGetIdleTaskMemory+0x2c>)
 800ba30:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	4a06      	ldr	r2, [pc, #24]	; (800ba50 <vApplicationGetIdleTaskMemory+0x30>)
 800ba36:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2280      	movs	r2, #128	; 0x80
 800ba3c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800ba3e:	bf00      	nop
 800ba40:	3714      	adds	r7, #20
 800ba42:	46bd      	mov	sp, r7
 800ba44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba48:	4770      	bx	lr
 800ba4a:	bf00      	nop
 800ba4c:	200000c0 	.word	0x200000c0
 800ba50:	20000114 	.word	0x20000114

0800ba54 <readIICEEPROM_2402C>:
 * TODO: IIC Function
 *
 *
 * */
void readIICEEPROM_2402C(void)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b084      	sub	sp, #16
 800ba58:	af04      	add	r7, sp, #16
	  HAL_I2C_Mem_Read(&hi2c2, ADDR_24LCxx_Read, 0, I2C_MEMADD_SIZE_16BIT,ReadBufferEEPROM,BufferSize, 1000);
 800ba5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ba5e:	9302      	str	r3, [sp, #8]
 800ba60:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ba64:	9301      	str	r3, [sp, #4]
 800ba66:	4b05      	ldr	r3, [pc, #20]	; (800ba7c <readIICEEPROM_2402C+0x28>)
 800ba68:	9300      	str	r3, [sp, #0]
 800ba6a:	2302      	movs	r3, #2
 800ba6c:	2200      	movs	r2, #0
 800ba6e:	21a1      	movs	r1, #161	; 0xa1
 800ba70:	4803      	ldr	r0, [pc, #12]	; (800ba80 <readIICEEPROM_2402C+0x2c>)
 800ba72:	f003 fd83 	bl	800f57c <HAL_I2C_Mem_Read>
}
 800ba76:	bf00      	nop
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}
 800ba7c:	200083b8 	.word	0x200083b8
 800ba80:	2000836c 	.word	0x2000836c

0800ba84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800ba84:	b5b0      	push	{r4, r5, r7, lr}
 800ba86:	b0a6      	sub	sp, #152	; 0x98
 800ba88:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800ba8a:	f002 fdd2 	bl	800e632 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800ba8e:	f000 f93f 	bl	800bd10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800ba92:	f000 fb23 	bl	800c0dc <MX_GPIO_Init>
  MX_DMA_Init();
 800ba96:	f000 fadf 	bl	800c058 <MX_DMA_Init>
  MX_SPI1_Init();
 800ba9a:	f000 fa6f 	bl	800bf7c <MX_SPI1_Init>
  MX_I2C1_Init();
 800ba9e:	f000 f9cf 	bl	800be40 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 800baa2:	f000 faa9 	bl	800bff8 <MX_USART6_UART_Init>
  MX_I2C2_Init();
 800baa6:	f000 fa0b 	bl	800bec0 <MX_I2C2_Init>
  MX_IWDG_Init();
 800baaa:	f000 fa49 	bl	800bf40 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart6, (uint8_t *)aRxBuffer, 10);
 800baae:	220a      	movs	r2, #10
 800bab0:	497e      	ldr	r1, [pc, #504]	; (800bcac <main+0x228>)
 800bab2:	487f      	ldr	r0, [pc, #508]	; (800bcb0 <main+0x22c>)
 800bab4:	f006 ff92 	bl	80129dc <HAL_UART_Receive_IT>
  __ASM volatile ("cpsie i" : : : "memory");
 800bab8:	b662      	cpsie	i
  __enable_irq();

  statisticDataSet = rawData;
 800baba:	4b7e      	ldr	r3, [pc, #504]	; (800bcb4 <main+0x230>)
 800babc:	4a7e      	ldr	r2, [pc, #504]	; (800bcb8 <main+0x234>)
 800babe:	601a      	str	r2, [r3, #0]
   dataLength = sizeof(dataRecive)/sizeof(float);
 800bac0:	4b7e      	ldr	r3, [pc, #504]	; (800bcbc <main+0x238>)
 800bac2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bac6:	601a      	str	r2, [r3, #0]

   //TODO: Initialize ADS1256 data buffer size
   ADS1256.data_index = 0;
 800bac8:	4b7d      	ldr	r3, [pc, #500]	; (800bcc0 <main+0x23c>)
 800baca:	2200      	movs	r2, #0
 800bacc:	601a      	str	r2, [r3, #0]
   ADS1256.data_length = dataLength;
 800bace:	4b7b      	ldr	r3, [pc, #492]	; (800bcbc <main+0x238>)
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	4a7b      	ldr	r2, [pc, #492]	; (800bcc0 <main+0x23c>)
 800bad4:	6053      	str	r3, [r2, #4]

  //TODO: Set freq band
	freqSettingValueList.range1.Max = 1650;
 800bad6:	4b7b      	ldr	r3, [pc, #492]	; (800bcc4 <main+0x240>)
 800bad8:	f240 6272 	movw	r2, #1650	; 0x672
 800badc:	601a      	str	r2, [r3, #0]
	freqSettingValueList.range1.Min = 20;
 800bade:	4b79      	ldr	r3, [pc, #484]	; (800bcc4 <main+0x240>)
 800bae0:	2214      	movs	r2, #20
 800bae2:	605a      	str	r2, [r3, #4]
	freqSettingValueList.range2.Max = 2600;
 800bae4:	4b77      	ldr	r3, [pc, #476]	; (800bcc4 <main+0x240>)
 800bae6:	f640 2228 	movw	r2, #2600	; 0xa28
 800baea:	609a      	str	r2, [r3, #8]
	freqSettingValueList.range2.Min = 2300;
 800baec:	4b75      	ldr	r3, [pc, #468]	; (800bcc4 <main+0x240>)
 800baee:	f640 02fc 	movw	r2, #2300	; 0x8fc
 800baf2:	60da      	str	r2, [r3, #12]
	freqSettingValueList.range3.Max = 3000;
 800baf4:	4b73      	ldr	r3, [pc, #460]	; (800bcc4 <main+0x240>)
 800baf6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800bafa:	611a      	str	r2, [r3, #16]
	freqSettingValueList.range3.Min = 1650;
 800bafc:	4b71      	ldr	r3, [pc, #452]	; (800bcc4 <main+0x240>)
 800bafe:	f240 6272 	movw	r2, #1650	; 0x672
 800bb02:	615a      	str	r2, [r3, #20]

   //TODO: Initialize Frequency range to collection to feature
   //F2B.f = 1.4567;

   //TODO: Initialize delay systick
   delay_init(216);
 800bb04:	20d8      	movs	r0, #216	; 0xd8
 800bb06:	f7ff feb9 	bl	800b87c <delay_init>
   TM_Delay_Init();
 800bb0a:	f7ff ff45 	bl	800b998 <TM_Delay_Init>

   readIICEEPROM_2402C();
 800bb0e:	f7ff ffa1 	bl	800ba54 <readIICEEPROM_2402C>
   //TODO: Reset ADS1256
   writeCMD(CMD_RESET);
 800bb12:	20fe      	movs	r0, #254	; 0xfe
 800bb14:	f7ff fb72 	bl	800b1fc <writeCMD>
   delay_ms(10);
 800bb18:	200a      	movs	r0, #10
 800bb1a:	f7ff fed7 	bl	800b8cc <delay_ms>
   TM_DelayMicros(1);
 800bb1e:	2001      	movs	r0, #1
 800bb20:	f7ff ff46 	bl	800b9b0 <TM_DelayMicros>

   //TODO: Initialize ADS1256 parameter (Buffer, PGA, Sampling rate)
   setBuffer();
 800bb24:	f7ff fc44 	bl	800b3b0 <setBuffer>
   setPGA(PGA_GAIN1);
 800bb28:	2000      	movs	r0, #0
 800bb2a:	f7ff fbbf 	bl	800b2ac <setPGA>
   setDataRate(DRATE_15000);
 800bb2e:	20e0      	movs	r0, #224	; 0xe0
 800bb30:	f7ff fb84 	bl	800b23c <setDataRate>

   //TODO: Read chip id
   id = readChipID();
 800bb34:	f7ff fbe6 	bl	800b304 <readChipID>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	461a      	mov	r2, r3
 800bb3c:	4b62      	ldr	r3, [pc, #392]	; (800bcc8 <main+0x244>)
 800bb3e:	701a      	strb	r2, [r3, #0]

   delay_ms(500);// wait for initialization
 800bb40:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bb44:	f7ff fec2 	bl	800b8cc <delay_ms>

   uint8_t  posChannels [4] = {AIN0, AIN2, AIN4, AIN6};
 800bb48:	4b60      	ldr	r3, [pc, #384]	; (800bccc <main+0x248>)
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   uint8_t  negChannels [4] = {AIN1, AIN3, AIN5, AIN7};
 800bb50:	4b5f      	ldr	r3, [pc, #380]	; (800bcd0 <main+0x24c>)
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

   //TODO: Set differential analog input channel.
   setDIFFChannel(posChannels[0], negChannels[0]);
 800bb58:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 800bb5c:	f897 2090 	ldrb.w	r2, [r7, #144]	; 0x90
 800bb60:	4611      	mov	r1, r2
 800bb62:	4618      	mov	r0, r3
 800bb64:	f7ff fb32 	bl	800b1cc <setDIFFChannel>
   delay_us(15);
 800bb68:	200f      	movs	r0, #15
 800bb6a:	f7ff fee3 	bl	800b934 <delay_us>
   writeCMD(CMD_SYNC);    // SYNC command
 800bb6e:	20fc      	movs	r0, #252	; 0xfc
 800bb70:	f7ff fb44 	bl	800b1fc <writeCMD>
   delay_us(10);
 800bb74:	200a      	movs	r0, #10
 800bb76:	f7ff fedd 	bl	800b934 <delay_us>
   writeCMD(CMD_WAKEUP);  // WAKEUP command
 800bb7a:	2000      	movs	r0, #0
 800bb7c:	f7ff fb3e 	bl	800b1fc <writeCMD>
   delay_us(15); // min delay: t11 = 4 * 1 / 7,68 Mhz = 0,52 micro sec
 800bb80:	200f      	movs	r0, #15
 800bb82:	f7ff fed7 	bl	800b934 <delay_us>



   //TODO: Set continuous mode.

	waitDRDY();
 800bb86:	f7ff fb9f 	bl	800b2c8 <waitDRDY>
	CS_0();
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	2110      	movs	r1, #16
 800bb8e:	4851      	ldr	r0, [pc, #324]	; (800bcd4 <main+0x250>)
 800bb90:	f003 fc18 	bl	800f3c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, RDATACcmdbuffer ,1,50);
 800bb94:	2332      	movs	r3, #50	; 0x32
 800bb96:	2201      	movs	r2, #1
 800bb98:	494f      	ldr	r1, [pc, #316]	; (800bcd8 <main+0x254>)
 800bb9a:	4850      	ldr	r0, [pc, #320]	; (800bcdc <main+0x258>)
 800bb9c:	f005 ff5a 	bl	8011a54 <HAL_SPI_Transmit>
	delay_ms(25); // min delay: t6 = 50 * 1/7.68 MHz = 6.5 microseconds
 800bba0:	2019      	movs	r0, #25
 800bba2:	f7ff fe93 	bl	800b8cc <delay_ms>
	ADS1256.data_startFlag = 1;
 800bba6:	4a46      	ldr	r2, [pc, #280]	; (800bcc0 <main+0x23c>)
 800bba8:	f244 0308 	movw	r3, #16392	; 0x4008
 800bbac:	4413      	add	r3, r2
 800bbae:	2201      	movs	r2, #1
 800bbb0:	701a      	strb	r2, [r3, #0]
	delay_us(1);
 800bbb2:	2001      	movs	r0, #1
 800bbb4:	f7ff febe 	bl	800b934 <delay_us>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of adcBinarySem */
  osSemaphoreDef(adcBinarySem);
 800bbb8:	2300      	movs	r3, #0
 800bbba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  adcBinarySemHandle = osSemaphoreCreate(osSemaphore(adcBinarySem), 1);
 800bbc4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800bbc8:	2101      	movs	r1, #1
 800bbca:	4618      	mov	r0, r3
 800bbcc:	f007 ff99 	bl	8013b02 <osSemaphoreCreate>
 800bbd0:	4602      	mov	r2, r0
 800bbd2:	4b43      	ldr	r3, [pc, #268]	; (800bce0 <main+0x25c>)
 800bbd4:	601a      	str	r2, [r3, #0]

  /* definition and creation of I2cBinarySem */
  osSemaphoreDef(I2cBinarySem);
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bbdc:	2300      	movs	r3, #0
 800bbde:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  I2cBinarySemHandle = osSemaphoreCreate(osSemaphore(I2cBinarySem), 1);
 800bbe2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800bbe6:	2101      	movs	r1, #1
 800bbe8:	4618      	mov	r0, r3
 800bbea:	f007 ff8a 	bl	8013b02 <osSemaphoreCreate>
 800bbee:	4602      	mov	r2, r0
 800bbf0:	4b3c      	ldr	r3, [pc, #240]	; (800bce4 <main+0x260>)
 800bbf2:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of adcQueue */
  osMessageQDef(adcQueue, 16, long);
 800bbf4:	4b3c      	ldr	r3, [pc, #240]	; (800bce8 <main+0x264>)
 800bbf6:	f107 0470 	add.w	r4, r7, #112	; 0x70
 800bbfa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bbfc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  adcQueueHandle = osMessageCreate(osMessageQ(adcQueue), NULL);
 800bc00:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800bc04:	2100      	movs	r1, #0
 800bc06:	4618      	mov	r0, r3
 800bc08:	f007 ffae 	bl	8013b68 <osMessageCreate>
 800bc0c:	4602      	mov	r2, r0
 800bc0e:	4b37      	ldr	r3, [pc, #220]	; (800bcec <main+0x268>)
 800bc10:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ADC_Task */
  osThreadDef(ADC_Task, ADC_Thread, osPriorityRealtime, 0, 200);
 800bc12:	4b37      	ldr	r3, [pc, #220]	; (800bcf0 <main+0x26c>)
 800bc14:	f107 0454 	add.w	r4, r7, #84	; 0x54
 800bc18:	461d      	mov	r5, r3
 800bc1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bc1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bc1e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800bc22:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ADC_TaskHandle = osThreadCreate(osThread(ADC_Task), NULL);
 800bc26:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800bc2a:	2100      	movs	r1, #0
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	f007 ff08 	bl	8013a42 <osThreadCreate>
 800bc32:	4602      	mov	r2, r0
 800bc34:	4b2f      	ldr	r3, [pc, #188]	; (800bcf4 <main+0x270>)
 800bc36:	601a      	str	r2, [r3, #0]

  /* definition and creation of FFT_Task */
  osThreadDef(FFT_Task, FFT_Thread, osPriorityHigh, 0, 400);
 800bc38:	4b2f      	ldr	r3, [pc, #188]	; (800bcf8 <main+0x274>)
 800bc3a:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800bc3e:	461d      	mov	r5, r3
 800bc40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bc42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bc44:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800bc48:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  FFT_TaskHandle = osThreadCreate(osThread(FFT_Task), NULL);
 800bc4c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800bc50:	2100      	movs	r1, #0
 800bc52:	4618      	mov	r0, r3
 800bc54:	f007 fef5 	bl	8013a42 <osThreadCreate>
 800bc58:	4602      	mov	r2, r0
 800bc5a:	4b28      	ldr	r3, [pc, #160]	; (800bcfc <main+0x278>)
 800bc5c:	601a      	str	r2, [r3, #0]

  /* definition and creation of LED_Task */
  osThreadDef(LED_Task, LED_Thread, osPriorityAboveNormal, 0, 200);
 800bc5e:	4b28      	ldr	r3, [pc, #160]	; (800bd00 <main+0x27c>)
 800bc60:	f107 041c 	add.w	r4, r7, #28
 800bc64:	461d      	mov	r5, r3
 800bc66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bc68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bc6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800bc6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LED_TaskHandle = osThreadCreate(osThread(LED_Task), NULL);
 800bc72:	f107 031c 	add.w	r3, r7, #28
 800bc76:	2100      	movs	r1, #0
 800bc78:	4618      	mov	r0, r3
 800bc7a:	f007 fee2 	bl	8013a42 <osThreadCreate>
 800bc7e:	4602      	mov	r2, r0
 800bc80:	4b20      	ldr	r3, [pc, #128]	; (800bd04 <main+0x280>)
 800bc82:	601a      	str	r2, [r3, #0]

  /* definition and creation of I2C_Task */
  osThreadDef(I2C_Task, I2C_Thread, osPriorityRealtime, 0, 200);
 800bc84:	4b20      	ldr	r3, [pc, #128]	; (800bd08 <main+0x284>)
 800bc86:	463c      	mov	r4, r7
 800bc88:	461d      	mov	r5, r3
 800bc8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bc8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bc8e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800bc92:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  I2C_TaskHandle = osThreadCreate(osThread(I2C_Task), NULL);
 800bc96:	463b      	mov	r3, r7
 800bc98:	2100      	movs	r1, #0
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	f007 fed1 	bl	8013a42 <osThreadCreate>
 800bca0:	4602      	mov	r2, r0
 800bca2:	4b1a      	ldr	r3, [pc, #104]	; (800bd0c <main+0x288>)
 800bca4:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800bca6:	f007 fec5 	bl	8013a34 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800bcaa:	e7fe      	b.n	800bcaa <main+0x226>
 800bcac:	20018780 	.word	0x20018780
 800bcb0:	20018700 	.word	0x20018700
 800bcb4:	200081a0 	.word	0x200081a0
 800bcb8:	2000c538 	.word	0x2000c538
 800bcbc:	20000334 	.word	0x20000334
 800bcc0:	20004088 	.word	0x20004088
 800bcc4:	200080cc 	.word	0x200080cc
 800bcc8:	20000314 	.word	0x20000314
 800bccc:	080165cc 	.word	0x080165cc
 800bcd0:	080165d0 	.word	0x080165d0
 800bcd4:	40020000 	.word	0x40020000
 800bcd8:	20000004 	.word	0x20000004
 800bcdc:	2001878c 	.word	0x2001878c
 800bce0:	200084bc 	.word	0x200084bc
 800bce4:	2001c8b8 	.word	0x2001c8b8
 800bce8:	080165d4 	.word	0x080165d4
 800bcec:	2000c530 	.word	0x2000c530
 800bcf0:	080165f0 	.word	0x080165f0
 800bcf4:	200084c8 	.word	0x200084c8
 800bcf8:	08016618 	.word	0x08016618
 800bcfc:	200084b8 	.word	0x200084b8
 800bd00:	08016640 	.word	0x08016640
 800bd04:	200084c4 	.word	0x200084c4
 800bd08:	08016668 	.word	0x08016668
 800bd0c:	2000c52c 	.word	0x2000c52c

0800bd10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800bd10:	b580      	push	{r7, lr}
 800bd12:	b0b8      	sub	sp, #224	; 0xe0
 800bd14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800bd16:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800bd1a:	2234      	movs	r2, #52	; 0x34
 800bd1c:	2100      	movs	r1, #0
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f00a fb89 	bl	8016436 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800bd24:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800bd28:	2200      	movs	r2, #0
 800bd2a:	601a      	str	r2, [r3, #0]
 800bd2c:	605a      	str	r2, [r3, #4]
 800bd2e:	609a      	str	r2, [r3, #8]
 800bd30:	60da      	str	r2, [r3, #12]
 800bd32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800bd34:	f107 0308 	add.w	r3, r7, #8
 800bd38:	2290      	movs	r2, #144	; 0x90
 800bd3a:	2100      	movs	r1, #0
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	f00a fb7a 	bl	8016436 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800bd42:	4b3d      	ldr	r3, [pc, #244]	; (800be38 <SystemClock_Config+0x128>)
 800bd44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd46:	4a3c      	ldr	r2, [pc, #240]	; (800be38 <SystemClock_Config+0x128>)
 800bd48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bd4c:	6413      	str	r3, [r2, #64]	; 0x40
 800bd4e:	4b3a      	ldr	r3, [pc, #232]	; (800be38 <SystemClock_Config+0x128>)
 800bd50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bd56:	607b      	str	r3, [r7, #4]
 800bd58:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800bd5a:	4b38      	ldr	r3, [pc, #224]	; (800be3c <SystemClock_Config+0x12c>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	4a37      	ldr	r2, [pc, #220]	; (800be3c <SystemClock_Config+0x12c>)
 800bd60:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800bd64:	6013      	str	r3, [r2, #0]
 800bd66:	4b35      	ldr	r3, [pc, #212]	; (800be3c <SystemClock_Config+0x12c>)
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800bd6e:	603b      	str	r3, [r7, #0]
 800bd70:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800bd72:	230a      	movs	r3, #10
 800bd74:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800bd78:	2301      	movs	r3, #1
 800bd7a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800bd7e:	2310      	movs	r3, #16
 800bd80:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800bd84:	2301      	movs	r3, #1
 800bd86:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800bd8a:	2302      	movs	r3, #2
 800bd8c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800bd90:	2300      	movs	r3, #0
 800bd92:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 800bd96:	2308      	movs	r3, #8
 800bd98:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 800bd9c:	23d8      	movs	r3, #216	; 0xd8
 800bd9e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800bda2:	2302      	movs	r3, #2
 800bda4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800bda8:	2302      	movs	r3, #2
 800bdaa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800bdae:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	f004 fcf2 	bl	801079c <HAL_RCC_OscConfig>
 800bdb8:	4603      	mov	r3, r0
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d001      	beq.n	800bdc2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800bdbe:	f000 fdd3 	bl	800c968 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800bdc2:	f004 fc9b 	bl	80106fc <HAL_PWREx_EnableOverDrive>
 800bdc6:	4603      	mov	r3, r0
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d001      	beq.n	800bdd0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800bdcc:	f000 fdcc 	bl	800c968 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800bdd0:	230f      	movs	r3, #15
 800bdd2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800bdd6:	2302      	movs	r3, #2
 800bdd8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800bddc:	2300      	movs	r3, #0
 800bdde:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800bde2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800bde6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800bdea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bdee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800bdf2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800bdf6:	2107      	movs	r1, #7
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	f004 ff7d 	bl	8010cf8 <HAL_RCC_ClockConfig>
 800bdfe:	4603      	mov	r3, r0
 800be00:	2b00      	cmp	r3, #0
 800be02:	d001      	beq.n	800be08 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 800be04:	f000 fdb0 	bl	800c968 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6|RCC_PERIPHCLK_I2C1
 800be08:	f44f 4348 	mov.w	r3, #51200	; 0xc800
 800be0c:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_I2C2;
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 800be0e:	2300      	movs	r3, #0
 800be10:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800be12:	2300      	movs	r3, #0
 800be14:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800be16:	2300      	movs	r3, #0
 800be18:	673b      	str	r3, [r7, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800be1a:	f107 0308 	add.w	r3, r7, #8
 800be1e:	4618      	mov	r0, r3
 800be20:	f005 f960 	bl	80110e4 <HAL_RCCEx_PeriphCLKConfig>
 800be24:	4603      	mov	r3, r0
 800be26:	2b00      	cmp	r3, #0
 800be28:	d001      	beq.n	800be2e <SystemClock_Config+0x11e>
  {
    Error_Handler();
 800be2a:	f000 fd9d 	bl	800c968 <Error_Handler>
  }
}
 800be2e:	bf00      	nop
 800be30:	37e0      	adds	r7, #224	; 0xe0
 800be32:	46bd      	mov	sp, r7
 800be34:	bd80      	pop	{r7, pc}
 800be36:	bf00      	nop
 800be38:	40023800 	.word	0x40023800
 800be3c:	40007000 	.word	0x40007000

0800be40 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800be40:	b580      	push	{r7, lr}
 800be42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800be44:	4b1b      	ldr	r3, [pc, #108]	; (800beb4 <MX_I2C1_Init+0x74>)
 800be46:	4a1c      	ldr	r2, [pc, #112]	; (800beb8 <MX_I2C1_Init+0x78>)
 800be48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 800be4a:	4b1a      	ldr	r3, [pc, #104]	; (800beb4 <MX_I2C1_Init+0x74>)
 800be4c:	4a1b      	ldr	r2, [pc, #108]	; (800bebc <MX_I2C1_Init+0x7c>)
 800be4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 4;
 800be50:	4b18      	ldr	r3, [pc, #96]	; (800beb4 <MX_I2C1_Init+0x74>)
 800be52:	2204      	movs	r2, #4
 800be54:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800be56:	4b17      	ldr	r3, [pc, #92]	; (800beb4 <MX_I2C1_Init+0x74>)
 800be58:	2201      	movs	r2, #1
 800be5a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800be5c:	4b15      	ldr	r3, [pc, #84]	; (800beb4 <MX_I2C1_Init+0x74>)
 800be5e:	2200      	movs	r2, #0
 800be60:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800be62:	4b14      	ldr	r3, [pc, #80]	; (800beb4 <MX_I2C1_Init+0x74>)
 800be64:	2200      	movs	r2, #0
 800be66:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800be68:	4b12      	ldr	r3, [pc, #72]	; (800beb4 <MX_I2C1_Init+0x74>)
 800be6a:	2200      	movs	r2, #0
 800be6c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_ENABLE;
 800be6e:	4b11      	ldr	r3, [pc, #68]	; (800beb4 <MX_I2C1_Init+0x74>)
 800be70:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800be74:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800be76:	4b0f      	ldr	r3, [pc, #60]	; (800beb4 <MX_I2C1_Init+0x74>)
 800be78:	2200      	movs	r2, #0
 800be7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800be7c:	480d      	ldr	r0, [pc, #52]	; (800beb4 <MX_I2C1_Init+0x74>)
 800be7e:	f003 faed 	bl	800f45c <HAL_I2C_Init>
 800be82:	4603      	mov	r3, r0
 800be84:	2b00      	cmp	r3, #0
 800be86:	d001      	beq.n	800be8c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800be88:	f000 fd6e 	bl	800c968 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800be8c:	2100      	movs	r1, #0
 800be8e:	4809      	ldr	r0, [pc, #36]	; (800beb4 <MX_I2C1_Init+0x74>)
 800be90:	f004 fb47 	bl	8010522 <HAL_I2CEx_ConfigAnalogFilter>
 800be94:	4603      	mov	r3, r0
 800be96:	2b00      	cmp	r3, #0
 800be98:	d001      	beq.n	800be9e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800be9a:	f000 fd65 	bl	800c968 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800be9e:	2100      	movs	r1, #0
 800bea0:	4804      	ldr	r0, [pc, #16]	; (800beb4 <MX_I2C1_Init+0x74>)
 800bea2:	f004 fb89 	bl	80105b8 <HAL_I2CEx_ConfigDigitalFilter>
 800bea6:	4603      	mov	r3, r0
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d001      	beq.n	800beb0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800beac:	f000 fd5c 	bl	800c968 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800beb0:	bf00      	nop
 800beb2:	bd80      	pop	{r7, pc}
 800beb4:	20008310 	.word	0x20008310
 800beb8:	40005400 	.word	0x40005400
 800bebc:	20404768 	.word	0x20404768

0800bec0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800bec0:	b580      	push	{r7, lr}
 800bec2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800bec4:	4b1b      	ldr	r3, [pc, #108]	; (800bf34 <MX_I2C2_Init+0x74>)
 800bec6:	4a1c      	ldr	r2, [pc, #112]	; (800bf38 <MX_I2C2_Init+0x78>)
 800bec8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20404768;
 800beca:	4b1a      	ldr	r3, [pc, #104]	; (800bf34 <MX_I2C2_Init+0x74>)
 800becc:	4a1b      	ldr	r2, [pc, #108]	; (800bf3c <MX_I2C2_Init+0x7c>)
 800bece:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 8;
 800bed0:	4b18      	ldr	r3, [pc, #96]	; (800bf34 <MX_I2C2_Init+0x74>)
 800bed2:	2208      	movs	r2, #8
 800bed4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800bed6:	4b17      	ldr	r3, [pc, #92]	; (800bf34 <MX_I2C2_Init+0x74>)
 800bed8:	2201      	movs	r2, #1
 800beda:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800bedc:	4b15      	ldr	r3, [pc, #84]	; (800bf34 <MX_I2C2_Init+0x74>)
 800bede:	2200      	movs	r2, #0
 800bee0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800bee2:	4b14      	ldr	r3, [pc, #80]	; (800bf34 <MX_I2C2_Init+0x74>)
 800bee4:	2200      	movs	r2, #0
 800bee6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800bee8:	4b12      	ldr	r3, [pc, #72]	; (800bf34 <MX_I2C2_Init+0x74>)
 800beea:	2200      	movs	r2, #0
 800beec:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_ENABLE;
 800beee:	4b11      	ldr	r3, [pc, #68]	; (800bf34 <MX_I2C2_Init+0x74>)
 800bef0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800bef4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800bef6:	4b0f      	ldr	r3, [pc, #60]	; (800bf34 <MX_I2C2_Init+0x74>)
 800bef8:	2200      	movs	r2, #0
 800befa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800befc:	480d      	ldr	r0, [pc, #52]	; (800bf34 <MX_I2C2_Init+0x74>)
 800befe:	f003 faad 	bl	800f45c <HAL_I2C_Init>
 800bf02:	4603      	mov	r3, r0
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d001      	beq.n	800bf0c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800bf08:	f000 fd2e 	bl	800c968 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800bf0c:	2100      	movs	r1, #0
 800bf0e:	4809      	ldr	r0, [pc, #36]	; (800bf34 <MX_I2C2_Init+0x74>)
 800bf10:	f004 fb07 	bl	8010522 <HAL_I2CEx_ConfigAnalogFilter>
 800bf14:	4603      	mov	r3, r0
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d001      	beq.n	800bf1e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800bf1a:	f000 fd25 	bl	800c968 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800bf1e:	2100      	movs	r1, #0
 800bf20:	4804      	ldr	r0, [pc, #16]	; (800bf34 <MX_I2C2_Init+0x74>)
 800bf22:	f004 fb49 	bl	80105b8 <HAL_I2CEx_ConfigDigitalFilter>
 800bf26:	4603      	mov	r3, r0
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d001      	beq.n	800bf30 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 800bf2c:	f000 fd1c 	bl	800c968 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800bf30:	bf00      	nop
 800bf32:	bd80      	pop	{r7, pc}
 800bf34:	2000836c 	.word	0x2000836c
 800bf38:	40005800 	.word	0x40005800
 800bf3c:	20404768 	.word	0x20404768

0800bf40 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800bf40:	b580      	push	{r7, lr}
 800bf42:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800bf44:	4b0b      	ldr	r3, [pc, #44]	; (800bf74 <MX_IWDG_Init+0x34>)
 800bf46:	4a0c      	ldr	r2, [pc, #48]	; (800bf78 <MX_IWDG_Init+0x38>)
 800bf48:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 800bf4a:	4b0a      	ldr	r3, [pc, #40]	; (800bf74 <MX_IWDG_Init+0x34>)
 800bf4c:	2203      	movs	r2, #3
 800bf4e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 800bf50:	4b08      	ldr	r3, [pc, #32]	; (800bf74 <MX_IWDG_Init+0x34>)
 800bf52:	f640 72ff 	movw	r2, #4095	; 0xfff
 800bf56:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 3096;
 800bf58:	4b06      	ldr	r3, [pc, #24]	; (800bf74 <MX_IWDG_Init+0x34>)
 800bf5a:	f640 4218 	movw	r2, #3096	; 0xc18
 800bf5e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800bf60:	4804      	ldr	r0, [pc, #16]	; (800bf74 <MX_IWDG_Init+0x34>)
 800bf62:	f004 fb75 	bl	8010650 <HAL_IWDG_Init>
 800bf66:	4603      	mov	r3, r0
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d001      	beq.n	800bf70 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 800bf6c:	f000 fcfc 	bl	800c968 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800bf70:	bf00      	nop
 800bf72:	bd80      	pop	{r7, pc}
 800bf74:	2000835c 	.word	0x2000835c
 800bf78:	40003000 	.word	0x40003000

0800bf7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800bf7c:	b580      	push	{r7, lr}
 800bf7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800bf80:	4b1b      	ldr	r3, [pc, #108]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bf82:	4a1c      	ldr	r2, [pc, #112]	; (800bff4 <MX_SPI1_Init+0x78>)
 800bf84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800bf86:	4b1a      	ldr	r3, [pc, #104]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bf88:	f44f 7282 	mov.w	r2, #260	; 0x104
 800bf8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800bf8e:	4b18      	ldr	r3, [pc, #96]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bf90:	2200      	movs	r2, #0
 800bf92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800bf94:	4b16      	ldr	r3, [pc, #88]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bf96:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800bf9a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800bf9c:	4b14      	ldr	r3, [pc, #80]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800bfa2:	4b13      	ldr	r3, [pc, #76]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bfa4:	2201      	movs	r2, #1
 800bfa6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800bfa8:	4b11      	ldr	r3, [pc, #68]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bfaa:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bfae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800bfb0:	4b0f      	ldr	r3, [pc, #60]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bfb2:	2228      	movs	r2, #40	; 0x28
 800bfb4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800bfb6:	4b0e      	ldr	r3, [pc, #56]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bfb8:	2200      	movs	r2, #0
 800bfba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800bfbc:	4b0c      	ldr	r3, [pc, #48]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bfc2:	4b0b      	ldr	r3, [pc, #44]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bfc4:	2200      	movs	r2, #0
 800bfc6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800bfc8:	4b09      	ldr	r3, [pc, #36]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bfca:	2207      	movs	r2, #7
 800bfcc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800bfce:	4b08      	ldr	r3, [pc, #32]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800bfd4:	4b06      	ldr	r3, [pc, #24]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bfd6:	2200      	movs	r2, #0
 800bfd8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800bfda:	4805      	ldr	r0, [pc, #20]	; (800bff0 <MX_SPI1_Init+0x74>)
 800bfdc:	f005 fca8 	bl	8011930 <HAL_SPI_Init>
 800bfe0:	4603      	mov	r3, r0
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d001      	beq.n	800bfea <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800bfe6:	f000 fcbf 	bl	800c968 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800bfea:	bf00      	nop
 800bfec:	bd80      	pop	{r7, pc}
 800bfee:	bf00      	nop
 800bff0:	2001878c 	.word	0x2001878c
 800bff4:	40013000 	.word	0x40013000

0800bff8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800bffc:	4b14      	ldr	r3, [pc, #80]	; (800c050 <MX_USART6_UART_Init+0x58>)
 800bffe:	4a15      	ldr	r2, [pc, #84]	; (800c054 <MX_USART6_UART_Init+0x5c>)
 800c000:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800c002:	4b13      	ldr	r3, [pc, #76]	; (800c050 <MX_USART6_UART_Init+0x58>)
 800c004:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800c008:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800c00a:	4b11      	ldr	r3, [pc, #68]	; (800c050 <MX_USART6_UART_Init+0x58>)
 800c00c:	2200      	movs	r2, #0
 800c00e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800c010:	4b0f      	ldr	r3, [pc, #60]	; (800c050 <MX_USART6_UART_Init+0x58>)
 800c012:	2200      	movs	r2, #0
 800c014:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800c016:	4b0e      	ldr	r3, [pc, #56]	; (800c050 <MX_USART6_UART_Init+0x58>)
 800c018:	2200      	movs	r2, #0
 800c01a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800c01c:	4b0c      	ldr	r3, [pc, #48]	; (800c050 <MX_USART6_UART_Init+0x58>)
 800c01e:	220c      	movs	r2, #12
 800c020:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800c022:	4b0b      	ldr	r3, [pc, #44]	; (800c050 <MX_USART6_UART_Init+0x58>)
 800c024:	2200      	movs	r2, #0
 800c026:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800c028:	4b09      	ldr	r3, [pc, #36]	; (800c050 <MX_USART6_UART_Init+0x58>)
 800c02a:	2200      	movs	r2, #0
 800c02c:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800c02e:	4b08      	ldr	r3, [pc, #32]	; (800c050 <MX_USART6_UART_Init+0x58>)
 800c030:	2200      	movs	r2, #0
 800c032:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800c034:	4b06      	ldr	r3, [pc, #24]	; (800c050 <MX_USART6_UART_Init+0x58>)
 800c036:	2200      	movs	r2, #0
 800c038:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800c03a:	4805      	ldr	r0, [pc, #20]	; (800c050 <MX_USART6_UART_Init+0x58>)
 800c03c:	f006 fc7f 	bl	801293e <HAL_UART_Init>
 800c040:	4603      	mov	r3, r0
 800c042:	2b00      	cmp	r3, #0
 800c044:	d001      	beq.n	800c04a <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800c046:	f000 fc8f 	bl	800c968 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800c04a:	bf00      	nop
 800c04c:	bd80      	pop	{r7, pc}
 800c04e:	bf00      	nop
 800c050:	20018700 	.word	0x20018700
 800c054:	40011400 	.word	0x40011400

0800c058 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b082      	sub	sp, #8
 800c05c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800c05e:	4b1e      	ldr	r3, [pc, #120]	; (800c0d8 <MX_DMA_Init+0x80>)
 800c060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c062:	4a1d      	ldr	r2, [pc, #116]	; (800c0d8 <MX_DMA_Init+0x80>)
 800c064:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c068:	6313      	str	r3, [r2, #48]	; 0x30
 800c06a:	4b1b      	ldr	r3, [pc, #108]	; (800c0d8 <MX_DMA_Init+0x80>)
 800c06c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c06e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c072:	607b      	str	r3, [r7, #4]
 800c074:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c076:	4b18      	ldr	r3, [pc, #96]	; (800c0d8 <MX_DMA_Init+0x80>)
 800c078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c07a:	4a17      	ldr	r2, [pc, #92]	; (800c0d8 <MX_DMA_Init+0x80>)
 800c07c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c080:	6313      	str	r3, [r2, #48]	; 0x30
 800c082:	4b15      	ldr	r3, [pc, #84]	; (800c0d8 <MX_DMA_Init+0x80>)
 800c084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c086:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c08a:	603b      	str	r3, [r7, #0]
 800c08c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 800c08e:	2200      	movs	r2, #0
 800c090:	2105      	movs	r1, #5
 800c092:	2011      	movs	r0, #17
 800c094:	f002 fc05 	bl	800e8a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800c098:	2011      	movs	r0, #17
 800c09a:	f002 fc1e 	bl	800e8da <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800c09e:	2200      	movs	r2, #0
 800c0a0:	2105      	movs	r1, #5
 800c0a2:	2038      	movs	r0, #56	; 0x38
 800c0a4:	f002 fbfd 	bl	800e8a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800c0a8:	2038      	movs	r0, #56	; 0x38
 800c0aa:	f002 fc16 	bl	800e8da <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	2105      	movs	r1, #5
 800c0b2:	203b      	movs	r0, #59	; 0x3b
 800c0b4:	f002 fbf5 	bl	800e8a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800c0b8:	203b      	movs	r0, #59	; 0x3b
 800c0ba:	f002 fc0e 	bl	800e8da <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 800c0be:	2200      	movs	r2, #0
 800c0c0:	2105      	movs	r1, #5
 800c0c2:	2045      	movs	r0, #69	; 0x45
 800c0c4:	f002 fbed 	bl	800e8a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800c0c8:	2045      	movs	r0, #69	; 0x45
 800c0ca:	f002 fc06 	bl	800e8da <HAL_NVIC_EnableIRQ>

}
 800c0ce:	bf00      	nop
 800c0d0:	3708      	adds	r7, #8
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	bd80      	pop	{r7, pc}
 800c0d6:	bf00      	nop
 800c0d8:	40023800 	.word	0x40023800

0800c0dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b08a      	sub	sp, #40	; 0x28
 800c0e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c0e2:	f107 0314 	add.w	r3, r7, #20
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	601a      	str	r2, [r3, #0]
 800c0ea:	605a      	str	r2, [r3, #4]
 800c0ec:	609a      	str	r2, [r3, #8]
 800c0ee:	60da      	str	r2, [r3, #12]
 800c0f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800c0f2:	4b38      	ldr	r3, [pc, #224]	; (800c1d4 <MX_GPIO_Init+0xf8>)
 800c0f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0f6:	4a37      	ldr	r2, [pc, #220]	; (800c1d4 <MX_GPIO_Init+0xf8>)
 800c0f8:	f043 0301 	orr.w	r3, r3, #1
 800c0fc:	6313      	str	r3, [r2, #48]	; 0x30
 800c0fe:	4b35      	ldr	r3, [pc, #212]	; (800c1d4 <MX_GPIO_Init+0xf8>)
 800c100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c102:	f003 0301 	and.w	r3, r3, #1
 800c106:	613b      	str	r3, [r7, #16]
 800c108:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800c10a:	4b32      	ldr	r3, [pc, #200]	; (800c1d4 <MX_GPIO_Init+0xf8>)
 800c10c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c10e:	4a31      	ldr	r2, [pc, #196]	; (800c1d4 <MX_GPIO_Init+0xf8>)
 800c110:	f043 0302 	orr.w	r3, r3, #2
 800c114:	6313      	str	r3, [r2, #48]	; 0x30
 800c116:	4b2f      	ldr	r3, [pc, #188]	; (800c1d4 <MX_GPIO_Init+0xf8>)
 800c118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c11a:	f003 0302 	and.w	r3, r3, #2
 800c11e:	60fb      	str	r3, [r7, #12]
 800c120:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c122:	4b2c      	ldr	r3, [pc, #176]	; (800c1d4 <MX_GPIO_Init+0xf8>)
 800c124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c126:	4a2b      	ldr	r2, [pc, #172]	; (800c1d4 <MX_GPIO_Init+0xf8>)
 800c128:	f043 0308 	orr.w	r3, r3, #8
 800c12c:	6313      	str	r3, [r2, #48]	; 0x30
 800c12e:	4b29      	ldr	r3, [pc, #164]	; (800c1d4 <MX_GPIO_Init+0xf8>)
 800c130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c132:	f003 0308 	and.w	r3, r3, #8
 800c136:	60bb      	str	r3, [r7, #8]
 800c138:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c13a:	4b26      	ldr	r3, [pc, #152]	; (800c1d4 <MX_GPIO_Init+0xf8>)
 800c13c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c13e:	4a25      	ldr	r2, [pc, #148]	; (800c1d4 <MX_GPIO_Init+0xf8>)
 800c140:	f043 0304 	orr.w	r3, r3, #4
 800c144:	6313      	str	r3, [r2, #48]	; 0x30
 800c146:	4b23      	ldr	r3, [pc, #140]	; (800c1d4 <MX_GPIO_Init+0xf8>)
 800c148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c14a:	f003 0304 	and.w	r3, r3, #4
 800c14e:	607b      	str	r3, [r7, #4]
 800c150:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800c152:	2200      	movs	r2, #0
 800c154:	2110      	movs	r1, #16
 800c156:	4820      	ldr	r0, [pc, #128]	; (800c1d8 <MX_GPIO_Init+0xfc>)
 800c158:	f003 f934 	bl	800f3c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800c15c:	2200      	movs	r2, #0
 800c15e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800c162:	481e      	ldr	r0, [pc, #120]	; (800c1dc <MX_GPIO_Init+0x100>)
 800c164:	f003 f92e 	bl	800f3c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800c168:	2308      	movs	r3, #8
 800c16a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800c16c:	4b1c      	ldr	r3, [pc, #112]	; (800c1e0 <MX_GPIO_Init+0x104>)
 800c16e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c170:	2300      	movs	r3, #0
 800c172:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c174:	f107 0314 	add.w	r3, r7, #20
 800c178:	4619      	mov	r1, r3
 800c17a:	4817      	ldr	r0, [pc, #92]	; (800c1d8 <MX_GPIO_Init+0xfc>)
 800c17c:	f002 ff60 	bl	800f040 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800c180:	2310      	movs	r3, #16
 800c182:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c184:	2301      	movs	r3, #1
 800c186:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c188:	2301      	movs	r3, #1
 800c18a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c18c:	2303      	movs	r3, #3
 800c18e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c190:	f107 0314 	add.w	r3, r7, #20
 800c194:	4619      	mov	r1, r3
 800c196:	4810      	ldr	r0, [pc, #64]	; (800c1d8 <MX_GPIO_Init+0xfc>)
 800c198:	f002 ff52 	bl	800f040 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800c19c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800c1a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c1a2:	2301      	movs	r3, #1
 800c1a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c1ae:	f107 0314 	add.w	r3, r7, #20
 800c1b2:	4619      	mov	r1, r3
 800c1b4:	4809      	ldr	r0, [pc, #36]	; (800c1dc <MX_GPIO_Init+0x100>)
 800c1b6:	f002 ff43 	bl	800f040 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	2105      	movs	r1, #5
 800c1be:	2009      	movs	r0, #9
 800c1c0:	f002 fb6f 	bl	800e8a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800c1c4:	2009      	movs	r0, #9
 800c1c6:	f002 fb88 	bl	800e8da <HAL_NVIC_EnableIRQ>

}
 800c1ca:	bf00      	nop
 800c1cc:	3728      	adds	r7, #40	; 0x28
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	bd80      	pop	{r7, pc}
 800c1d2:	bf00      	nop
 800c1d4:	40023800 	.word	0x40023800
 800c1d8:	40020000 	.word	0x40020000
 800c1dc:	40020c00 	.word	0x40020c00
 800c1e0:	10210000 	.word	0x10210000

0800c1e4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800c1e4:	b580      	push	{r7, lr}
 800c1e6:	b084      	sub	sp, #16
 800c1e8:	af00      	add	r7, sp, #0
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == GPIO_PIN_3 && id == 3 && ADS1256.data_startFlag == 1 && I2cC.i2cRecive == 0)
 800c1ee:	88fb      	ldrh	r3, [r7, #6]
 800c1f0:	2b08      	cmp	r3, #8
 800c1f2:	d126      	bne.n	800c242 <HAL_GPIO_EXTI_Callback+0x5e>
 800c1f4:	4b15      	ldr	r3, [pc, #84]	; (800c24c <HAL_GPIO_EXTI_Callback+0x68>)
 800c1f6:	781b      	ldrb	r3, [r3, #0]
 800c1f8:	2b03      	cmp	r3, #3
 800c1fa:	d122      	bne.n	800c242 <HAL_GPIO_EXTI_Callback+0x5e>
 800c1fc:	4a14      	ldr	r2, [pc, #80]	; (800c250 <HAL_GPIO_EXTI_Callback+0x6c>)
 800c1fe:	f244 0308 	movw	r3, #16392	; 0x4008
 800c202:	4413      	add	r3, r2
 800c204:	781b      	ldrb	r3, [r3, #0]
 800c206:	2b01      	cmp	r3, #1
 800c208:	d11b      	bne.n	800c242 <HAL_GPIO_EXTI_Callback+0x5e>
 800c20a:	4b12      	ldr	r3, [pc, #72]	; (800c254 <HAL_GPIO_EXTI_Callback+0x70>)
 800c20c:	781b      	ldrb	r3, [r3, #0]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d117      	bne.n	800c242 <HAL_GPIO_EXTI_Callback+0x5e>


		    /* The xHigherPriorityTaskWoken parameter must be initialized to pdFALSE because it will get set to pdTRUE inside the interrupt-safe API function if a context switch is required. */

		BaseType_t xHigherPriorityTaskWoken;
		xHigherPriorityTaskWoken = pdFALSE;
 800c212:	2300      	movs	r3, #0
 800c214:	60fb      	str	r3, [r7, #12]
		xSemaphoreGiveFromISR(adcBinarySemHandle,&xHigherPriorityTaskWoken);
 800c216:	4b10      	ldr	r3, [pc, #64]	; (800c258 <HAL_GPIO_EXTI_Callback+0x74>)
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	f107 020c 	add.w	r2, r7, #12
 800c21e:	4611      	mov	r1, r2
 800c220:	4618      	mov	r0, r3
 800c222:	f007 ffc9 	bl	80141b8 <xQueueGiveFromISR>

		if(xHigherPriorityTaskWoken == pdTRUE)
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	2b01      	cmp	r3, #1
 800c22a:	d10a      	bne.n	800c242 <HAL_GPIO_EXTI_Callback+0x5e>
		{
			portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d007      	beq.n	800c242 <HAL_GPIO_EXTI_Callback+0x5e>
 800c232:	4b0a      	ldr	r3, [pc, #40]	; (800c25c <HAL_GPIO_EXTI_Callback+0x78>)
 800c234:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c238:	601a      	str	r2, [r3, #0]
 800c23a:	f3bf 8f4f 	dsb	sy
 800c23e:	f3bf 8f6f 	isb	sy
		}

	}
}
 800c242:	bf00      	nop
 800c244:	3710      	adds	r7, #16
 800c246:	46bd      	mov	sp, r7
 800c248:	bd80      	pop	{r7, pc}
 800c24a:	bf00      	nop
 800c24c:	20000314 	.word	0x20000314
 800c250:	20004088 	.word	0x20004088
 800c254:	200187f0 	.word	0x200187f0
 800c258:	200084bc 	.word	0x200084bc
 800c25c:	e000ed04 	.word	0xe000ed04

0800c260 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800c260:	b580      	push	{r7, lr}
 800c262:	b082      	sub	sp, #8
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  //if(aRxBuffer[5] == '2' & aRxBuffer[6]=='4' & aRxBuffer[7]=='4')
  //{
  USARTBLE.IAPflag =1;
 800c268:	4b09      	ldr	r3, [pc, #36]	; (800c290 <HAL_UART_RxCpltCallback+0x30>)
 800c26a:	2201      	movs	r2, #1
 800c26c:	705a      	strb	r2, [r3, #1]
  USARTBLE.sendflag = 0;
 800c26e:	4b08      	ldr	r3, [pc, #32]	; (800c290 <HAL_UART_RxCpltCallback+0x30>)
 800c270:	2200      	movs	r2, #0
 800c272:	701a      	strb	r2, [r3, #0]
  BLE_USART(huart, &statistic_value);
 800c274:	4907      	ldr	r1, [pc, #28]	; (800c294 <HAL_UART_RxCpltCallback+0x34>)
 800c276:	6878      	ldr	r0, [r7, #4]
 800c278:	f7ff f8d6 	bl	800b428 <BLE_USART>
  HAL_UART_Receive_IT(huart, (uint8_t *)aRxBuffer, 10);
 800c27c:	220a      	movs	r2, #10
 800c27e:	4906      	ldr	r1, [pc, #24]	; (800c298 <HAL_UART_RxCpltCallback+0x38>)
 800c280:	6878      	ldr	r0, [r7, #4]
 800c282:	f006 fbab 	bl	80129dc <HAL_UART_Receive_IT>
}
 800c286:	bf00      	nop
 800c288:	3708      	adds	r7, #8
 800c28a:	46bd      	mov	sp, r7
 800c28c:	bd80      	pop	{r7, pc}
 800c28e:	bf00      	nop
 800c290:	20010540 	.word	0x20010540
 800c294:	200080e4 	.word	0x200080e4
 800c298:	20018780 	.word	0x20018780

0800c29c <ADC_Thread>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_ADC_Thread */
void ADC_Thread(void const * argument)
{
 800c29c:	b580      	push	{r7, lr}
 800c29e:	b084      	sub	sp, #16
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  const TickType_t xMaxExpectedBlockTime = pdMS_TO_TICKS( 500 );
 800c2a4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800c2a8:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
		 if( xSemaphoreTake( adcBinarySemHandle, xMaxExpectedBlockTime ) == pdPASS && I2cC.i2cRecive == 0){
 800c2aa:	4b41      	ldr	r3, [pc, #260]	; (800c3b0 <ADC_Thread+0x114>)
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	68f9      	ldr	r1, [r7, #12]
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	f008 f8f5 	bl	80144a0 <xQueueSemaphoreTake>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	2b01      	cmp	r3, #1
 800c2ba:	d1f6      	bne.n	800c2aa <ADC_Thread+0xe>
 800c2bc:	4b3d      	ldr	r3, [pc, #244]	; (800c3b4 <ADC_Thread+0x118>)
 800c2be:	781b      	ldrb	r3, [r3, #0]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d1f2      	bne.n	800c2aa <ADC_Thread+0xe>
				HAL_SPI_TransmitReceive_DMA(&hspi1,RDATACsend_data,Databuffer,3);
 800c2c4:	2303      	movs	r3, #3
 800c2c6:	4a3c      	ldr	r2, [pc, #240]	; (800c3b8 <ADC_Thread+0x11c>)
 800c2c8:	493c      	ldr	r1, [pc, #240]	; (800c3bc <ADC_Thread+0x120>)
 800c2ca:	483d      	ldr	r0, [pc, #244]	; (800c3c0 <ADC_Thread+0x124>)
 800c2cc:	f005 ff3c 	bl	8012148 <HAL_SPI_TransmitReceive_DMA>

						// construct 24 bit value
				read  = ((int32_t)Databuffer[0] << 16) & 0x00FF0000;
 800c2d0:	4b39      	ldr	r3, [pc, #228]	; (800c3b8 <ADC_Thread+0x11c>)
 800c2d2:	781b      	ldrb	r3, [r3, #0]
 800c2d4:	041b      	lsls	r3, r3, #16
 800c2d6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c2da:	4a3a      	ldr	r2, [pc, #232]	; (800c3c4 <ADC_Thread+0x128>)
 800c2dc:	6013      	str	r3, [r2, #0]
				read |= ((int32_t)Databuffer[1] << 8);
 800c2de:	4b36      	ldr	r3, [pc, #216]	; (800c3b8 <ADC_Thread+0x11c>)
 800c2e0:	785b      	ldrb	r3, [r3, #1]
 800c2e2:	021a      	lsls	r2, r3, #8
 800c2e4:	4b37      	ldr	r3, [pc, #220]	; (800c3c4 <ADC_Thread+0x128>)
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	4313      	orrs	r3, r2
 800c2ea:	4a36      	ldr	r2, [pc, #216]	; (800c3c4 <ADC_Thread+0x128>)
 800c2ec:	6013      	str	r3, [r2, #0]
				read |= Databuffer[2];
 800c2ee:	4b32      	ldr	r3, [pc, #200]	; (800c3b8 <ADC_Thread+0x11c>)
 800c2f0:	789b      	ldrb	r3, [r3, #2]
 800c2f2:	461a      	mov	r2, r3
 800c2f4:	4b33      	ldr	r3, [pc, #204]	; (800c3c4 <ADC_Thread+0x128>)
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	4313      	orrs	r3, r2
 800c2fa:	4a32      	ldr	r2, [pc, #200]	; (800c3c4 <ADC_Thread+0x128>)
 800c2fc:	6013      	str	r3, [r2, #0]
				if (read & 0x800000){
 800c2fe:	4b31      	ldr	r3, [pc, #196]	; (800c3c4 <ADC_Thread+0x128>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c306:	2b00      	cmp	r3, #0
 800c308:	d006      	beq.n	800c318 <ADC_Thread+0x7c>
					read |= 0xFF000000;
 800c30a:	4b2e      	ldr	r3, [pc, #184]	; (800c3c4 <ADC_Thread+0x128>)
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c312:	461a      	mov	r2, r3
 800c314:	4b2b      	ldr	r3, [pc, #172]	; (800c3c4 <ADC_Thread+0x128>)
 800c316:	601a      	str	r2, [r3, #0]

				}

				data = read;
 800c318:	4b2a      	ldr	r3, [pc, #168]	; (800c3c4 <ADC_Thread+0x128>)
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	ee07 3a90 	vmov	s15, r3
 800c320:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c324:	4b28      	ldr	r3, [pc, #160]	; (800c3c8 <ADC_Thread+0x12c>)
 800c326:	edc3 7a00 	vstr	s15, [r3]
				data = data / 1670000;
 800c32a:	4b27      	ldr	r3, [pc, #156]	; (800c3c8 <ADC_Thread+0x12c>)
 800c32c:	ed93 7a00 	vldr	s14, [r3]
 800c330:	eddf 6a26 	vldr	s13, [pc, #152]	; 800c3cc <ADC_Thread+0x130>
 800c334:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c338:	4b23      	ldr	r3, [pc, #140]	; (800c3c8 <ADC_Thread+0x12c>)
 800c33a:	edc3 7a00 	vstr	s15, [r3]
				ADS1256.data_buffer[ADS1256.data_index] = data; //plus 2 for FFT using
 800c33e:	4b24      	ldr	r3, [pc, #144]	; (800c3d0 <ADC_Thread+0x134>)
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	4a21      	ldr	r2, [pc, #132]	; (800c3c8 <ADC_Thread+0x12c>)
 800c344:	6812      	ldr	r2, [r2, #0]
 800c346:	4922      	ldr	r1, [pc, #136]	; (800c3d0 <ADC_Thread+0x134>)
 800c348:	3302      	adds	r3, #2
 800c34a:	009b      	lsls	r3, r3, #2
 800c34c:	440b      	add	r3, r1
 800c34e:	601a      	str	r2, [r3, #0]
				ADS1256.data_index++;
 800c350:	4b1f      	ldr	r3, [pc, #124]	; (800c3d0 <ADC_Thread+0x134>)
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	3301      	adds	r3, #1
 800c356:	4a1e      	ldr	r2, [pc, #120]	; (800c3d0 <ADC_Thread+0x134>)
 800c358:	6013      	str	r3, [r2, #0]
				if(ADS1256.data_index == ADS1256.data_length) //divide 2 for FFT real data equal 4096
 800c35a:	4b1d      	ldr	r3, [pc, #116]	; (800c3d0 <ADC_Thread+0x134>)
 800c35c:	681a      	ldr	r2, [r3, #0]
 800c35e:	4b1c      	ldr	r3, [pc, #112]	; (800c3d0 <ADC_Thread+0x134>)
 800c360:	685b      	ldr	r3, [r3, #4]
 800c362:	429a      	cmp	r2, r3
 800c364:	d11f      	bne.n	800c3a6 <ADC_Thread+0x10a>
				{

					/*TODO: send data to buffer*/
					BaseType_t xStatus;
					xStatus = xQueueSendToBack(adcQueueHandle, &xdatatoSend , 0);
 800c366:	4b1b      	ldr	r3, [pc, #108]	; (800c3d4 <ADC_Thread+0x138>)
 800c368:	6818      	ldr	r0, [r3, #0]
 800c36a:	2300      	movs	r3, #0
 800c36c:	2200      	movs	r2, #0
 800c36e:	491a      	ldr	r1, [pc, #104]	; (800c3d8 <ADC_Thread+0x13c>)
 800c370:	f007 fe20 	bl	8013fb4 <xQueueGenericSend>
 800c374:	60b8      	str	r0, [r7, #8]
					queueCount = uxQueueMessagesWaiting(adcQueueHandle);
 800c376:	4b17      	ldr	r3, [pc, #92]	; (800c3d4 <ADC_Thread+0x138>)
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	4618      	mov	r0, r3
 800c37c:	f008 f9a0 	bl	80146c0 <uxQueueMessagesWaiting>
 800c380:	4602      	mov	r2, r0
 800c382:	4b16      	ldr	r3, [pc, #88]	; (800c3dc <ADC_Thread+0x140>)
 800c384:	601a      	str	r2, [r3, #0]

					if(xStatus == pdPASS)
 800c386:	68bb      	ldr	r3, [r7, #8]
 800c388:	2b01      	cmp	r3, #1
 800c38a:	d104      	bne.n	800c396 <ADC_Thread+0xfa>
					{
						vTaskResume(FFT_TaskHandle);
 800c38c:	4b14      	ldr	r3, [pc, #80]	; (800c3e0 <ADC_Thread+0x144>)
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	4618      	mov	r0, r3
 800c392:	f008 fd6f 	bl	8014e74 <vTaskResume>
					};


				  	ADS1256.data_index = 0;
 800c396:	4b0e      	ldr	r3, [pc, #56]	; (800c3d0 <ADC_Thread+0x134>)
 800c398:	2200      	movs	r2, #0
 800c39a:	601a      	str	r2, [r3, #0]
					HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 800c39c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c3a0:	4810      	ldr	r0, [pc, #64]	; (800c3e4 <ADC_Thread+0x148>)
 800c3a2:	f003 f828 	bl	800f3f6 <HAL_GPIO_TogglePin>
				}

				TM_DelayMicros(8);
 800c3a6:	2008      	movs	r0, #8
 800c3a8:	f7ff fb02 	bl	800b9b0 <TM_DelayMicros>
		 if( xSemaphoreTake( adcBinarySemHandle, xMaxExpectedBlockTime ) == pdPASS && I2cC.i2cRecive == 0){
 800c3ac:	e77d      	b.n	800c2aa <ADC_Thread+0xe>
 800c3ae:	bf00      	nop
 800c3b0:	200084bc 	.word	0x200084bc
 800c3b4:	200187f0 	.word	0x200187f0
 800c3b8:	20000320 	.word	0x20000320
 800c3bc:	20000000 	.word	0x20000000
 800c3c0:	2001878c 	.word	0x2001878c
 800c3c4:	20000318 	.word	0x20000318
 800c3c8:	2000c534 	.word	0x2000c534
 800c3cc:	49cbdb80 	.word	0x49cbdb80
 800c3d0:	20004088 	.word	0x20004088
 800c3d4:	2000c530 	.word	0x2000c530
 800c3d8:	20000010 	.word	0x20000010
 800c3dc:	200082ac 	.word	0x200082ac
 800c3e0:	200084b8 	.word	0x200084b8
 800c3e4:	40020c00 	.word	0x40020c00

0800c3e8 <FFT_Thread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_FFT_Thread */
void FFT_Thread(void const * argument)
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b086      	sub	sp, #24
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FFT_Thread */
  /* Infinite loop */
  for(;;)
  {
	  BaseType_t xStatus;
	 	  queueCount = uxQueueMessagesWaiting(adcQueueHandle);
 800c3f0:	4b68      	ldr	r3, [pc, #416]	; (800c594 <FFT_Thread+0x1ac>)
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	f008 f963 	bl	80146c0 <uxQueueMessagesWaiting>
 800c3fa:	4602      	mov	r2, r0
 800c3fc:	4b66      	ldr	r3, [pc, #408]	; (800c598 <FFT_Thread+0x1b0>)
 800c3fe:	601a      	str	r2, [r3, #0]
	 	  if(queueCount!=0){
 800c400:	4b65      	ldr	r3, [pc, #404]	; (800c598 <FFT_Thread+0x1b0>)
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	2b00      	cmp	r3, #0
 800c406:	f000 8291 	beq.w	800c92c <FFT_Thread+0x544>
	 			  xStatus = xQueueReceive(adcQueueHandle, &dataRecive, 100);
 800c40a:	4b62      	ldr	r3, [pc, #392]	; (800c594 <FFT_Thread+0x1ac>)
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	2264      	movs	r2, #100	; 0x64
 800c410:	4962      	ldr	r1, [pc, #392]	; (800c59c <FFT_Thread+0x1b4>)
 800c412:	4618      	mov	r0, r3
 800c414:	f007 ff62 	bl	80142dc <xQueueReceive>
 800c418:	60f8      	str	r0, [r7, #12]
	 			  queueCount = uxQueueMessagesWaiting(adcQueueHandle);
 800c41a:	4b5e      	ldr	r3, [pc, #376]	; (800c594 <FFT_Thread+0x1ac>)
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	4618      	mov	r0, r3
 800c420:	f008 f94e 	bl	80146c0 <uxQueueMessagesWaiting>
 800c424:	4602      	mov	r2, r0
 800c426:	4b5c      	ldr	r3, [pc, #368]	; (800c598 <FFT_Thread+0x1b0>)
 800c428:	601a      	str	r2, [r3, #0]

	 			HAL_IWDG_Refresh(&hiwdg);
 800c42a:	485d      	ldr	r0, [pc, #372]	; (800c5a0 <FFT_Thread+0x1b8>)
 800c42c:	f004 f956 	bl	80106dc <HAL_IWDG_Refresh>
	 			for(uint32_t i = 0; i<dataLength; i++)
 800c430:	2300      	movs	r3, #0
 800c432:	617b      	str	r3, [r7, #20]
 800c434:	e022      	b.n	800c47c <FFT_Thread+0x94>
	 			{
	 				//recivedata5 = *(dataRecive[0]+i);
	 				rawData[i]=*(dataRecive[0]+i);
 800c436:	4b59      	ldr	r3, [pc, #356]	; (800c59c <FFT_Thread+0x1b4>)
 800c438:	681a      	ldr	r2, [r3, #0]
 800c43a:	697b      	ldr	r3, [r7, #20]
 800c43c:	009b      	lsls	r3, r3, #2
 800c43e:	4413      	add	r3, r2
 800c440:	681a      	ldr	r2, [r3, #0]
 800c442:	4958      	ldr	r1, [pc, #352]	; (800c5a4 <FFT_Thread+0x1bc>)
 800c444:	697b      	ldr	r3, [r7, #20]
 800c446:	009b      	lsls	r3, r3, #2
 800c448:	440b      	add	r3, r1
 800c44a:	601a      	str	r2, [r3, #0]
	 				FFTdata[i*2] = *(dataRecive[0]+i);
 800c44c:	4b53      	ldr	r3, [pc, #332]	; (800c59c <FFT_Thread+0x1b4>)
 800c44e:	681a      	ldr	r2, [r3, #0]
 800c450:	697b      	ldr	r3, [r7, #20]
 800c452:	009b      	lsls	r3, r3, #2
 800c454:	441a      	add	r2, r3
 800c456:	697b      	ldr	r3, [r7, #20]
 800c458:	005b      	lsls	r3, r3, #1
 800c45a:	6812      	ldr	r2, [r2, #0]
 800c45c:	4952      	ldr	r1, [pc, #328]	; (800c5a8 <FFT_Thread+0x1c0>)
 800c45e:	009b      	lsls	r3, r3, #2
 800c460:	440b      	add	r3, r1
 800c462:	601a      	str	r2, [r3, #0]
	 				FFTdata[i*2+1] = 0;
 800c464:	697b      	ldr	r3, [r7, #20]
 800c466:	005b      	lsls	r3, r3, #1
 800c468:	3301      	adds	r3, #1
 800c46a:	4a4f      	ldr	r2, [pc, #316]	; (800c5a8 <FFT_Thread+0x1c0>)
 800c46c:	009b      	lsls	r3, r3, #2
 800c46e:	4413      	add	r3, r2
 800c470:	f04f 0200 	mov.w	r2, #0
 800c474:	601a      	str	r2, [r3, #0]
	 			for(uint32_t i = 0; i<dataLength; i++)
 800c476:	697b      	ldr	r3, [r7, #20]
 800c478:	3301      	adds	r3, #1
 800c47a:	617b      	str	r3, [r7, #20]
 800c47c:	4b4b      	ldr	r3, [pc, #300]	; (800c5ac <FFT_Thread+0x1c4>)
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	697a      	ldr	r2, [r7, #20]
 800c482:	429a      	cmp	r2, r3
 800c484:	d3d7      	bcc.n	800c436 <FFT_Thread+0x4e>
	 			}

	 			if(xStatus == pdPASS)
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	2b01      	cmp	r3, #1
 800c48a:	d1b1      	bne.n	800c3f0 <FFT_Thread+0x8>
	 			{

	 				/*TODO: Process the data through the CFFT/CIFFT module */
	 				arm_cfft_f32(&arm_cfft_sR_f32_len4096, FFTdata, ifftFlag, doBitReverse);
 800c48c:	4b48      	ldr	r3, [pc, #288]	; (800c5b0 <FFT_Thread+0x1c8>)
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	b2da      	uxtb	r2, r3
 800c492:	4b48      	ldr	r3, [pc, #288]	; (800c5b4 <FFT_Thread+0x1cc>)
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	b2db      	uxtb	r3, r3
 800c498:	4943      	ldr	r1, [pc, #268]	; (800c5a8 <FFT_Thread+0x1c0>)
 800c49a:	4847      	ldr	r0, [pc, #284]	; (800c5b8 <FFT_Thread+0x1d0>)
 800c49c:	f7fd fded 	bl	800a07a <arm_cfft_f32>

	 				/*TODO: Process the data through the Complex Magnitude Module for
	 				calculating the magnitude at each bin */
	 				arm_cmplx_mag_f32(FFTdata, testOutput, fftSize);
 800c4a0:	4b46      	ldr	r3, [pc, #280]	; (800c5bc <FFT_Thread+0x1d4>)
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	461a      	mov	r2, r3
 800c4a6:	4946      	ldr	r1, [pc, #280]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c4a8:	483f      	ldr	r0, [pc, #252]	; (800c5a8 <FFT_Thread+0x1c0>)
 800c4aa:	f7fc f8d3 	bl	8008654 <arm_cmplx_mag_f32>

	 				/*TODO: Calculates maxValue and returns corresponding BIN value */
	 				arm_max_f32(testOutput, fftSize, &maxValue, &testIndex);
 800c4ae:	4b43      	ldr	r3, [pc, #268]	; (800c5bc <FFT_Thread+0x1d4>)
 800c4b0:	6819      	ldr	r1, [r3, #0]
 800c4b2:	4b44      	ldr	r3, [pc, #272]	; (800c5c4 <FFT_Thread+0x1dc>)
 800c4b4:	4a44      	ldr	r2, [pc, #272]	; (800c5c8 <FFT_Thread+0x1e0>)
 800c4b6:	4842      	ldr	r0, [pc, #264]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c4b8:	f7fc f98c 	bl	80087d4 <arm_max_f32>
	 				 * It kindly would be
	 				 *  testOutput[] = 2/N * testOutput[0:N/2]
	 				 *
	 				 * */

	 				maxValue = maxValue*2 / dataLength;
 800c4bc:	4b42      	ldr	r3, [pc, #264]	; (800c5c8 <FFT_Thread+0x1e0>)
 800c4be:	edd3 7a00 	vldr	s15, [r3]
 800c4c2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800c4c6:	4b39      	ldr	r3, [pc, #228]	; (800c5ac <FFT_Thread+0x1c4>)
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	ee07 3a90 	vmov	s15, r3
 800c4ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c4d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c4d6:	4b3c      	ldr	r3, [pc, #240]	; (800c5c8 <FFT_Thread+0x1e0>)
 800c4d8:	edc3 7a00 	vstr	s15, [r3]

	 				/*TODO: Remove DC component*/
	 				testOutput[1] = 0;
 800c4dc:	4b38      	ldr	r3, [pc, #224]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c4de:	f04f 0200 	mov.w	r2, #0
 800c4e2:	605a      	str	r2, [r3, #4]
	 				testOutput[2] = 0;
 800c4e4:	4b36      	ldr	r3, [pc, #216]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c4e6:	f04f 0200 	mov.w	r2, #0
 800c4ea:	609a      	str	r2, [r3, #8]
	 				testOutput[3] = 0;
 800c4ec:	4b34      	ldr	r3, [pc, #208]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c4ee:	f04f 0200 	mov.w	r2, #0
 800c4f2:	60da      	str	r2, [r3, #12]
	 				testOutput[4] = 0;
 800c4f4:	4b32      	ldr	r3, [pc, #200]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c4f6:	f04f 0200 	mov.w	r2, #0
 800c4fa:	611a      	str	r2, [r3, #16]
	 				testOutput[5] = 0;
 800c4fc:	4b30      	ldr	r3, [pc, #192]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c4fe:	f04f 0200 	mov.w	r2, #0
 800c502:	615a      	str	r2, [r3, #20]
	 				testOutput[6] = 0;
 800c504:	4b2e      	ldr	r3, [pc, #184]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c506:	f04f 0200 	mov.w	r2, #0
 800c50a:	619a      	str	r2, [r3, #24]
	 				testOutput[7] = 0;
 800c50c:	4b2c      	ldr	r3, [pc, #176]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c50e:	f04f 0200 	mov.w	r2, #0
 800c512:	61da      	str	r2, [r3, #28]
	 				testOutput[8] = 0;
 800c514:	4b2a      	ldr	r3, [pc, #168]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c516:	f04f 0200 	mov.w	r2, #0
 800c51a:	621a      	str	r2, [r3, #32]
	 				testOutput[4088] = 0;
 800c51c:	4a28      	ldr	r2, [pc, #160]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c51e:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800c522:	4413      	add	r3, r2
 800c524:	f04f 0200 	mov.w	r2, #0
 800c528:	601a      	str	r2, [r3, #0]
	 				testOutput[4089] = 0;
 800c52a:	4a25      	ldr	r2, [pc, #148]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c52c:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 800c530:	4413      	add	r3, r2
 800c532:	f04f 0200 	mov.w	r2, #0
 800c536:	601a      	str	r2, [r3, #0]
	 				testOutput[4090] = 0;
 800c538:	4a21      	ldr	r2, [pc, #132]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c53a:	f643 73e8 	movw	r3, #16360	; 0x3fe8
 800c53e:	4413      	add	r3, r2
 800c540:	f04f 0200 	mov.w	r2, #0
 800c544:	601a      	str	r2, [r3, #0]
	 				testOutput[4091] = 0;
 800c546:	4a1e      	ldr	r2, [pc, #120]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c548:	f643 73ec 	movw	r3, #16364	; 0x3fec
 800c54c:	4413      	add	r3, r2
 800c54e:	f04f 0200 	mov.w	r2, #0
 800c552:	601a      	str	r2, [r3, #0]
	 				testOutput[4092] = 0;
 800c554:	4a1a      	ldr	r2, [pc, #104]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c556:	f643 73f0 	movw	r3, #16368	; 0x3ff0
 800c55a:	4413      	add	r3, r2
 800c55c:	f04f 0200 	mov.w	r2, #0
 800c560:	601a      	str	r2, [r3, #0]
	 				testOutput[4093] = 0;
 800c562:	4a17      	ldr	r2, [pc, #92]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c564:	f643 73f4 	movw	r3, #16372	; 0x3ff4
 800c568:	4413      	add	r3, r2
 800c56a:	f04f 0200 	mov.w	r2, #0
 800c56e:	601a      	str	r2, [r3, #0]
	 				testOutput[4094] = 0;
 800c570:	4a13      	ldr	r2, [pc, #76]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c572:	f643 73f8 	movw	r3, #16376	; 0x3ff8
 800c576:	4413      	add	r3, r2
 800c578:	f04f 0200 	mov.w	r2, #0
 800c57c:	601a      	str	r2, [r3, #0]
	 				testOutput[4095] = 0;
 800c57e:	4a10      	ldr	r2, [pc, #64]	; (800c5c0 <FFT_Thread+0x1d8>)
 800c580:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 800c584:	4413      	add	r3, r2
 800c586:	f04f 0200 	mov.w	r2, #0
 800c58a:	601a      	str	r2, [r3, #0]
	 					Calculate_FreqMax(testOutput,*((&freq_settingValue.freq1)+i), i);
	 				}
	 				 */

					/* focus broad band functionality */
					for(int i =0; i<sizeof(FreqSettingValueList)/sizeof(FreqMaxMin); i++)
 800c58c:	2300      	movs	r3, #0
 800c58e:	613b      	str	r3, [r7, #16]
 800c590:	e02d      	b.n	800c5ee <FFT_Thread+0x206>
 800c592:	bf00      	nop
 800c594:	2000c530 	.word	0x2000c530
 800c598:	200082ac 	.word	0x200082ac
 800c59c:	20018854 	.word	0x20018854
 800c5a0:	2000835c 	.word	0x2000835c
 800c5a4:	2000c538 	.word	0x2000c538
 800c5a8:	20010700 	.word	0x20010700
 800c5ac:	20000334 	.word	0x20000334
 800c5b0:	20000324 	.word	0x20000324
 800c5b4:	2000000c 	.word	0x2000000c
 800c5b8:	08020624 	.word	0x08020624
 800c5bc:	20000008 	.word	0x20000008
 800c5c0:	2000852c 	.word	0x2000852c
 800c5c4:	20000328 	.word	0x20000328
 800c5c8:	200084c0 	.word	0x200084c0
					{
						settingValue = (&freqSettingValueList.range1+i);
 800c5cc:	693b      	ldr	r3, [r7, #16]
 800c5ce:	00db      	lsls	r3, r3, #3
 800c5d0:	4ab7      	ldr	r2, [pc, #732]	; (800c8b0 <FFT_Thread+0x4c8>)
 800c5d2:	4413      	add	r3, r2
 800c5d4:	4ab7      	ldr	r2, [pc, #732]	; (800c8b4 <FFT_Thread+0x4cc>)
 800c5d6:	6013      	str	r3, [r2, #0]
						Calculate_FreqMax(testOutput, settingValue, i);
 800c5d8:	4bb6      	ldr	r3, [pc, #728]	; (800c8b4 <FFT_Thread+0x4cc>)
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	693a      	ldr	r2, [r7, #16]
 800c5de:	b252      	sxtb	r2, r2
 800c5e0:	4619      	mov	r1, r3
 800c5e2:	48b5      	ldr	r0, [pc, #724]	; (800c8b8 <FFT_Thread+0x4d0>)
 800c5e4:	f7fe ffb4 	bl	800b550 <Calculate_FreqMax>
					for(int i =0; i<sizeof(FreqSettingValueList)/sizeof(FreqMaxMin); i++)
 800c5e8:	693b      	ldr	r3, [r7, #16]
 800c5ea:	3301      	adds	r3, #1
 800c5ec:	613b      	str	r3, [r7, #16]
 800c5ee:	693b      	ldr	r3, [r7, #16]
 800c5f0:	2b02      	cmp	r3, #2
 800c5f2:	d9eb      	bls.n	800c5cc <FFT_Thread+0x1e4>
					}
	 				/*TODO: Calculate math function*/
	 				statistic_value.Statistic_FreqOvall = Calculate_FreqOverAll(testOutput, dataLength);
 800c5f4:	4bb1      	ldr	r3, [pc, #708]	; (800c8bc <FFT_Thread+0x4d4>)
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	4619      	mov	r1, r3
 800c5fa:	48af      	ldr	r0, [pc, #700]	; (800c8b8 <FFT_Thread+0x4d0>)
 800c5fc:	f7ff f838 	bl	800b670 <Calculate_FreqOverAll>
 800c600:	eef0 7a40 	vmov.f32	s15, s0
 800c604:	4bae      	ldr	r3, [pc, #696]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c606:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	 				arm_max_f32(statisticDataSet, dataLength, &statistic_value.Statistic_max, &maxtestIndex);
 800c60a:	4bae      	ldr	r3, [pc, #696]	; (800c8c4 <FFT_Thread+0x4dc>)
 800c60c:	6818      	ldr	r0, [r3, #0]
 800c60e:	4bab      	ldr	r3, [pc, #684]	; (800c8bc <FFT_Thread+0x4d4>)
 800c610:	6819      	ldr	r1, [r3, #0]
 800c612:	4bad      	ldr	r3, [pc, #692]	; (800c8c8 <FFT_Thread+0x4e0>)
 800c614:	4aaa      	ldr	r2, [pc, #680]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c616:	f7fc f8dd 	bl	80087d4 <arm_max_f32>
	 				arm_min_f32(statisticDataSet, dataLength, &statistic_value.Statistic_min, &mintestIndex);
 800c61a:	4baa      	ldr	r3, [pc, #680]	; (800c8c4 <FFT_Thread+0x4dc>)
 800c61c:	6818      	ldr	r0, [r3, #0]
 800c61e:	4ba7      	ldr	r3, [pc, #668]	; (800c8bc <FFT_Thread+0x4d4>)
 800c620:	6819      	ldr	r1, [r3, #0]
 800c622:	4baa      	ldr	r3, [pc, #680]	; (800c8cc <FFT_Thread+0x4e4>)
 800c624:	4aaa      	ldr	r2, [pc, #680]	; (800c8d0 <FFT_Thread+0x4e8>)
 800c626:	f7fc f9da 	bl	80089de <arm_min_f32>
	 				arm_var_f32(statisticDataSet, dataLength, &statistic_value.Statistic_var);
 800c62a:	4ba6      	ldr	r3, [pc, #664]	; (800c8c4 <FFT_Thread+0x4dc>)
 800c62c:	6818      	ldr	r0, [r3, #0]
 800c62e:	4ba3      	ldr	r3, [pc, #652]	; (800c8bc <FFT_Thread+0x4d4>)
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	4aa8      	ldr	r2, [pc, #672]	; (800c8d4 <FFT_Thread+0x4ec>)
 800c634:	4619      	mov	r1, r3
 800c636:	f7fc fc19 	bl	8008e6c <arm_var_f32>
	 				arm_rms_f32(statisticDataSet, dataLength, &statistic_value.Statistic_rms);
 800c63a:	4ba2      	ldr	r3, [pc, #648]	; (800c8c4 <FFT_Thread+0x4dc>)
 800c63c:	6818      	ldr	r0, [r3, #0]
 800c63e:	4b9f      	ldr	r3, [pc, #636]	; (800c8bc <FFT_Thread+0x4d4>)
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	4aa5      	ldr	r2, [pc, #660]	; (800c8d8 <FFT_Thread+0x4f0>)
 800c644:	4619      	mov	r1, r3
 800c646:	f7fc fa82 	bl	8008b4e <arm_rms_f32>
	 				arm_mean_f32(statisticDataSet, dataLength, &statistic_value.Statistic_mean);
 800c64a:	4b9e      	ldr	r3, [pc, #632]	; (800c8c4 <FFT_Thread+0x4dc>)
 800c64c:	6818      	ldr	r0, [r3, #0]
 800c64e:	4b9b      	ldr	r3, [pc, #620]	; (800c8bc <FFT_Thread+0x4d4>)
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	4aa2      	ldr	r2, [pc, #648]	; (800c8dc <FFT_Thread+0x4f4>)
 800c654:	4619      	mov	r1, r3
 800c656:	f7fc f953 	bl	8008900 <arm_mean_f32>
	 				arm_std_f32(statisticDataSet, dataLength, &statistic_value.Statistic_std);
 800c65a:	4b9a      	ldr	r3, [pc, #616]	; (800c8c4 <FFT_Thread+0x4dc>)
 800c65c:	6818      	ldr	r0, [r3, #0]
 800c65e:	4b97      	ldr	r3, [pc, #604]	; (800c8bc <FFT_Thread+0x4d4>)
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	4a9f      	ldr	r2, [pc, #636]	; (800c8e0 <FFT_Thread+0x4f8>)
 800c664:	4619      	mov	r1, r3
 800c666:	f7fc fb19 	bl	8008c9c <arm_std_f32>
	 				statistic_value.Statistic_crestFactor = statistic_value.Statistic_max/statistic_value.Statistic_rms;
 800c66a:	4b95      	ldr	r3, [pc, #596]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c66c:	edd3 6a00 	vldr	s13, [r3]
 800c670:	4b93      	ldr	r3, [pc, #588]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c672:	ed93 7a03 	vldr	s14, [r3, #12]
 800c676:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c67a:	4b91      	ldr	r3, [pc, #580]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c67c:	edc3 7a06 	vstr	s15, [r3, #24]
	 				/*TODO: Calculate skewness and kurtosis will cause delay*/
	 				//statistic_value.Statistic_kurtosis = Calculate_kurtosis(statisticDataSet, dataLength);
	 				//statistic_value.Statistic_skewness = Calculate_skewness(statisticDataSet, dataLength);

	 				/*TODO: to calculate 3 times moving average*/
	 				averageTimes++;
 800c680:	4b98      	ldr	r3, [pc, #608]	; (800c8e4 <FFT_Thread+0x4fc>)
 800c682:	781b      	ldrb	r3, [r3, #0]
 800c684:	3301      	adds	r3, #1
 800c686:	b2da      	uxtb	r2, r3
 800c688:	4b96      	ldr	r3, [pc, #600]	; (800c8e4 <FFT_Thread+0x4fc>)
 800c68a:	701a      	strb	r2, [r3, #0]
	 				if(averageTimes == 1)
 800c68c:	4b95      	ldr	r3, [pc, #596]	; (800c8e4 <FFT_Thread+0x4fc>)
 800c68e:	781b      	ldrb	r3, [r3, #0]
 800c690:	2b01      	cmp	r3, #1
 800c692:	d12b      	bne.n	800c6ec <FFT_Thread+0x304>
	 				{
	 					statistic_value.Statistic_max_Temp = statistic_value.Statistic_max;
 800c694:	4b8a      	ldr	r3, [pc, #552]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	4a89      	ldr	r2, [pc, #548]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c69a:	67d3      	str	r3, [r2, #124]	; 0x7c
	 					statistic_value.Statistic_min_Temp = statistic_value.Statistic_min;
 800c69c:	4b88      	ldr	r3, [pc, #544]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c69e:	685b      	ldr	r3, [r3, #4]
 800c6a0:	4a87      	ldr	r2, [pc, #540]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6a2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	 					statistic_value.Statistic_var_Temp = statistic_value.Statistic_var;
 800c6a6:	4b86      	ldr	r3, [pc, #536]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6a8:	689b      	ldr	r3, [r3, #8]
 800c6aa:	4a85      	ldr	r2, [pc, #532]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6ac:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	 					statistic_value.Statistic_rms_Temp = statistic_value.Statistic_rms;
 800c6b0:	4b83      	ldr	r3, [pc, #524]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6b2:	68db      	ldr	r3, [r3, #12]
 800c6b4:	4a82      	ldr	r2, [pc, #520]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6b6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	 					statistic_value.Statistic_mean_Temp = statistic_value.Statistic_mean;
 800c6ba:	4b81      	ldr	r3, [pc, #516]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6bc:	691b      	ldr	r3, [r3, #16]
 800c6be:	4a80      	ldr	r2, [pc, #512]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6c0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
	 					statistic_value.Statistic_std_Temp = statistic_value.Statistic_std;
 800c6c4:	4b7e      	ldr	r3, [pc, #504]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6c6:	695b      	ldr	r3, [r3, #20]
 800c6c8:	4a7d      	ldr	r2, [pc, #500]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	 					statistic_value.Statistic_FreqOvall_Temp = statistic_value.Statistic_FreqOvall;
 800c6ce:	4b7c      	ldr	r3, [pc, #496]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6d2:	4a7b      	ldr	r2, [pc, #492]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6d4:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	 					statistic_value.Statistic_crestFactor_Temp = statistic_value.Statistic_crestFactor;
 800c6d8:	4b79      	ldr	r3, [pc, #484]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6da:	699b      	ldr	r3, [r3, #24]
 800c6dc:	4a78      	ldr	r2, [pc, #480]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6de:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	 					statistic_value.Statistic_SpeedOvall_Temp = statistic_value.Statistic_SpeedOvall;
 800c6e2:	4b77      	ldr	r3, [pc, #476]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6e6:	4a76      	ldr	r2, [pc, #472]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6e8:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
	 				}
	 				if(averageTimes == 2)
 800c6ec:	4b7d      	ldr	r3, [pc, #500]	; (800c8e4 <FFT_Thread+0x4fc>)
 800c6ee:	781b      	ldrb	r3, [r3, #0]
 800c6f0:	2b02      	cmp	r3, #2
 800c6f2:	d162      	bne.n	800c7ba <FFT_Thread+0x3d2>
	 				{
	 					statistic_value.Statistic_max_Temp += statistic_value.Statistic_max;
 800c6f4:	4b72      	ldr	r3, [pc, #456]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6f6:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 800c6fa:	4b71      	ldr	r3, [pc, #452]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c6fc:	edd3 7a00 	vldr	s15, [r3]
 800c700:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c704:	4b6e      	ldr	r3, [pc, #440]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c706:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
	 					statistic_value.Statistic_min_Temp += statistic_value.Statistic_min;
 800c70a:	4b6d      	ldr	r3, [pc, #436]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c70c:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 800c710:	4b6b      	ldr	r3, [pc, #428]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c712:	edd3 7a01 	vldr	s15, [r3, #4]
 800c716:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c71a:	4b69      	ldr	r3, [pc, #420]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c71c:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
	 					statistic_value.Statistic_var_Temp += statistic_value.Statistic_var;
 800c720:	4b67      	ldr	r3, [pc, #412]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c722:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 800c726:	4b66      	ldr	r3, [pc, #408]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c728:	edd3 7a02 	vldr	s15, [r3, #8]
 800c72c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c730:	4b63      	ldr	r3, [pc, #396]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c732:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
	 					statistic_value.Statistic_rms_Temp += statistic_value.Statistic_rms;
 800c736:	4b62      	ldr	r3, [pc, #392]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c738:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 800c73c:	4b60      	ldr	r3, [pc, #384]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c73e:	edd3 7a03 	vldr	s15, [r3, #12]
 800c742:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c746:	4b5e      	ldr	r3, [pc, #376]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c748:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
	 					statistic_value.Statistic_mean_Temp += statistic_value.Statistic_mean;
 800c74c:	4b5c      	ldr	r3, [pc, #368]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c74e:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 800c752:	4b5b      	ldr	r3, [pc, #364]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c754:	edd3 7a04 	vldr	s15, [r3, #16]
 800c758:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c75c:	4b58      	ldr	r3, [pc, #352]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c75e:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
	 					statistic_value.Statistic_std_Temp += statistic_value.Statistic_std;
 800c762:	4b57      	ldr	r3, [pc, #348]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c764:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 800c768:	4b55      	ldr	r3, [pc, #340]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c76a:	edd3 7a05 	vldr	s15, [r3, #20]
 800c76e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c772:	4b53      	ldr	r3, [pc, #332]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c774:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
	 					statistic_value.Statistic_FreqOvall_Temp += statistic_value.Statistic_FreqOvall;
 800c778:	4b51      	ldr	r3, [pc, #324]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c77a:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 800c77e:	4b50      	ldr	r3, [pc, #320]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c780:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c784:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c788:	4b4d      	ldr	r3, [pc, #308]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c78a:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
	 					statistic_value.Statistic_crestFactor_Temp += statistic_value.Statistic_crestFactor;
 800c78e:	4b4c      	ldr	r3, [pc, #304]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c790:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 800c794:	4b4a      	ldr	r3, [pc, #296]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c796:	edd3 7a06 	vldr	s15, [r3, #24]
 800c79a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c79e:	4b48      	ldr	r3, [pc, #288]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c7a0:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
	 					statistic_value.Statistic_SpeedOvall_Temp += statistic_value.Statistic_SpeedOvall;
 800c7a4:	4b46      	ldr	r3, [pc, #280]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c7a6:	ed93 7a29 	vldr	s14, [r3, #164]	; 0xa4
 800c7aa:	4b45      	ldr	r3, [pc, #276]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c7ac:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800c7b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c7b4:	4b42      	ldr	r3, [pc, #264]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c7b6:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
	 				}
	 				if(averageTimes == 3)
 800c7ba:	4b4a      	ldr	r3, [pc, #296]	; (800c8e4 <FFT_Thread+0x4fc>)
 800c7bc:	781b      	ldrb	r3, [r3, #0]
 800c7be:	2b03      	cmp	r3, #3
 800c7c0:	f040 80ae 	bne.w	800c920 <FFT_Thread+0x538>
	 				{
	 					statistic_value.Statistic_max = (statistic_value.Statistic_max_Temp +
 800c7c4:	4b3e      	ldr	r3, [pc, #248]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c7c6:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
	 							statistic_value.Statistic_max) / 3;
 800c7ca:	4b3d      	ldr	r3, [pc, #244]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c7cc:	edd3 7a00 	vldr	s15, [r3]
	 					statistic_value.Statistic_max = (statistic_value.Statistic_max_Temp +
 800c7d0:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_max) / 3;
 800c7d4:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800c7d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_max = (statistic_value.Statistic_max_Temp +
 800c7dc:	4b38      	ldr	r3, [pc, #224]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c7de:	edc3 7a00 	vstr	s15, [r3]
	 					statistic_value.Statistic_min = (statistic_value.Statistic_min_Temp +
 800c7e2:	4b37      	ldr	r3, [pc, #220]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c7e4:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
	 							statistic_value.Statistic_min) / 3;
 800c7e8:	4b35      	ldr	r3, [pc, #212]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c7ea:	edd3 7a01 	vldr	s15, [r3, #4]
	 					statistic_value.Statistic_min = (statistic_value.Statistic_min_Temp +
 800c7ee:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_min) / 3;
 800c7f2:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800c7f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_min = (statistic_value.Statistic_min_Temp +
 800c7fa:	4b31      	ldr	r3, [pc, #196]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c7fc:	edc3 7a01 	vstr	s15, [r3, #4]
	 					statistic_value.Statistic_var = (statistic_value.Statistic_var_Temp +
 800c800:	4b2f      	ldr	r3, [pc, #188]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c802:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
	 							statistic_value.Statistic_var) / 3;
 800c806:	4b2e      	ldr	r3, [pc, #184]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c808:	edd3 7a02 	vldr	s15, [r3, #8]
	 					statistic_value.Statistic_var = (statistic_value.Statistic_var_Temp +
 800c80c:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_var) / 3;
 800c810:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800c814:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_var = (statistic_value.Statistic_var_Temp +
 800c818:	4b29      	ldr	r3, [pc, #164]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c81a:	edc3 7a02 	vstr	s15, [r3, #8]
	 					statistic_value.Statistic_rms = (statistic_value.Statistic_rms_Temp +
 800c81e:	4b28      	ldr	r3, [pc, #160]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c820:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
	 							statistic_value.Statistic_rms) / 3;
 800c824:	4b26      	ldr	r3, [pc, #152]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c826:	edd3 7a03 	vldr	s15, [r3, #12]
	 					statistic_value.Statistic_rms = (statistic_value.Statistic_rms_Temp +
 800c82a:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_rms) / 3;
 800c82e:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800c832:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_rms = (statistic_value.Statistic_rms_Temp +
 800c836:	4b22      	ldr	r3, [pc, #136]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c838:	edc3 7a03 	vstr	s15, [r3, #12]
	 					statistic_value.Statistic_mean = (statistic_value.Statistic_mean_Temp +
 800c83c:	4b20      	ldr	r3, [pc, #128]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c83e:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
	 							statistic_value.Statistic_mean) / 3;
 800c842:	4b1f      	ldr	r3, [pc, #124]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c844:	edd3 7a04 	vldr	s15, [r3, #16]
	 					statistic_value.Statistic_mean = (statistic_value.Statistic_mean_Temp +
 800c848:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_mean) / 3;
 800c84c:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800c850:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_mean = (statistic_value.Statistic_mean_Temp +
 800c854:	4b1a      	ldr	r3, [pc, #104]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c856:	edc3 7a04 	vstr	s15, [r3, #16]
	 					statistic_value.Statistic_std = (statistic_value.Statistic_std_Temp +
 800c85a:	4b19      	ldr	r3, [pc, #100]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c85c:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
	 							statistic_value.Statistic_std) / 3;
 800c860:	4b17      	ldr	r3, [pc, #92]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c862:	edd3 7a05 	vldr	s15, [r3, #20]
	 					statistic_value.Statistic_std = (statistic_value.Statistic_std_Temp +
 800c866:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_std) / 3;
 800c86a:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800c86e:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_std = (statistic_value.Statistic_std_Temp +
 800c872:	4b13      	ldr	r3, [pc, #76]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c874:	edc3 7a05 	vstr	s15, [r3, #20]
	 					statistic_value.Statistic_FreqOvall = (statistic_value.Statistic_FreqOvall_Temp +
 800c878:	4b11      	ldr	r3, [pc, #68]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c87a:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
	 							statistic_value.Statistic_FreqOvall) / 3;
 800c87e:	4b10      	ldr	r3, [pc, #64]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c880:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
	 					statistic_value.Statistic_FreqOvall = (statistic_value.Statistic_FreqOvall_Temp +
 800c884:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_FreqOvall) / 3;
 800c888:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800c88c:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_FreqOvall = (statistic_value.Statistic_FreqOvall_Temp +
 800c890:	4b0b      	ldr	r3, [pc, #44]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c892:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	 					statistic_value.Statistic_crestFactor = (statistic_value.Statistic_crestFactor_Temp +
 800c896:	4b0a      	ldr	r3, [pc, #40]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c898:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
	 							statistic_value.Statistic_crestFactor) / 3;
 800c89c:	4b08      	ldr	r3, [pc, #32]	; (800c8c0 <FFT_Thread+0x4d8>)
 800c89e:	edd3 7a06 	vldr	s15, [r3, #24]
	 					statistic_value.Statistic_crestFactor = (statistic_value.Statistic_crestFactor_Temp +
 800c8a2:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_crestFactor) / 3;
 800c8a6:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800c8aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c8ae:	e01b      	b.n	800c8e8 <FFT_Thread+0x500>
 800c8b0:	200080cc 	.word	0x200080cc
 800c8b4:	20000338 	.word	0x20000338
 800c8b8:	2000852c 	.word	0x2000852c
 800c8bc:	20000334 	.word	0x20000334
 800c8c0:	200080e4 	.word	0x200080e4
 800c8c4:	200081a0 	.word	0x200081a0
 800c8c8:	2000032c 	.word	0x2000032c
 800c8cc:	20000330 	.word	0x20000330
 800c8d0:	200080e8 	.word	0x200080e8
 800c8d4:	200080ec 	.word	0x200080ec
 800c8d8:	200080f0 	.word	0x200080f0
 800c8dc:	200080f4 	.word	0x200080f4
 800c8e0:	200080f8 	.word	0x200080f8
 800c8e4:	2000031c 	.word	0x2000031c
	 					statistic_value.Statistic_crestFactor = (statistic_value.Statistic_crestFactor_Temp +
 800c8e8:	4b12      	ldr	r3, [pc, #72]	; (800c934 <FFT_Thread+0x54c>)
 800c8ea:	edc3 7a06 	vstr	s15, [r3, #24]
	 					statistic_value.Statistic_SpeedOvall = (statistic_value.Statistic_SpeedOvall_Temp +
 800c8ee:	4b11      	ldr	r3, [pc, #68]	; (800c934 <FFT_Thread+0x54c>)
 800c8f0:	ed93 7a29 	vldr	s14, [r3, #164]	; 0xa4
	 							statistic_value.Statistic_SpeedOvall) / 3;
 800c8f4:	4b0f      	ldr	r3, [pc, #60]	; (800c934 <FFT_Thread+0x54c>)
 800c8f6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
	 					statistic_value.Statistic_SpeedOvall = (statistic_value.Statistic_SpeedOvall_Temp +
 800c8fa:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_SpeedOvall) / 3;
 800c8fe:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800c902:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_SpeedOvall = (statistic_value.Statistic_SpeedOvall_Temp +
 800c906:	4b0b      	ldr	r3, [pc, #44]	; (800c934 <FFT_Thread+0x54c>)
 800c908:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28



	 					USARTBLE.sendflag = 1;
 800c90c:	4b0a      	ldr	r3, [pc, #40]	; (800c938 <FFT_Thread+0x550>)
 800c90e:	2201      	movs	r2, #1
 800c910:	701a      	strb	r2, [r3, #0]
	 					averageTimes = 0;
 800c912:	4b0a      	ldr	r3, [pc, #40]	; (800c93c <FFT_Thread+0x554>)
 800c914:	2200      	movs	r2, #0
 800c916:	701a      	strb	r2, [r3, #0]

	 					/*TODO: BLE send data*/
	 					BLE_USART(&huart6, &statistic_value);
 800c918:	4906      	ldr	r1, [pc, #24]	; (800c934 <FFT_Thread+0x54c>)
 800c91a:	4809      	ldr	r0, [pc, #36]	; (800c940 <FFT_Thread+0x558>)
 800c91c:	f7fe fd84 	bl	800b428 <BLE_USART>

	 				//snprintf_(bb,20, "%.3f Pa", statistic_value.Statistic_max);



	 				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 800c920:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c924:	4807      	ldr	r0, [pc, #28]	; (800c944 <FFT_Thread+0x55c>)
 800c926:	f002 fd66 	bl	800f3f6 <HAL_GPIO_TogglePin>
 800c92a:	e561      	b.n	800c3f0 <FFT_Thread+0x8>
	 			}
	 */
	 	  }

	 	  else{
	 		 vTaskSuspend(NULL);
 800c92c:	2000      	movs	r0, #0
 800c92e:	f008 f9db 	bl	8014ce8 <vTaskSuspend>
  {
 800c932:	e55d      	b.n	800c3f0 <FFT_Thread+0x8>
 800c934:	200080e4 	.word	0x200080e4
 800c938:	20010540 	.word	0x20010540
 800c93c:	2000031c 	.word	0x2000031c
 800c940:	20018700 	.word	0x20018700
 800c944:	40020c00 	.word	0x40020c00

0800c948 <LED_Thread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LED_Thread */
void LED_Thread(void const * argument)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b082      	sub	sp, #8
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LED_Thread */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800c950:	2001      	movs	r0, #1
 800c952:	f007 f8c2 	bl	8013ada <osDelay>
 800c956:	e7fb      	b.n	800c950 <LED_Thread+0x8>

0800c958 <I2C_Thread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_I2C_Thread */
void I2C_Thread(void const * argument)
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b082      	sub	sp, #8
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C_Thread */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800c960:	2001      	movs	r0, #1
 800c962:	f007 f8ba 	bl	8013ada <osDelay>
 800c966:	e7fb      	b.n	800c960 <I2C_Thread+0x8>

0800c968 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800c968:	b480      	push	{r7}
 800c96a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800c96c:	bf00      	nop
 800c96e:	46bd      	mov	sp, r7
 800c970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c974:	4770      	bx	lr

0800c976 <_out_buffer>:
 800c976:	b480      	push	{r7}
 800c978:	b085      	sub	sp, #20
 800c97a:	af00      	add	r7, sp, #0
 800c97c:	60b9      	str	r1, [r7, #8]
 800c97e:	607a      	str	r2, [r7, #4]
 800c980:	603b      	str	r3, [r7, #0]
 800c982:	4603      	mov	r3, r0
 800c984:	73fb      	strb	r3, [r7, #15]
 800c986:	687a      	ldr	r2, [r7, #4]
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	429a      	cmp	r2, r3
 800c98c:	d204      	bcs.n	800c998 <_out_buffer+0x22>
 800c98e:	68ba      	ldr	r2, [r7, #8]
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	4413      	add	r3, r2
 800c994:	7bfa      	ldrb	r2, [r7, #15]
 800c996:	701a      	strb	r2, [r3, #0]
 800c998:	bf00      	nop
 800c99a:	3714      	adds	r7, #20
 800c99c:	46bd      	mov	sp, r7
 800c99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a2:	4770      	bx	lr

0800c9a4 <_out_null>:
 800c9a4:	b480      	push	{r7}
 800c9a6:	b085      	sub	sp, #20
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	60b9      	str	r1, [r7, #8]
 800c9ac:	607a      	str	r2, [r7, #4]
 800c9ae:	603b      	str	r3, [r7, #0]
 800c9b0:	4603      	mov	r3, r0
 800c9b2:	73fb      	strb	r3, [r7, #15]
 800c9b4:	bf00      	nop
 800c9b6:	3714      	adds	r7, #20
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9be:	4770      	bx	lr

0800c9c0 <_strnlen_s>:
 800c9c0:	b480      	push	{r7}
 800c9c2:	b085      	sub	sp, #20
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
 800c9c8:	6039      	str	r1, [r7, #0]
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	60fb      	str	r3, [r7, #12]
 800c9ce:	e002      	b.n	800c9d6 <_strnlen_s+0x16>
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	3301      	adds	r3, #1
 800c9d4:	60fb      	str	r3, [r7, #12]
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	781b      	ldrb	r3, [r3, #0]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d004      	beq.n	800c9e8 <_strnlen_s+0x28>
 800c9de:	683b      	ldr	r3, [r7, #0]
 800c9e0:	1e5a      	subs	r2, r3, #1
 800c9e2:	603a      	str	r2, [r7, #0]
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d1f3      	bne.n	800c9d0 <_strnlen_s+0x10>
 800c9e8:	68fa      	ldr	r2, [r7, #12]
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	1ad3      	subs	r3, r2, r3
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	3714      	adds	r7, #20
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f8:	4770      	bx	lr

0800c9fa <_is_digit>:
 800c9fa:	b480      	push	{r7}
 800c9fc:	b083      	sub	sp, #12
 800c9fe:	af00      	add	r7, sp, #0
 800ca00:	4603      	mov	r3, r0
 800ca02:	71fb      	strb	r3, [r7, #7]
 800ca04:	79fb      	ldrb	r3, [r7, #7]
 800ca06:	2b2f      	cmp	r3, #47	; 0x2f
 800ca08:	d904      	bls.n	800ca14 <_is_digit+0x1a>
 800ca0a:	79fb      	ldrb	r3, [r7, #7]
 800ca0c:	2b39      	cmp	r3, #57	; 0x39
 800ca0e:	d801      	bhi.n	800ca14 <_is_digit+0x1a>
 800ca10:	2301      	movs	r3, #1
 800ca12:	e000      	b.n	800ca16 <_is_digit+0x1c>
 800ca14:	2300      	movs	r3, #0
 800ca16:	f003 0301 	and.w	r3, r3, #1
 800ca1a:	b2db      	uxtb	r3, r3
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	370c      	adds	r7, #12
 800ca20:	46bd      	mov	sp, r7
 800ca22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca26:	4770      	bx	lr

0800ca28 <_atoi>:
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b084      	sub	sp, #16
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
 800ca30:	2300      	movs	r3, #0
 800ca32:	60fb      	str	r3, [r7, #12]
 800ca34:	e00e      	b.n	800ca54 <_atoi+0x2c>
 800ca36:	68fa      	ldr	r2, [r7, #12]
 800ca38:	4613      	mov	r3, r2
 800ca3a:	009b      	lsls	r3, r3, #2
 800ca3c:	4413      	add	r3, r2
 800ca3e:	005b      	lsls	r3, r3, #1
 800ca40:	4618      	mov	r0, r3
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	1c59      	adds	r1, r3, #1
 800ca48:	687a      	ldr	r2, [r7, #4]
 800ca4a:	6011      	str	r1, [r2, #0]
 800ca4c:	781b      	ldrb	r3, [r3, #0]
 800ca4e:	4403      	add	r3, r0
 800ca50:	3b30      	subs	r3, #48	; 0x30
 800ca52:	60fb      	str	r3, [r7, #12]
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	781b      	ldrb	r3, [r3, #0]
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	f7ff ffcd 	bl	800c9fa <_is_digit>
 800ca60:	4603      	mov	r3, r0
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d1e7      	bne.n	800ca36 <_atoi+0xe>
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	4618      	mov	r0, r3
 800ca6a:	3710      	adds	r7, #16
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	bd80      	pop	{r7, pc}

0800ca70 <_out_rev>:
 800ca70:	b590      	push	{r4, r7, lr}
 800ca72:	b087      	sub	sp, #28
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	60f8      	str	r0, [r7, #12]
 800ca78:	60b9      	str	r1, [r7, #8]
 800ca7a:	607a      	str	r2, [r7, #4]
 800ca7c:	603b      	str	r3, [r7, #0]
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	613b      	str	r3, [r7, #16]
 800ca82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca84:	f003 0302 	and.w	r3, r3, #2
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d125      	bne.n	800cad8 <_out_rev+0x68>
 800ca8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca8e:	f003 0301 	and.w	r3, r3, #1
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d120      	bne.n	800cad8 <_out_rev+0x68>
 800ca96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca98:	617b      	str	r3, [r7, #20]
 800ca9a:	e00a      	b.n	800cab2 <_out_rev+0x42>
 800ca9c:	687a      	ldr	r2, [r7, #4]
 800ca9e:	1c53      	adds	r3, r2, #1
 800caa0:	607b      	str	r3, [r7, #4]
 800caa2:	68fc      	ldr	r4, [r7, #12]
 800caa4:	683b      	ldr	r3, [r7, #0]
 800caa6:	68b9      	ldr	r1, [r7, #8]
 800caa8:	2020      	movs	r0, #32
 800caaa:	47a0      	blx	r4
 800caac:	697b      	ldr	r3, [r7, #20]
 800caae:	3301      	adds	r3, #1
 800cab0:	617b      	str	r3, [r7, #20]
 800cab2:	697a      	ldr	r2, [r7, #20]
 800cab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cab6:	429a      	cmp	r2, r3
 800cab8:	d3f0      	bcc.n	800ca9c <_out_rev+0x2c>
 800caba:	e00d      	b.n	800cad8 <_out_rev+0x68>
 800cabc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cabe:	3b01      	subs	r3, #1
 800cac0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cac2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cac6:	4413      	add	r3, r2
 800cac8:	7818      	ldrb	r0, [r3, #0]
 800caca:	687a      	ldr	r2, [r7, #4]
 800cacc:	1c53      	adds	r3, r2, #1
 800cace:	607b      	str	r3, [r7, #4]
 800cad0:	68fc      	ldr	r4, [r7, #12]
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	68b9      	ldr	r1, [r7, #8]
 800cad6:	47a0      	blx	r4
 800cad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d1ee      	bne.n	800cabc <_out_rev+0x4c>
 800cade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cae0:	f003 0302 	and.w	r3, r3, #2
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d00e      	beq.n	800cb06 <_out_rev+0x96>
 800cae8:	e007      	b.n	800cafa <_out_rev+0x8a>
 800caea:	687a      	ldr	r2, [r7, #4]
 800caec:	1c53      	adds	r3, r2, #1
 800caee:	607b      	str	r3, [r7, #4]
 800caf0:	68fc      	ldr	r4, [r7, #12]
 800caf2:	683b      	ldr	r3, [r7, #0]
 800caf4:	68b9      	ldr	r1, [r7, #8]
 800caf6:	2020      	movs	r0, #32
 800caf8:	47a0      	blx	r4
 800cafa:	687a      	ldr	r2, [r7, #4]
 800cafc:	693b      	ldr	r3, [r7, #16]
 800cafe:	1ad3      	subs	r3, r2, r3
 800cb00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cb02:	429a      	cmp	r2, r3
 800cb04:	d8f1      	bhi.n	800caea <_out_rev+0x7a>
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	4618      	mov	r0, r3
 800cb0a:	371c      	adds	r7, #28
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	bd90      	pop	{r4, r7, pc}

0800cb10 <_ntoa_format>:
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b088      	sub	sp, #32
 800cb14:	af04      	add	r7, sp, #16
 800cb16:	60f8      	str	r0, [r7, #12]
 800cb18:	60b9      	str	r1, [r7, #8]
 800cb1a:	607a      	str	r2, [r7, #4]
 800cb1c:	603b      	str	r3, [r7, #0]
 800cb1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb20:	f003 0302 	and.w	r3, r3, #2
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d136      	bne.n	800cb96 <_ntoa_format+0x86>
 800cb28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d018      	beq.n	800cb60 <_ntoa_format+0x50>
 800cb2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb30:	f003 0301 	and.w	r3, r3, #1
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d013      	beq.n	800cb60 <_ntoa_format+0x50>
 800cb38:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d104      	bne.n	800cb4a <_ntoa_format+0x3a>
 800cb40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb42:	f003 030c 	and.w	r3, r3, #12
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d00a      	beq.n	800cb60 <_ntoa_format+0x50>
 800cb4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb4c:	3b01      	subs	r3, #1
 800cb4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cb50:	e006      	b.n	800cb60 <_ntoa_format+0x50>
 800cb52:	69fb      	ldr	r3, [r7, #28]
 800cb54:	1c5a      	adds	r2, r3, #1
 800cb56:	61fa      	str	r2, [r7, #28]
 800cb58:	69ba      	ldr	r2, [r7, #24]
 800cb5a:	4413      	add	r3, r2
 800cb5c:	2230      	movs	r2, #48	; 0x30
 800cb5e:	701a      	strb	r2, [r3, #0]
 800cb60:	69fa      	ldr	r2, [r7, #28]
 800cb62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb64:	429a      	cmp	r2, r3
 800cb66:	d20a      	bcs.n	800cb7e <_ntoa_format+0x6e>
 800cb68:	69fb      	ldr	r3, [r7, #28]
 800cb6a:	2b1f      	cmp	r3, #31
 800cb6c:	d9f1      	bls.n	800cb52 <_ntoa_format+0x42>
 800cb6e:	e006      	b.n	800cb7e <_ntoa_format+0x6e>
 800cb70:	69fb      	ldr	r3, [r7, #28]
 800cb72:	1c5a      	adds	r2, r3, #1
 800cb74:	61fa      	str	r2, [r7, #28]
 800cb76:	69ba      	ldr	r2, [r7, #24]
 800cb78:	4413      	add	r3, r2
 800cb7a:	2230      	movs	r2, #48	; 0x30
 800cb7c:	701a      	strb	r2, [r3, #0]
 800cb7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb80:	f003 0301 	and.w	r3, r3, #1
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d006      	beq.n	800cb96 <_ntoa_format+0x86>
 800cb88:	69fa      	ldr	r2, [r7, #28]
 800cb8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb8c:	429a      	cmp	r2, r3
 800cb8e:	d202      	bcs.n	800cb96 <_ntoa_format+0x86>
 800cb90:	69fb      	ldr	r3, [r7, #28]
 800cb92:	2b1f      	cmp	r3, #31
 800cb94:	d9ec      	bls.n	800cb70 <_ntoa_format+0x60>
 800cb96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb98:	f003 0310 	and.w	r3, r3, #16
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d058      	beq.n	800cc52 <_ntoa_format+0x142>
 800cba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cba2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d116      	bne.n	800cbd8 <_ntoa_format+0xc8>
 800cbaa:	69fb      	ldr	r3, [r7, #28]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d013      	beq.n	800cbd8 <_ntoa_format+0xc8>
 800cbb0:	69fa      	ldr	r2, [r7, #28]
 800cbb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbb4:	429a      	cmp	r2, r3
 800cbb6:	d003      	beq.n	800cbc0 <_ntoa_format+0xb0>
 800cbb8:	69fa      	ldr	r2, [r7, #28]
 800cbba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cbbc:	429a      	cmp	r2, r3
 800cbbe:	d10b      	bne.n	800cbd8 <_ntoa_format+0xc8>
 800cbc0:	69fb      	ldr	r3, [r7, #28]
 800cbc2:	3b01      	subs	r3, #1
 800cbc4:	61fb      	str	r3, [r7, #28]
 800cbc6:	69fb      	ldr	r3, [r7, #28]
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d005      	beq.n	800cbd8 <_ntoa_format+0xc8>
 800cbcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbce:	2b10      	cmp	r3, #16
 800cbd0:	d102      	bne.n	800cbd8 <_ntoa_format+0xc8>
 800cbd2:	69fb      	ldr	r3, [r7, #28]
 800cbd4:	3b01      	subs	r3, #1
 800cbd6:	61fb      	str	r3, [r7, #28]
 800cbd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbda:	2b10      	cmp	r3, #16
 800cbdc:	d10f      	bne.n	800cbfe <_ntoa_format+0xee>
 800cbde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbe0:	f003 0320 	and.w	r3, r3, #32
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d10a      	bne.n	800cbfe <_ntoa_format+0xee>
 800cbe8:	69fb      	ldr	r3, [r7, #28]
 800cbea:	2b1f      	cmp	r3, #31
 800cbec:	d807      	bhi.n	800cbfe <_ntoa_format+0xee>
 800cbee:	69fb      	ldr	r3, [r7, #28]
 800cbf0:	1c5a      	adds	r2, r3, #1
 800cbf2:	61fa      	str	r2, [r7, #28]
 800cbf4:	69ba      	ldr	r2, [r7, #24]
 800cbf6:	4413      	add	r3, r2
 800cbf8:	2278      	movs	r2, #120	; 0x78
 800cbfa:	701a      	strb	r2, [r3, #0]
 800cbfc:	e01f      	b.n	800cc3e <_ntoa_format+0x12e>
 800cbfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc00:	2b10      	cmp	r3, #16
 800cc02:	d10f      	bne.n	800cc24 <_ntoa_format+0x114>
 800cc04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc06:	f003 0320 	and.w	r3, r3, #32
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d00a      	beq.n	800cc24 <_ntoa_format+0x114>
 800cc0e:	69fb      	ldr	r3, [r7, #28]
 800cc10:	2b1f      	cmp	r3, #31
 800cc12:	d807      	bhi.n	800cc24 <_ntoa_format+0x114>
 800cc14:	69fb      	ldr	r3, [r7, #28]
 800cc16:	1c5a      	adds	r2, r3, #1
 800cc18:	61fa      	str	r2, [r7, #28]
 800cc1a:	69ba      	ldr	r2, [r7, #24]
 800cc1c:	4413      	add	r3, r2
 800cc1e:	2258      	movs	r2, #88	; 0x58
 800cc20:	701a      	strb	r2, [r3, #0]
 800cc22:	e00c      	b.n	800cc3e <_ntoa_format+0x12e>
 800cc24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc26:	2b02      	cmp	r3, #2
 800cc28:	d109      	bne.n	800cc3e <_ntoa_format+0x12e>
 800cc2a:	69fb      	ldr	r3, [r7, #28]
 800cc2c:	2b1f      	cmp	r3, #31
 800cc2e:	d806      	bhi.n	800cc3e <_ntoa_format+0x12e>
 800cc30:	69fb      	ldr	r3, [r7, #28]
 800cc32:	1c5a      	adds	r2, r3, #1
 800cc34:	61fa      	str	r2, [r7, #28]
 800cc36:	69ba      	ldr	r2, [r7, #24]
 800cc38:	4413      	add	r3, r2
 800cc3a:	2262      	movs	r2, #98	; 0x62
 800cc3c:	701a      	strb	r2, [r3, #0]
 800cc3e:	69fb      	ldr	r3, [r7, #28]
 800cc40:	2b1f      	cmp	r3, #31
 800cc42:	d806      	bhi.n	800cc52 <_ntoa_format+0x142>
 800cc44:	69fb      	ldr	r3, [r7, #28]
 800cc46:	1c5a      	adds	r2, r3, #1
 800cc48:	61fa      	str	r2, [r7, #28]
 800cc4a:	69ba      	ldr	r2, [r7, #24]
 800cc4c:	4413      	add	r3, r2
 800cc4e:	2230      	movs	r2, #48	; 0x30
 800cc50:	701a      	strb	r2, [r3, #0]
 800cc52:	69fb      	ldr	r3, [r7, #28]
 800cc54:	2b1f      	cmp	r3, #31
 800cc56:	d824      	bhi.n	800cca2 <_ntoa_format+0x192>
 800cc58:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d007      	beq.n	800cc70 <_ntoa_format+0x160>
 800cc60:	69fb      	ldr	r3, [r7, #28]
 800cc62:	1c5a      	adds	r2, r3, #1
 800cc64:	61fa      	str	r2, [r7, #28]
 800cc66:	69ba      	ldr	r2, [r7, #24]
 800cc68:	4413      	add	r3, r2
 800cc6a:	222d      	movs	r2, #45	; 0x2d
 800cc6c:	701a      	strb	r2, [r3, #0]
 800cc6e:	e018      	b.n	800cca2 <_ntoa_format+0x192>
 800cc70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc72:	f003 0304 	and.w	r3, r3, #4
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d007      	beq.n	800cc8a <_ntoa_format+0x17a>
 800cc7a:	69fb      	ldr	r3, [r7, #28]
 800cc7c:	1c5a      	adds	r2, r3, #1
 800cc7e:	61fa      	str	r2, [r7, #28]
 800cc80:	69ba      	ldr	r2, [r7, #24]
 800cc82:	4413      	add	r3, r2
 800cc84:	222b      	movs	r2, #43	; 0x2b
 800cc86:	701a      	strb	r2, [r3, #0]
 800cc88:	e00b      	b.n	800cca2 <_ntoa_format+0x192>
 800cc8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc8c:	f003 0308 	and.w	r3, r3, #8
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d006      	beq.n	800cca2 <_ntoa_format+0x192>
 800cc94:	69fb      	ldr	r3, [r7, #28]
 800cc96:	1c5a      	adds	r2, r3, #1
 800cc98:	61fa      	str	r2, [r7, #28]
 800cc9a:	69ba      	ldr	r2, [r7, #24]
 800cc9c:	4413      	add	r3, r2
 800cc9e:	2220      	movs	r2, #32
 800cca0:	701a      	strb	r2, [r3, #0]
 800cca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cca4:	9303      	str	r3, [sp, #12]
 800cca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cca8:	9302      	str	r3, [sp, #8]
 800ccaa:	69fb      	ldr	r3, [r7, #28]
 800ccac:	9301      	str	r3, [sp, #4]
 800ccae:	69bb      	ldr	r3, [r7, #24]
 800ccb0:	9300      	str	r3, [sp, #0]
 800ccb2:	683b      	ldr	r3, [r7, #0]
 800ccb4:	687a      	ldr	r2, [r7, #4]
 800ccb6:	68b9      	ldr	r1, [r7, #8]
 800ccb8:	68f8      	ldr	r0, [r7, #12]
 800ccba:	f7ff fed9 	bl	800ca70 <_out_rev>
 800ccbe:	4603      	mov	r3, r0
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	3710      	adds	r7, #16
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	bd80      	pop	{r7, pc}

0800ccc8 <_ntoa_long>:
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b096      	sub	sp, #88	; 0x58
 800cccc:	af08      	add	r7, sp, #32
 800ccce:	60f8      	str	r0, [r7, #12]
 800ccd0:	60b9      	str	r1, [r7, #8]
 800ccd2:	607a      	str	r2, [r7, #4]
 800ccd4:	603b      	str	r3, [r7, #0]
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	637b      	str	r3, [r7, #52]	; 0x34
 800ccda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d103      	bne.n	800cce8 <_ntoa_long+0x20>
 800cce0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cce2:	f023 0310 	bic.w	r3, r3, #16
 800cce6:	657b      	str	r3, [r7, #84]	; 0x54
 800cce8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ccea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d002      	beq.n	800ccf8 <_ntoa_long+0x30>
 800ccf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d033      	beq.n	800cd60 <_ntoa_long+0x98>
 800ccf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ccfa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ccfc:	fbb3 f2f2 	udiv	r2, r3, r2
 800cd00:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cd02:	fb01 f202 	mul.w	r2, r1, r2
 800cd06:	1a9b      	subs	r3, r3, r2
 800cd08:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800cd0c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800cd10:	2b09      	cmp	r3, #9
 800cd12:	d804      	bhi.n	800cd1e <_ntoa_long+0x56>
 800cd14:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800cd18:	3330      	adds	r3, #48	; 0x30
 800cd1a:	b2da      	uxtb	r2, r3
 800cd1c:	e00d      	b.n	800cd3a <_ntoa_long+0x72>
 800cd1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cd20:	f003 0320 	and.w	r3, r3, #32
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d001      	beq.n	800cd2c <_ntoa_long+0x64>
 800cd28:	2241      	movs	r2, #65	; 0x41
 800cd2a:	e000      	b.n	800cd2e <_ntoa_long+0x66>
 800cd2c:	2261      	movs	r2, #97	; 0x61
 800cd2e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800cd32:	4413      	add	r3, r2
 800cd34:	b2db      	uxtb	r3, r3
 800cd36:	3b0a      	subs	r3, #10
 800cd38:	b2da      	uxtb	r2, r3
 800cd3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd3c:	1c59      	adds	r1, r3, #1
 800cd3e:	6379      	str	r1, [r7, #52]	; 0x34
 800cd40:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800cd44:	440b      	add	r3, r1
 800cd46:	f803 2c28 	strb.w	r2, [r3, #-40]
 800cd4a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cd4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cd4e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd52:	643b      	str	r3, [r7, #64]	; 0x40
 800cd54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d002      	beq.n	800cd60 <_ntoa_long+0x98>
 800cd5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd5c:	2b1f      	cmp	r3, #31
 800cd5e:	d9cb      	bls.n	800ccf8 <_ntoa_long+0x30>
 800cd60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cd62:	9306      	str	r3, [sp, #24]
 800cd64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd66:	9305      	str	r3, [sp, #20]
 800cd68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd6a:	9304      	str	r3, [sp, #16]
 800cd6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cd6e:	9303      	str	r3, [sp, #12]
 800cd70:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800cd74:	9302      	str	r3, [sp, #8]
 800cd76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd78:	9301      	str	r3, [sp, #4]
 800cd7a:	f107 0310 	add.w	r3, r7, #16
 800cd7e:	9300      	str	r3, [sp, #0]
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	687a      	ldr	r2, [r7, #4]
 800cd84:	68b9      	ldr	r1, [r7, #8]
 800cd86:	68f8      	ldr	r0, [r7, #12]
 800cd88:	f7ff fec2 	bl	800cb10 <_ntoa_format>
 800cd8c:	4603      	mov	r3, r0
 800cd8e:	4618      	mov	r0, r3
 800cd90:	3738      	adds	r7, #56	; 0x38
 800cd92:	46bd      	mov	sp, r7
 800cd94:	bd80      	pop	{r7, pc}

0800cd96 <_ntoa_long_long>:
 800cd96:	b590      	push	{r4, r7, lr}
 800cd98:	b097      	sub	sp, #92	; 0x5c
 800cd9a:	af08      	add	r7, sp, #32
 800cd9c:	60f8      	str	r0, [r7, #12]
 800cd9e:	60b9      	str	r1, [r7, #8]
 800cda0:	607a      	str	r2, [r7, #4]
 800cda2:	603b      	str	r3, [r7, #0]
 800cda4:	2300      	movs	r3, #0
 800cda6:	637b      	str	r3, [r7, #52]	; 0x34
 800cda8:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800cdac:	4323      	orrs	r3, r4
 800cdae:	d103      	bne.n	800cdb8 <_ntoa_long_long+0x22>
 800cdb0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cdb2:	f023 0310 	bic.w	r3, r3, #16
 800cdb6:	66bb      	str	r3, [r7, #104]	; 0x68
 800cdb8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cdba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d003      	beq.n	800cdca <_ntoa_long_long+0x34>
 800cdc2:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800cdc6:	4323      	orrs	r3, r4
 800cdc8:	d039      	beq.n	800ce3e <_ntoa_long_long+0xa8>
 800cdca:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800cdce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800cdd2:	f7fb fa9d 	bl	8008310 <__aeabi_uldivmod>
 800cdd6:	461c      	mov	r4, r3
 800cdd8:	4613      	mov	r3, r2
 800cdda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800cdde:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800cde2:	2b09      	cmp	r3, #9
 800cde4:	d804      	bhi.n	800cdf0 <_ntoa_long_long+0x5a>
 800cde6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800cdea:	3330      	adds	r3, #48	; 0x30
 800cdec:	b2da      	uxtb	r2, r3
 800cdee:	e00d      	b.n	800ce0c <_ntoa_long_long+0x76>
 800cdf0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cdf2:	f003 0320 	and.w	r3, r3, #32
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d001      	beq.n	800cdfe <_ntoa_long_long+0x68>
 800cdfa:	2241      	movs	r2, #65	; 0x41
 800cdfc:	e000      	b.n	800ce00 <_ntoa_long_long+0x6a>
 800cdfe:	2261      	movs	r2, #97	; 0x61
 800ce00:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ce04:	4413      	add	r3, r2
 800ce06:	b2db      	uxtb	r3, r3
 800ce08:	3b0a      	subs	r3, #10
 800ce0a:	b2da      	uxtb	r2, r3
 800ce0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce0e:	1c59      	adds	r1, r3, #1
 800ce10:	6379      	str	r1, [r7, #52]	; 0x34
 800ce12:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800ce16:	440b      	add	r3, r1
 800ce18:	f803 2c28 	strb.w	r2, [r3, #-40]
 800ce1c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800ce20:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800ce24:	f7fb fa74 	bl	8008310 <__aeabi_uldivmod>
 800ce28:	4603      	mov	r3, r0
 800ce2a:	460c      	mov	r4, r1
 800ce2c:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
 800ce30:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800ce34:	4323      	orrs	r3, r4
 800ce36:	d002      	beq.n	800ce3e <_ntoa_long_long+0xa8>
 800ce38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce3a:	2b1f      	cmp	r3, #31
 800ce3c:	d9c5      	bls.n	800cdca <_ntoa_long_long+0x34>
 800ce3e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ce40:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ce42:	9206      	str	r2, [sp, #24]
 800ce44:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ce46:	9205      	str	r2, [sp, #20]
 800ce48:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ce4a:	9204      	str	r2, [sp, #16]
 800ce4c:	9303      	str	r3, [sp, #12]
 800ce4e:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800ce52:	9302      	str	r3, [sp, #8]
 800ce54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce56:	9301      	str	r3, [sp, #4]
 800ce58:	f107 0310 	add.w	r3, r7, #16
 800ce5c:	9300      	str	r3, [sp, #0]
 800ce5e:	683b      	ldr	r3, [r7, #0]
 800ce60:	687a      	ldr	r2, [r7, #4]
 800ce62:	68b9      	ldr	r1, [r7, #8]
 800ce64:	68f8      	ldr	r0, [r7, #12]
 800ce66:	f7ff fe53 	bl	800cb10 <_ntoa_format>
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	373c      	adds	r7, #60	; 0x3c
 800ce70:	46bd      	mov	sp, r7
 800ce72:	bd90      	pop	{r4, r7, pc}
 800ce74:	0000      	movs	r0, r0
	...

0800ce78 <_ftoa>:
 800ce78:	b590      	push	{r4, r7, lr}
 800ce7a:	b09d      	sub	sp, #116	; 0x74
 800ce7c:	af04      	add	r7, sp, #16
 800ce7e:	6178      	str	r0, [r7, #20]
 800ce80:	6139      	str	r1, [r7, #16]
 800ce82:	60fa      	str	r2, [r7, #12]
 800ce84:	60bb      	str	r3, [r7, #8]
 800ce86:	ed87 0b00 	vstr	d0, [r7]
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ce8e:	f04f 0300 	mov.w	r3, #0
 800ce92:	f04f 0400 	mov.w	r4, #0
 800ce96:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
 800ce9a:	ed97 6b00 	vldr	d6, [r7]
 800ce9e:	ed97 7b00 	vldr	d7, [r7]
 800cea2:	eeb4 6b47 	vcmp.f64	d6, d7
 800cea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ceaa:	d00f      	beq.n	800cecc <_ftoa+0x54>
 800ceac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ceae:	9303      	str	r3, [sp, #12]
 800ceb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ceb2:	9302      	str	r3, [sp, #8]
 800ceb4:	2303      	movs	r3, #3
 800ceb6:	9301      	str	r3, [sp, #4]
 800ceb8:	4bb7      	ldr	r3, [pc, #732]	; (800d198 <_ftoa+0x320>)
 800ceba:	9300      	str	r3, [sp, #0]
 800cebc:	68bb      	ldr	r3, [r7, #8]
 800cebe:	68fa      	ldr	r2, [r7, #12]
 800cec0:	6939      	ldr	r1, [r7, #16]
 800cec2:	6978      	ldr	r0, [r7, #20]
 800cec4:	f7ff fdd4 	bl	800ca70 <_out_rev>
 800cec8:	4603      	mov	r3, r0
 800ceca:	e21e      	b.n	800d30a <_ftoa+0x492>
 800cecc:	ed97 7b00 	vldr	d7, [r7]
 800ced0:	ed9f 6ba7 	vldr	d6, [pc, #668]	; 800d170 <_ftoa+0x2f8>
 800ced4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ced8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cedc:	d50f      	bpl.n	800cefe <_ftoa+0x86>
 800cede:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cee0:	9303      	str	r3, [sp, #12]
 800cee2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cee4:	9302      	str	r3, [sp, #8]
 800cee6:	2304      	movs	r3, #4
 800cee8:	9301      	str	r3, [sp, #4]
 800ceea:	4bac      	ldr	r3, [pc, #688]	; (800d19c <_ftoa+0x324>)
 800ceec:	9300      	str	r3, [sp, #0]
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	68fa      	ldr	r2, [r7, #12]
 800cef2:	6939      	ldr	r1, [r7, #16]
 800cef4:	6978      	ldr	r0, [r7, #20]
 800cef6:	f7ff fdbb 	bl	800ca70 <_out_rev>
 800cefa:	4603      	mov	r3, r0
 800cefc:	e205      	b.n	800d30a <_ftoa+0x492>
 800cefe:	ed97 7b00 	vldr	d7, [r7]
 800cf02:	ed9f 6b9d 	vldr	d6, [pc, #628]	; 800d178 <_ftoa+0x300>
 800cf06:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800cf0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf0e:	dd1d      	ble.n	800cf4c <_ftoa+0xd4>
 800cf10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cf12:	f003 0304 	and.w	r3, r3, #4
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d001      	beq.n	800cf1e <_ftoa+0xa6>
 800cf1a:	4ba1      	ldr	r3, [pc, #644]	; (800d1a0 <_ftoa+0x328>)
 800cf1c:	e000      	b.n	800cf20 <_ftoa+0xa8>
 800cf1e:	4ba1      	ldr	r3, [pc, #644]	; (800d1a4 <_ftoa+0x32c>)
 800cf20:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800cf22:	f002 0204 	and.w	r2, r2, #4
 800cf26:	2a00      	cmp	r2, #0
 800cf28:	d001      	beq.n	800cf2e <_ftoa+0xb6>
 800cf2a:	2204      	movs	r2, #4
 800cf2c:	e000      	b.n	800cf30 <_ftoa+0xb8>
 800cf2e:	2203      	movs	r2, #3
 800cf30:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800cf32:	9103      	str	r1, [sp, #12]
 800cf34:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800cf36:	9102      	str	r1, [sp, #8]
 800cf38:	9201      	str	r2, [sp, #4]
 800cf3a:	9300      	str	r3, [sp, #0]
 800cf3c:	68bb      	ldr	r3, [r7, #8]
 800cf3e:	68fa      	ldr	r2, [r7, #12]
 800cf40:	6939      	ldr	r1, [r7, #16]
 800cf42:	6978      	ldr	r0, [r7, #20]
 800cf44:	f7ff fd94 	bl	800ca70 <_out_rev>
 800cf48:	4603      	mov	r3, r0
 800cf4a:	e1de      	b.n	800d30a <_ftoa+0x492>
 800cf4c:	ed97 7b00 	vldr	d7, [r7]
 800cf50:	ed9f 6b8b 	vldr	d6, [pc, #556]	; 800d180 <_ftoa+0x308>
 800cf54:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800cf58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf5c:	dc08      	bgt.n	800cf70 <_ftoa+0xf8>
 800cf5e:	ed97 7b00 	vldr	d7, [r7]
 800cf62:	ed9f 6b89 	vldr	d6, [pc, #548]	; 800d188 <_ftoa+0x310>
 800cf66:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800cf6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf6e:	d50f      	bpl.n	800cf90 <_ftoa+0x118>
 800cf70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cf72:	9302      	str	r3, [sp, #8]
 800cf74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cf76:	9301      	str	r3, [sp, #4]
 800cf78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cf7a:	9300      	str	r3, [sp, #0]
 800cf7c:	ed97 0b00 	vldr	d0, [r7]
 800cf80:	68bb      	ldr	r3, [r7, #8]
 800cf82:	68fa      	ldr	r2, [r7, #12]
 800cf84:	6939      	ldr	r1, [r7, #16]
 800cf86:	6978      	ldr	r0, [r7, #20]
 800cf88:	f000 f9c6 	bl	800d318 <_etoa>
 800cf8c:	4603      	mov	r3, r0
 800cf8e:	e1bc      	b.n	800d30a <_ftoa+0x492>
 800cf90:	2300      	movs	r3, #0
 800cf92:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 800cf96:	ed97 7b00 	vldr	d7, [r7]
 800cf9a:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800cf9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfa2:	d50a      	bpl.n	800cfba <_ftoa+0x142>
 800cfa4:	2301      	movs	r3, #1
 800cfa6:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 800cfaa:	ed9f 6b79 	vldr	d6, [pc, #484]	; 800d190 <_ftoa+0x318>
 800cfae:	ed97 7b00 	vldr	d7, [r7]
 800cfb2:	ee36 7b47 	vsub.f64	d7, d6, d7
 800cfb6:	ed87 7b00 	vstr	d7, [r7]
 800cfba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cfbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d10e      	bne.n	800cfe2 <_ftoa+0x16a>
 800cfc4:	2306      	movs	r3, #6
 800cfc6:	673b      	str	r3, [r7, #112]	; 0x70
 800cfc8:	e00b      	b.n	800cfe2 <_ftoa+0x16a>
 800cfca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cfcc:	1c5a      	adds	r2, r3, #1
 800cfce:	65fa      	str	r2, [r7, #92]	; 0x5c
 800cfd0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800cfd4:	4413      	add	r3, r2
 800cfd6:	2230      	movs	r2, #48	; 0x30
 800cfd8:	f803 2c48 	strb.w	r2, [r3, #-72]
 800cfdc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cfde:	3b01      	subs	r3, #1
 800cfe0:	673b      	str	r3, [r7, #112]	; 0x70
 800cfe2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cfe4:	2b1f      	cmp	r3, #31
 800cfe6:	d802      	bhi.n	800cfee <_ftoa+0x176>
 800cfe8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cfea:	2b09      	cmp	r3, #9
 800cfec:	d8ed      	bhi.n	800cfca <_ftoa+0x152>
 800cfee:	ed97 7b00 	vldr	d7, [r7]
 800cff2:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800cff6:	ee17 3a90 	vmov	r3, s15
 800cffa:	657b      	str	r3, [r7, #84]	; 0x54
 800cffc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cffe:	ee07 3a90 	vmov	s15, r3
 800d002:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d006:	ed97 6b00 	vldr	d6, [r7]
 800d00a:	ee36 6b47 	vsub.f64	d6, d6, d7
 800d00e:	4a66      	ldr	r2, [pc, #408]	; (800d1a8 <_ftoa+0x330>)
 800d010:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d012:	00db      	lsls	r3, r3, #3
 800d014:	4413      	add	r3, r2
 800d016:	ed93 7b00 	vldr	d7, [r3]
 800d01a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d01e:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 800d022:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 800d026:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d02a:	ee17 3a90 	vmov	r3, s15
 800d02e:	653b      	str	r3, [r7, #80]	; 0x50
 800d030:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d032:	ee07 3a90 	vmov	s15, r3
 800d036:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d03a:	ed97 6b0e 	vldr	d6, [r7, #56]	; 0x38
 800d03e:	ee36 7b47 	vsub.f64	d7, d6, d7
 800d042:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
 800d046:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 800d04a:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800d04e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d056:	dd18      	ble.n	800d08a <_ftoa+0x212>
 800d058:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d05a:	3301      	adds	r3, #1
 800d05c:	653b      	str	r3, [r7, #80]	; 0x50
 800d05e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d060:	ee07 3a90 	vmov	s15, r3
 800d064:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 800d068:	4a4f      	ldr	r2, [pc, #316]	; (800d1a8 <_ftoa+0x330>)
 800d06a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d06c:	00db      	lsls	r3, r3, #3
 800d06e:	4413      	add	r3, r2
 800d070:	ed93 7b00 	vldr	d7, [r3]
 800d074:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d07c:	db19      	blt.n	800d0b2 <_ftoa+0x23a>
 800d07e:	2300      	movs	r3, #0
 800d080:	653b      	str	r3, [r7, #80]	; 0x50
 800d082:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d084:	3301      	adds	r3, #1
 800d086:	657b      	str	r3, [r7, #84]	; 0x54
 800d088:	e013      	b.n	800d0b2 <_ftoa+0x23a>
 800d08a:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 800d08e:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800d092:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d09a:	d40a      	bmi.n	800d0b2 <_ftoa+0x23a>
 800d09c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d004      	beq.n	800d0ac <_ftoa+0x234>
 800d0a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d0a4:	f003 0301 	and.w	r3, r3, #1
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d002      	beq.n	800d0b2 <_ftoa+0x23a>
 800d0ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d0ae:	3301      	adds	r3, #1
 800d0b0:	653b      	str	r3, [r7, #80]	; 0x50
 800d0b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d12e      	bne.n	800d116 <_ftoa+0x29e>
 800d0b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d0ba:	ee07 3a90 	vmov	s15, r3
 800d0be:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d0c2:	ed97 6b00 	vldr	d6, [r7]
 800d0c6:	ee36 7b47 	vsub.f64	d7, d6, d7
 800d0ca:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
 800d0ce:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 800d0d2:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800d0d6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d0da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0de:	bf4c      	ite	mi
 800d0e0:	2301      	movmi	r3, #1
 800d0e2:	2300      	movpl	r3, #0
 800d0e4:	b2db      	uxtb	r3, r3
 800d0e6:	f083 0301 	eor.w	r3, r3, #1
 800d0ea:	b2db      	uxtb	r3, r3
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d108      	bne.n	800d102 <_ftoa+0x28a>
 800d0f0:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 800d0f4:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800d0f8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d0fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d100:	dd73      	ble.n	800d1ea <_ftoa+0x372>
 800d102:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d104:	f003 0301 	and.w	r3, r3, #1
 800d108:	2b00      	cmp	r3, #0
 800d10a:	f000 8091 	beq.w	800d230 <_ftoa+0x3b8>
 800d10e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d110:	3301      	adds	r3, #1
 800d112:	657b      	str	r3, [r7, #84]	; 0x54
 800d114:	e08c      	b.n	800d230 <_ftoa+0x3b8>
 800d116:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d118:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d11a:	e020      	b.n	800d15e <_ftoa+0x2e6>
 800d11c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d11e:	3b01      	subs	r3, #1
 800d120:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d122:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d124:	4b21      	ldr	r3, [pc, #132]	; (800d1ac <_ftoa+0x334>)
 800d126:	fba3 2301 	umull	r2, r3, r3, r1
 800d12a:	08da      	lsrs	r2, r3, #3
 800d12c:	4613      	mov	r3, r2
 800d12e:	009b      	lsls	r3, r3, #2
 800d130:	4413      	add	r3, r2
 800d132:	005b      	lsls	r3, r3, #1
 800d134:	1aca      	subs	r2, r1, r3
 800d136:	b2d2      	uxtb	r2, r2
 800d138:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d13a:	1c59      	adds	r1, r3, #1
 800d13c:	65f9      	str	r1, [r7, #92]	; 0x5c
 800d13e:	3230      	adds	r2, #48	; 0x30
 800d140:	b2d2      	uxtb	r2, r2
 800d142:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800d146:	440b      	add	r3, r1
 800d148:	f803 2c48 	strb.w	r2, [r3, #-72]
 800d14c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d14e:	4a17      	ldr	r2, [pc, #92]	; (800d1ac <_ftoa+0x334>)
 800d150:	fba2 2303 	umull	r2, r3, r2, r3
 800d154:	08db      	lsrs	r3, r3, #3
 800d156:	653b      	str	r3, [r7, #80]	; 0x50
 800d158:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d003      	beq.n	800d166 <_ftoa+0x2ee>
 800d15e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d160:	2b1f      	cmp	r3, #31
 800d162:	d9db      	bls.n	800d11c <_ftoa+0x2a4>
 800d164:	e02d      	b.n	800d1c2 <_ftoa+0x34a>
 800d166:	bf00      	nop
 800d168:	e02b      	b.n	800d1c2 <_ftoa+0x34a>
 800d16a:	bf00      	nop
 800d16c:	f3af 8000 	nop.w
 800d170:	ffffffff 	.word	0xffffffff
 800d174:	ffefffff 	.word	0xffefffff
 800d178:	ffffffff 	.word	0xffffffff
 800d17c:	7fefffff 	.word	0x7fefffff
 800d180:	00000000 	.word	0x00000000
 800d184:	41cdcd65 	.word	0x41cdcd65
 800d188:	00000000 	.word	0x00000000
 800d18c:	c1cdcd65 	.word	0xc1cdcd65
	...
 800d198:	08016684 	.word	0x08016684
 800d19c:	08016688 	.word	0x08016688
 800d1a0:	08016690 	.word	0x08016690
 800d1a4:	08016698 	.word	0x08016698
 800d1a8:	08020638 	.word	0x08020638
 800d1ac:	cccccccd 	.word	0xcccccccd
 800d1b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d1b2:	1c5a      	adds	r2, r3, #1
 800d1b4:	65fa      	str	r2, [r7, #92]	; 0x5c
 800d1b6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800d1ba:	4413      	add	r3, r2
 800d1bc:	2230      	movs	r2, #48	; 0x30
 800d1be:	f803 2c48 	strb.w	r2, [r3, #-72]
 800d1c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d1c4:	2b1f      	cmp	r3, #31
 800d1c6:	d804      	bhi.n	800d1d2 <_ftoa+0x35a>
 800d1c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d1ca:	1e5a      	subs	r2, r3, #1
 800d1cc:	64fa      	str	r2, [r7, #76]	; 0x4c
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d1ee      	bne.n	800d1b0 <_ftoa+0x338>
 800d1d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d1d4:	2b1f      	cmp	r3, #31
 800d1d6:	d82b      	bhi.n	800d230 <_ftoa+0x3b8>
 800d1d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d1da:	1c5a      	adds	r2, r3, #1
 800d1dc:	65fa      	str	r2, [r7, #92]	; 0x5c
 800d1de:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800d1e2:	4413      	add	r3, r2
 800d1e4:	222e      	movs	r2, #46	; 0x2e
 800d1e6:	f803 2c48 	strb.w	r2, [r3, #-72]
 800d1ea:	e021      	b.n	800d230 <_ftoa+0x3b8>
 800d1ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d1ee:	4b49      	ldr	r3, [pc, #292]	; (800d314 <_ftoa+0x49c>)
 800d1f0:	fb83 1302 	smull	r1, r3, r3, r2
 800d1f4:	1099      	asrs	r1, r3, #2
 800d1f6:	17d3      	asrs	r3, r2, #31
 800d1f8:	1ac9      	subs	r1, r1, r3
 800d1fa:	460b      	mov	r3, r1
 800d1fc:	009b      	lsls	r3, r3, #2
 800d1fe:	440b      	add	r3, r1
 800d200:	005b      	lsls	r3, r3, #1
 800d202:	1ad1      	subs	r1, r2, r3
 800d204:	b2ca      	uxtb	r2, r1
 800d206:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d208:	1c59      	adds	r1, r3, #1
 800d20a:	65f9      	str	r1, [r7, #92]	; 0x5c
 800d20c:	3230      	adds	r2, #48	; 0x30
 800d20e:	b2d2      	uxtb	r2, r2
 800d210:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800d214:	440b      	add	r3, r1
 800d216:	f803 2c48 	strb.w	r2, [r3, #-72]
 800d21a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d21c:	4a3d      	ldr	r2, [pc, #244]	; (800d314 <_ftoa+0x49c>)
 800d21e:	fb82 1203 	smull	r1, r2, r2, r3
 800d222:	1092      	asrs	r2, r2, #2
 800d224:	17db      	asrs	r3, r3, #31
 800d226:	1ad3      	subs	r3, r2, r3
 800d228:	657b      	str	r3, [r7, #84]	; 0x54
 800d22a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d003      	beq.n	800d238 <_ftoa+0x3c0>
 800d230:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d232:	2b1f      	cmp	r3, #31
 800d234:	d9da      	bls.n	800d1ec <_ftoa+0x374>
 800d236:	e000      	b.n	800d23a <_ftoa+0x3c2>
 800d238:	bf00      	nop
 800d23a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d23c:	f003 0302 	and.w	r3, r3, #2
 800d240:	2b00      	cmp	r3, #0
 800d242:	d124      	bne.n	800d28e <_ftoa+0x416>
 800d244:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d246:	f003 0301 	and.w	r3, r3, #1
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d01f      	beq.n	800d28e <_ftoa+0x416>
 800d24e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d250:	2b00      	cmp	r3, #0
 800d252:	d015      	beq.n	800d280 <_ftoa+0x408>
 800d254:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d104      	bne.n	800d266 <_ftoa+0x3ee>
 800d25c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d25e:	f003 030c 	and.w	r3, r3, #12
 800d262:	2b00      	cmp	r3, #0
 800d264:	d00c      	beq.n	800d280 <_ftoa+0x408>
 800d266:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d268:	3b01      	subs	r3, #1
 800d26a:	677b      	str	r3, [r7, #116]	; 0x74
 800d26c:	e008      	b.n	800d280 <_ftoa+0x408>
 800d26e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d270:	1c5a      	adds	r2, r3, #1
 800d272:	65fa      	str	r2, [r7, #92]	; 0x5c
 800d274:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800d278:	4413      	add	r3, r2
 800d27a:	2230      	movs	r2, #48	; 0x30
 800d27c:	f803 2c48 	strb.w	r2, [r3, #-72]
 800d280:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d282:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d284:	429a      	cmp	r2, r3
 800d286:	d202      	bcs.n	800d28e <_ftoa+0x416>
 800d288:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d28a:	2b1f      	cmp	r3, #31
 800d28c:	d9ef      	bls.n	800d26e <_ftoa+0x3f6>
 800d28e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d290:	2b1f      	cmp	r3, #31
 800d292:	d82a      	bhi.n	800d2ea <_ftoa+0x472>
 800d294:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d009      	beq.n	800d2b0 <_ftoa+0x438>
 800d29c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d29e:	1c5a      	adds	r2, r3, #1
 800d2a0:	65fa      	str	r2, [r7, #92]	; 0x5c
 800d2a2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800d2a6:	4413      	add	r3, r2
 800d2a8:	222d      	movs	r2, #45	; 0x2d
 800d2aa:	f803 2c48 	strb.w	r2, [r3, #-72]
 800d2ae:	e01c      	b.n	800d2ea <_ftoa+0x472>
 800d2b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d2b2:	f003 0304 	and.w	r3, r3, #4
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d009      	beq.n	800d2ce <_ftoa+0x456>
 800d2ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d2bc:	1c5a      	adds	r2, r3, #1
 800d2be:	65fa      	str	r2, [r7, #92]	; 0x5c
 800d2c0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800d2c4:	4413      	add	r3, r2
 800d2c6:	222b      	movs	r2, #43	; 0x2b
 800d2c8:	f803 2c48 	strb.w	r2, [r3, #-72]
 800d2cc:	e00d      	b.n	800d2ea <_ftoa+0x472>
 800d2ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d2d0:	f003 0308 	and.w	r3, r3, #8
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d008      	beq.n	800d2ea <_ftoa+0x472>
 800d2d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d2da:	1c5a      	adds	r2, r3, #1
 800d2dc:	65fa      	str	r2, [r7, #92]	; 0x5c
 800d2de:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800d2e2:	4413      	add	r3, r2
 800d2e4:	2220      	movs	r2, #32
 800d2e6:	f803 2c48 	strb.w	r2, [r3, #-72]
 800d2ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d2ec:	9303      	str	r3, [sp, #12]
 800d2ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d2f0:	9302      	str	r3, [sp, #8]
 800d2f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d2f4:	9301      	str	r3, [sp, #4]
 800d2f6:	f107 0318 	add.w	r3, r7, #24
 800d2fa:	9300      	str	r3, [sp, #0]
 800d2fc:	68bb      	ldr	r3, [r7, #8]
 800d2fe:	68fa      	ldr	r2, [r7, #12]
 800d300:	6939      	ldr	r1, [r7, #16]
 800d302:	6978      	ldr	r0, [r7, #20]
 800d304:	f7ff fbb4 	bl	800ca70 <_out_rev>
 800d308:	4603      	mov	r3, r0
 800d30a:	4618      	mov	r0, r3
 800d30c:	3764      	adds	r7, #100	; 0x64
 800d30e:	46bd      	mov	sp, r7
 800d310:	bd90      	pop	{r4, r7, pc}
 800d312:	bf00      	nop
 800d314:	66666667 	.word	0x66666667

0800d318 <_etoa>:
 800d318:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800d31c:	b09a      	sub	sp, #104	; 0x68
 800d31e:	af06      	add	r7, sp, #24
 800d320:	6178      	str	r0, [r7, #20]
 800d322:	6139      	str	r1, [r7, #16]
 800d324:	60fa      	str	r2, [r7, #12]
 800d326:	60bb      	str	r3, [r7, #8]
 800d328:	ed87 0b00 	vstr	d0, [r7]
 800d32c:	ed97 6b00 	vldr	d6, [r7]
 800d330:	ed97 7b00 	vldr	d7, [r7]
 800d334:	eeb4 6b47 	vcmp.f64	d6, d7
 800d338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d33c:	d111      	bne.n	800d362 <_etoa+0x4a>
 800d33e:	ed97 7b00 	vldr	d7, [r7]
 800d342:	ed9f 6bc5 	vldr	d6, [pc, #788]	; 800d658 <_etoa+0x340>
 800d346:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d34a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d34e:	dc08      	bgt.n	800d362 <_etoa+0x4a>
 800d350:	ed97 7b00 	vldr	d7, [r7]
 800d354:	ed9f 6bc2 	vldr	d6, [pc, #776]	; 800d660 <_etoa+0x348>
 800d358:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d35c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d360:	d50f      	bpl.n	800d382 <_etoa+0x6a>
 800d362:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d364:	9302      	str	r3, [sp, #8]
 800d366:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d368:	9301      	str	r3, [sp, #4]
 800d36a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d36c:	9300      	str	r3, [sp, #0]
 800d36e:	ed97 0b00 	vldr	d0, [r7]
 800d372:	68bb      	ldr	r3, [r7, #8]
 800d374:	68fa      	ldr	r2, [r7, #12]
 800d376:	6939      	ldr	r1, [r7, #16]
 800d378:	6978      	ldr	r0, [r7, #20]
 800d37a:	f7ff fd7d 	bl	800ce78 <_ftoa>
 800d37e:	4603      	mov	r3, r0
 800d380:	e1cd      	b.n	800d71e <_etoa+0x406>
 800d382:	ed97 7b00 	vldr	d7, [r7]
 800d386:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d38a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d38e:	bf4c      	ite	mi
 800d390:	2301      	movmi	r3, #1
 800d392:	2300      	movpl	r3, #0
 800d394:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d398:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d005      	beq.n	800d3ac <_etoa+0x94>
 800d3a0:	ed97 7b00 	vldr	d7, [r7]
 800d3a4:	eeb1 7b47 	vneg.f64	d7, d7
 800d3a8:	ed87 7b00 	vstr	d7, [r7]
 800d3ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d3ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d101      	bne.n	800d3ba <_etoa+0xa2>
 800d3b6:	2306      	movs	r3, #6
 800d3b8:	663b      	str	r3, [r7, #96]	; 0x60
 800d3ba:	e9d7 3400 	ldrd	r3, r4, [r7]
 800d3be:	e9c7 3406 	strd	r3, r4, [r7, #24]
 800d3c2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d3c6:	f04f 0300 	mov.w	r3, #0
 800d3ca:	f04f 0400 	mov.w	r4, #0
 800d3ce:	0d13      	lsrs	r3, r2, #20
 800d3d0:	2400      	movs	r4, #0
 800d3d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d3d6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d3da:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d3dc:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800d3e0:	f04f 31ff 	mov.w	r1, #4294967295
 800d3e4:	4ab0      	ldr	r2, [pc, #704]	; (800d6a8 <_etoa+0x390>)
 800d3e6:	ea03 0b01 	and.w	fp, r3, r1
 800d3ea:	ea04 0c02 	and.w	ip, r4, r2
 800d3ee:	f04f 0100 	mov.w	r1, #0
 800d3f2:	4aae      	ldr	r2, [pc, #696]	; (800d6ac <_etoa+0x394>)
 800d3f4:	ea4b 0301 	orr.w	r3, fp, r1
 800d3f8:	ea4c 0402 	orr.w	r4, ip, r2
 800d3fc:	e9c7 3406 	strd	r3, r4, [r7, #24]
 800d400:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d402:	ee07 3a90 	vmov	s15, r3
 800d406:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d40a:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800d668 <_etoa+0x350>
 800d40e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d412:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800d670 <_etoa+0x358>
 800d416:	ee37 6b06 	vadd.f64	d6, d7, d6
 800d41a:	ed97 7b06 	vldr	d7, [r7, #24]
 800d41e:	eeb7 5b08 	vmov.f64	d5, #120	; 0x3fc00000  1.5
 800d422:	ee37 7b45 	vsub.f64	d7, d7, d5
 800d426:	ed9f 5b94 	vldr	d5, [pc, #592]	; 800d678 <_etoa+0x360>
 800d42a:	ee27 7b05 	vmul.f64	d7, d7, d5
 800d42e:	ee36 7b07 	vadd.f64	d7, d6, d7
 800d432:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800d436:	ee17 3a90 	vmov	r3, s15
 800d43a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d43c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d43e:	ee07 3a90 	vmov	s15, r3
 800d442:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d446:	ed9f 6b8e 	vldr	d6, [pc, #568]	; 800d680 <_etoa+0x368>
 800d44a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d44e:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800d452:	ee37 7b06 	vadd.f64	d7, d7, d6
 800d456:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800d45a:	ee17 3a90 	vmov	r3, s15
 800d45e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d460:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d462:	ee07 3a90 	vmov	s15, r3
 800d466:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d46a:	ed9f 6b87 	vldr	d6, [pc, #540]	; 800d688 <_etoa+0x370>
 800d46e:	ee27 6b06 	vmul.f64	d6, d7, d6
 800d472:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d474:	ee07 3a90 	vmov	s15, r3
 800d478:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d47c:	ed9f 5b84 	vldr	d5, [pc, #528]	; 800d690 <_etoa+0x378>
 800d480:	ee27 7b05 	vmul.f64	d7, d7, d5
 800d484:	ee36 7b47 	vsub.f64	d7, d6, d7
 800d488:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
 800d48c:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
 800d490:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 800d494:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d498:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
 800d49c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d49e:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800d4a2:	4619      	mov	r1, r3
 800d4a4:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800d4a8:	f04f 0300 	mov.w	r3, #0
 800d4ac:	f04f 0400 	mov.w	r4, #0
 800d4b0:	050c      	lsls	r4, r1, #20
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	e9c7 3406 	strd	r3, r4, [r7, #24]
 800d4b8:	ed97 6b06 	vldr	d6, [r7, #24]
 800d4bc:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 800d4c0:	ee37 4b07 	vadd.f64	d4, d7, d7
 800d4c4:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800d4c8:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 800d4cc:	ee35 5b47 	vsub.f64	d5, d5, d7
 800d4d0:	ed97 3b0a 	vldr	d3, [r7, #40]	; 0x28
 800d4d4:	eeb2 2b0c 	vmov.f64	d2, #44	; 0x41600000  14.0
 800d4d8:	ee83 7b02 	vdiv.f64	d7, d3, d2
 800d4dc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800d4e0:	ee37 3b03 	vadd.f64	d3, d7, d3
 800d4e4:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 800d4e8:	ee82 7b03 	vdiv.f64	d7, d2, d3
 800d4ec:	eeb1 3b08 	vmov.f64	d3, #24	; 0x40c00000  6.0
 800d4f0:	ee37 3b03 	vadd.f64	d3, d7, d3
 800d4f4:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 800d4f8:	ee82 7b03 	vdiv.f64	d7, d2, d3
 800d4fc:	ee35 5b07 	vadd.f64	d5, d5, d7
 800d500:	ee84 7b05 	vdiv.f64	d7, d4, d5
 800d504:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800d508:	ee37 7b05 	vadd.f64	d7, d7, d5
 800d50c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d510:	ed87 7b06 	vstr	d7, [r7, #24]
 800d514:	ed97 7b06 	vldr	d7, [r7, #24]
 800d518:	ed97 6b00 	vldr	d6, [r7]
 800d51c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d524:	d50a      	bpl.n	800d53c <_etoa+0x224>
 800d526:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d528:	3b01      	subs	r3, #1
 800d52a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d52c:	ed97 6b06 	vldr	d6, [r7, #24]
 800d530:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 800d534:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800d538:	ed87 7b06 	vstr	d7, [r7, #24]
 800d53c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d53e:	2b63      	cmp	r3, #99	; 0x63
 800d540:	dc05      	bgt.n	800d54e <_etoa+0x236>
 800d542:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d544:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800d548:	db01      	blt.n	800d54e <_etoa+0x236>
 800d54a:	2304      	movs	r3, #4
 800d54c:	e000      	b.n	800d550 <_etoa+0x238>
 800d54e:	2305      	movs	r3, #5
 800d550:	64bb      	str	r3, [r7, #72]	; 0x48
 800d552:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d554:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d031      	beq.n	800d5c0 <_etoa+0x2a8>
 800d55c:	ed97 7b00 	vldr	d7, [r7]
 800d560:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 800d698 <_etoa+0x380>
 800d564:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d56c:	db1d      	blt.n	800d5aa <_etoa+0x292>
 800d56e:	ed97 7b00 	vldr	d7, [r7]
 800d572:	ed9f 6b4b 	vldr	d6, [pc, #300]	; 800d6a0 <_etoa+0x388>
 800d576:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d57a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d57e:	d514      	bpl.n	800d5aa <_etoa+0x292>
 800d580:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d582:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d584:	429a      	cmp	r2, r3
 800d586:	da05      	bge.n	800d594 <_etoa+0x27c>
 800d588:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d58a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d58c:	1ad3      	subs	r3, r2, r3
 800d58e:	3b01      	subs	r3, #1
 800d590:	663b      	str	r3, [r7, #96]	; 0x60
 800d592:	e001      	b.n	800d598 <_etoa+0x280>
 800d594:	2300      	movs	r3, #0
 800d596:	663b      	str	r3, [r7, #96]	; 0x60
 800d598:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d59a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d59e:	66bb      	str	r3, [r7, #104]	; 0x68
 800d5a0:	2300      	movs	r3, #0
 800d5a2:	64bb      	str	r3, [r7, #72]	; 0x48
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d5a8:	e00a      	b.n	800d5c0 <_etoa+0x2a8>
 800d5aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d007      	beq.n	800d5c0 <_etoa+0x2a8>
 800d5b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d5b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d002      	beq.n	800d5c0 <_etoa+0x2a8>
 800d5ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d5bc:	3b01      	subs	r3, #1
 800d5be:	663b      	str	r3, [r7, #96]	; 0x60
 800d5c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d5c2:	647b      	str	r3, [r7, #68]	; 0x44
 800d5c4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d5c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d5c8:	429a      	cmp	r2, r3
 800d5ca:	d904      	bls.n	800d5d6 <_etoa+0x2be>
 800d5cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d5ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d5d0:	1ad3      	subs	r3, r2, r3
 800d5d2:	647b      	str	r3, [r7, #68]	; 0x44
 800d5d4:	e001      	b.n	800d5da <_etoa+0x2c2>
 800d5d6:	2300      	movs	r3, #0
 800d5d8:	647b      	str	r3, [r7, #68]	; 0x44
 800d5da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d5dc:	f003 0302 	and.w	r3, r3, #2
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d004      	beq.n	800d5ee <_etoa+0x2d6>
 800d5e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d001      	beq.n	800d5ee <_etoa+0x2d6>
 800d5ea:	2300      	movs	r3, #0
 800d5ec:	647b      	str	r3, [r7, #68]	; 0x44
 800d5ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d007      	beq.n	800d604 <_etoa+0x2ec>
 800d5f4:	ed97 6b06 	vldr	d6, [r7, #24]
 800d5f8:	ed97 5b00 	vldr	d5, [r7]
 800d5fc:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800d600:	ed87 7b00 	vstr	d7, [r7]
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	627b      	str	r3, [r7, #36]	; 0x24
 800d608:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d004      	beq.n	800d61a <_etoa+0x302>
 800d610:	ed97 7b00 	vldr	d7, [r7]
 800d614:	eeb1 7b47 	vneg.f64	d7, d7
 800d618:	e001      	b.n	800d61e <_etoa+0x306>
 800d61a:	ed97 7b00 	vldr	d7, [r7]
 800d61e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d620:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d624:	9302      	str	r3, [sp, #8]
 800d626:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d628:	9301      	str	r3, [sp, #4]
 800d62a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d62c:	9300      	str	r3, [sp, #0]
 800d62e:	eeb0 0b47 	vmov.f64	d0, d7
 800d632:	68bb      	ldr	r3, [r7, #8]
 800d634:	68fa      	ldr	r2, [r7, #12]
 800d636:	6939      	ldr	r1, [r7, #16]
 800d638:	6978      	ldr	r0, [r7, #20]
 800d63a:	f7ff fc1d 	bl	800ce78 <_ftoa>
 800d63e:	60f8      	str	r0, [r7, #12]
 800d640:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d642:	2b00      	cmp	r3, #0
 800d644:	d06a      	beq.n	800d71c <_etoa+0x404>
 800d646:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d648:	f003 0320 	and.w	r3, r3, #32
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d02f      	beq.n	800d6b0 <_etoa+0x398>
 800d650:	2045      	movs	r0, #69	; 0x45
 800d652:	e02e      	b.n	800d6b2 <_etoa+0x39a>
 800d654:	f3af 8000 	nop.w
 800d658:	ffffffff 	.word	0xffffffff
 800d65c:	7fefffff 	.word	0x7fefffff
 800d660:	ffffffff 	.word	0xffffffff
 800d664:	ffefffff 	.word	0xffefffff
 800d668:	509f79fb 	.word	0x509f79fb
 800d66c:	3fd34413 	.word	0x3fd34413
 800d670:	8b60c8b3 	.word	0x8b60c8b3
 800d674:	3fc68a28 	.word	0x3fc68a28
 800d678:	636f4361 	.word	0x636f4361
 800d67c:	3fd287a7 	.word	0x3fd287a7
 800d680:	0979a371 	.word	0x0979a371
 800d684:	400a934f 	.word	0x400a934f
 800d688:	bbb55516 	.word	0xbbb55516
 800d68c:	40026bb1 	.word	0x40026bb1
 800d690:	fefa39ef 	.word	0xfefa39ef
 800d694:	3fe62e42 	.word	0x3fe62e42
 800d698:	eb1c432d 	.word	0xeb1c432d
 800d69c:	3f1a36e2 	.word	0x3f1a36e2
 800d6a0:	00000000 	.word	0x00000000
 800d6a4:	412e8480 	.word	0x412e8480
 800d6a8:	000fffff 	.word	0x000fffff
 800d6ac:	3ff00000 	.word	0x3ff00000
 800d6b0:	2065      	movs	r0, #101	; 0x65
 800d6b2:	68fa      	ldr	r2, [r7, #12]
 800d6b4:	1c53      	adds	r3, r2, #1
 800d6b6:	60fb      	str	r3, [r7, #12]
 800d6b8:	697c      	ldr	r4, [r7, #20]
 800d6ba:	68bb      	ldr	r3, [r7, #8]
 800d6bc:	6939      	ldr	r1, [r7, #16]
 800d6be:	47a0      	blx	r4
 800d6c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	bfb8      	it	lt
 800d6c6:	425b      	neglt	r3, r3
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d6cc:	0fdb      	lsrs	r3, r3, #31
 800d6ce:	b2db      	uxtb	r3, r3
 800d6d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d6d2:	3a01      	subs	r2, #1
 800d6d4:	2105      	movs	r1, #5
 800d6d6:	9105      	str	r1, [sp, #20]
 800d6d8:	9204      	str	r2, [sp, #16]
 800d6da:	2200      	movs	r2, #0
 800d6dc:	9203      	str	r2, [sp, #12]
 800d6de:	220a      	movs	r2, #10
 800d6e0:	9202      	str	r2, [sp, #8]
 800d6e2:	9301      	str	r3, [sp, #4]
 800d6e4:	9000      	str	r0, [sp, #0]
 800d6e6:	68bb      	ldr	r3, [r7, #8]
 800d6e8:	68fa      	ldr	r2, [r7, #12]
 800d6ea:	6939      	ldr	r1, [r7, #16]
 800d6ec:	6978      	ldr	r0, [r7, #20]
 800d6ee:	f7ff faeb 	bl	800ccc8 <_ntoa_long>
 800d6f2:	60f8      	str	r0, [r7, #12]
 800d6f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d6f6:	f003 0302 	and.w	r3, r3, #2
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d00e      	beq.n	800d71c <_etoa+0x404>
 800d6fe:	e007      	b.n	800d710 <_etoa+0x3f8>
 800d700:	68fa      	ldr	r2, [r7, #12]
 800d702:	1c53      	adds	r3, r2, #1
 800d704:	60fb      	str	r3, [r7, #12]
 800d706:	697c      	ldr	r4, [r7, #20]
 800d708:	68bb      	ldr	r3, [r7, #8]
 800d70a:	6939      	ldr	r1, [r7, #16]
 800d70c:	2020      	movs	r0, #32
 800d70e:	47a0      	blx	r4
 800d710:	68fa      	ldr	r2, [r7, #12]
 800d712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d714:	1ad3      	subs	r3, r2, r3
 800d716:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d718:	429a      	cmp	r2, r3
 800d71a:	d8f1      	bhi.n	800d700 <_etoa+0x3e8>
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	4618      	mov	r0, r3
 800d720:	3750      	adds	r7, #80	; 0x50
 800d722:	46bd      	mov	sp, r7
 800d724:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

0800d728 <_vsnprintf>:
 800d728:	b5b0      	push	{r4, r5, r7, lr}
 800d72a:	b0a0      	sub	sp, #128	; 0x80
 800d72c:	af0a      	add	r7, sp, #40	; 0x28
 800d72e:	60f8      	str	r0, [r7, #12]
 800d730:	60b9      	str	r1, [r7, #8]
 800d732:	607a      	str	r2, [r7, #4]
 800d734:	603b      	str	r3, [r7, #0]
 800d736:	2300      	movs	r3, #0
 800d738:	647b      	str	r3, [r7, #68]	; 0x44
 800d73a:	68bb      	ldr	r3, [r7, #8]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	f040 848e 	bne.w	800e05e <_vsnprintf+0x936>
 800d742:	4ba0      	ldr	r3, [pc, #640]	; (800d9c4 <_vsnprintf+0x29c>)
 800d744:	60fb      	str	r3, [r7, #12]
 800d746:	f000 bc8a 	b.w	800e05e <_vsnprintf+0x936>
 800d74a:	683b      	ldr	r3, [r7, #0]
 800d74c:	781b      	ldrb	r3, [r3, #0]
 800d74e:	2b25      	cmp	r3, #37	; 0x25
 800d750:	d00d      	beq.n	800d76e <_vsnprintf+0x46>
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	7818      	ldrb	r0, [r3, #0]
 800d756:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d758:	1c53      	adds	r3, r2, #1
 800d75a:	647b      	str	r3, [r7, #68]	; 0x44
 800d75c:	68fc      	ldr	r4, [r7, #12]
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	68b9      	ldr	r1, [r7, #8]
 800d762:	47a0      	blx	r4
 800d764:	683b      	ldr	r3, [r7, #0]
 800d766:	3301      	adds	r3, #1
 800d768:	603b      	str	r3, [r7, #0]
 800d76a:	f000 bc78 	b.w	800e05e <_vsnprintf+0x936>
 800d76e:	683b      	ldr	r3, [r7, #0]
 800d770:	3301      	adds	r3, #1
 800d772:	603b      	str	r3, [r7, #0]
 800d774:	2300      	movs	r3, #0
 800d776:	657b      	str	r3, [r7, #84]	; 0x54
 800d778:	683b      	ldr	r3, [r7, #0]
 800d77a:	781b      	ldrb	r3, [r3, #0]
 800d77c:	3b20      	subs	r3, #32
 800d77e:	2b10      	cmp	r3, #16
 800d780:	d856      	bhi.n	800d830 <_vsnprintf+0x108>
 800d782:	a201      	add	r2, pc, #4	; (adr r2, 800d788 <_vsnprintf+0x60>)
 800d784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d788:	0800d809 	.word	0x0800d809
 800d78c:	0800d831 	.word	0x0800d831
 800d790:	0800d831 	.word	0x0800d831
 800d794:	0800d81d 	.word	0x0800d81d
 800d798:	0800d831 	.word	0x0800d831
 800d79c:	0800d831 	.word	0x0800d831
 800d7a0:	0800d831 	.word	0x0800d831
 800d7a4:	0800d831 	.word	0x0800d831
 800d7a8:	0800d831 	.word	0x0800d831
 800d7ac:	0800d831 	.word	0x0800d831
 800d7b0:	0800d831 	.word	0x0800d831
 800d7b4:	0800d7f5 	.word	0x0800d7f5
 800d7b8:	0800d831 	.word	0x0800d831
 800d7bc:	0800d7e1 	.word	0x0800d7e1
 800d7c0:	0800d831 	.word	0x0800d831
 800d7c4:	0800d831 	.word	0x0800d831
 800d7c8:	0800d7cd 	.word	0x0800d7cd
 800d7cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d7ce:	f043 0301 	orr.w	r3, r3, #1
 800d7d2:	657b      	str	r3, [r7, #84]	; 0x54
 800d7d4:	683b      	ldr	r3, [r7, #0]
 800d7d6:	3301      	adds	r3, #1
 800d7d8:	603b      	str	r3, [r7, #0]
 800d7da:	2301      	movs	r3, #1
 800d7dc:	64bb      	str	r3, [r7, #72]	; 0x48
 800d7de:	e02a      	b.n	800d836 <_vsnprintf+0x10e>
 800d7e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d7e2:	f043 0302 	orr.w	r3, r3, #2
 800d7e6:	657b      	str	r3, [r7, #84]	; 0x54
 800d7e8:	683b      	ldr	r3, [r7, #0]
 800d7ea:	3301      	adds	r3, #1
 800d7ec:	603b      	str	r3, [r7, #0]
 800d7ee:	2301      	movs	r3, #1
 800d7f0:	64bb      	str	r3, [r7, #72]	; 0x48
 800d7f2:	e020      	b.n	800d836 <_vsnprintf+0x10e>
 800d7f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d7f6:	f043 0304 	orr.w	r3, r3, #4
 800d7fa:	657b      	str	r3, [r7, #84]	; 0x54
 800d7fc:	683b      	ldr	r3, [r7, #0]
 800d7fe:	3301      	adds	r3, #1
 800d800:	603b      	str	r3, [r7, #0]
 800d802:	2301      	movs	r3, #1
 800d804:	64bb      	str	r3, [r7, #72]	; 0x48
 800d806:	e016      	b.n	800d836 <_vsnprintf+0x10e>
 800d808:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d80a:	f043 0308 	orr.w	r3, r3, #8
 800d80e:	657b      	str	r3, [r7, #84]	; 0x54
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	3301      	adds	r3, #1
 800d814:	603b      	str	r3, [r7, #0]
 800d816:	2301      	movs	r3, #1
 800d818:	64bb      	str	r3, [r7, #72]	; 0x48
 800d81a:	e00c      	b.n	800d836 <_vsnprintf+0x10e>
 800d81c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d81e:	f043 0310 	orr.w	r3, r3, #16
 800d822:	657b      	str	r3, [r7, #84]	; 0x54
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	3301      	adds	r3, #1
 800d828:	603b      	str	r3, [r7, #0]
 800d82a:	2301      	movs	r3, #1
 800d82c:	64bb      	str	r3, [r7, #72]	; 0x48
 800d82e:	e002      	b.n	800d836 <_vsnprintf+0x10e>
 800d830:	2300      	movs	r3, #0
 800d832:	64bb      	str	r3, [r7, #72]	; 0x48
 800d834:	bf00      	nop
 800d836:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d19d      	bne.n	800d778 <_vsnprintf+0x50>
 800d83c:	2300      	movs	r3, #0
 800d83e:	653b      	str	r3, [r7, #80]	; 0x50
 800d840:	683b      	ldr	r3, [r7, #0]
 800d842:	781b      	ldrb	r3, [r3, #0]
 800d844:	4618      	mov	r0, r3
 800d846:	f7ff f8d8 	bl	800c9fa <_is_digit>
 800d84a:	4603      	mov	r3, r0
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d005      	beq.n	800d85c <_vsnprintf+0x134>
 800d850:	463b      	mov	r3, r7
 800d852:	4618      	mov	r0, r3
 800d854:	f7ff f8e8 	bl	800ca28 <_atoi>
 800d858:	6538      	str	r0, [r7, #80]	; 0x50
 800d85a:	e018      	b.n	800d88e <_vsnprintf+0x166>
 800d85c:	683b      	ldr	r3, [r7, #0]
 800d85e:	781b      	ldrb	r3, [r3, #0]
 800d860:	2b2a      	cmp	r3, #42	; 0x2a
 800d862:	d114      	bne.n	800d88e <_vsnprintf+0x166>
 800d864:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d866:	1d1a      	adds	r2, r3, #4
 800d868:	66ba      	str	r2, [r7, #104]	; 0x68
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	633b      	str	r3, [r7, #48]	; 0x30
 800d86e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d870:	2b00      	cmp	r3, #0
 800d872:	da07      	bge.n	800d884 <_vsnprintf+0x15c>
 800d874:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d876:	f043 0302 	orr.w	r3, r3, #2
 800d87a:	657b      	str	r3, [r7, #84]	; 0x54
 800d87c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d87e:	425b      	negs	r3, r3
 800d880:	653b      	str	r3, [r7, #80]	; 0x50
 800d882:	e001      	b.n	800d888 <_vsnprintf+0x160>
 800d884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d886:	653b      	str	r3, [r7, #80]	; 0x50
 800d888:	683b      	ldr	r3, [r7, #0]
 800d88a:	3301      	adds	r3, #1
 800d88c:	603b      	str	r3, [r7, #0]
 800d88e:	2300      	movs	r3, #0
 800d890:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d892:	683b      	ldr	r3, [r7, #0]
 800d894:	781b      	ldrb	r3, [r3, #0]
 800d896:	2b2e      	cmp	r3, #46	; 0x2e
 800d898:	d124      	bne.n	800d8e4 <_vsnprintf+0x1bc>
 800d89a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d89c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d8a0:	657b      	str	r3, [r7, #84]	; 0x54
 800d8a2:	683b      	ldr	r3, [r7, #0]
 800d8a4:	3301      	adds	r3, #1
 800d8a6:	603b      	str	r3, [r7, #0]
 800d8a8:	683b      	ldr	r3, [r7, #0]
 800d8aa:	781b      	ldrb	r3, [r3, #0]
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	f7ff f8a4 	bl	800c9fa <_is_digit>
 800d8b2:	4603      	mov	r3, r0
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d005      	beq.n	800d8c4 <_vsnprintf+0x19c>
 800d8b8:	463b      	mov	r3, r7
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	f7ff f8b4 	bl	800ca28 <_atoi>
 800d8c0:	64f8      	str	r0, [r7, #76]	; 0x4c
 800d8c2:	e00f      	b.n	800d8e4 <_vsnprintf+0x1bc>
 800d8c4:	683b      	ldr	r3, [r7, #0]
 800d8c6:	781b      	ldrb	r3, [r3, #0]
 800d8c8:	2b2a      	cmp	r3, #42	; 0x2a
 800d8ca:	d10b      	bne.n	800d8e4 <_vsnprintf+0x1bc>
 800d8cc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d8ce:	1d1a      	adds	r2, r3, #4
 800d8d0:	66ba      	str	r2, [r7, #104]	; 0x68
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d8d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8d8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d8dc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d8de:	683b      	ldr	r3, [r7, #0]
 800d8e0:	3301      	adds	r3, #1
 800d8e2:	603b      	str	r3, [r7, #0]
 800d8e4:	683b      	ldr	r3, [r7, #0]
 800d8e6:	781b      	ldrb	r3, [r3, #0]
 800d8e8:	3b68      	subs	r3, #104	; 0x68
 800d8ea:	2b12      	cmp	r3, #18
 800d8ec:	d866      	bhi.n	800d9bc <_vsnprintf+0x294>
 800d8ee:	a201      	add	r2, pc, #4	; (adr r2, 800d8f4 <_vsnprintf+0x1cc>)
 800d8f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8f4:	0800d967 	.word	0x0800d967
 800d8f8:	0800d9bd 	.word	0x0800d9bd
 800d8fc:	0800d99d 	.word	0x0800d99d
 800d900:	0800d9bd 	.word	0x0800d9bd
 800d904:	0800d941 	.word	0x0800d941
 800d908:	0800d9bd 	.word	0x0800d9bd
 800d90c:	0800d9bd 	.word	0x0800d9bd
 800d910:	0800d9bd 	.word	0x0800d9bd
 800d914:	0800d9bd 	.word	0x0800d9bd
 800d918:	0800d9bd 	.word	0x0800d9bd
 800d91c:	0800d9bd 	.word	0x0800d9bd
 800d920:	0800d9bd 	.word	0x0800d9bd
 800d924:	0800d98d 	.word	0x0800d98d
 800d928:	0800d9bd 	.word	0x0800d9bd
 800d92c:	0800d9bd 	.word	0x0800d9bd
 800d930:	0800d9bd 	.word	0x0800d9bd
 800d934:	0800d9bd 	.word	0x0800d9bd
 800d938:	0800d9bd 	.word	0x0800d9bd
 800d93c:	0800d9ad 	.word	0x0800d9ad
 800d940:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d942:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d946:	657b      	str	r3, [r7, #84]	; 0x54
 800d948:	683b      	ldr	r3, [r7, #0]
 800d94a:	3301      	adds	r3, #1
 800d94c:	603b      	str	r3, [r7, #0]
 800d94e:	683b      	ldr	r3, [r7, #0]
 800d950:	781b      	ldrb	r3, [r3, #0]
 800d952:	2b6c      	cmp	r3, #108	; 0x6c
 800d954:	d134      	bne.n	800d9c0 <_vsnprintf+0x298>
 800d956:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d958:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d95c:	657b      	str	r3, [r7, #84]	; 0x54
 800d95e:	683b      	ldr	r3, [r7, #0]
 800d960:	3301      	adds	r3, #1
 800d962:	603b      	str	r3, [r7, #0]
 800d964:	e02c      	b.n	800d9c0 <_vsnprintf+0x298>
 800d966:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d968:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d96c:	657b      	str	r3, [r7, #84]	; 0x54
 800d96e:	683b      	ldr	r3, [r7, #0]
 800d970:	3301      	adds	r3, #1
 800d972:	603b      	str	r3, [r7, #0]
 800d974:	683b      	ldr	r3, [r7, #0]
 800d976:	781b      	ldrb	r3, [r3, #0]
 800d978:	2b68      	cmp	r3, #104	; 0x68
 800d97a:	d125      	bne.n	800d9c8 <_vsnprintf+0x2a0>
 800d97c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d97e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d982:	657b      	str	r3, [r7, #84]	; 0x54
 800d984:	683b      	ldr	r3, [r7, #0]
 800d986:	3301      	adds	r3, #1
 800d988:	603b      	str	r3, [r7, #0]
 800d98a:	e01d      	b.n	800d9c8 <_vsnprintf+0x2a0>
 800d98c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d98e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d992:	657b      	str	r3, [r7, #84]	; 0x54
 800d994:	683b      	ldr	r3, [r7, #0]
 800d996:	3301      	adds	r3, #1
 800d998:	603b      	str	r3, [r7, #0]
 800d99a:	e016      	b.n	800d9ca <_vsnprintf+0x2a2>
 800d99c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d99e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d9a2:	657b      	str	r3, [r7, #84]	; 0x54
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	3301      	adds	r3, #1
 800d9a8:	603b      	str	r3, [r7, #0]
 800d9aa:	e00e      	b.n	800d9ca <_vsnprintf+0x2a2>
 800d9ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d9ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d9b2:	657b      	str	r3, [r7, #84]	; 0x54
 800d9b4:	683b      	ldr	r3, [r7, #0]
 800d9b6:	3301      	adds	r3, #1
 800d9b8:	603b      	str	r3, [r7, #0]
 800d9ba:	e006      	b.n	800d9ca <_vsnprintf+0x2a2>
 800d9bc:	bf00      	nop
 800d9be:	e004      	b.n	800d9ca <_vsnprintf+0x2a2>
 800d9c0:	bf00      	nop
 800d9c2:	e002      	b.n	800d9ca <_vsnprintf+0x2a2>
 800d9c4:	0800c9a5 	.word	0x0800c9a5
 800d9c8:	bf00      	nop
 800d9ca:	683b      	ldr	r3, [r7, #0]
 800d9cc:	781b      	ldrb	r3, [r3, #0]
 800d9ce:	3b25      	subs	r3, #37	; 0x25
 800d9d0:	2b53      	cmp	r3, #83	; 0x53
 800d9d2:	f200 8337 	bhi.w	800e044 <_vsnprintf+0x91c>
 800d9d6:	a201      	add	r2, pc, #4	; (adr r2, 800d9dc <_vsnprintf+0x2b4>)
 800d9d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9dc:	0800e02d 	.word	0x0800e02d
 800d9e0:	0800e045 	.word	0x0800e045
 800d9e4:	0800e045 	.word	0x0800e045
 800d9e8:	0800e045 	.word	0x0800e045
 800d9ec:	0800e045 	.word	0x0800e045
 800d9f0:	0800e045 	.word	0x0800e045
 800d9f4:	0800e045 	.word	0x0800e045
 800d9f8:	0800e045 	.word	0x0800e045
 800d9fc:	0800e045 	.word	0x0800e045
 800da00:	0800e045 	.word	0x0800e045
 800da04:	0800e045 	.word	0x0800e045
 800da08:	0800e045 	.word	0x0800e045
 800da0c:	0800e045 	.word	0x0800e045
 800da10:	0800e045 	.word	0x0800e045
 800da14:	0800e045 	.word	0x0800e045
 800da18:	0800e045 	.word	0x0800e045
 800da1c:	0800e045 	.word	0x0800e045
 800da20:	0800e045 	.word	0x0800e045
 800da24:	0800e045 	.word	0x0800e045
 800da28:	0800e045 	.word	0x0800e045
 800da2c:	0800e045 	.word	0x0800e045
 800da30:	0800e045 	.word	0x0800e045
 800da34:	0800e045 	.word	0x0800e045
 800da38:	0800e045 	.word	0x0800e045
 800da3c:	0800e045 	.word	0x0800e045
 800da40:	0800e045 	.word	0x0800e045
 800da44:	0800e045 	.word	0x0800e045
 800da48:	0800e045 	.word	0x0800e045
 800da4c:	0800e045 	.word	0x0800e045
 800da50:	0800e045 	.word	0x0800e045
 800da54:	0800e045 	.word	0x0800e045
 800da58:	0800e045 	.word	0x0800e045
 800da5c:	0800de01 	.word	0x0800de01
 800da60:	0800ddb9 	.word	0x0800ddb9
 800da64:	0800de01 	.word	0x0800de01
 800da68:	0800e045 	.word	0x0800e045
 800da6c:	0800e045 	.word	0x0800e045
 800da70:	0800e045 	.word	0x0800e045
 800da74:	0800e045 	.word	0x0800e045
 800da78:	0800e045 	.word	0x0800e045
 800da7c:	0800e045 	.word	0x0800e045
 800da80:	0800e045 	.word	0x0800e045
 800da84:	0800e045 	.word	0x0800e045
 800da88:	0800e045 	.word	0x0800e045
 800da8c:	0800e045 	.word	0x0800e045
 800da90:	0800e045 	.word	0x0800e045
 800da94:	0800e045 	.word	0x0800e045
 800da98:	0800e045 	.word	0x0800e045
 800da9c:	0800e045 	.word	0x0800e045
 800daa0:	0800e045 	.word	0x0800e045
 800daa4:	0800e045 	.word	0x0800e045
 800daa8:	0800db2d 	.word	0x0800db2d
 800daac:	0800e045 	.word	0x0800e045
 800dab0:	0800e045 	.word	0x0800e045
 800dab4:	0800e045 	.word	0x0800e045
 800dab8:	0800e045 	.word	0x0800e045
 800dabc:	0800e045 	.word	0x0800e045
 800dac0:	0800e045 	.word	0x0800e045
 800dac4:	0800e045 	.word	0x0800e045
 800dac8:	0800e045 	.word	0x0800e045
 800dacc:	0800e045 	.word	0x0800e045
 800dad0:	0800db2d 	.word	0x0800db2d
 800dad4:	0800de69 	.word	0x0800de69
 800dad8:	0800db2d 	.word	0x0800db2d
 800dadc:	0800de01 	.word	0x0800de01
 800dae0:	0800ddb9 	.word	0x0800ddb9
 800dae4:	0800de01 	.word	0x0800de01
 800dae8:	0800e045 	.word	0x0800e045
 800daec:	0800db2d 	.word	0x0800db2d
 800daf0:	0800e045 	.word	0x0800e045
 800daf4:	0800e045 	.word	0x0800e045
 800daf8:	0800e045 	.word	0x0800e045
 800dafc:	0800e045 	.word	0x0800e045
 800db00:	0800e045 	.word	0x0800e045
 800db04:	0800db2d 	.word	0x0800db2d
 800db08:	0800dfa1 	.word	0x0800dfa1
 800db0c:	0800e045 	.word	0x0800e045
 800db10:	0800e045 	.word	0x0800e045
 800db14:	0800dedd 	.word	0x0800dedd
 800db18:	0800e045 	.word	0x0800e045
 800db1c:	0800db2d 	.word	0x0800db2d
 800db20:	0800e045 	.word	0x0800e045
 800db24:	0800e045 	.word	0x0800e045
 800db28:	0800db2d 	.word	0x0800db2d
 800db2c:	683b      	ldr	r3, [r7, #0]
 800db2e:	781b      	ldrb	r3, [r3, #0]
 800db30:	2b78      	cmp	r3, #120	; 0x78
 800db32:	d003      	beq.n	800db3c <_vsnprintf+0x414>
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	781b      	ldrb	r3, [r3, #0]
 800db38:	2b58      	cmp	r3, #88	; 0x58
 800db3a:	d102      	bne.n	800db42 <_vsnprintf+0x41a>
 800db3c:	2310      	movs	r3, #16
 800db3e:	643b      	str	r3, [r7, #64]	; 0x40
 800db40:	e013      	b.n	800db6a <_vsnprintf+0x442>
 800db42:	683b      	ldr	r3, [r7, #0]
 800db44:	781b      	ldrb	r3, [r3, #0]
 800db46:	2b6f      	cmp	r3, #111	; 0x6f
 800db48:	d102      	bne.n	800db50 <_vsnprintf+0x428>
 800db4a:	2308      	movs	r3, #8
 800db4c:	643b      	str	r3, [r7, #64]	; 0x40
 800db4e:	e00c      	b.n	800db6a <_vsnprintf+0x442>
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	781b      	ldrb	r3, [r3, #0]
 800db54:	2b62      	cmp	r3, #98	; 0x62
 800db56:	d102      	bne.n	800db5e <_vsnprintf+0x436>
 800db58:	2302      	movs	r3, #2
 800db5a:	643b      	str	r3, [r7, #64]	; 0x40
 800db5c:	e005      	b.n	800db6a <_vsnprintf+0x442>
 800db5e:	230a      	movs	r3, #10
 800db60:	643b      	str	r3, [r7, #64]	; 0x40
 800db62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800db64:	f023 0310 	bic.w	r3, r3, #16
 800db68:	657b      	str	r3, [r7, #84]	; 0x54
 800db6a:	683b      	ldr	r3, [r7, #0]
 800db6c:	781b      	ldrb	r3, [r3, #0]
 800db6e:	2b58      	cmp	r3, #88	; 0x58
 800db70:	d103      	bne.n	800db7a <_vsnprintf+0x452>
 800db72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800db74:	f043 0320 	orr.w	r3, r3, #32
 800db78:	657b      	str	r3, [r7, #84]	; 0x54
 800db7a:	683b      	ldr	r3, [r7, #0]
 800db7c:	781b      	ldrb	r3, [r3, #0]
 800db7e:	2b69      	cmp	r3, #105	; 0x69
 800db80:	d007      	beq.n	800db92 <_vsnprintf+0x46a>
 800db82:	683b      	ldr	r3, [r7, #0]
 800db84:	781b      	ldrb	r3, [r3, #0]
 800db86:	2b64      	cmp	r3, #100	; 0x64
 800db88:	d003      	beq.n	800db92 <_vsnprintf+0x46a>
 800db8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800db8c:	f023 030c 	bic.w	r3, r3, #12
 800db90:	657b      	str	r3, [r7, #84]	; 0x54
 800db92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800db94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d003      	beq.n	800dba4 <_vsnprintf+0x47c>
 800db9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800db9e:	f023 0301 	bic.w	r3, r3, #1
 800dba2:	657b      	str	r3, [r7, #84]	; 0x54
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	781b      	ldrb	r3, [r3, #0]
 800dba8:	2b69      	cmp	r3, #105	; 0x69
 800dbaa:	d004      	beq.n	800dbb6 <_vsnprintf+0x48e>
 800dbac:	683b      	ldr	r3, [r7, #0]
 800dbae:	781b      	ldrb	r3, [r3, #0]
 800dbb0:	2b64      	cmp	r3, #100	; 0x64
 800dbb2:	f040 808d 	bne.w	800dcd0 <_vsnprintf+0x5a8>
 800dbb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dbb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d02e      	beq.n	800dc1e <_vsnprintf+0x4f6>
 800dbc0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dbc2:	3307      	adds	r3, #7
 800dbc4:	f023 0307 	bic.w	r3, r3, #7
 800dbc8:	f103 0208 	add.w	r2, r3, #8
 800dbcc:	66ba      	str	r2, [r7, #104]	; 0x68
 800dbce:	e9d3 3400 	ldrd	r3, r4, [r3]
 800dbd2:	e9c7 3404 	strd	r3, r4, [r7, #16]
 800dbd6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	f174 0200 	sbcs.w	r2, r4, #0
 800dbe0:	da02      	bge.n	800dbe8 <_vsnprintf+0x4c0>
 800dbe2:	425b      	negs	r3, r3
 800dbe4:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
 800dbe8:	4619      	mov	r1, r3
 800dbea:	4622      	mov	r2, r4
 800dbec:	697b      	ldr	r3, [r7, #20]
 800dbee:	0fdb      	lsrs	r3, r3, #31
 800dbf0:	b2d8      	uxtb	r0, r3
 800dbf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dbf4:	f04f 0400 	mov.w	r4, #0
 800dbf8:	6d7d      	ldr	r5, [r7, #84]	; 0x54
 800dbfa:	9508      	str	r5, [sp, #32]
 800dbfc:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 800dbfe:	9507      	str	r5, [sp, #28]
 800dc00:	6cfd      	ldr	r5, [r7, #76]	; 0x4c
 800dc02:	9506      	str	r5, [sp, #24]
 800dc04:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800dc08:	9002      	str	r0, [sp, #8]
 800dc0a:	e9cd 1200 	strd	r1, r2, [sp]
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dc12:	68b9      	ldr	r1, [r7, #8]
 800dc14:	68f8      	ldr	r0, [r7, #12]
 800dc16:	f7ff f8be 	bl	800cd96 <_ntoa_long_long>
 800dc1a:	6478      	str	r0, [r7, #68]	; 0x44
 800dc1c:	e0c8      	b.n	800ddb0 <_vsnprintf+0x688>
 800dc1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dc20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d01e      	beq.n	800dc66 <_vsnprintf+0x53e>
 800dc28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dc2a:	1d1a      	adds	r2, r3, #4
 800dc2c:	66ba      	str	r2, [r7, #104]	; 0x68
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	61fb      	str	r3, [r7, #28]
 800dc32:	69fb      	ldr	r3, [r7, #28]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	bfb8      	it	lt
 800dc38:	425b      	neglt	r3, r3
 800dc3a:	4619      	mov	r1, r3
 800dc3c:	69fb      	ldr	r3, [r7, #28]
 800dc3e:	0fdb      	lsrs	r3, r3, #31
 800dc40:	b2db      	uxtb	r3, r3
 800dc42:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800dc44:	9205      	str	r2, [sp, #20]
 800dc46:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dc48:	9204      	str	r2, [sp, #16]
 800dc4a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800dc4c:	9203      	str	r2, [sp, #12]
 800dc4e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800dc50:	9202      	str	r2, [sp, #8]
 800dc52:	9301      	str	r3, [sp, #4]
 800dc54:	9100      	str	r1, [sp, #0]
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dc5a:	68b9      	ldr	r1, [r7, #8]
 800dc5c:	68f8      	ldr	r0, [r7, #12]
 800dc5e:	f7ff f833 	bl	800ccc8 <_ntoa_long>
 800dc62:	6478      	str	r0, [r7, #68]	; 0x44
 800dc64:	e0a4      	b.n	800ddb0 <_vsnprintf+0x688>
 800dc66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dc68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d005      	beq.n	800dc7c <_vsnprintf+0x554>
 800dc70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dc72:	1d1a      	adds	r2, r3, #4
 800dc74:	66ba      	str	r2, [r7, #104]	; 0x68
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	b2db      	uxtb	r3, r3
 800dc7a:	e00e      	b.n	800dc9a <_vsnprintf+0x572>
 800dc7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dc7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d005      	beq.n	800dc92 <_vsnprintf+0x56a>
 800dc86:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dc88:	1d1a      	adds	r2, r3, #4
 800dc8a:	66ba      	str	r2, [r7, #104]	; 0x68
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	b21b      	sxth	r3, r3
 800dc90:	e003      	b.n	800dc9a <_vsnprintf+0x572>
 800dc92:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dc94:	1d1a      	adds	r2, r3, #4
 800dc96:	66ba      	str	r2, [r7, #104]	; 0x68
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	623b      	str	r3, [r7, #32]
 800dc9c:	6a3b      	ldr	r3, [r7, #32]
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	bfb8      	it	lt
 800dca2:	425b      	neglt	r3, r3
 800dca4:	4619      	mov	r1, r3
 800dca6:	6a3b      	ldr	r3, [r7, #32]
 800dca8:	0fdb      	lsrs	r3, r3, #31
 800dcaa:	b2db      	uxtb	r3, r3
 800dcac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800dcae:	9205      	str	r2, [sp, #20]
 800dcb0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dcb2:	9204      	str	r2, [sp, #16]
 800dcb4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800dcb6:	9203      	str	r2, [sp, #12]
 800dcb8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800dcba:	9202      	str	r2, [sp, #8]
 800dcbc:	9301      	str	r3, [sp, #4]
 800dcbe:	9100      	str	r1, [sp, #0]
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dcc4:	68b9      	ldr	r1, [r7, #8]
 800dcc6:	68f8      	ldr	r0, [r7, #12]
 800dcc8:	f7fe fffe 	bl	800ccc8 <_ntoa_long>
 800dccc:	6478      	str	r0, [r7, #68]	; 0x44
 800dcce:	e06f      	b.n	800ddb0 <_vsnprintf+0x688>
 800dcd0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dcd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d020      	beq.n	800dd1c <_vsnprintf+0x5f4>
 800dcda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dcdc:	3307      	adds	r3, #7
 800dcde:	f023 0307 	bic.w	r3, r3, #7
 800dce2:	f103 0208 	add.w	r2, r3, #8
 800dce6:	66ba      	str	r2, [r7, #104]	; 0x68
 800dce8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800dcec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800dcee:	4611      	mov	r1, r2
 800dcf0:	f04f 0200 	mov.w	r2, #0
 800dcf4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800dcf6:	9008      	str	r0, [sp, #32]
 800dcf8:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800dcfa:	9007      	str	r0, [sp, #28]
 800dcfc:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800dcfe:	9006      	str	r0, [sp, #24]
 800dd00:	e9cd 1204 	strd	r1, r2, [sp, #16]
 800dd04:	2200      	movs	r2, #0
 800dd06:	9202      	str	r2, [sp, #8]
 800dd08:	e9cd 3400 	strd	r3, r4, [sp]
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dd10:	68b9      	ldr	r1, [r7, #8]
 800dd12:	68f8      	ldr	r0, [r7, #12]
 800dd14:	f7ff f83f 	bl	800cd96 <_ntoa_long_long>
 800dd18:	6478      	str	r0, [r7, #68]	; 0x44
 800dd1a:	e049      	b.n	800ddb0 <_vsnprintf+0x688>
 800dd1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dd1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d016      	beq.n	800dd54 <_vsnprintf+0x62c>
 800dd26:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dd28:	1d1a      	adds	r2, r3, #4
 800dd2a:	66ba      	str	r2, [r7, #104]	; 0x68
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800dd30:	9205      	str	r2, [sp, #20]
 800dd32:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dd34:	9204      	str	r2, [sp, #16]
 800dd36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800dd38:	9203      	str	r2, [sp, #12]
 800dd3a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800dd3c:	9202      	str	r2, [sp, #8]
 800dd3e:	2200      	movs	r2, #0
 800dd40:	9201      	str	r2, [sp, #4]
 800dd42:	9300      	str	r3, [sp, #0]
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dd48:	68b9      	ldr	r1, [r7, #8]
 800dd4a:	68f8      	ldr	r0, [r7, #12]
 800dd4c:	f7fe ffbc 	bl	800ccc8 <_ntoa_long>
 800dd50:	6478      	str	r0, [r7, #68]	; 0x44
 800dd52:	e02d      	b.n	800ddb0 <_vsnprintf+0x688>
 800dd54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dd56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d005      	beq.n	800dd6a <_vsnprintf+0x642>
 800dd5e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dd60:	1d1a      	adds	r2, r3, #4
 800dd62:	66ba      	str	r2, [r7, #104]	; 0x68
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	b2db      	uxtb	r3, r3
 800dd68:	e00e      	b.n	800dd88 <_vsnprintf+0x660>
 800dd6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dd6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d005      	beq.n	800dd80 <_vsnprintf+0x658>
 800dd74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dd76:	1d1a      	adds	r2, r3, #4
 800dd78:	66ba      	str	r2, [r7, #104]	; 0x68
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	b29b      	uxth	r3, r3
 800dd7e:	e003      	b.n	800dd88 <_vsnprintf+0x660>
 800dd80:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dd82:	1d1a      	adds	r2, r3, #4
 800dd84:	66ba      	str	r2, [r7, #104]	; 0x68
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	627b      	str	r3, [r7, #36]	; 0x24
 800dd8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dd8c:	9305      	str	r3, [sp, #20]
 800dd8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dd90:	9304      	str	r3, [sp, #16]
 800dd92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dd94:	9303      	str	r3, [sp, #12]
 800dd96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dd98:	9302      	str	r3, [sp, #8]
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	9301      	str	r3, [sp, #4]
 800dd9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dda0:	9300      	str	r3, [sp, #0]
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dda6:	68b9      	ldr	r1, [r7, #8]
 800dda8:	68f8      	ldr	r0, [r7, #12]
 800ddaa:	f7fe ff8d 	bl	800ccc8 <_ntoa_long>
 800ddae:	6478      	str	r0, [r7, #68]	; 0x44
 800ddb0:	683b      	ldr	r3, [r7, #0]
 800ddb2:	3301      	adds	r3, #1
 800ddb4:	603b      	str	r3, [r7, #0]
 800ddb6:	e152      	b.n	800e05e <_vsnprintf+0x936>
 800ddb8:	683b      	ldr	r3, [r7, #0]
 800ddba:	781b      	ldrb	r3, [r3, #0]
 800ddbc:	2b46      	cmp	r3, #70	; 0x46
 800ddbe:	d103      	bne.n	800ddc8 <_vsnprintf+0x6a0>
 800ddc0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ddc2:	f043 0320 	orr.w	r3, r3, #32
 800ddc6:	657b      	str	r3, [r7, #84]	; 0x54
 800ddc8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ddca:	3307      	adds	r3, #7
 800ddcc:	f023 0307 	bic.w	r3, r3, #7
 800ddd0:	f103 0208 	add.w	r2, r3, #8
 800ddd4:	66ba      	str	r2, [r7, #104]	; 0x68
 800ddd6:	ed93 7b00 	vldr	d7, [r3]
 800ddda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dddc:	9302      	str	r3, [sp, #8]
 800ddde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dde0:	9301      	str	r3, [sp, #4]
 800dde2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dde4:	9300      	str	r3, [sp, #0]
 800dde6:	eeb0 0b47 	vmov.f64	d0, d7
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ddee:	68b9      	ldr	r1, [r7, #8]
 800ddf0:	68f8      	ldr	r0, [r7, #12]
 800ddf2:	f7ff f841 	bl	800ce78 <_ftoa>
 800ddf6:	6478      	str	r0, [r7, #68]	; 0x44
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	3301      	adds	r3, #1
 800ddfc:	603b      	str	r3, [r7, #0]
 800ddfe:	e12e      	b.n	800e05e <_vsnprintf+0x936>
 800de00:	683b      	ldr	r3, [r7, #0]
 800de02:	781b      	ldrb	r3, [r3, #0]
 800de04:	2b67      	cmp	r3, #103	; 0x67
 800de06:	d003      	beq.n	800de10 <_vsnprintf+0x6e8>
 800de08:	683b      	ldr	r3, [r7, #0]
 800de0a:	781b      	ldrb	r3, [r3, #0]
 800de0c:	2b47      	cmp	r3, #71	; 0x47
 800de0e:	d103      	bne.n	800de18 <_vsnprintf+0x6f0>
 800de10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800de12:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800de16:	657b      	str	r3, [r7, #84]	; 0x54
 800de18:	683b      	ldr	r3, [r7, #0]
 800de1a:	781b      	ldrb	r3, [r3, #0]
 800de1c:	2b45      	cmp	r3, #69	; 0x45
 800de1e:	d003      	beq.n	800de28 <_vsnprintf+0x700>
 800de20:	683b      	ldr	r3, [r7, #0]
 800de22:	781b      	ldrb	r3, [r3, #0]
 800de24:	2b47      	cmp	r3, #71	; 0x47
 800de26:	d103      	bne.n	800de30 <_vsnprintf+0x708>
 800de28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800de2a:	f043 0320 	orr.w	r3, r3, #32
 800de2e:	657b      	str	r3, [r7, #84]	; 0x54
 800de30:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800de32:	3307      	adds	r3, #7
 800de34:	f023 0307 	bic.w	r3, r3, #7
 800de38:	f103 0208 	add.w	r2, r3, #8
 800de3c:	66ba      	str	r2, [r7, #104]	; 0x68
 800de3e:	ed93 7b00 	vldr	d7, [r3]
 800de42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800de44:	9302      	str	r3, [sp, #8]
 800de46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800de48:	9301      	str	r3, [sp, #4]
 800de4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800de4c:	9300      	str	r3, [sp, #0]
 800de4e:	eeb0 0b47 	vmov.f64	d0, d7
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800de56:	68b9      	ldr	r1, [r7, #8]
 800de58:	68f8      	ldr	r0, [r7, #12]
 800de5a:	f7ff fa5d 	bl	800d318 <_etoa>
 800de5e:	6478      	str	r0, [r7, #68]	; 0x44
 800de60:	683b      	ldr	r3, [r7, #0]
 800de62:	3301      	adds	r3, #1
 800de64:	603b      	str	r3, [r7, #0]
 800de66:	e0fa      	b.n	800e05e <_vsnprintf+0x936>
 800de68:	2301      	movs	r3, #1
 800de6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800de6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800de6e:	f003 0302 	and.w	r3, r3, #2
 800de72:	2b00      	cmp	r3, #0
 800de74:	d10e      	bne.n	800de94 <_vsnprintf+0x76c>
 800de76:	e007      	b.n	800de88 <_vsnprintf+0x760>
 800de78:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800de7a:	1c53      	adds	r3, r2, #1
 800de7c:	647b      	str	r3, [r7, #68]	; 0x44
 800de7e:	68fc      	ldr	r4, [r7, #12]
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	68b9      	ldr	r1, [r7, #8]
 800de84:	2020      	movs	r0, #32
 800de86:	47a0      	blx	r4
 800de88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de8a:	1c5a      	adds	r2, r3, #1
 800de8c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800de8e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800de90:	429a      	cmp	r2, r3
 800de92:	d8f1      	bhi.n	800de78 <_vsnprintf+0x750>
 800de94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800de96:	1d1a      	adds	r2, r3, #4
 800de98:	66ba      	str	r2, [r7, #104]	; 0x68
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	b2d8      	uxtb	r0, r3
 800de9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dea0:	1c53      	adds	r3, r2, #1
 800dea2:	647b      	str	r3, [r7, #68]	; 0x44
 800dea4:	68fc      	ldr	r4, [r7, #12]
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	68b9      	ldr	r1, [r7, #8]
 800deaa:	47a0      	blx	r4
 800deac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800deae:	f003 0302 	and.w	r3, r3, #2
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d00e      	beq.n	800ded4 <_vsnprintf+0x7ac>
 800deb6:	e007      	b.n	800dec8 <_vsnprintf+0x7a0>
 800deb8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800deba:	1c53      	adds	r3, r2, #1
 800debc:	647b      	str	r3, [r7, #68]	; 0x44
 800debe:	68fc      	ldr	r4, [r7, #12]
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	68b9      	ldr	r1, [r7, #8]
 800dec4:	2020      	movs	r0, #32
 800dec6:	47a0      	blx	r4
 800dec8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800deca:	1c5a      	adds	r2, r3, #1
 800decc:	63fa      	str	r2, [r7, #60]	; 0x3c
 800dece:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ded0:	429a      	cmp	r2, r3
 800ded2:	d8f1      	bhi.n	800deb8 <_vsnprintf+0x790>
 800ded4:	683b      	ldr	r3, [r7, #0]
 800ded6:	3301      	adds	r3, #1
 800ded8:	603b      	str	r3, [r7, #0]
 800deda:	e0c0      	b.n	800e05e <_vsnprintf+0x936>
 800dedc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dede:	1d1a      	adds	r2, r3, #4
 800dee0:	66ba      	str	r2, [r7, #104]	; 0x68
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	63bb      	str	r3, [r7, #56]	; 0x38
 800dee6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d001      	beq.n	800def0 <_vsnprintf+0x7c8>
 800deec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800deee:	e001      	b.n	800def4 <_vsnprintf+0x7cc>
 800def0:	f04f 33ff 	mov.w	r3, #4294967295
 800def4:	4619      	mov	r1, r3
 800def6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800def8:	f7fe fd62 	bl	800c9c0 <_strnlen_s>
 800defc:	6378      	str	r0, [r7, #52]	; 0x34
 800defe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800df00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800df04:	2b00      	cmp	r3, #0
 800df06:	d005      	beq.n	800df14 <_vsnprintf+0x7ec>
 800df08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800df0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df0c:	4293      	cmp	r3, r2
 800df0e:	bf28      	it	cs
 800df10:	4613      	movcs	r3, r2
 800df12:	637b      	str	r3, [r7, #52]	; 0x34
 800df14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800df16:	f003 0302 	and.w	r3, r3, #2
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d11a      	bne.n	800df54 <_vsnprintf+0x82c>
 800df1e:	e007      	b.n	800df30 <_vsnprintf+0x808>
 800df20:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800df22:	1c53      	adds	r3, r2, #1
 800df24:	647b      	str	r3, [r7, #68]	; 0x44
 800df26:	68fc      	ldr	r4, [r7, #12]
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	68b9      	ldr	r1, [r7, #8]
 800df2c:	2020      	movs	r0, #32
 800df2e:	47a0      	blx	r4
 800df30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800df32:	1c5a      	adds	r2, r3, #1
 800df34:	637a      	str	r2, [r7, #52]	; 0x34
 800df36:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800df38:	429a      	cmp	r2, r3
 800df3a:	d8f1      	bhi.n	800df20 <_vsnprintf+0x7f8>
 800df3c:	e00a      	b.n	800df54 <_vsnprintf+0x82c>
 800df3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df40:	1c5a      	adds	r2, r3, #1
 800df42:	63ba      	str	r2, [r7, #56]	; 0x38
 800df44:	7818      	ldrb	r0, [r3, #0]
 800df46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800df48:	1c53      	adds	r3, r2, #1
 800df4a:	647b      	str	r3, [r7, #68]	; 0x44
 800df4c:	68fc      	ldr	r4, [r7, #12]
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	68b9      	ldr	r1, [r7, #8]
 800df52:	47a0      	blx	r4
 800df54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df56:	781b      	ldrb	r3, [r3, #0]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d009      	beq.n	800df70 <_vsnprintf+0x848>
 800df5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800df5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800df62:	2b00      	cmp	r3, #0
 800df64:	d0eb      	beq.n	800df3e <_vsnprintf+0x816>
 800df66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df68:	1e5a      	subs	r2, r3, #1
 800df6a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d1e6      	bne.n	800df3e <_vsnprintf+0x816>
 800df70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800df72:	f003 0302 	and.w	r3, r3, #2
 800df76:	2b00      	cmp	r3, #0
 800df78:	d00e      	beq.n	800df98 <_vsnprintf+0x870>
 800df7a:	e007      	b.n	800df8c <_vsnprintf+0x864>
 800df7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800df7e:	1c53      	adds	r3, r2, #1
 800df80:	647b      	str	r3, [r7, #68]	; 0x44
 800df82:	68fc      	ldr	r4, [r7, #12]
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	68b9      	ldr	r1, [r7, #8]
 800df88:	2020      	movs	r0, #32
 800df8a:	47a0      	blx	r4
 800df8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800df8e:	1c5a      	adds	r2, r3, #1
 800df90:	637a      	str	r2, [r7, #52]	; 0x34
 800df92:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800df94:	429a      	cmp	r2, r3
 800df96:	d8f1      	bhi.n	800df7c <_vsnprintf+0x854>
 800df98:	683b      	ldr	r3, [r7, #0]
 800df9a:	3301      	adds	r3, #1
 800df9c:	603b      	str	r3, [r7, #0]
 800df9e:	e05e      	b.n	800e05e <_vsnprintf+0x936>
 800dfa0:	2308      	movs	r3, #8
 800dfa2:	653b      	str	r3, [r7, #80]	; 0x50
 800dfa4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dfa6:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 800dfaa:	657b      	str	r3, [r7, #84]	; 0x54
 800dfac:	2300      	movs	r3, #0
 800dfae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dfb2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d01d      	beq.n	800dff6 <_vsnprintf+0x8ce>
 800dfba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dfbc:	1d1a      	adds	r2, r3, #4
 800dfbe:	66ba      	str	r2, [r7, #104]	; 0x68
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	f04f 0400 	mov.w	r4, #0
 800dfc6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800dfc8:	9208      	str	r2, [sp, #32]
 800dfca:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dfcc:	9207      	str	r2, [sp, #28]
 800dfce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800dfd0:	9206      	str	r2, [sp, #24]
 800dfd2:	f04f 0110 	mov.w	r1, #16
 800dfd6:	f04f 0200 	mov.w	r2, #0
 800dfda:	e9cd 1204 	strd	r1, r2, [sp, #16]
 800dfde:	2200      	movs	r2, #0
 800dfe0:	9202      	str	r2, [sp, #8]
 800dfe2:	e9cd 3400 	strd	r3, r4, [sp]
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dfea:	68b9      	ldr	r1, [r7, #8]
 800dfec:	68f8      	ldr	r0, [r7, #12]
 800dfee:	f7fe fed2 	bl	800cd96 <_ntoa_long_long>
 800dff2:	6478      	str	r0, [r7, #68]	; 0x44
 800dff4:	e016      	b.n	800e024 <_vsnprintf+0x8fc>
 800dff6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dff8:	1d1a      	adds	r2, r3, #4
 800dffa:	66ba      	str	r2, [r7, #104]	; 0x68
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	461a      	mov	r2, r3
 800e000:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e002:	9305      	str	r3, [sp, #20]
 800e004:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e006:	9304      	str	r3, [sp, #16]
 800e008:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e00a:	9303      	str	r3, [sp, #12]
 800e00c:	2310      	movs	r3, #16
 800e00e:	9302      	str	r3, [sp, #8]
 800e010:	2300      	movs	r3, #0
 800e012:	9301      	str	r3, [sp, #4]
 800e014:	9200      	str	r2, [sp, #0]
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e01a:	68b9      	ldr	r1, [r7, #8]
 800e01c:	68f8      	ldr	r0, [r7, #12]
 800e01e:	f7fe fe53 	bl	800ccc8 <_ntoa_long>
 800e022:	6478      	str	r0, [r7, #68]	; 0x44
 800e024:	683b      	ldr	r3, [r7, #0]
 800e026:	3301      	adds	r3, #1
 800e028:	603b      	str	r3, [r7, #0]
 800e02a:	e018      	b.n	800e05e <_vsnprintf+0x936>
 800e02c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e02e:	1c53      	adds	r3, r2, #1
 800e030:	647b      	str	r3, [r7, #68]	; 0x44
 800e032:	68fc      	ldr	r4, [r7, #12]
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	68b9      	ldr	r1, [r7, #8]
 800e038:	2025      	movs	r0, #37	; 0x25
 800e03a:	47a0      	blx	r4
 800e03c:	683b      	ldr	r3, [r7, #0]
 800e03e:	3301      	adds	r3, #1
 800e040:	603b      	str	r3, [r7, #0]
 800e042:	e00c      	b.n	800e05e <_vsnprintf+0x936>
 800e044:	683b      	ldr	r3, [r7, #0]
 800e046:	7818      	ldrb	r0, [r3, #0]
 800e048:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e04a:	1c53      	adds	r3, r2, #1
 800e04c:	647b      	str	r3, [r7, #68]	; 0x44
 800e04e:	68fc      	ldr	r4, [r7, #12]
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	68b9      	ldr	r1, [r7, #8]
 800e054:	47a0      	blx	r4
 800e056:	683b      	ldr	r3, [r7, #0]
 800e058:	3301      	adds	r3, #1
 800e05a:	603b      	str	r3, [r7, #0]
 800e05c:	bf00      	nop
 800e05e:	683b      	ldr	r3, [r7, #0]
 800e060:	781b      	ldrb	r3, [r3, #0]
 800e062:	2b00      	cmp	r3, #0
 800e064:	f47f ab71 	bne.w	800d74a <_vsnprintf+0x22>
 800e068:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	429a      	cmp	r2, r3
 800e06e:	d302      	bcc.n	800e076 <_vsnprintf+0x94e>
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	1e5a      	subs	r2, r3, #1
 800e074:	e000      	b.n	800e078 <_vsnprintf+0x950>
 800e076:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e078:	68fc      	ldr	r4, [r7, #12]
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	68b9      	ldr	r1, [r7, #8]
 800e07e:	2000      	movs	r0, #0
 800e080:	47a0      	blx	r4
 800e082:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e084:	4618      	mov	r0, r3
 800e086:	3758      	adds	r7, #88	; 0x58
 800e088:	46bd      	mov	sp, r7
 800e08a:	bdb0      	pop	{r4, r5, r7, pc}

0800e08c <snprintf_>:
 800e08c:	b40c      	push	{r2, r3}
 800e08e:	b580      	push	{r7, lr}
 800e090:	b086      	sub	sp, #24
 800e092:	af02      	add	r7, sp, #8
 800e094:	6078      	str	r0, [r7, #4]
 800e096:	6039      	str	r1, [r7, #0]
 800e098:	f107 031c 	add.w	r3, r7, #28
 800e09c:	60bb      	str	r3, [r7, #8]
 800e09e:	68bb      	ldr	r3, [r7, #8]
 800e0a0:	9300      	str	r3, [sp, #0]
 800e0a2:	69bb      	ldr	r3, [r7, #24]
 800e0a4:	683a      	ldr	r2, [r7, #0]
 800e0a6:	6879      	ldr	r1, [r7, #4]
 800e0a8:	4805      	ldr	r0, [pc, #20]	; (800e0c0 <snprintf_+0x34>)
 800e0aa:	f7ff fb3d 	bl	800d728 <_vsnprintf>
 800e0ae:	60f8      	str	r0, [r7, #12]
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	3710      	adds	r7, #16
 800e0b6:	46bd      	mov	sp, r7
 800e0b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e0bc:	b002      	add	sp, #8
 800e0be:	4770      	bx	lr
 800e0c0:	0800c977 	.word	0x0800c977

0800e0c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800e0c4:	b580      	push	{r7, lr}
 800e0c6:	b082      	sub	sp, #8
 800e0c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800e0ca:	4b11      	ldr	r3, [pc, #68]	; (800e110 <HAL_MspInit+0x4c>)
 800e0cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0ce:	4a10      	ldr	r2, [pc, #64]	; (800e110 <HAL_MspInit+0x4c>)
 800e0d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e0d4:	6413      	str	r3, [r2, #64]	; 0x40
 800e0d6:	4b0e      	ldr	r3, [pc, #56]	; (800e110 <HAL_MspInit+0x4c>)
 800e0d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e0de:	607b      	str	r3, [r7, #4]
 800e0e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e0e2:	4b0b      	ldr	r3, [pc, #44]	; (800e110 <HAL_MspInit+0x4c>)
 800e0e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e0e6:	4a0a      	ldr	r2, [pc, #40]	; (800e110 <HAL_MspInit+0x4c>)
 800e0e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e0ec:	6453      	str	r3, [r2, #68]	; 0x44
 800e0ee:	4b08      	ldr	r3, [pc, #32]	; (800e110 <HAL_MspInit+0x4c>)
 800e0f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e0f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e0f6:	603b      	str	r3, [r7, #0]
 800e0f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800e0fa:	2200      	movs	r2, #0
 800e0fc:	210f      	movs	r1, #15
 800e0fe:	f06f 0001 	mvn.w	r0, #1
 800e102:	f000 fbce 	bl	800e8a2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800e106:	bf00      	nop
 800e108:	3708      	adds	r7, #8
 800e10a:	46bd      	mov	sp, r7
 800e10c:	bd80      	pop	{r7, pc}
 800e10e:	bf00      	nop
 800e110:	40023800 	.word	0x40023800

0800e114 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800e114:	b580      	push	{r7, lr}
 800e116:	b08c      	sub	sp, #48	; 0x30
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e11c:	f107 031c 	add.w	r3, r7, #28
 800e120:	2200      	movs	r2, #0
 800e122:	601a      	str	r2, [r3, #0]
 800e124:	605a      	str	r2, [r3, #4]
 800e126:	609a      	str	r2, [r3, #8]
 800e128:	60da      	str	r2, [r3, #12]
 800e12a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	4a4d      	ldr	r2, [pc, #308]	; (800e268 <HAL_I2C_MspInit+0x154>)
 800e132:	4293      	cmp	r3, r2
 800e134:	d166      	bne.n	800e204 <HAL_I2C_MspInit+0xf0>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e136:	4b4d      	ldr	r3, [pc, #308]	; (800e26c <HAL_I2C_MspInit+0x158>)
 800e138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e13a:	4a4c      	ldr	r2, [pc, #304]	; (800e26c <HAL_I2C_MspInit+0x158>)
 800e13c:	f043 0302 	orr.w	r3, r3, #2
 800e140:	6313      	str	r3, [r2, #48]	; 0x30
 800e142:	4b4a      	ldr	r3, [pc, #296]	; (800e26c <HAL_I2C_MspInit+0x158>)
 800e144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e146:	f003 0302 	and.w	r3, r3, #2
 800e14a:	61bb      	str	r3, [r7, #24]
 800e14c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800e14e:	23c0      	movs	r3, #192	; 0xc0
 800e150:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e152:	2312      	movs	r3, #18
 800e154:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e156:	2301      	movs	r3, #1
 800e158:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e15a:	2303      	movs	r3, #3
 800e15c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800e15e:	2304      	movs	r3, #4
 800e160:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e162:	f107 031c 	add.w	r3, r7, #28
 800e166:	4619      	mov	r1, r3
 800e168:	4841      	ldr	r0, [pc, #260]	; (800e270 <HAL_I2C_MspInit+0x15c>)
 800e16a:	f000 ff69 	bl	800f040 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800e16e:	4b3f      	ldr	r3, [pc, #252]	; (800e26c <HAL_I2C_MspInit+0x158>)
 800e170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e172:	4a3e      	ldr	r2, [pc, #248]	; (800e26c <HAL_I2C_MspInit+0x158>)
 800e174:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e178:	6413      	str	r3, [r2, #64]	; 0x40
 800e17a:	4b3c      	ldr	r3, [pc, #240]	; (800e26c <HAL_I2C_MspInit+0x158>)
 800e17c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e17e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e182:	617b      	str	r3, [r7, #20]
 800e184:	697b      	ldr	r3, [r7, #20]
  
    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 800e186:	4b3b      	ldr	r3, [pc, #236]	; (800e274 <HAL_I2C_MspInit+0x160>)
 800e188:	4a3b      	ldr	r2, [pc, #236]	; (800e278 <HAL_I2C_MspInit+0x164>)
 800e18a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800e18c:	4b39      	ldr	r3, [pc, #228]	; (800e274 <HAL_I2C_MspInit+0x160>)
 800e18e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e192:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800e194:	4b37      	ldr	r3, [pc, #220]	; (800e274 <HAL_I2C_MspInit+0x160>)
 800e196:	2240      	movs	r2, #64	; 0x40
 800e198:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e19a:	4b36      	ldr	r3, [pc, #216]	; (800e274 <HAL_I2C_MspInit+0x160>)
 800e19c:	2200      	movs	r2, #0
 800e19e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800e1a0:	4b34      	ldr	r3, [pc, #208]	; (800e274 <HAL_I2C_MspInit+0x160>)
 800e1a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e1a6:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e1a8:	4b32      	ldr	r3, [pc, #200]	; (800e274 <HAL_I2C_MspInit+0x160>)
 800e1aa:	2200      	movs	r2, #0
 800e1ac:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e1ae:	4b31      	ldr	r3, [pc, #196]	; (800e274 <HAL_I2C_MspInit+0x160>)
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800e1b4:	4b2f      	ldr	r3, [pc, #188]	; (800e274 <HAL_I2C_MspInit+0x160>)
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800e1ba:	4b2e      	ldr	r3, [pc, #184]	; (800e274 <HAL_I2C_MspInit+0x160>)
 800e1bc:	2200      	movs	r2, #0
 800e1be:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e1c0:	4b2c      	ldr	r3, [pc, #176]	; (800e274 <HAL_I2C_MspInit+0x160>)
 800e1c2:	2200      	movs	r2, #0
 800e1c4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800e1c6:	482b      	ldr	r0, [pc, #172]	; (800e274 <HAL_I2C_MspInit+0x160>)
 800e1c8:	f000 fba2 	bl	800e910 <HAL_DMA_Init>
 800e1cc:	4603      	mov	r3, r0
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d001      	beq.n	800e1d6 <HAL_I2C_MspInit+0xc2>
    {
      Error_Handler();
 800e1d2:	f7fe fbc9 	bl	800c968 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	4a26      	ldr	r2, [pc, #152]	; (800e274 <HAL_I2C_MspInit+0x160>)
 800e1da:	639a      	str	r2, [r3, #56]	; 0x38
 800e1dc:	4a25      	ldr	r2, [pc, #148]	; (800e274 <HAL_I2C_MspInit+0x160>)
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800e1e2:	2200      	movs	r2, #0
 800e1e4:	2105      	movs	r1, #5
 800e1e6:	201f      	movs	r0, #31
 800e1e8:	f000 fb5b 	bl	800e8a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800e1ec:	201f      	movs	r0, #31
 800e1ee:	f000 fb74 	bl	800e8da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 800e1f2:	2200      	movs	r2, #0
 800e1f4:	2105      	movs	r1, #5
 800e1f6:	2020      	movs	r0, #32
 800e1f8:	f000 fb53 	bl	800e8a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800e1fc:	2020      	movs	r0, #32
 800e1fe:	f000 fb6c 	bl	800e8da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800e202:	e02d      	b.n	800e260 <HAL_I2C_MspInit+0x14c>
  else if(hi2c->Instance==I2C2)
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	4a1c      	ldr	r2, [pc, #112]	; (800e27c <HAL_I2C_MspInit+0x168>)
 800e20a:	4293      	cmp	r3, r2
 800e20c:	d128      	bne.n	800e260 <HAL_I2C_MspInit+0x14c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e20e:	4b17      	ldr	r3, [pc, #92]	; (800e26c <HAL_I2C_MspInit+0x158>)
 800e210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e212:	4a16      	ldr	r2, [pc, #88]	; (800e26c <HAL_I2C_MspInit+0x158>)
 800e214:	f043 0302 	orr.w	r3, r3, #2
 800e218:	6313      	str	r3, [r2, #48]	; 0x30
 800e21a:	4b14      	ldr	r3, [pc, #80]	; (800e26c <HAL_I2C_MspInit+0x158>)
 800e21c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e21e:	f003 0302 	and.w	r3, r3, #2
 800e222:	613b      	str	r3, [r7, #16]
 800e224:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800e226:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800e22a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e22c:	2312      	movs	r3, #18
 800e22e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e230:	2301      	movs	r3, #1
 800e232:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e234:	2303      	movs	r3, #3
 800e236:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800e238:	2304      	movs	r3, #4
 800e23a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e23c:	f107 031c 	add.w	r3, r7, #28
 800e240:	4619      	mov	r1, r3
 800e242:	480b      	ldr	r0, [pc, #44]	; (800e270 <HAL_I2C_MspInit+0x15c>)
 800e244:	f000 fefc 	bl	800f040 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800e248:	4b08      	ldr	r3, [pc, #32]	; (800e26c <HAL_I2C_MspInit+0x158>)
 800e24a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e24c:	4a07      	ldr	r2, [pc, #28]	; (800e26c <HAL_I2C_MspInit+0x158>)
 800e24e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e252:	6413      	str	r3, [r2, #64]	; 0x40
 800e254:	4b05      	ldr	r3, [pc, #20]	; (800e26c <HAL_I2C_MspInit+0x158>)
 800e256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e258:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e25c:	60fb      	str	r3, [r7, #12]
 800e25e:	68fb      	ldr	r3, [r7, #12]
}
 800e260:	bf00      	nop
 800e262:	3730      	adds	r7, #48	; 0x30
 800e264:	46bd      	mov	sp, r7
 800e266:	bd80      	pop	{r7, pc}
 800e268:	40005400 	.word	0x40005400
 800e26c:	40023800 	.word	0x40023800
 800e270:	40020400 	.word	0x40020400
 800e274:	200082b0 	.word	0x200082b0
 800e278:	400260a0 	.word	0x400260a0
 800e27c:	40005800 	.word	0x40005800

0800e280 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800e280:	b580      	push	{r7, lr}
 800e282:	b08a      	sub	sp, #40	; 0x28
 800e284:	af00      	add	r7, sp, #0
 800e286:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e288:	f107 0314 	add.w	r3, r7, #20
 800e28c:	2200      	movs	r2, #0
 800e28e:	601a      	str	r2, [r3, #0]
 800e290:	605a      	str	r2, [r3, #4]
 800e292:	609a      	str	r2, [r3, #8]
 800e294:	60da      	str	r2, [r3, #12]
 800e296:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	4a45      	ldr	r2, [pc, #276]	; (800e3b4 <HAL_SPI_MspInit+0x134>)
 800e29e:	4293      	cmp	r3, r2
 800e2a0:	f040 8084 	bne.w	800e3ac <HAL_SPI_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800e2a4:	4b44      	ldr	r3, [pc, #272]	; (800e3b8 <HAL_SPI_MspInit+0x138>)
 800e2a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2a8:	4a43      	ldr	r2, [pc, #268]	; (800e3b8 <HAL_SPI_MspInit+0x138>)
 800e2aa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800e2ae:	6453      	str	r3, [r2, #68]	; 0x44
 800e2b0:	4b41      	ldr	r3, [pc, #260]	; (800e3b8 <HAL_SPI_MspInit+0x138>)
 800e2b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e2b8:	613b      	str	r3, [r7, #16]
 800e2ba:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e2bc:	4b3e      	ldr	r3, [pc, #248]	; (800e3b8 <HAL_SPI_MspInit+0x138>)
 800e2be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e2c0:	4a3d      	ldr	r2, [pc, #244]	; (800e3b8 <HAL_SPI_MspInit+0x138>)
 800e2c2:	f043 0301 	orr.w	r3, r3, #1
 800e2c6:	6313      	str	r3, [r2, #48]	; 0x30
 800e2c8:	4b3b      	ldr	r3, [pc, #236]	; (800e3b8 <HAL_SPI_MspInit+0x138>)
 800e2ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e2cc:	f003 0301 	and.w	r3, r3, #1
 800e2d0:	60fb      	str	r3, [r7, #12]
 800e2d2:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800e2d4:	23e0      	movs	r3, #224	; 0xe0
 800e2d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e2d8:	2302      	movs	r3, #2
 800e2da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2dc:	2300      	movs	r3, #0
 800e2de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e2e0:	2303      	movs	r3, #3
 800e2e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800e2e4:	2305      	movs	r3, #5
 800e2e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e2e8:	f107 0314 	add.w	r3, r7, #20
 800e2ec:	4619      	mov	r1, r3
 800e2ee:	4833      	ldr	r0, [pc, #204]	; (800e3bc <HAL_SPI_MspInit+0x13c>)
 800e2f0:	f000 fea6 	bl	800f040 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 800e2f4:	4b32      	ldr	r3, [pc, #200]	; (800e3c0 <HAL_SPI_MspInit+0x140>)
 800e2f6:	4a33      	ldr	r2, [pc, #204]	; (800e3c4 <HAL_SPI_MspInit+0x144>)
 800e2f8:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800e2fa:	4b31      	ldr	r3, [pc, #196]	; (800e3c0 <HAL_SPI_MspInit+0x140>)
 800e2fc:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800e300:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e302:	4b2f      	ldr	r3, [pc, #188]	; (800e3c0 <HAL_SPI_MspInit+0x140>)
 800e304:	2200      	movs	r2, #0
 800e306:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e308:	4b2d      	ldr	r3, [pc, #180]	; (800e3c0 <HAL_SPI_MspInit+0x140>)
 800e30a:	2200      	movs	r2, #0
 800e30c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800e30e:	4b2c      	ldr	r3, [pc, #176]	; (800e3c0 <HAL_SPI_MspInit+0x140>)
 800e310:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e314:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e316:	4b2a      	ldr	r3, [pc, #168]	; (800e3c0 <HAL_SPI_MspInit+0x140>)
 800e318:	2200      	movs	r2, #0
 800e31a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e31c:	4b28      	ldr	r3, [pc, #160]	; (800e3c0 <HAL_SPI_MspInit+0x140>)
 800e31e:	2200      	movs	r2, #0
 800e320:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800e322:	4b27      	ldr	r3, [pc, #156]	; (800e3c0 <HAL_SPI_MspInit+0x140>)
 800e324:	2200      	movs	r2, #0
 800e326:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800e328:	4b25      	ldr	r3, [pc, #148]	; (800e3c0 <HAL_SPI_MspInit+0x140>)
 800e32a:	2200      	movs	r2, #0
 800e32c:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e32e:	4b24      	ldr	r3, [pc, #144]	; (800e3c0 <HAL_SPI_MspInit+0x140>)
 800e330:	2200      	movs	r2, #0
 800e332:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800e334:	4822      	ldr	r0, [pc, #136]	; (800e3c0 <HAL_SPI_MspInit+0x140>)
 800e336:	f000 faeb 	bl	800e910 <HAL_DMA_Init>
 800e33a:	4603      	mov	r3, r0
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d001      	beq.n	800e344 <HAL_SPI_MspInit+0xc4>
    {
      Error_Handler();
 800e340:	f7fe fb12 	bl	800c968 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	4a1e      	ldr	r2, [pc, #120]	; (800e3c0 <HAL_SPI_MspInit+0x140>)
 800e348:	659a      	str	r2, [r3, #88]	; 0x58
 800e34a:	4a1d      	ldr	r2, [pc, #116]	; (800e3c0 <HAL_SPI_MspInit+0x140>)
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 800e350:	4b1d      	ldr	r3, [pc, #116]	; (800e3c8 <HAL_SPI_MspInit+0x148>)
 800e352:	4a1e      	ldr	r2, [pc, #120]	; (800e3cc <HAL_SPI_MspInit+0x14c>)
 800e354:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800e356:	4b1c      	ldr	r3, [pc, #112]	; (800e3c8 <HAL_SPI_MspInit+0x148>)
 800e358:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800e35c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800e35e:	4b1a      	ldr	r3, [pc, #104]	; (800e3c8 <HAL_SPI_MspInit+0x148>)
 800e360:	2240      	movs	r2, #64	; 0x40
 800e362:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e364:	4b18      	ldr	r3, [pc, #96]	; (800e3c8 <HAL_SPI_MspInit+0x148>)
 800e366:	2200      	movs	r2, #0
 800e368:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800e36a:	4b17      	ldr	r3, [pc, #92]	; (800e3c8 <HAL_SPI_MspInit+0x148>)
 800e36c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e370:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e372:	4b15      	ldr	r3, [pc, #84]	; (800e3c8 <HAL_SPI_MspInit+0x148>)
 800e374:	2200      	movs	r2, #0
 800e376:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e378:	4b13      	ldr	r3, [pc, #76]	; (800e3c8 <HAL_SPI_MspInit+0x148>)
 800e37a:	2200      	movs	r2, #0
 800e37c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800e37e:	4b12      	ldr	r3, [pc, #72]	; (800e3c8 <HAL_SPI_MspInit+0x148>)
 800e380:	2200      	movs	r2, #0
 800e382:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800e384:	4b10      	ldr	r3, [pc, #64]	; (800e3c8 <HAL_SPI_MspInit+0x148>)
 800e386:	2200      	movs	r2, #0
 800e388:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e38a:	4b0f      	ldr	r3, [pc, #60]	; (800e3c8 <HAL_SPI_MspInit+0x148>)
 800e38c:	2200      	movs	r2, #0
 800e38e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800e390:	480d      	ldr	r0, [pc, #52]	; (800e3c8 <HAL_SPI_MspInit+0x148>)
 800e392:	f000 fabd 	bl	800e910 <HAL_DMA_Init>
 800e396:	4603      	mov	r3, r0
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d001      	beq.n	800e3a0 <HAL_SPI_MspInit+0x120>
    {
      Error_Handler();
 800e39c:	f7fe fae4 	bl	800c968 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	4a09      	ldr	r2, [pc, #36]	; (800e3c8 <HAL_SPI_MspInit+0x148>)
 800e3a4:	655a      	str	r2, [r3, #84]	; 0x54
 800e3a6:	4a08      	ldr	r2, [pc, #32]	; (800e3c8 <HAL_SPI_MspInit+0x148>)
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800e3ac:	bf00      	nop
 800e3ae:	3728      	adds	r7, #40	; 0x28
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	bd80      	pop	{r7, pc}
 800e3b4:	40013000 	.word	0x40013000
 800e3b8:	40023800 	.word	0x40023800
 800e3bc:	40020000 	.word	0x40020000
 800e3c0:	200187f4 	.word	0x200187f4
 800e3c4:	40026410 	.word	0x40026410
 800e3c8:	2001c854 	.word	0x2001c854
 800e3cc:	40026458 	.word	0x40026458

0800e3d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800e3d0:	b580      	push	{r7, lr}
 800e3d2:	b08a      	sub	sp, #40	; 0x28
 800e3d4:	af00      	add	r7, sp, #0
 800e3d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e3d8:	f107 0314 	add.w	r3, r7, #20
 800e3dc:	2200      	movs	r2, #0
 800e3de:	601a      	str	r2, [r3, #0]
 800e3e0:	605a      	str	r2, [r3, #4]
 800e3e2:	609a      	str	r2, [r3, #8]
 800e3e4:	60da      	str	r2, [r3, #12]
 800e3e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	4a32      	ldr	r2, [pc, #200]	; (800e4b8 <HAL_UART_MspInit+0xe8>)
 800e3ee:	4293      	cmp	r3, r2
 800e3f0:	d15d      	bne.n	800e4ae <HAL_UART_MspInit+0xde>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800e3f2:	4b32      	ldr	r3, [pc, #200]	; (800e4bc <HAL_UART_MspInit+0xec>)
 800e3f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e3f6:	4a31      	ldr	r2, [pc, #196]	; (800e4bc <HAL_UART_MspInit+0xec>)
 800e3f8:	f043 0320 	orr.w	r3, r3, #32
 800e3fc:	6453      	str	r3, [r2, #68]	; 0x44
 800e3fe:	4b2f      	ldr	r3, [pc, #188]	; (800e4bc <HAL_UART_MspInit+0xec>)
 800e400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e402:	f003 0320 	and.w	r3, r3, #32
 800e406:	613b      	str	r3, [r7, #16]
 800e408:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e40a:	4b2c      	ldr	r3, [pc, #176]	; (800e4bc <HAL_UART_MspInit+0xec>)
 800e40c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e40e:	4a2b      	ldr	r2, [pc, #172]	; (800e4bc <HAL_UART_MspInit+0xec>)
 800e410:	f043 0304 	orr.w	r3, r3, #4
 800e414:	6313      	str	r3, [r2, #48]	; 0x30
 800e416:	4b29      	ldr	r3, [pc, #164]	; (800e4bc <HAL_UART_MspInit+0xec>)
 800e418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e41a:	f003 0304 	and.w	r3, r3, #4
 800e41e:	60fb      	str	r3, [r7, #12]
 800e420:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800e422:	23c0      	movs	r3, #192	; 0xc0
 800e424:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e426:	2302      	movs	r3, #2
 800e428:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e42a:	2300      	movs	r3, #0
 800e42c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e42e:	2303      	movs	r3, #3
 800e430:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800e432:	2308      	movs	r3, #8
 800e434:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e436:	f107 0314 	add.w	r3, r7, #20
 800e43a:	4619      	mov	r1, r3
 800e43c:	4820      	ldr	r0, [pc, #128]	; (800e4c0 <HAL_UART_MspInit+0xf0>)
 800e43e:	f000 fdff 	bl	800f040 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800e442:	4b20      	ldr	r3, [pc, #128]	; (800e4c4 <HAL_UART_MspInit+0xf4>)
 800e444:	4a20      	ldr	r2, [pc, #128]	; (800e4c8 <HAL_UART_MspInit+0xf8>)
 800e446:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800e448:	4b1e      	ldr	r3, [pc, #120]	; (800e4c4 <HAL_UART_MspInit+0xf4>)
 800e44a:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800e44e:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800e450:	4b1c      	ldr	r3, [pc, #112]	; (800e4c4 <HAL_UART_MspInit+0xf4>)
 800e452:	2240      	movs	r2, #64	; 0x40
 800e454:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e456:	4b1b      	ldr	r3, [pc, #108]	; (800e4c4 <HAL_UART_MspInit+0xf4>)
 800e458:	2200      	movs	r2, #0
 800e45a:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800e45c:	4b19      	ldr	r3, [pc, #100]	; (800e4c4 <HAL_UART_MspInit+0xf4>)
 800e45e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e462:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e464:	4b17      	ldr	r3, [pc, #92]	; (800e4c4 <HAL_UART_MspInit+0xf4>)
 800e466:	2200      	movs	r2, #0
 800e468:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e46a:	4b16      	ldr	r3, [pc, #88]	; (800e4c4 <HAL_UART_MspInit+0xf4>)
 800e46c:	2200      	movs	r2, #0
 800e46e:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800e470:	4b14      	ldr	r3, [pc, #80]	; (800e4c4 <HAL_UART_MspInit+0xf4>)
 800e472:	2200      	movs	r2, #0
 800e474:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800e476:	4b13      	ldr	r3, [pc, #76]	; (800e4c4 <HAL_UART_MspInit+0xf4>)
 800e478:	2200      	movs	r2, #0
 800e47a:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e47c:	4b11      	ldr	r3, [pc, #68]	; (800e4c4 <HAL_UART_MspInit+0xf4>)
 800e47e:	2200      	movs	r2, #0
 800e480:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800e482:	4810      	ldr	r0, [pc, #64]	; (800e4c4 <HAL_UART_MspInit+0xf4>)
 800e484:	f000 fa44 	bl	800e910 <HAL_DMA_Init>
 800e488:	4603      	mov	r3, r0
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d001      	beq.n	800e492 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 800e48e:	f7fe fa6b 	bl	800c968 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	4a0b      	ldr	r2, [pc, #44]	; (800e4c4 <HAL_UART_MspInit+0xf4>)
 800e496:	669a      	str	r2, [r3, #104]	; 0x68
 800e498:	4a0a      	ldr	r2, [pc, #40]	; (800e4c4 <HAL_UART_MspInit+0xf4>)
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 800e49e:	2200      	movs	r2, #0
 800e4a0:	2105      	movs	r1, #5
 800e4a2:	2047      	movs	r0, #71	; 0x47
 800e4a4:	f000 f9fd 	bl	800e8a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800e4a8:	2047      	movs	r0, #71	; 0x47
 800e4aa:	f000 fa16 	bl	800e8da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800e4ae:	bf00      	nop
 800e4b0:	3728      	adds	r7, #40	; 0x28
 800e4b2:	46bd      	mov	sp, r7
 800e4b4:	bd80      	pop	{r7, pc}
 800e4b6:	bf00      	nop
 800e4b8:	40011400 	.word	0x40011400
 800e4bc:	40023800 	.word	0x40023800
 800e4c0:	40020800 	.word	0x40020800
 800e4c4:	200084cc 	.word	0x200084cc
 800e4c8:	400264a0 	.word	0x400264a0

0800e4cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800e4cc:	b480      	push	{r7}
 800e4ce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800e4d0:	bf00      	nop
 800e4d2:	46bd      	mov	sp, r7
 800e4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4d8:	4770      	bx	lr

0800e4da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800e4da:	b480      	push	{r7}
 800e4dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800e4de:	e7fe      	b.n	800e4de <HardFault_Handler+0x4>

0800e4e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800e4e0:	b480      	push	{r7}
 800e4e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800e4e4:	e7fe      	b.n	800e4e4 <MemManage_Handler+0x4>

0800e4e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800e4e6:	b480      	push	{r7}
 800e4e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800e4ea:	e7fe      	b.n	800e4ea <BusFault_Handler+0x4>

0800e4ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800e4ec:	b480      	push	{r7}
 800e4ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800e4f0:	e7fe      	b.n	800e4f0 <UsageFault_Handler+0x4>

0800e4f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800e4f2:	b480      	push	{r7}
 800e4f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800e4f6:	bf00      	nop
 800e4f8:	46bd      	mov	sp, r7
 800e4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4fe:	4770      	bx	lr

0800e500 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800e500:	b580      	push	{r7, lr}
 800e502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800e504:	f000 f8d2 	bl	800e6ac <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800e508:	f007 f91a 	bl	8015740 <xTaskGetSchedulerState>
 800e50c:	4603      	mov	r3, r0
 800e50e:	2b01      	cmp	r3, #1
 800e510:	d001      	beq.n	800e516 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800e512:	f007 fce9 	bl	8015ee8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800e516:	bf00      	nop
 800e518:	bd80      	pop	{r7, pc}

0800e51a <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800e51a:	b580      	push	{r7, lr}
 800e51c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800e51e:	2008      	movs	r0, #8
 800e520:	f000 ff84 	bl	800f42c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800e524:	bf00      	nop
 800e526:	bd80      	pop	{r7, pc}

0800e528 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800e528:	b580      	push	{r7, lr}
 800e52a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800e52c:	4802      	ldr	r0, [pc, #8]	; (800e538 <DMA1_Stream6_IRQHandler+0x10>)
 800e52e:	f000 fb1f 	bl	800eb70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800e532:	bf00      	nop
 800e534:	bd80      	pop	{r7, pc}
 800e536:	bf00      	nop
 800e538:	200082b0 	.word	0x200082b0

0800e53c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800e53c:	b580      	push	{r7, lr}
 800e53e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800e540:	4802      	ldr	r0, [pc, #8]	; (800e54c <I2C1_EV_IRQHandler+0x10>)
 800e542:	f001 f935 	bl	800f7b0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800e546:	bf00      	nop
 800e548:	bd80      	pop	{r7, pc}
 800e54a:	bf00      	nop
 800e54c:	20008310 	.word	0x20008310

0800e550 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800e550:	b580      	push	{r7, lr}
 800e552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800e554:	4802      	ldr	r0, [pc, #8]	; (800e560 <I2C1_ER_IRQHandler+0x10>)
 800e556:	f001 f945 	bl	800f7e4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800e55a:	bf00      	nop
 800e55c:	bd80      	pop	{r7, pc}
 800e55e:	bf00      	nop
 800e560:	20008310 	.word	0x20008310

0800e564 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800e564:	b580      	push	{r7, lr}
 800e566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800e568:	4802      	ldr	r0, [pc, #8]	; (800e574 <DMA2_Stream0_IRQHandler+0x10>)
 800e56a:	f000 fb01 	bl	800eb70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800e56e:	bf00      	nop
 800e570:	bd80      	pop	{r7, pc}
 800e572:	bf00      	nop
 800e574:	200187f4 	.word	0x200187f4

0800e578 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800e57c:	4802      	ldr	r0, [pc, #8]	; (800e588 <DMA2_Stream3_IRQHandler+0x10>)
 800e57e:	f000 faf7 	bl	800eb70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800e582:	bf00      	nop
 800e584:	bd80      	pop	{r7, pc}
 800e586:	bf00      	nop
 800e588:	2001c854 	.word	0x2001c854

0800e58c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800e58c:	b580      	push	{r7, lr}
 800e58e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800e590:	4802      	ldr	r0, [pc, #8]	; (800e59c <DMA2_Stream6_IRQHandler+0x10>)
 800e592:	f000 faed 	bl	800eb70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800e596:	bf00      	nop
 800e598:	bd80      	pop	{r7, pc}
 800e59a:	bf00      	nop
 800e59c:	200084cc 	.word	0x200084cc

0800e5a0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800e5a0:	b580      	push	{r7, lr}
 800e5a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800e5a4:	4802      	ldr	r0, [pc, #8]	; (800e5b0 <USART6_IRQHandler+0x10>)
 800e5a6:	f004 fb37 	bl	8012c18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800e5aa:	bf00      	nop
 800e5ac:	bd80      	pop	{r7, pc}
 800e5ae:	bf00      	nop
 800e5b0:	20018700 	.word	0x20018700

0800e5b4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800e5b4:	b480      	push	{r7}
 800e5b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800e5b8:	4b07      	ldr	r3, [pc, #28]	; (800e5d8 <SystemInit+0x24>)
 800e5ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e5be:	4a06      	ldr	r2, [pc, #24]	; (800e5d8 <SystemInit+0x24>)
 800e5c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e5c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | 0x8000; /* Vector Table Relocation in Internal FLASH */
 800e5c8:	4b03      	ldr	r3, [pc, #12]	; (800e5d8 <SystemInit+0x24>)
 800e5ca:	4a04      	ldr	r2, [pc, #16]	; (800e5dc <SystemInit+0x28>)
 800e5cc:	609a      	str	r2, [r3, #8]
#endif
}
 800e5ce:	bf00      	nop
 800e5d0:	46bd      	mov	sp, r7
 800e5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5d6:	4770      	bx	lr
 800e5d8:	e000ed00 	.word	0xe000ed00
 800e5dc:	08008000 	.word	0x08008000

0800e5e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800e5e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e618 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800e5e4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800e5e6:	e003      	b.n	800e5f0 <LoopCopyDataInit>

0800e5e8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800e5e8:	4b0c      	ldr	r3, [pc, #48]	; (800e61c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800e5ea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800e5ec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800e5ee:	3104      	adds	r1, #4

0800e5f0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800e5f0:	480b      	ldr	r0, [pc, #44]	; (800e620 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800e5f2:	4b0c      	ldr	r3, [pc, #48]	; (800e624 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800e5f4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800e5f6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800e5f8:	d3f6      	bcc.n	800e5e8 <CopyDataInit>
  ldr  r2, =_sbss
 800e5fa:	4a0b      	ldr	r2, [pc, #44]	; (800e628 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800e5fc:	e002      	b.n	800e604 <LoopFillZerobss>

0800e5fe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800e5fe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800e600:	f842 3b04 	str.w	r3, [r2], #4

0800e604 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800e604:	4b09      	ldr	r3, [pc, #36]	; (800e62c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800e606:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800e608:	d3f9      	bcc.n	800e5fe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800e60a:	f7ff ffd3 	bl	800e5b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e60e:	f007 fee3 	bl	80163d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800e612:	f7fd fa37 	bl	800ba84 <main>
  bx  lr    
 800e616:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800e618:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 800e61c:	08020724 	.word	0x08020724
  ldr  r0, =_sdata
 800e620:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800e624:	2000008c 	.word	0x2000008c
  ldr  r2, =_sbss
 800e628:	200000a0 	.word	0x200000a0
  ldr  r3, = _ebss
 800e62c:	2001c8c0 	.word	0x2001c8c0

0800e630 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800e630:	e7fe      	b.n	800e630 <ADC_IRQHandler>

0800e632 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800e632:	b580      	push	{r7, lr}
 800e634:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800e636:	2003      	movs	r0, #3
 800e638:	f000 f928 	bl	800e88c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800e63c:	200f      	movs	r0, #15
 800e63e:	f000 f805 	bl	800e64c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800e642:	f7ff fd3f 	bl	800e0c4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800e646:	2300      	movs	r3, #0
}
 800e648:	4618      	mov	r0, r3
 800e64a:	bd80      	pop	{r7, pc}

0800e64c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800e64c:	b580      	push	{r7, lr}
 800e64e:	b082      	sub	sp, #8
 800e650:	af00      	add	r7, sp, #0
 800e652:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800e654:	4b12      	ldr	r3, [pc, #72]	; (800e6a0 <HAL_InitTick+0x54>)
 800e656:	681a      	ldr	r2, [r3, #0]
 800e658:	4b12      	ldr	r3, [pc, #72]	; (800e6a4 <HAL_InitTick+0x58>)
 800e65a:	781b      	ldrb	r3, [r3, #0]
 800e65c:	4619      	mov	r1, r3
 800e65e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800e662:	fbb3 f3f1 	udiv	r3, r3, r1
 800e666:	fbb2 f3f3 	udiv	r3, r2, r3
 800e66a:	4618      	mov	r0, r3
 800e66c:	f000 f943 	bl	800e8f6 <HAL_SYSTICK_Config>
 800e670:	4603      	mov	r3, r0
 800e672:	2b00      	cmp	r3, #0
 800e674:	d001      	beq.n	800e67a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800e676:	2301      	movs	r3, #1
 800e678:	e00e      	b.n	800e698 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	2b0f      	cmp	r3, #15
 800e67e:	d80a      	bhi.n	800e696 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800e680:	2200      	movs	r2, #0
 800e682:	6879      	ldr	r1, [r7, #4]
 800e684:	f04f 30ff 	mov.w	r0, #4294967295
 800e688:	f000 f90b 	bl	800e8a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800e68c:	4a06      	ldr	r2, [pc, #24]	; (800e6a8 <HAL_InitTick+0x5c>)
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800e692:	2300      	movs	r3, #0
 800e694:	e000      	b.n	800e698 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800e696:	2301      	movs	r3, #1
}
 800e698:	4618      	mov	r0, r3
 800e69a:	3708      	adds	r7, #8
 800e69c:	46bd      	mov	sp, r7
 800e69e:	bd80      	pop	{r7, pc}
 800e6a0:	20000014 	.word	0x20000014
 800e6a4:	2000001c 	.word	0x2000001c
 800e6a8:	20000018 	.word	0x20000018

0800e6ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800e6ac:	b480      	push	{r7}
 800e6ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800e6b0:	4b06      	ldr	r3, [pc, #24]	; (800e6cc <HAL_IncTick+0x20>)
 800e6b2:	781b      	ldrb	r3, [r3, #0]
 800e6b4:	461a      	mov	r2, r3
 800e6b6:	4b06      	ldr	r3, [pc, #24]	; (800e6d0 <HAL_IncTick+0x24>)
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	4413      	add	r3, r2
 800e6bc:	4a04      	ldr	r2, [pc, #16]	; (800e6d0 <HAL_IncTick+0x24>)
 800e6be:	6013      	str	r3, [r2, #0]
}
 800e6c0:	bf00      	nop
 800e6c2:	46bd      	mov	sp, r7
 800e6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c8:	4770      	bx	lr
 800e6ca:	bf00      	nop
 800e6cc:	2000001c 	.word	0x2000001c
 800e6d0:	2001c8bc 	.word	0x2001c8bc

0800e6d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800e6d4:	b480      	push	{r7}
 800e6d6:	af00      	add	r7, sp, #0
  return uwTick;
 800e6d8:	4b03      	ldr	r3, [pc, #12]	; (800e6e8 <HAL_GetTick+0x14>)
 800e6da:	681b      	ldr	r3, [r3, #0]
}
 800e6dc:	4618      	mov	r0, r3
 800e6de:	46bd      	mov	sp, r7
 800e6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e4:	4770      	bx	lr
 800e6e6:	bf00      	nop
 800e6e8:	2001c8bc 	.word	0x2001c8bc

0800e6ec <__NVIC_SetPriorityGrouping>:
{
 800e6ec:	b480      	push	{r7}
 800e6ee:	b085      	sub	sp, #20
 800e6f0:	af00      	add	r7, sp, #0
 800e6f2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	f003 0307 	and.w	r3, r3, #7
 800e6fa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800e6fc:	4b0b      	ldr	r3, [pc, #44]	; (800e72c <__NVIC_SetPriorityGrouping+0x40>)
 800e6fe:	68db      	ldr	r3, [r3, #12]
 800e700:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800e702:	68ba      	ldr	r2, [r7, #8]
 800e704:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800e708:	4013      	ands	r3, r2
 800e70a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800e710:	68bb      	ldr	r3, [r7, #8]
 800e712:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800e714:	4b06      	ldr	r3, [pc, #24]	; (800e730 <__NVIC_SetPriorityGrouping+0x44>)
 800e716:	4313      	orrs	r3, r2
 800e718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800e71a:	4a04      	ldr	r2, [pc, #16]	; (800e72c <__NVIC_SetPriorityGrouping+0x40>)
 800e71c:	68bb      	ldr	r3, [r7, #8]
 800e71e:	60d3      	str	r3, [r2, #12]
}
 800e720:	bf00      	nop
 800e722:	3714      	adds	r7, #20
 800e724:	46bd      	mov	sp, r7
 800e726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e72a:	4770      	bx	lr
 800e72c:	e000ed00 	.word	0xe000ed00
 800e730:	05fa0000 	.word	0x05fa0000

0800e734 <__NVIC_GetPriorityGrouping>:
{
 800e734:	b480      	push	{r7}
 800e736:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800e738:	4b04      	ldr	r3, [pc, #16]	; (800e74c <__NVIC_GetPriorityGrouping+0x18>)
 800e73a:	68db      	ldr	r3, [r3, #12]
 800e73c:	0a1b      	lsrs	r3, r3, #8
 800e73e:	f003 0307 	and.w	r3, r3, #7
}
 800e742:	4618      	mov	r0, r3
 800e744:	46bd      	mov	sp, r7
 800e746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e74a:	4770      	bx	lr
 800e74c:	e000ed00 	.word	0xe000ed00

0800e750 <__NVIC_EnableIRQ>:
{
 800e750:	b480      	push	{r7}
 800e752:	b083      	sub	sp, #12
 800e754:	af00      	add	r7, sp, #0
 800e756:	4603      	mov	r3, r0
 800e758:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e75a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e75e:	2b00      	cmp	r3, #0
 800e760:	db0b      	blt.n	800e77a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800e762:	79fb      	ldrb	r3, [r7, #7]
 800e764:	f003 021f 	and.w	r2, r3, #31
 800e768:	4907      	ldr	r1, [pc, #28]	; (800e788 <__NVIC_EnableIRQ+0x38>)
 800e76a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e76e:	095b      	lsrs	r3, r3, #5
 800e770:	2001      	movs	r0, #1
 800e772:	fa00 f202 	lsl.w	r2, r0, r2
 800e776:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800e77a:	bf00      	nop
 800e77c:	370c      	adds	r7, #12
 800e77e:	46bd      	mov	sp, r7
 800e780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e784:	4770      	bx	lr
 800e786:	bf00      	nop
 800e788:	e000e100 	.word	0xe000e100

0800e78c <__NVIC_SetPriority>:
{
 800e78c:	b480      	push	{r7}
 800e78e:	b083      	sub	sp, #12
 800e790:	af00      	add	r7, sp, #0
 800e792:	4603      	mov	r3, r0
 800e794:	6039      	str	r1, [r7, #0]
 800e796:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	db0a      	blt.n	800e7b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e7a0:	683b      	ldr	r3, [r7, #0]
 800e7a2:	b2da      	uxtb	r2, r3
 800e7a4:	490c      	ldr	r1, [pc, #48]	; (800e7d8 <__NVIC_SetPriority+0x4c>)
 800e7a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e7aa:	0112      	lsls	r2, r2, #4
 800e7ac:	b2d2      	uxtb	r2, r2
 800e7ae:	440b      	add	r3, r1
 800e7b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800e7b4:	e00a      	b.n	800e7cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e7b6:	683b      	ldr	r3, [r7, #0]
 800e7b8:	b2da      	uxtb	r2, r3
 800e7ba:	4908      	ldr	r1, [pc, #32]	; (800e7dc <__NVIC_SetPriority+0x50>)
 800e7bc:	79fb      	ldrb	r3, [r7, #7]
 800e7be:	f003 030f 	and.w	r3, r3, #15
 800e7c2:	3b04      	subs	r3, #4
 800e7c4:	0112      	lsls	r2, r2, #4
 800e7c6:	b2d2      	uxtb	r2, r2
 800e7c8:	440b      	add	r3, r1
 800e7ca:	761a      	strb	r2, [r3, #24]
}
 800e7cc:	bf00      	nop
 800e7ce:	370c      	adds	r7, #12
 800e7d0:	46bd      	mov	sp, r7
 800e7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7d6:	4770      	bx	lr
 800e7d8:	e000e100 	.word	0xe000e100
 800e7dc:	e000ed00 	.word	0xe000ed00

0800e7e0 <NVIC_EncodePriority>:
{
 800e7e0:	b480      	push	{r7}
 800e7e2:	b089      	sub	sp, #36	; 0x24
 800e7e4:	af00      	add	r7, sp, #0
 800e7e6:	60f8      	str	r0, [r7, #12]
 800e7e8:	60b9      	str	r1, [r7, #8]
 800e7ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	f003 0307 	and.w	r3, r3, #7
 800e7f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800e7f4:	69fb      	ldr	r3, [r7, #28]
 800e7f6:	f1c3 0307 	rsb	r3, r3, #7
 800e7fa:	2b04      	cmp	r3, #4
 800e7fc:	bf28      	it	cs
 800e7fe:	2304      	movcs	r3, #4
 800e800:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800e802:	69fb      	ldr	r3, [r7, #28]
 800e804:	3304      	adds	r3, #4
 800e806:	2b06      	cmp	r3, #6
 800e808:	d902      	bls.n	800e810 <NVIC_EncodePriority+0x30>
 800e80a:	69fb      	ldr	r3, [r7, #28]
 800e80c:	3b03      	subs	r3, #3
 800e80e:	e000      	b.n	800e812 <NVIC_EncodePriority+0x32>
 800e810:	2300      	movs	r3, #0
 800e812:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e814:	f04f 32ff 	mov.w	r2, #4294967295
 800e818:	69bb      	ldr	r3, [r7, #24]
 800e81a:	fa02 f303 	lsl.w	r3, r2, r3
 800e81e:	43da      	mvns	r2, r3
 800e820:	68bb      	ldr	r3, [r7, #8]
 800e822:	401a      	ands	r2, r3
 800e824:	697b      	ldr	r3, [r7, #20]
 800e826:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800e828:	f04f 31ff 	mov.w	r1, #4294967295
 800e82c:	697b      	ldr	r3, [r7, #20]
 800e82e:	fa01 f303 	lsl.w	r3, r1, r3
 800e832:	43d9      	mvns	r1, r3
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e838:	4313      	orrs	r3, r2
}
 800e83a:	4618      	mov	r0, r3
 800e83c:	3724      	adds	r7, #36	; 0x24
 800e83e:	46bd      	mov	sp, r7
 800e840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e844:	4770      	bx	lr
	...

0800e848 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800e848:	b580      	push	{r7, lr}
 800e84a:	b082      	sub	sp, #8
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	3b01      	subs	r3, #1
 800e854:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800e858:	d301      	bcc.n	800e85e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800e85a:	2301      	movs	r3, #1
 800e85c:	e00f      	b.n	800e87e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800e85e:	4a0a      	ldr	r2, [pc, #40]	; (800e888 <SysTick_Config+0x40>)
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	3b01      	subs	r3, #1
 800e864:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800e866:	210f      	movs	r1, #15
 800e868:	f04f 30ff 	mov.w	r0, #4294967295
 800e86c:	f7ff ff8e 	bl	800e78c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800e870:	4b05      	ldr	r3, [pc, #20]	; (800e888 <SysTick_Config+0x40>)
 800e872:	2200      	movs	r2, #0
 800e874:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800e876:	4b04      	ldr	r3, [pc, #16]	; (800e888 <SysTick_Config+0x40>)
 800e878:	2207      	movs	r2, #7
 800e87a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800e87c:	2300      	movs	r3, #0
}
 800e87e:	4618      	mov	r0, r3
 800e880:	3708      	adds	r7, #8
 800e882:	46bd      	mov	sp, r7
 800e884:	bd80      	pop	{r7, pc}
 800e886:	bf00      	nop
 800e888:	e000e010 	.word	0xe000e010

0800e88c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b082      	sub	sp, #8
 800e890:	af00      	add	r7, sp, #0
 800e892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800e894:	6878      	ldr	r0, [r7, #4]
 800e896:	f7ff ff29 	bl	800e6ec <__NVIC_SetPriorityGrouping>
}
 800e89a:	bf00      	nop
 800e89c:	3708      	adds	r7, #8
 800e89e:	46bd      	mov	sp, r7
 800e8a0:	bd80      	pop	{r7, pc}

0800e8a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800e8a2:	b580      	push	{r7, lr}
 800e8a4:	b086      	sub	sp, #24
 800e8a6:	af00      	add	r7, sp, #0
 800e8a8:	4603      	mov	r3, r0
 800e8aa:	60b9      	str	r1, [r7, #8]
 800e8ac:	607a      	str	r2, [r7, #4]
 800e8ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800e8b0:	2300      	movs	r3, #0
 800e8b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800e8b4:	f7ff ff3e 	bl	800e734 <__NVIC_GetPriorityGrouping>
 800e8b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800e8ba:	687a      	ldr	r2, [r7, #4]
 800e8bc:	68b9      	ldr	r1, [r7, #8]
 800e8be:	6978      	ldr	r0, [r7, #20]
 800e8c0:	f7ff ff8e 	bl	800e7e0 <NVIC_EncodePriority>
 800e8c4:	4602      	mov	r2, r0
 800e8c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e8ca:	4611      	mov	r1, r2
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	f7ff ff5d 	bl	800e78c <__NVIC_SetPriority>
}
 800e8d2:	bf00      	nop
 800e8d4:	3718      	adds	r7, #24
 800e8d6:	46bd      	mov	sp, r7
 800e8d8:	bd80      	pop	{r7, pc}

0800e8da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800e8da:	b580      	push	{r7, lr}
 800e8dc:	b082      	sub	sp, #8
 800e8de:	af00      	add	r7, sp, #0
 800e8e0:	4603      	mov	r3, r0
 800e8e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800e8e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	f7ff ff31 	bl	800e750 <__NVIC_EnableIRQ>
}
 800e8ee:	bf00      	nop
 800e8f0:	3708      	adds	r7, #8
 800e8f2:	46bd      	mov	sp, r7
 800e8f4:	bd80      	pop	{r7, pc}

0800e8f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800e8f6:	b580      	push	{r7, lr}
 800e8f8:	b082      	sub	sp, #8
 800e8fa:	af00      	add	r7, sp, #0
 800e8fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800e8fe:	6878      	ldr	r0, [r7, #4]
 800e900:	f7ff ffa2 	bl	800e848 <SysTick_Config>
 800e904:	4603      	mov	r3, r0
}
 800e906:	4618      	mov	r0, r3
 800e908:	3708      	adds	r7, #8
 800e90a:	46bd      	mov	sp, r7
 800e90c:	bd80      	pop	{r7, pc}
	...

0800e910 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800e910:	b580      	push	{r7, lr}
 800e912:	b086      	sub	sp, #24
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800e918:	2300      	movs	r3, #0
 800e91a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800e91c:	f7ff feda 	bl	800e6d4 <HAL_GetTick>
 800e920:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	2b00      	cmp	r3, #0
 800e926:	d101      	bne.n	800e92c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800e928:	2301      	movs	r3, #1
 800e92a:	e099      	b.n	800ea60 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	2200      	movs	r2, #0
 800e930:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	2202      	movs	r2, #2
 800e938:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	681a      	ldr	r2, [r3, #0]
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	f022 0201 	bic.w	r2, r2, #1
 800e94a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e94c:	e00f      	b.n	800e96e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800e94e:	f7ff fec1 	bl	800e6d4 <HAL_GetTick>
 800e952:	4602      	mov	r2, r0
 800e954:	693b      	ldr	r3, [r7, #16]
 800e956:	1ad3      	subs	r3, r2, r3
 800e958:	2b05      	cmp	r3, #5
 800e95a:	d908      	bls.n	800e96e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	2220      	movs	r2, #32
 800e960:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	2203      	movs	r2, #3
 800e966:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800e96a:	2303      	movs	r3, #3
 800e96c:	e078      	b.n	800ea60 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	f003 0301 	and.w	r3, r3, #1
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d1e8      	bne.n	800e94e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800e984:	697a      	ldr	r2, [r7, #20]
 800e986:	4b38      	ldr	r3, [pc, #224]	; (800ea68 <HAL_DMA_Init+0x158>)
 800e988:	4013      	ands	r3, r2
 800e98a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	685a      	ldr	r2, [r3, #4]
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	689b      	ldr	r3, [r3, #8]
 800e994:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800e99a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	691b      	ldr	r3, [r3, #16]
 800e9a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800e9a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	699b      	ldr	r3, [r3, #24]
 800e9ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800e9b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	6a1b      	ldr	r3, [r3, #32]
 800e9b8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800e9ba:	697a      	ldr	r2, [r7, #20]
 800e9bc:	4313      	orrs	r3, r2
 800e9be:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9c4:	2b04      	cmp	r3, #4
 800e9c6:	d107      	bne.n	800e9d8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e9d0:	4313      	orrs	r3, r2
 800e9d2:	697a      	ldr	r2, [r7, #20]
 800e9d4:	4313      	orrs	r3, r2
 800e9d6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	697a      	ldr	r2, [r7, #20]
 800e9de:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	695b      	ldr	r3, [r3, #20]
 800e9e6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800e9e8:	697b      	ldr	r3, [r7, #20]
 800e9ea:	f023 0307 	bic.w	r3, r3, #7
 800e9ee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9f4:	697a      	ldr	r2, [r7, #20]
 800e9f6:	4313      	orrs	r3, r2
 800e9f8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9fe:	2b04      	cmp	r3, #4
 800ea00:	d117      	bne.n	800ea32 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea06:	697a      	ldr	r2, [r7, #20]
 800ea08:	4313      	orrs	r3, r2
 800ea0a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d00e      	beq.n	800ea32 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800ea14:	6878      	ldr	r0, [r7, #4]
 800ea16:	f000 fa99 	bl	800ef4c <DMA_CheckFifoParam>
 800ea1a:	4603      	mov	r3, r0
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d008      	beq.n	800ea32 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	2240      	movs	r2, #64	; 0x40
 800ea24:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	2201      	movs	r2, #1
 800ea2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800ea2e:	2301      	movs	r3, #1
 800ea30:	e016      	b.n	800ea60 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	697a      	ldr	r2, [r7, #20]
 800ea38:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800ea3a:	6878      	ldr	r0, [r7, #4]
 800ea3c:	f000 fa50 	bl	800eee0 <DMA_CalcBaseAndBitshift>
 800ea40:	4603      	mov	r3, r0
 800ea42:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ea48:	223f      	movs	r2, #63	; 0x3f
 800ea4a:	409a      	lsls	r2, r3
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	2200      	movs	r2, #0
 800ea54:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	2201      	movs	r2, #1
 800ea5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800ea5e:	2300      	movs	r3, #0
}
 800ea60:	4618      	mov	r0, r3
 800ea62:	3718      	adds	r7, #24
 800ea64:	46bd      	mov	sp, r7
 800ea66:	bd80      	pop	{r7, pc}
 800ea68:	e010803f 	.word	0xe010803f

0800ea6c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ea6c:	b580      	push	{r7, lr}
 800ea6e:	b086      	sub	sp, #24
 800ea70:	af00      	add	r7, sp, #0
 800ea72:	60f8      	str	r0, [r7, #12]
 800ea74:	60b9      	str	r1, [r7, #8]
 800ea76:	607a      	str	r2, [r7, #4]
 800ea78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea82:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ea8a:	2b01      	cmp	r3, #1
 800ea8c:	d101      	bne.n	800ea92 <HAL_DMA_Start_IT+0x26>
 800ea8e:	2302      	movs	r3, #2
 800ea90:	e048      	b.n	800eb24 <HAL_DMA_Start_IT+0xb8>
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	2201      	movs	r2, #1
 800ea96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800eaa0:	b2db      	uxtb	r3, r3
 800eaa2:	2b01      	cmp	r3, #1
 800eaa4:	d137      	bne.n	800eb16 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	2202      	movs	r2, #2
 800eaaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	2200      	movs	r2, #0
 800eab2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800eab4:	683b      	ldr	r3, [r7, #0]
 800eab6:	687a      	ldr	r2, [r7, #4]
 800eab8:	68b9      	ldr	r1, [r7, #8]
 800eaba:	68f8      	ldr	r0, [r7, #12]
 800eabc:	f000 f9e2 	bl	800ee84 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800eac4:	223f      	movs	r2, #63	; 0x3f
 800eac6:	409a      	lsls	r2, r3
 800eac8:	693b      	ldr	r3, [r7, #16]
 800eaca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	681a      	ldr	r2, [r3, #0]
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	f042 0216 	orr.w	r2, r2, #22
 800eada:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	695a      	ldr	r2, [r3, #20]
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800eaea:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d007      	beq.n	800eb04 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	681a      	ldr	r2, [r3, #0]
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	f042 0208 	orr.w	r2, r2, #8
 800eb02:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	681a      	ldr	r2, [r3, #0]
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	f042 0201 	orr.w	r2, r2, #1
 800eb12:	601a      	str	r2, [r3, #0]
 800eb14:	e005      	b.n	800eb22 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	2200      	movs	r2, #0
 800eb1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800eb1e:	2302      	movs	r3, #2
 800eb20:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800eb22:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb24:	4618      	mov	r0, r3
 800eb26:	3718      	adds	r7, #24
 800eb28:	46bd      	mov	sp, r7
 800eb2a:	bd80      	pop	{r7, pc}

0800eb2c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800eb2c:	b480      	push	{r7}
 800eb2e:	b083      	sub	sp, #12
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800eb3a:	b2db      	uxtb	r3, r3
 800eb3c:	2b02      	cmp	r3, #2
 800eb3e:	d004      	beq.n	800eb4a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	2280      	movs	r2, #128	; 0x80
 800eb44:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800eb46:	2301      	movs	r3, #1
 800eb48:	e00c      	b.n	800eb64 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	2205      	movs	r2, #5
 800eb4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	681a      	ldr	r2, [r3, #0]
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	f022 0201 	bic.w	r2, r2, #1
 800eb60:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800eb62:	2300      	movs	r3, #0
}
 800eb64:	4618      	mov	r0, r3
 800eb66:	370c      	adds	r7, #12
 800eb68:	46bd      	mov	sp, r7
 800eb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb6e:	4770      	bx	lr

0800eb70 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800eb70:	b580      	push	{r7, lr}
 800eb72:	b086      	sub	sp, #24
 800eb74:	af00      	add	r7, sp, #0
 800eb76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800eb78:	2300      	movs	r3, #0
 800eb7a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800eb7c:	4b92      	ldr	r3, [pc, #584]	; (800edc8 <HAL_DMA_IRQHandler+0x258>)
 800eb7e:	681b      	ldr	r3, [r3, #0]
 800eb80:	4a92      	ldr	r2, [pc, #584]	; (800edcc <HAL_DMA_IRQHandler+0x25c>)
 800eb82:	fba2 2303 	umull	r2, r3, r2, r3
 800eb86:	0a9b      	lsrs	r3, r3, #10
 800eb88:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eb8e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800eb90:	693b      	ldr	r3, [r7, #16]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800eb9a:	2208      	movs	r2, #8
 800eb9c:	409a      	lsls	r2, r3
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	4013      	ands	r3, r2
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d01a      	beq.n	800ebdc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	f003 0304 	and.w	r3, r3, #4
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d013      	beq.n	800ebdc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	681a      	ldr	r2, [r3, #0]
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	f022 0204 	bic.w	r2, r2, #4
 800ebc2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ebc8:	2208      	movs	r2, #8
 800ebca:	409a      	lsls	r2, r3
 800ebcc:	693b      	ldr	r3, [r7, #16]
 800ebce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ebd4:	f043 0201 	orr.w	r2, r3, #1
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ebe0:	2201      	movs	r2, #1
 800ebe2:	409a      	lsls	r2, r3
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	4013      	ands	r3, r2
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d012      	beq.n	800ec12 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	695b      	ldr	r3, [r3, #20]
 800ebf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d00b      	beq.n	800ec12 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ebfe:	2201      	movs	r2, #1
 800ec00:	409a      	lsls	r2, r3
 800ec02:	693b      	ldr	r3, [r7, #16]
 800ec04:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec0a:	f043 0202 	orr.w	r2, r3, #2
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec16:	2204      	movs	r2, #4
 800ec18:	409a      	lsls	r2, r3
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	4013      	ands	r3, r2
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d012      	beq.n	800ec48 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	f003 0302 	and.w	r3, r3, #2
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d00b      	beq.n	800ec48 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec34:	2204      	movs	r2, #4
 800ec36:	409a      	lsls	r2, r3
 800ec38:	693b      	ldr	r3, [r7, #16]
 800ec3a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec40:	f043 0204 	orr.w	r2, r3, #4
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec4c:	2210      	movs	r2, #16
 800ec4e:	409a      	lsls	r2, r3
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	4013      	ands	r3, r2
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d043      	beq.n	800ece0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	f003 0308 	and.w	r3, r3, #8
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d03c      	beq.n	800ece0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec6a:	2210      	movs	r2, #16
 800ec6c:	409a      	lsls	r2, r3
 800ec6e:	693b      	ldr	r3, [r7, #16]
 800ec70:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d018      	beq.n	800ecb2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d108      	bne.n	800eca0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d024      	beq.n	800ece0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ec9a:	6878      	ldr	r0, [r7, #4]
 800ec9c:	4798      	blx	r3
 800ec9e:	e01f      	b.n	800ece0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d01b      	beq.n	800ece0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ecac:	6878      	ldr	r0, [r7, #4]
 800ecae:	4798      	blx	r3
 800ecb0:	e016      	b.n	800ece0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d107      	bne.n	800ecd0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	681a      	ldr	r2, [r3, #0]
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	f022 0208 	bic.w	r2, r2, #8
 800ecce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d003      	beq.n	800ece0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ecdc:	6878      	ldr	r0, [r7, #4]
 800ecde:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ece4:	2220      	movs	r2, #32
 800ece6:	409a      	lsls	r2, r3
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	4013      	ands	r3, r2
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	f000 808e 	beq.w	800ee0e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	f003 0310 	and.w	r3, r3, #16
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	f000 8086 	beq.w	800ee0e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ed06:	2220      	movs	r2, #32
 800ed08:	409a      	lsls	r2, r3
 800ed0a:	693b      	ldr	r3, [r7, #16]
 800ed0c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800ed14:	b2db      	uxtb	r3, r3
 800ed16:	2b05      	cmp	r3, #5
 800ed18:	d136      	bne.n	800ed88 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	681a      	ldr	r2, [r3, #0]
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	f022 0216 	bic.w	r2, r2, #22
 800ed28:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	695a      	ldr	r2, [r3, #20]
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ed38:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d103      	bne.n	800ed4a <HAL_DMA_IRQHandler+0x1da>
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d007      	beq.n	800ed5a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	681a      	ldr	r2, [r3, #0]
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	f022 0208 	bic.w	r2, r2, #8
 800ed58:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ed5e:	223f      	movs	r2, #63	; 0x3f
 800ed60:	409a      	lsls	r2, r3
 800ed62:	693b      	ldr	r3, [r7, #16]
 800ed64:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	2200      	movs	r2, #0
 800ed6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	2201      	movs	r2, #1
 800ed72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d07d      	beq.n	800ee7a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ed82:	6878      	ldr	r0, [r7, #4]
 800ed84:	4798      	blx	r3
        }
        return;
 800ed86:	e078      	b.n	800ee7a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d01c      	beq.n	800edd0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d108      	bne.n	800edb6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d030      	beq.n	800ee0e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800edb0:	6878      	ldr	r0, [r7, #4]
 800edb2:	4798      	blx	r3
 800edb4:	e02b      	b.n	800ee0e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d027      	beq.n	800ee0e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800edc2:	6878      	ldr	r0, [r7, #4]
 800edc4:	4798      	blx	r3
 800edc6:	e022      	b.n	800ee0e <HAL_DMA_IRQHandler+0x29e>
 800edc8:	20000014 	.word	0x20000014
 800edcc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d10f      	bne.n	800edfe <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	681a      	ldr	r2, [r3, #0]
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	f022 0210 	bic.w	r2, r2, #16
 800edec:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	2200      	movs	r2, #0
 800edf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	2201      	movs	r2, #1
 800edfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d003      	beq.n	800ee0e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee0a:	6878      	ldr	r0, [r7, #4]
 800ee0c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d032      	beq.n	800ee7c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee1a:	f003 0301 	and.w	r3, r3, #1
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d022      	beq.n	800ee68 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	2205      	movs	r2, #5
 800ee26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	681a      	ldr	r2, [r3, #0]
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	f022 0201 	bic.w	r2, r2, #1
 800ee38:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800ee3a:	68bb      	ldr	r3, [r7, #8]
 800ee3c:	3301      	adds	r3, #1
 800ee3e:	60bb      	str	r3, [r7, #8]
 800ee40:	697a      	ldr	r2, [r7, #20]
 800ee42:	429a      	cmp	r2, r3
 800ee44:	d307      	bcc.n	800ee56 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	f003 0301 	and.w	r3, r3, #1
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d1f2      	bne.n	800ee3a <HAL_DMA_IRQHandler+0x2ca>
 800ee54:	e000      	b.n	800ee58 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800ee56:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	2200      	movs	r2, #0
 800ee5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	2201      	movs	r2, #1
 800ee64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d005      	beq.n	800ee7c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ee74:	6878      	ldr	r0, [r7, #4]
 800ee76:	4798      	blx	r3
 800ee78:	e000      	b.n	800ee7c <HAL_DMA_IRQHandler+0x30c>
        return;
 800ee7a:	bf00      	nop
    }
  }
}
 800ee7c:	3718      	adds	r7, #24
 800ee7e:	46bd      	mov	sp, r7
 800ee80:	bd80      	pop	{r7, pc}
 800ee82:	bf00      	nop

0800ee84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ee84:	b480      	push	{r7}
 800ee86:	b085      	sub	sp, #20
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	60f8      	str	r0, [r7, #12]
 800ee8c:	60b9      	str	r1, [r7, #8]
 800ee8e:	607a      	str	r2, [r7, #4]
 800ee90:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	681a      	ldr	r2, [r3, #0]
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800eea0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	683a      	ldr	r2, [r7, #0]
 800eea8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	689b      	ldr	r3, [r3, #8]
 800eeae:	2b40      	cmp	r3, #64	; 0x40
 800eeb0:	d108      	bne.n	800eec4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	687a      	ldr	r2, [r7, #4]
 800eeb8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	68ba      	ldr	r2, [r7, #8]
 800eec0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800eec2:	e007      	b.n	800eed4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	68ba      	ldr	r2, [r7, #8]
 800eeca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	687a      	ldr	r2, [r7, #4]
 800eed2:	60da      	str	r2, [r3, #12]
}
 800eed4:	bf00      	nop
 800eed6:	3714      	adds	r7, #20
 800eed8:	46bd      	mov	sp, r7
 800eeda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eede:	4770      	bx	lr

0800eee0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800eee0:	b480      	push	{r7}
 800eee2:	b085      	sub	sp, #20
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	b2db      	uxtb	r3, r3
 800eeee:	3b10      	subs	r3, #16
 800eef0:	4a13      	ldr	r2, [pc, #76]	; (800ef40 <DMA_CalcBaseAndBitshift+0x60>)
 800eef2:	fba2 2303 	umull	r2, r3, r2, r3
 800eef6:	091b      	lsrs	r3, r3, #4
 800eef8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800eefa:	4a12      	ldr	r2, [pc, #72]	; (800ef44 <DMA_CalcBaseAndBitshift+0x64>)
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	4413      	add	r3, r2
 800ef00:	781b      	ldrb	r3, [r3, #0]
 800ef02:	461a      	mov	r2, r3
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	2b03      	cmp	r3, #3
 800ef0c:	d908      	bls.n	800ef20 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	461a      	mov	r2, r3
 800ef14:	4b0c      	ldr	r3, [pc, #48]	; (800ef48 <DMA_CalcBaseAndBitshift+0x68>)
 800ef16:	4013      	ands	r3, r2
 800ef18:	1d1a      	adds	r2, r3, #4
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	659a      	str	r2, [r3, #88]	; 0x58
 800ef1e:	e006      	b.n	800ef2e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	461a      	mov	r2, r3
 800ef26:	4b08      	ldr	r3, [pc, #32]	; (800ef48 <DMA_CalcBaseAndBitshift+0x68>)
 800ef28:	4013      	ands	r3, r2
 800ef2a:	687a      	ldr	r2, [r7, #4]
 800ef2c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800ef32:	4618      	mov	r0, r3
 800ef34:	3714      	adds	r7, #20
 800ef36:	46bd      	mov	sp, r7
 800ef38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3c:	4770      	bx	lr
 800ef3e:	bf00      	nop
 800ef40:	aaaaaaab 	.word	0xaaaaaaab
 800ef44:	080206a0 	.word	0x080206a0
 800ef48:	fffffc00 	.word	0xfffffc00

0800ef4c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800ef4c:	b480      	push	{r7}
 800ef4e:	b085      	sub	sp, #20
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ef54:	2300      	movs	r3, #0
 800ef56:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef5c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	699b      	ldr	r3, [r3, #24]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d11f      	bne.n	800efa6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800ef66:	68bb      	ldr	r3, [r7, #8]
 800ef68:	2b03      	cmp	r3, #3
 800ef6a:	d855      	bhi.n	800f018 <DMA_CheckFifoParam+0xcc>
 800ef6c:	a201      	add	r2, pc, #4	; (adr r2, 800ef74 <DMA_CheckFifoParam+0x28>)
 800ef6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef72:	bf00      	nop
 800ef74:	0800ef85 	.word	0x0800ef85
 800ef78:	0800ef97 	.word	0x0800ef97
 800ef7c:	0800ef85 	.word	0x0800ef85
 800ef80:	0800f019 	.word	0x0800f019
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d045      	beq.n	800f01c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800ef90:	2301      	movs	r3, #1
 800ef92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ef94:	e042      	b.n	800f01c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef9a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ef9e:	d13f      	bne.n	800f020 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800efa0:	2301      	movs	r3, #1
 800efa2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800efa4:	e03c      	b.n	800f020 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	699b      	ldr	r3, [r3, #24]
 800efaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800efae:	d121      	bne.n	800eff4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800efb0:	68bb      	ldr	r3, [r7, #8]
 800efb2:	2b03      	cmp	r3, #3
 800efb4:	d836      	bhi.n	800f024 <DMA_CheckFifoParam+0xd8>
 800efb6:	a201      	add	r2, pc, #4	; (adr r2, 800efbc <DMA_CheckFifoParam+0x70>)
 800efb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efbc:	0800efcd 	.word	0x0800efcd
 800efc0:	0800efd3 	.word	0x0800efd3
 800efc4:	0800efcd 	.word	0x0800efcd
 800efc8:	0800efe5 	.word	0x0800efe5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800efcc:	2301      	movs	r3, #1
 800efce:	73fb      	strb	r3, [r7, #15]
      break;
 800efd0:	e02f      	b.n	800f032 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800efd6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d024      	beq.n	800f028 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800efde:	2301      	movs	r3, #1
 800efe0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800efe2:	e021      	b.n	800f028 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800efe8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800efec:	d11e      	bne.n	800f02c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800efee:	2301      	movs	r3, #1
 800eff0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800eff2:	e01b      	b.n	800f02c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800eff4:	68bb      	ldr	r3, [r7, #8]
 800eff6:	2b02      	cmp	r3, #2
 800eff8:	d902      	bls.n	800f000 <DMA_CheckFifoParam+0xb4>
 800effa:	2b03      	cmp	r3, #3
 800effc:	d003      	beq.n	800f006 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800effe:	e018      	b.n	800f032 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800f000:	2301      	movs	r3, #1
 800f002:	73fb      	strb	r3, [r7, #15]
      break;
 800f004:	e015      	b.n	800f032 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f00a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d00e      	beq.n	800f030 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800f012:	2301      	movs	r3, #1
 800f014:	73fb      	strb	r3, [r7, #15]
      break;
 800f016:	e00b      	b.n	800f030 <DMA_CheckFifoParam+0xe4>
      break;
 800f018:	bf00      	nop
 800f01a:	e00a      	b.n	800f032 <DMA_CheckFifoParam+0xe6>
      break;
 800f01c:	bf00      	nop
 800f01e:	e008      	b.n	800f032 <DMA_CheckFifoParam+0xe6>
      break;
 800f020:	bf00      	nop
 800f022:	e006      	b.n	800f032 <DMA_CheckFifoParam+0xe6>
      break;
 800f024:	bf00      	nop
 800f026:	e004      	b.n	800f032 <DMA_CheckFifoParam+0xe6>
      break;
 800f028:	bf00      	nop
 800f02a:	e002      	b.n	800f032 <DMA_CheckFifoParam+0xe6>
      break;   
 800f02c:	bf00      	nop
 800f02e:	e000      	b.n	800f032 <DMA_CheckFifoParam+0xe6>
      break;
 800f030:	bf00      	nop
    }
  } 
  
  return status; 
 800f032:	7bfb      	ldrb	r3, [r7, #15]
}
 800f034:	4618      	mov	r0, r3
 800f036:	3714      	adds	r7, #20
 800f038:	46bd      	mov	sp, r7
 800f03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f03e:	4770      	bx	lr

0800f040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800f040:	b480      	push	{r7}
 800f042:	b089      	sub	sp, #36	; 0x24
 800f044:	af00      	add	r7, sp, #0
 800f046:	6078      	str	r0, [r7, #4]
 800f048:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800f04a:	2300      	movs	r3, #0
 800f04c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800f04e:	2300      	movs	r3, #0
 800f050:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800f052:	2300      	movs	r3, #0
 800f054:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800f056:	2300      	movs	r3, #0
 800f058:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800f05a:	2300      	movs	r3, #0
 800f05c:	61fb      	str	r3, [r7, #28]
 800f05e:	e175      	b.n	800f34c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800f060:	2201      	movs	r2, #1
 800f062:	69fb      	ldr	r3, [r7, #28]
 800f064:	fa02 f303 	lsl.w	r3, r2, r3
 800f068:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800f06a:	683b      	ldr	r3, [r7, #0]
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	697a      	ldr	r2, [r7, #20]
 800f070:	4013      	ands	r3, r2
 800f072:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800f074:	693a      	ldr	r2, [r7, #16]
 800f076:	697b      	ldr	r3, [r7, #20]
 800f078:	429a      	cmp	r2, r3
 800f07a:	f040 8164 	bne.w	800f346 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800f07e:	683b      	ldr	r3, [r7, #0]
 800f080:	685b      	ldr	r3, [r3, #4]
 800f082:	2b01      	cmp	r3, #1
 800f084:	d00b      	beq.n	800f09e <HAL_GPIO_Init+0x5e>
 800f086:	683b      	ldr	r3, [r7, #0]
 800f088:	685b      	ldr	r3, [r3, #4]
 800f08a:	2b02      	cmp	r3, #2
 800f08c:	d007      	beq.n	800f09e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800f08e:	683b      	ldr	r3, [r7, #0]
 800f090:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800f092:	2b11      	cmp	r3, #17
 800f094:	d003      	beq.n	800f09e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800f096:	683b      	ldr	r3, [r7, #0]
 800f098:	685b      	ldr	r3, [r3, #4]
 800f09a:	2b12      	cmp	r3, #18
 800f09c:	d130      	bne.n	800f100 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	689b      	ldr	r3, [r3, #8]
 800f0a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800f0a4:	69fb      	ldr	r3, [r7, #28]
 800f0a6:	005b      	lsls	r3, r3, #1
 800f0a8:	2203      	movs	r2, #3
 800f0aa:	fa02 f303 	lsl.w	r3, r2, r3
 800f0ae:	43db      	mvns	r3, r3
 800f0b0:	69ba      	ldr	r2, [r7, #24]
 800f0b2:	4013      	ands	r3, r2
 800f0b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800f0b6:	683b      	ldr	r3, [r7, #0]
 800f0b8:	68da      	ldr	r2, [r3, #12]
 800f0ba:	69fb      	ldr	r3, [r7, #28]
 800f0bc:	005b      	lsls	r3, r3, #1
 800f0be:	fa02 f303 	lsl.w	r3, r2, r3
 800f0c2:	69ba      	ldr	r2, [r7, #24]
 800f0c4:	4313      	orrs	r3, r2
 800f0c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	69ba      	ldr	r2, [r7, #24]
 800f0cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	685b      	ldr	r3, [r3, #4]
 800f0d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800f0d4:	2201      	movs	r2, #1
 800f0d6:	69fb      	ldr	r3, [r7, #28]
 800f0d8:	fa02 f303 	lsl.w	r3, r2, r3
 800f0dc:	43db      	mvns	r3, r3
 800f0de:	69ba      	ldr	r2, [r7, #24]
 800f0e0:	4013      	ands	r3, r2
 800f0e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800f0e4:	683b      	ldr	r3, [r7, #0]
 800f0e6:	685b      	ldr	r3, [r3, #4]
 800f0e8:	091b      	lsrs	r3, r3, #4
 800f0ea:	f003 0201 	and.w	r2, r3, #1
 800f0ee:	69fb      	ldr	r3, [r7, #28]
 800f0f0:	fa02 f303 	lsl.w	r3, r2, r3
 800f0f4:	69ba      	ldr	r2, [r7, #24]
 800f0f6:	4313      	orrs	r3, r2
 800f0f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	69ba      	ldr	r2, [r7, #24]
 800f0fe:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	68db      	ldr	r3, [r3, #12]
 800f104:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800f106:	69fb      	ldr	r3, [r7, #28]
 800f108:	005b      	lsls	r3, r3, #1
 800f10a:	2203      	movs	r2, #3
 800f10c:	fa02 f303 	lsl.w	r3, r2, r3
 800f110:	43db      	mvns	r3, r3
 800f112:	69ba      	ldr	r2, [r7, #24]
 800f114:	4013      	ands	r3, r2
 800f116:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800f118:	683b      	ldr	r3, [r7, #0]
 800f11a:	689a      	ldr	r2, [r3, #8]
 800f11c:	69fb      	ldr	r3, [r7, #28]
 800f11e:	005b      	lsls	r3, r3, #1
 800f120:	fa02 f303 	lsl.w	r3, r2, r3
 800f124:	69ba      	ldr	r2, [r7, #24]
 800f126:	4313      	orrs	r3, r2
 800f128:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	69ba      	ldr	r2, [r7, #24]
 800f12e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800f130:	683b      	ldr	r3, [r7, #0]
 800f132:	685b      	ldr	r3, [r3, #4]
 800f134:	2b02      	cmp	r3, #2
 800f136:	d003      	beq.n	800f140 <HAL_GPIO_Init+0x100>
 800f138:	683b      	ldr	r3, [r7, #0]
 800f13a:	685b      	ldr	r3, [r3, #4]
 800f13c:	2b12      	cmp	r3, #18
 800f13e:	d123      	bne.n	800f188 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800f140:	69fb      	ldr	r3, [r7, #28]
 800f142:	08da      	lsrs	r2, r3, #3
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	3208      	adds	r2, #8
 800f148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f14c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800f14e:	69fb      	ldr	r3, [r7, #28]
 800f150:	f003 0307 	and.w	r3, r3, #7
 800f154:	009b      	lsls	r3, r3, #2
 800f156:	220f      	movs	r2, #15
 800f158:	fa02 f303 	lsl.w	r3, r2, r3
 800f15c:	43db      	mvns	r3, r3
 800f15e:	69ba      	ldr	r2, [r7, #24]
 800f160:	4013      	ands	r3, r2
 800f162:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800f164:	683b      	ldr	r3, [r7, #0]
 800f166:	691a      	ldr	r2, [r3, #16]
 800f168:	69fb      	ldr	r3, [r7, #28]
 800f16a:	f003 0307 	and.w	r3, r3, #7
 800f16e:	009b      	lsls	r3, r3, #2
 800f170:	fa02 f303 	lsl.w	r3, r2, r3
 800f174:	69ba      	ldr	r2, [r7, #24]
 800f176:	4313      	orrs	r3, r2
 800f178:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800f17a:	69fb      	ldr	r3, [r7, #28]
 800f17c:	08da      	lsrs	r2, r3, #3
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	3208      	adds	r2, #8
 800f182:	69b9      	ldr	r1, [r7, #24]
 800f184:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800f18e:	69fb      	ldr	r3, [r7, #28]
 800f190:	005b      	lsls	r3, r3, #1
 800f192:	2203      	movs	r2, #3
 800f194:	fa02 f303 	lsl.w	r3, r2, r3
 800f198:	43db      	mvns	r3, r3
 800f19a:	69ba      	ldr	r2, [r7, #24]
 800f19c:	4013      	ands	r3, r2
 800f19e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800f1a0:	683b      	ldr	r3, [r7, #0]
 800f1a2:	685b      	ldr	r3, [r3, #4]
 800f1a4:	f003 0203 	and.w	r2, r3, #3
 800f1a8:	69fb      	ldr	r3, [r7, #28]
 800f1aa:	005b      	lsls	r3, r3, #1
 800f1ac:	fa02 f303 	lsl.w	r3, r2, r3
 800f1b0:	69ba      	ldr	r2, [r7, #24]
 800f1b2:	4313      	orrs	r3, r2
 800f1b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	69ba      	ldr	r2, [r7, #24]
 800f1ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800f1bc:	683b      	ldr	r3, [r7, #0]
 800f1be:	685b      	ldr	r3, [r3, #4]
 800f1c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	f000 80be 	beq.w	800f346 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f1ca:	4b65      	ldr	r3, [pc, #404]	; (800f360 <HAL_GPIO_Init+0x320>)
 800f1cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f1ce:	4a64      	ldr	r2, [pc, #400]	; (800f360 <HAL_GPIO_Init+0x320>)
 800f1d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f1d4:	6453      	str	r3, [r2, #68]	; 0x44
 800f1d6:	4b62      	ldr	r3, [pc, #392]	; (800f360 <HAL_GPIO_Init+0x320>)
 800f1d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f1da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f1de:	60fb      	str	r3, [r7, #12]
 800f1e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800f1e2:	4a60      	ldr	r2, [pc, #384]	; (800f364 <HAL_GPIO_Init+0x324>)
 800f1e4:	69fb      	ldr	r3, [r7, #28]
 800f1e6:	089b      	lsrs	r3, r3, #2
 800f1e8:	3302      	adds	r3, #2
 800f1ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f1ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800f1f0:	69fb      	ldr	r3, [r7, #28]
 800f1f2:	f003 0303 	and.w	r3, r3, #3
 800f1f6:	009b      	lsls	r3, r3, #2
 800f1f8:	220f      	movs	r2, #15
 800f1fa:	fa02 f303 	lsl.w	r3, r2, r3
 800f1fe:	43db      	mvns	r3, r3
 800f200:	69ba      	ldr	r2, [r7, #24]
 800f202:	4013      	ands	r3, r2
 800f204:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	4a57      	ldr	r2, [pc, #348]	; (800f368 <HAL_GPIO_Init+0x328>)
 800f20a:	4293      	cmp	r3, r2
 800f20c:	d037      	beq.n	800f27e <HAL_GPIO_Init+0x23e>
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	4a56      	ldr	r2, [pc, #344]	; (800f36c <HAL_GPIO_Init+0x32c>)
 800f212:	4293      	cmp	r3, r2
 800f214:	d031      	beq.n	800f27a <HAL_GPIO_Init+0x23a>
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	4a55      	ldr	r2, [pc, #340]	; (800f370 <HAL_GPIO_Init+0x330>)
 800f21a:	4293      	cmp	r3, r2
 800f21c:	d02b      	beq.n	800f276 <HAL_GPIO_Init+0x236>
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	4a54      	ldr	r2, [pc, #336]	; (800f374 <HAL_GPIO_Init+0x334>)
 800f222:	4293      	cmp	r3, r2
 800f224:	d025      	beq.n	800f272 <HAL_GPIO_Init+0x232>
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	4a53      	ldr	r2, [pc, #332]	; (800f378 <HAL_GPIO_Init+0x338>)
 800f22a:	4293      	cmp	r3, r2
 800f22c:	d01f      	beq.n	800f26e <HAL_GPIO_Init+0x22e>
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	4a52      	ldr	r2, [pc, #328]	; (800f37c <HAL_GPIO_Init+0x33c>)
 800f232:	4293      	cmp	r3, r2
 800f234:	d019      	beq.n	800f26a <HAL_GPIO_Init+0x22a>
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	4a51      	ldr	r2, [pc, #324]	; (800f380 <HAL_GPIO_Init+0x340>)
 800f23a:	4293      	cmp	r3, r2
 800f23c:	d013      	beq.n	800f266 <HAL_GPIO_Init+0x226>
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	4a50      	ldr	r2, [pc, #320]	; (800f384 <HAL_GPIO_Init+0x344>)
 800f242:	4293      	cmp	r3, r2
 800f244:	d00d      	beq.n	800f262 <HAL_GPIO_Init+0x222>
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	4a4f      	ldr	r2, [pc, #316]	; (800f388 <HAL_GPIO_Init+0x348>)
 800f24a:	4293      	cmp	r3, r2
 800f24c:	d007      	beq.n	800f25e <HAL_GPIO_Init+0x21e>
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	4a4e      	ldr	r2, [pc, #312]	; (800f38c <HAL_GPIO_Init+0x34c>)
 800f252:	4293      	cmp	r3, r2
 800f254:	d101      	bne.n	800f25a <HAL_GPIO_Init+0x21a>
 800f256:	2309      	movs	r3, #9
 800f258:	e012      	b.n	800f280 <HAL_GPIO_Init+0x240>
 800f25a:	230a      	movs	r3, #10
 800f25c:	e010      	b.n	800f280 <HAL_GPIO_Init+0x240>
 800f25e:	2308      	movs	r3, #8
 800f260:	e00e      	b.n	800f280 <HAL_GPIO_Init+0x240>
 800f262:	2307      	movs	r3, #7
 800f264:	e00c      	b.n	800f280 <HAL_GPIO_Init+0x240>
 800f266:	2306      	movs	r3, #6
 800f268:	e00a      	b.n	800f280 <HAL_GPIO_Init+0x240>
 800f26a:	2305      	movs	r3, #5
 800f26c:	e008      	b.n	800f280 <HAL_GPIO_Init+0x240>
 800f26e:	2304      	movs	r3, #4
 800f270:	e006      	b.n	800f280 <HAL_GPIO_Init+0x240>
 800f272:	2303      	movs	r3, #3
 800f274:	e004      	b.n	800f280 <HAL_GPIO_Init+0x240>
 800f276:	2302      	movs	r3, #2
 800f278:	e002      	b.n	800f280 <HAL_GPIO_Init+0x240>
 800f27a:	2301      	movs	r3, #1
 800f27c:	e000      	b.n	800f280 <HAL_GPIO_Init+0x240>
 800f27e:	2300      	movs	r3, #0
 800f280:	69fa      	ldr	r2, [r7, #28]
 800f282:	f002 0203 	and.w	r2, r2, #3
 800f286:	0092      	lsls	r2, r2, #2
 800f288:	4093      	lsls	r3, r2
 800f28a:	69ba      	ldr	r2, [r7, #24]
 800f28c:	4313      	orrs	r3, r2
 800f28e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800f290:	4934      	ldr	r1, [pc, #208]	; (800f364 <HAL_GPIO_Init+0x324>)
 800f292:	69fb      	ldr	r3, [r7, #28]
 800f294:	089b      	lsrs	r3, r3, #2
 800f296:	3302      	adds	r3, #2
 800f298:	69ba      	ldr	r2, [r7, #24]
 800f29a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800f29e:	4b3c      	ldr	r3, [pc, #240]	; (800f390 <HAL_GPIO_Init+0x350>)
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f2a4:	693b      	ldr	r3, [r7, #16]
 800f2a6:	43db      	mvns	r3, r3
 800f2a8:	69ba      	ldr	r2, [r7, #24]
 800f2aa:	4013      	ands	r3, r2
 800f2ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800f2ae:	683b      	ldr	r3, [r7, #0]
 800f2b0:	685b      	ldr	r3, [r3, #4]
 800f2b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d003      	beq.n	800f2c2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800f2ba:	69ba      	ldr	r2, [r7, #24]
 800f2bc:	693b      	ldr	r3, [r7, #16]
 800f2be:	4313      	orrs	r3, r2
 800f2c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800f2c2:	4a33      	ldr	r2, [pc, #204]	; (800f390 <HAL_GPIO_Init+0x350>)
 800f2c4:	69bb      	ldr	r3, [r7, #24]
 800f2c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800f2c8:	4b31      	ldr	r3, [pc, #196]	; (800f390 <HAL_GPIO_Init+0x350>)
 800f2ca:	685b      	ldr	r3, [r3, #4]
 800f2cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f2ce:	693b      	ldr	r3, [r7, #16]
 800f2d0:	43db      	mvns	r3, r3
 800f2d2:	69ba      	ldr	r2, [r7, #24]
 800f2d4:	4013      	ands	r3, r2
 800f2d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800f2d8:	683b      	ldr	r3, [r7, #0]
 800f2da:	685b      	ldr	r3, [r3, #4]
 800f2dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d003      	beq.n	800f2ec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800f2e4:	69ba      	ldr	r2, [r7, #24]
 800f2e6:	693b      	ldr	r3, [r7, #16]
 800f2e8:	4313      	orrs	r3, r2
 800f2ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800f2ec:	4a28      	ldr	r2, [pc, #160]	; (800f390 <HAL_GPIO_Init+0x350>)
 800f2ee:	69bb      	ldr	r3, [r7, #24]
 800f2f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800f2f2:	4b27      	ldr	r3, [pc, #156]	; (800f390 <HAL_GPIO_Init+0x350>)
 800f2f4:	689b      	ldr	r3, [r3, #8]
 800f2f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f2f8:	693b      	ldr	r3, [r7, #16]
 800f2fa:	43db      	mvns	r3, r3
 800f2fc:	69ba      	ldr	r2, [r7, #24]
 800f2fe:	4013      	ands	r3, r2
 800f300:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800f302:	683b      	ldr	r3, [r7, #0]
 800f304:	685b      	ldr	r3, [r3, #4]
 800f306:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d003      	beq.n	800f316 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800f30e:	69ba      	ldr	r2, [r7, #24]
 800f310:	693b      	ldr	r3, [r7, #16]
 800f312:	4313      	orrs	r3, r2
 800f314:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800f316:	4a1e      	ldr	r2, [pc, #120]	; (800f390 <HAL_GPIO_Init+0x350>)
 800f318:	69bb      	ldr	r3, [r7, #24]
 800f31a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800f31c:	4b1c      	ldr	r3, [pc, #112]	; (800f390 <HAL_GPIO_Init+0x350>)
 800f31e:	68db      	ldr	r3, [r3, #12]
 800f320:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f322:	693b      	ldr	r3, [r7, #16]
 800f324:	43db      	mvns	r3, r3
 800f326:	69ba      	ldr	r2, [r7, #24]
 800f328:	4013      	ands	r3, r2
 800f32a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800f32c:	683b      	ldr	r3, [r7, #0]
 800f32e:	685b      	ldr	r3, [r3, #4]
 800f330:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f334:	2b00      	cmp	r3, #0
 800f336:	d003      	beq.n	800f340 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800f338:	69ba      	ldr	r2, [r7, #24]
 800f33a:	693b      	ldr	r3, [r7, #16]
 800f33c:	4313      	orrs	r3, r2
 800f33e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800f340:	4a13      	ldr	r2, [pc, #76]	; (800f390 <HAL_GPIO_Init+0x350>)
 800f342:	69bb      	ldr	r3, [r7, #24]
 800f344:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800f346:	69fb      	ldr	r3, [r7, #28]
 800f348:	3301      	adds	r3, #1
 800f34a:	61fb      	str	r3, [r7, #28]
 800f34c:	69fb      	ldr	r3, [r7, #28]
 800f34e:	2b0f      	cmp	r3, #15
 800f350:	f67f ae86 	bls.w	800f060 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800f354:	bf00      	nop
 800f356:	3724      	adds	r7, #36	; 0x24
 800f358:	46bd      	mov	sp, r7
 800f35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f35e:	4770      	bx	lr
 800f360:	40023800 	.word	0x40023800
 800f364:	40013800 	.word	0x40013800
 800f368:	40020000 	.word	0x40020000
 800f36c:	40020400 	.word	0x40020400
 800f370:	40020800 	.word	0x40020800
 800f374:	40020c00 	.word	0x40020c00
 800f378:	40021000 	.word	0x40021000
 800f37c:	40021400 	.word	0x40021400
 800f380:	40021800 	.word	0x40021800
 800f384:	40021c00 	.word	0x40021c00
 800f388:	40022000 	.word	0x40022000
 800f38c:	40022400 	.word	0x40022400
 800f390:	40013c00 	.word	0x40013c00

0800f394 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800f394:	b480      	push	{r7}
 800f396:	b085      	sub	sp, #20
 800f398:	af00      	add	r7, sp, #0
 800f39a:	6078      	str	r0, [r7, #4]
 800f39c:	460b      	mov	r3, r1
 800f39e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	691a      	ldr	r2, [r3, #16]
 800f3a4:	887b      	ldrh	r3, [r7, #2]
 800f3a6:	4013      	ands	r3, r2
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d002      	beq.n	800f3b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800f3ac:	2301      	movs	r3, #1
 800f3ae:	73fb      	strb	r3, [r7, #15]
 800f3b0:	e001      	b.n	800f3b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800f3b2:	2300      	movs	r3, #0
 800f3b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800f3b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	3714      	adds	r7, #20
 800f3bc:	46bd      	mov	sp, r7
 800f3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c2:	4770      	bx	lr

0800f3c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800f3c4:	b480      	push	{r7}
 800f3c6:	b083      	sub	sp, #12
 800f3c8:	af00      	add	r7, sp, #0
 800f3ca:	6078      	str	r0, [r7, #4]
 800f3cc:	460b      	mov	r3, r1
 800f3ce:	807b      	strh	r3, [r7, #2]
 800f3d0:	4613      	mov	r3, r2
 800f3d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800f3d4:	787b      	ldrb	r3, [r7, #1]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d003      	beq.n	800f3e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800f3da:	887a      	ldrh	r2, [r7, #2]
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800f3e0:	e003      	b.n	800f3ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800f3e2:	887b      	ldrh	r3, [r7, #2]
 800f3e4:	041a      	lsls	r2, r3, #16
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	619a      	str	r2, [r3, #24]
}
 800f3ea:	bf00      	nop
 800f3ec:	370c      	adds	r7, #12
 800f3ee:	46bd      	mov	sp, r7
 800f3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f4:	4770      	bx	lr

0800f3f6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800f3f6:	b480      	push	{r7}
 800f3f8:	b083      	sub	sp, #12
 800f3fa:	af00      	add	r7, sp, #0
 800f3fc:	6078      	str	r0, [r7, #4]
 800f3fe:	460b      	mov	r3, r1
 800f400:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	695a      	ldr	r2, [r3, #20]
 800f406:	887b      	ldrh	r3, [r7, #2]
 800f408:	4013      	ands	r3, r2
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d004      	beq.n	800f418 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800f40e:	887b      	ldrh	r3, [r7, #2]
 800f410:	041a      	lsls	r2, r3, #16
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800f416:	e002      	b.n	800f41e <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800f418:	887a      	ldrh	r2, [r7, #2]
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	619a      	str	r2, [r3, #24]
}
 800f41e:	bf00      	nop
 800f420:	370c      	adds	r7, #12
 800f422:	46bd      	mov	sp, r7
 800f424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f428:	4770      	bx	lr
	...

0800f42c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800f42c:	b580      	push	{r7, lr}
 800f42e:	b082      	sub	sp, #8
 800f430:	af00      	add	r7, sp, #0
 800f432:	4603      	mov	r3, r0
 800f434:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800f436:	4b08      	ldr	r3, [pc, #32]	; (800f458 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800f438:	695a      	ldr	r2, [r3, #20]
 800f43a:	88fb      	ldrh	r3, [r7, #6]
 800f43c:	4013      	ands	r3, r2
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d006      	beq.n	800f450 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800f442:	4a05      	ldr	r2, [pc, #20]	; (800f458 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800f444:	88fb      	ldrh	r3, [r7, #6]
 800f446:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800f448:	88fb      	ldrh	r3, [r7, #6]
 800f44a:	4618      	mov	r0, r3
 800f44c:	f7fc feca 	bl	800c1e4 <HAL_GPIO_EXTI_Callback>
  }
}
 800f450:	bf00      	nop
 800f452:	3708      	adds	r7, #8
 800f454:	46bd      	mov	sp, r7
 800f456:	bd80      	pop	{r7, pc}
 800f458:	40013c00 	.word	0x40013c00

0800f45c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800f45c:	b580      	push	{r7, lr}
 800f45e:	b082      	sub	sp, #8
 800f460:	af00      	add	r7, sp, #0
 800f462:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	2b00      	cmp	r3, #0
 800f468:	d101      	bne.n	800f46e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800f46a:	2301      	movs	r3, #1
 800f46c:	e07f      	b.n	800f56e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f474:	b2db      	uxtb	r3, r3
 800f476:	2b00      	cmp	r3, #0
 800f478:	d106      	bne.n	800f488 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	2200      	movs	r2, #0
 800f47e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800f482:	6878      	ldr	r0, [r7, #4]
 800f484:	f7fe fe46 	bl	800e114 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	2224      	movs	r2, #36	; 0x24
 800f48c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	681a      	ldr	r2, [r3, #0]
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	f022 0201 	bic.w	r2, r2, #1
 800f49e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	685a      	ldr	r2, [r3, #4]
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800f4ac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	689a      	ldr	r2, [r3, #8]
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	681b      	ldr	r3, [r3, #0]
 800f4b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800f4bc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	68db      	ldr	r3, [r3, #12]
 800f4c2:	2b01      	cmp	r3, #1
 800f4c4:	d107      	bne.n	800f4d6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	689a      	ldr	r2, [r3, #8]
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f4d2:	609a      	str	r2, [r3, #8]
 800f4d4:	e006      	b.n	800f4e4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	689a      	ldr	r2, [r3, #8]
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800f4e2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	68db      	ldr	r3, [r3, #12]
 800f4e8:	2b02      	cmp	r3, #2
 800f4ea:	d104      	bne.n	800f4f6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f4f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	6859      	ldr	r1, [r3, #4]
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	681a      	ldr	r2, [r3, #0]
 800f500:	4b1d      	ldr	r3, [pc, #116]	; (800f578 <HAL_I2C_Init+0x11c>)
 800f502:	430b      	orrs	r3, r1
 800f504:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	68da      	ldr	r2, [r3, #12]
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800f514:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	691a      	ldr	r2, [r3, #16]
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	695b      	ldr	r3, [r3, #20]
 800f51e:	ea42 0103 	orr.w	r1, r2, r3
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	699b      	ldr	r3, [r3, #24]
 800f526:	021a      	lsls	r2, r3, #8
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	430a      	orrs	r2, r1
 800f52e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	69d9      	ldr	r1, [r3, #28]
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	6a1a      	ldr	r2, [r3, #32]
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	430a      	orrs	r2, r1
 800f53e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	681a      	ldr	r2, [r3, #0]
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	681b      	ldr	r3, [r3, #0]
 800f54a:	f042 0201 	orr.w	r2, r2, #1
 800f54e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	2200      	movs	r2, #0
 800f554:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	2220      	movs	r2, #32
 800f55a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	2200      	movs	r2, #0
 800f562:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	2200      	movs	r2, #0
 800f568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800f56c:	2300      	movs	r3, #0
}
 800f56e:	4618      	mov	r0, r3
 800f570:	3708      	adds	r7, #8
 800f572:	46bd      	mov	sp, r7
 800f574:	bd80      	pop	{r7, pc}
 800f576:	bf00      	nop
 800f578:	02008000 	.word	0x02008000

0800f57c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f57c:	b580      	push	{r7, lr}
 800f57e:	b088      	sub	sp, #32
 800f580:	af02      	add	r7, sp, #8
 800f582:	60f8      	str	r0, [r7, #12]
 800f584:	4608      	mov	r0, r1
 800f586:	4611      	mov	r1, r2
 800f588:	461a      	mov	r2, r3
 800f58a:	4603      	mov	r3, r0
 800f58c:	817b      	strh	r3, [r7, #10]
 800f58e:	460b      	mov	r3, r1
 800f590:	813b      	strh	r3, [r7, #8]
 800f592:	4613      	mov	r3, r2
 800f594:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f59c:	b2db      	uxtb	r3, r3
 800f59e:	2b20      	cmp	r3, #32
 800f5a0:	f040 80fd 	bne.w	800f79e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800f5a4:	6a3b      	ldr	r3, [r7, #32]
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d002      	beq.n	800f5b0 <HAL_I2C_Mem_Read+0x34>
 800f5aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d105      	bne.n	800f5bc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f5b6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800f5b8:	2301      	movs	r3, #1
 800f5ba:	e0f1      	b.n	800f7a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f5c2:	2b01      	cmp	r3, #1
 800f5c4:	d101      	bne.n	800f5ca <HAL_I2C_Mem_Read+0x4e>
 800f5c6:	2302      	movs	r3, #2
 800f5c8:	e0ea      	b.n	800f7a0 <HAL_I2C_Mem_Read+0x224>
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	2201      	movs	r2, #1
 800f5ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800f5d2:	f7ff f87f 	bl	800e6d4 <HAL_GetTick>
 800f5d6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800f5d8:	697b      	ldr	r3, [r7, #20]
 800f5da:	9300      	str	r3, [sp, #0]
 800f5dc:	2319      	movs	r3, #25
 800f5de:	2201      	movs	r2, #1
 800f5e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800f5e4:	68f8      	ldr	r0, [r7, #12]
 800f5e6:	f000 fde7 	bl	80101b8 <I2C_WaitOnFlagUntilTimeout>
 800f5ea:	4603      	mov	r3, r0
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d001      	beq.n	800f5f4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800f5f0:	2301      	movs	r3, #1
 800f5f2:	e0d5      	b.n	800f7a0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	2222      	movs	r2, #34	; 0x22
 800f5f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800f5fc:	68fb      	ldr	r3, [r7, #12]
 800f5fe:	2240      	movs	r2, #64	; 0x40
 800f600:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800f604:	68fb      	ldr	r3, [r7, #12]
 800f606:	2200      	movs	r2, #0
 800f608:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	6a3a      	ldr	r2, [r7, #32]
 800f60e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f614:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	2200      	movs	r2, #0
 800f61a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800f61c:	88f8      	ldrh	r0, [r7, #6]
 800f61e:	893a      	ldrh	r2, [r7, #8]
 800f620:	8979      	ldrh	r1, [r7, #10]
 800f622:	697b      	ldr	r3, [r7, #20]
 800f624:	9301      	str	r3, [sp, #4]
 800f626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f628:	9300      	str	r3, [sp, #0]
 800f62a:	4603      	mov	r3, r0
 800f62c:	68f8      	ldr	r0, [r7, #12]
 800f62e:	f000 fa7d 	bl	800fb2c <I2C_RequestMemoryRead>
 800f632:	4603      	mov	r3, r0
 800f634:	2b00      	cmp	r3, #0
 800f636:	d005      	beq.n	800f644 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	2200      	movs	r2, #0
 800f63c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800f640:	2301      	movs	r3, #1
 800f642:	e0ad      	b.n	800f7a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f648:	b29b      	uxth	r3, r3
 800f64a:	2bff      	cmp	r3, #255	; 0xff
 800f64c:	d90e      	bls.n	800f66c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	22ff      	movs	r2, #255	; 0xff
 800f652:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f658:	b2da      	uxtb	r2, r3
 800f65a:	8979      	ldrh	r1, [r7, #10]
 800f65c:	4b52      	ldr	r3, [pc, #328]	; (800f7a8 <HAL_I2C_Mem_Read+0x22c>)
 800f65e:	9300      	str	r3, [sp, #0]
 800f660:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800f664:	68f8      	ldr	r0, [r7, #12]
 800f666:	f000 fec9 	bl	80103fc <I2C_TransferConfig>
 800f66a:	e00f      	b.n	800f68c <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f670:	b29a      	uxth	r2, r3
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f67a:	b2da      	uxtb	r2, r3
 800f67c:	8979      	ldrh	r1, [r7, #10]
 800f67e:	4b4a      	ldr	r3, [pc, #296]	; (800f7a8 <HAL_I2C_Mem_Read+0x22c>)
 800f680:	9300      	str	r3, [sp, #0]
 800f682:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800f686:	68f8      	ldr	r0, [r7, #12]
 800f688:	f000 feb8 	bl	80103fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800f68c:	697b      	ldr	r3, [r7, #20]
 800f68e:	9300      	str	r3, [sp, #0]
 800f690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f692:	2200      	movs	r2, #0
 800f694:	2104      	movs	r1, #4
 800f696:	68f8      	ldr	r0, [r7, #12]
 800f698:	f000 fd8e 	bl	80101b8 <I2C_WaitOnFlagUntilTimeout>
 800f69c:	4603      	mov	r3, r0
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d001      	beq.n	800f6a6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800f6a2:	2301      	movs	r3, #1
 800f6a4:	e07c      	b.n	800f7a0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	681b      	ldr	r3, [r3, #0]
 800f6aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6b0:	b2d2      	uxtb	r2, r2
 800f6b2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6b8:	1c5a      	adds	r2, r3, #1
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800f6be:	68fb      	ldr	r3, [r7, #12]
 800f6c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f6c2:	3b01      	subs	r3, #1
 800f6c4:	b29a      	uxth	r2, r3
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f6ce:	b29b      	uxth	r3, r3
 800f6d0:	3b01      	subs	r3, #1
 800f6d2:	b29a      	uxth	r2, r3
 800f6d4:	68fb      	ldr	r3, [r7, #12]
 800f6d6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f6dc:	b29b      	uxth	r3, r3
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d034      	beq.n	800f74c <HAL_I2C_Mem_Read+0x1d0>
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d130      	bne.n	800f74c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800f6ea:	697b      	ldr	r3, [r7, #20]
 800f6ec:	9300      	str	r3, [sp, #0]
 800f6ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6f0:	2200      	movs	r2, #0
 800f6f2:	2180      	movs	r1, #128	; 0x80
 800f6f4:	68f8      	ldr	r0, [r7, #12]
 800f6f6:	f000 fd5f 	bl	80101b8 <I2C_WaitOnFlagUntilTimeout>
 800f6fa:	4603      	mov	r3, r0
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d001      	beq.n	800f704 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800f700:	2301      	movs	r3, #1
 800f702:	e04d      	b.n	800f7a0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f708:	b29b      	uxth	r3, r3
 800f70a:	2bff      	cmp	r3, #255	; 0xff
 800f70c:	d90e      	bls.n	800f72c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800f70e:	68fb      	ldr	r3, [r7, #12]
 800f710:	22ff      	movs	r2, #255	; 0xff
 800f712:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f718:	b2da      	uxtb	r2, r3
 800f71a:	8979      	ldrh	r1, [r7, #10]
 800f71c:	2300      	movs	r3, #0
 800f71e:	9300      	str	r3, [sp, #0]
 800f720:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800f724:	68f8      	ldr	r0, [r7, #12]
 800f726:	f000 fe69 	bl	80103fc <I2C_TransferConfig>
 800f72a:	e00f      	b.n	800f74c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f730:	b29a      	uxth	r2, r3
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800f736:	68fb      	ldr	r3, [r7, #12]
 800f738:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f73a:	b2da      	uxtb	r2, r3
 800f73c:	8979      	ldrh	r1, [r7, #10]
 800f73e:	2300      	movs	r3, #0
 800f740:	9300      	str	r3, [sp, #0]
 800f742:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800f746:	68f8      	ldr	r0, [r7, #12]
 800f748:	f000 fe58 	bl	80103fc <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f750:	b29b      	uxth	r3, r3
 800f752:	2b00      	cmp	r3, #0
 800f754:	d19a      	bne.n	800f68c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800f756:	697a      	ldr	r2, [r7, #20]
 800f758:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f75a:	68f8      	ldr	r0, [r7, #12]
 800f75c:	f000 fdac 	bl	80102b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800f760:	4603      	mov	r3, r0
 800f762:	2b00      	cmp	r3, #0
 800f764:	d001      	beq.n	800f76a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800f766:	2301      	movs	r3, #1
 800f768:	e01a      	b.n	800f7a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	2220      	movs	r2, #32
 800f770:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	6859      	ldr	r1, [r3, #4]
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	681a      	ldr	r2, [r3, #0]
 800f77c:	4b0b      	ldr	r3, [pc, #44]	; (800f7ac <HAL_I2C_Mem_Read+0x230>)
 800f77e:	400b      	ands	r3, r1
 800f780:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	2220      	movs	r2, #32
 800f786:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800f78a:	68fb      	ldr	r3, [r7, #12]
 800f78c:	2200      	movs	r2, #0
 800f78e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	2200      	movs	r2, #0
 800f796:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800f79a:	2300      	movs	r3, #0
 800f79c:	e000      	b.n	800f7a0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800f79e:	2302      	movs	r3, #2
  }
}
 800f7a0:	4618      	mov	r0, r3
 800f7a2:	3718      	adds	r7, #24
 800f7a4:	46bd      	mov	sp, r7
 800f7a6:	bd80      	pop	{r7, pc}
 800f7a8:	80002400 	.word	0x80002400
 800f7ac:	fe00e800 	.word	0xfe00e800

0800f7b0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800f7b0:	b580      	push	{r7, lr}
 800f7b2:	b084      	sub	sp, #16
 800f7b4:	af00      	add	r7, sp, #0
 800f7b6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	699b      	ldr	r3, [r3, #24]
 800f7be:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	681b      	ldr	r3, [r3, #0]
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d005      	beq.n	800f7dc <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f7d4:	68ba      	ldr	r2, [r7, #8]
 800f7d6:	68f9      	ldr	r1, [r7, #12]
 800f7d8:	6878      	ldr	r0, [r7, #4]
 800f7da:	4798      	blx	r3
  }
}
 800f7dc:	bf00      	nop
 800f7de:	3710      	adds	r7, #16
 800f7e0:	46bd      	mov	sp, r7
 800f7e2:	bd80      	pop	{r7, pc}

0800f7e4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800f7e4:	b580      	push	{r7, lr}
 800f7e6:	b086      	sub	sp, #24
 800f7e8:	af00      	add	r7, sp, #0
 800f7ea:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	681b      	ldr	r3, [r3, #0]
 800f7f0:	699b      	ldr	r3, [r3, #24]
 800f7f2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800f7fc:	697b      	ldr	r3, [r7, #20]
 800f7fe:	0a1b      	lsrs	r3, r3, #8
 800f800:	f003 0301 	and.w	r3, r3, #1
 800f804:	2b00      	cmp	r3, #0
 800f806:	d010      	beq.n	800f82a <HAL_I2C_ER_IRQHandler+0x46>
 800f808:	693b      	ldr	r3, [r7, #16]
 800f80a:	09db      	lsrs	r3, r3, #7
 800f80c:	f003 0301 	and.w	r3, r3, #1
 800f810:	2b00      	cmp	r3, #0
 800f812:	d00a      	beq.n	800f82a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f818:	f043 0201 	orr.w	r2, r3, #1
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f828:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800f82a:	697b      	ldr	r3, [r7, #20]
 800f82c:	0a9b      	lsrs	r3, r3, #10
 800f82e:	f003 0301 	and.w	r3, r3, #1
 800f832:	2b00      	cmp	r3, #0
 800f834:	d010      	beq.n	800f858 <HAL_I2C_ER_IRQHandler+0x74>
 800f836:	693b      	ldr	r3, [r7, #16]
 800f838:	09db      	lsrs	r3, r3, #7
 800f83a:	f003 0301 	and.w	r3, r3, #1
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d00a      	beq.n	800f858 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f846:	f043 0208 	orr.w	r2, r3, #8
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800f856:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800f858:	697b      	ldr	r3, [r7, #20]
 800f85a:	0a5b      	lsrs	r3, r3, #9
 800f85c:	f003 0301 	and.w	r3, r3, #1
 800f860:	2b00      	cmp	r3, #0
 800f862:	d010      	beq.n	800f886 <HAL_I2C_ER_IRQHandler+0xa2>
 800f864:	693b      	ldr	r3, [r7, #16]
 800f866:	09db      	lsrs	r3, r3, #7
 800f868:	f003 0301 	and.w	r3, r3, #1
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d00a      	beq.n	800f886 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f874:	f043 0202 	orr.w	r2, r3, #2
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f884:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f88a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800f88c:	68fb      	ldr	r3, [r7, #12]
 800f88e:	f003 030b 	and.w	r3, r3, #11
 800f892:	2b00      	cmp	r3, #0
 800f894:	d003      	beq.n	800f89e <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800f896:	68f9      	ldr	r1, [r7, #12]
 800f898:	6878      	ldr	r0, [r7, #4]
 800f89a:	f000 fb85 	bl	800ffa8 <I2C_ITError>
  }
}
 800f89e:	bf00      	nop
 800f8a0:	3718      	adds	r7, #24
 800f8a2:	46bd      	mov	sp, r7
 800f8a4:	bd80      	pop	{r7, pc}

0800f8a6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f8a6:	b480      	push	{r7}
 800f8a8:	b083      	sub	sp, #12
 800f8aa:	af00      	add	r7, sp, #0
 800f8ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800f8ae:	bf00      	nop
 800f8b0:	370c      	adds	r7, #12
 800f8b2:	46bd      	mov	sp, r7
 800f8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b8:	4770      	bx	lr

0800f8ba <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f8ba:	b480      	push	{r7}
 800f8bc:	b083      	sub	sp, #12
 800f8be:	af00      	add	r7, sp, #0
 800f8c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800f8c2:	bf00      	nop
 800f8c4:	370c      	adds	r7, #12
 800f8c6:	46bd      	mov	sp, r7
 800f8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8cc:	4770      	bx	lr

0800f8ce <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800f8ce:	b480      	push	{r7}
 800f8d0:	b083      	sub	sp, #12
 800f8d2:	af00      	add	r7, sp, #0
 800f8d4:	6078      	str	r0, [r7, #4]
 800f8d6:	460b      	mov	r3, r1
 800f8d8:	70fb      	strb	r3, [r7, #3]
 800f8da:	4613      	mov	r3, r2
 800f8dc:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800f8de:	bf00      	nop
 800f8e0:	370c      	adds	r7, #12
 800f8e2:	46bd      	mov	sp, r7
 800f8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8e8:	4770      	bx	lr

0800f8ea <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f8ea:	b480      	push	{r7}
 800f8ec:	b083      	sub	sp, #12
 800f8ee:	af00      	add	r7, sp, #0
 800f8f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800f8f2:	bf00      	nop
 800f8f4:	370c      	adds	r7, #12
 800f8f6:	46bd      	mov	sp, r7
 800f8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8fc:	4770      	bx	lr

0800f8fe <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800f8fe:	b480      	push	{r7}
 800f900:	b083      	sub	sp, #12
 800f902:	af00      	add	r7, sp, #0
 800f904:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800f906:	bf00      	nop
 800f908:	370c      	adds	r7, #12
 800f90a:	46bd      	mov	sp, r7
 800f90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f910:	4770      	bx	lr

0800f912 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f912:	b480      	push	{r7}
 800f914:	b083      	sub	sp, #12
 800f916:	af00      	add	r7, sp, #0
 800f918:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800f91a:	bf00      	nop
 800f91c:	370c      	adds	r7, #12
 800f91e:	46bd      	mov	sp, r7
 800f920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f924:	4770      	bx	lr

0800f926 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 800f926:	b580      	push	{r7, lr}
 800f928:	b086      	sub	sp, #24
 800f92a:	af00      	add	r7, sp, #0
 800f92c:	60f8      	str	r0, [r7, #12]
 800f92e:	60b9      	str	r1, [r7, #8]
 800f930:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f936:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800f938:	68bb      	ldr	r3, [r7, #8]
 800f93a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f942:	2b01      	cmp	r3, #1
 800f944:	d101      	bne.n	800f94a <I2C_Slave_ISR_IT+0x24>
 800f946:	2302      	movs	r3, #2
 800f948:	e0ec      	b.n	800fb24 <I2C_Slave_ISR_IT+0x1fe>
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	2201      	movs	r2, #1
 800f94e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800f952:	693b      	ldr	r3, [r7, #16]
 800f954:	095b      	lsrs	r3, r3, #5
 800f956:	f003 0301 	and.w	r3, r3, #1
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d009      	beq.n	800f972 <I2C_Slave_ISR_IT+0x4c>
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	095b      	lsrs	r3, r3, #5
 800f962:	f003 0301 	and.w	r3, r3, #1
 800f966:	2b00      	cmp	r3, #0
 800f968:	d003      	beq.n	800f972 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800f96a:	6939      	ldr	r1, [r7, #16]
 800f96c:	68f8      	ldr	r0, [r7, #12]
 800f96e:	f000 f9f1 	bl	800fd54 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800f972:	693b      	ldr	r3, [r7, #16]
 800f974:	091b      	lsrs	r3, r3, #4
 800f976:	f003 0301 	and.w	r3, r3, #1
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d04d      	beq.n	800fa1a <I2C_Slave_ISR_IT+0xf4>
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	091b      	lsrs	r3, r3, #4
 800f982:	f003 0301 	and.w	r3, r3, #1
 800f986:	2b00      	cmp	r3, #0
 800f988:	d047      	beq.n	800fa1a <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f98e:	b29b      	uxth	r3, r3
 800f990:	2b00      	cmp	r3, #0
 800f992:	d128      	bne.n	800f9e6 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f99a:	b2db      	uxtb	r3, r3
 800f99c:	2b28      	cmp	r3, #40	; 0x28
 800f99e:	d108      	bne.n	800f9b2 <I2C_Slave_ISR_IT+0x8c>
 800f9a0:	697b      	ldr	r3, [r7, #20]
 800f9a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f9a6:	d104      	bne.n	800f9b2 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800f9a8:	6939      	ldr	r1, [r7, #16]
 800f9aa:	68f8      	ldr	r0, [r7, #12]
 800f9ac:	f000 faa8 	bl	800ff00 <I2C_ITListenCplt>
 800f9b0:	e032      	b.n	800fa18 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f9b8:	b2db      	uxtb	r3, r3
 800f9ba:	2b29      	cmp	r3, #41	; 0x29
 800f9bc:	d10e      	bne.n	800f9dc <I2C_Slave_ISR_IT+0xb6>
 800f9be:	697b      	ldr	r3, [r7, #20]
 800f9c0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800f9c4:	d00a      	beq.n	800f9dc <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f9c6:	68fb      	ldr	r3, [r7, #12]
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	2210      	movs	r2, #16
 800f9cc:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800f9ce:	68f8      	ldr	r0, [r7, #12]
 800f9d0:	f000 fbaa 	bl	8010128 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800f9d4:	68f8      	ldr	r0, [r7, #12]
 800f9d6:	f000 f97f 	bl	800fcd8 <I2C_ITSlaveSeqCplt>
 800f9da:	e01d      	b.n	800fa18 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	2210      	movs	r2, #16
 800f9e2:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800f9e4:	e096      	b.n	800fb14 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	2210      	movs	r2, #16
 800f9ec:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f9f2:	f043 0204 	orr.w	r2, r3, #4
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800f9fa:	697b      	ldr	r3, [r7, #20]
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d004      	beq.n	800fa0a <I2C_Slave_ISR_IT+0xe4>
 800fa00:	697b      	ldr	r3, [r7, #20]
 800fa02:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800fa06:	f040 8085 	bne.w	800fb14 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fa0e:	4619      	mov	r1, r3
 800fa10:	68f8      	ldr	r0, [r7, #12]
 800fa12:	f000 fac9 	bl	800ffa8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800fa16:	e07d      	b.n	800fb14 <I2C_Slave_ISR_IT+0x1ee>
 800fa18:	e07c      	b.n	800fb14 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800fa1a:	693b      	ldr	r3, [r7, #16]
 800fa1c:	089b      	lsrs	r3, r3, #2
 800fa1e:	f003 0301 	and.w	r3, r3, #1
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d030      	beq.n	800fa88 <I2C_Slave_ISR_IT+0x162>
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	089b      	lsrs	r3, r3, #2
 800fa2a:	f003 0301 	and.w	r3, r3, #1
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d02a      	beq.n	800fa88 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fa36:	b29b      	uxth	r3, r3
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d018      	beq.n	800fa6e <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fa46:	b2d2      	uxtb	r2, r2
 800fa48:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fa4e:	1c5a      	adds	r2, r3, #1
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fa58:	3b01      	subs	r3, #1
 800fa5a:	b29a      	uxth	r2, r3
 800fa5c:	68fb      	ldr	r3, [r7, #12]
 800fa5e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fa64:	b29b      	uxth	r3, r3
 800fa66:	3b01      	subs	r3, #1
 800fa68:	b29a      	uxth	r2, r3
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fa72:	b29b      	uxth	r3, r3
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d14f      	bne.n	800fb18 <I2C_Slave_ISR_IT+0x1f2>
 800fa78:	697b      	ldr	r3, [r7, #20]
 800fa7a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800fa7e:	d04b      	beq.n	800fb18 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800fa80:	68f8      	ldr	r0, [r7, #12]
 800fa82:	f000 f929 	bl	800fcd8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800fa86:	e047      	b.n	800fb18 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800fa88:	693b      	ldr	r3, [r7, #16]
 800fa8a:	08db      	lsrs	r3, r3, #3
 800fa8c:	f003 0301 	and.w	r3, r3, #1
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d00a      	beq.n	800faaa <I2C_Slave_ISR_IT+0x184>
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	08db      	lsrs	r3, r3, #3
 800fa98:	f003 0301 	and.w	r3, r3, #1
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d004      	beq.n	800faaa <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800faa0:	6939      	ldr	r1, [r7, #16]
 800faa2:	68f8      	ldr	r0, [r7, #12]
 800faa4:	f000 f896 	bl	800fbd4 <I2C_ITAddrCplt>
 800faa8:	e037      	b.n	800fb1a <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800faaa:	693b      	ldr	r3, [r7, #16]
 800faac:	085b      	lsrs	r3, r3, #1
 800faae:	f003 0301 	and.w	r3, r3, #1
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d031      	beq.n	800fb1a <I2C_Slave_ISR_IT+0x1f4>
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	085b      	lsrs	r3, r3, #1
 800faba:	f003 0301 	and.w	r3, r3, #1
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d02b      	beq.n	800fb1a <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Datas have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fac6:	b29b      	uxth	r3, r3
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d018      	beq.n	800fafe <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fad0:	781a      	ldrb	r2, [r3, #0]
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fadc:	1c5a      	adds	r2, r3, #1
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fae6:	b29b      	uxth	r3, r3
 800fae8:	3b01      	subs	r3, #1
 800faea:	b29a      	uxth	r2, r3
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800faf0:	68fb      	ldr	r3, [r7, #12]
 800faf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800faf4:	3b01      	subs	r3, #1
 800faf6:	b29a      	uxth	r2, r3
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	851a      	strh	r2, [r3, #40]	; 0x28
 800fafc:	e00d      	b.n	800fb1a <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800fafe:	697b      	ldr	r3, [r7, #20]
 800fb00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800fb04:	d002      	beq.n	800fb0c <I2C_Slave_ISR_IT+0x1e6>
 800fb06:	697b      	ldr	r3, [r7, #20]
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d106      	bne.n	800fb1a <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800fb0c:	68f8      	ldr	r0, [r7, #12]
 800fb0e:	f000 f8e3 	bl	800fcd8 <I2C_ITSlaveSeqCplt>
 800fb12:	e002      	b.n	800fb1a <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 800fb14:	bf00      	nop
 800fb16:	e000      	b.n	800fb1a <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800fb18:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	2200      	movs	r2, #0
 800fb1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800fb22:	2300      	movs	r3, #0
}
 800fb24:	4618      	mov	r0, r3
 800fb26:	3718      	adds	r7, #24
 800fb28:	46bd      	mov	sp, r7
 800fb2a:	bd80      	pop	{r7, pc}

0800fb2c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800fb2c:	b580      	push	{r7, lr}
 800fb2e:	b086      	sub	sp, #24
 800fb30:	af02      	add	r7, sp, #8
 800fb32:	60f8      	str	r0, [r7, #12]
 800fb34:	4608      	mov	r0, r1
 800fb36:	4611      	mov	r1, r2
 800fb38:	461a      	mov	r2, r3
 800fb3a:	4603      	mov	r3, r0
 800fb3c:	817b      	strh	r3, [r7, #10]
 800fb3e:	460b      	mov	r3, r1
 800fb40:	813b      	strh	r3, [r7, #8]
 800fb42:	4613      	mov	r3, r2
 800fb44:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800fb46:	88fb      	ldrh	r3, [r7, #6]
 800fb48:	b2da      	uxtb	r2, r3
 800fb4a:	8979      	ldrh	r1, [r7, #10]
 800fb4c:	4b20      	ldr	r3, [pc, #128]	; (800fbd0 <I2C_RequestMemoryRead+0xa4>)
 800fb4e:	9300      	str	r3, [sp, #0]
 800fb50:	2300      	movs	r3, #0
 800fb52:	68f8      	ldr	r0, [r7, #12]
 800fb54:	f000 fc52 	bl	80103fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800fb58:	69fa      	ldr	r2, [r7, #28]
 800fb5a:	69b9      	ldr	r1, [r7, #24]
 800fb5c:	68f8      	ldr	r0, [r7, #12]
 800fb5e:	f000 fb6b 	bl	8010238 <I2C_WaitOnTXISFlagUntilTimeout>
 800fb62:	4603      	mov	r3, r0
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d001      	beq.n	800fb6c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800fb68:	2301      	movs	r3, #1
 800fb6a:	e02c      	b.n	800fbc6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800fb6c:	88fb      	ldrh	r3, [r7, #6]
 800fb6e:	2b01      	cmp	r3, #1
 800fb70:	d105      	bne.n	800fb7e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800fb72:	893b      	ldrh	r3, [r7, #8]
 800fb74:	b2da      	uxtb	r2, r3
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	629a      	str	r2, [r3, #40]	; 0x28
 800fb7c:	e015      	b.n	800fbaa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800fb7e:	893b      	ldrh	r3, [r7, #8]
 800fb80:	0a1b      	lsrs	r3, r3, #8
 800fb82:	b29b      	uxth	r3, r3
 800fb84:	b2da      	uxtb	r2, r3
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800fb8c:	69fa      	ldr	r2, [r7, #28]
 800fb8e:	69b9      	ldr	r1, [r7, #24]
 800fb90:	68f8      	ldr	r0, [r7, #12]
 800fb92:	f000 fb51 	bl	8010238 <I2C_WaitOnTXISFlagUntilTimeout>
 800fb96:	4603      	mov	r3, r0
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d001      	beq.n	800fba0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800fb9c:	2301      	movs	r3, #1
 800fb9e:	e012      	b.n	800fbc6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800fba0:	893b      	ldrh	r3, [r7, #8]
 800fba2:	b2da      	uxtb	r2, r3
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800fbaa:	69fb      	ldr	r3, [r7, #28]
 800fbac:	9300      	str	r3, [sp, #0]
 800fbae:	69bb      	ldr	r3, [r7, #24]
 800fbb0:	2200      	movs	r2, #0
 800fbb2:	2140      	movs	r1, #64	; 0x40
 800fbb4:	68f8      	ldr	r0, [r7, #12]
 800fbb6:	f000 faff 	bl	80101b8 <I2C_WaitOnFlagUntilTimeout>
 800fbba:	4603      	mov	r3, r0
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d001      	beq.n	800fbc4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800fbc0:	2301      	movs	r3, #1
 800fbc2:	e000      	b.n	800fbc6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800fbc4:	2300      	movs	r3, #0
}
 800fbc6:	4618      	mov	r0, r3
 800fbc8:	3710      	adds	r7, #16
 800fbca:	46bd      	mov	sp, r7
 800fbcc:	bd80      	pop	{r7, pc}
 800fbce:	bf00      	nop
 800fbd0:	80002000 	.word	0x80002000

0800fbd4 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800fbd4:	b580      	push	{r7, lr}
 800fbd6:	b084      	sub	sp, #16
 800fbd8:	af00      	add	r7, sp, #0
 800fbda:	6078      	str	r0, [r7, #4]
 800fbdc:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800fbe4:	b2db      	uxtb	r3, r3
 800fbe6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800fbea:	2b28      	cmp	r3, #40	; 0x28
 800fbec:	d168      	bne.n	800fcc0 <I2C_ITAddrCplt+0xec>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	699b      	ldr	r3, [r3, #24]
 800fbf4:	0c1b      	lsrs	r3, r3, #16
 800fbf6:	b2db      	uxtb	r3, r3
 800fbf8:	f003 0301 	and.w	r3, r3, #1
 800fbfc:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	681b      	ldr	r3, [r3, #0]
 800fc02:	699b      	ldr	r3, [r3, #24]
 800fc04:	0c1b      	lsrs	r3, r3, #16
 800fc06:	b29b      	uxth	r3, r3
 800fc08:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800fc0c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	689b      	ldr	r3, [r3, #8]
 800fc14:	b29b      	uxth	r3, r3
 800fc16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fc1a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	68db      	ldr	r3, [r3, #12]
 800fc22:	b29b      	uxth	r3, r3
 800fc24:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800fc28:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	68db      	ldr	r3, [r3, #12]
 800fc2e:	2b02      	cmp	r3, #2
 800fc30:	d137      	bne.n	800fca2 <I2C_ITAddrCplt+0xce>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 800fc32:	897b      	ldrh	r3, [r7, #10]
 800fc34:	09db      	lsrs	r3, r3, #7
 800fc36:	b29a      	uxth	r2, r3
 800fc38:	89bb      	ldrh	r3, [r7, #12]
 800fc3a:	4053      	eors	r3, r2
 800fc3c:	b29b      	uxth	r3, r3
 800fc3e:	f003 0306 	and.w	r3, r3, #6
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d11c      	bne.n	800fc80 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800fc46:	897b      	ldrh	r3, [r7, #10]
 800fc48:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fc4e:	1c5a      	adds	r2, r3, #1
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fc58:	2b02      	cmp	r3, #2
 800fc5a:	d139      	bne.n	800fcd0 <I2C_ITAddrCplt+0xfc>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	2200      	movs	r2, #0
 800fc60:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	2208      	movs	r2, #8
 800fc68:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	2200      	movs	r2, #0
 800fc6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800fc72:	89ba      	ldrh	r2, [r7, #12]
 800fc74:	7bfb      	ldrb	r3, [r7, #15]
 800fc76:	4619      	mov	r1, r3
 800fc78:	6878      	ldr	r0, [r7, #4]
 800fc7a:	f7ff fe28 	bl	800f8ce <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800fc7e:	e027      	b.n	800fcd0 <I2C_ITAddrCplt+0xfc>
        slaveaddrcode = ownadd2code;
 800fc80:	893b      	ldrh	r3, [r7, #8]
 800fc82:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800fc84:	2104      	movs	r1, #4
 800fc86:	6878      	ldr	r0, [r7, #4]
 800fc88:	f000 fbe6 	bl	8010458 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	2200      	movs	r2, #0
 800fc90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800fc94:	89ba      	ldrh	r2, [r7, #12]
 800fc96:	7bfb      	ldrb	r3, [r7, #15]
 800fc98:	4619      	mov	r1, r3
 800fc9a:	6878      	ldr	r0, [r7, #4]
 800fc9c:	f7ff fe17 	bl	800f8ce <HAL_I2C_AddrCallback>
}
 800fca0:	e016      	b.n	800fcd0 <I2C_ITAddrCplt+0xfc>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800fca2:	2104      	movs	r1, #4
 800fca4:	6878      	ldr	r0, [r7, #4]
 800fca6:	f000 fbd7 	bl	8010458 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	2200      	movs	r2, #0
 800fcae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800fcb2:	89ba      	ldrh	r2, [r7, #12]
 800fcb4:	7bfb      	ldrb	r3, [r7, #15]
 800fcb6:	4619      	mov	r1, r3
 800fcb8:	6878      	ldr	r0, [r7, #4]
 800fcba:	f7ff fe08 	bl	800f8ce <HAL_I2C_AddrCallback>
}
 800fcbe:	e007      	b.n	800fcd0 <I2C_ITAddrCplt+0xfc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	2208      	movs	r2, #8
 800fcc6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	2200      	movs	r2, #0
 800fccc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800fcd0:	bf00      	nop
 800fcd2:	3710      	adds	r7, #16
 800fcd4:	46bd      	mov	sp, r7
 800fcd6:	bd80      	pop	{r7, pc}

0800fcd8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800fcd8:	b580      	push	{r7, lr}
 800fcda:	b082      	sub	sp, #8
 800fcdc:	af00      	add	r7, sp, #0
 800fcde:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	2200      	movs	r2, #0
 800fce4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800fcee:	b2db      	uxtb	r3, r3
 800fcf0:	2b29      	cmp	r3, #41	; 0x29
 800fcf2:	d112      	bne.n	800fd1a <I2C_ITSlaveSeqCplt+0x42>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	2228      	movs	r2, #40	; 0x28
 800fcf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	2221      	movs	r2, #33	; 0x21
 800fd00:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800fd02:	2101      	movs	r1, #1
 800fd04:	6878      	ldr	r0, [r7, #4]
 800fd06:	f000 fba7 	bl	8010458 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	2200      	movs	r2, #0
 800fd0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800fd12:	6878      	ldr	r0, [r7, #4]
 800fd14:	f7ff fdc7 	bl	800f8a6 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800fd18:	e017      	b.n	800fd4a <I2C_ITSlaveSeqCplt+0x72>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800fd20:	b2db      	uxtb	r3, r3
 800fd22:	2b2a      	cmp	r3, #42	; 0x2a
 800fd24:	d111      	bne.n	800fd4a <I2C_ITSlaveSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	2228      	movs	r2, #40	; 0x28
 800fd2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	2222      	movs	r2, #34	; 0x22
 800fd32:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800fd34:	2102      	movs	r1, #2
 800fd36:	6878      	ldr	r0, [r7, #4]
 800fd38:	f000 fb8e 	bl	8010458 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	2200      	movs	r2, #0
 800fd40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800fd44:	6878      	ldr	r0, [r7, #4]
 800fd46:	f7ff fdb8 	bl	800f8ba <HAL_I2C_SlaveRxCpltCallback>
}
 800fd4a:	bf00      	nop
 800fd4c:	3708      	adds	r7, #8
 800fd4e:	46bd      	mov	sp, r7
 800fd50:	bd80      	pop	{r7, pc}
	...

0800fd54 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800fd54:	b580      	push	{r7, lr}
 800fd56:	b084      	sub	sp, #16
 800fd58:	af00      	add	r7, sp, #0
 800fd5a:	6078      	str	r0, [r7, #4]
 800fd5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	60bb      	str	r3, [r7, #8]
  uint32_t tmpITFlags = ITFlags;
 800fd66:	683b      	ldr	r3, [r7, #0]
 800fd68:	60fb      	str	r3, [r7, #12]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	2220      	movs	r2, #32
 800fd70:	61da      	str	r2, [r3, #28]

  /* Disable all interrupts */
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800fd72:	2107      	movs	r1, #7
 800fd74:	6878      	ldr	r0, [r7, #4]
 800fd76:	f000 fb6f 	bl	8010458 <I2C_Disable_IRQ>

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	685a      	ldr	r2, [r3, #4]
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	681b      	ldr	r3, [r3, #0]
 800fd84:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fd88:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	6859      	ldr	r1, [r3, #4]
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	681a      	ldr	r2, [r3, #0]
 800fd94:	4b58      	ldr	r3, [pc, #352]	; (800fef8 <I2C_ITSlaveCplt+0x1a4>)
 800fd96:	400b      	ands	r3, r1
 800fd98:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800fd9a:	6878      	ldr	r0, [r7, #4]
 800fd9c:	f000 f9c4 	bl	8010128 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800fda0:	68bb      	ldr	r3, [r7, #8]
 800fda2:	0b9b      	lsrs	r3, r3, #14
 800fda4:	f003 0301 	and.w	r3, r3, #1
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d00b      	beq.n	800fdc4 <I2C_ITSlaveCplt+0x70>
  {
    if (hi2c->hdmatx != NULL)
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d018      	beq.n	800fde6 <I2C_ITSlaveCplt+0x92>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	685b      	ldr	r3, [r3, #4]
 800fdbc:	b29a      	uxth	r2, r3
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	855a      	strh	r2, [r3, #42]	; 0x2a
 800fdc2:	e010      	b.n	800fde6 <I2C_ITSlaveCplt+0x92>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800fdc4:	68bb      	ldr	r3, [r7, #8]
 800fdc6:	0bdb      	lsrs	r3, r3, #15
 800fdc8:	f003 0301 	and.w	r3, r3, #1
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d00a      	beq.n	800fde6 <I2C_ITSlaveCplt+0x92>
  {
    if (hi2c->hdmarx != NULL)
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d006      	beq.n	800fde6 <I2C_ITSlaveCplt+0x92>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	685b      	ldr	r3, [r3, #4]
 800fde0:	b29a      	uxth	r2, r3
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	089b      	lsrs	r3, r3, #2
 800fdea:	f003 0301 	and.w	r3, r3, #1
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d020      	beq.n	800fe34 <I2C_ITSlaveCplt+0xe0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	f023 0304 	bic.w	r3, r3, #4
 800fdf8:	60fb      	str	r3, [r7, #12]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe04:	b2d2      	uxtb	r2, r2
 800fe06:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe0c:	1c5a      	adds	r2, r3, #1
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d00c      	beq.n	800fe34 <I2C_ITSlaveCplt+0xe0>
    {
      hi2c->XferSize--;
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fe1e:	3b01      	subs	r3, #1
 800fe20:	b29a      	uxth	r2, r3
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fe2a:	b29b      	uxth	r3, r3
 800fe2c:	3b01      	subs	r3, #1
 800fe2e:	b29a      	uxth	r2, r3
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fe38:	b29b      	uxth	r3, r3
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d005      	beq.n	800fe4a <I2C_ITSlaveCplt+0xf6>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fe42:	f043 0204 	orr.w	r2, r3, #4
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->PreviousState = I2C_STATE_NONE;
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	2200      	movs	r2, #0
 800fe4e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	2200      	movs	r2, #0
 800fe54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	2200      	movs	r2, #0
 800fe5c:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	d010      	beq.n	800fe88 <I2C_ITSlaveCplt+0x134>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fe6a:	4619      	mov	r1, r3
 800fe6c:	6878      	ldr	r0, [r7, #4]
 800fe6e:	f000 f89b 	bl	800ffa8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800fe78:	b2db      	uxtb	r3, r3
 800fe7a:	2b28      	cmp	r3, #40	; 0x28
 800fe7c:	d138      	bne.n	800fef0 <I2C_ITSlaveCplt+0x19c>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800fe7e:	68f9      	ldr	r1, [r7, #12]
 800fe80:	6878      	ldr	r0, [r7, #4]
 800fe82:	f000 f83d 	bl	800ff00 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800fe86:	e033      	b.n	800fef0 <I2C_ITSlaveCplt+0x19c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe8c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800fe90:	d011      	beq.n	800feb6 <I2C_ITSlaveCplt+0x162>
    I2C_ITSlaveSeqCplt(hi2c);
 800fe92:	6878      	ldr	r0, [r7, #4]
 800fe94:	f7ff ff20 	bl	800fcd8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	4a18      	ldr	r2, [pc, #96]	; (800fefc <I2C_ITSlaveCplt+0x1a8>)
 800fe9c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	2220      	movs	r2, #32
 800fea2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	2200      	movs	r2, #0
 800feaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800feae:	6878      	ldr	r0, [r7, #4]
 800feb0:	f7ff fd1b 	bl	800f8ea <HAL_I2C_ListenCpltCallback>
}
 800feb4:	e01c      	b.n	800fef0 <I2C_ITSlaveCplt+0x19c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800febc:	b2db      	uxtb	r3, r3
 800febe:	2b22      	cmp	r3, #34	; 0x22
 800fec0:	d10b      	bne.n	800feda <I2C_ITSlaveCplt+0x186>
    hi2c->State = HAL_I2C_STATE_READY;
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	2220      	movs	r2, #32
 800fec6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	2200      	movs	r2, #0
 800fece:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800fed2:	6878      	ldr	r0, [r7, #4]
 800fed4:	f7ff fcf1 	bl	800f8ba <HAL_I2C_SlaveRxCpltCallback>
}
 800fed8:	e00a      	b.n	800fef0 <I2C_ITSlaveCplt+0x19c>
    hi2c->State = HAL_I2C_STATE_READY;
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	2220      	movs	r2, #32
 800fede:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	2200      	movs	r2, #0
 800fee6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800feea:	6878      	ldr	r0, [r7, #4]
 800feec:	f7ff fcdb 	bl	800f8a6 <HAL_I2C_SlaveTxCpltCallback>
}
 800fef0:	bf00      	nop
 800fef2:	3710      	adds	r7, #16
 800fef4:	46bd      	mov	sp, r7
 800fef6:	bd80      	pop	{r7, pc}
 800fef8:	fe00e800 	.word	0xfe00e800
 800fefc:	ffff0000 	.word	0xffff0000

0800ff00 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800ff00:	b580      	push	{r7, lr}
 800ff02:	b082      	sub	sp, #8
 800ff04:	af00      	add	r7, sp, #0
 800ff06:	6078      	str	r0, [r7, #4]
 800ff08:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	4a25      	ldr	r2, [pc, #148]	; (800ffa4 <I2C_ITListenCplt+0xa4>)
 800ff0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	2200      	movs	r2, #0
 800ff14:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	2220      	movs	r2, #32
 800ff1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	2200      	movs	r2, #0
 800ff22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	2200      	movs	r2, #0
 800ff2a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800ff2c:	683b      	ldr	r3, [r7, #0]
 800ff2e:	089b      	lsrs	r3, r3, #2
 800ff30:	f003 0301 	and.w	r3, r3, #1
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d022      	beq.n	800ff7e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	681b      	ldr	r3, [r3, #0]
 800ff3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff42:	b2d2      	uxtb	r2, r2
 800ff44:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff4a:	1c5a      	adds	r2, r3, #1
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d012      	beq.n	800ff7e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ff5c:	3b01      	subs	r3, #1
 800ff5e:	b29a      	uxth	r2, r3
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ff68:	b29b      	uxth	r3, r3
 800ff6a:	3b01      	subs	r3, #1
 800ff6c:	b29a      	uxth	r2, r3
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ff76:	f043 0204 	orr.w	r2, r3, #4
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800ff7e:	2107      	movs	r1, #7
 800ff80:	6878      	ldr	r0, [r7, #4]
 800ff82:	f000 fa69 	bl	8010458 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	2210      	movs	r2, #16
 800ff8c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	2200      	movs	r2, #0
 800ff92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800ff96:	6878      	ldr	r0, [r7, #4]
 800ff98:	f7ff fca7 	bl	800f8ea <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800ff9c:	bf00      	nop
 800ff9e:	3708      	adds	r7, #8
 800ffa0:	46bd      	mov	sp, r7
 800ffa2:	bd80      	pop	{r7, pc}
 800ffa4:	ffff0000 	.word	0xffff0000

0800ffa8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800ffa8:	b580      	push	{r7, lr}
 800ffaa:	b084      	sub	sp, #16
 800ffac:	af00      	add	r7, sp, #0
 800ffae:	6078      	str	r0, [r7, #4]
 800ffb0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ffb8:	73fb      	strb	r3, [r7, #15]

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	2200      	movs	r2, #0
 800ffbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	4a55      	ldr	r2, [pc, #340]	; (801011c <I2C_ITError+0x174>)
 800ffc6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	2200      	movs	r2, #0
 800ffcc:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ffd2:	683b      	ldr	r3, [r7, #0]
 800ffd4:	431a      	orrs	r2, r3
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800ffda:	7bfb      	ldrb	r3, [r7, #15]
 800ffdc:	2b28      	cmp	r3, #40	; 0x28
 800ffde:	d005      	beq.n	800ffec <I2C_ITError+0x44>
 800ffe0:	7bfb      	ldrb	r3, [r7, #15]
 800ffe2:	2b29      	cmp	r3, #41	; 0x29
 800ffe4:	d002      	beq.n	800ffec <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800ffe6:	7bfb      	ldrb	r3, [r7, #15]
 800ffe8:	2b2a      	cmp	r3, #42	; 0x2a
 800ffea:	d10e      	bne.n	801000a <I2C_ITError+0x62>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800ffec:	2103      	movs	r1, #3
 800ffee:	6878      	ldr	r0, [r7, #4]
 800fff0:	f000 fa32 	bl	8010458 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	2228      	movs	r2, #40	; 0x28
 800fff8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	2200      	movs	r2, #0
 8010000:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	4a46      	ldr	r2, [pc, #280]	; (8010120 <I2C_ITError+0x178>)
 8010006:	635a      	str	r2, [r3, #52]	; 0x34
 8010008:	e013      	b.n	8010032 <I2C_ITError+0x8a>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 801000a:	2107      	movs	r1, #7
 801000c:	6878      	ldr	r0, [r7, #4]
 801000e:	f000 fa23 	bl	8010458 <I2C_Disable_IRQ>

    /* If state is an abort treatment on goind, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010018:	b2db      	uxtb	r3, r3
 801001a:	2b60      	cmp	r3, #96	; 0x60
 801001c:	d003      	beq.n	8010026 <I2C_ITError+0x7e>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	2220      	movs	r2, #32
 8010022:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	2200      	movs	r2, #0
 801002a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	2200      	movs	r2, #0
 8010030:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801003c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8010040:	d123      	bne.n	801008a <I2C_ITError+0xe2>
  {
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	681a      	ldr	r2, [r3, #0]
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8010050:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010056:	2b00      	cmp	r3, #0
 8010058:	d05c      	beq.n	8010114 <I2C_ITError+0x16c>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801005e:	4a31      	ldr	r2, [pc, #196]	; (8010124 <I2C_ITError+0x17c>)
 8010060:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	2200      	movs	r2, #0
 8010066:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801006e:	4618      	mov	r0, r3
 8010070:	f7fe fd5c 	bl	800eb2c <HAL_DMA_Abort_IT>
 8010074:	4603      	mov	r3, r0
 8010076:	2b00      	cmp	r3, #0
 8010078:	d04c      	beq.n	8010114 <I2C_ITError+0x16c>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801007e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010080:	687a      	ldr	r2, [r7, #4]
 8010082:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8010084:	4610      	mov	r0, r2
 8010086:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8010088:	e044      	b.n	8010114 <I2C_ITError+0x16c>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010094:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010098:	d123      	bne.n	80100e2 <I2C_ITError+0x13a>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	681a      	ldr	r2, [r3, #0]
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80100a8:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d030      	beq.n	8010114 <I2C_ITError+0x16c>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80100b2:	687b      	ldr	r3, [r7, #4]
 80100b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80100b6:	4a1b      	ldr	r2, [pc, #108]	; (8010124 <I2C_ITError+0x17c>)
 80100b8:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hi2c);
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	2200      	movs	r2, #0
 80100be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80100c6:	4618      	mov	r0, r3
 80100c8:	f7fe fd30 	bl	800eb2c <HAL_DMA_Abort_IT>
 80100cc:	4603      	mov	r3, r0
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d020      	beq.n	8010114 <I2C_ITError+0x16c>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80100d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80100d8:	687a      	ldr	r2, [r7, #4]
 80100da:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80100dc:	4610      	mov	r0, r2
 80100de:	4798      	blx	r3
}
 80100e0:	e018      	b.n	8010114 <I2C_ITError+0x16c>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80100e8:	b2db      	uxtb	r3, r3
 80100ea:	2b60      	cmp	r3, #96	; 0x60
 80100ec:	d10b      	bne.n	8010106 <I2C_ITError+0x15e>
    hi2c->State = HAL_I2C_STATE_READY;
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	2220      	movs	r2, #32
 80100f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	2200      	movs	r2, #0
 80100fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 80100fe:	6878      	ldr	r0, [r7, #4]
 8010100:	f7ff fc07 	bl	800f912 <HAL_I2C_AbortCpltCallback>
}
 8010104:	e006      	b.n	8010114 <I2C_ITError+0x16c>
    __HAL_UNLOCK(hi2c);
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	2200      	movs	r2, #0
 801010a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 801010e:	6878      	ldr	r0, [r7, #4]
 8010110:	f7ff fbf5 	bl	800f8fe <HAL_I2C_ErrorCallback>
}
 8010114:	bf00      	nop
 8010116:	3710      	adds	r7, #16
 8010118:	46bd      	mov	sp, r7
 801011a:	bd80      	pop	{r7, pc}
 801011c:	ffff0000 	.word	0xffff0000
 8010120:	0800f927 	.word	0x0800f927
 8010124:	08010171 	.word	0x08010171

08010128 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8010128:	b480      	push	{r7}
 801012a:	b083      	sub	sp, #12
 801012c:	af00      	add	r7, sp, #0
 801012e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	699b      	ldr	r3, [r3, #24]
 8010136:	f003 0302 	and.w	r3, r3, #2
 801013a:	2b02      	cmp	r3, #2
 801013c:	d103      	bne.n	8010146 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	2200      	movs	r2, #0
 8010144:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	681b      	ldr	r3, [r3, #0]
 801014a:	699b      	ldr	r3, [r3, #24]
 801014c:	f003 0301 	and.w	r3, r3, #1
 8010150:	2b01      	cmp	r3, #1
 8010152:	d007      	beq.n	8010164 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	699a      	ldr	r2, [r3, #24]
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	681b      	ldr	r3, [r3, #0]
 801015e:	f042 0201 	orr.w	r2, r2, #1
 8010162:	619a      	str	r2, [r3, #24]
  }
}
 8010164:	bf00      	nop
 8010166:	370c      	adds	r7, #12
 8010168:	46bd      	mov	sp, r7
 801016a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801016e:	4770      	bx	lr

08010170 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8010170:	b580      	push	{r7, lr}
 8010172:	b084      	sub	sp, #16
 8010174:	af00      	add	r7, sp, #0
 8010176:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801017c:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010182:	2200      	movs	r2, #0
 8010184:	651a      	str	r2, [r3, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801018a:	2200      	movs	r2, #0
 801018c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010194:	b2db      	uxtb	r3, r3
 8010196:	2b60      	cmp	r3, #96	; 0x60
 8010198:	d107      	bne.n	80101aa <I2C_DMAAbort+0x3a>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	2220      	movs	r2, #32
 801019e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80101a2:	68f8      	ldr	r0, [r7, #12]
 80101a4:	f7ff fbb5 	bl	800f912 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80101a8:	e002      	b.n	80101b0 <I2C_DMAAbort+0x40>
    HAL_I2C_ErrorCallback(hi2c);
 80101aa:	68f8      	ldr	r0, [r7, #12]
 80101ac:	f7ff fba7 	bl	800f8fe <HAL_I2C_ErrorCallback>
}
 80101b0:	bf00      	nop
 80101b2:	3710      	adds	r7, #16
 80101b4:	46bd      	mov	sp, r7
 80101b6:	bd80      	pop	{r7, pc}

080101b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80101b8:	b580      	push	{r7, lr}
 80101ba:	b084      	sub	sp, #16
 80101bc:	af00      	add	r7, sp, #0
 80101be:	60f8      	str	r0, [r7, #12]
 80101c0:	60b9      	str	r1, [r7, #8]
 80101c2:	603b      	str	r3, [r7, #0]
 80101c4:	4613      	mov	r3, r2
 80101c6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80101c8:	e022      	b.n	8010210 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80101ca:	683b      	ldr	r3, [r7, #0]
 80101cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101d0:	d01e      	beq.n	8010210 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80101d2:	f7fe fa7f 	bl	800e6d4 <HAL_GetTick>
 80101d6:	4602      	mov	r2, r0
 80101d8:	69bb      	ldr	r3, [r7, #24]
 80101da:	1ad3      	subs	r3, r2, r3
 80101dc:	683a      	ldr	r2, [r7, #0]
 80101de:	429a      	cmp	r2, r3
 80101e0:	d302      	bcc.n	80101e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80101e2:	683b      	ldr	r3, [r7, #0]
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	d113      	bne.n	8010210 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80101ec:	f043 0220 	orr.w	r2, r3, #32
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	2220      	movs	r2, #32
 80101f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	2200      	movs	r2, #0
 8010200:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	2200      	movs	r2, #0
 8010208:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 801020c:	2301      	movs	r3, #1
 801020e:	e00f      	b.n	8010230 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	699a      	ldr	r2, [r3, #24]
 8010216:	68bb      	ldr	r3, [r7, #8]
 8010218:	4013      	ands	r3, r2
 801021a:	68ba      	ldr	r2, [r7, #8]
 801021c:	429a      	cmp	r2, r3
 801021e:	bf0c      	ite	eq
 8010220:	2301      	moveq	r3, #1
 8010222:	2300      	movne	r3, #0
 8010224:	b2db      	uxtb	r3, r3
 8010226:	461a      	mov	r2, r3
 8010228:	79fb      	ldrb	r3, [r7, #7]
 801022a:	429a      	cmp	r2, r3
 801022c:	d0cd      	beq.n	80101ca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 801022e:	2300      	movs	r3, #0
}
 8010230:	4618      	mov	r0, r3
 8010232:	3710      	adds	r7, #16
 8010234:	46bd      	mov	sp, r7
 8010236:	bd80      	pop	{r7, pc}

08010238 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010238:	b580      	push	{r7, lr}
 801023a:	b084      	sub	sp, #16
 801023c:	af00      	add	r7, sp, #0
 801023e:	60f8      	str	r0, [r7, #12]
 8010240:	60b9      	str	r1, [r7, #8]
 8010242:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8010244:	e02c      	b.n	80102a0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8010246:	687a      	ldr	r2, [r7, #4]
 8010248:	68b9      	ldr	r1, [r7, #8]
 801024a:	68f8      	ldr	r0, [r7, #12]
 801024c:	f000 f870 	bl	8010330 <I2C_IsAcknowledgeFailed>
 8010250:	4603      	mov	r3, r0
 8010252:	2b00      	cmp	r3, #0
 8010254:	d001      	beq.n	801025a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8010256:	2301      	movs	r3, #1
 8010258:	e02a      	b.n	80102b0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801025a:	68bb      	ldr	r3, [r7, #8]
 801025c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010260:	d01e      	beq.n	80102a0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010262:	f7fe fa37 	bl	800e6d4 <HAL_GetTick>
 8010266:	4602      	mov	r2, r0
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	1ad3      	subs	r3, r2, r3
 801026c:	68ba      	ldr	r2, [r7, #8]
 801026e:	429a      	cmp	r2, r3
 8010270:	d302      	bcc.n	8010278 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8010272:	68bb      	ldr	r3, [r7, #8]
 8010274:	2b00      	cmp	r3, #0
 8010276:	d113      	bne.n	80102a0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801027c:	f043 0220 	orr.w	r2, r3, #32
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8010284:	68fb      	ldr	r3, [r7, #12]
 8010286:	2220      	movs	r2, #32
 8010288:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 801028c:	68fb      	ldr	r3, [r7, #12]
 801028e:	2200      	movs	r2, #0
 8010290:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8010294:	68fb      	ldr	r3, [r7, #12]
 8010296:	2200      	movs	r2, #0
 8010298:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 801029c:	2301      	movs	r3, #1
 801029e:	e007      	b.n	80102b0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80102a0:	68fb      	ldr	r3, [r7, #12]
 80102a2:	681b      	ldr	r3, [r3, #0]
 80102a4:	699b      	ldr	r3, [r3, #24]
 80102a6:	f003 0302 	and.w	r3, r3, #2
 80102aa:	2b02      	cmp	r3, #2
 80102ac:	d1cb      	bne.n	8010246 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80102ae:	2300      	movs	r3, #0
}
 80102b0:	4618      	mov	r0, r3
 80102b2:	3710      	adds	r7, #16
 80102b4:	46bd      	mov	sp, r7
 80102b6:	bd80      	pop	{r7, pc}

080102b8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80102b8:	b580      	push	{r7, lr}
 80102ba:	b084      	sub	sp, #16
 80102bc:	af00      	add	r7, sp, #0
 80102be:	60f8      	str	r0, [r7, #12]
 80102c0:	60b9      	str	r1, [r7, #8]
 80102c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80102c4:	e028      	b.n	8010318 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80102c6:	687a      	ldr	r2, [r7, #4]
 80102c8:	68b9      	ldr	r1, [r7, #8]
 80102ca:	68f8      	ldr	r0, [r7, #12]
 80102cc:	f000 f830 	bl	8010330 <I2C_IsAcknowledgeFailed>
 80102d0:	4603      	mov	r3, r0
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d001      	beq.n	80102da <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80102d6:	2301      	movs	r3, #1
 80102d8:	e026      	b.n	8010328 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80102da:	f7fe f9fb 	bl	800e6d4 <HAL_GetTick>
 80102de:	4602      	mov	r2, r0
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	1ad3      	subs	r3, r2, r3
 80102e4:	68ba      	ldr	r2, [r7, #8]
 80102e6:	429a      	cmp	r2, r3
 80102e8:	d302      	bcc.n	80102f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80102ea:	68bb      	ldr	r3, [r7, #8]
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d113      	bne.n	8010318 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80102f4:	f043 0220 	orr.w	r2, r3, #32
 80102f8:	68fb      	ldr	r3, [r7, #12]
 80102fa:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	2220      	movs	r2, #32
 8010300:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	2200      	movs	r2, #0
 8010308:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	2200      	movs	r2, #0
 8010310:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8010314:	2301      	movs	r3, #1
 8010316:	e007      	b.n	8010328 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	699b      	ldr	r3, [r3, #24]
 801031e:	f003 0320 	and.w	r3, r3, #32
 8010322:	2b20      	cmp	r3, #32
 8010324:	d1cf      	bne.n	80102c6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8010326:	2300      	movs	r3, #0
}
 8010328:	4618      	mov	r0, r3
 801032a:	3710      	adds	r7, #16
 801032c:	46bd      	mov	sp, r7
 801032e:	bd80      	pop	{r7, pc}

08010330 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010330:	b580      	push	{r7, lr}
 8010332:	b084      	sub	sp, #16
 8010334:	af00      	add	r7, sp, #0
 8010336:	60f8      	str	r0, [r7, #12]
 8010338:	60b9      	str	r1, [r7, #8]
 801033a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 801033c:	68fb      	ldr	r3, [r7, #12]
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	699b      	ldr	r3, [r3, #24]
 8010342:	f003 0310 	and.w	r3, r3, #16
 8010346:	2b10      	cmp	r3, #16
 8010348:	d151      	bne.n	80103ee <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801034a:	e022      	b.n	8010392 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 801034c:	68bb      	ldr	r3, [r7, #8]
 801034e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010352:	d01e      	beq.n	8010392 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010354:	f7fe f9be 	bl	800e6d4 <HAL_GetTick>
 8010358:	4602      	mov	r2, r0
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	1ad3      	subs	r3, r2, r3
 801035e:	68ba      	ldr	r2, [r7, #8]
 8010360:	429a      	cmp	r2, r3
 8010362:	d302      	bcc.n	801036a <I2C_IsAcknowledgeFailed+0x3a>
 8010364:	68bb      	ldr	r3, [r7, #8]
 8010366:	2b00      	cmp	r3, #0
 8010368:	d113      	bne.n	8010392 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801036a:	68fb      	ldr	r3, [r7, #12]
 801036c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801036e:	f043 0220 	orr.w	r2, r3, #32
 8010372:	68fb      	ldr	r3, [r7, #12]
 8010374:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8010376:	68fb      	ldr	r3, [r7, #12]
 8010378:	2220      	movs	r2, #32
 801037a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 801037e:	68fb      	ldr	r3, [r7, #12]
 8010380:	2200      	movs	r2, #0
 8010382:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8010386:	68fb      	ldr	r3, [r7, #12]
 8010388:	2200      	movs	r2, #0
 801038a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 801038e:	2301      	movs	r3, #1
 8010390:	e02e      	b.n	80103f0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	699b      	ldr	r3, [r3, #24]
 8010398:	f003 0320 	and.w	r3, r3, #32
 801039c:	2b20      	cmp	r3, #32
 801039e:	d1d5      	bne.n	801034c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	2210      	movs	r2, #16
 80103a6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80103a8:	68fb      	ldr	r3, [r7, #12]
 80103aa:	681b      	ldr	r3, [r3, #0]
 80103ac:	2220      	movs	r2, #32
 80103ae:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80103b0:	68f8      	ldr	r0, [r7, #12]
 80103b2:	f7ff feb9 	bl	8010128 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80103b6:	68fb      	ldr	r3, [r7, #12]
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	6859      	ldr	r1, [r3, #4]
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	681a      	ldr	r2, [r3, #0]
 80103c0:	4b0d      	ldr	r3, [pc, #52]	; (80103f8 <I2C_IsAcknowledgeFailed+0xc8>)
 80103c2:	400b      	ands	r3, r1
 80103c4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80103c6:	68fb      	ldr	r3, [r7, #12]
 80103c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80103ca:	f043 0204 	orr.w	r2, r3, #4
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	2220      	movs	r2, #32
 80103d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	2200      	movs	r2, #0
 80103de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	2200      	movs	r2, #0
 80103e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80103ea:	2301      	movs	r3, #1
 80103ec:	e000      	b.n	80103f0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80103ee:	2300      	movs	r3, #0
}
 80103f0:	4618      	mov	r0, r3
 80103f2:	3710      	adds	r7, #16
 80103f4:	46bd      	mov	sp, r7
 80103f6:	bd80      	pop	{r7, pc}
 80103f8:	fe00e800 	.word	0xfe00e800

080103fc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80103fc:	b480      	push	{r7}
 80103fe:	b085      	sub	sp, #20
 8010400:	af00      	add	r7, sp, #0
 8010402:	60f8      	str	r0, [r7, #12]
 8010404:	607b      	str	r3, [r7, #4]
 8010406:	460b      	mov	r3, r1
 8010408:	817b      	strh	r3, [r7, #10]
 801040a:	4613      	mov	r3, r2
 801040c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	685a      	ldr	r2, [r3, #4]
 8010414:	69bb      	ldr	r3, [r7, #24]
 8010416:	0d5b      	lsrs	r3, r3, #21
 8010418:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 801041c:	4b0d      	ldr	r3, [pc, #52]	; (8010454 <I2C_TransferConfig+0x58>)
 801041e:	430b      	orrs	r3, r1
 8010420:	43db      	mvns	r3, r3
 8010422:	ea02 0103 	and.w	r1, r2, r3
 8010426:	897b      	ldrh	r3, [r7, #10]
 8010428:	f3c3 0209 	ubfx	r2, r3, #0, #10
 801042c:	7a7b      	ldrb	r3, [r7, #9]
 801042e:	041b      	lsls	r3, r3, #16
 8010430:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8010434:	431a      	orrs	r2, r3
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	431a      	orrs	r2, r3
 801043a:	69bb      	ldr	r3, [r7, #24]
 801043c:	431a      	orrs	r2, r3
 801043e:	68fb      	ldr	r3, [r7, #12]
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	430a      	orrs	r2, r1
 8010444:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8010446:	bf00      	nop
 8010448:	3714      	adds	r7, #20
 801044a:	46bd      	mov	sp, r7
 801044c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010450:	4770      	bx	lr
 8010452:	bf00      	nop
 8010454:	03ff63ff 	.word	0x03ff63ff

08010458 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8010458:	b480      	push	{r7}
 801045a:	b085      	sub	sp, #20
 801045c:	af00      	add	r7, sp, #0
 801045e:	6078      	str	r0, [r7, #4]
 8010460:	460b      	mov	r3, r1
 8010462:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8010464:	2300      	movs	r3, #0
 8010466:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8010468:	887b      	ldrh	r3, [r7, #2]
 801046a:	f003 0301 	and.w	r3, r3, #1
 801046e:	2b00      	cmp	r3, #0
 8010470:	d00f      	beq.n	8010492 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8010472:	68fb      	ldr	r3, [r7, #12]
 8010474:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8010478:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010480:	b2db      	uxtb	r3, r3
 8010482:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8010486:	2b28      	cmp	r3, #40	; 0x28
 8010488:	d003      	beq.n	8010492 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8010490:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8010492:	887b      	ldrh	r3, [r7, #2]
 8010494:	f003 0302 	and.w	r3, r3, #2
 8010498:	2b00      	cmp	r3, #0
 801049a:	d00f      	beq.n	80104bc <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80104a2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80104aa:	b2db      	uxtb	r3, r3
 80104ac:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80104b0:	2b28      	cmp	r3, #40	; 0x28
 80104b2:	d003      	beq.n	80104bc <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80104ba:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80104bc:	887b      	ldrh	r3, [r7, #2]
 80104be:	f003 0304 	and.w	r3, r3, #4
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d003      	beq.n	80104ce <I2C_Disable_IRQ+0x76>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80104cc:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 80104ce:	887b      	ldrh	r3, [r7, #2]
 80104d0:	f003 0311 	and.w	r3, r3, #17
 80104d4:	2b11      	cmp	r3, #17
 80104d6:	d103      	bne.n	80104e0 <I2C_Disable_IRQ+0x88>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80104d8:	68fb      	ldr	r3, [r7, #12]
 80104da:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80104de:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 80104e0:	887b      	ldrh	r3, [r7, #2]
 80104e2:	f003 0312 	and.w	r3, r3, #18
 80104e6:	2b12      	cmp	r3, #18
 80104e8:	d103      	bne.n	80104f2 <I2C_Disable_IRQ+0x9a>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	f043 0320 	orr.w	r3, r3, #32
 80104f0:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 80104f2:	887b      	ldrh	r3, [r7, #2]
 80104f4:	f003 0312 	and.w	r3, r3, #18
 80104f8:	2b12      	cmp	r3, #18
 80104fa:	d103      	bne.n	8010504 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80104fc:	68fb      	ldr	r3, [r7, #12]
 80104fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010502:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	6819      	ldr	r1, [r3, #0]
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	43da      	mvns	r2, r3
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	400a      	ands	r2, r1
 8010514:	601a      	str	r2, [r3, #0]
}
 8010516:	bf00      	nop
 8010518:	3714      	adds	r7, #20
 801051a:	46bd      	mov	sp, r7
 801051c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010520:	4770      	bx	lr

08010522 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8010522:	b480      	push	{r7}
 8010524:	b083      	sub	sp, #12
 8010526:	af00      	add	r7, sp, #0
 8010528:	6078      	str	r0, [r7, #4]
 801052a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010532:	b2db      	uxtb	r3, r3
 8010534:	2b20      	cmp	r3, #32
 8010536:	d138      	bne.n	80105aa <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801053e:	2b01      	cmp	r3, #1
 8010540:	d101      	bne.n	8010546 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8010542:	2302      	movs	r3, #2
 8010544:	e032      	b.n	80105ac <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	2201      	movs	r2, #1
 801054a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	2224      	movs	r2, #36	; 0x24
 8010552:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	681a      	ldr	r2, [r3, #0]
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	f022 0201 	bic.w	r2, r2, #1
 8010564:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	681a      	ldr	r2, [r3, #0]
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8010574:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	6819      	ldr	r1, [r3, #0]
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	683a      	ldr	r2, [r7, #0]
 8010582:	430a      	orrs	r2, r1
 8010584:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	681a      	ldr	r2, [r3, #0]
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	681b      	ldr	r3, [r3, #0]
 8010590:	f042 0201 	orr.w	r2, r2, #1
 8010594:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	2220      	movs	r2, #32
 801059a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	2200      	movs	r2, #0
 80105a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80105a6:	2300      	movs	r3, #0
 80105a8:	e000      	b.n	80105ac <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80105aa:	2302      	movs	r3, #2
  }
}
 80105ac:	4618      	mov	r0, r3
 80105ae:	370c      	adds	r7, #12
 80105b0:	46bd      	mov	sp, r7
 80105b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b6:	4770      	bx	lr

080105b8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80105b8:	b480      	push	{r7}
 80105ba:	b085      	sub	sp, #20
 80105bc:	af00      	add	r7, sp, #0
 80105be:	6078      	str	r0, [r7, #4]
 80105c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80105c8:	b2db      	uxtb	r3, r3
 80105ca:	2b20      	cmp	r3, #32
 80105cc:	d139      	bne.n	8010642 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80105d4:	2b01      	cmp	r3, #1
 80105d6:	d101      	bne.n	80105dc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80105d8:	2302      	movs	r3, #2
 80105da:	e033      	b.n	8010644 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	2201      	movs	r2, #1
 80105e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	2224      	movs	r2, #36	; 0x24
 80105e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	681a      	ldr	r2, [r3, #0]
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	681b      	ldr	r3, [r3, #0]
 80105f6:	f022 0201 	bic.w	r2, r2, #1
 80105fa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 801060a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 801060c:	683b      	ldr	r3, [r7, #0]
 801060e:	021b      	lsls	r3, r3, #8
 8010610:	68fa      	ldr	r2, [r7, #12]
 8010612:	4313      	orrs	r3, r2
 8010614:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	68fa      	ldr	r2, [r7, #12]
 801061c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	681b      	ldr	r3, [r3, #0]
 8010622:	681a      	ldr	r2, [r3, #0]
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	681b      	ldr	r3, [r3, #0]
 8010628:	f042 0201 	orr.w	r2, r2, #1
 801062c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	2220      	movs	r2, #32
 8010632:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	2200      	movs	r2, #0
 801063a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 801063e:	2300      	movs	r3, #0
 8010640:	e000      	b.n	8010644 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8010642:	2302      	movs	r3, #2
  }
}
 8010644:	4618      	mov	r0, r3
 8010646:	3714      	adds	r7, #20
 8010648:	46bd      	mov	sp, r7
 801064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801064e:	4770      	bx	lr

08010650 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8010650:	b580      	push	{r7, lr}
 8010652:	b084      	sub	sp, #16
 8010654:	af00      	add	r7, sp, #0
 8010656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	2b00      	cmp	r3, #0
 801065c:	d101      	bne.n	8010662 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 801065e:	2301      	movs	r3, #1
 8010660:	e038      	b.n	80106d4 <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 801066a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	f245 5255 	movw	r2, #21845	; 0x5555
 8010674:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	687a      	ldr	r2, [r7, #4]
 801067c:	6852      	ldr	r2, [r2, #4]
 801067e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	687a      	ldr	r2, [r7, #4]
 8010686:	6892      	ldr	r2, [r2, #8]
 8010688:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 801068a:	f7fe f823 	bl	800e6d4 <HAL_GetTick>
 801068e:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8010690:	e008      	b.n	80106a4 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8010692:	f7fe f81f 	bl	800e6d4 <HAL_GetTick>
 8010696:	4602      	mov	r2, r0
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	1ad3      	subs	r3, r2, r3
 801069c:	2b30      	cmp	r3, #48	; 0x30
 801069e:	d901      	bls.n	80106a4 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 80106a0:	2303      	movs	r3, #3
 80106a2:	e017      	b.n	80106d4 <HAL_IWDG_Init+0x84>
  while (hiwdg->Instance->SR != 0x00u)
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	68db      	ldr	r3, [r3, #12]
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d1f1      	bne.n	8010692 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	691a      	ldr	r2, [r3, #16]
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	68db      	ldr	r3, [r3, #12]
 80106b8:	429a      	cmp	r2, r3
 80106ba:	d005      	beq.n	80106c8 <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	687a      	ldr	r2, [r7, #4]
 80106c2:	68d2      	ldr	r2, [r2, #12]
 80106c4:	611a      	str	r2, [r3, #16]
 80106c6:	e004      	b.n	80106d2 <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80106d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80106d2:	2300      	movs	r3, #0
}
 80106d4:	4618      	mov	r0, r3
 80106d6:	3710      	adds	r7, #16
 80106d8:	46bd      	mov	sp, r7
 80106da:	bd80      	pop	{r7, pc}

080106dc <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80106dc:	b480      	push	{r7}
 80106de:	b083      	sub	sp, #12
 80106e0:	af00      	add	r7, sp, #0
 80106e2:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80106ec:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80106ee:	2300      	movs	r3, #0
}
 80106f0:	4618      	mov	r0, r3
 80106f2:	370c      	adds	r7, #12
 80106f4:	46bd      	mov	sp, r7
 80106f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106fa:	4770      	bx	lr

080106fc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80106fc:	b580      	push	{r7, lr}
 80106fe:	b082      	sub	sp, #8
 8010700:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8010702:	2300      	movs	r3, #0
 8010704:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8010706:	4b23      	ldr	r3, [pc, #140]	; (8010794 <HAL_PWREx_EnableOverDrive+0x98>)
 8010708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801070a:	4a22      	ldr	r2, [pc, #136]	; (8010794 <HAL_PWREx_EnableOverDrive+0x98>)
 801070c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010710:	6413      	str	r3, [r2, #64]	; 0x40
 8010712:	4b20      	ldr	r3, [pc, #128]	; (8010794 <HAL_PWREx_EnableOverDrive+0x98>)
 8010714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801071a:	603b      	str	r3, [r7, #0]
 801071c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 801071e:	4b1e      	ldr	r3, [pc, #120]	; (8010798 <HAL_PWREx_EnableOverDrive+0x9c>)
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	4a1d      	ldr	r2, [pc, #116]	; (8010798 <HAL_PWREx_EnableOverDrive+0x9c>)
 8010724:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010728:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 801072a:	f7fd ffd3 	bl	800e6d4 <HAL_GetTick>
 801072e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8010730:	e009      	b.n	8010746 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8010732:	f7fd ffcf 	bl	800e6d4 <HAL_GetTick>
 8010736:	4602      	mov	r2, r0
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	1ad3      	subs	r3, r2, r3
 801073c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8010740:	d901      	bls.n	8010746 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8010742:	2303      	movs	r3, #3
 8010744:	e022      	b.n	801078c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8010746:	4b14      	ldr	r3, [pc, #80]	; (8010798 <HAL_PWREx_EnableOverDrive+0x9c>)
 8010748:	685b      	ldr	r3, [r3, #4]
 801074a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801074e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010752:	d1ee      	bne.n	8010732 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8010754:	4b10      	ldr	r3, [pc, #64]	; (8010798 <HAL_PWREx_EnableOverDrive+0x9c>)
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	4a0f      	ldr	r2, [pc, #60]	; (8010798 <HAL_PWREx_EnableOverDrive+0x9c>)
 801075a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 801075e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8010760:	f7fd ffb8 	bl	800e6d4 <HAL_GetTick>
 8010764:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8010766:	e009      	b.n	801077c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8010768:	f7fd ffb4 	bl	800e6d4 <HAL_GetTick>
 801076c:	4602      	mov	r2, r0
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	1ad3      	subs	r3, r2, r3
 8010772:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8010776:	d901      	bls.n	801077c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8010778:	2303      	movs	r3, #3
 801077a:	e007      	b.n	801078c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 801077c:	4b06      	ldr	r3, [pc, #24]	; (8010798 <HAL_PWREx_EnableOverDrive+0x9c>)
 801077e:	685b      	ldr	r3, [r3, #4]
 8010780:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010784:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010788:	d1ee      	bne.n	8010768 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 801078a:	2300      	movs	r3, #0
}
 801078c:	4618      	mov	r0, r3
 801078e:	3708      	adds	r7, #8
 8010790:	46bd      	mov	sp, r7
 8010792:	bd80      	pop	{r7, pc}
 8010794:	40023800 	.word	0x40023800
 8010798:	40007000 	.word	0x40007000

0801079c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b086      	sub	sp, #24
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80107a4:	2300      	movs	r3, #0
 80107a6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d101      	bne.n	80107b2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80107ae:	2301      	movs	r3, #1
 80107b0:	e29b      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	f003 0301 	and.w	r3, r3, #1
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	f000 8087 	beq.w	80108ce <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80107c0:	4b96      	ldr	r3, [pc, #600]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 80107c2:	689b      	ldr	r3, [r3, #8]
 80107c4:	f003 030c 	and.w	r3, r3, #12
 80107c8:	2b04      	cmp	r3, #4
 80107ca:	d00c      	beq.n	80107e6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80107cc:	4b93      	ldr	r3, [pc, #588]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 80107ce:	689b      	ldr	r3, [r3, #8]
 80107d0:	f003 030c 	and.w	r3, r3, #12
 80107d4:	2b08      	cmp	r3, #8
 80107d6:	d112      	bne.n	80107fe <HAL_RCC_OscConfig+0x62>
 80107d8:	4b90      	ldr	r3, [pc, #576]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 80107da:	685b      	ldr	r3, [r3, #4]
 80107dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80107e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80107e4:	d10b      	bne.n	80107fe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80107e6:	4b8d      	ldr	r3, [pc, #564]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d06c      	beq.n	80108cc <HAL_RCC_OscConfig+0x130>
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	685b      	ldr	r3, [r3, #4]
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	d168      	bne.n	80108cc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80107fa:	2301      	movs	r3, #1
 80107fc:	e275      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	685b      	ldr	r3, [r3, #4]
 8010802:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010806:	d106      	bne.n	8010816 <HAL_RCC_OscConfig+0x7a>
 8010808:	4b84      	ldr	r3, [pc, #528]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 801080a:	681b      	ldr	r3, [r3, #0]
 801080c:	4a83      	ldr	r2, [pc, #524]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 801080e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010812:	6013      	str	r3, [r2, #0]
 8010814:	e02e      	b.n	8010874 <HAL_RCC_OscConfig+0xd8>
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	685b      	ldr	r3, [r3, #4]
 801081a:	2b00      	cmp	r3, #0
 801081c:	d10c      	bne.n	8010838 <HAL_RCC_OscConfig+0x9c>
 801081e:	4b7f      	ldr	r3, [pc, #508]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	4a7e      	ldr	r2, [pc, #504]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010824:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010828:	6013      	str	r3, [r2, #0]
 801082a:	4b7c      	ldr	r3, [pc, #496]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	4a7b      	ldr	r2, [pc, #492]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010830:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010834:	6013      	str	r3, [r2, #0]
 8010836:	e01d      	b.n	8010874 <HAL_RCC_OscConfig+0xd8>
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	685b      	ldr	r3, [r3, #4]
 801083c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8010840:	d10c      	bne.n	801085c <HAL_RCC_OscConfig+0xc0>
 8010842:	4b76      	ldr	r3, [pc, #472]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	4a75      	ldr	r2, [pc, #468]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010848:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 801084c:	6013      	str	r3, [r2, #0]
 801084e:	4b73      	ldr	r3, [pc, #460]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	4a72      	ldr	r2, [pc, #456]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010854:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010858:	6013      	str	r3, [r2, #0]
 801085a:	e00b      	b.n	8010874 <HAL_RCC_OscConfig+0xd8>
 801085c:	4b6f      	ldr	r3, [pc, #444]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 801085e:	681b      	ldr	r3, [r3, #0]
 8010860:	4a6e      	ldr	r2, [pc, #440]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010862:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010866:	6013      	str	r3, [r2, #0]
 8010868:	4b6c      	ldr	r3, [pc, #432]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	4a6b      	ldr	r2, [pc, #428]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 801086e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010872:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	685b      	ldr	r3, [r3, #4]
 8010878:	2b00      	cmp	r3, #0
 801087a:	d013      	beq.n	80108a4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801087c:	f7fd ff2a 	bl	800e6d4 <HAL_GetTick>
 8010880:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010882:	e008      	b.n	8010896 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8010884:	f7fd ff26 	bl	800e6d4 <HAL_GetTick>
 8010888:	4602      	mov	r2, r0
 801088a:	693b      	ldr	r3, [r7, #16]
 801088c:	1ad3      	subs	r3, r2, r3
 801088e:	2b64      	cmp	r3, #100	; 0x64
 8010890:	d901      	bls.n	8010896 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8010892:	2303      	movs	r3, #3
 8010894:	e229      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010896:	4b61      	ldr	r3, [pc, #388]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d0f0      	beq.n	8010884 <HAL_RCC_OscConfig+0xe8>
 80108a2:	e014      	b.n	80108ce <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80108a4:	f7fd ff16 	bl	800e6d4 <HAL_GetTick>
 80108a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80108aa:	e008      	b.n	80108be <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80108ac:	f7fd ff12 	bl	800e6d4 <HAL_GetTick>
 80108b0:	4602      	mov	r2, r0
 80108b2:	693b      	ldr	r3, [r7, #16]
 80108b4:	1ad3      	subs	r3, r2, r3
 80108b6:	2b64      	cmp	r3, #100	; 0x64
 80108b8:	d901      	bls.n	80108be <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80108ba:	2303      	movs	r3, #3
 80108bc:	e215      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80108be:	4b57      	ldr	r3, [pc, #348]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d1f0      	bne.n	80108ac <HAL_RCC_OscConfig+0x110>
 80108ca:	e000      	b.n	80108ce <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80108cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	681b      	ldr	r3, [r3, #0]
 80108d2:	f003 0302 	and.w	r3, r3, #2
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d069      	beq.n	80109ae <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80108da:	4b50      	ldr	r3, [pc, #320]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 80108dc:	689b      	ldr	r3, [r3, #8]
 80108de:	f003 030c 	and.w	r3, r3, #12
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d00b      	beq.n	80108fe <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80108e6:	4b4d      	ldr	r3, [pc, #308]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 80108e8:	689b      	ldr	r3, [r3, #8]
 80108ea:	f003 030c 	and.w	r3, r3, #12
 80108ee:	2b08      	cmp	r3, #8
 80108f0:	d11c      	bne.n	801092c <HAL_RCC_OscConfig+0x190>
 80108f2:	4b4a      	ldr	r3, [pc, #296]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 80108f4:	685b      	ldr	r3, [r3, #4]
 80108f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d116      	bne.n	801092c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80108fe:	4b47      	ldr	r3, [pc, #284]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	f003 0302 	and.w	r3, r3, #2
 8010906:	2b00      	cmp	r3, #0
 8010908:	d005      	beq.n	8010916 <HAL_RCC_OscConfig+0x17a>
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	68db      	ldr	r3, [r3, #12]
 801090e:	2b01      	cmp	r3, #1
 8010910:	d001      	beq.n	8010916 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8010912:	2301      	movs	r3, #1
 8010914:	e1e9      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010916:	4b41      	ldr	r3, [pc, #260]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	691b      	ldr	r3, [r3, #16]
 8010922:	00db      	lsls	r3, r3, #3
 8010924:	493d      	ldr	r1, [pc, #244]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010926:	4313      	orrs	r3, r2
 8010928:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801092a:	e040      	b.n	80109ae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	68db      	ldr	r3, [r3, #12]
 8010930:	2b00      	cmp	r3, #0
 8010932:	d023      	beq.n	801097c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8010934:	4b39      	ldr	r3, [pc, #228]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	4a38      	ldr	r2, [pc, #224]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 801093a:	f043 0301 	orr.w	r3, r3, #1
 801093e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010940:	f7fd fec8 	bl	800e6d4 <HAL_GetTick>
 8010944:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010946:	e008      	b.n	801095a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8010948:	f7fd fec4 	bl	800e6d4 <HAL_GetTick>
 801094c:	4602      	mov	r2, r0
 801094e:	693b      	ldr	r3, [r7, #16]
 8010950:	1ad3      	subs	r3, r2, r3
 8010952:	2b02      	cmp	r3, #2
 8010954:	d901      	bls.n	801095a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8010956:	2303      	movs	r3, #3
 8010958:	e1c7      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801095a:	4b30      	ldr	r3, [pc, #192]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	f003 0302 	and.w	r3, r3, #2
 8010962:	2b00      	cmp	r3, #0
 8010964:	d0f0      	beq.n	8010948 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010966:	4b2d      	ldr	r3, [pc, #180]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010968:	681b      	ldr	r3, [r3, #0]
 801096a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	691b      	ldr	r3, [r3, #16]
 8010972:	00db      	lsls	r3, r3, #3
 8010974:	4929      	ldr	r1, [pc, #164]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010976:	4313      	orrs	r3, r2
 8010978:	600b      	str	r3, [r1, #0]
 801097a:	e018      	b.n	80109ae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801097c:	4b27      	ldr	r3, [pc, #156]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	4a26      	ldr	r2, [pc, #152]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 8010982:	f023 0301 	bic.w	r3, r3, #1
 8010986:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010988:	f7fd fea4 	bl	800e6d4 <HAL_GetTick>
 801098c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801098e:	e008      	b.n	80109a2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8010990:	f7fd fea0 	bl	800e6d4 <HAL_GetTick>
 8010994:	4602      	mov	r2, r0
 8010996:	693b      	ldr	r3, [r7, #16]
 8010998:	1ad3      	subs	r3, r2, r3
 801099a:	2b02      	cmp	r3, #2
 801099c:	d901      	bls.n	80109a2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 801099e:	2303      	movs	r3, #3
 80109a0:	e1a3      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80109a2:	4b1e      	ldr	r3, [pc, #120]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	f003 0302 	and.w	r3, r3, #2
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d1f0      	bne.n	8010990 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	f003 0308 	and.w	r3, r3, #8
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	d038      	beq.n	8010a2c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	695b      	ldr	r3, [r3, #20]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d019      	beq.n	80109f6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80109c2:	4b16      	ldr	r3, [pc, #88]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 80109c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80109c6:	4a15      	ldr	r2, [pc, #84]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 80109c8:	f043 0301 	orr.w	r3, r3, #1
 80109cc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80109ce:	f7fd fe81 	bl	800e6d4 <HAL_GetTick>
 80109d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80109d4:	e008      	b.n	80109e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80109d6:	f7fd fe7d 	bl	800e6d4 <HAL_GetTick>
 80109da:	4602      	mov	r2, r0
 80109dc:	693b      	ldr	r3, [r7, #16]
 80109de:	1ad3      	subs	r3, r2, r3
 80109e0:	2b02      	cmp	r3, #2
 80109e2:	d901      	bls.n	80109e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80109e4:	2303      	movs	r3, #3
 80109e6:	e180      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80109e8:	4b0c      	ldr	r3, [pc, #48]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 80109ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80109ec:	f003 0302 	and.w	r3, r3, #2
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d0f0      	beq.n	80109d6 <HAL_RCC_OscConfig+0x23a>
 80109f4:	e01a      	b.n	8010a2c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80109f6:	4b09      	ldr	r3, [pc, #36]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 80109f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80109fa:	4a08      	ldr	r2, [pc, #32]	; (8010a1c <HAL_RCC_OscConfig+0x280>)
 80109fc:	f023 0301 	bic.w	r3, r3, #1
 8010a00:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010a02:	f7fd fe67 	bl	800e6d4 <HAL_GetTick>
 8010a06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010a08:	e00a      	b.n	8010a20 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8010a0a:	f7fd fe63 	bl	800e6d4 <HAL_GetTick>
 8010a0e:	4602      	mov	r2, r0
 8010a10:	693b      	ldr	r3, [r7, #16]
 8010a12:	1ad3      	subs	r3, r2, r3
 8010a14:	2b02      	cmp	r3, #2
 8010a16:	d903      	bls.n	8010a20 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8010a18:	2303      	movs	r3, #3
 8010a1a:	e166      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
 8010a1c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010a20:	4b92      	ldr	r3, [pc, #584]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010a22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010a24:	f003 0302 	and.w	r3, r3, #2
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d1ee      	bne.n	8010a0a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	f003 0304 	and.w	r3, r3, #4
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	f000 80a4 	beq.w	8010b82 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8010a3a:	4b8c      	ldr	r3, [pc, #560]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	d10d      	bne.n	8010a62 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8010a46:	4b89      	ldr	r3, [pc, #548]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a4a:	4a88      	ldr	r2, [pc, #544]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010a50:	6413      	str	r3, [r2, #64]	; 0x40
 8010a52:	4b86      	ldr	r3, [pc, #536]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010a5a:	60bb      	str	r3, [r7, #8]
 8010a5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8010a5e:	2301      	movs	r3, #1
 8010a60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010a62:	4b83      	ldr	r3, [pc, #524]	; (8010c70 <HAL_RCC_OscConfig+0x4d4>)
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d118      	bne.n	8010aa0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8010a6e:	4b80      	ldr	r3, [pc, #512]	; (8010c70 <HAL_RCC_OscConfig+0x4d4>)
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	4a7f      	ldr	r2, [pc, #508]	; (8010c70 <HAL_RCC_OscConfig+0x4d4>)
 8010a74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010a78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8010a7a:	f7fd fe2b 	bl	800e6d4 <HAL_GetTick>
 8010a7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010a80:	e008      	b.n	8010a94 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010a82:	f7fd fe27 	bl	800e6d4 <HAL_GetTick>
 8010a86:	4602      	mov	r2, r0
 8010a88:	693b      	ldr	r3, [r7, #16]
 8010a8a:	1ad3      	subs	r3, r2, r3
 8010a8c:	2b64      	cmp	r3, #100	; 0x64
 8010a8e:	d901      	bls.n	8010a94 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8010a90:	2303      	movs	r3, #3
 8010a92:	e12a      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010a94:	4b76      	ldr	r3, [pc, #472]	; (8010c70 <HAL_RCC_OscConfig+0x4d4>)
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d0f0      	beq.n	8010a82 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	689b      	ldr	r3, [r3, #8]
 8010aa4:	2b01      	cmp	r3, #1
 8010aa6:	d106      	bne.n	8010ab6 <HAL_RCC_OscConfig+0x31a>
 8010aa8:	4b70      	ldr	r3, [pc, #448]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010aaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010aac:	4a6f      	ldr	r2, [pc, #444]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010aae:	f043 0301 	orr.w	r3, r3, #1
 8010ab2:	6713      	str	r3, [r2, #112]	; 0x70
 8010ab4:	e02d      	b.n	8010b12 <HAL_RCC_OscConfig+0x376>
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	689b      	ldr	r3, [r3, #8]
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d10c      	bne.n	8010ad8 <HAL_RCC_OscConfig+0x33c>
 8010abe:	4b6b      	ldr	r3, [pc, #428]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010ac2:	4a6a      	ldr	r2, [pc, #424]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010ac4:	f023 0301 	bic.w	r3, r3, #1
 8010ac8:	6713      	str	r3, [r2, #112]	; 0x70
 8010aca:	4b68      	ldr	r3, [pc, #416]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010ace:	4a67      	ldr	r2, [pc, #412]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010ad0:	f023 0304 	bic.w	r3, r3, #4
 8010ad4:	6713      	str	r3, [r2, #112]	; 0x70
 8010ad6:	e01c      	b.n	8010b12 <HAL_RCC_OscConfig+0x376>
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	689b      	ldr	r3, [r3, #8]
 8010adc:	2b05      	cmp	r3, #5
 8010ade:	d10c      	bne.n	8010afa <HAL_RCC_OscConfig+0x35e>
 8010ae0:	4b62      	ldr	r3, [pc, #392]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010ae2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010ae4:	4a61      	ldr	r2, [pc, #388]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010ae6:	f043 0304 	orr.w	r3, r3, #4
 8010aea:	6713      	str	r3, [r2, #112]	; 0x70
 8010aec:	4b5f      	ldr	r3, [pc, #380]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010af0:	4a5e      	ldr	r2, [pc, #376]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010af2:	f043 0301 	orr.w	r3, r3, #1
 8010af6:	6713      	str	r3, [r2, #112]	; 0x70
 8010af8:	e00b      	b.n	8010b12 <HAL_RCC_OscConfig+0x376>
 8010afa:	4b5c      	ldr	r3, [pc, #368]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010afc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010afe:	4a5b      	ldr	r2, [pc, #364]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010b00:	f023 0301 	bic.w	r3, r3, #1
 8010b04:	6713      	str	r3, [r2, #112]	; 0x70
 8010b06:	4b59      	ldr	r3, [pc, #356]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010b0a:	4a58      	ldr	r2, [pc, #352]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010b0c:	f023 0304 	bic.w	r3, r3, #4
 8010b10:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	689b      	ldr	r3, [r3, #8]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d015      	beq.n	8010b46 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010b1a:	f7fd fddb 	bl	800e6d4 <HAL_GetTick>
 8010b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010b20:	e00a      	b.n	8010b38 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8010b22:	f7fd fdd7 	bl	800e6d4 <HAL_GetTick>
 8010b26:	4602      	mov	r2, r0
 8010b28:	693b      	ldr	r3, [r7, #16]
 8010b2a:	1ad3      	subs	r3, r2, r3
 8010b2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010b30:	4293      	cmp	r3, r2
 8010b32:	d901      	bls.n	8010b38 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8010b34:	2303      	movs	r3, #3
 8010b36:	e0d8      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010b38:	4b4c      	ldr	r3, [pc, #304]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010b3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010b3c:	f003 0302 	and.w	r3, r3, #2
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	d0ee      	beq.n	8010b22 <HAL_RCC_OscConfig+0x386>
 8010b44:	e014      	b.n	8010b70 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010b46:	f7fd fdc5 	bl	800e6d4 <HAL_GetTick>
 8010b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8010b4c:	e00a      	b.n	8010b64 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8010b4e:	f7fd fdc1 	bl	800e6d4 <HAL_GetTick>
 8010b52:	4602      	mov	r2, r0
 8010b54:	693b      	ldr	r3, [r7, #16]
 8010b56:	1ad3      	subs	r3, r2, r3
 8010b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8010b5c:	4293      	cmp	r3, r2
 8010b5e:	d901      	bls.n	8010b64 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8010b60:	2303      	movs	r3, #3
 8010b62:	e0c2      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8010b64:	4b41      	ldr	r3, [pc, #260]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010b68:	f003 0302 	and.w	r3, r3, #2
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d1ee      	bne.n	8010b4e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8010b70:	7dfb      	ldrb	r3, [r7, #23]
 8010b72:	2b01      	cmp	r3, #1
 8010b74:	d105      	bne.n	8010b82 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8010b76:	4b3d      	ldr	r3, [pc, #244]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b7a:	4a3c      	ldr	r2, [pc, #240]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010b7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010b80:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	699b      	ldr	r3, [r3, #24]
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	f000 80ae 	beq.w	8010ce8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8010b8c:	4b37      	ldr	r3, [pc, #220]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010b8e:	689b      	ldr	r3, [r3, #8]
 8010b90:	f003 030c 	and.w	r3, r3, #12
 8010b94:	2b08      	cmp	r3, #8
 8010b96:	d06d      	beq.n	8010c74 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	699b      	ldr	r3, [r3, #24]
 8010b9c:	2b02      	cmp	r3, #2
 8010b9e:	d14b      	bne.n	8010c38 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010ba0:	4b32      	ldr	r3, [pc, #200]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010ba2:	681b      	ldr	r3, [r3, #0]
 8010ba4:	4a31      	ldr	r2, [pc, #196]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010ba6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010baa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010bac:	f7fd fd92 	bl	800e6d4 <HAL_GetTick>
 8010bb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010bb2:	e008      	b.n	8010bc6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010bb4:	f7fd fd8e 	bl	800e6d4 <HAL_GetTick>
 8010bb8:	4602      	mov	r2, r0
 8010bba:	693b      	ldr	r3, [r7, #16]
 8010bbc:	1ad3      	subs	r3, r2, r3
 8010bbe:	2b02      	cmp	r3, #2
 8010bc0:	d901      	bls.n	8010bc6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8010bc2:	2303      	movs	r3, #3
 8010bc4:	e091      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010bc6:	4b29      	ldr	r3, [pc, #164]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d1f0      	bne.n	8010bb4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	69da      	ldr	r2, [r3, #28]
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	6a1b      	ldr	r3, [r3, #32]
 8010bda:	431a      	orrs	r2, r3
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010be0:	019b      	lsls	r3, r3, #6
 8010be2:	431a      	orrs	r2, r3
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010be8:	085b      	lsrs	r3, r3, #1
 8010bea:	3b01      	subs	r3, #1
 8010bec:	041b      	lsls	r3, r3, #16
 8010bee:	431a      	orrs	r2, r3
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bf4:	061b      	lsls	r3, r3, #24
 8010bf6:	431a      	orrs	r2, r3
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010bfc:	071b      	lsls	r3, r3, #28
 8010bfe:	491b      	ldr	r1, [pc, #108]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010c00:	4313      	orrs	r3, r2
 8010c02:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8010c04:	4b19      	ldr	r3, [pc, #100]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010c06:	681b      	ldr	r3, [r3, #0]
 8010c08:	4a18      	ldr	r2, [pc, #96]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010c0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8010c0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010c10:	f7fd fd60 	bl	800e6d4 <HAL_GetTick>
 8010c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010c16:	e008      	b.n	8010c2a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010c18:	f7fd fd5c 	bl	800e6d4 <HAL_GetTick>
 8010c1c:	4602      	mov	r2, r0
 8010c1e:	693b      	ldr	r3, [r7, #16]
 8010c20:	1ad3      	subs	r3, r2, r3
 8010c22:	2b02      	cmp	r3, #2
 8010c24:	d901      	bls.n	8010c2a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8010c26:	2303      	movs	r3, #3
 8010c28:	e05f      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010c2a:	4b10      	ldr	r3, [pc, #64]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	d0f0      	beq.n	8010c18 <HAL_RCC_OscConfig+0x47c>
 8010c36:	e057      	b.n	8010ce8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010c38:	4b0c      	ldr	r3, [pc, #48]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	4a0b      	ldr	r2, [pc, #44]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010c3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010c42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010c44:	f7fd fd46 	bl	800e6d4 <HAL_GetTick>
 8010c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010c4a:	e008      	b.n	8010c5e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010c4c:	f7fd fd42 	bl	800e6d4 <HAL_GetTick>
 8010c50:	4602      	mov	r2, r0
 8010c52:	693b      	ldr	r3, [r7, #16]
 8010c54:	1ad3      	subs	r3, r2, r3
 8010c56:	2b02      	cmp	r3, #2
 8010c58:	d901      	bls.n	8010c5e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8010c5a:	2303      	movs	r3, #3
 8010c5c:	e045      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010c5e:	4b03      	ldr	r3, [pc, #12]	; (8010c6c <HAL_RCC_OscConfig+0x4d0>)
 8010c60:	681b      	ldr	r3, [r3, #0]
 8010c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d1f0      	bne.n	8010c4c <HAL_RCC_OscConfig+0x4b0>
 8010c6a:	e03d      	b.n	8010ce8 <HAL_RCC_OscConfig+0x54c>
 8010c6c:	40023800 	.word	0x40023800
 8010c70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8010c74:	4b1f      	ldr	r3, [pc, #124]	; (8010cf4 <HAL_RCC_OscConfig+0x558>)
 8010c76:	685b      	ldr	r3, [r3, #4]
 8010c78:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	699b      	ldr	r3, [r3, #24]
 8010c7e:	2b01      	cmp	r3, #1
 8010c80:	d030      	beq.n	8010ce4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010c82:	68fb      	ldr	r3, [r7, #12]
 8010c84:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8010c8c:	429a      	cmp	r2, r3
 8010c8e:	d129      	bne.n	8010ce4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010c90:	68fb      	ldr	r3, [r7, #12]
 8010c92:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010c9a:	429a      	cmp	r2, r3
 8010c9c:	d122      	bne.n	8010ce4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8010c9e:	68fa      	ldr	r2, [r7, #12]
 8010ca0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8010ca4:	4013      	ands	r3, r2
 8010ca6:	687a      	ldr	r2, [r7, #4]
 8010ca8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8010caa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010cac:	4293      	cmp	r3, r2
 8010cae:	d119      	bne.n	8010ce4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010cba:	085b      	lsrs	r3, r3, #1
 8010cbc:	3b01      	subs	r3, #1
 8010cbe:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8010cc0:	429a      	cmp	r2, r3
 8010cc2:	d10f      	bne.n	8010ce4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8010cc4:	68fb      	ldr	r3, [r7, #12]
 8010cc6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cce:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8010cd0:	429a      	cmp	r2, r3
 8010cd2:	d107      	bne.n	8010ce4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8010cd4:	68fb      	ldr	r3, [r7, #12]
 8010cd6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010cde:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8010ce0:	429a      	cmp	r2, r3
 8010ce2:	d001      	beq.n	8010ce8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8010ce4:	2301      	movs	r3, #1
 8010ce6:	e000      	b.n	8010cea <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8010ce8:	2300      	movs	r3, #0
}
 8010cea:	4618      	mov	r0, r3
 8010cec:	3718      	adds	r7, #24
 8010cee:	46bd      	mov	sp, r7
 8010cf0:	bd80      	pop	{r7, pc}
 8010cf2:	bf00      	nop
 8010cf4:	40023800 	.word	0x40023800

08010cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8010cf8:	b580      	push	{r7, lr}
 8010cfa:	b084      	sub	sp, #16
 8010cfc:	af00      	add	r7, sp, #0
 8010cfe:	6078      	str	r0, [r7, #4]
 8010d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8010d02:	2300      	movs	r3, #0
 8010d04:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d101      	bne.n	8010d10 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8010d0c:	2301      	movs	r3, #1
 8010d0e:	e0d0      	b.n	8010eb2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8010d10:	4b6a      	ldr	r3, [pc, #424]	; (8010ebc <HAL_RCC_ClockConfig+0x1c4>)
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	f003 030f 	and.w	r3, r3, #15
 8010d18:	683a      	ldr	r2, [r7, #0]
 8010d1a:	429a      	cmp	r2, r3
 8010d1c:	d910      	bls.n	8010d40 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010d1e:	4b67      	ldr	r3, [pc, #412]	; (8010ebc <HAL_RCC_ClockConfig+0x1c4>)
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	f023 020f 	bic.w	r2, r3, #15
 8010d26:	4965      	ldr	r1, [pc, #404]	; (8010ebc <HAL_RCC_ClockConfig+0x1c4>)
 8010d28:	683b      	ldr	r3, [r7, #0]
 8010d2a:	4313      	orrs	r3, r2
 8010d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8010d2e:	4b63      	ldr	r3, [pc, #396]	; (8010ebc <HAL_RCC_ClockConfig+0x1c4>)
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	f003 030f 	and.w	r3, r3, #15
 8010d36:	683a      	ldr	r2, [r7, #0]
 8010d38:	429a      	cmp	r2, r3
 8010d3a:	d001      	beq.n	8010d40 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8010d3c:	2301      	movs	r3, #1
 8010d3e:	e0b8      	b.n	8010eb2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	f003 0302 	and.w	r3, r3, #2
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d020      	beq.n	8010d8e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	681b      	ldr	r3, [r3, #0]
 8010d50:	f003 0304 	and.w	r3, r3, #4
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d005      	beq.n	8010d64 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8010d58:	4b59      	ldr	r3, [pc, #356]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010d5a:	689b      	ldr	r3, [r3, #8]
 8010d5c:	4a58      	ldr	r2, [pc, #352]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010d5e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8010d62:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	f003 0308 	and.w	r3, r3, #8
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d005      	beq.n	8010d7c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8010d70:	4b53      	ldr	r3, [pc, #332]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010d72:	689b      	ldr	r3, [r3, #8]
 8010d74:	4a52      	ldr	r2, [pc, #328]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010d76:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8010d7a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8010d7c:	4b50      	ldr	r3, [pc, #320]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010d7e:	689b      	ldr	r3, [r3, #8]
 8010d80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	689b      	ldr	r3, [r3, #8]
 8010d88:	494d      	ldr	r1, [pc, #308]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010d8a:	4313      	orrs	r3, r2
 8010d8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	f003 0301 	and.w	r3, r3, #1
 8010d96:	2b00      	cmp	r3, #0
 8010d98:	d040      	beq.n	8010e1c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	685b      	ldr	r3, [r3, #4]
 8010d9e:	2b01      	cmp	r3, #1
 8010da0:	d107      	bne.n	8010db2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010da2:	4b47      	ldr	r3, [pc, #284]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d115      	bne.n	8010dda <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8010dae:	2301      	movs	r3, #1
 8010db0:	e07f      	b.n	8010eb2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	685b      	ldr	r3, [r3, #4]
 8010db6:	2b02      	cmp	r3, #2
 8010db8:	d107      	bne.n	8010dca <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010dba:	4b41      	ldr	r3, [pc, #260]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d109      	bne.n	8010dda <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8010dc6:	2301      	movs	r3, #1
 8010dc8:	e073      	b.n	8010eb2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010dca:	4b3d      	ldr	r3, [pc, #244]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	f003 0302 	and.w	r3, r3, #2
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d101      	bne.n	8010dda <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8010dd6:	2301      	movs	r3, #1
 8010dd8:	e06b      	b.n	8010eb2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8010dda:	4b39      	ldr	r3, [pc, #228]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010ddc:	689b      	ldr	r3, [r3, #8]
 8010dde:	f023 0203 	bic.w	r2, r3, #3
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	685b      	ldr	r3, [r3, #4]
 8010de6:	4936      	ldr	r1, [pc, #216]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010de8:	4313      	orrs	r3, r2
 8010dea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010dec:	f7fd fc72 	bl	800e6d4 <HAL_GetTick>
 8010df0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010df2:	e00a      	b.n	8010e0a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8010df4:	f7fd fc6e 	bl	800e6d4 <HAL_GetTick>
 8010df8:	4602      	mov	r2, r0
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	1ad3      	subs	r3, r2, r3
 8010dfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8010e02:	4293      	cmp	r3, r2
 8010e04:	d901      	bls.n	8010e0a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8010e06:	2303      	movs	r3, #3
 8010e08:	e053      	b.n	8010eb2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010e0a:	4b2d      	ldr	r3, [pc, #180]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010e0c:	689b      	ldr	r3, [r3, #8]
 8010e0e:	f003 020c 	and.w	r2, r3, #12
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	685b      	ldr	r3, [r3, #4]
 8010e16:	009b      	lsls	r3, r3, #2
 8010e18:	429a      	cmp	r2, r3
 8010e1a:	d1eb      	bne.n	8010df4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8010e1c:	4b27      	ldr	r3, [pc, #156]	; (8010ebc <HAL_RCC_ClockConfig+0x1c4>)
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	f003 030f 	and.w	r3, r3, #15
 8010e24:	683a      	ldr	r2, [r7, #0]
 8010e26:	429a      	cmp	r2, r3
 8010e28:	d210      	bcs.n	8010e4c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010e2a:	4b24      	ldr	r3, [pc, #144]	; (8010ebc <HAL_RCC_ClockConfig+0x1c4>)
 8010e2c:	681b      	ldr	r3, [r3, #0]
 8010e2e:	f023 020f 	bic.w	r2, r3, #15
 8010e32:	4922      	ldr	r1, [pc, #136]	; (8010ebc <HAL_RCC_ClockConfig+0x1c4>)
 8010e34:	683b      	ldr	r3, [r7, #0]
 8010e36:	4313      	orrs	r3, r2
 8010e38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8010e3a:	4b20      	ldr	r3, [pc, #128]	; (8010ebc <HAL_RCC_ClockConfig+0x1c4>)
 8010e3c:	681b      	ldr	r3, [r3, #0]
 8010e3e:	f003 030f 	and.w	r3, r3, #15
 8010e42:	683a      	ldr	r2, [r7, #0]
 8010e44:	429a      	cmp	r2, r3
 8010e46:	d001      	beq.n	8010e4c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8010e48:	2301      	movs	r3, #1
 8010e4a:	e032      	b.n	8010eb2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	f003 0304 	and.w	r3, r3, #4
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d008      	beq.n	8010e6a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8010e58:	4b19      	ldr	r3, [pc, #100]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010e5a:	689b      	ldr	r3, [r3, #8]
 8010e5c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	68db      	ldr	r3, [r3, #12]
 8010e64:	4916      	ldr	r1, [pc, #88]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010e66:	4313      	orrs	r3, r2
 8010e68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	f003 0308 	and.w	r3, r3, #8
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d009      	beq.n	8010e8a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8010e76:	4b12      	ldr	r3, [pc, #72]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010e78:	689b      	ldr	r3, [r3, #8]
 8010e7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	691b      	ldr	r3, [r3, #16]
 8010e82:	00db      	lsls	r3, r3, #3
 8010e84:	490e      	ldr	r1, [pc, #56]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010e86:	4313      	orrs	r3, r2
 8010e88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8010e8a:	f000 f821 	bl	8010ed0 <HAL_RCC_GetSysClockFreq>
 8010e8e:	4601      	mov	r1, r0
 8010e90:	4b0b      	ldr	r3, [pc, #44]	; (8010ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8010e92:	689b      	ldr	r3, [r3, #8]
 8010e94:	091b      	lsrs	r3, r3, #4
 8010e96:	f003 030f 	and.w	r3, r3, #15
 8010e9a:	4a0a      	ldr	r2, [pc, #40]	; (8010ec4 <HAL_RCC_ClockConfig+0x1cc>)
 8010e9c:	5cd3      	ldrb	r3, [r2, r3]
 8010e9e:	fa21 f303 	lsr.w	r3, r1, r3
 8010ea2:	4a09      	ldr	r2, [pc, #36]	; (8010ec8 <HAL_RCC_ClockConfig+0x1d0>)
 8010ea4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8010ea6:	4b09      	ldr	r3, [pc, #36]	; (8010ecc <HAL_RCC_ClockConfig+0x1d4>)
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	4618      	mov	r0, r3
 8010eac:	f7fd fbce 	bl	800e64c <HAL_InitTick>

  return HAL_OK;
 8010eb0:	2300      	movs	r3, #0
}
 8010eb2:	4618      	mov	r0, r3
 8010eb4:	3710      	adds	r7, #16
 8010eb6:	46bd      	mov	sp, r7
 8010eb8:	bd80      	pop	{r7, pc}
 8010eba:	bf00      	nop
 8010ebc:	40023c00 	.word	0x40023c00
 8010ec0:	40023800 	.word	0x40023800
 8010ec4:	08020688 	.word	0x08020688
 8010ec8:	20000014 	.word	0x20000014
 8010ecc:	20000018 	.word	0x20000018

08010ed0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8010ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010ed2:	b085      	sub	sp, #20
 8010ed4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8010ed6:	2300      	movs	r3, #0
 8010ed8:	607b      	str	r3, [r7, #4]
 8010eda:	2300      	movs	r3, #0
 8010edc:	60fb      	str	r3, [r7, #12]
 8010ede:	2300      	movs	r3, #0
 8010ee0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8010ee2:	2300      	movs	r3, #0
 8010ee4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8010ee6:	4b63      	ldr	r3, [pc, #396]	; (8011074 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010ee8:	689b      	ldr	r3, [r3, #8]
 8010eea:	f003 030c 	and.w	r3, r3, #12
 8010eee:	2b04      	cmp	r3, #4
 8010ef0:	d007      	beq.n	8010f02 <HAL_RCC_GetSysClockFreq+0x32>
 8010ef2:	2b08      	cmp	r3, #8
 8010ef4:	d008      	beq.n	8010f08 <HAL_RCC_GetSysClockFreq+0x38>
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	f040 80b4 	bne.w	8011064 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8010efc:	4b5e      	ldr	r3, [pc, #376]	; (8011078 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8010efe:	60bb      	str	r3, [r7, #8]
      break;
 8010f00:	e0b3      	b.n	801106a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8010f02:	4b5d      	ldr	r3, [pc, #372]	; (8011078 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8010f04:	60bb      	str	r3, [r7, #8]
      break;
 8010f06:	e0b0      	b.n	801106a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8010f08:	4b5a      	ldr	r3, [pc, #360]	; (8011074 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010f0a:	685b      	ldr	r3, [r3, #4]
 8010f0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010f10:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8010f12:	4b58      	ldr	r3, [pc, #352]	; (8011074 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010f14:	685b      	ldr	r3, [r3, #4]
 8010f16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d04a      	beq.n	8010fb4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010f1e:	4b55      	ldr	r3, [pc, #340]	; (8011074 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010f20:	685b      	ldr	r3, [r3, #4]
 8010f22:	099b      	lsrs	r3, r3, #6
 8010f24:	f04f 0400 	mov.w	r4, #0
 8010f28:	f240 11ff 	movw	r1, #511	; 0x1ff
 8010f2c:	f04f 0200 	mov.w	r2, #0
 8010f30:	ea03 0501 	and.w	r5, r3, r1
 8010f34:	ea04 0602 	and.w	r6, r4, r2
 8010f38:	4629      	mov	r1, r5
 8010f3a:	4632      	mov	r2, r6
 8010f3c:	f04f 0300 	mov.w	r3, #0
 8010f40:	f04f 0400 	mov.w	r4, #0
 8010f44:	0154      	lsls	r4, r2, #5
 8010f46:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8010f4a:	014b      	lsls	r3, r1, #5
 8010f4c:	4619      	mov	r1, r3
 8010f4e:	4622      	mov	r2, r4
 8010f50:	1b49      	subs	r1, r1, r5
 8010f52:	eb62 0206 	sbc.w	r2, r2, r6
 8010f56:	f04f 0300 	mov.w	r3, #0
 8010f5a:	f04f 0400 	mov.w	r4, #0
 8010f5e:	0194      	lsls	r4, r2, #6
 8010f60:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8010f64:	018b      	lsls	r3, r1, #6
 8010f66:	1a5b      	subs	r3, r3, r1
 8010f68:	eb64 0402 	sbc.w	r4, r4, r2
 8010f6c:	f04f 0100 	mov.w	r1, #0
 8010f70:	f04f 0200 	mov.w	r2, #0
 8010f74:	00e2      	lsls	r2, r4, #3
 8010f76:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8010f7a:	00d9      	lsls	r1, r3, #3
 8010f7c:	460b      	mov	r3, r1
 8010f7e:	4614      	mov	r4, r2
 8010f80:	195b      	adds	r3, r3, r5
 8010f82:	eb44 0406 	adc.w	r4, r4, r6
 8010f86:	f04f 0100 	mov.w	r1, #0
 8010f8a:	f04f 0200 	mov.w	r2, #0
 8010f8e:	02a2      	lsls	r2, r4, #10
 8010f90:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8010f94:	0299      	lsls	r1, r3, #10
 8010f96:	460b      	mov	r3, r1
 8010f98:	4614      	mov	r4, r2
 8010f9a:	4618      	mov	r0, r3
 8010f9c:	4621      	mov	r1, r4
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	f04f 0400 	mov.w	r4, #0
 8010fa4:	461a      	mov	r2, r3
 8010fa6:	4623      	mov	r3, r4
 8010fa8:	f7f7 f9b2 	bl	8008310 <__aeabi_uldivmod>
 8010fac:	4603      	mov	r3, r0
 8010fae:	460c      	mov	r4, r1
 8010fb0:	60fb      	str	r3, [r7, #12]
 8010fb2:	e049      	b.n	8011048 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010fb4:	4b2f      	ldr	r3, [pc, #188]	; (8011074 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010fb6:	685b      	ldr	r3, [r3, #4]
 8010fb8:	099b      	lsrs	r3, r3, #6
 8010fba:	f04f 0400 	mov.w	r4, #0
 8010fbe:	f240 11ff 	movw	r1, #511	; 0x1ff
 8010fc2:	f04f 0200 	mov.w	r2, #0
 8010fc6:	ea03 0501 	and.w	r5, r3, r1
 8010fca:	ea04 0602 	and.w	r6, r4, r2
 8010fce:	4629      	mov	r1, r5
 8010fd0:	4632      	mov	r2, r6
 8010fd2:	f04f 0300 	mov.w	r3, #0
 8010fd6:	f04f 0400 	mov.w	r4, #0
 8010fda:	0154      	lsls	r4, r2, #5
 8010fdc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8010fe0:	014b      	lsls	r3, r1, #5
 8010fe2:	4619      	mov	r1, r3
 8010fe4:	4622      	mov	r2, r4
 8010fe6:	1b49      	subs	r1, r1, r5
 8010fe8:	eb62 0206 	sbc.w	r2, r2, r6
 8010fec:	f04f 0300 	mov.w	r3, #0
 8010ff0:	f04f 0400 	mov.w	r4, #0
 8010ff4:	0194      	lsls	r4, r2, #6
 8010ff6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8010ffa:	018b      	lsls	r3, r1, #6
 8010ffc:	1a5b      	subs	r3, r3, r1
 8010ffe:	eb64 0402 	sbc.w	r4, r4, r2
 8011002:	f04f 0100 	mov.w	r1, #0
 8011006:	f04f 0200 	mov.w	r2, #0
 801100a:	00e2      	lsls	r2, r4, #3
 801100c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8011010:	00d9      	lsls	r1, r3, #3
 8011012:	460b      	mov	r3, r1
 8011014:	4614      	mov	r4, r2
 8011016:	195b      	adds	r3, r3, r5
 8011018:	eb44 0406 	adc.w	r4, r4, r6
 801101c:	f04f 0100 	mov.w	r1, #0
 8011020:	f04f 0200 	mov.w	r2, #0
 8011024:	02a2      	lsls	r2, r4, #10
 8011026:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 801102a:	0299      	lsls	r1, r3, #10
 801102c:	460b      	mov	r3, r1
 801102e:	4614      	mov	r4, r2
 8011030:	4618      	mov	r0, r3
 8011032:	4621      	mov	r1, r4
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	f04f 0400 	mov.w	r4, #0
 801103a:	461a      	mov	r2, r3
 801103c:	4623      	mov	r3, r4
 801103e:	f7f7 f967 	bl	8008310 <__aeabi_uldivmod>
 8011042:	4603      	mov	r3, r0
 8011044:	460c      	mov	r4, r1
 8011046:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8011048:	4b0a      	ldr	r3, [pc, #40]	; (8011074 <HAL_RCC_GetSysClockFreq+0x1a4>)
 801104a:	685b      	ldr	r3, [r3, #4]
 801104c:	0c1b      	lsrs	r3, r3, #16
 801104e:	f003 0303 	and.w	r3, r3, #3
 8011052:	3301      	adds	r3, #1
 8011054:	005b      	lsls	r3, r3, #1
 8011056:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8011058:	68fa      	ldr	r2, [r7, #12]
 801105a:	683b      	ldr	r3, [r7, #0]
 801105c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011060:	60bb      	str	r3, [r7, #8]
      break;
 8011062:	e002      	b.n	801106a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8011064:	4b04      	ldr	r3, [pc, #16]	; (8011078 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8011066:	60bb      	str	r3, [r7, #8]
      break;
 8011068:	bf00      	nop
    }
  }
  return sysclockfreq;
 801106a:	68bb      	ldr	r3, [r7, #8]
}
 801106c:	4618      	mov	r0, r3
 801106e:	3714      	adds	r7, #20
 8011070:	46bd      	mov	sp, r7
 8011072:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011074:	40023800 	.word	0x40023800
 8011078:	00f42400 	.word	0x00f42400

0801107c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 801107c:	b480      	push	{r7}
 801107e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8011080:	4b03      	ldr	r3, [pc, #12]	; (8011090 <HAL_RCC_GetHCLKFreq+0x14>)
 8011082:	681b      	ldr	r3, [r3, #0]
}
 8011084:	4618      	mov	r0, r3
 8011086:	46bd      	mov	sp, r7
 8011088:	f85d 7b04 	ldr.w	r7, [sp], #4
 801108c:	4770      	bx	lr
 801108e:	bf00      	nop
 8011090:	20000014 	.word	0x20000014

08011094 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011094:	b580      	push	{r7, lr}
 8011096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8011098:	f7ff fff0 	bl	801107c <HAL_RCC_GetHCLKFreq>
 801109c:	4601      	mov	r1, r0
 801109e:	4b05      	ldr	r3, [pc, #20]	; (80110b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80110a0:	689b      	ldr	r3, [r3, #8]
 80110a2:	0a9b      	lsrs	r3, r3, #10
 80110a4:	f003 0307 	and.w	r3, r3, #7
 80110a8:	4a03      	ldr	r2, [pc, #12]	; (80110b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80110aa:	5cd3      	ldrb	r3, [r2, r3]
 80110ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80110b0:	4618      	mov	r0, r3
 80110b2:	bd80      	pop	{r7, pc}
 80110b4:	40023800 	.word	0x40023800
 80110b8:	08020698 	.word	0x08020698

080110bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80110bc:	b580      	push	{r7, lr}
 80110be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80110c0:	f7ff ffdc 	bl	801107c <HAL_RCC_GetHCLKFreq>
 80110c4:	4601      	mov	r1, r0
 80110c6:	4b05      	ldr	r3, [pc, #20]	; (80110dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80110c8:	689b      	ldr	r3, [r3, #8]
 80110ca:	0b5b      	lsrs	r3, r3, #13
 80110cc:	f003 0307 	and.w	r3, r3, #7
 80110d0:	4a03      	ldr	r2, [pc, #12]	; (80110e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80110d2:	5cd3      	ldrb	r3, [r2, r3]
 80110d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80110d8:	4618      	mov	r0, r3
 80110da:	bd80      	pop	{r7, pc}
 80110dc:	40023800 	.word	0x40023800
 80110e0:	08020698 	.word	0x08020698

080110e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80110e4:	b580      	push	{r7, lr}
 80110e6:	b088      	sub	sp, #32
 80110e8:	af00      	add	r7, sp, #0
 80110ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80110ec:	2300      	movs	r3, #0
 80110ee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80110f0:	2300      	movs	r3, #0
 80110f2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80110f4:	2300      	movs	r3, #0
 80110f6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80110f8:	2300      	movs	r3, #0
 80110fa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80110fc:	2300      	movs	r3, #0
 80110fe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	681b      	ldr	r3, [r3, #0]
 8011104:	f003 0301 	and.w	r3, r3, #1
 8011108:	2b00      	cmp	r3, #0
 801110a:	d012      	beq.n	8011132 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 801110c:	4b69      	ldr	r3, [pc, #420]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801110e:	689b      	ldr	r3, [r3, #8]
 8011110:	4a68      	ldr	r2, [pc, #416]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011112:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8011116:	6093      	str	r3, [r2, #8]
 8011118:	4b66      	ldr	r3, [pc, #408]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801111a:	689a      	ldr	r2, [r3, #8]
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011120:	4964      	ldr	r1, [pc, #400]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011122:	4313      	orrs	r3, r2
 8011124:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801112a:	2b00      	cmp	r3, #0
 801112c:	d101      	bne.n	8011132 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 801112e:	2301      	movs	r3, #1
 8011130:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	681b      	ldr	r3, [r3, #0]
 8011136:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801113a:	2b00      	cmp	r3, #0
 801113c:	d017      	beq.n	801116e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 801113e:	4b5d      	ldr	r3, [pc, #372]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011140:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011144:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801114c:	4959      	ldr	r1, [pc, #356]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801114e:	4313      	orrs	r3, r2
 8011150:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011158:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801115c:	d101      	bne.n	8011162 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 801115e:	2301      	movs	r3, #1
 8011160:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011166:	2b00      	cmp	r3, #0
 8011168:	d101      	bne.n	801116e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 801116a:	2301      	movs	r3, #1
 801116c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8011176:	2b00      	cmp	r3, #0
 8011178:	d017      	beq.n	80111aa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 801117a:	4b4e      	ldr	r3, [pc, #312]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801117c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011180:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011188:	494a      	ldr	r1, [pc, #296]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801118a:	4313      	orrs	r3, r2
 801118c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011194:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8011198:	d101      	bne.n	801119e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 801119a:	2301      	movs	r3, #1
 801119c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d101      	bne.n	80111aa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80111a6:	2301      	movs	r3, #1
 80111a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	681b      	ldr	r3, [r3, #0]
 80111ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d001      	beq.n	80111ba <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80111b6:	2301      	movs	r3, #1
 80111b8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	f003 0320 	and.w	r3, r3, #32
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	f000 808b 	beq.w	80112de <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80111c8:	4b3a      	ldr	r3, [pc, #232]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80111ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80111cc:	4a39      	ldr	r2, [pc, #228]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80111ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80111d2:	6413      	str	r3, [r2, #64]	; 0x40
 80111d4:	4b37      	ldr	r3, [pc, #220]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80111d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80111d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80111dc:	60bb      	str	r3, [r7, #8]
 80111de:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80111e0:	4b35      	ldr	r3, [pc, #212]	; (80112b8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	4a34      	ldr	r2, [pc, #208]	; (80112b8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80111e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80111ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80111ec:	f7fd fa72 	bl	800e6d4 <HAL_GetTick>
 80111f0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80111f2:	e008      	b.n	8011206 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80111f4:	f7fd fa6e 	bl	800e6d4 <HAL_GetTick>
 80111f8:	4602      	mov	r2, r0
 80111fa:	697b      	ldr	r3, [r7, #20]
 80111fc:	1ad3      	subs	r3, r2, r3
 80111fe:	2b64      	cmp	r3, #100	; 0x64
 8011200:	d901      	bls.n	8011206 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8011202:	2303      	movs	r3, #3
 8011204:	e38d      	b.n	8011922 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8011206:	4b2c      	ldr	r3, [pc, #176]	; (80112b8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8011208:	681b      	ldr	r3, [r3, #0]
 801120a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801120e:	2b00      	cmp	r3, #0
 8011210:	d0f0      	beq.n	80111f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8011212:	4b28      	ldr	r3, [pc, #160]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011216:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801121a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 801121c:	693b      	ldr	r3, [r7, #16]
 801121e:	2b00      	cmp	r3, #0
 8011220:	d035      	beq.n	801128e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011226:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801122a:	693a      	ldr	r2, [r7, #16]
 801122c:	429a      	cmp	r2, r3
 801122e:	d02e      	beq.n	801128e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8011230:	4b20      	ldr	r3, [pc, #128]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011234:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011238:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 801123a:	4b1e      	ldr	r3, [pc, #120]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801123c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801123e:	4a1d      	ldr	r2, [pc, #116]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011240:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011244:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8011246:	4b1b      	ldr	r3, [pc, #108]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801124a:	4a1a      	ldr	r2, [pc, #104]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801124c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011250:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8011252:	4a18      	ldr	r2, [pc, #96]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011254:	693b      	ldr	r3, [r7, #16]
 8011256:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8011258:	4b16      	ldr	r3, [pc, #88]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801125a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801125c:	f003 0301 	and.w	r3, r3, #1
 8011260:	2b01      	cmp	r3, #1
 8011262:	d114      	bne.n	801128e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011264:	f7fd fa36 	bl	800e6d4 <HAL_GetTick>
 8011268:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801126a:	e00a      	b.n	8011282 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 801126c:	f7fd fa32 	bl	800e6d4 <HAL_GetTick>
 8011270:	4602      	mov	r2, r0
 8011272:	697b      	ldr	r3, [r7, #20]
 8011274:	1ad3      	subs	r3, r2, r3
 8011276:	f241 3288 	movw	r2, #5000	; 0x1388
 801127a:	4293      	cmp	r3, r2
 801127c:	d901      	bls.n	8011282 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 801127e:	2303      	movs	r3, #3
 8011280:	e34f      	b.n	8011922 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011282:	4b0c      	ldr	r3, [pc, #48]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011286:	f003 0302 	and.w	r3, r3, #2
 801128a:	2b00      	cmp	r3, #0
 801128c:	d0ee      	beq.n	801126c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011292:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8011296:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801129a:	d111      	bne.n	80112c0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 801129c:	4b05      	ldr	r3, [pc, #20]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801129e:	689b      	ldr	r3, [r3, #8]
 80112a0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80112a8:	4b04      	ldr	r3, [pc, #16]	; (80112bc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80112aa:	400b      	ands	r3, r1
 80112ac:	4901      	ldr	r1, [pc, #4]	; (80112b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80112ae:	4313      	orrs	r3, r2
 80112b0:	608b      	str	r3, [r1, #8]
 80112b2:	e00b      	b.n	80112cc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80112b4:	40023800 	.word	0x40023800
 80112b8:	40007000 	.word	0x40007000
 80112bc:	0ffffcff 	.word	0x0ffffcff
 80112c0:	4bb3      	ldr	r3, [pc, #716]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80112c2:	689b      	ldr	r3, [r3, #8]
 80112c4:	4ab2      	ldr	r2, [pc, #712]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80112c6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80112ca:	6093      	str	r3, [r2, #8]
 80112cc:	4bb0      	ldr	r3, [pc, #704]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80112ce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80112d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80112d8:	49ad      	ldr	r1, [pc, #692]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80112da:	4313      	orrs	r3, r2
 80112dc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	681b      	ldr	r3, [r3, #0]
 80112e2:	f003 0310 	and.w	r3, r3, #16
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d010      	beq.n	801130c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80112ea:	4ba9      	ldr	r3, [pc, #676]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80112ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80112f0:	4aa7      	ldr	r2, [pc, #668]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80112f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80112f6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80112fa:	4ba5      	ldr	r3, [pc, #660]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80112fc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011304:	49a2      	ldr	r1, [pc, #648]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011306:	4313      	orrs	r3, r2
 8011308:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011314:	2b00      	cmp	r3, #0
 8011316:	d00a      	beq.n	801132e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8011318:	4b9d      	ldr	r3, [pc, #628]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801131a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801131e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011326:	499a      	ldr	r1, [pc, #616]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011328:	4313      	orrs	r3, r2
 801132a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011336:	2b00      	cmp	r3, #0
 8011338:	d00a      	beq.n	8011350 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 801133a:	4b95      	ldr	r3, [pc, #596]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801133c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011340:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011348:	4991      	ldr	r1, [pc, #580]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801134a:	4313      	orrs	r3, r2
 801134c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011358:	2b00      	cmp	r3, #0
 801135a:	d00a      	beq.n	8011372 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 801135c:	4b8c      	ldr	r3, [pc, #560]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801135e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011362:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801136a:	4989      	ldr	r1, [pc, #548]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801136c:	4313      	orrs	r3, r2
 801136e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801137a:	2b00      	cmp	r3, #0
 801137c:	d00a      	beq.n	8011394 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 801137e:	4b84      	ldr	r3, [pc, #528]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011380:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011384:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801138c:	4980      	ldr	r1, [pc, #512]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801138e:	4313      	orrs	r3, r2
 8011390:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801139c:	2b00      	cmp	r3, #0
 801139e:	d00a      	beq.n	80113b6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80113a0:	4b7b      	ldr	r3, [pc, #492]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80113a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80113a6:	f023 0203 	bic.w	r2, r3, #3
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80113ae:	4978      	ldr	r1, [pc, #480]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80113b0:	4313      	orrs	r3, r2
 80113b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d00a      	beq.n	80113d8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80113c2:	4b73      	ldr	r3, [pc, #460]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80113c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80113c8:	f023 020c 	bic.w	r2, r3, #12
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80113d0:	496f      	ldr	r1, [pc, #444]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80113d2:	4313      	orrs	r3, r2
 80113d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d00a      	beq.n	80113fa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80113e4:	4b6a      	ldr	r3, [pc, #424]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80113e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80113ea:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80113f2:	4967      	ldr	r1, [pc, #412]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80113f4:	4313      	orrs	r3, r2
 80113f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011402:	2b00      	cmp	r3, #0
 8011404:	d00a      	beq.n	801141c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8011406:	4b62      	ldr	r3, [pc, #392]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011408:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801140c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011414:	495e      	ldr	r1, [pc, #376]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011416:	4313      	orrs	r3, r2
 8011418:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	681b      	ldr	r3, [r3, #0]
 8011420:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011424:	2b00      	cmp	r3, #0
 8011426:	d00a      	beq.n	801143e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8011428:	4b59      	ldr	r3, [pc, #356]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801142a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801142e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011436:	4956      	ldr	r1, [pc, #344]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011438:	4313      	orrs	r3, r2
 801143a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	681b      	ldr	r3, [r3, #0]
 8011442:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011446:	2b00      	cmp	r3, #0
 8011448:	d00a      	beq.n	8011460 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 801144a:	4b51      	ldr	r3, [pc, #324]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801144c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011450:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011458:	494d      	ldr	r1, [pc, #308]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801145a:	4313      	orrs	r3, r2
 801145c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8011468:	2b00      	cmp	r3, #0
 801146a:	d00a      	beq.n	8011482 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 801146c:	4b48      	ldr	r3, [pc, #288]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801146e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011472:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801147a:	4945      	ldr	r1, [pc, #276]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801147c:	4313      	orrs	r3, r2
 801147e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801148a:	2b00      	cmp	r3, #0
 801148c:	d00a      	beq.n	80114a4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 801148e:	4b40      	ldr	r3, [pc, #256]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011490:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011494:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801149c:	493c      	ldr	r1, [pc, #240]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801149e:	4313      	orrs	r3, r2
 80114a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	681b      	ldr	r3, [r3, #0]
 80114a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d00a      	beq.n	80114c6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80114b0:	4b37      	ldr	r3, [pc, #220]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80114b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80114b6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80114be:	4934      	ldr	r1, [pc, #208]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80114c0:	4313      	orrs	r3, r2
 80114c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	d011      	beq.n	80114f6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80114d2:	4b2f      	ldr	r3, [pc, #188]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80114d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80114d8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80114e0:	492b      	ldr	r1, [pc, #172]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80114e2:	4313      	orrs	r3, r2
 80114e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80114ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80114f0:	d101      	bne.n	80114f6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80114f2:	2301      	movs	r3, #1
 80114f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	681b      	ldr	r3, [r3, #0]
 80114fa:	f003 0308 	and.w	r3, r3, #8
 80114fe:	2b00      	cmp	r3, #0
 8011500:	d001      	beq.n	8011506 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8011502:	2301      	movs	r3, #1
 8011504:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	681b      	ldr	r3, [r3, #0]
 801150a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801150e:	2b00      	cmp	r3, #0
 8011510:	d00a      	beq.n	8011528 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8011512:	4b1f      	ldr	r3, [pc, #124]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011514:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011518:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011520:	491b      	ldr	r1, [pc, #108]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011522:	4313      	orrs	r3, r2
 8011524:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	681b      	ldr	r3, [r3, #0]
 801152c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011530:	2b00      	cmp	r3, #0
 8011532:	d00b      	beq.n	801154c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8011534:	4b16      	ldr	r3, [pc, #88]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011536:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801153a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011544:	4912      	ldr	r1, [pc, #72]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011546:	4313      	orrs	r3, r2
 8011548:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	681b      	ldr	r3, [r3, #0]
 8011550:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8011554:	2b00      	cmp	r3, #0
 8011556:	d00b      	beq.n	8011570 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8011558:	4b0d      	ldr	r3, [pc, #52]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801155a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801155e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011568:	4909      	ldr	r1, [pc, #36]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801156a:	4313      	orrs	r3, r2
 801156c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011578:	2b00      	cmp	r3, #0
 801157a:	d00f      	beq.n	801159c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 801157c:	4b04      	ldr	r3, [pc, #16]	; (8011590 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801157e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011582:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801158c:	e002      	b.n	8011594 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 801158e:	bf00      	nop
 8011590:	40023800 	.word	0x40023800
 8011594:	4985      	ldr	r1, [pc, #532]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011596:	4313      	orrs	r3, r2
 8011598:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	681b      	ldr	r3, [r3, #0]
 80115a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d00b      	beq.n	80115c0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80115a8:	4b80      	ldr	r3, [pc, #512]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80115aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80115ae:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80115b8:	497c      	ldr	r1, [pc, #496]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80115ba:	4313      	orrs	r3, r2
 80115bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80115c0:	69fb      	ldr	r3, [r7, #28]
 80115c2:	2b01      	cmp	r3, #1
 80115c4:	d005      	beq.n	80115d2 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	681b      	ldr	r3, [r3, #0]
 80115ca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80115ce:	f040 80d6 	bne.w	801177e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80115d2:	4b76      	ldr	r3, [pc, #472]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80115d4:	681b      	ldr	r3, [r3, #0]
 80115d6:	4a75      	ldr	r2, [pc, #468]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80115d8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80115dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80115de:	f7fd f879 	bl	800e6d4 <HAL_GetTick>
 80115e2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80115e4:	e008      	b.n	80115f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80115e6:	f7fd f875 	bl	800e6d4 <HAL_GetTick>
 80115ea:	4602      	mov	r2, r0
 80115ec:	697b      	ldr	r3, [r7, #20]
 80115ee:	1ad3      	subs	r3, r2, r3
 80115f0:	2b64      	cmp	r3, #100	; 0x64
 80115f2:	d901      	bls.n	80115f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80115f4:	2303      	movs	r3, #3
 80115f6:	e194      	b.n	8011922 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80115f8:	4b6c      	ldr	r3, [pc, #432]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011600:	2b00      	cmp	r3, #0
 8011602:	d1f0      	bne.n	80115e6 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	f003 0301 	and.w	r3, r3, #1
 801160c:	2b00      	cmp	r3, #0
 801160e:	d021      	beq.n	8011654 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011614:	2b00      	cmp	r3, #0
 8011616:	d11d      	bne.n	8011654 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8011618:	4b64      	ldr	r3, [pc, #400]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801161a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801161e:	0c1b      	lsrs	r3, r3, #16
 8011620:	f003 0303 	and.w	r3, r3, #3
 8011624:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8011626:	4b61      	ldr	r3, [pc, #388]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011628:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801162c:	0e1b      	lsrs	r3, r3, #24
 801162e:	f003 030f 	and.w	r3, r3, #15
 8011632:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	685b      	ldr	r3, [r3, #4]
 8011638:	019a      	lsls	r2, r3, #6
 801163a:	693b      	ldr	r3, [r7, #16]
 801163c:	041b      	lsls	r3, r3, #16
 801163e:	431a      	orrs	r2, r3
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	061b      	lsls	r3, r3, #24
 8011644:	431a      	orrs	r2, r3
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	689b      	ldr	r3, [r3, #8]
 801164a:	071b      	lsls	r3, r3, #28
 801164c:	4957      	ldr	r1, [pc, #348]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801164e:	4313      	orrs	r3, r2
 8011650:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	681b      	ldr	r3, [r3, #0]
 8011658:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801165c:	2b00      	cmp	r3, #0
 801165e:	d004      	beq.n	801166a <HAL_RCCEx_PeriphCLKConfig+0x586>
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011664:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011668:	d00a      	beq.n	8011680 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	681b      	ldr	r3, [r3, #0]
 801166e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8011672:	2b00      	cmp	r3, #0
 8011674:	d02e      	beq.n	80116d4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801167a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801167e:	d129      	bne.n	80116d4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8011680:	4b4a      	ldr	r3, [pc, #296]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011682:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011686:	0c1b      	lsrs	r3, r3, #16
 8011688:	f003 0303 	and.w	r3, r3, #3
 801168c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 801168e:	4b47      	ldr	r3, [pc, #284]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011690:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011694:	0f1b      	lsrs	r3, r3, #28
 8011696:	f003 0307 	and.w	r3, r3, #7
 801169a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	685b      	ldr	r3, [r3, #4]
 80116a0:	019a      	lsls	r2, r3, #6
 80116a2:	693b      	ldr	r3, [r7, #16]
 80116a4:	041b      	lsls	r3, r3, #16
 80116a6:	431a      	orrs	r2, r3
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	68db      	ldr	r3, [r3, #12]
 80116ac:	061b      	lsls	r3, r3, #24
 80116ae:	431a      	orrs	r2, r3
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	071b      	lsls	r3, r3, #28
 80116b4:	493d      	ldr	r1, [pc, #244]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80116b6:	4313      	orrs	r3, r2
 80116b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80116bc:	4b3b      	ldr	r3, [pc, #236]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80116be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80116c2:	f023 021f 	bic.w	r2, r3, #31
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80116ca:	3b01      	subs	r3, #1
 80116cc:	4937      	ldr	r1, [pc, #220]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80116ce:	4313      	orrs	r3, r2
 80116d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d01d      	beq.n	801171c <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80116e0:	4b32      	ldr	r3, [pc, #200]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80116e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80116e6:	0e1b      	lsrs	r3, r3, #24
 80116e8:	f003 030f 	and.w	r3, r3, #15
 80116ec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80116ee:	4b2f      	ldr	r3, [pc, #188]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80116f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80116f4:	0f1b      	lsrs	r3, r3, #28
 80116f6:	f003 0307 	and.w	r3, r3, #7
 80116fa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	685b      	ldr	r3, [r3, #4]
 8011700:	019a      	lsls	r2, r3, #6
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	691b      	ldr	r3, [r3, #16]
 8011706:	041b      	lsls	r3, r3, #16
 8011708:	431a      	orrs	r2, r3
 801170a:	693b      	ldr	r3, [r7, #16]
 801170c:	061b      	lsls	r3, r3, #24
 801170e:	431a      	orrs	r2, r3
 8011710:	68fb      	ldr	r3, [r7, #12]
 8011712:	071b      	lsls	r3, r3, #28
 8011714:	4925      	ldr	r1, [pc, #148]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011716:	4313      	orrs	r3, r2
 8011718:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	681b      	ldr	r3, [r3, #0]
 8011720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011724:	2b00      	cmp	r3, #0
 8011726:	d011      	beq.n	801174c <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	685b      	ldr	r3, [r3, #4]
 801172c:	019a      	lsls	r2, r3, #6
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	691b      	ldr	r3, [r3, #16]
 8011732:	041b      	lsls	r3, r3, #16
 8011734:	431a      	orrs	r2, r3
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	68db      	ldr	r3, [r3, #12]
 801173a:	061b      	lsls	r3, r3, #24
 801173c:	431a      	orrs	r2, r3
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	689b      	ldr	r3, [r3, #8]
 8011742:	071b      	lsls	r3, r3, #28
 8011744:	4919      	ldr	r1, [pc, #100]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011746:	4313      	orrs	r3, r2
 8011748:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 801174c:	4b17      	ldr	r3, [pc, #92]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	4a16      	ldr	r2, [pc, #88]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011752:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8011756:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011758:	f7fc ffbc 	bl	800e6d4 <HAL_GetTick>
 801175c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 801175e:	e008      	b.n	8011772 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8011760:	f7fc ffb8 	bl	800e6d4 <HAL_GetTick>
 8011764:	4602      	mov	r2, r0
 8011766:	697b      	ldr	r3, [r7, #20]
 8011768:	1ad3      	subs	r3, r2, r3
 801176a:	2b64      	cmp	r3, #100	; 0x64
 801176c:	d901      	bls.n	8011772 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 801176e:	2303      	movs	r3, #3
 8011770:	e0d7      	b.n	8011922 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8011772:	4b0e      	ldr	r3, [pc, #56]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801177a:	2b00      	cmp	r3, #0
 801177c:	d0f0      	beq.n	8011760 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 801177e:	69bb      	ldr	r3, [r7, #24]
 8011780:	2b01      	cmp	r3, #1
 8011782:	f040 80cd 	bne.w	8011920 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8011786:	4b09      	ldr	r3, [pc, #36]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011788:	681b      	ldr	r3, [r3, #0]
 801178a:	4a08      	ldr	r2, [pc, #32]	; (80117ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801178c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011790:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011792:	f7fc ff9f 	bl	800e6d4 <HAL_GetTick>
 8011796:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8011798:	e00a      	b.n	80117b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 801179a:	f7fc ff9b 	bl	800e6d4 <HAL_GetTick>
 801179e:	4602      	mov	r2, r0
 80117a0:	697b      	ldr	r3, [r7, #20]
 80117a2:	1ad3      	subs	r3, r2, r3
 80117a4:	2b64      	cmp	r3, #100	; 0x64
 80117a6:	d903      	bls.n	80117b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80117a8:	2303      	movs	r3, #3
 80117aa:	e0ba      	b.n	8011922 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 80117ac:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80117b0:	4b5e      	ldr	r3, [pc, #376]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80117b2:	681b      	ldr	r3, [r3, #0]
 80117b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80117b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80117bc:	d0ed      	beq.n	801179a <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d003      	beq.n	80117d2 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	d009      	beq.n	80117e6 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	681b      	ldr	r3, [r3, #0]
 80117d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d02e      	beq.n	801183c <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d12a      	bne.n	801183c <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80117e6:	4b51      	ldr	r3, [pc, #324]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80117e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80117ec:	0c1b      	lsrs	r3, r3, #16
 80117ee:	f003 0303 	and.w	r3, r3, #3
 80117f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80117f4:	4b4d      	ldr	r3, [pc, #308]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80117f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80117fa:	0f1b      	lsrs	r3, r3, #28
 80117fc:	f003 0307 	and.w	r3, r3, #7
 8011800:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	695b      	ldr	r3, [r3, #20]
 8011806:	019a      	lsls	r2, r3, #6
 8011808:	693b      	ldr	r3, [r7, #16]
 801180a:	041b      	lsls	r3, r3, #16
 801180c:	431a      	orrs	r2, r3
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	699b      	ldr	r3, [r3, #24]
 8011812:	061b      	lsls	r3, r3, #24
 8011814:	431a      	orrs	r2, r3
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	071b      	lsls	r3, r3, #28
 801181a:	4944      	ldr	r1, [pc, #272]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 801181c:	4313      	orrs	r3, r2
 801181e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8011822:	4b42      	ldr	r3, [pc, #264]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8011824:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011828:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011830:	3b01      	subs	r3, #1
 8011832:	021b      	lsls	r3, r3, #8
 8011834:	493d      	ldr	r1, [pc, #244]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8011836:	4313      	orrs	r3, r2
 8011838:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	681b      	ldr	r3, [r3, #0]
 8011840:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8011844:	2b00      	cmp	r3, #0
 8011846:	d022      	beq.n	801188e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801184c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8011850:	d11d      	bne.n	801188e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8011852:	4b36      	ldr	r3, [pc, #216]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8011854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011858:	0e1b      	lsrs	r3, r3, #24
 801185a:	f003 030f 	and.w	r3, r3, #15
 801185e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8011860:	4b32      	ldr	r3, [pc, #200]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8011862:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011866:	0f1b      	lsrs	r3, r3, #28
 8011868:	f003 0307 	and.w	r3, r3, #7
 801186c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	695b      	ldr	r3, [r3, #20]
 8011872:	019a      	lsls	r2, r3, #6
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	6a1b      	ldr	r3, [r3, #32]
 8011878:	041b      	lsls	r3, r3, #16
 801187a:	431a      	orrs	r2, r3
 801187c:	693b      	ldr	r3, [r7, #16]
 801187e:	061b      	lsls	r3, r3, #24
 8011880:	431a      	orrs	r2, r3
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	071b      	lsls	r3, r3, #28
 8011886:	4929      	ldr	r1, [pc, #164]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8011888:	4313      	orrs	r3, r2
 801188a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	681b      	ldr	r3, [r3, #0]
 8011892:	f003 0308 	and.w	r3, r3, #8
 8011896:	2b00      	cmp	r3, #0
 8011898:	d028      	beq.n	80118ec <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 801189a:	4b24      	ldr	r3, [pc, #144]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 801189c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80118a0:	0e1b      	lsrs	r3, r3, #24
 80118a2:	f003 030f 	and.w	r3, r3, #15
 80118a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80118a8:	4b20      	ldr	r3, [pc, #128]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80118aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80118ae:	0c1b      	lsrs	r3, r3, #16
 80118b0:	f003 0303 	and.w	r3, r3, #3
 80118b4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	695b      	ldr	r3, [r3, #20]
 80118ba:	019a      	lsls	r2, r3, #6
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	041b      	lsls	r3, r3, #16
 80118c0:	431a      	orrs	r2, r3
 80118c2:	693b      	ldr	r3, [r7, #16]
 80118c4:	061b      	lsls	r3, r3, #24
 80118c6:	431a      	orrs	r2, r3
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	69db      	ldr	r3, [r3, #28]
 80118cc:	071b      	lsls	r3, r3, #28
 80118ce:	4917      	ldr	r1, [pc, #92]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80118d0:	4313      	orrs	r3, r2
 80118d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80118d6:	4b15      	ldr	r3, [pc, #84]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80118d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80118dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118e4:	4911      	ldr	r1, [pc, #68]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80118e6:	4313      	orrs	r3, r2
 80118e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80118ec:	4b0f      	ldr	r3, [pc, #60]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80118ee:	681b      	ldr	r3, [r3, #0]
 80118f0:	4a0e      	ldr	r2, [pc, #56]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80118f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80118f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80118f8:	f7fc feec 	bl	800e6d4 <HAL_GetTick>
 80118fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80118fe:	e008      	b.n	8011912 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8011900:	f7fc fee8 	bl	800e6d4 <HAL_GetTick>
 8011904:	4602      	mov	r2, r0
 8011906:	697b      	ldr	r3, [r7, #20]
 8011908:	1ad3      	subs	r3, r2, r3
 801190a:	2b64      	cmp	r3, #100	; 0x64
 801190c:	d901      	bls.n	8011912 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 801190e:	2303      	movs	r3, #3
 8011910:	e007      	b.n	8011922 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8011912:	4b06      	ldr	r3, [pc, #24]	; (801192c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8011914:	681b      	ldr	r3, [r3, #0]
 8011916:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801191a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801191e:	d1ef      	bne.n	8011900 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8011920:	2300      	movs	r3, #0
}
 8011922:	4618      	mov	r0, r3
 8011924:	3720      	adds	r7, #32
 8011926:	46bd      	mov	sp, r7
 8011928:	bd80      	pop	{r7, pc}
 801192a:	bf00      	nop
 801192c:	40023800 	.word	0x40023800

08011930 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8011930:	b580      	push	{r7, lr}
 8011932:	b084      	sub	sp, #16
 8011934:	af00      	add	r7, sp, #0
 8011936:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	2b00      	cmp	r3, #0
 801193c:	d101      	bne.n	8011942 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801193e:	2301      	movs	r3, #1
 8011940:	e084      	b.n	8011a4c <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	2200      	movs	r2, #0
 8011946:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 801194e:	b2db      	uxtb	r3, r3
 8011950:	2b00      	cmp	r3, #0
 8011952:	d106      	bne.n	8011962 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	2200      	movs	r2, #0
 8011958:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801195c:	6878      	ldr	r0, [r7, #4]
 801195e:	f7fc fc8f 	bl	800e280 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	2202      	movs	r2, #2
 8011966:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	681a      	ldr	r2, [r3, #0]
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011978:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	68db      	ldr	r3, [r3, #12]
 801197e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8011982:	d902      	bls.n	801198a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8011984:	2300      	movs	r3, #0
 8011986:	60fb      	str	r3, [r7, #12]
 8011988:	e002      	b.n	8011990 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 801198a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801198e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	68db      	ldr	r3, [r3, #12]
 8011994:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8011998:	d007      	beq.n	80119aa <HAL_SPI_Init+0x7a>
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	68db      	ldr	r3, [r3, #12]
 801199e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80119a2:	d002      	beq.n	80119aa <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	2200      	movs	r2, #0
 80119a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d10b      	bne.n	80119ca <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	68db      	ldr	r3, [r3, #12]
 80119b6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80119ba:	d903      	bls.n	80119c4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	2202      	movs	r2, #2
 80119c0:	631a      	str	r2, [r3, #48]	; 0x30
 80119c2:	e002      	b.n	80119ca <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	2201      	movs	r2, #1
 80119c8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	685a      	ldr	r2, [r3, #4]
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	689b      	ldr	r3, [r3, #8]
 80119d2:	431a      	orrs	r2, r3
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	691b      	ldr	r3, [r3, #16]
 80119d8:	431a      	orrs	r2, r3
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	695b      	ldr	r3, [r3, #20]
 80119de:	431a      	orrs	r2, r3
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	699b      	ldr	r3, [r3, #24]
 80119e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80119e8:	431a      	orrs	r2, r3
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	69db      	ldr	r3, [r3, #28]
 80119ee:	431a      	orrs	r2, r3
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	6a1b      	ldr	r3, [r3, #32]
 80119f4:	ea42 0103 	orr.w	r1, r2, r3
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	430a      	orrs	r2, r1
 8011a02:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	699b      	ldr	r3, [r3, #24]
 8011a08:	0c1b      	lsrs	r3, r3, #16
 8011a0a:	f003 0204 	and.w	r2, r3, #4
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a12:	431a      	orrs	r2, r3
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011a18:	431a      	orrs	r2, r3
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	68db      	ldr	r3, [r3, #12]
 8011a1e:	ea42 0103 	orr.w	r1, r2, r3
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	68fa      	ldr	r2, [r7, #12]
 8011a28:	430a      	orrs	r2, r1
 8011a2a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	69da      	ldr	r2, [r3, #28]
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	681b      	ldr	r3, [r3, #0]
 8011a36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8011a3a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	2200      	movs	r2, #0
 8011a40:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	2201      	movs	r2, #1
 8011a46:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8011a4a:	2300      	movs	r3, #0
}
 8011a4c:	4618      	mov	r0, r3
 8011a4e:	3710      	adds	r7, #16
 8011a50:	46bd      	mov	sp, r7
 8011a52:	bd80      	pop	{r7, pc}

08011a54 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011a54:	b580      	push	{r7, lr}
 8011a56:	b088      	sub	sp, #32
 8011a58:	af00      	add	r7, sp, #0
 8011a5a:	60f8      	str	r0, [r7, #12]
 8011a5c:	60b9      	str	r1, [r7, #8]
 8011a5e:	603b      	str	r3, [r7, #0]
 8011a60:	4613      	mov	r3, r2
 8011a62:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8011a64:	2300      	movs	r3, #0
 8011a66:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011a68:	68fb      	ldr	r3, [r7, #12]
 8011a6a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8011a6e:	2b01      	cmp	r3, #1
 8011a70:	d101      	bne.n	8011a76 <HAL_SPI_Transmit+0x22>
 8011a72:	2302      	movs	r3, #2
 8011a74:	e150      	b.n	8011d18 <HAL_SPI_Transmit+0x2c4>
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	2201      	movs	r2, #1
 8011a7a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011a7e:	f7fc fe29 	bl	800e6d4 <HAL_GetTick>
 8011a82:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8011a84:	88fb      	ldrh	r3, [r7, #6]
 8011a86:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8011a8e:	b2db      	uxtb	r3, r3
 8011a90:	2b01      	cmp	r3, #1
 8011a92:	d002      	beq.n	8011a9a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8011a94:	2302      	movs	r3, #2
 8011a96:	77fb      	strb	r3, [r7, #31]
    goto error;
 8011a98:	e135      	b.n	8011d06 <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8011a9a:	68bb      	ldr	r3, [r7, #8]
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d002      	beq.n	8011aa6 <HAL_SPI_Transmit+0x52>
 8011aa0:	88fb      	ldrh	r3, [r7, #6]
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d102      	bne.n	8011aac <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8011aa6:	2301      	movs	r3, #1
 8011aa8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8011aaa:	e12c      	b.n	8011d06 <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8011aac:	68fb      	ldr	r3, [r7, #12]
 8011aae:	2203      	movs	r2, #3
 8011ab0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	2200      	movs	r2, #0
 8011ab8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8011aba:	68fb      	ldr	r3, [r7, #12]
 8011abc:	68ba      	ldr	r2, [r7, #8]
 8011abe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	88fa      	ldrh	r2, [r7, #6]
 8011ac4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	88fa      	ldrh	r2, [r7, #6]
 8011aca:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	2200      	movs	r2, #0
 8011ad0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8011ad2:	68fb      	ldr	r3, [r7, #12]
 8011ad4:	2200      	movs	r2, #0
 8011ad6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8011ada:	68fb      	ldr	r3, [r7, #12]
 8011adc:	2200      	movs	r2, #0
 8011ade:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8011ae2:	68fb      	ldr	r3, [r7, #12]
 8011ae4:	2200      	movs	r2, #0
 8011ae6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8011ae8:	68fb      	ldr	r3, [r7, #12]
 8011aea:	2200      	movs	r2, #0
 8011aec:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011aee:	68fb      	ldr	r3, [r7, #12]
 8011af0:	689b      	ldr	r3, [r3, #8]
 8011af2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011af6:	d107      	bne.n	8011b08 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8011af8:	68fb      	ldr	r3, [r7, #12]
 8011afa:	681b      	ldr	r3, [r3, #0]
 8011afc:	681a      	ldr	r2, [r3, #0]
 8011afe:	68fb      	ldr	r3, [r7, #12]
 8011b00:	681b      	ldr	r3, [r3, #0]
 8011b02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8011b06:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011b08:	68fb      	ldr	r3, [r7, #12]
 8011b0a:	681b      	ldr	r3, [r3, #0]
 8011b0c:	681b      	ldr	r3, [r3, #0]
 8011b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011b12:	2b40      	cmp	r3, #64	; 0x40
 8011b14:	d007      	beq.n	8011b26 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	681b      	ldr	r3, [r3, #0]
 8011b1a:	681a      	ldr	r2, [r3, #0]
 8011b1c:	68fb      	ldr	r3, [r7, #12]
 8011b1e:	681b      	ldr	r3, [r3, #0]
 8011b20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011b24:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	68db      	ldr	r3, [r3, #12]
 8011b2a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8011b2e:	d94b      	bls.n	8011bc8 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	685b      	ldr	r3, [r3, #4]
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	d002      	beq.n	8011b3e <HAL_SPI_Transmit+0xea>
 8011b38:	8afb      	ldrh	r3, [r7, #22]
 8011b3a:	2b01      	cmp	r3, #1
 8011b3c:	d13e      	bne.n	8011bbc <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011b3e:	68fb      	ldr	r3, [r7, #12]
 8011b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b42:	881a      	ldrh	r2, [r3, #0]
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	681b      	ldr	r3, [r3, #0]
 8011b48:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8011b4a:	68fb      	ldr	r3, [r7, #12]
 8011b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b4e:	1c9a      	adds	r2, r3, #2
 8011b50:	68fb      	ldr	r3, [r7, #12]
 8011b52:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011b58:	b29b      	uxth	r3, r3
 8011b5a:	3b01      	subs	r3, #1
 8011b5c:	b29a      	uxth	r2, r3
 8011b5e:	68fb      	ldr	r3, [r7, #12]
 8011b60:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8011b62:	e02b      	b.n	8011bbc <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8011b64:	68fb      	ldr	r3, [r7, #12]
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	689b      	ldr	r3, [r3, #8]
 8011b6a:	f003 0302 	and.w	r3, r3, #2
 8011b6e:	2b02      	cmp	r3, #2
 8011b70:	d112      	bne.n	8011b98 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011b72:	68fb      	ldr	r3, [r7, #12]
 8011b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b76:	881a      	ldrh	r2, [r3, #0]
 8011b78:	68fb      	ldr	r3, [r7, #12]
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011b7e:	68fb      	ldr	r3, [r7, #12]
 8011b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b82:	1c9a      	adds	r2, r3, #2
 8011b84:	68fb      	ldr	r3, [r7, #12]
 8011b86:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8011b88:	68fb      	ldr	r3, [r7, #12]
 8011b8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011b8c:	b29b      	uxth	r3, r3
 8011b8e:	3b01      	subs	r3, #1
 8011b90:	b29a      	uxth	r2, r3
 8011b92:	68fb      	ldr	r3, [r7, #12]
 8011b94:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011b96:	e011      	b.n	8011bbc <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011b98:	f7fc fd9c 	bl	800e6d4 <HAL_GetTick>
 8011b9c:	4602      	mov	r2, r0
 8011b9e:	69bb      	ldr	r3, [r7, #24]
 8011ba0:	1ad3      	subs	r3, r2, r3
 8011ba2:	683a      	ldr	r2, [r7, #0]
 8011ba4:	429a      	cmp	r2, r3
 8011ba6:	d803      	bhi.n	8011bb0 <HAL_SPI_Transmit+0x15c>
 8011ba8:	683b      	ldr	r3, [r7, #0]
 8011baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bae:	d102      	bne.n	8011bb6 <HAL_SPI_Transmit+0x162>
 8011bb0:	683b      	ldr	r3, [r7, #0]
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d102      	bne.n	8011bbc <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8011bb6:	2303      	movs	r3, #3
 8011bb8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8011bba:	e0a4      	b.n	8011d06 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8011bbc:	68fb      	ldr	r3, [r7, #12]
 8011bbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011bc0:	b29b      	uxth	r3, r3
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d1ce      	bne.n	8011b64 <HAL_SPI_Transmit+0x110>
 8011bc6:	e07c      	b.n	8011cc2 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	685b      	ldr	r3, [r3, #4]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d002      	beq.n	8011bd6 <HAL_SPI_Transmit+0x182>
 8011bd0:	8afb      	ldrh	r3, [r7, #22]
 8011bd2:	2b01      	cmp	r3, #1
 8011bd4:	d170      	bne.n	8011cb8 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011bda:	b29b      	uxth	r3, r3
 8011bdc:	2b01      	cmp	r3, #1
 8011bde:	d912      	bls.n	8011c06 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011be0:	68fb      	ldr	r3, [r7, #12]
 8011be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011be4:	881a      	ldrh	r2, [r3, #0]
 8011be6:	68fb      	ldr	r3, [r7, #12]
 8011be8:	681b      	ldr	r3, [r3, #0]
 8011bea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011bec:	68fb      	ldr	r3, [r7, #12]
 8011bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011bf0:	1c9a      	adds	r2, r3, #2
 8011bf2:	68fb      	ldr	r3, [r7, #12]
 8011bf4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8011bf6:	68fb      	ldr	r3, [r7, #12]
 8011bf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011bfa:	b29b      	uxth	r3, r3
 8011bfc:	3b02      	subs	r3, #2
 8011bfe:	b29a      	uxth	r2, r3
 8011c00:	68fb      	ldr	r3, [r7, #12]
 8011c02:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011c04:	e058      	b.n	8011cb8 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	330c      	adds	r3, #12
 8011c10:	7812      	ldrb	r2, [r2, #0]
 8011c12:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8011c14:	68fb      	ldr	r3, [r7, #12]
 8011c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011c18:	1c5a      	adds	r2, r3, #1
 8011c1a:	68fb      	ldr	r3, [r7, #12]
 8011c1c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8011c1e:	68fb      	ldr	r3, [r7, #12]
 8011c20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011c22:	b29b      	uxth	r3, r3
 8011c24:	3b01      	subs	r3, #1
 8011c26:	b29a      	uxth	r2, r3
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8011c2c:	e044      	b.n	8011cb8 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8011c2e:	68fb      	ldr	r3, [r7, #12]
 8011c30:	681b      	ldr	r3, [r3, #0]
 8011c32:	689b      	ldr	r3, [r3, #8]
 8011c34:	f003 0302 	and.w	r3, r3, #2
 8011c38:	2b02      	cmp	r3, #2
 8011c3a:	d12b      	bne.n	8011c94 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8011c3c:	68fb      	ldr	r3, [r7, #12]
 8011c3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011c40:	b29b      	uxth	r3, r3
 8011c42:	2b01      	cmp	r3, #1
 8011c44:	d912      	bls.n	8011c6c <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011c4a:	881a      	ldrh	r2, [r3, #0]
 8011c4c:	68fb      	ldr	r3, [r7, #12]
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011c56:	1c9a      	adds	r2, r3, #2
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8011c5c:	68fb      	ldr	r3, [r7, #12]
 8011c5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011c60:	b29b      	uxth	r3, r3
 8011c62:	3b02      	subs	r3, #2
 8011c64:	b29a      	uxth	r2, r3
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011c6a:	e025      	b.n	8011cb8 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8011c6c:	68fb      	ldr	r3, [r7, #12]
 8011c6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011c70:	68fb      	ldr	r3, [r7, #12]
 8011c72:	681b      	ldr	r3, [r3, #0]
 8011c74:	330c      	adds	r3, #12
 8011c76:	7812      	ldrb	r2, [r2, #0]
 8011c78:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011c7e:	1c5a      	adds	r2, r3, #1
 8011c80:	68fb      	ldr	r3, [r7, #12]
 8011c82:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011c88:	b29b      	uxth	r3, r3
 8011c8a:	3b01      	subs	r3, #1
 8011c8c:	b29a      	uxth	r2, r3
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011c92:	e011      	b.n	8011cb8 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011c94:	f7fc fd1e 	bl	800e6d4 <HAL_GetTick>
 8011c98:	4602      	mov	r2, r0
 8011c9a:	69bb      	ldr	r3, [r7, #24]
 8011c9c:	1ad3      	subs	r3, r2, r3
 8011c9e:	683a      	ldr	r2, [r7, #0]
 8011ca0:	429a      	cmp	r2, r3
 8011ca2:	d803      	bhi.n	8011cac <HAL_SPI_Transmit+0x258>
 8011ca4:	683b      	ldr	r3, [r7, #0]
 8011ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011caa:	d102      	bne.n	8011cb2 <HAL_SPI_Transmit+0x25e>
 8011cac:	683b      	ldr	r3, [r7, #0]
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	d102      	bne.n	8011cb8 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 8011cb2:	2303      	movs	r3, #3
 8011cb4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8011cb6:	e026      	b.n	8011d06 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8011cb8:	68fb      	ldr	r3, [r7, #12]
 8011cba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011cbc:	b29b      	uxth	r3, r3
 8011cbe:	2b00      	cmp	r3, #0
 8011cc0:	d1b5      	bne.n	8011c2e <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8011cc2:	69ba      	ldr	r2, [r7, #24]
 8011cc4:	6839      	ldr	r1, [r7, #0]
 8011cc6:	68f8      	ldr	r0, [r7, #12]
 8011cc8:	f000 fdf3 	bl	80128b2 <SPI_EndRxTxTransaction>
 8011ccc:	4603      	mov	r3, r0
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d002      	beq.n	8011cd8 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011cd2:	68fb      	ldr	r3, [r7, #12]
 8011cd4:	2220      	movs	r2, #32
 8011cd6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8011cd8:	68fb      	ldr	r3, [r7, #12]
 8011cda:	689b      	ldr	r3, [r3, #8]
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	d10a      	bne.n	8011cf6 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011ce0:	2300      	movs	r3, #0
 8011ce2:	613b      	str	r3, [r7, #16]
 8011ce4:	68fb      	ldr	r3, [r7, #12]
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	68db      	ldr	r3, [r3, #12]
 8011cea:	613b      	str	r3, [r7, #16]
 8011cec:	68fb      	ldr	r3, [r7, #12]
 8011cee:	681b      	ldr	r3, [r3, #0]
 8011cf0:	689b      	ldr	r3, [r3, #8]
 8011cf2:	613b      	str	r3, [r7, #16]
 8011cf4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011cf6:	68fb      	ldr	r3, [r7, #12]
 8011cf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d002      	beq.n	8011d04 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8011cfe:	2301      	movs	r3, #1
 8011d00:	77fb      	strb	r3, [r7, #31]
 8011d02:	e000      	b.n	8011d06 <HAL_SPI_Transmit+0x2b2>
  }

error:
 8011d04:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8011d06:	68fb      	ldr	r3, [r7, #12]
 8011d08:	2201      	movs	r2, #1
 8011d0a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8011d0e:	68fb      	ldr	r3, [r7, #12]
 8011d10:	2200      	movs	r2, #0
 8011d12:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8011d16:	7ffb      	ldrb	r3, [r7, #31]
}
 8011d18:	4618      	mov	r0, r3
 8011d1a:	3720      	adds	r7, #32
 8011d1c:	46bd      	mov	sp, r7
 8011d1e:	bd80      	pop	{r7, pc}

08011d20 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8011d20:	b580      	push	{r7, lr}
 8011d22:	b08a      	sub	sp, #40	; 0x28
 8011d24:	af00      	add	r7, sp, #0
 8011d26:	60f8      	str	r0, [r7, #12]
 8011d28:	60b9      	str	r1, [r7, #8]
 8011d2a:	607a      	str	r2, [r7, #4]
 8011d2c:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8011d2e:	2301      	movs	r3, #1
 8011d30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8011d32:	2300      	movs	r3, #0
 8011d34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011d38:	68fb      	ldr	r3, [r7, #12]
 8011d3a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8011d3e:	2b01      	cmp	r3, #1
 8011d40:	d101      	bne.n	8011d46 <HAL_SPI_TransmitReceive+0x26>
 8011d42:	2302      	movs	r3, #2
 8011d44:	e1fb      	b.n	801213e <HAL_SPI_TransmitReceive+0x41e>
 8011d46:	68fb      	ldr	r3, [r7, #12]
 8011d48:	2201      	movs	r2, #1
 8011d4a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011d4e:	f7fc fcc1 	bl	800e6d4 <HAL_GetTick>
 8011d52:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8011d54:	68fb      	ldr	r3, [r7, #12]
 8011d56:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8011d5a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8011d5c:	68fb      	ldr	r3, [r7, #12]
 8011d5e:	685b      	ldr	r3, [r3, #4]
 8011d60:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8011d62:	887b      	ldrh	r3, [r7, #2]
 8011d64:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8011d66:	887b      	ldrh	r3, [r7, #2]
 8011d68:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8011d6a:	7efb      	ldrb	r3, [r7, #27]
 8011d6c:	2b01      	cmp	r3, #1
 8011d6e:	d00e      	beq.n	8011d8e <HAL_SPI_TransmitReceive+0x6e>
 8011d70:	697b      	ldr	r3, [r7, #20]
 8011d72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011d76:	d106      	bne.n	8011d86 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8011d78:	68fb      	ldr	r3, [r7, #12]
 8011d7a:	689b      	ldr	r3, [r3, #8]
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	d102      	bne.n	8011d86 <HAL_SPI_TransmitReceive+0x66>
 8011d80:	7efb      	ldrb	r3, [r7, #27]
 8011d82:	2b04      	cmp	r3, #4
 8011d84:	d003      	beq.n	8011d8e <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8011d86:	2302      	movs	r3, #2
 8011d88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8011d8c:	e1cd      	b.n	801212a <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8011d8e:	68bb      	ldr	r3, [r7, #8]
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	d005      	beq.n	8011da0 <HAL_SPI_TransmitReceive+0x80>
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d002      	beq.n	8011da0 <HAL_SPI_TransmitReceive+0x80>
 8011d9a:	887b      	ldrh	r3, [r7, #2]
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d103      	bne.n	8011da8 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8011da0:	2301      	movs	r3, #1
 8011da2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8011da6:	e1c0      	b.n	801212a <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8011da8:	68fb      	ldr	r3, [r7, #12]
 8011daa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8011dae:	b2db      	uxtb	r3, r3
 8011db0:	2b04      	cmp	r3, #4
 8011db2:	d003      	beq.n	8011dbc <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8011db4:	68fb      	ldr	r3, [r7, #12]
 8011db6:	2205      	movs	r2, #5
 8011db8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011dbc:	68fb      	ldr	r3, [r7, #12]
 8011dbe:	2200      	movs	r2, #0
 8011dc0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	687a      	ldr	r2, [r7, #4]
 8011dc6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	887a      	ldrh	r2, [r7, #2]
 8011dcc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8011dd0:	68fb      	ldr	r3, [r7, #12]
 8011dd2:	887a      	ldrh	r2, [r7, #2]
 8011dd4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	68ba      	ldr	r2, [r7, #8]
 8011ddc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8011dde:	68fb      	ldr	r3, [r7, #12]
 8011de0:	887a      	ldrh	r2, [r7, #2]
 8011de2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8011de4:	68fb      	ldr	r3, [r7, #12]
 8011de6:	887a      	ldrh	r2, [r7, #2]
 8011de8:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8011dea:	68fb      	ldr	r3, [r7, #12]
 8011dec:	2200      	movs	r2, #0
 8011dee:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8011df0:	68fb      	ldr	r3, [r7, #12]
 8011df2:	2200      	movs	r2, #0
 8011df4:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8011df6:	68fb      	ldr	r3, [r7, #12]
 8011df8:	68db      	ldr	r3, [r3, #12]
 8011dfa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8011dfe:	d802      	bhi.n	8011e06 <HAL_SPI_TransmitReceive+0xe6>
 8011e00:	8a3b      	ldrh	r3, [r7, #16]
 8011e02:	2b01      	cmp	r3, #1
 8011e04:	d908      	bls.n	8011e18 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	685a      	ldr	r2, [r3, #4]
 8011e0c:	68fb      	ldr	r3, [r7, #12]
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8011e14:	605a      	str	r2, [r3, #4]
 8011e16:	e007      	b.n	8011e28 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8011e18:	68fb      	ldr	r3, [r7, #12]
 8011e1a:	681b      	ldr	r3, [r3, #0]
 8011e1c:	685a      	ldr	r2, [r3, #4]
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	681b      	ldr	r3, [r3, #0]
 8011e22:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8011e26:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011e28:	68fb      	ldr	r3, [r7, #12]
 8011e2a:	681b      	ldr	r3, [r3, #0]
 8011e2c:	681b      	ldr	r3, [r3, #0]
 8011e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011e32:	2b40      	cmp	r3, #64	; 0x40
 8011e34:	d007      	beq.n	8011e46 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8011e36:	68fb      	ldr	r3, [r7, #12]
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	681a      	ldr	r2, [r3, #0]
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	681b      	ldr	r3, [r3, #0]
 8011e40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011e44:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011e46:	68fb      	ldr	r3, [r7, #12]
 8011e48:	68db      	ldr	r3, [r3, #12]
 8011e4a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8011e4e:	d97c      	bls.n	8011f4a <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011e50:	68fb      	ldr	r3, [r7, #12]
 8011e52:	685b      	ldr	r3, [r3, #4]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d002      	beq.n	8011e5e <HAL_SPI_TransmitReceive+0x13e>
 8011e58:	8a7b      	ldrh	r3, [r7, #18]
 8011e5a:	2b01      	cmp	r3, #1
 8011e5c:	d169      	bne.n	8011f32 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011e5e:	68fb      	ldr	r3, [r7, #12]
 8011e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011e62:	881a      	ldrh	r2, [r3, #0]
 8011e64:	68fb      	ldr	r3, [r7, #12]
 8011e66:	681b      	ldr	r3, [r3, #0]
 8011e68:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8011e6a:	68fb      	ldr	r3, [r7, #12]
 8011e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011e6e:	1c9a      	adds	r2, r3, #2
 8011e70:	68fb      	ldr	r3, [r7, #12]
 8011e72:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8011e74:	68fb      	ldr	r3, [r7, #12]
 8011e76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011e78:	b29b      	uxth	r3, r3
 8011e7a:	3b01      	subs	r3, #1
 8011e7c:	b29a      	uxth	r2, r3
 8011e7e:	68fb      	ldr	r3, [r7, #12]
 8011e80:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011e82:	e056      	b.n	8011f32 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8011e84:	68fb      	ldr	r3, [r7, #12]
 8011e86:	681b      	ldr	r3, [r3, #0]
 8011e88:	689b      	ldr	r3, [r3, #8]
 8011e8a:	f003 0302 	and.w	r3, r3, #2
 8011e8e:	2b02      	cmp	r3, #2
 8011e90:	d11b      	bne.n	8011eca <HAL_SPI_TransmitReceive+0x1aa>
 8011e92:	68fb      	ldr	r3, [r7, #12]
 8011e94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011e96:	b29b      	uxth	r3, r3
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d016      	beq.n	8011eca <HAL_SPI_TransmitReceive+0x1aa>
 8011e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e9e:	2b01      	cmp	r3, #1
 8011ea0:	d113      	bne.n	8011eca <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011ea2:	68fb      	ldr	r3, [r7, #12]
 8011ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011ea6:	881a      	ldrh	r2, [r3, #0]
 8011ea8:	68fb      	ldr	r3, [r7, #12]
 8011eaa:	681b      	ldr	r3, [r3, #0]
 8011eac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011eae:	68fb      	ldr	r3, [r7, #12]
 8011eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011eb2:	1c9a      	adds	r2, r3, #2
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8011eb8:	68fb      	ldr	r3, [r7, #12]
 8011eba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011ebc:	b29b      	uxth	r3, r3
 8011ebe:	3b01      	subs	r3, #1
 8011ec0:	b29a      	uxth	r2, r3
 8011ec2:	68fb      	ldr	r3, [r7, #12]
 8011ec4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8011ec6:	2300      	movs	r3, #0
 8011ec8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8011eca:	68fb      	ldr	r3, [r7, #12]
 8011ecc:	681b      	ldr	r3, [r3, #0]
 8011ece:	689b      	ldr	r3, [r3, #8]
 8011ed0:	f003 0301 	and.w	r3, r3, #1
 8011ed4:	2b01      	cmp	r3, #1
 8011ed6:	d11c      	bne.n	8011f12 <HAL_SPI_TransmitReceive+0x1f2>
 8011ed8:	68fb      	ldr	r3, [r7, #12]
 8011eda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8011ede:	b29b      	uxth	r3, r3
 8011ee0:	2b00      	cmp	r3, #0
 8011ee2:	d016      	beq.n	8011f12 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8011ee4:	68fb      	ldr	r3, [r7, #12]
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	68da      	ldr	r2, [r3, #12]
 8011eea:	68fb      	ldr	r3, [r7, #12]
 8011eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011eee:	b292      	uxth	r2, r2
 8011ef0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011ef6:	1c9a      	adds	r2, r3, #2
 8011ef8:	68fb      	ldr	r3, [r7, #12]
 8011efa:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8011efc:	68fb      	ldr	r3, [r7, #12]
 8011efe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8011f02:	b29b      	uxth	r3, r3
 8011f04:	3b01      	subs	r3, #1
 8011f06:	b29a      	uxth	r2, r3
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8011f0e:	2301      	movs	r3, #1
 8011f10:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8011f12:	f7fc fbdf 	bl	800e6d4 <HAL_GetTick>
 8011f16:	4602      	mov	r2, r0
 8011f18:	69fb      	ldr	r3, [r7, #28]
 8011f1a:	1ad3      	subs	r3, r2, r3
 8011f1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011f1e:	429a      	cmp	r2, r3
 8011f20:	d807      	bhi.n	8011f32 <HAL_SPI_TransmitReceive+0x212>
 8011f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f28:	d003      	beq.n	8011f32 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8011f2a:	2303      	movs	r3, #3
 8011f2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8011f30:	e0fb      	b.n	801212a <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011f32:	68fb      	ldr	r3, [r7, #12]
 8011f34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011f36:	b29b      	uxth	r3, r3
 8011f38:	2b00      	cmp	r3, #0
 8011f3a:	d1a3      	bne.n	8011e84 <HAL_SPI_TransmitReceive+0x164>
 8011f3c:	68fb      	ldr	r3, [r7, #12]
 8011f3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8011f42:	b29b      	uxth	r3, r3
 8011f44:	2b00      	cmp	r3, #0
 8011f46:	d19d      	bne.n	8011e84 <HAL_SPI_TransmitReceive+0x164>
 8011f48:	e0df      	b.n	801210a <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	685b      	ldr	r3, [r3, #4]
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d003      	beq.n	8011f5a <HAL_SPI_TransmitReceive+0x23a>
 8011f52:	8a7b      	ldrh	r3, [r7, #18]
 8011f54:	2b01      	cmp	r3, #1
 8011f56:	f040 80cb 	bne.w	80120f0 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8011f5a:	68fb      	ldr	r3, [r7, #12]
 8011f5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011f5e:	b29b      	uxth	r3, r3
 8011f60:	2b01      	cmp	r3, #1
 8011f62:	d912      	bls.n	8011f8a <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011f68:	881a      	ldrh	r2, [r3, #0]
 8011f6a:	68fb      	ldr	r3, [r7, #12]
 8011f6c:	681b      	ldr	r3, [r3, #0]
 8011f6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011f74:	1c9a      	adds	r2, r3, #2
 8011f76:	68fb      	ldr	r3, [r7, #12]
 8011f78:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8011f7a:	68fb      	ldr	r3, [r7, #12]
 8011f7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011f7e:	b29b      	uxth	r3, r3
 8011f80:	3b02      	subs	r3, #2
 8011f82:	b29a      	uxth	r2, r3
 8011f84:	68fb      	ldr	r3, [r7, #12]
 8011f86:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011f88:	e0b2      	b.n	80120f0 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011f8e:	68fb      	ldr	r3, [r7, #12]
 8011f90:	681b      	ldr	r3, [r3, #0]
 8011f92:	330c      	adds	r3, #12
 8011f94:	7812      	ldrb	r2, [r2, #0]
 8011f96:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8011f98:	68fb      	ldr	r3, [r7, #12]
 8011f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011f9c:	1c5a      	adds	r2, r3, #1
 8011f9e:	68fb      	ldr	r3, [r7, #12]
 8011fa0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8011fa2:	68fb      	ldr	r3, [r7, #12]
 8011fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011fa6:	b29b      	uxth	r3, r3
 8011fa8:	3b01      	subs	r3, #1
 8011faa:	b29a      	uxth	r2, r3
 8011fac:	68fb      	ldr	r3, [r7, #12]
 8011fae:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011fb0:	e09e      	b.n	80120f0 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8011fb2:	68fb      	ldr	r3, [r7, #12]
 8011fb4:	681b      	ldr	r3, [r3, #0]
 8011fb6:	689b      	ldr	r3, [r3, #8]
 8011fb8:	f003 0302 	and.w	r3, r3, #2
 8011fbc:	2b02      	cmp	r3, #2
 8011fbe:	d134      	bne.n	801202a <HAL_SPI_TransmitReceive+0x30a>
 8011fc0:	68fb      	ldr	r3, [r7, #12]
 8011fc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011fc4:	b29b      	uxth	r3, r3
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d02f      	beq.n	801202a <HAL_SPI_TransmitReceive+0x30a>
 8011fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fcc:	2b01      	cmp	r3, #1
 8011fce:	d12c      	bne.n	801202a <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8011fd0:	68fb      	ldr	r3, [r7, #12]
 8011fd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011fd4:	b29b      	uxth	r3, r3
 8011fd6:	2b01      	cmp	r3, #1
 8011fd8:	d912      	bls.n	8012000 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011fda:	68fb      	ldr	r3, [r7, #12]
 8011fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011fde:	881a      	ldrh	r2, [r3, #0]
 8011fe0:	68fb      	ldr	r3, [r7, #12]
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8011fe6:	68fb      	ldr	r3, [r7, #12]
 8011fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011fea:	1c9a      	adds	r2, r3, #2
 8011fec:	68fb      	ldr	r3, [r7, #12]
 8011fee:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8011ff0:	68fb      	ldr	r3, [r7, #12]
 8011ff2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011ff4:	b29b      	uxth	r3, r3
 8011ff6:	3b02      	subs	r3, #2
 8011ff8:	b29a      	uxth	r2, r3
 8011ffa:	68fb      	ldr	r3, [r7, #12]
 8011ffc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011ffe:	e012      	b.n	8012026 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	330c      	adds	r3, #12
 801200a:	7812      	ldrb	r2, [r2, #0]
 801200c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 801200e:	68fb      	ldr	r3, [r7, #12]
 8012010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012012:	1c5a      	adds	r2, r3, #1
 8012014:	68fb      	ldr	r3, [r7, #12]
 8012016:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801201c:	b29b      	uxth	r3, r3
 801201e:	3b01      	subs	r3, #1
 8012020:	b29a      	uxth	r2, r3
 8012022:	68fb      	ldr	r3, [r7, #12]
 8012024:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8012026:	2300      	movs	r3, #0
 8012028:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 801202a:	68fb      	ldr	r3, [r7, #12]
 801202c:	681b      	ldr	r3, [r3, #0]
 801202e:	689b      	ldr	r3, [r3, #8]
 8012030:	f003 0301 	and.w	r3, r3, #1
 8012034:	2b01      	cmp	r3, #1
 8012036:	d148      	bne.n	80120ca <HAL_SPI_TransmitReceive+0x3aa>
 8012038:	68fb      	ldr	r3, [r7, #12]
 801203a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 801203e:	b29b      	uxth	r3, r3
 8012040:	2b00      	cmp	r3, #0
 8012042:	d042      	beq.n	80120ca <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 801204a:	b29b      	uxth	r3, r3
 801204c:	2b01      	cmp	r3, #1
 801204e:	d923      	bls.n	8012098 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8012050:	68fb      	ldr	r3, [r7, #12]
 8012052:	681b      	ldr	r3, [r3, #0]
 8012054:	68da      	ldr	r2, [r3, #12]
 8012056:	68fb      	ldr	r3, [r7, #12]
 8012058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801205a:	b292      	uxth	r2, r2
 801205c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801205e:	68fb      	ldr	r3, [r7, #12]
 8012060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012062:	1c9a      	adds	r2, r3, #2
 8012064:	68fb      	ldr	r3, [r7, #12]
 8012066:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 801206e:	b29b      	uxth	r3, r3
 8012070:	3b02      	subs	r3, #2
 8012072:	b29a      	uxth	r2, r3
 8012074:	68fb      	ldr	r3, [r7, #12]
 8012076:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 801207a:	68fb      	ldr	r3, [r7, #12]
 801207c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8012080:	b29b      	uxth	r3, r3
 8012082:	2b01      	cmp	r3, #1
 8012084:	d81f      	bhi.n	80120c6 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8012086:	68fb      	ldr	r3, [r7, #12]
 8012088:	681b      	ldr	r3, [r3, #0]
 801208a:	685a      	ldr	r2, [r3, #4]
 801208c:	68fb      	ldr	r3, [r7, #12]
 801208e:	681b      	ldr	r3, [r3, #0]
 8012090:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8012094:	605a      	str	r2, [r3, #4]
 8012096:	e016      	b.n	80120c6 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	f103 020c 	add.w	r2, r3, #12
 80120a0:	68fb      	ldr	r3, [r7, #12]
 80120a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80120a4:	7812      	ldrb	r2, [r2, #0]
 80120a6:	b2d2      	uxtb	r2, r2
 80120a8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80120aa:	68fb      	ldr	r3, [r7, #12]
 80120ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80120ae:	1c5a      	adds	r2, r3, #1
 80120b0:	68fb      	ldr	r3, [r7, #12]
 80120b2:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80120b4:	68fb      	ldr	r3, [r7, #12]
 80120b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80120ba:	b29b      	uxth	r3, r3
 80120bc:	3b01      	subs	r3, #1
 80120be:	b29a      	uxth	r2, r3
 80120c0:	68fb      	ldr	r3, [r7, #12]
 80120c2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80120c6:	2301      	movs	r3, #1
 80120c8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80120ca:	f7fc fb03 	bl	800e6d4 <HAL_GetTick>
 80120ce:	4602      	mov	r2, r0
 80120d0:	69fb      	ldr	r3, [r7, #28]
 80120d2:	1ad3      	subs	r3, r2, r3
 80120d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80120d6:	429a      	cmp	r2, r3
 80120d8:	d803      	bhi.n	80120e2 <HAL_SPI_TransmitReceive+0x3c2>
 80120da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120e0:	d102      	bne.n	80120e8 <HAL_SPI_TransmitReceive+0x3c8>
 80120e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120e4:	2b00      	cmp	r3, #0
 80120e6:	d103      	bne.n	80120f0 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80120e8:	2303      	movs	r3, #3
 80120ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80120ee:	e01c      	b.n	801212a <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80120f0:	68fb      	ldr	r3, [r7, #12]
 80120f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80120f4:	b29b      	uxth	r3, r3
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	f47f af5b 	bne.w	8011fb2 <HAL_SPI_TransmitReceive+0x292>
 80120fc:	68fb      	ldr	r3, [r7, #12]
 80120fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8012102:	b29b      	uxth	r3, r3
 8012104:	2b00      	cmp	r3, #0
 8012106:	f47f af54 	bne.w	8011fb2 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 801210a:	69fa      	ldr	r2, [r7, #28]
 801210c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801210e:	68f8      	ldr	r0, [r7, #12]
 8012110:	f000 fbcf 	bl	80128b2 <SPI_EndRxTxTransaction>
 8012114:	4603      	mov	r3, r0
 8012116:	2b00      	cmp	r3, #0
 8012118:	d006      	beq.n	8012128 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 801211a:	2301      	movs	r3, #1
 801211c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012120:	68fb      	ldr	r3, [r7, #12]
 8012122:	2220      	movs	r2, #32
 8012124:	661a      	str	r2, [r3, #96]	; 0x60
 8012126:	e000      	b.n	801212a <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8012128:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	2201      	movs	r2, #1
 801212e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8012132:	68fb      	ldr	r3, [r7, #12]
 8012134:	2200      	movs	r2, #0
 8012136:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 801213a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 801213e:	4618      	mov	r0, r3
 8012140:	3728      	adds	r7, #40	; 0x28
 8012142:	46bd      	mov	sp, r7
 8012144:	bd80      	pop	{r7, pc}
	...

08012148 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8012148:	b580      	push	{r7, lr}
 801214a:	b086      	sub	sp, #24
 801214c:	af00      	add	r7, sp, #0
 801214e:	60f8      	str	r0, [r7, #12]
 8012150:	60b9      	str	r1, [r7, #8]
 8012152:	607a      	str	r2, [r7, #4]
 8012154:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8012156:	2300      	movs	r3, #0
 8012158:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 801215a:	68fb      	ldr	r3, [r7, #12]
 801215c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8012160:	2b01      	cmp	r3, #1
 8012162:	d101      	bne.n	8012168 <HAL_SPI_TransmitReceive_DMA+0x20>
 8012164:	2302      	movs	r3, #2
 8012166:	e16c      	b.n	8012442 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8012168:	68fb      	ldr	r3, [r7, #12]
 801216a:	2201      	movs	r2, #1
 801216c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8012170:	68fb      	ldr	r3, [r7, #12]
 8012172:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8012176:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8012178:	68fb      	ldr	r3, [r7, #12]
 801217a:	685b      	ldr	r3, [r3, #4]
 801217c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 801217e:	7dbb      	ldrb	r3, [r7, #22]
 8012180:	2b01      	cmp	r3, #1
 8012182:	d00d      	beq.n	80121a0 <HAL_SPI_TransmitReceive_DMA+0x58>
 8012184:	693b      	ldr	r3, [r7, #16]
 8012186:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801218a:	d106      	bne.n	801219a <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 801218c:	68fb      	ldr	r3, [r7, #12]
 801218e:	689b      	ldr	r3, [r3, #8]
 8012190:	2b00      	cmp	r3, #0
 8012192:	d102      	bne.n	801219a <HAL_SPI_TransmitReceive_DMA+0x52>
 8012194:	7dbb      	ldrb	r3, [r7, #22]
 8012196:	2b04      	cmp	r3, #4
 8012198:	d002      	beq.n	80121a0 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 801219a:	2302      	movs	r3, #2
 801219c:	75fb      	strb	r3, [r7, #23]
    goto error;
 801219e:	e14b      	b.n	8012438 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80121a0:	68bb      	ldr	r3, [r7, #8]
 80121a2:	2b00      	cmp	r3, #0
 80121a4:	d005      	beq.n	80121b2 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d002      	beq.n	80121b2 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80121ac:	887b      	ldrh	r3, [r7, #2]
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	d102      	bne.n	80121b8 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 80121b2:	2301      	movs	r3, #1
 80121b4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80121b6:	e13f      	b.n	8012438 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80121be:	b2db      	uxtb	r3, r3
 80121c0:	2b04      	cmp	r3, #4
 80121c2:	d003      	beq.n	80121cc <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80121c4:	68fb      	ldr	r3, [r7, #12]
 80121c6:	2205      	movs	r2, #5
 80121c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80121cc:	68fb      	ldr	r3, [r7, #12]
 80121ce:	2200      	movs	r2, #0
 80121d0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	68ba      	ldr	r2, [r7, #8]
 80121d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80121d8:	68fb      	ldr	r3, [r7, #12]
 80121da:	887a      	ldrh	r2, [r7, #2]
 80121dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80121de:	68fb      	ldr	r3, [r7, #12]
 80121e0:	887a      	ldrh	r2, [r7, #2]
 80121e2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80121e4:	68fb      	ldr	r3, [r7, #12]
 80121e6:	687a      	ldr	r2, [r7, #4]
 80121e8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80121ea:	68fb      	ldr	r3, [r7, #12]
 80121ec:	887a      	ldrh	r2, [r7, #2]
 80121ee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80121f2:	68fb      	ldr	r3, [r7, #12]
 80121f4:	887a      	ldrh	r2, [r7, #2]
 80121f6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80121fa:	68fb      	ldr	r3, [r7, #12]
 80121fc:	2200      	movs	r2, #0
 80121fe:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8012200:	68fb      	ldr	r3, [r7, #12]
 8012202:	2200      	movs	r2, #0
 8012204:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8012206:	68fb      	ldr	r3, [r7, #12]
 8012208:	681b      	ldr	r3, [r3, #0]
 801220a:	685a      	ldr	r2, [r3, #4]
 801220c:	68fb      	ldr	r3, [r7, #12]
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8012214:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8012216:	68fb      	ldr	r3, [r7, #12]
 8012218:	68db      	ldr	r3, [r3, #12]
 801221a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 801221e:	d908      	bls.n	8012232 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8012220:	68fb      	ldr	r3, [r7, #12]
 8012222:	681b      	ldr	r3, [r3, #0]
 8012224:	685a      	ldr	r2, [r3, #4]
 8012226:	68fb      	ldr	r3, [r7, #12]
 8012228:	681b      	ldr	r3, [r3, #0]
 801222a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 801222e:	605a      	str	r2, [r3, #4]
 8012230:	e06f      	b.n	8012312 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8012232:	68fb      	ldr	r3, [r7, #12]
 8012234:	681b      	ldr	r3, [r3, #0]
 8012236:	685a      	ldr	r2, [r3, #4]
 8012238:	68fb      	ldr	r3, [r7, #12]
 801223a:	681b      	ldr	r3, [r3, #0]
 801223c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8012240:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8012242:	68fb      	ldr	r3, [r7, #12]
 8012244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012246:	699b      	ldr	r3, [r3, #24]
 8012248:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801224c:	d126      	bne.n	801229c <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8012252:	f003 0301 	and.w	r3, r3, #1
 8012256:	2b00      	cmp	r3, #0
 8012258:	d10f      	bne.n	801227a <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 801225a:	68fb      	ldr	r3, [r7, #12]
 801225c:	681b      	ldr	r3, [r3, #0]
 801225e:	685a      	ldr	r2, [r3, #4]
 8012260:	68fb      	ldr	r3, [r7, #12]
 8012262:	681b      	ldr	r3, [r3, #0]
 8012264:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8012268:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 801226a:	68fb      	ldr	r3, [r7, #12]
 801226c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801226e:	b29b      	uxth	r3, r3
 8012270:	085b      	lsrs	r3, r3, #1
 8012272:	b29a      	uxth	r2, r3
 8012274:	68fb      	ldr	r3, [r7, #12]
 8012276:	87da      	strh	r2, [r3, #62]	; 0x3e
 8012278:	e010      	b.n	801229c <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 801227a:	68fb      	ldr	r3, [r7, #12]
 801227c:	681b      	ldr	r3, [r3, #0]
 801227e:	685a      	ldr	r2, [r3, #4]
 8012280:	68fb      	ldr	r3, [r7, #12]
 8012282:	681b      	ldr	r3, [r3, #0]
 8012284:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8012288:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801228e:	b29b      	uxth	r3, r3
 8012290:	085b      	lsrs	r3, r3, #1
 8012292:	b29b      	uxth	r3, r3
 8012294:	3301      	adds	r3, #1
 8012296:	b29a      	uxth	r2, r3
 8012298:	68fb      	ldr	r3, [r7, #12]
 801229a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 801229c:	68fb      	ldr	r3, [r7, #12]
 801229e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80122a0:	699b      	ldr	r3, [r3, #24]
 80122a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80122a6:	d134      	bne.n	8012312 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80122a8:	68fb      	ldr	r3, [r7, #12]
 80122aa:	681b      	ldr	r3, [r3, #0]
 80122ac:	685a      	ldr	r2, [r3, #4]
 80122ae:	68fb      	ldr	r3, [r7, #12]
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80122b6:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80122b8:	68fb      	ldr	r3, [r7, #12]
 80122ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80122be:	b29b      	uxth	r3, r3
 80122c0:	f003 0301 	and.w	r3, r3, #1
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d111      	bne.n	80122ec <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80122c8:	68fb      	ldr	r3, [r7, #12]
 80122ca:	681b      	ldr	r3, [r3, #0]
 80122cc:	685a      	ldr	r2, [r3, #4]
 80122ce:	68fb      	ldr	r3, [r7, #12]
 80122d0:	681b      	ldr	r3, [r3, #0]
 80122d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80122d6:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80122d8:	68fb      	ldr	r3, [r7, #12]
 80122da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80122de:	b29b      	uxth	r3, r3
 80122e0:	085b      	lsrs	r3, r3, #1
 80122e2:	b29a      	uxth	r2, r3
 80122e4:	68fb      	ldr	r3, [r7, #12]
 80122e6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80122ea:	e012      	b.n	8012312 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80122ec:	68fb      	ldr	r3, [r7, #12]
 80122ee:	681b      	ldr	r3, [r3, #0]
 80122f0:	685a      	ldr	r2, [r3, #4]
 80122f2:	68fb      	ldr	r3, [r7, #12]
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80122fa:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80122fc:	68fb      	ldr	r3, [r7, #12]
 80122fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8012302:	b29b      	uxth	r3, r3
 8012304:	085b      	lsrs	r3, r3, #1
 8012306:	b29b      	uxth	r3, r3
 8012308:	3301      	adds	r3, #1
 801230a:	b29a      	uxth	r2, r3
 801230c:	68fb      	ldr	r3, [r7, #12]
 801230e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8012312:	68fb      	ldr	r3, [r7, #12]
 8012314:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8012318:	b2db      	uxtb	r3, r3
 801231a:	2b04      	cmp	r3, #4
 801231c:	d108      	bne.n	8012330 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 801231e:	68fb      	ldr	r3, [r7, #12]
 8012320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012322:	4a4a      	ldr	r2, [pc, #296]	; (801244c <HAL_SPI_TransmitReceive_DMA+0x304>)
 8012324:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8012326:	68fb      	ldr	r3, [r7, #12]
 8012328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801232a:	4a49      	ldr	r2, [pc, #292]	; (8012450 <HAL_SPI_TransmitReceive_DMA+0x308>)
 801232c:	63da      	str	r2, [r3, #60]	; 0x3c
 801232e:	e007      	b.n	8012340 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8012330:	68fb      	ldr	r3, [r7, #12]
 8012332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012334:	4a47      	ldr	r2, [pc, #284]	; (8012454 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 8012336:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8012338:	68fb      	ldr	r3, [r7, #12]
 801233a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801233c:	4a46      	ldr	r2, [pc, #280]	; (8012458 <HAL_SPI_TransmitReceive_DMA+0x310>)
 801233e:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8012340:	68fb      	ldr	r3, [r7, #12]
 8012342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012344:	4a45      	ldr	r2, [pc, #276]	; (801245c <HAL_SPI_TransmitReceive_DMA+0x314>)
 8012346:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8012348:	68fb      	ldr	r3, [r7, #12]
 801234a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801234c:	2200      	movs	r2, #0
 801234e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8012350:	68fb      	ldr	r3, [r7, #12]
 8012352:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8012354:	68fb      	ldr	r3, [r7, #12]
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	330c      	adds	r3, #12
 801235a:	4619      	mov	r1, r3
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012360:	461a      	mov	r2, r3
 8012362:	68fb      	ldr	r3, [r7, #12]
 8012364:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8012368:	b29b      	uxth	r3, r3
 801236a:	f7fc fb7f 	bl	800ea6c <HAL_DMA_Start_IT>
 801236e:	4603      	mov	r3, r0
 8012370:	2b00      	cmp	r3, #0
 8012372:	d00c      	beq.n	801238e <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8012374:	68fb      	ldr	r3, [r7, #12]
 8012376:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012378:	f043 0210 	orr.w	r2, r3, #16
 801237c:	68fb      	ldr	r3, [r7, #12]
 801237e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8012380:	2301      	movs	r3, #1
 8012382:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8012384:	68fb      	ldr	r3, [r7, #12]
 8012386:	2201      	movs	r2, #1
 8012388:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 801238c:	e054      	b.n	8012438 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 801238e:	68fb      	ldr	r3, [r7, #12]
 8012390:	681b      	ldr	r3, [r3, #0]
 8012392:	685a      	ldr	r2, [r3, #4]
 8012394:	68fb      	ldr	r3, [r7, #12]
 8012396:	681b      	ldr	r3, [r3, #0]
 8012398:	f042 0201 	orr.w	r2, r2, #1
 801239c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80123a2:	2200      	movs	r2, #0
 80123a4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80123a6:	68fb      	ldr	r3, [r7, #12]
 80123a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80123aa:	2200      	movs	r2, #0
 80123ac:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80123ae:	68fb      	ldr	r3, [r7, #12]
 80123b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80123b2:	2200      	movs	r2, #0
 80123b4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80123b6:	68fb      	ldr	r3, [r7, #12]
 80123b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80123ba:	2200      	movs	r2, #0
 80123bc:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 80123be:	68fb      	ldr	r3, [r7, #12]
 80123c0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80123c2:	68fb      	ldr	r3, [r7, #12]
 80123c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80123c6:	4619      	mov	r1, r3
 80123c8:	68fb      	ldr	r3, [r7, #12]
 80123ca:	681b      	ldr	r3, [r3, #0]
 80123cc:	330c      	adds	r3, #12
 80123ce:	461a      	mov	r2, r3
 80123d0:	68fb      	ldr	r3, [r7, #12]
 80123d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80123d4:	b29b      	uxth	r3, r3
 80123d6:	f7fc fb49 	bl	800ea6c <HAL_DMA_Start_IT>
 80123da:	4603      	mov	r3, r0
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d00c      	beq.n	80123fa <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80123e0:	68fb      	ldr	r3, [r7, #12]
 80123e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80123e4:	f043 0210 	orr.w	r2, r3, #16
 80123e8:	68fb      	ldr	r3, [r7, #12]
 80123ea:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80123ec:	2301      	movs	r3, #1
 80123ee:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80123f0:	68fb      	ldr	r3, [r7, #12]
 80123f2:	2201      	movs	r2, #1
 80123f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80123f8:	e01e      	b.n	8012438 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80123fa:	68fb      	ldr	r3, [r7, #12]
 80123fc:	681b      	ldr	r3, [r3, #0]
 80123fe:	681b      	ldr	r3, [r3, #0]
 8012400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012404:	2b40      	cmp	r3, #64	; 0x40
 8012406:	d007      	beq.n	8012418 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	681b      	ldr	r3, [r3, #0]
 801240c:	681a      	ldr	r2, [r3, #0]
 801240e:	68fb      	ldr	r3, [r7, #12]
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012416:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8012418:	68fb      	ldr	r3, [r7, #12]
 801241a:	681b      	ldr	r3, [r3, #0]
 801241c:	685a      	ldr	r2, [r3, #4]
 801241e:	68fb      	ldr	r3, [r7, #12]
 8012420:	681b      	ldr	r3, [r3, #0]
 8012422:	f042 0220 	orr.w	r2, r2, #32
 8012426:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8012428:	68fb      	ldr	r3, [r7, #12]
 801242a:	681b      	ldr	r3, [r3, #0]
 801242c:	685a      	ldr	r2, [r3, #4]
 801242e:	68fb      	ldr	r3, [r7, #12]
 8012430:	681b      	ldr	r3, [r3, #0]
 8012432:	f042 0202 	orr.w	r2, r2, #2
 8012436:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	2200      	movs	r2, #0
 801243c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8012440:	7dfb      	ldrb	r3, [r7, #23]
}
 8012442:	4618      	mov	r0, r3
 8012444:	3718      	adds	r7, #24
 8012446:	46bd      	mov	sp, r7
 8012448:	bd80      	pop	{r7, pc}
 801244a:	bf00      	nop
 801244c:	080125dd 	.word	0x080125dd
 8012450:	080124c5 	.word	0x080124c5
 8012454:	080125f9 	.word	0x080125f9
 8012458:	0801254b 	.word	0x0801254b
 801245c:	08012615 	.word	0x08012615

08012460 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8012460:	b480      	push	{r7}
 8012462:	b083      	sub	sp, #12
 8012464:	af00      	add	r7, sp, #0
 8012466:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8012468:	bf00      	nop
 801246a:	370c      	adds	r7, #12
 801246c:	46bd      	mov	sp, r7
 801246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012472:	4770      	bx	lr

08012474 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8012474:	b480      	push	{r7}
 8012476:	b083      	sub	sp, #12
 8012478:	af00      	add	r7, sp, #0
 801247a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 801247c:	bf00      	nop
 801247e:	370c      	adds	r7, #12
 8012480:	46bd      	mov	sp, r7
 8012482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012486:	4770      	bx	lr

08012488 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8012488:	b480      	push	{r7}
 801248a:	b083      	sub	sp, #12
 801248c:	af00      	add	r7, sp, #0
 801248e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8012490:	bf00      	nop
 8012492:	370c      	adds	r7, #12
 8012494:	46bd      	mov	sp, r7
 8012496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801249a:	4770      	bx	lr

0801249c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 801249c:	b480      	push	{r7}
 801249e:	b083      	sub	sp, #12
 80124a0:	af00      	add	r7, sp, #0
 80124a2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80124a4:	bf00      	nop
 80124a6:	370c      	adds	r7, #12
 80124a8:	46bd      	mov	sp, r7
 80124aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124ae:	4770      	bx	lr

080124b0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80124b0:	b480      	push	{r7}
 80124b2:	b083      	sub	sp, #12
 80124b4:	af00      	add	r7, sp, #0
 80124b6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80124b8:	bf00      	nop
 80124ba:	370c      	adds	r7, #12
 80124bc:	46bd      	mov	sp, r7
 80124be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124c2:	4770      	bx	lr

080124c4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80124c4:	b580      	push	{r7, lr}
 80124c6:	b084      	sub	sp, #16
 80124c8:	af00      	add	r7, sp, #0
 80124ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80124d0:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80124d2:	f7fc f8ff 	bl	800e6d4 <HAL_GetTick>
 80124d6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	681b      	ldr	r3, [r3, #0]
 80124dc:	681b      	ldr	r3, [r3, #0]
 80124de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80124e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80124e6:	d02a      	beq.n	801253e <SPI_DMAReceiveCplt+0x7a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80124e8:	68fb      	ldr	r3, [r7, #12]
 80124ea:	681b      	ldr	r3, [r3, #0]
 80124ec:	685a      	ldr	r2, [r3, #4]
 80124ee:	68fb      	ldr	r3, [r7, #12]
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	f022 0220 	bic.w	r2, r2, #32
 80124f6:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80124f8:	68fb      	ldr	r3, [r7, #12]
 80124fa:	681b      	ldr	r3, [r3, #0]
 80124fc:	685a      	ldr	r2, [r3, #4]
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	681b      	ldr	r3, [r3, #0]
 8012502:	f022 0203 	bic.w	r2, r2, #3
 8012506:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8012508:	68ba      	ldr	r2, [r7, #8]
 801250a:	2164      	movs	r1, #100	; 0x64
 801250c:	68f8      	ldr	r0, [r7, #12]
 801250e:	f000 f978 	bl	8012802 <SPI_EndRxTransaction>
 8012512:	4603      	mov	r3, r0
 8012514:	2b00      	cmp	r3, #0
 8012516:	d002      	beq.n	801251e <SPI_DMAReceiveCplt+0x5a>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012518:	68fb      	ldr	r3, [r7, #12]
 801251a:	2220      	movs	r2, #32
 801251c:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 801251e:	68fb      	ldr	r3, [r7, #12]
 8012520:	2200      	movs	r2, #0
 8012522:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8012526:	68fb      	ldr	r3, [r7, #12]
 8012528:	2201      	movs	r2, #1
 801252a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801252e:	68fb      	ldr	r3, [r7, #12]
 8012530:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012532:	2b00      	cmp	r3, #0
 8012534:	d003      	beq.n	801253e <SPI_DMAReceiveCplt+0x7a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8012536:	68f8      	ldr	r0, [r7, #12]
 8012538:	f7ff ffba 	bl	80124b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 801253c:	e002      	b.n	8012544 <SPI_DMAReceiveCplt+0x80>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 801253e:	68f8      	ldr	r0, [r7, #12]
 8012540:	f7ff ff8e 	bl	8012460 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8012544:	3710      	adds	r7, #16
 8012546:	46bd      	mov	sp, r7
 8012548:	bd80      	pop	{r7, pc}

0801254a <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801254a:	b580      	push	{r7, lr}
 801254c:	b084      	sub	sp, #16
 801254e:	af00      	add	r7, sp, #0
 8012550:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012556:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012558:	f7fc f8bc 	bl	800e6d4 <HAL_GetTick>
 801255c:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	681b      	ldr	r3, [r3, #0]
 8012562:	681b      	ldr	r3, [r3, #0]
 8012564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012568:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801256c:	d030      	beq.n	80125d0 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 801256e:	68fb      	ldr	r3, [r7, #12]
 8012570:	681b      	ldr	r3, [r3, #0]
 8012572:	685a      	ldr	r2, [r3, #4]
 8012574:	68fb      	ldr	r3, [r7, #12]
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	f022 0220 	bic.w	r2, r2, #32
 801257c:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 801257e:	68ba      	ldr	r2, [r7, #8]
 8012580:	2164      	movs	r1, #100	; 0x64
 8012582:	68f8      	ldr	r0, [r7, #12]
 8012584:	f000 f995 	bl	80128b2 <SPI_EndRxTxTransaction>
 8012588:	4603      	mov	r3, r0
 801258a:	2b00      	cmp	r3, #0
 801258c:	d005      	beq.n	801259a <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801258e:	68fb      	ldr	r3, [r7, #12]
 8012590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012592:	f043 0220 	orr.w	r2, r3, #32
 8012596:	68fb      	ldr	r3, [r7, #12]
 8012598:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 801259a:	68fb      	ldr	r3, [r7, #12]
 801259c:	681b      	ldr	r3, [r3, #0]
 801259e:	685a      	ldr	r2, [r3, #4]
 80125a0:	68fb      	ldr	r3, [r7, #12]
 80125a2:	681b      	ldr	r3, [r3, #0]
 80125a4:	f022 0203 	bic.w	r2, r2, #3
 80125a8:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80125aa:	68fb      	ldr	r3, [r7, #12]
 80125ac:	2200      	movs	r2, #0
 80125ae:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 80125b0:	68fb      	ldr	r3, [r7, #12]
 80125b2:	2200      	movs	r2, #0
 80125b4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80125b8:	68fb      	ldr	r3, [r7, #12]
 80125ba:	2201      	movs	r2, #1
 80125bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80125c0:	68fb      	ldr	r3, [r7, #12]
 80125c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80125c4:	2b00      	cmp	r3, #0
 80125c6:	d003      	beq.n	80125d0 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80125c8:	68f8      	ldr	r0, [r7, #12]
 80125ca:	f7ff ff71 	bl	80124b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80125ce:	e002      	b.n	80125d6 <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80125d0:	68f8      	ldr	r0, [r7, #12]
 80125d2:	f7ff ff4f 	bl	8012474 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80125d6:	3710      	adds	r7, #16
 80125d8:	46bd      	mov	sp, r7
 80125da:	bd80      	pop	{r7, pc}

080125dc <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80125dc:	b580      	push	{r7, lr}
 80125de:	b084      	sub	sp, #16
 80125e0:	af00      	add	r7, sp, #0
 80125e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80125e8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80125ea:	68f8      	ldr	r0, [r7, #12]
 80125ec:	f7ff ff4c 	bl	8012488 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80125f0:	bf00      	nop
 80125f2:	3710      	adds	r7, #16
 80125f4:	46bd      	mov	sp, r7
 80125f6:	bd80      	pop	{r7, pc}

080125f8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80125f8:	b580      	push	{r7, lr}
 80125fa:	b084      	sub	sp, #16
 80125fc:	af00      	add	r7, sp, #0
 80125fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012604:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8012606:	68f8      	ldr	r0, [r7, #12]
 8012608:	f7ff ff48 	bl	801249c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801260c:	bf00      	nop
 801260e:	3710      	adds	r7, #16
 8012610:	46bd      	mov	sp, r7
 8012612:	bd80      	pop	{r7, pc}

08012614 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8012614:	b580      	push	{r7, lr}
 8012616:	b084      	sub	sp, #16
 8012618:	af00      	add	r7, sp, #0
 801261a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012620:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8012622:	68fb      	ldr	r3, [r7, #12]
 8012624:	681b      	ldr	r3, [r3, #0]
 8012626:	685a      	ldr	r2, [r3, #4]
 8012628:	68fb      	ldr	r3, [r7, #12]
 801262a:	681b      	ldr	r3, [r3, #0]
 801262c:	f022 0203 	bic.w	r2, r2, #3
 8012630:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8012632:	68fb      	ldr	r3, [r7, #12]
 8012634:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012636:	f043 0210 	orr.w	r2, r3, #16
 801263a:	68fb      	ldr	r3, [r7, #12]
 801263c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	2201      	movs	r2, #1
 8012642:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8012646:	68f8      	ldr	r0, [r7, #12]
 8012648:	f7ff ff32 	bl	80124b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801264c:	bf00      	nop
 801264e:	3710      	adds	r7, #16
 8012650:	46bd      	mov	sp, r7
 8012652:	bd80      	pop	{r7, pc}

08012654 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8012654:	b580      	push	{r7, lr}
 8012656:	b084      	sub	sp, #16
 8012658:	af00      	add	r7, sp, #0
 801265a:	60f8      	str	r0, [r7, #12]
 801265c:	60b9      	str	r1, [r7, #8]
 801265e:	603b      	str	r3, [r7, #0]
 8012660:	4613      	mov	r3, r2
 8012662:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8012664:	e04c      	b.n	8012700 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8012666:	683b      	ldr	r3, [r7, #0]
 8012668:	f1b3 3fff 	cmp.w	r3, #4294967295
 801266c:	d048      	beq.n	8012700 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 801266e:	f7fc f831 	bl	800e6d4 <HAL_GetTick>
 8012672:	4602      	mov	r2, r0
 8012674:	69bb      	ldr	r3, [r7, #24]
 8012676:	1ad3      	subs	r3, r2, r3
 8012678:	683a      	ldr	r2, [r7, #0]
 801267a:	429a      	cmp	r2, r3
 801267c:	d902      	bls.n	8012684 <SPI_WaitFlagStateUntilTimeout+0x30>
 801267e:	683b      	ldr	r3, [r7, #0]
 8012680:	2b00      	cmp	r3, #0
 8012682:	d13d      	bne.n	8012700 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8012684:	68fb      	ldr	r3, [r7, #12]
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	685a      	ldr	r2, [r3, #4]
 801268a:	68fb      	ldr	r3, [r7, #12]
 801268c:	681b      	ldr	r3, [r3, #0]
 801268e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8012692:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012694:	68fb      	ldr	r3, [r7, #12]
 8012696:	685b      	ldr	r3, [r3, #4]
 8012698:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801269c:	d111      	bne.n	80126c2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 801269e:	68fb      	ldr	r3, [r7, #12]
 80126a0:	689b      	ldr	r3, [r3, #8]
 80126a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80126a6:	d004      	beq.n	80126b2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80126a8:	68fb      	ldr	r3, [r7, #12]
 80126aa:	689b      	ldr	r3, [r3, #8]
 80126ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80126b0:	d107      	bne.n	80126c2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80126b2:	68fb      	ldr	r3, [r7, #12]
 80126b4:	681b      	ldr	r3, [r3, #0]
 80126b6:	681a      	ldr	r2, [r3, #0]
 80126b8:	68fb      	ldr	r3, [r7, #12]
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80126c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80126c2:	68fb      	ldr	r3, [r7, #12]
 80126c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80126c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80126ca:	d10f      	bne.n	80126ec <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80126cc:	68fb      	ldr	r3, [r7, #12]
 80126ce:	681b      	ldr	r3, [r3, #0]
 80126d0:	681a      	ldr	r2, [r3, #0]
 80126d2:	68fb      	ldr	r3, [r7, #12]
 80126d4:	681b      	ldr	r3, [r3, #0]
 80126d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80126da:	601a      	str	r2, [r3, #0]
 80126dc:	68fb      	ldr	r3, [r7, #12]
 80126de:	681b      	ldr	r3, [r3, #0]
 80126e0:	681a      	ldr	r2, [r3, #0]
 80126e2:	68fb      	ldr	r3, [r7, #12]
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80126ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80126ec:	68fb      	ldr	r3, [r7, #12]
 80126ee:	2201      	movs	r2, #1
 80126f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80126f4:	68fb      	ldr	r3, [r7, #12]
 80126f6:	2200      	movs	r2, #0
 80126f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80126fc:	2303      	movs	r3, #3
 80126fe:	e00f      	b.n	8012720 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8012700:	68fb      	ldr	r3, [r7, #12]
 8012702:	681b      	ldr	r3, [r3, #0]
 8012704:	689a      	ldr	r2, [r3, #8]
 8012706:	68bb      	ldr	r3, [r7, #8]
 8012708:	4013      	ands	r3, r2
 801270a:	68ba      	ldr	r2, [r7, #8]
 801270c:	429a      	cmp	r2, r3
 801270e:	bf0c      	ite	eq
 8012710:	2301      	moveq	r3, #1
 8012712:	2300      	movne	r3, #0
 8012714:	b2db      	uxtb	r3, r3
 8012716:	461a      	mov	r2, r3
 8012718:	79fb      	ldrb	r3, [r7, #7]
 801271a:	429a      	cmp	r2, r3
 801271c:	d1a3      	bne.n	8012666 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 801271e:	2300      	movs	r3, #0
}
 8012720:	4618      	mov	r0, r3
 8012722:	3710      	adds	r7, #16
 8012724:	46bd      	mov	sp, r7
 8012726:	bd80      	pop	{r7, pc}

08012728 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8012728:	b580      	push	{r7, lr}
 801272a:	b084      	sub	sp, #16
 801272c:	af00      	add	r7, sp, #0
 801272e:	60f8      	str	r0, [r7, #12]
 8012730:	60b9      	str	r1, [r7, #8]
 8012732:	607a      	str	r2, [r7, #4]
 8012734:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8012736:	e057      	b.n	80127e8 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8012738:	68bb      	ldr	r3, [r7, #8]
 801273a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 801273e:	d106      	bne.n	801274e <SPI_WaitFifoStateUntilTimeout+0x26>
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	2b00      	cmp	r3, #0
 8012744:	d103      	bne.n	801274e <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	681b      	ldr	r3, [r3, #0]
 801274a:	330c      	adds	r3, #12
 801274c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 801274e:	683b      	ldr	r3, [r7, #0]
 8012750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012754:	d048      	beq.n	80127e8 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8012756:	f7fb ffbd 	bl	800e6d4 <HAL_GetTick>
 801275a:	4602      	mov	r2, r0
 801275c:	69bb      	ldr	r3, [r7, #24]
 801275e:	1ad3      	subs	r3, r2, r3
 8012760:	683a      	ldr	r2, [r7, #0]
 8012762:	429a      	cmp	r2, r3
 8012764:	d902      	bls.n	801276c <SPI_WaitFifoStateUntilTimeout+0x44>
 8012766:	683b      	ldr	r3, [r7, #0]
 8012768:	2b00      	cmp	r3, #0
 801276a:	d13d      	bne.n	80127e8 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801276c:	68fb      	ldr	r3, [r7, #12]
 801276e:	681b      	ldr	r3, [r3, #0]
 8012770:	685a      	ldr	r2, [r3, #4]
 8012772:	68fb      	ldr	r3, [r7, #12]
 8012774:	681b      	ldr	r3, [r3, #0]
 8012776:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 801277a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801277c:	68fb      	ldr	r3, [r7, #12]
 801277e:	685b      	ldr	r3, [r3, #4]
 8012780:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012784:	d111      	bne.n	80127aa <SPI_WaitFifoStateUntilTimeout+0x82>
 8012786:	68fb      	ldr	r3, [r7, #12]
 8012788:	689b      	ldr	r3, [r3, #8]
 801278a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801278e:	d004      	beq.n	801279a <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8012790:	68fb      	ldr	r3, [r7, #12]
 8012792:	689b      	ldr	r3, [r3, #8]
 8012794:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012798:	d107      	bne.n	80127aa <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801279a:	68fb      	ldr	r3, [r7, #12]
 801279c:	681b      	ldr	r3, [r3, #0]
 801279e:	681a      	ldr	r2, [r3, #0]
 80127a0:	68fb      	ldr	r3, [r7, #12]
 80127a2:	681b      	ldr	r3, [r3, #0]
 80127a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80127a8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80127aa:	68fb      	ldr	r3, [r7, #12]
 80127ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80127ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80127b2:	d10f      	bne.n	80127d4 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 80127b4:	68fb      	ldr	r3, [r7, #12]
 80127b6:	681b      	ldr	r3, [r3, #0]
 80127b8:	681a      	ldr	r2, [r3, #0]
 80127ba:	68fb      	ldr	r3, [r7, #12]
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80127c2:	601a      	str	r2, [r3, #0]
 80127c4:	68fb      	ldr	r3, [r7, #12]
 80127c6:	681b      	ldr	r3, [r3, #0]
 80127c8:	681a      	ldr	r2, [r3, #0]
 80127ca:	68fb      	ldr	r3, [r7, #12]
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80127d2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80127d4:	68fb      	ldr	r3, [r7, #12]
 80127d6:	2201      	movs	r2, #1
 80127d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80127dc:	68fb      	ldr	r3, [r7, #12]
 80127de:	2200      	movs	r2, #0
 80127e0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80127e4:	2303      	movs	r3, #3
 80127e6:	e008      	b.n	80127fa <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 80127e8:	68fb      	ldr	r3, [r7, #12]
 80127ea:	681b      	ldr	r3, [r3, #0]
 80127ec:	689a      	ldr	r2, [r3, #8]
 80127ee:	68bb      	ldr	r3, [r7, #8]
 80127f0:	4013      	ands	r3, r2
 80127f2:	687a      	ldr	r2, [r7, #4]
 80127f4:	429a      	cmp	r2, r3
 80127f6:	d19f      	bne.n	8012738 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80127f8:	2300      	movs	r3, #0
}
 80127fa:	4618      	mov	r0, r3
 80127fc:	3710      	adds	r7, #16
 80127fe:	46bd      	mov	sp, r7
 8012800:	bd80      	pop	{r7, pc}

08012802 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8012802:	b580      	push	{r7, lr}
 8012804:	b086      	sub	sp, #24
 8012806:	af02      	add	r7, sp, #8
 8012808:	60f8      	str	r0, [r7, #12]
 801280a:	60b9      	str	r1, [r7, #8]
 801280c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	685b      	ldr	r3, [r3, #4]
 8012812:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012816:	d111      	bne.n	801283c <SPI_EndRxTransaction+0x3a>
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	689b      	ldr	r3, [r3, #8]
 801281c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012820:	d004      	beq.n	801282c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	689b      	ldr	r3, [r3, #8]
 8012826:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801282a:	d107      	bne.n	801283c <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 801282c:	68fb      	ldr	r3, [r7, #12]
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	681a      	ldr	r2, [r3, #0]
 8012832:	68fb      	ldr	r3, [r7, #12]
 8012834:	681b      	ldr	r3, [r3, #0]
 8012836:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801283a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	9300      	str	r3, [sp, #0]
 8012840:	68bb      	ldr	r3, [r7, #8]
 8012842:	2200      	movs	r2, #0
 8012844:	2180      	movs	r1, #128	; 0x80
 8012846:	68f8      	ldr	r0, [r7, #12]
 8012848:	f7ff ff04 	bl	8012654 <SPI_WaitFlagStateUntilTimeout>
 801284c:	4603      	mov	r3, r0
 801284e:	2b00      	cmp	r3, #0
 8012850:	d007      	beq.n	8012862 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012852:	68fb      	ldr	r3, [r7, #12]
 8012854:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012856:	f043 0220 	orr.w	r2, r3, #32
 801285a:	68fb      	ldr	r3, [r7, #12]
 801285c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 801285e:	2303      	movs	r3, #3
 8012860:	e023      	b.n	80128aa <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012862:	68fb      	ldr	r3, [r7, #12]
 8012864:	685b      	ldr	r3, [r3, #4]
 8012866:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801286a:	d11d      	bne.n	80128a8 <SPI_EndRxTransaction+0xa6>
 801286c:	68fb      	ldr	r3, [r7, #12]
 801286e:	689b      	ldr	r3, [r3, #8]
 8012870:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012874:	d004      	beq.n	8012880 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8012876:	68fb      	ldr	r3, [r7, #12]
 8012878:	689b      	ldr	r3, [r3, #8]
 801287a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801287e:	d113      	bne.n	80128a8 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8012880:	687b      	ldr	r3, [r7, #4]
 8012882:	9300      	str	r3, [sp, #0]
 8012884:	68bb      	ldr	r3, [r7, #8]
 8012886:	2200      	movs	r2, #0
 8012888:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 801288c:	68f8      	ldr	r0, [r7, #12]
 801288e:	f7ff ff4b 	bl	8012728 <SPI_WaitFifoStateUntilTimeout>
 8012892:	4603      	mov	r3, r0
 8012894:	2b00      	cmp	r3, #0
 8012896:	d007      	beq.n	80128a8 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012898:	68fb      	ldr	r3, [r7, #12]
 801289a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801289c:	f043 0220 	orr.w	r2, r3, #32
 80128a0:	68fb      	ldr	r3, [r7, #12]
 80128a2:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80128a4:	2303      	movs	r3, #3
 80128a6:	e000      	b.n	80128aa <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80128a8:	2300      	movs	r3, #0
}
 80128aa:	4618      	mov	r0, r3
 80128ac:	3710      	adds	r7, #16
 80128ae:	46bd      	mov	sp, r7
 80128b0:	bd80      	pop	{r7, pc}

080128b2 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80128b2:	b580      	push	{r7, lr}
 80128b4:	b086      	sub	sp, #24
 80128b6:	af02      	add	r7, sp, #8
 80128b8:	60f8      	str	r0, [r7, #12]
 80128ba:	60b9      	str	r1, [r7, #8]
 80128bc:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	9300      	str	r3, [sp, #0]
 80128c2:	68bb      	ldr	r3, [r7, #8]
 80128c4:	2200      	movs	r2, #0
 80128c6:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80128ca:	68f8      	ldr	r0, [r7, #12]
 80128cc:	f7ff ff2c 	bl	8012728 <SPI_WaitFifoStateUntilTimeout>
 80128d0:	4603      	mov	r3, r0
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d007      	beq.n	80128e6 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80128d6:	68fb      	ldr	r3, [r7, #12]
 80128d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80128da:	f043 0220 	orr.w	r2, r3, #32
 80128de:	68fb      	ldr	r3, [r7, #12]
 80128e0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80128e2:	2303      	movs	r3, #3
 80128e4:	e027      	b.n	8012936 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	9300      	str	r3, [sp, #0]
 80128ea:	68bb      	ldr	r3, [r7, #8]
 80128ec:	2200      	movs	r2, #0
 80128ee:	2180      	movs	r1, #128	; 0x80
 80128f0:	68f8      	ldr	r0, [r7, #12]
 80128f2:	f7ff feaf 	bl	8012654 <SPI_WaitFlagStateUntilTimeout>
 80128f6:	4603      	mov	r3, r0
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d007      	beq.n	801290c <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80128fc:	68fb      	ldr	r3, [r7, #12]
 80128fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012900:	f043 0220 	orr.w	r2, r3, #32
 8012904:	68fb      	ldr	r3, [r7, #12]
 8012906:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8012908:	2303      	movs	r3, #3
 801290a:	e014      	b.n	8012936 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	9300      	str	r3, [sp, #0]
 8012910:	68bb      	ldr	r3, [r7, #8]
 8012912:	2200      	movs	r2, #0
 8012914:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8012918:	68f8      	ldr	r0, [r7, #12]
 801291a:	f7ff ff05 	bl	8012728 <SPI_WaitFifoStateUntilTimeout>
 801291e:	4603      	mov	r3, r0
 8012920:	2b00      	cmp	r3, #0
 8012922:	d007      	beq.n	8012934 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012924:	68fb      	ldr	r3, [r7, #12]
 8012926:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012928:	f043 0220 	orr.w	r2, r3, #32
 801292c:	68fb      	ldr	r3, [r7, #12]
 801292e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8012930:	2303      	movs	r3, #3
 8012932:	e000      	b.n	8012936 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8012934:	2300      	movs	r3, #0
}
 8012936:	4618      	mov	r0, r3
 8012938:	3710      	adds	r7, #16
 801293a:	46bd      	mov	sp, r7
 801293c:	bd80      	pop	{r7, pc}

0801293e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801293e:	b580      	push	{r7, lr}
 8012940:	b082      	sub	sp, #8
 8012942:	af00      	add	r7, sp, #0
 8012944:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	2b00      	cmp	r3, #0
 801294a:	d101      	bne.n	8012950 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801294c:	2301      	movs	r3, #1
 801294e:	e040      	b.n	80129d2 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012954:	2b00      	cmp	r3, #0
 8012956:	d106      	bne.n	8012966 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	2200      	movs	r2, #0
 801295c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8012960:	6878      	ldr	r0, [r7, #4]
 8012962:	f7fb fd35 	bl	800e3d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	2224      	movs	r2, #36	; 0x24
 801296a:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	681a      	ldr	r2, [r3, #0]
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	681b      	ldr	r3, [r3, #0]
 8012976:	f022 0201 	bic.w	r2, r2, #1
 801297a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801297c:	6878      	ldr	r0, [r7, #4]
 801297e:	f000 fab9 	bl	8012ef4 <UART_SetConfig>
 8012982:	4603      	mov	r3, r0
 8012984:	2b01      	cmp	r3, #1
 8012986:	d101      	bne.n	801298c <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8012988:	2301      	movs	r3, #1
 801298a:	e022      	b.n	80129d2 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012990:	2b00      	cmp	r3, #0
 8012992:	d002      	beq.n	801299a <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8012994:	6878      	ldr	r0, [r7, #4]
 8012996:	f000 fd57 	bl	8013448 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	681b      	ldr	r3, [r3, #0]
 801299e:	685a      	ldr	r2, [r3, #4]
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	681b      	ldr	r3, [r3, #0]
 80129a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80129a8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	681b      	ldr	r3, [r3, #0]
 80129ae:	689a      	ldr	r2, [r3, #8]
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	681b      	ldr	r3, [r3, #0]
 80129b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80129b8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	681a      	ldr	r2, [r3, #0]
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	681b      	ldr	r3, [r3, #0]
 80129c4:	f042 0201 	orr.w	r2, r2, #1
 80129c8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80129ca:	6878      	ldr	r0, [r7, #4]
 80129cc:	f000 fdde 	bl	801358c <UART_CheckIdleState>
 80129d0:	4603      	mov	r3, r0
}
 80129d2:	4618      	mov	r0, r3
 80129d4:	3708      	adds	r7, #8
 80129d6:	46bd      	mov	sp, r7
 80129d8:	bd80      	pop	{r7, pc}
	...

080129dc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80129dc:	b480      	push	{r7}
 80129de:	b085      	sub	sp, #20
 80129e0:	af00      	add	r7, sp, #0
 80129e2:	60f8      	str	r0, [r7, #12]
 80129e4:	60b9      	str	r1, [r7, #8]
 80129e6:	4613      	mov	r3, r2
 80129e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80129ea:	68fb      	ldr	r3, [r7, #12]
 80129ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80129ee:	2b20      	cmp	r3, #32
 80129f0:	f040 808a 	bne.w	8012b08 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 80129f4:	68bb      	ldr	r3, [r7, #8]
 80129f6:	2b00      	cmp	r3, #0
 80129f8:	d002      	beq.n	8012a00 <HAL_UART_Receive_IT+0x24>
 80129fa:	88fb      	ldrh	r3, [r7, #6]
 80129fc:	2b00      	cmp	r3, #0
 80129fe:	d101      	bne.n	8012a04 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8012a00:	2301      	movs	r3, #1
 8012a02:	e082      	b.n	8012b0a <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8012a04:	68fb      	ldr	r3, [r7, #12]
 8012a06:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8012a0a:	2b01      	cmp	r3, #1
 8012a0c:	d101      	bne.n	8012a12 <HAL_UART_Receive_IT+0x36>
 8012a0e:	2302      	movs	r3, #2
 8012a10:	e07b      	b.n	8012b0a <HAL_UART_Receive_IT+0x12e>
 8012a12:	68fb      	ldr	r3, [r7, #12]
 8012a14:	2201      	movs	r2, #1
 8012a16:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8012a1a:	68fb      	ldr	r3, [r7, #12]
 8012a1c:	68ba      	ldr	r2, [r7, #8]
 8012a1e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8012a20:	68fb      	ldr	r3, [r7, #12]
 8012a22:	88fa      	ldrh	r2, [r7, #6]
 8012a24:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8012a28:	68fb      	ldr	r3, [r7, #12]
 8012a2a:	88fa      	ldrh	r2, [r7, #6]
 8012a2c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8012a30:	68fb      	ldr	r3, [r7, #12]
 8012a32:	2200      	movs	r2, #0
 8012a34:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8012a36:	68fb      	ldr	r3, [r7, #12]
 8012a38:	689b      	ldr	r3, [r3, #8]
 8012a3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012a3e:	d10e      	bne.n	8012a5e <HAL_UART_Receive_IT+0x82>
 8012a40:	68fb      	ldr	r3, [r7, #12]
 8012a42:	691b      	ldr	r3, [r3, #16]
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	d105      	bne.n	8012a54 <HAL_UART_Receive_IT+0x78>
 8012a48:	68fb      	ldr	r3, [r7, #12]
 8012a4a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8012a4e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8012a52:	e02d      	b.n	8012ab0 <HAL_UART_Receive_IT+0xd4>
 8012a54:	68fb      	ldr	r3, [r7, #12]
 8012a56:	22ff      	movs	r2, #255	; 0xff
 8012a58:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8012a5c:	e028      	b.n	8012ab0 <HAL_UART_Receive_IT+0xd4>
 8012a5e:	68fb      	ldr	r3, [r7, #12]
 8012a60:	689b      	ldr	r3, [r3, #8]
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d10d      	bne.n	8012a82 <HAL_UART_Receive_IT+0xa6>
 8012a66:	68fb      	ldr	r3, [r7, #12]
 8012a68:	691b      	ldr	r3, [r3, #16]
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d104      	bne.n	8012a78 <HAL_UART_Receive_IT+0x9c>
 8012a6e:	68fb      	ldr	r3, [r7, #12]
 8012a70:	22ff      	movs	r2, #255	; 0xff
 8012a72:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8012a76:	e01b      	b.n	8012ab0 <HAL_UART_Receive_IT+0xd4>
 8012a78:	68fb      	ldr	r3, [r7, #12]
 8012a7a:	227f      	movs	r2, #127	; 0x7f
 8012a7c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8012a80:	e016      	b.n	8012ab0 <HAL_UART_Receive_IT+0xd4>
 8012a82:	68fb      	ldr	r3, [r7, #12]
 8012a84:	689b      	ldr	r3, [r3, #8]
 8012a86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8012a8a:	d10d      	bne.n	8012aa8 <HAL_UART_Receive_IT+0xcc>
 8012a8c:	68fb      	ldr	r3, [r7, #12]
 8012a8e:	691b      	ldr	r3, [r3, #16]
 8012a90:	2b00      	cmp	r3, #0
 8012a92:	d104      	bne.n	8012a9e <HAL_UART_Receive_IT+0xc2>
 8012a94:	68fb      	ldr	r3, [r7, #12]
 8012a96:	227f      	movs	r2, #127	; 0x7f
 8012a98:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8012a9c:	e008      	b.n	8012ab0 <HAL_UART_Receive_IT+0xd4>
 8012a9e:	68fb      	ldr	r3, [r7, #12]
 8012aa0:	223f      	movs	r2, #63	; 0x3f
 8012aa2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8012aa6:	e003      	b.n	8012ab0 <HAL_UART_Receive_IT+0xd4>
 8012aa8:	68fb      	ldr	r3, [r7, #12]
 8012aaa:	2200      	movs	r2, #0
 8012aac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012ab0:	68fb      	ldr	r3, [r7, #12]
 8012ab2:	2200      	movs	r2, #0
 8012ab4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8012ab6:	68fb      	ldr	r3, [r7, #12]
 8012ab8:	2222      	movs	r2, #34	; 0x22
 8012aba:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012abc:	68fb      	ldr	r3, [r7, #12]
 8012abe:	681b      	ldr	r3, [r3, #0]
 8012ac0:	689a      	ldr	r2, [r3, #8]
 8012ac2:	68fb      	ldr	r3, [r7, #12]
 8012ac4:	681b      	ldr	r3, [r3, #0]
 8012ac6:	f042 0201 	orr.w	r2, r2, #1
 8012aca:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012acc:	68fb      	ldr	r3, [r7, #12]
 8012ace:	689b      	ldr	r3, [r3, #8]
 8012ad0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012ad4:	d107      	bne.n	8012ae6 <HAL_UART_Receive_IT+0x10a>
 8012ad6:	68fb      	ldr	r3, [r7, #12]
 8012ad8:	691b      	ldr	r3, [r3, #16]
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d103      	bne.n	8012ae6 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8012ade:	68fb      	ldr	r3, [r7, #12]
 8012ae0:	4a0d      	ldr	r2, [pc, #52]	; (8012b18 <HAL_UART_Receive_IT+0x13c>)
 8012ae2:	661a      	str	r2, [r3, #96]	; 0x60
 8012ae4:	e002      	b.n	8012aec <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8012ae6:	68fb      	ldr	r3, [r7, #12]
 8012ae8:	4a0c      	ldr	r2, [pc, #48]	; (8012b1c <HAL_UART_Receive_IT+0x140>)
 8012aea:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8012aec:	68fb      	ldr	r3, [r7, #12]
 8012aee:	2200      	movs	r2, #0
 8012af0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8012af4:	68fb      	ldr	r3, [r7, #12]
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	681a      	ldr	r2, [r3, #0]
 8012afa:	68fb      	ldr	r3, [r7, #12]
 8012afc:	681b      	ldr	r3, [r3, #0]
 8012afe:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8012b02:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8012b04:	2300      	movs	r3, #0
 8012b06:	e000      	b.n	8012b0a <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8012b08:	2302      	movs	r3, #2
  }
}
 8012b0a:	4618      	mov	r0, r3
 8012b0c:	3714      	adds	r7, #20
 8012b0e:	46bd      	mov	sp, r7
 8012b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b14:	4770      	bx	lr
 8012b16:	bf00      	nop
 8012b18:	0801395f 	.word	0x0801395f
 8012b1c:	080138b9 	.word	0x080138b9

08012b20 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8012b20:	b580      	push	{r7, lr}
 8012b22:	b084      	sub	sp, #16
 8012b24:	af00      	add	r7, sp, #0
 8012b26:	60f8      	str	r0, [r7, #12]
 8012b28:	60b9      	str	r1, [r7, #8]
 8012b2a:	4613      	mov	r3, r2
 8012b2c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8012b2e:	68fb      	ldr	r3, [r7, #12]
 8012b30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012b32:	2b20      	cmp	r3, #32
 8012b34:	d164      	bne.n	8012c00 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8012b36:	68bb      	ldr	r3, [r7, #8]
 8012b38:	2b00      	cmp	r3, #0
 8012b3a:	d002      	beq.n	8012b42 <HAL_UART_Transmit_DMA+0x22>
 8012b3c:	88fb      	ldrh	r3, [r7, #6]
 8012b3e:	2b00      	cmp	r3, #0
 8012b40:	d101      	bne.n	8012b46 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8012b42:	2301      	movs	r3, #1
 8012b44:	e05d      	b.n	8012c02 <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 8012b46:	68fb      	ldr	r3, [r7, #12]
 8012b48:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8012b4c:	2b01      	cmp	r3, #1
 8012b4e:	d101      	bne.n	8012b54 <HAL_UART_Transmit_DMA+0x34>
 8012b50:	2302      	movs	r3, #2
 8012b52:	e056      	b.n	8012c02 <HAL_UART_Transmit_DMA+0xe2>
 8012b54:	68fb      	ldr	r3, [r7, #12]
 8012b56:	2201      	movs	r2, #1
 8012b58:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8012b5c:	68fb      	ldr	r3, [r7, #12]
 8012b5e:	68ba      	ldr	r2, [r7, #8]
 8012b60:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8012b62:	68fb      	ldr	r3, [r7, #12]
 8012b64:	88fa      	ldrh	r2, [r7, #6]
 8012b66:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8012b6a:	68fb      	ldr	r3, [r7, #12]
 8012b6c:	88fa      	ldrh	r2, [r7, #6]
 8012b6e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	2200      	movs	r2, #0
 8012b76:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8012b78:	68fb      	ldr	r3, [r7, #12]
 8012b7a:	2221      	movs	r2, #33	; 0x21
 8012b7c:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8012b7e:	68fb      	ldr	r3, [r7, #12]
 8012b80:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d02a      	beq.n	8012bdc <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8012b86:	68fb      	ldr	r3, [r7, #12]
 8012b88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8012b8a:	4a20      	ldr	r2, [pc, #128]	; (8012c0c <HAL_UART_Transmit_DMA+0xec>)
 8012b8c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8012b8e:	68fb      	ldr	r3, [r7, #12]
 8012b90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8012b92:	4a1f      	ldr	r2, [pc, #124]	; (8012c10 <HAL_UART_Transmit_DMA+0xf0>)
 8012b94:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8012b96:	68fb      	ldr	r3, [r7, #12]
 8012b98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8012b9a:	4a1e      	ldr	r2, [pc, #120]	; (8012c14 <HAL_UART_Transmit_DMA+0xf4>)
 8012b9c:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8012b9e:	68fb      	ldr	r3, [r7, #12]
 8012ba0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8012ba2:	2200      	movs	r2, #0
 8012ba4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8012ba6:	68fb      	ldr	r3, [r7, #12]
 8012ba8:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8012baa:	68fb      	ldr	r3, [r7, #12]
 8012bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012bae:	4619      	mov	r1, r3
 8012bb0:	68fb      	ldr	r3, [r7, #12]
 8012bb2:	681b      	ldr	r3, [r3, #0]
 8012bb4:	3328      	adds	r3, #40	; 0x28
 8012bb6:	461a      	mov	r2, r3
 8012bb8:	88fb      	ldrh	r3, [r7, #6]
 8012bba:	f7fb ff57 	bl	800ea6c <HAL_DMA_Start_IT>
 8012bbe:	4603      	mov	r3, r0
 8012bc0:	2b00      	cmp	r3, #0
 8012bc2:	d00b      	beq.n	8012bdc <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8012bc4:	68fb      	ldr	r3, [r7, #12]
 8012bc6:	2210      	movs	r2, #16
 8012bc8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8012bca:	68fb      	ldr	r3, [r7, #12]
 8012bcc:	2200      	movs	r2, #0
 8012bce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8012bd2:	68fb      	ldr	r3, [r7, #12]
 8012bd4:	2220      	movs	r2, #32
 8012bd6:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8012bd8:	2301      	movs	r3, #1
 8012bda:	e012      	b.n	8012c02 <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8012bdc:	68fb      	ldr	r3, [r7, #12]
 8012bde:	681b      	ldr	r3, [r3, #0]
 8012be0:	2240      	movs	r2, #64	; 0x40
 8012be2:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8012be4:	68fb      	ldr	r3, [r7, #12]
 8012be6:	2200      	movs	r2, #0
 8012be8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8012bec:	68fb      	ldr	r3, [r7, #12]
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	689a      	ldr	r2, [r3, #8]
 8012bf2:	68fb      	ldr	r3, [r7, #12]
 8012bf4:	681b      	ldr	r3, [r3, #0]
 8012bf6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8012bfa:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8012bfc:	2300      	movs	r3, #0
 8012bfe:	e000      	b.n	8012c02 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8012c00:	2302      	movs	r3, #2
  }
}
 8012c02:	4618      	mov	r0, r3
 8012c04:	3710      	adds	r7, #16
 8012c06:	46bd      	mov	sp, r7
 8012c08:	bd80      	pop	{r7, pc}
 8012c0a:	bf00      	nop
 8012c0c:	08013777 	.word	0x08013777
 8012c10:	080137c7 	.word	0x080137c7
 8012c14:	080137e3 	.word	0x080137e3

08012c18 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8012c18:	b580      	push	{r7, lr}
 8012c1a:	b088      	sub	sp, #32
 8012c1c:	af00      	add	r7, sp, #0
 8012c1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	681b      	ldr	r3, [r3, #0]
 8012c24:	69db      	ldr	r3, [r3, #28]
 8012c26:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	681b      	ldr	r3, [r3, #0]
 8012c2c:	681b      	ldr	r3, [r3, #0]
 8012c2e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	689b      	ldr	r3, [r3, #8]
 8012c36:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8012c38:	69fa      	ldr	r2, [r7, #28]
 8012c3a:	f640 030f 	movw	r3, #2063	; 0x80f
 8012c3e:	4013      	ands	r3, r2
 8012c40:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8012c42:	693b      	ldr	r3, [r7, #16]
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d113      	bne.n	8012c70 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8012c48:	69fb      	ldr	r3, [r7, #28]
 8012c4a:	f003 0320 	and.w	r3, r3, #32
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d00e      	beq.n	8012c70 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8012c52:	69bb      	ldr	r3, [r7, #24]
 8012c54:	f003 0320 	and.w	r3, r3, #32
 8012c58:	2b00      	cmp	r3, #0
 8012c5a:	d009      	beq.n	8012c70 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	f000 8114 	beq.w	8012e8e <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012c6a:	6878      	ldr	r0, [r7, #4]
 8012c6c:	4798      	blx	r3
      }
      return;
 8012c6e:	e10e      	b.n	8012e8e <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8012c70:	693b      	ldr	r3, [r7, #16]
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	f000 80d6 	beq.w	8012e24 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8012c78:	697b      	ldr	r3, [r7, #20]
 8012c7a:	f003 0301 	and.w	r3, r3, #1
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d105      	bne.n	8012c8e <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8012c82:	69bb      	ldr	r3, [r7, #24]
 8012c84:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8012c88:	2b00      	cmp	r3, #0
 8012c8a:	f000 80cb 	beq.w	8012e24 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8012c8e:	69fb      	ldr	r3, [r7, #28]
 8012c90:	f003 0301 	and.w	r3, r3, #1
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	d00e      	beq.n	8012cb6 <HAL_UART_IRQHandler+0x9e>
 8012c98:	69bb      	ldr	r3, [r7, #24]
 8012c9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	d009      	beq.n	8012cb6 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	681b      	ldr	r3, [r3, #0]
 8012ca6:	2201      	movs	r2, #1
 8012ca8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8012caa:	687b      	ldr	r3, [r7, #4]
 8012cac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012cae:	f043 0201 	orr.w	r2, r3, #1
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012cb6:	69fb      	ldr	r3, [r7, #28]
 8012cb8:	f003 0302 	and.w	r3, r3, #2
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d00e      	beq.n	8012cde <HAL_UART_IRQHandler+0xc6>
 8012cc0:	697b      	ldr	r3, [r7, #20]
 8012cc2:	f003 0301 	and.w	r3, r3, #1
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d009      	beq.n	8012cde <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	681b      	ldr	r3, [r3, #0]
 8012cce:	2202      	movs	r2, #2
 8012cd0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8012cd2:	687b      	ldr	r3, [r7, #4]
 8012cd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012cd6:	f043 0204 	orr.w	r2, r3, #4
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012cde:	69fb      	ldr	r3, [r7, #28]
 8012ce0:	f003 0304 	and.w	r3, r3, #4
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d00e      	beq.n	8012d06 <HAL_UART_IRQHandler+0xee>
 8012ce8:	697b      	ldr	r3, [r7, #20]
 8012cea:	f003 0301 	and.w	r3, r3, #1
 8012cee:	2b00      	cmp	r3, #0
 8012cf0:	d009      	beq.n	8012d06 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	2204      	movs	r2, #4
 8012cf8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012cfe:	f043 0202 	orr.w	r2, r3, #2
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8012d06:	69fb      	ldr	r3, [r7, #28]
 8012d08:	f003 0308 	and.w	r3, r3, #8
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	d013      	beq.n	8012d38 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8012d10:	69bb      	ldr	r3, [r7, #24]
 8012d12:	f003 0320 	and.w	r3, r3, #32
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d104      	bne.n	8012d24 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8012d1a:	697b      	ldr	r3, [r7, #20]
 8012d1c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	d009      	beq.n	8012d38 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	681b      	ldr	r3, [r3, #0]
 8012d28:	2208      	movs	r2, #8
 8012d2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012d30:	f043 0208 	orr.w	r2, r3, #8
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8012d38:	69fb      	ldr	r3, [r7, #28]
 8012d3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d00f      	beq.n	8012d62 <HAL_UART_IRQHandler+0x14a>
 8012d42:	69bb      	ldr	r3, [r7, #24]
 8012d44:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d00a      	beq.n	8012d62 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	681b      	ldr	r3, [r3, #0]
 8012d50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8012d54:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012d5a:	f043 0220 	orr.w	r2, r3, #32
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	f000 8093 	beq.w	8012e92 <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8012d6c:	69fb      	ldr	r3, [r7, #28]
 8012d6e:	f003 0320 	and.w	r3, r3, #32
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	d00c      	beq.n	8012d90 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8012d76:	69bb      	ldr	r3, [r7, #24]
 8012d78:	f003 0320 	and.w	r3, r3, #32
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d007      	beq.n	8012d90 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d003      	beq.n	8012d90 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012d8c:	6878      	ldr	r0, [r7, #4]
 8012d8e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012d94:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	681b      	ldr	r3, [r3, #0]
 8012d9a:	689b      	ldr	r3, [r3, #8]
 8012d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012da0:	2b40      	cmp	r3, #64	; 0x40
 8012da2:	d004      	beq.n	8012dae <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8012da4:	68fb      	ldr	r3, [r7, #12]
 8012da6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8012daa:	2b00      	cmp	r3, #0
 8012dac:	d031      	beq.n	8012e12 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8012dae:	6878      	ldr	r0, [r7, #4]
 8012db0:	f000 fcc1 	bl	8013736 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	681b      	ldr	r3, [r3, #0]
 8012db8:	689b      	ldr	r3, [r3, #8]
 8012dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012dbe:	2b40      	cmp	r3, #64	; 0x40
 8012dc0:	d123      	bne.n	8012e0a <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	681b      	ldr	r3, [r3, #0]
 8012dc6:	689a      	ldr	r2, [r3, #8]
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	681b      	ldr	r3, [r3, #0]
 8012dcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012dd0:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012dd6:	2b00      	cmp	r3, #0
 8012dd8:	d013      	beq.n	8012e02 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012dde:	4a30      	ldr	r2, [pc, #192]	; (8012ea0 <HAL_UART_IRQHandler+0x288>)
 8012de0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012de6:	4618      	mov	r0, r3
 8012de8:	f7fb fea0 	bl	800eb2c <HAL_DMA_Abort_IT>
 8012dec:	4603      	mov	r3, r0
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	d016      	beq.n	8012e20 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8012df2:	687b      	ldr	r3, [r7, #4]
 8012df4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012df6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012df8:	687a      	ldr	r2, [r7, #4]
 8012dfa:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8012dfc:	4610      	mov	r0, r2
 8012dfe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012e00:	e00e      	b.n	8012e20 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8012e02:	6878      	ldr	r0, [r7, #4]
 8012e04:	f000 f862 	bl	8012ecc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012e08:	e00a      	b.n	8012e20 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8012e0a:	6878      	ldr	r0, [r7, #4]
 8012e0c:	f000 f85e 	bl	8012ecc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012e10:	e006      	b.n	8012e20 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8012e12:	6878      	ldr	r0, [r7, #4]
 8012e14:	f000 f85a 	bl	8012ecc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	2200      	movs	r2, #0
 8012e1c:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8012e1e:	e038      	b.n	8012e92 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012e20:	bf00      	nop
    return;
 8012e22:	e036      	b.n	8012e92 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8012e24:	69fb      	ldr	r3, [r7, #28]
 8012e26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	d00d      	beq.n	8012e4a <HAL_UART_IRQHandler+0x232>
 8012e2e:	697b      	ldr	r3, [r7, #20]
 8012e30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012e34:	2b00      	cmp	r3, #0
 8012e36:	d008      	beq.n	8012e4a <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	681b      	ldr	r3, [r3, #0]
 8012e3c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8012e40:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8012e42:	6878      	ldr	r0, [r7, #4]
 8012e44:	f000 f84c 	bl	8012ee0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8012e48:	e026      	b.n	8012e98 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8012e4a:	69fb      	ldr	r3, [r7, #28]
 8012e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012e50:	2b00      	cmp	r3, #0
 8012e52:	d00d      	beq.n	8012e70 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8012e54:	69bb      	ldr	r3, [r7, #24]
 8012e56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012e5a:	2b00      	cmp	r3, #0
 8012e5c:	d008      	beq.n	8012e70 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	d017      	beq.n	8012e96 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012e6a:	6878      	ldr	r0, [r7, #4]
 8012e6c:	4798      	blx	r3
    }
    return;
 8012e6e:	e012      	b.n	8012e96 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8012e70:	69fb      	ldr	r3, [r7, #28]
 8012e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012e76:	2b00      	cmp	r3, #0
 8012e78:	d00e      	beq.n	8012e98 <HAL_UART_IRQHandler+0x280>
 8012e7a:	69bb      	ldr	r3, [r7, #24]
 8012e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	d009      	beq.n	8012e98 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8012e84:	6878      	ldr	r0, [r7, #4]
 8012e86:	f000 fcfe 	bl	8013886 <UART_EndTransmit_IT>
    return;
 8012e8a:	bf00      	nop
 8012e8c:	e004      	b.n	8012e98 <HAL_UART_IRQHandler+0x280>
      return;
 8012e8e:	bf00      	nop
 8012e90:	e002      	b.n	8012e98 <HAL_UART_IRQHandler+0x280>
    return;
 8012e92:	bf00      	nop
 8012e94:	e000      	b.n	8012e98 <HAL_UART_IRQHandler+0x280>
    return;
 8012e96:	bf00      	nop
  }

}
 8012e98:	3720      	adds	r7, #32
 8012e9a:	46bd      	mov	sp, r7
 8012e9c:	bd80      	pop	{r7, pc}
 8012e9e:	bf00      	nop
 8012ea0:	0801385b 	.word	0x0801385b

08012ea4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8012ea4:	b480      	push	{r7}
 8012ea6:	b083      	sub	sp, #12
 8012ea8:	af00      	add	r7, sp, #0
 8012eaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8012eac:	bf00      	nop
 8012eae:	370c      	adds	r7, #12
 8012eb0:	46bd      	mov	sp, r7
 8012eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eb6:	4770      	bx	lr

08012eb8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8012eb8:	b480      	push	{r7}
 8012eba:	b083      	sub	sp, #12
 8012ebc:	af00      	add	r7, sp, #0
 8012ebe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8012ec0:	bf00      	nop
 8012ec2:	370c      	adds	r7, #12
 8012ec4:	46bd      	mov	sp, r7
 8012ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eca:	4770      	bx	lr

08012ecc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8012ecc:	b480      	push	{r7}
 8012ece:	b083      	sub	sp, #12
 8012ed0:	af00      	add	r7, sp, #0
 8012ed2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8012ed4:	bf00      	nop
 8012ed6:	370c      	adds	r7, #12
 8012ed8:	46bd      	mov	sp, r7
 8012eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ede:	4770      	bx	lr

08012ee0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8012ee0:	b480      	push	{r7}
 8012ee2:	b083      	sub	sp, #12
 8012ee4:	af00      	add	r7, sp, #0
 8012ee6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8012ee8:	bf00      	nop
 8012eea:	370c      	adds	r7, #12
 8012eec:	46bd      	mov	sp, r7
 8012eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ef2:	4770      	bx	lr

08012ef4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012ef4:	b580      	push	{r7, lr}
 8012ef6:	b088      	sub	sp, #32
 8012ef8:	af00      	add	r7, sp, #0
 8012efa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8012efc:	2300      	movs	r3, #0
 8012efe:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8012f00:	2300      	movs	r3, #0
 8012f02:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	689a      	ldr	r2, [r3, #8]
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	691b      	ldr	r3, [r3, #16]
 8012f0c:	431a      	orrs	r2, r3
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	695b      	ldr	r3, [r3, #20]
 8012f12:	431a      	orrs	r2, r3
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	69db      	ldr	r3, [r3, #28]
 8012f18:	4313      	orrs	r3, r2
 8012f1a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	681a      	ldr	r2, [r3, #0]
 8012f22:	4bb1      	ldr	r3, [pc, #708]	; (80131e8 <UART_SetConfig+0x2f4>)
 8012f24:	4013      	ands	r3, r2
 8012f26:	687a      	ldr	r2, [r7, #4]
 8012f28:	6812      	ldr	r2, [r2, #0]
 8012f2a:	6939      	ldr	r1, [r7, #16]
 8012f2c:	430b      	orrs	r3, r1
 8012f2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	681b      	ldr	r3, [r3, #0]
 8012f34:	685b      	ldr	r3, [r3, #4]
 8012f36:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8012f3a:	687b      	ldr	r3, [r7, #4]
 8012f3c:	68da      	ldr	r2, [r3, #12]
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	681b      	ldr	r3, [r3, #0]
 8012f42:	430a      	orrs	r2, r1
 8012f44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	699b      	ldr	r3, [r3, #24]
 8012f4a:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	6a1b      	ldr	r3, [r3, #32]
 8012f50:	693a      	ldr	r2, [r7, #16]
 8012f52:	4313      	orrs	r3, r2
 8012f54:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8012f56:	687b      	ldr	r3, [r7, #4]
 8012f58:	681b      	ldr	r3, [r3, #0]
 8012f5a:	689b      	ldr	r3, [r3, #8]
 8012f5c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	681b      	ldr	r3, [r3, #0]
 8012f64:	693a      	ldr	r2, [r7, #16]
 8012f66:	430a      	orrs	r2, r1
 8012f68:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	681b      	ldr	r3, [r3, #0]
 8012f6e:	4a9f      	ldr	r2, [pc, #636]	; (80131ec <UART_SetConfig+0x2f8>)
 8012f70:	4293      	cmp	r3, r2
 8012f72:	d121      	bne.n	8012fb8 <UART_SetConfig+0xc4>
 8012f74:	4b9e      	ldr	r3, [pc, #632]	; (80131f0 <UART_SetConfig+0x2fc>)
 8012f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012f7a:	f003 0303 	and.w	r3, r3, #3
 8012f7e:	2b03      	cmp	r3, #3
 8012f80:	d816      	bhi.n	8012fb0 <UART_SetConfig+0xbc>
 8012f82:	a201      	add	r2, pc, #4	; (adr r2, 8012f88 <UART_SetConfig+0x94>)
 8012f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f88:	08012f99 	.word	0x08012f99
 8012f8c:	08012fa5 	.word	0x08012fa5
 8012f90:	08012f9f 	.word	0x08012f9f
 8012f94:	08012fab 	.word	0x08012fab
 8012f98:	2301      	movs	r3, #1
 8012f9a:	77fb      	strb	r3, [r7, #31]
 8012f9c:	e151      	b.n	8013242 <UART_SetConfig+0x34e>
 8012f9e:	2302      	movs	r3, #2
 8012fa0:	77fb      	strb	r3, [r7, #31]
 8012fa2:	e14e      	b.n	8013242 <UART_SetConfig+0x34e>
 8012fa4:	2304      	movs	r3, #4
 8012fa6:	77fb      	strb	r3, [r7, #31]
 8012fa8:	e14b      	b.n	8013242 <UART_SetConfig+0x34e>
 8012faa:	2308      	movs	r3, #8
 8012fac:	77fb      	strb	r3, [r7, #31]
 8012fae:	e148      	b.n	8013242 <UART_SetConfig+0x34e>
 8012fb0:	2310      	movs	r3, #16
 8012fb2:	77fb      	strb	r3, [r7, #31]
 8012fb4:	bf00      	nop
 8012fb6:	e144      	b.n	8013242 <UART_SetConfig+0x34e>
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	681b      	ldr	r3, [r3, #0]
 8012fbc:	4a8d      	ldr	r2, [pc, #564]	; (80131f4 <UART_SetConfig+0x300>)
 8012fbe:	4293      	cmp	r3, r2
 8012fc0:	d134      	bne.n	801302c <UART_SetConfig+0x138>
 8012fc2:	4b8b      	ldr	r3, [pc, #556]	; (80131f0 <UART_SetConfig+0x2fc>)
 8012fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012fc8:	f003 030c 	and.w	r3, r3, #12
 8012fcc:	2b0c      	cmp	r3, #12
 8012fce:	d829      	bhi.n	8013024 <UART_SetConfig+0x130>
 8012fd0:	a201      	add	r2, pc, #4	; (adr r2, 8012fd8 <UART_SetConfig+0xe4>)
 8012fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012fd6:	bf00      	nop
 8012fd8:	0801300d 	.word	0x0801300d
 8012fdc:	08013025 	.word	0x08013025
 8012fe0:	08013025 	.word	0x08013025
 8012fe4:	08013025 	.word	0x08013025
 8012fe8:	08013019 	.word	0x08013019
 8012fec:	08013025 	.word	0x08013025
 8012ff0:	08013025 	.word	0x08013025
 8012ff4:	08013025 	.word	0x08013025
 8012ff8:	08013013 	.word	0x08013013
 8012ffc:	08013025 	.word	0x08013025
 8013000:	08013025 	.word	0x08013025
 8013004:	08013025 	.word	0x08013025
 8013008:	0801301f 	.word	0x0801301f
 801300c:	2300      	movs	r3, #0
 801300e:	77fb      	strb	r3, [r7, #31]
 8013010:	e117      	b.n	8013242 <UART_SetConfig+0x34e>
 8013012:	2302      	movs	r3, #2
 8013014:	77fb      	strb	r3, [r7, #31]
 8013016:	e114      	b.n	8013242 <UART_SetConfig+0x34e>
 8013018:	2304      	movs	r3, #4
 801301a:	77fb      	strb	r3, [r7, #31]
 801301c:	e111      	b.n	8013242 <UART_SetConfig+0x34e>
 801301e:	2308      	movs	r3, #8
 8013020:	77fb      	strb	r3, [r7, #31]
 8013022:	e10e      	b.n	8013242 <UART_SetConfig+0x34e>
 8013024:	2310      	movs	r3, #16
 8013026:	77fb      	strb	r3, [r7, #31]
 8013028:	bf00      	nop
 801302a:	e10a      	b.n	8013242 <UART_SetConfig+0x34e>
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	681b      	ldr	r3, [r3, #0]
 8013030:	4a71      	ldr	r2, [pc, #452]	; (80131f8 <UART_SetConfig+0x304>)
 8013032:	4293      	cmp	r3, r2
 8013034:	d120      	bne.n	8013078 <UART_SetConfig+0x184>
 8013036:	4b6e      	ldr	r3, [pc, #440]	; (80131f0 <UART_SetConfig+0x2fc>)
 8013038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801303c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8013040:	2b10      	cmp	r3, #16
 8013042:	d00f      	beq.n	8013064 <UART_SetConfig+0x170>
 8013044:	2b10      	cmp	r3, #16
 8013046:	d802      	bhi.n	801304e <UART_SetConfig+0x15a>
 8013048:	2b00      	cmp	r3, #0
 801304a:	d005      	beq.n	8013058 <UART_SetConfig+0x164>
 801304c:	e010      	b.n	8013070 <UART_SetConfig+0x17c>
 801304e:	2b20      	cmp	r3, #32
 8013050:	d005      	beq.n	801305e <UART_SetConfig+0x16a>
 8013052:	2b30      	cmp	r3, #48	; 0x30
 8013054:	d009      	beq.n	801306a <UART_SetConfig+0x176>
 8013056:	e00b      	b.n	8013070 <UART_SetConfig+0x17c>
 8013058:	2300      	movs	r3, #0
 801305a:	77fb      	strb	r3, [r7, #31]
 801305c:	e0f1      	b.n	8013242 <UART_SetConfig+0x34e>
 801305e:	2302      	movs	r3, #2
 8013060:	77fb      	strb	r3, [r7, #31]
 8013062:	e0ee      	b.n	8013242 <UART_SetConfig+0x34e>
 8013064:	2304      	movs	r3, #4
 8013066:	77fb      	strb	r3, [r7, #31]
 8013068:	e0eb      	b.n	8013242 <UART_SetConfig+0x34e>
 801306a:	2308      	movs	r3, #8
 801306c:	77fb      	strb	r3, [r7, #31]
 801306e:	e0e8      	b.n	8013242 <UART_SetConfig+0x34e>
 8013070:	2310      	movs	r3, #16
 8013072:	77fb      	strb	r3, [r7, #31]
 8013074:	bf00      	nop
 8013076:	e0e4      	b.n	8013242 <UART_SetConfig+0x34e>
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	681b      	ldr	r3, [r3, #0]
 801307c:	4a5f      	ldr	r2, [pc, #380]	; (80131fc <UART_SetConfig+0x308>)
 801307e:	4293      	cmp	r3, r2
 8013080:	d120      	bne.n	80130c4 <UART_SetConfig+0x1d0>
 8013082:	4b5b      	ldr	r3, [pc, #364]	; (80131f0 <UART_SetConfig+0x2fc>)
 8013084:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013088:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801308c:	2b40      	cmp	r3, #64	; 0x40
 801308e:	d00f      	beq.n	80130b0 <UART_SetConfig+0x1bc>
 8013090:	2b40      	cmp	r3, #64	; 0x40
 8013092:	d802      	bhi.n	801309a <UART_SetConfig+0x1a6>
 8013094:	2b00      	cmp	r3, #0
 8013096:	d005      	beq.n	80130a4 <UART_SetConfig+0x1b0>
 8013098:	e010      	b.n	80130bc <UART_SetConfig+0x1c8>
 801309a:	2b80      	cmp	r3, #128	; 0x80
 801309c:	d005      	beq.n	80130aa <UART_SetConfig+0x1b6>
 801309e:	2bc0      	cmp	r3, #192	; 0xc0
 80130a0:	d009      	beq.n	80130b6 <UART_SetConfig+0x1c2>
 80130a2:	e00b      	b.n	80130bc <UART_SetConfig+0x1c8>
 80130a4:	2300      	movs	r3, #0
 80130a6:	77fb      	strb	r3, [r7, #31]
 80130a8:	e0cb      	b.n	8013242 <UART_SetConfig+0x34e>
 80130aa:	2302      	movs	r3, #2
 80130ac:	77fb      	strb	r3, [r7, #31]
 80130ae:	e0c8      	b.n	8013242 <UART_SetConfig+0x34e>
 80130b0:	2304      	movs	r3, #4
 80130b2:	77fb      	strb	r3, [r7, #31]
 80130b4:	e0c5      	b.n	8013242 <UART_SetConfig+0x34e>
 80130b6:	2308      	movs	r3, #8
 80130b8:	77fb      	strb	r3, [r7, #31]
 80130ba:	e0c2      	b.n	8013242 <UART_SetConfig+0x34e>
 80130bc:	2310      	movs	r3, #16
 80130be:	77fb      	strb	r3, [r7, #31]
 80130c0:	bf00      	nop
 80130c2:	e0be      	b.n	8013242 <UART_SetConfig+0x34e>
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	681b      	ldr	r3, [r3, #0]
 80130c8:	4a4d      	ldr	r2, [pc, #308]	; (8013200 <UART_SetConfig+0x30c>)
 80130ca:	4293      	cmp	r3, r2
 80130cc:	d124      	bne.n	8013118 <UART_SetConfig+0x224>
 80130ce:	4b48      	ldr	r3, [pc, #288]	; (80131f0 <UART_SetConfig+0x2fc>)
 80130d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80130d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80130d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80130dc:	d012      	beq.n	8013104 <UART_SetConfig+0x210>
 80130de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80130e2:	d802      	bhi.n	80130ea <UART_SetConfig+0x1f6>
 80130e4:	2b00      	cmp	r3, #0
 80130e6:	d007      	beq.n	80130f8 <UART_SetConfig+0x204>
 80130e8:	e012      	b.n	8013110 <UART_SetConfig+0x21c>
 80130ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80130ee:	d006      	beq.n	80130fe <UART_SetConfig+0x20a>
 80130f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80130f4:	d009      	beq.n	801310a <UART_SetConfig+0x216>
 80130f6:	e00b      	b.n	8013110 <UART_SetConfig+0x21c>
 80130f8:	2300      	movs	r3, #0
 80130fa:	77fb      	strb	r3, [r7, #31]
 80130fc:	e0a1      	b.n	8013242 <UART_SetConfig+0x34e>
 80130fe:	2302      	movs	r3, #2
 8013100:	77fb      	strb	r3, [r7, #31]
 8013102:	e09e      	b.n	8013242 <UART_SetConfig+0x34e>
 8013104:	2304      	movs	r3, #4
 8013106:	77fb      	strb	r3, [r7, #31]
 8013108:	e09b      	b.n	8013242 <UART_SetConfig+0x34e>
 801310a:	2308      	movs	r3, #8
 801310c:	77fb      	strb	r3, [r7, #31]
 801310e:	e098      	b.n	8013242 <UART_SetConfig+0x34e>
 8013110:	2310      	movs	r3, #16
 8013112:	77fb      	strb	r3, [r7, #31]
 8013114:	bf00      	nop
 8013116:	e094      	b.n	8013242 <UART_SetConfig+0x34e>
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	681b      	ldr	r3, [r3, #0]
 801311c:	4a39      	ldr	r2, [pc, #228]	; (8013204 <UART_SetConfig+0x310>)
 801311e:	4293      	cmp	r3, r2
 8013120:	d124      	bne.n	801316c <UART_SetConfig+0x278>
 8013122:	4b33      	ldr	r3, [pc, #204]	; (80131f0 <UART_SetConfig+0x2fc>)
 8013124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013128:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 801312c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013130:	d012      	beq.n	8013158 <UART_SetConfig+0x264>
 8013132:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013136:	d802      	bhi.n	801313e <UART_SetConfig+0x24a>
 8013138:	2b00      	cmp	r3, #0
 801313a:	d007      	beq.n	801314c <UART_SetConfig+0x258>
 801313c:	e012      	b.n	8013164 <UART_SetConfig+0x270>
 801313e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8013142:	d006      	beq.n	8013152 <UART_SetConfig+0x25e>
 8013144:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8013148:	d009      	beq.n	801315e <UART_SetConfig+0x26a>
 801314a:	e00b      	b.n	8013164 <UART_SetConfig+0x270>
 801314c:	2301      	movs	r3, #1
 801314e:	77fb      	strb	r3, [r7, #31]
 8013150:	e077      	b.n	8013242 <UART_SetConfig+0x34e>
 8013152:	2302      	movs	r3, #2
 8013154:	77fb      	strb	r3, [r7, #31]
 8013156:	e074      	b.n	8013242 <UART_SetConfig+0x34e>
 8013158:	2304      	movs	r3, #4
 801315a:	77fb      	strb	r3, [r7, #31]
 801315c:	e071      	b.n	8013242 <UART_SetConfig+0x34e>
 801315e:	2308      	movs	r3, #8
 8013160:	77fb      	strb	r3, [r7, #31]
 8013162:	e06e      	b.n	8013242 <UART_SetConfig+0x34e>
 8013164:	2310      	movs	r3, #16
 8013166:	77fb      	strb	r3, [r7, #31]
 8013168:	bf00      	nop
 801316a:	e06a      	b.n	8013242 <UART_SetConfig+0x34e>
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	681b      	ldr	r3, [r3, #0]
 8013170:	4a25      	ldr	r2, [pc, #148]	; (8013208 <UART_SetConfig+0x314>)
 8013172:	4293      	cmp	r3, r2
 8013174:	d124      	bne.n	80131c0 <UART_SetConfig+0x2cc>
 8013176:	4b1e      	ldr	r3, [pc, #120]	; (80131f0 <UART_SetConfig+0x2fc>)
 8013178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801317c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8013180:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013184:	d012      	beq.n	80131ac <UART_SetConfig+0x2b8>
 8013186:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801318a:	d802      	bhi.n	8013192 <UART_SetConfig+0x29e>
 801318c:	2b00      	cmp	r3, #0
 801318e:	d007      	beq.n	80131a0 <UART_SetConfig+0x2ac>
 8013190:	e012      	b.n	80131b8 <UART_SetConfig+0x2c4>
 8013192:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013196:	d006      	beq.n	80131a6 <UART_SetConfig+0x2b2>
 8013198:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 801319c:	d009      	beq.n	80131b2 <UART_SetConfig+0x2be>
 801319e:	e00b      	b.n	80131b8 <UART_SetConfig+0x2c4>
 80131a0:	2300      	movs	r3, #0
 80131a2:	77fb      	strb	r3, [r7, #31]
 80131a4:	e04d      	b.n	8013242 <UART_SetConfig+0x34e>
 80131a6:	2302      	movs	r3, #2
 80131a8:	77fb      	strb	r3, [r7, #31]
 80131aa:	e04a      	b.n	8013242 <UART_SetConfig+0x34e>
 80131ac:	2304      	movs	r3, #4
 80131ae:	77fb      	strb	r3, [r7, #31]
 80131b0:	e047      	b.n	8013242 <UART_SetConfig+0x34e>
 80131b2:	2308      	movs	r3, #8
 80131b4:	77fb      	strb	r3, [r7, #31]
 80131b6:	e044      	b.n	8013242 <UART_SetConfig+0x34e>
 80131b8:	2310      	movs	r3, #16
 80131ba:	77fb      	strb	r3, [r7, #31]
 80131bc:	bf00      	nop
 80131be:	e040      	b.n	8013242 <UART_SetConfig+0x34e>
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	681b      	ldr	r3, [r3, #0]
 80131c4:	4a11      	ldr	r2, [pc, #68]	; (801320c <UART_SetConfig+0x318>)
 80131c6:	4293      	cmp	r3, r2
 80131c8:	d139      	bne.n	801323e <UART_SetConfig+0x34a>
 80131ca:	4b09      	ldr	r3, [pc, #36]	; (80131f0 <UART_SetConfig+0x2fc>)
 80131cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80131d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80131d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80131d8:	d027      	beq.n	801322a <UART_SetConfig+0x336>
 80131da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80131de:	d817      	bhi.n	8013210 <UART_SetConfig+0x31c>
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d01c      	beq.n	801321e <UART_SetConfig+0x32a>
 80131e4:	e027      	b.n	8013236 <UART_SetConfig+0x342>
 80131e6:	bf00      	nop
 80131e8:	efff69f3 	.word	0xefff69f3
 80131ec:	40011000 	.word	0x40011000
 80131f0:	40023800 	.word	0x40023800
 80131f4:	40004400 	.word	0x40004400
 80131f8:	40004800 	.word	0x40004800
 80131fc:	40004c00 	.word	0x40004c00
 8013200:	40005000 	.word	0x40005000
 8013204:	40011400 	.word	0x40011400
 8013208:	40007800 	.word	0x40007800
 801320c:	40007c00 	.word	0x40007c00
 8013210:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013214:	d006      	beq.n	8013224 <UART_SetConfig+0x330>
 8013216:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 801321a:	d009      	beq.n	8013230 <UART_SetConfig+0x33c>
 801321c:	e00b      	b.n	8013236 <UART_SetConfig+0x342>
 801321e:	2300      	movs	r3, #0
 8013220:	77fb      	strb	r3, [r7, #31]
 8013222:	e00e      	b.n	8013242 <UART_SetConfig+0x34e>
 8013224:	2302      	movs	r3, #2
 8013226:	77fb      	strb	r3, [r7, #31]
 8013228:	e00b      	b.n	8013242 <UART_SetConfig+0x34e>
 801322a:	2304      	movs	r3, #4
 801322c:	77fb      	strb	r3, [r7, #31]
 801322e:	e008      	b.n	8013242 <UART_SetConfig+0x34e>
 8013230:	2308      	movs	r3, #8
 8013232:	77fb      	strb	r3, [r7, #31]
 8013234:	e005      	b.n	8013242 <UART_SetConfig+0x34e>
 8013236:	2310      	movs	r3, #16
 8013238:	77fb      	strb	r3, [r7, #31]
 801323a:	bf00      	nop
 801323c:	e001      	b.n	8013242 <UART_SetConfig+0x34e>
 801323e:	2310      	movs	r3, #16
 8013240:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	69db      	ldr	r3, [r3, #28]
 8013246:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801324a:	d17f      	bne.n	801334c <UART_SetConfig+0x458>
  {
    switch (clocksource)
 801324c:	7ffb      	ldrb	r3, [r7, #31]
 801324e:	2b08      	cmp	r3, #8
 8013250:	d85c      	bhi.n	801330c <UART_SetConfig+0x418>
 8013252:	a201      	add	r2, pc, #4	; (adr r2, 8013258 <UART_SetConfig+0x364>)
 8013254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013258:	0801327d 	.word	0x0801327d
 801325c:	0801329d 	.word	0x0801329d
 8013260:	080132bd 	.word	0x080132bd
 8013264:	0801330d 	.word	0x0801330d
 8013268:	080132d5 	.word	0x080132d5
 801326c:	0801330d 	.word	0x0801330d
 8013270:	0801330d 	.word	0x0801330d
 8013274:	0801330d 	.word	0x0801330d
 8013278:	080132f5 	.word	0x080132f5
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801327c:	f7fd ff0a 	bl	8011094 <HAL_RCC_GetPCLK1Freq>
 8013280:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8013282:	68fb      	ldr	r3, [r7, #12]
 8013284:	005a      	lsls	r2, r3, #1
 8013286:	687b      	ldr	r3, [r7, #4]
 8013288:	685b      	ldr	r3, [r3, #4]
 801328a:	085b      	lsrs	r3, r3, #1
 801328c:	441a      	add	r2, r3
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	685b      	ldr	r3, [r3, #4]
 8013292:	fbb2 f3f3 	udiv	r3, r2, r3
 8013296:	b29b      	uxth	r3, r3
 8013298:	61bb      	str	r3, [r7, #24]
        break;
 801329a:	e03a      	b.n	8013312 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801329c:	f7fd ff0e 	bl	80110bc <HAL_RCC_GetPCLK2Freq>
 80132a0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80132a2:	68fb      	ldr	r3, [r7, #12]
 80132a4:	005a      	lsls	r2, r3, #1
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	685b      	ldr	r3, [r3, #4]
 80132aa:	085b      	lsrs	r3, r3, #1
 80132ac:	441a      	add	r2, r3
 80132ae:	687b      	ldr	r3, [r7, #4]
 80132b0:	685b      	ldr	r3, [r3, #4]
 80132b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80132b6:	b29b      	uxth	r3, r3
 80132b8:	61bb      	str	r3, [r7, #24]
        break;
 80132ba:	e02a      	b.n	8013312 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80132bc:	687b      	ldr	r3, [r7, #4]
 80132be:	685b      	ldr	r3, [r3, #4]
 80132c0:	085a      	lsrs	r2, r3, #1
 80132c2:	4b5f      	ldr	r3, [pc, #380]	; (8013440 <UART_SetConfig+0x54c>)
 80132c4:	4413      	add	r3, r2
 80132c6:	687a      	ldr	r2, [r7, #4]
 80132c8:	6852      	ldr	r2, [r2, #4]
 80132ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80132ce:	b29b      	uxth	r3, r3
 80132d0:	61bb      	str	r3, [r7, #24]
        break;
 80132d2:	e01e      	b.n	8013312 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80132d4:	f7fd fdfc 	bl	8010ed0 <HAL_RCC_GetSysClockFreq>
 80132d8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80132da:	68fb      	ldr	r3, [r7, #12]
 80132dc:	005a      	lsls	r2, r3, #1
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	685b      	ldr	r3, [r3, #4]
 80132e2:	085b      	lsrs	r3, r3, #1
 80132e4:	441a      	add	r2, r3
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	685b      	ldr	r3, [r3, #4]
 80132ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80132ee:	b29b      	uxth	r3, r3
 80132f0:	61bb      	str	r3, [r7, #24]
        break;
 80132f2:	e00e      	b.n	8013312 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	685b      	ldr	r3, [r3, #4]
 80132f8:	085b      	lsrs	r3, r3, #1
 80132fa:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80132fe:	687b      	ldr	r3, [r7, #4]
 8013300:	685b      	ldr	r3, [r3, #4]
 8013302:	fbb2 f3f3 	udiv	r3, r2, r3
 8013306:	b29b      	uxth	r3, r3
 8013308:	61bb      	str	r3, [r7, #24]
        break;
 801330a:	e002      	b.n	8013312 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 801330c:	2301      	movs	r3, #1
 801330e:	75fb      	strb	r3, [r7, #23]
        break;
 8013310:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013312:	69bb      	ldr	r3, [r7, #24]
 8013314:	2b0f      	cmp	r3, #15
 8013316:	d916      	bls.n	8013346 <UART_SetConfig+0x452>
 8013318:	69bb      	ldr	r3, [r7, #24]
 801331a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801331e:	d212      	bcs.n	8013346 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8013320:	69bb      	ldr	r3, [r7, #24]
 8013322:	b29b      	uxth	r3, r3
 8013324:	f023 030f 	bic.w	r3, r3, #15
 8013328:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801332a:	69bb      	ldr	r3, [r7, #24]
 801332c:	085b      	lsrs	r3, r3, #1
 801332e:	b29b      	uxth	r3, r3
 8013330:	f003 0307 	and.w	r3, r3, #7
 8013334:	b29a      	uxth	r2, r3
 8013336:	897b      	ldrh	r3, [r7, #10]
 8013338:	4313      	orrs	r3, r2
 801333a:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	681b      	ldr	r3, [r3, #0]
 8013340:	897a      	ldrh	r2, [r7, #10]
 8013342:	60da      	str	r2, [r3, #12]
 8013344:	e070      	b.n	8013428 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8013346:	2301      	movs	r3, #1
 8013348:	75fb      	strb	r3, [r7, #23]
 801334a:	e06d      	b.n	8013428 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 801334c:	7ffb      	ldrb	r3, [r7, #31]
 801334e:	2b08      	cmp	r3, #8
 8013350:	d859      	bhi.n	8013406 <UART_SetConfig+0x512>
 8013352:	a201      	add	r2, pc, #4	; (adr r2, 8013358 <UART_SetConfig+0x464>)
 8013354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013358:	0801337d 	.word	0x0801337d
 801335c:	0801339b 	.word	0x0801339b
 8013360:	080133b9 	.word	0x080133b9
 8013364:	08013407 	.word	0x08013407
 8013368:	080133d1 	.word	0x080133d1
 801336c:	08013407 	.word	0x08013407
 8013370:	08013407 	.word	0x08013407
 8013374:	08013407 	.word	0x08013407
 8013378:	080133ef 	.word	0x080133ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801337c:	f7fd fe8a 	bl	8011094 <HAL_RCC_GetPCLK1Freq>
 8013380:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	685b      	ldr	r3, [r3, #4]
 8013386:	085a      	lsrs	r2, r3, #1
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	441a      	add	r2, r3
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	685b      	ldr	r3, [r3, #4]
 8013390:	fbb2 f3f3 	udiv	r3, r2, r3
 8013394:	b29b      	uxth	r3, r3
 8013396:	61bb      	str	r3, [r7, #24]
        break;
 8013398:	e038      	b.n	801340c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801339a:	f7fd fe8f 	bl	80110bc <HAL_RCC_GetPCLK2Freq>
 801339e:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	685b      	ldr	r3, [r3, #4]
 80133a4:	085a      	lsrs	r2, r3, #1
 80133a6:	68fb      	ldr	r3, [r7, #12]
 80133a8:	441a      	add	r2, r3
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	685b      	ldr	r3, [r3, #4]
 80133ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80133b2:	b29b      	uxth	r3, r3
 80133b4:	61bb      	str	r3, [r7, #24]
        break;
 80133b6:	e029      	b.n	801340c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	685b      	ldr	r3, [r3, #4]
 80133bc:	085a      	lsrs	r2, r3, #1
 80133be:	4b21      	ldr	r3, [pc, #132]	; (8013444 <UART_SetConfig+0x550>)
 80133c0:	4413      	add	r3, r2
 80133c2:	687a      	ldr	r2, [r7, #4]
 80133c4:	6852      	ldr	r2, [r2, #4]
 80133c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80133ca:	b29b      	uxth	r3, r3
 80133cc:	61bb      	str	r3, [r7, #24]
        break;
 80133ce:	e01d      	b.n	801340c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80133d0:	f7fd fd7e 	bl	8010ed0 <HAL_RCC_GetSysClockFreq>
 80133d4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	685b      	ldr	r3, [r3, #4]
 80133da:	085a      	lsrs	r2, r3, #1
 80133dc:	68fb      	ldr	r3, [r7, #12]
 80133de:	441a      	add	r2, r3
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	685b      	ldr	r3, [r3, #4]
 80133e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80133e8:	b29b      	uxth	r3, r3
 80133ea:	61bb      	str	r3, [r7, #24]
        break;
 80133ec:	e00e      	b.n	801340c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	685b      	ldr	r3, [r3, #4]
 80133f2:	085b      	lsrs	r3, r3, #1
 80133f4:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	685b      	ldr	r3, [r3, #4]
 80133fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8013400:	b29b      	uxth	r3, r3
 8013402:	61bb      	str	r3, [r7, #24]
        break;
 8013404:	e002      	b.n	801340c <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8013406:	2301      	movs	r3, #1
 8013408:	75fb      	strb	r3, [r7, #23]
        break;
 801340a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801340c:	69bb      	ldr	r3, [r7, #24]
 801340e:	2b0f      	cmp	r3, #15
 8013410:	d908      	bls.n	8013424 <UART_SetConfig+0x530>
 8013412:	69bb      	ldr	r3, [r7, #24]
 8013414:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013418:	d204      	bcs.n	8013424 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	681b      	ldr	r3, [r3, #0]
 801341e:	69ba      	ldr	r2, [r7, #24]
 8013420:	60da      	str	r2, [r3, #12]
 8013422:	e001      	b.n	8013428 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8013424:	2301      	movs	r3, #1
 8013426:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	2200      	movs	r2, #0
 801342c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 801342e:	687b      	ldr	r3, [r7, #4]
 8013430:	2200      	movs	r2, #0
 8013432:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8013434:	7dfb      	ldrb	r3, [r7, #23]
}
 8013436:	4618      	mov	r0, r3
 8013438:	3720      	adds	r7, #32
 801343a:	46bd      	mov	sp, r7
 801343c:	bd80      	pop	{r7, pc}
 801343e:	bf00      	nop
 8013440:	01e84800 	.word	0x01e84800
 8013444:	00f42400 	.word	0x00f42400

08013448 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8013448:	b480      	push	{r7}
 801344a:	b083      	sub	sp, #12
 801344c:	af00      	add	r7, sp, #0
 801344e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013454:	f003 0301 	and.w	r3, r3, #1
 8013458:	2b00      	cmp	r3, #0
 801345a:	d00a      	beq.n	8013472 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	681b      	ldr	r3, [r3, #0]
 8013460:	685b      	ldr	r3, [r3, #4]
 8013462:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8013466:	687b      	ldr	r3, [r7, #4]
 8013468:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	681b      	ldr	r3, [r3, #0]
 801346e:	430a      	orrs	r2, r1
 8013470:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013476:	f003 0302 	and.w	r3, r3, #2
 801347a:	2b00      	cmp	r3, #0
 801347c:	d00a      	beq.n	8013494 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	681b      	ldr	r3, [r3, #0]
 8013482:	685b      	ldr	r3, [r3, #4]
 8013484:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	430a      	orrs	r2, r1
 8013492:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013498:	f003 0304 	and.w	r3, r3, #4
 801349c:	2b00      	cmp	r3, #0
 801349e:	d00a      	beq.n	80134b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	681b      	ldr	r3, [r3, #0]
 80134a4:	685b      	ldr	r3, [r3, #4]
 80134a6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80134aa:	687b      	ldr	r3, [r7, #4]
 80134ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	681b      	ldr	r3, [r3, #0]
 80134b2:	430a      	orrs	r2, r1
 80134b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80134b6:	687b      	ldr	r3, [r7, #4]
 80134b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80134ba:	f003 0308 	and.w	r3, r3, #8
 80134be:	2b00      	cmp	r3, #0
 80134c0:	d00a      	beq.n	80134d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	681b      	ldr	r3, [r3, #0]
 80134c6:	685b      	ldr	r3, [r3, #4]
 80134c8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	681b      	ldr	r3, [r3, #0]
 80134d4:	430a      	orrs	r2, r1
 80134d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80134dc:	f003 0310 	and.w	r3, r3, #16
 80134e0:	2b00      	cmp	r3, #0
 80134e2:	d00a      	beq.n	80134fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	681b      	ldr	r3, [r3, #0]
 80134e8:	689b      	ldr	r3, [r3, #8]
 80134ea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80134f2:	687b      	ldr	r3, [r7, #4]
 80134f4:	681b      	ldr	r3, [r3, #0]
 80134f6:	430a      	orrs	r2, r1
 80134f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80134fe:	f003 0320 	and.w	r3, r3, #32
 8013502:	2b00      	cmp	r3, #0
 8013504:	d00a      	beq.n	801351c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	681b      	ldr	r3, [r3, #0]
 801350a:	689b      	ldr	r3, [r3, #8]
 801350c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	681b      	ldr	r3, [r3, #0]
 8013518:	430a      	orrs	r2, r1
 801351a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013524:	2b00      	cmp	r3, #0
 8013526:	d01a      	beq.n	801355e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	681b      	ldr	r3, [r3, #0]
 801352c:	685b      	ldr	r3, [r3, #4]
 801352e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8013532:	687b      	ldr	r3, [r7, #4]
 8013534:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	430a      	orrs	r2, r1
 801353c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801353e:	687b      	ldr	r3, [r7, #4]
 8013540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013542:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8013546:	d10a      	bne.n	801355e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	681b      	ldr	r3, [r3, #0]
 801354c:	685b      	ldr	r3, [r3, #4]
 801354e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8013552:	687b      	ldr	r3, [r7, #4]
 8013554:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	430a      	orrs	r2, r1
 801355c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801355e:	687b      	ldr	r3, [r7, #4]
 8013560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013562:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013566:	2b00      	cmp	r3, #0
 8013568:	d00a      	beq.n	8013580 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	681b      	ldr	r3, [r3, #0]
 801356e:	685b      	ldr	r3, [r3, #4]
 8013570:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	681b      	ldr	r3, [r3, #0]
 801357c:	430a      	orrs	r2, r1
 801357e:	605a      	str	r2, [r3, #4]
  }
}
 8013580:	bf00      	nop
 8013582:	370c      	adds	r7, #12
 8013584:	46bd      	mov	sp, r7
 8013586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801358a:	4770      	bx	lr

0801358c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801358c:	b580      	push	{r7, lr}
 801358e:	b086      	sub	sp, #24
 8013590:	af02      	add	r7, sp, #8
 8013592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	2200      	movs	r2, #0
 8013598:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 801359a:	f7fb f89b 	bl	800e6d4 <HAL_GetTick>
 801359e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80135a0:	687b      	ldr	r3, [r7, #4]
 80135a2:	681b      	ldr	r3, [r3, #0]
 80135a4:	681b      	ldr	r3, [r3, #0]
 80135a6:	f003 0308 	and.w	r3, r3, #8
 80135aa:	2b08      	cmp	r3, #8
 80135ac:	d10e      	bne.n	80135cc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80135ae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80135b2:	9300      	str	r3, [sp, #0]
 80135b4:	68fb      	ldr	r3, [r7, #12]
 80135b6:	2200      	movs	r2, #0
 80135b8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80135bc:	6878      	ldr	r0, [r7, #4]
 80135be:	f000 f82a 	bl	8013616 <UART_WaitOnFlagUntilTimeout>
 80135c2:	4603      	mov	r3, r0
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d001      	beq.n	80135cc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80135c8:	2303      	movs	r3, #3
 80135ca:	e020      	b.n	801360e <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80135cc:	687b      	ldr	r3, [r7, #4]
 80135ce:	681b      	ldr	r3, [r3, #0]
 80135d0:	681b      	ldr	r3, [r3, #0]
 80135d2:	f003 0304 	and.w	r3, r3, #4
 80135d6:	2b04      	cmp	r3, #4
 80135d8:	d10e      	bne.n	80135f8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80135da:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80135de:	9300      	str	r3, [sp, #0]
 80135e0:	68fb      	ldr	r3, [r7, #12]
 80135e2:	2200      	movs	r2, #0
 80135e4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80135e8:	6878      	ldr	r0, [r7, #4]
 80135ea:	f000 f814 	bl	8013616 <UART_WaitOnFlagUntilTimeout>
 80135ee:	4603      	mov	r3, r0
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	d001      	beq.n	80135f8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80135f4:	2303      	movs	r3, #3
 80135f6:	e00a      	b.n	801360e <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	2220      	movs	r2, #32
 80135fc:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	2220      	movs	r2, #32
 8013602:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	2200      	movs	r2, #0
 8013608:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 801360c:	2300      	movs	r3, #0
}
 801360e:	4618      	mov	r0, r3
 8013610:	3710      	adds	r7, #16
 8013612:	46bd      	mov	sp, r7
 8013614:	bd80      	pop	{r7, pc}

08013616 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8013616:	b580      	push	{r7, lr}
 8013618:	b084      	sub	sp, #16
 801361a:	af00      	add	r7, sp, #0
 801361c:	60f8      	str	r0, [r7, #12]
 801361e:	60b9      	str	r1, [r7, #8]
 8013620:	603b      	str	r3, [r7, #0]
 8013622:	4613      	mov	r3, r2
 8013624:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013626:	e05d      	b.n	80136e4 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8013628:	69bb      	ldr	r3, [r7, #24]
 801362a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801362e:	d059      	beq.n	80136e4 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8013630:	f7fb f850 	bl	800e6d4 <HAL_GetTick>
 8013634:	4602      	mov	r2, r0
 8013636:	683b      	ldr	r3, [r7, #0]
 8013638:	1ad3      	subs	r3, r2, r3
 801363a:	69ba      	ldr	r2, [r7, #24]
 801363c:	429a      	cmp	r2, r3
 801363e:	d302      	bcc.n	8013646 <UART_WaitOnFlagUntilTimeout+0x30>
 8013640:	69bb      	ldr	r3, [r7, #24]
 8013642:	2b00      	cmp	r3, #0
 8013644:	d11b      	bne.n	801367e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8013646:	68fb      	ldr	r3, [r7, #12]
 8013648:	681b      	ldr	r3, [r3, #0]
 801364a:	681a      	ldr	r2, [r3, #0]
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	681b      	ldr	r3, [r3, #0]
 8013650:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8013654:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013656:	68fb      	ldr	r3, [r7, #12]
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	689a      	ldr	r2, [r3, #8]
 801365c:	68fb      	ldr	r3, [r7, #12]
 801365e:	681b      	ldr	r3, [r3, #0]
 8013660:	f022 0201 	bic.w	r2, r2, #1
 8013664:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8013666:	68fb      	ldr	r3, [r7, #12]
 8013668:	2220      	movs	r2, #32
 801366a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 801366c:	68fb      	ldr	r3, [r7, #12]
 801366e:	2220      	movs	r2, #32
 8013670:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8013672:	68fb      	ldr	r3, [r7, #12]
 8013674:	2200      	movs	r2, #0
 8013676:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 801367a:	2303      	movs	r3, #3
 801367c:	e042      	b.n	8013704 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 801367e:	68fb      	ldr	r3, [r7, #12]
 8013680:	681b      	ldr	r3, [r3, #0]
 8013682:	681b      	ldr	r3, [r3, #0]
 8013684:	f003 0304 	and.w	r3, r3, #4
 8013688:	2b00      	cmp	r3, #0
 801368a:	d02b      	beq.n	80136e4 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801368c:	68fb      	ldr	r3, [r7, #12]
 801368e:	681b      	ldr	r3, [r3, #0]
 8013690:	69db      	ldr	r3, [r3, #28]
 8013692:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013696:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801369a:	d123      	bne.n	80136e4 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801369c:	68fb      	ldr	r3, [r7, #12]
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80136a4:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80136a6:	68fb      	ldr	r3, [r7, #12]
 80136a8:	681b      	ldr	r3, [r3, #0]
 80136aa:	681a      	ldr	r2, [r3, #0]
 80136ac:	68fb      	ldr	r3, [r7, #12]
 80136ae:	681b      	ldr	r3, [r3, #0]
 80136b0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80136b4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80136b6:	68fb      	ldr	r3, [r7, #12]
 80136b8:	681b      	ldr	r3, [r3, #0]
 80136ba:	689a      	ldr	r2, [r3, #8]
 80136bc:	68fb      	ldr	r3, [r7, #12]
 80136be:	681b      	ldr	r3, [r3, #0]
 80136c0:	f022 0201 	bic.w	r2, r2, #1
 80136c4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	2220      	movs	r2, #32
 80136ca:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80136cc:	68fb      	ldr	r3, [r7, #12]
 80136ce:	2220      	movs	r2, #32
 80136d0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80136d2:	68fb      	ldr	r3, [r7, #12]
 80136d4:	2220      	movs	r2, #32
 80136d6:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80136d8:	68fb      	ldr	r3, [r7, #12]
 80136da:	2200      	movs	r2, #0
 80136dc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80136e0:	2303      	movs	r3, #3
 80136e2:	e00f      	b.n	8013704 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80136e4:	68fb      	ldr	r3, [r7, #12]
 80136e6:	681b      	ldr	r3, [r3, #0]
 80136e8:	69da      	ldr	r2, [r3, #28]
 80136ea:	68bb      	ldr	r3, [r7, #8]
 80136ec:	4013      	ands	r3, r2
 80136ee:	68ba      	ldr	r2, [r7, #8]
 80136f0:	429a      	cmp	r2, r3
 80136f2:	bf0c      	ite	eq
 80136f4:	2301      	moveq	r3, #1
 80136f6:	2300      	movne	r3, #0
 80136f8:	b2db      	uxtb	r3, r3
 80136fa:	461a      	mov	r2, r3
 80136fc:	79fb      	ldrb	r3, [r7, #7]
 80136fe:	429a      	cmp	r2, r3
 8013700:	d092      	beq.n	8013628 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8013702:	2300      	movs	r3, #0
}
 8013704:	4618      	mov	r0, r3
 8013706:	3710      	adds	r7, #16
 8013708:	46bd      	mov	sp, r7
 801370a:	bd80      	pop	{r7, pc}

0801370c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 801370c:	b480      	push	{r7}
 801370e:	b083      	sub	sp, #12
 8013710:	af00      	add	r7, sp, #0
 8013712:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	681b      	ldr	r3, [r3, #0]
 8013718:	681a      	ldr	r2, [r3, #0]
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	681b      	ldr	r3, [r3, #0]
 801371e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8013722:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	2220      	movs	r2, #32
 8013728:	675a      	str	r2, [r3, #116]	; 0x74
}
 801372a:	bf00      	nop
 801372c:	370c      	adds	r7, #12
 801372e:	46bd      	mov	sp, r7
 8013730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013734:	4770      	bx	lr

08013736 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8013736:	b480      	push	{r7}
 8013738:	b083      	sub	sp, #12
 801373a:	af00      	add	r7, sp, #0
 801373c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	681b      	ldr	r3, [r3, #0]
 8013742:	681a      	ldr	r2, [r3, #0]
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 801374c:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	681b      	ldr	r3, [r3, #0]
 8013752:	689a      	ldr	r2, [r3, #8]
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	681b      	ldr	r3, [r3, #0]
 8013758:	f022 0201 	bic.w	r2, r2, #1
 801375c:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	2220      	movs	r2, #32
 8013762:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	2200      	movs	r2, #0
 8013768:	661a      	str	r2, [r3, #96]	; 0x60
}
 801376a:	bf00      	nop
 801376c:	370c      	adds	r7, #12
 801376e:	46bd      	mov	sp, r7
 8013770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013774:	4770      	bx	lr

08013776 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8013776:	b580      	push	{r7, lr}
 8013778:	b084      	sub	sp, #16
 801377a:	af00      	add	r7, sp, #0
 801377c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013782:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	69db      	ldr	r3, [r3, #28]
 8013788:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801378c:	d014      	beq.n	80137b8 <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 801378e:	68fb      	ldr	r3, [r7, #12]
 8013790:	2200      	movs	r2, #0
 8013792:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013796:	68fb      	ldr	r3, [r7, #12]
 8013798:	681b      	ldr	r3, [r3, #0]
 801379a:	689a      	ldr	r2, [r3, #8]
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80137a4:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80137a6:	68fb      	ldr	r3, [r7, #12]
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	681a      	ldr	r2, [r3, #0]
 80137ac:	68fb      	ldr	r3, [r7, #12]
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80137b4:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80137b6:	e002      	b.n	80137be <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 80137b8:	68f8      	ldr	r0, [r7, #12]
 80137ba:	f7ff fb73 	bl	8012ea4 <HAL_UART_TxCpltCallback>
}
 80137be:	bf00      	nop
 80137c0:	3710      	adds	r7, #16
 80137c2:	46bd      	mov	sp, r7
 80137c4:	bd80      	pop	{r7, pc}

080137c6 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80137c6:	b580      	push	{r7, lr}
 80137c8:	b084      	sub	sp, #16
 80137ca:	af00      	add	r7, sp, #0
 80137cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80137d2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80137d4:	68f8      	ldr	r0, [r7, #12]
 80137d6:	f7ff fb6f 	bl	8012eb8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80137da:	bf00      	nop
 80137dc:	3710      	adds	r7, #16
 80137de:	46bd      	mov	sp, r7
 80137e0:	bd80      	pop	{r7, pc}

080137e2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80137e2:	b580      	push	{r7, lr}
 80137e4:	b086      	sub	sp, #24
 80137e6:	af00      	add	r7, sp, #0
 80137e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80137ea:	687b      	ldr	r3, [r7, #4]
 80137ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80137ee:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80137f0:	697b      	ldr	r3, [r7, #20]
 80137f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80137f4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80137f6:	697b      	ldr	r3, [r7, #20]
 80137f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80137fa:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80137fc:	697b      	ldr	r3, [r7, #20]
 80137fe:	681b      	ldr	r3, [r3, #0]
 8013800:	689b      	ldr	r3, [r3, #8]
 8013802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013806:	2b80      	cmp	r3, #128	; 0x80
 8013808:	d109      	bne.n	801381e <UART_DMAError+0x3c>
 801380a:	693b      	ldr	r3, [r7, #16]
 801380c:	2b21      	cmp	r3, #33	; 0x21
 801380e:	d106      	bne.n	801381e <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8013810:	697b      	ldr	r3, [r7, #20]
 8013812:	2200      	movs	r2, #0
 8013814:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8013818:	6978      	ldr	r0, [r7, #20]
 801381a:	f7ff ff77 	bl	801370c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801381e:	697b      	ldr	r3, [r7, #20]
 8013820:	681b      	ldr	r3, [r3, #0]
 8013822:	689b      	ldr	r3, [r3, #8]
 8013824:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013828:	2b40      	cmp	r3, #64	; 0x40
 801382a:	d109      	bne.n	8013840 <UART_DMAError+0x5e>
 801382c:	68fb      	ldr	r3, [r7, #12]
 801382e:	2b22      	cmp	r3, #34	; 0x22
 8013830:	d106      	bne.n	8013840 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8013832:	697b      	ldr	r3, [r7, #20]
 8013834:	2200      	movs	r2, #0
 8013836:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 801383a:	6978      	ldr	r0, [r7, #20]
 801383c:	f7ff ff7b 	bl	8013736 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8013840:	697b      	ldr	r3, [r7, #20]
 8013842:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013844:	f043 0210 	orr.w	r2, r3, #16
 8013848:	697b      	ldr	r3, [r7, #20]
 801384a:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801384c:	6978      	ldr	r0, [r7, #20]
 801384e:	f7ff fb3d 	bl	8012ecc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013852:	bf00      	nop
 8013854:	3718      	adds	r7, #24
 8013856:	46bd      	mov	sp, r7
 8013858:	bd80      	pop	{r7, pc}

0801385a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801385a:	b580      	push	{r7, lr}
 801385c:	b084      	sub	sp, #16
 801385e:	af00      	add	r7, sp, #0
 8013860:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013862:	687b      	ldr	r3, [r7, #4]
 8013864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013866:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8013868:	68fb      	ldr	r3, [r7, #12]
 801386a:	2200      	movs	r2, #0
 801386c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8013870:	68fb      	ldr	r3, [r7, #12]
 8013872:	2200      	movs	r2, #0
 8013874:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013878:	68f8      	ldr	r0, [r7, #12]
 801387a:	f7ff fb27 	bl	8012ecc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801387e:	bf00      	nop
 8013880:	3710      	adds	r7, #16
 8013882:	46bd      	mov	sp, r7
 8013884:	bd80      	pop	{r7, pc}

08013886 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8013886:	b580      	push	{r7, lr}
 8013888:	b082      	sub	sp, #8
 801388a:	af00      	add	r7, sp, #0
 801388c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	681b      	ldr	r3, [r3, #0]
 8013892:	681a      	ldr	r2, [r3, #0]
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	681b      	ldr	r3, [r3, #0]
 8013898:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801389c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	2220      	movs	r2, #32
 80138a2:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	2200      	movs	r2, #0
 80138a8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80138aa:	6878      	ldr	r0, [r7, #4]
 80138ac:	f7ff fafa 	bl	8012ea4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80138b0:	bf00      	nop
 80138b2:	3708      	adds	r7, #8
 80138b4:	46bd      	mov	sp, r7
 80138b6:	bd80      	pop	{r7, pc}

080138b8 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80138b8:	b580      	push	{r7, lr}
 80138ba:	b084      	sub	sp, #16
 80138bc:	af00      	add	r7, sp, #0
 80138be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80138c6:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80138cc:	2b22      	cmp	r3, #34	; 0x22
 80138ce:	d13a      	bne.n	8013946 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	681b      	ldr	r3, [r3, #0]
 80138d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80138d6:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80138d8:	89bb      	ldrh	r3, [r7, #12]
 80138da:	b2d9      	uxtb	r1, r3
 80138dc:	89fb      	ldrh	r3, [r7, #14]
 80138de:	b2da      	uxtb	r2, r3
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80138e4:	400a      	ands	r2, r1
 80138e6:	b2d2      	uxtb	r2, r2
 80138e8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80138ea:	687b      	ldr	r3, [r7, #4]
 80138ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80138ee:	1c5a      	adds	r2, r3, #1
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80138fa:	b29b      	uxth	r3, r3
 80138fc:	3b01      	subs	r3, #1
 80138fe:	b29a      	uxth	r2, r3
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 801390c:	b29b      	uxth	r3, r3
 801390e:	2b00      	cmp	r3, #0
 8013910:	d121      	bne.n	8013956 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8013912:	687b      	ldr	r3, [r7, #4]
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	681a      	ldr	r2, [r3, #0]
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	681b      	ldr	r3, [r3, #0]
 801391c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8013920:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013922:	687b      	ldr	r3, [r7, #4]
 8013924:	681b      	ldr	r3, [r3, #0]
 8013926:	689a      	ldr	r2, [r3, #8]
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	681b      	ldr	r3, [r3, #0]
 801392c:	f022 0201 	bic.w	r2, r2, #1
 8013930:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	2220      	movs	r2, #32
 8013936:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8013938:	687b      	ldr	r3, [r7, #4]
 801393a:	2200      	movs	r2, #0
 801393c:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 801393e:	6878      	ldr	r0, [r7, #4]
 8013940:	f7f8 fc8e 	bl	800c260 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013944:	e007      	b.n	8013956 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	681b      	ldr	r3, [r3, #0]
 801394a:	699a      	ldr	r2, [r3, #24]
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	f042 0208 	orr.w	r2, r2, #8
 8013954:	619a      	str	r2, [r3, #24]
}
 8013956:	bf00      	nop
 8013958:	3710      	adds	r7, #16
 801395a:	46bd      	mov	sp, r7
 801395c:	bd80      	pop	{r7, pc}

0801395e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 801395e:	b580      	push	{r7, lr}
 8013960:	b084      	sub	sp, #16
 8013962:	af00      	add	r7, sp, #0
 8013964:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801396c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013972:	2b22      	cmp	r3, #34	; 0x22
 8013974:	d13a      	bne.n	80139ec <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	681b      	ldr	r3, [r3, #0]
 801397a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801397c:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013982:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8013984:	89ba      	ldrh	r2, [r7, #12]
 8013986:	89fb      	ldrh	r3, [r7, #14]
 8013988:	4013      	ands	r3, r2
 801398a:	b29a      	uxth	r2, r3
 801398c:	68bb      	ldr	r3, [r7, #8]
 801398e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013994:	1c9a      	adds	r2, r3, #2
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80139a0:	b29b      	uxth	r3, r3
 80139a2:	3b01      	subs	r3, #1
 80139a4:	b29a      	uxth	r2, r3
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80139ac:	687b      	ldr	r3, [r7, #4]
 80139ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80139b2:	b29b      	uxth	r3, r3
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	d121      	bne.n	80139fc <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	681b      	ldr	r3, [r3, #0]
 80139bc:	681a      	ldr	r2, [r3, #0]
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	681b      	ldr	r3, [r3, #0]
 80139c2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80139c6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	681b      	ldr	r3, [r3, #0]
 80139cc:	689a      	ldr	r2, [r3, #8]
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	681b      	ldr	r3, [r3, #0]
 80139d2:	f022 0201 	bic.w	r2, r2, #1
 80139d6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	2220      	movs	r2, #32
 80139dc:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80139de:	687b      	ldr	r3, [r7, #4]
 80139e0:	2200      	movs	r2, #0
 80139e2:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80139e4:	6878      	ldr	r0, [r7, #4]
 80139e6:	f7f8 fc3b 	bl	800c260 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80139ea:	e007      	b.n	80139fc <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	699a      	ldr	r2, [r3, #24]
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	681b      	ldr	r3, [r3, #0]
 80139f6:	f042 0208 	orr.w	r2, r2, #8
 80139fa:	619a      	str	r2, [r3, #24]
}
 80139fc:	bf00      	nop
 80139fe:	3710      	adds	r7, #16
 8013a00:	46bd      	mov	sp, r7
 8013a02:	bd80      	pop	{r7, pc}

08013a04 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8013a04:	b480      	push	{r7}
 8013a06:	b085      	sub	sp, #20
 8013a08:	af00      	add	r7, sp, #0
 8013a0a:	4603      	mov	r3, r0
 8013a0c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8013a0e:	2300      	movs	r3, #0
 8013a10:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8013a12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8013a16:	2b84      	cmp	r3, #132	; 0x84
 8013a18:	d005      	beq.n	8013a26 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8013a1a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8013a1e:	68fb      	ldr	r3, [r7, #12]
 8013a20:	4413      	add	r3, r2
 8013a22:	3303      	adds	r3, #3
 8013a24:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8013a26:	68fb      	ldr	r3, [r7, #12]
}
 8013a28:	4618      	mov	r0, r3
 8013a2a:	3714      	adds	r7, #20
 8013a2c:	46bd      	mov	sp, r7
 8013a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a32:	4770      	bx	lr

08013a34 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8013a34:	b580      	push	{r7, lr}
 8013a36:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8013a38:	f001 fa7a 	bl	8014f30 <vTaskStartScheduler>
  
  return osOK;
 8013a3c:	2300      	movs	r3, #0
}
 8013a3e:	4618      	mov	r0, r3
 8013a40:	bd80      	pop	{r7, pc}

08013a42 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8013a42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013a44:	b089      	sub	sp, #36	; 0x24
 8013a46:	af04      	add	r7, sp, #16
 8013a48:	6078      	str	r0, [r7, #4]
 8013a4a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	695b      	ldr	r3, [r3, #20]
 8013a50:	2b00      	cmp	r3, #0
 8013a52:	d020      	beq.n	8013a96 <osThreadCreate+0x54>
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	699b      	ldr	r3, [r3, #24]
 8013a58:	2b00      	cmp	r3, #0
 8013a5a:	d01c      	beq.n	8013a96 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	685c      	ldr	r4, [r3, #4]
 8013a60:	687b      	ldr	r3, [r7, #4]
 8013a62:	681d      	ldr	r5, [r3, #0]
 8013a64:	687b      	ldr	r3, [r7, #4]
 8013a66:	691e      	ldr	r6, [r3, #16]
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8013a6e:	4618      	mov	r0, r3
 8013a70:	f7ff ffc8 	bl	8013a04 <makeFreeRtosPriority>
 8013a74:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8013a76:	687b      	ldr	r3, [r7, #4]
 8013a78:	695b      	ldr	r3, [r3, #20]
 8013a7a:	687a      	ldr	r2, [r7, #4]
 8013a7c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013a7e:	9202      	str	r2, [sp, #8]
 8013a80:	9301      	str	r3, [sp, #4]
 8013a82:	9100      	str	r1, [sp, #0]
 8013a84:	683b      	ldr	r3, [r7, #0]
 8013a86:	4632      	mov	r2, r6
 8013a88:	4629      	mov	r1, r5
 8013a8a:	4620      	mov	r0, r4
 8013a8c:	f000 ff5f 	bl	801494e <xTaskCreateStatic>
 8013a90:	4603      	mov	r3, r0
 8013a92:	60fb      	str	r3, [r7, #12]
 8013a94:	e01c      	b.n	8013ad0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013a96:	687b      	ldr	r3, [r7, #4]
 8013a98:	685c      	ldr	r4, [r3, #4]
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013aa2:	b29e      	uxth	r6, r3
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8013aaa:	4618      	mov	r0, r3
 8013aac:	f7ff ffaa 	bl	8013a04 <makeFreeRtosPriority>
 8013ab0:	4602      	mov	r2, r0
 8013ab2:	f107 030c 	add.w	r3, r7, #12
 8013ab6:	9301      	str	r3, [sp, #4]
 8013ab8:	9200      	str	r2, [sp, #0]
 8013aba:	683b      	ldr	r3, [r7, #0]
 8013abc:	4632      	mov	r2, r6
 8013abe:	4629      	mov	r1, r5
 8013ac0:	4620      	mov	r0, r4
 8013ac2:	f000 ffa4 	bl	8014a0e <xTaskCreate>
 8013ac6:	4603      	mov	r3, r0
 8013ac8:	2b01      	cmp	r3, #1
 8013aca:	d001      	beq.n	8013ad0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8013acc:	2300      	movs	r3, #0
 8013ace:	e000      	b.n	8013ad2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8013ad0:	68fb      	ldr	r3, [r7, #12]
}
 8013ad2:	4618      	mov	r0, r3
 8013ad4:	3714      	adds	r7, #20
 8013ad6:	46bd      	mov	sp, r7
 8013ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013ada <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8013ada:	b580      	push	{r7, lr}
 8013adc:	b084      	sub	sp, #16
 8013ade:	af00      	add	r7, sp, #0
 8013ae0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8013ae6:	68fb      	ldr	r3, [r7, #12]
 8013ae8:	2b00      	cmp	r3, #0
 8013aea:	d001      	beq.n	8013af0 <osDelay+0x16>
 8013aec:	68fb      	ldr	r3, [r7, #12]
 8013aee:	e000      	b.n	8013af2 <osDelay+0x18>
 8013af0:	2301      	movs	r3, #1
 8013af2:	4618      	mov	r0, r3
 8013af4:	f001 f8c2 	bl	8014c7c <vTaskDelay>
  
  return osOK;
 8013af8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8013afa:	4618      	mov	r0, r3
 8013afc:	3710      	adds	r7, #16
 8013afe:	46bd      	mov	sp, r7
 8013b00:	bd80      	pop	{r7, pc}

08013b02 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8013b02:	b580      	push	{r7, lr}
 8013b04:	b086      	sub	sp, #24
 8013b06:	af02      	add	r7, sp, #8
 8013b08:	6078      	str	r0, [r7, #4]
 8013b0a:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	685b      	ldr	r3, [r3, #4]
 8013b10:	2b00      	cmp	r3, #0
 8013b12:	d010      	beq.n	8013b36 <osSemaphoreCreate+0x34>
    if (count == 1) {
 8013b14:	683b      	ldr	r3, [r7, #0]
 8013b16:	2b01      	cmp	r3, #1
 8013b18:	d10b      	bne.n	8013b32 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8013b1a:	687b      	ldr	r3, [r7, #4]
 8013b1c:	685a      	ldr	r2, [r3, #4]
 8013b1e:	2303      	movs	r3, #3
 8013b20:	9300      	str	r3, [sp, #0]
 8013b22:	4613      	mov	r3, r2
 8013b24:	2200      	movs	r2, #0
 8013b26:	2100      	movs	r1, #0
 8013b28:	2001      	movs	r0, #1
 8013b2a:	f000 f965 	bl	8013df8 <xQueueGenericCreateStatic>
 8013b2e:	4603      	mov	r3, r0
 8013b30:	e016      	b.n	8013b60 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8013b32:	2300      	movs	r3, #0
 8013b34:	e014      	b.n	8013b60 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8013b36:	683b      	ldr	r3, [r7, #0]
 8013b38:	2b01      	cmp	r3, #1
 8013b3a:	d110      	bne.n	8013b5e <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 8013b3c:	2203      	movs	r2, #3
 8013b3e:	2100      	movs	r1, #0
 8013b40:	2001      	movs	r0, #1
 8013b42:	f000 f9d6 	bl	8013ef2 <xQueueGenericCreate>
 8013b46:	60f8      	str	r0, [r7, #12]
 8013b48:	68fb      	ldr	r3, [r7, #12]
 8013b4a:	2b00      	cmp	r3, #0
 8013b4c:	d005      	beq.n	8013b5a <osSemaphoreCreate+0x58>
 8013b4e:	2300      	movs	r3, #0
 8013b50:	2200      	movs	r2, #0
 8013b52:	2100      	movs	r1, #0
 8013b54:	68f8      	ldr	r0, [r7, #12]
 8013b56:	f000 fa2d 	bl	8013fb4 <xQueueGenericSend>
      return sema;
 8013b5a:	68fb      	ldr	r3, [r7, #12]
 8013b5c:	e000      	b.n	8013b60 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8013b5e:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8013b60:	4618      	mov	r0, r3
 8013b62:	3710      	adds	r7, #16
 8013b64:	46bd      	mov	sp, r7
 8013b66:	bd80      	pop	{r7, pc}

08013b68 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8013b68:	b590      	push	{r4, r7, lr}
 8013b6a:	b085      	sub	sp, #20
 8013b6c:	af02      	add	r7, sp, #8
 8013b6e:	6078      	str	r0, [r7, #4]
 8013b70:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	689b      	ldr	r3, [r3, #8]
 8013b76:	2b00      	cmp	r3, #0
 8013b78:	d012      	beq.n	8013ba0 <osMessageCreate+0x38>
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	68db      	ldr	r3, [r3, #12]
 8013b7e:	2b00      	cmp	r3, #0
 8013b80:	d00e      	beq.n	8013ba0 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	6818      	ldr	r0, [r3, #0]
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	6859      	ldr	r1, [r3, #4]
 8013b8a:	687b      	ldr	r3, [r7, #4]
 8013b8c:	689a      	ldr	r2, [r3, #8]
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	68dc      	ldr	r4, [r3, #12]
 8013b92:	2300      	movs	r3, #0
 8013b94:	9300      	str	r3, [sp, #0]
 8013b96:	4623      	mov	r3, r4
 8013b98:	f000 f92e 	bl	8013df8 <xQueueGenericCreateStatic>
 8013b9c:	4603      	mov	r3, r0
 8013b9e:	e008      	b.n	8013bb2 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8013ba0:	687b      	ldr	r3, [r7, #4]
 8013ba2:	6818      	ldr	r0, [r3, #0]
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	685b      	ldr	r3, [r3, #4]
 8013ba8:	2200      	movs	r2, #0
 8013baa:	4619      	mov	r1, r3
 8013bac:	f000 f9a1 	bl	8013ef2 <xQueueGenericCreate>
 8013bb0:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8013bb2:	4618      	mov	r0, r3
 8013bb4:	370c      	adds	r7, #12
 8013bb6:	46bd      	mov	sp, r7
 8013bb8:	bd90      	pop	{r4, r7, pc}

08013bba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8013bba:	b480      	push	{r7}
 8013bbc:	b083      	sub	sp, #12
 8013bbe:	af00      	add	r7, sp, #0
 8013bc0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	f103 0208 	add.w	r2, r3, #8
 8013bc8:	687b      	ldr	r3, [r7, #4]
 8013bca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	f04f 32ff 	mov.w	r2, #4294967295
 8013bd2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013bd4:	687b      	ldr	r3, [r7, #4]
 8013bd6:	f103 0208 	add.w	r2, r3, #8
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	f103 0208 	add.w	r2, r3, #8
 8013be4:	687b      	ldr	r3, [r7, #4]
 8013be6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8013be8:	687b      	ldr	r3, [r7, #4]
 8013bea:	2200      	movs	r2, #0
 8013bec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8013bee:	bf00      	nop
 8013bf0:	370c      	adds	r7, #12
 8013bf2:	46bd      	mov	sp, r7
 8013bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bf8:	4770      	bx	lr

08013bfa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8013bfa:	b480      	push	{r7}
 8013bfc:	b083      	sub	sp, #12
 8013bfe:	af00      	add	r7, sp, #0
 8013c00:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8013c02:	687b      	ldr	r3, [r7, #4]
 8013c04:	2200      	movs	r2, #0
 8013c06:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8013c08:	bf00      	nop
 8013c0a:	370c      	adds	r7, #12
 8013c0c:	46bd      	mov	sp, r7
 8013c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c12:	4770      	bx	lr

08013c14 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013c14:	b480      	push	{r7}
 8013c16:	b085      	sub	sp, #20
 8013c18:	af00      	add	r7, sp, #0
 8013c1a:	6078      	str	r0, [r7, #4]
 8013c1c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	685b      	ldr	r3, [r3, #4]
 8013c22:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8013c24:	683b      	ldr	r3, [r7, #0]
 8013c26:	68fa      	ldr	r2, [r7, #12]
 8013c28:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8013c2a:	68fb      	ldr	r3, [r7, #12]
 8013c2c:	689a      	ldr	r2, [r3, #8]
 8013c2e:	683b      	ldr	r3, [r7, #0]
 8013c30:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8013c32:	68fb      	ldr	r3, [r7, #12]
 8013c34:	689b      	ldr	r3, [r3, #8]
 8013c36:	683a      	ldr	r2, [r7, #0]
 8013c38:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8013c3a:	68fb      	ldr	r3, [r7, #12]
 8013c3c:	683a      	ldr	r2, [r7, #0]
 8013c3e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8013c40:	683b      	ldr	r3, [r7, #0]
 8013c42:	687a      	ldr	r2, [r7, #4]
 8013c44:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	681b      	ldr	r3, [r3, #0]
 8013c4a:	1c5a      	adds	r2, r3, #1
 8013c4c:	687b      	ldr	r3, [r7, #4]
 8013c4e:	601a      	str	r2, [r3, #0]
}
 8013c50:	bf00      	nop
 8013c52:	3714      	adds	r7, #20
 8013c54:	46bd      	mov	sp, r7
 8013c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c5a:	4770      	bx	lr

08013c5c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013c5c:	b480      	push	{r7}
 8013c5e:	b085      	sub	sp, #20
 8013c60:	af00      	add	r7, sp, #0
 8013c62:	6078      	str	r0, [r7, #4]
 8013c64:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8013c66:	683b      	ldr	r3, [r7, #0]
 8013c68:	681b      	ldr	r3, [r3, #0]
 8013c6a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8013c6c:	68bb      	ldr	r3, [r7, #8]
 8013c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c72:	d103      	bne.n	8013c7c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	691b      	ldr	r3, [r3, #16]
 8013c78:	60fb      	str	r3, [r7, #12]
 8013c7a:	e00c      	b.n	8013c96 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8013c7c:	687b      	ldr	r3, [r7, #4]
 8013c7e:	3308      	adds	r3, #8
 8013c80:	60fb      	str	r3, [r7, #12]
 8013c82:	e002      	b.n	8013c8a <vListInsert+0x2e>
 8013c84:	68fb      	ldr	r3, [r7, #12]
 8013c86:	685b      	ldr	r3, [r3, #4]
 8013c88:	60fb      	str	r3, [r7, #12]
 8013c8a:	68fb      	ldr	r3, [r7, #12]
 8013c8c:	685b      	ldr	r3, [r3, #4]
 8013c8e:	681b      	ldr	r3, [r3, #0]
 8013c90:	68ba      	ldr	r2, [r7, #8]
 8013c92:	429a      	cmp	r2, r3
 8013c94:	d2f6      	bcs.n	8013c84 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8013c96:	68fb      	ldr	r3, [r7, #12]
 8013c98:	685a      	ldr	r2, [r3, #4]
 8013c9a:	683b      	ldr	r3, [r7, #0]
 8013c9c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8013c9e:	683b      	ldr	r3, [r7, #0]
 8013ca0:	685b      	ldr	r3, [r3, #4]
 8013ca2:	683a      	ldr	r2, [r7, #0]
 8013ca4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8013ca6:	683b      	ldr	r3, [r7, #0]
 8013ca8:	68fa      	ldr	r2, [r7, #12]
 8013caa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8013cac:	68fb      	ldr	r3, [r7, #12]
 8013cae:	683a      	ldr	r2, [r7, #0]
 8013cb0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8013cb2:	683b      	ldr	r3, [r7, #0]
 8013cb4:	687a      	ldr	r2, [r7, #4]
 8013cb6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	681b      	ldr	r3, [r3, #0]
 8013cbc:	1c5a      	adds	r2, r3, #1
 8013cbe:	687b      	ldr	r3, [r7, #4]
 8013cc0:	601a      	str	r2, [r3, #0]
}
 8013cc2:	bf00      	nop
 8013cc4:	3714      	adds	r7, #20
 8013cc6:	46bd      	mov	sp, r7
 8013cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ccc:	4770      	bx	lr

08013cce <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8013cce:	b480      	push	{r7}
 8013cd0:	b085      	sub	sp, #20
 8013cd2:	af00      	add	r7, sp, #0
 8013cd4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	691b      	ldr	r3, [r3, #16]
 8013cda:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	685b      	ldr	r3, [r3, #4]
 8013ce0:	687a      	ldr	r2, [r7, #4]
 8013ce2:	6892      	ldr	r2, [r2, #8]
 8013ce4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	689b      	ldr	r3, [r3, #8]
 8013cea:	687a      	ldr	r2, [r7, #4]
 8013cec:	6852      	ldr	r2, [r2, #4]
 8013cee:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8013cf0:	68fb      	ldr	r3, [r7, #12]
 8013cf2:	685b      	ldr	r3, [r3, #4]
 8013cf4:	687a      	ldr	r2, [r7, #4]
 8013cf6:	429a      	cmp	r2, r3
 8013cf8:	d103      	bne.n	8013d02 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	689a      	ldr	r2, [r3, #8]
 8013cfe:	68fb      	ldr	r3, [r7, #12]
 8013d00:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8013d02:	687b      	ldr	r3, [r7, #4]
 8013d04:	2200      	movs	r2, #0
 8013d06:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8013d08:	68fb      	ldr	r3, [r7, #12]
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	1e5a      	subs	r2, r3, #1
 8013d0e:	68fb      	ldr	r3, [r7, #12]
 8013d10:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8013d12:	68fb      	ldr	r3, [r7, #12]
 8013d14:	681b      	ldr	r3, [r3, #0]
}
 8013d16:	4618      	mov	r0, r3
 8013d18:	3714      	adds	r7, #20
 8013d1a:	46bd      	mov	sp, r7
 8013d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d20:	4770      	bx	lr
	...

08013d24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8013d24:	b580      	push	{r7, lr}
 8013d26:	b084      	sub	sp, #16
 8013d28:	af00      	add	r7, sp, #0
 8013d2a:	6078      	str	r0, [r7, #4]
 8013d2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013d32:	68fb      	ldr	r3, [r7, #12]
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d10b      	bne.n	8013d50 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8013d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d3c:	b672      	cpsid	i
 8013d3e:	f383 8811 	msr	BASEPRI, r3
 8013d42:	f3bf 8f6f 	isb	sy
 8013d46:	f3bf 8f4f 	dsb	sy
 8013d4a:	b662      	cpsie	i
 8013d4c:	60bb      	str	r3, [r7, #8]
 8013d4e:	e7fe      	b.n	8013d4e <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8013d50:	f002 f83a 	bl	8015dc8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013d54:	68fb      	ldr	r3, [r7, #12]
 8013d56:	681a      	ldr	r2, [r3, #0]
 8013d58:	68fb      	ldr	r3, [r7, #12]
 8013d5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013d5c:	68f9      	ldr	r1, [r7, #12]
 8013d5e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8013d60:	fb01 f303 	mul.w	r3, r1, r3
 8013d64:	441a      	add	r2, r3
 8013d66:	68fb      	ldr	r3, [r7, #12]
 8013d68:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8013d6a:	68fb      	ldr	r3, [r7, #12]
 8013d6c:	2200      	movs	r2, #0
 8013d6e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8013d70:	68fb      	ldr	r3, [r7, #12]
 8013d72:	681a      	ldr	r2, [r3, #0]
 8013d74:	68fb      	ldr	r3, [r7, #12]
 8013d76:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013d78:	68fb      	ldr	r3, [r7, #12]
 8013d7a:	681a      	ldr	r2, [r3, #0]
 8013d7c:	68fb      	ldr	r3, [r7, #12]
 8013d7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013d80:	3b01      	subs	r3, #1
 8013d82:	68f9      	ldr	r1, [r7, #12]
 8013d84:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8013d86:	fb01 f303 	mul.w	r3, r1, r3
 8013d8a:	441a      	add	r2, r3
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8013d90:	68fb      	ldr	r3, [r7, #12]
 8013d92:	22ff      	movs	r2, #255	; 0xff
 8013d94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8013d98:	68fb      	ldr	r3, [r7, #12]
 8013d9a:	22ff      	movs	r2, #255	; 0xff
 8013d9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8013da0:	683b      	ldr	r3, [r7, #0]
 8013da2:	2b00      	cmp	r3, #0
 8013da4:	d114      	bne.n	8013dd0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013da6:	68fb      	ldr	r3, [r7, #12]
 8013da8:	691b      	ldr	r3, [r3, #16]
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	d01a      	beq.n	8013de4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013dae:	68fb      	ldr	r3, [r7, #12]
 8013db0:	3310      	adds	r3, #16
 8013db2:	4618      	mov	r0, r3
 8013db4:	f001 fb06 	bl	80153c4 <xTaskRemoveFromEventList>
 8013db8:	4603      	mov	r3, r0
 8013dba:	2b00      	cmp	r3, #0
 8013dbc:	d012      	beq.n	8013de4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8013dbe:	4b0d      	ldr	r3, [pc, #52]	; (8013df4 <xQueueGenericReset+0xd0>)
 8013dc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013dc4:	601a      	str	r2, [r3, #0]
 8013dc6:	f3bf 8f4f 	dsb	sy
 8013dca:	f3bf 8f6f 	isb	sy
 8013dce:	e009      	b.n	8013de4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8013dd0:	68fb      	ldr	r3, [r7, #12]
 8013dd2:	3310      	adds	r3, #16
 8013dd4:	4618      	mov	r0, r3
 8013dd6:	f7ff fef0 	bl	8013bba <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8013dda:	68fb      	ldr	r3, [r7, #12]
 8013ddc:	3324      	adds	r3, #36	; 0x24
 8013dde:	4618      	mov	r0, r3
 8013de0:	f7ff feeb 	bl	8013bba <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8013de4:	f002 f822 	bl	8015e2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8013de8:	2301      	movs	r3, #1
}
 8013dea:	4618      	mov	r0, r3
 8013dec:	3710      	adds	r7, #16
 8013dee:	46bd      	mov	sp, r7
 8013df0:	bd80      	pop	{r7, pc}
 8013df2:	bf00      	nop
 8013df4:	e000ed04 	.word	0xe000ed04

08013df8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8013df8:	b580      	push	{r7, lr}
 8013dfa:	b08e      	sub	sp, #56	; 0x38
 8013dfc:	af02      	add	r7, sp, #8
 8013dfe:	60f8      	str	r0, [r7, #12]
 8013e00:	60b9      	str	r1, [r7, #8]
 8013e02:	607a      	str	r2, [r7, #4]
 8013e04:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013e06:	68fb      	ldr	r3, [r7, #12]
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	d10b      	bne.n	8013e24 <xQueueGenericCreateStatic+0x2c>
 8013e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e10:	b672      	cpsid	i
 8013e12:	f383 8811 	msr	BASEPRI, r3
 8013e16:	f3bf 8f6f 	isb	sy
 8013e1a:	f3bf 8f4f 	dsb	sy
 8013e1e:	b662      	cpsie	i
 8013e20:	62bb      	str	r3, [r7, #40]	; 0x28
 8013e22:	e7fe      	b.n	8013e22 <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8013e24:	683b      	ldr	r3, [r7, #0]
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	d10b      	bne.n	8013e42 <xQueueGenericCreateStatic+0x4a>
 8013e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e2e:	b672      	cpsid	i
 8013e30:	f383 8811 	msr	BASEPRI, r3
 8013e34:	f3bf 8f6f 	isb	sy
 8013e38:	f3bf 8f4f 	dsb	sy
 8013e3c:	b662      	cpsie	i
 8013e3e:	627b      	str	r3, [r7, #36]	; 0x24
 8013e40:	e7fe      	b.n	8013e40 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	2b00      	cmp	r3, #0
 8013e46:	d002      	beq.n	8013e4e <xQueueGenericCreateStatic+0x56>
 8013e48:	68bb      	ldr	r3, [r7, #8]
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	d001      	beq.n	8013e52 <xQueueGenericCreateStatic+0x5a>
 8013e4e:	2301      	movs	r3, #1
 8013e50:	e000      	b.n	8013e54 <xQueueGenericCreateStatic+0x5c>
 8013e52:	2300      	movs	r3, #0
 8013e54:	2b00      	cmp	r3, #0
 8013e56:	d10b      	bne.n	8013e70 <xQueueGenericCreateStatic+0x78>
 8013e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e5c:	b672      	cpsid	i
 8013e5e:	f383 8811 	msr	BASEPRI, r3
 8013e62:	f3bf 8f6f 	isb	sy
 8013e66:	f3bf 8f4f 	dsb	sy
 8013e6a:	b662      	cpsie	i
 8013e6c:	623b      	str	r3, [r7, #32]
 8013e6e:	e7fe      	b.n	8013e6e <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	2b00      	cmp	r3, #0
 8013e74:	d102      	bne.n	8013e7c <xQueueGenericCreateStatic+0x84>
 8013e76:	68bb      	ldr	r3, [r7, #8]
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d101      	bne.n	8013e80 <xQueueGenericCreateStatic+0x88>
 8013e7c:	2301      	movs	r3, #1
 8013e7e:	e000      	b.n	8013e82 <xQueueGenericCreateStatic+0x8a>
 8013e80:	2300      	movs	r3, #0
 8013e82:	2b00      	cmp	r3, #0
 8013e84:	d10b      	bne.n	8013e9e <xQueueGenericCreateStatic+0xa6>
 8013e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e8a:	b672      	cpsid	i
 8013e8c:	f383 8811 	msr	BASEPRI, r3
 8013e90:	f3bf 8f6f 	isb	sy
 8013e94:	f3bf 8f4f 	dsb	sy
 8013e98:	b662      	cpsie	i
 8013e9a:	61fb      	str	r3, [r7, #28]
 8013e9c:	e7fe      	b.n	8013e9c <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8013e9e:	2348      	movs	r3, #72	; 0x48
 8013ea0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8013ea2:	697b      	ldr	r3, [r7, #20]
 8013ea4:	2b48      	cmp	r3, #72	; 0x48
 8013ea6:	d00b      	beq.n	8013ec0 <xQueueGenericCreateStatic+0xc8>
 8013ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013eac:	b672      	cpsid	i
 8013eae:	f383 8811 	msr	BASEPRI, r3
 8013eb2:	f3bf 8f6f 	isb	sy
 8013eb6:	f3bf 8f4f 	dsb	sy
 8013eba:	b662      	cpsie	i
 8013ebc:	61bb      	str	r3, [r7, #24]
 8013ebe:	e7fe      	b.n	8013ebe <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8013ec0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8013ec2:	683b      	ldr	r3, [r7, #0]
 8013ec4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8013ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ec8:	2b00      	cmp	r3, #0
 8013eca:	d00d      	beq.n	8013ee8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8013ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ece:	2201      	movs	r2, #1
 8013ed0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8013ed4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8013ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013eda:	9300      	str	r3, [sp, #0]
 8013edc:	4613      	mov	r3, r2
 8013ede:	687a      	ldr	r2, [r7, #4]
 8013ee0:	68b9      	ldr	r1, [r7, #8]
 8013ee2:	68f8      	ldr	r0, [r7, #12]
 8013ee4:	f000 f846 	bl	8013f74 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8013ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8013eea:	4618      	mov	r0, r3
 8013eec:	3730      	adds	r7, #48	; 0x30
 8013eee:	46bd      	mov	sp, r7
 8013ef0:	bd80      	pop	{r7, pc}

08013ef2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8013ef2:	b580      	push	{r7, lr}
 8013ef4:	b08a      	sub	sp, #40	; 0x28
 8013ef6:	af02      	add	r7, sp, #8
 8013ef8:	60f8      	str	r0, [r7, #12]
 8013efa:	60b9      	str	r1, [r7, #8]
 8013efc:	4613      	mov	r3, r2
 8013efe:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013f00:	68fb      	ldr	r3, [r7, #12]
 8013f02:	2b00      	cmp	r3, #0
 8013f04:	d10b      	bne.n	8013f1e <xQueueGenericCreate+0x2c>
 8013f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f0a:	b672      	cpsid	i
 8013f0c:	f383 8811 	msr	BASEPRI, r3
 8013f10:	f3bf 8f6f 	isb	sy
 8013f14:	f3bf 8f4f 	dsb	sy
 8013f18:	b662      	cpsie	i
 8013f1a:	613b      	str	r3, [r7, #16]
 8013f1c:	e7fe      	b.n	8013f1c <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8013f1e:	68bb      	ldr	r3, [r7, #8]
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	d102      	bne.n	8013f2a <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8013f24:	2300      	movs	r3, #0
 8013f26:	61fb      	str	r3, [r7, #28]
 8013f28:	e004      	b.n	8013f34 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013f2a:	68fb      	ldr	r3, [r7, #12]
 8013f2c:	68ba      	ldr	r2, [r7, #8]
 8013f2e:	fb02 f303 	mul.w	r3, r2, r3
 8013f32:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8013f34:	69fb      	ldr	r3, [r7, #28]
 8013f36:	3348      	adds	r3, #72	; 0x48
 8013f38:	4618      	mov	r0, r3
 8013f3a:	f002 f867 	bl	801600c <pvPortMalloc>
 8013f3e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8013f40:	69bb      	ldr	r3, [r7, #24]
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d011      	beq.n	8013f6a <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8013f46:	69bb      	ldr	r3, [r7, #24]
 8013f48:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013f4a:	697b      	ldr	r3, [r7, #20]
 8013f4c:	3348      	adds	r3, #72	; 0x48
 8013f4e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8013f50:	69bb      	ldr	r3, [r7, #24]
 8013f52:	2200      	movs	r2, #0
 8013f54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8013f58:	79fa      	ldrb	r2, [r7, #7]
 8013f5a:	69bb      	ldr	r3, [r7, #24]
 8013f5c:	9300      	str	r3, [sp, #0]
 8013f5e:	4613      	mov	r3, r2
 8013f60:	697a      	ldr	r2, [r7, #20]
 8013f62:	68b9      	ldr	r1, [r7, #8]
 8013f64:	68f8      	ldr	r0, [r7, #12]
 8013f66:	f000 f805 	bl	8013f74 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8013f6a:	69bb      	ldr	r3, [r7, #24]
	}
 8013f6c:	4618      	mov	r0, r3
 8013f6e:	3720      	adds	r7, #32
 8013f70:	46bd      	mov	sp, r7
 8013f72:	bd80      	pop	{r7, pc}

08013f74 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8013f74:	b580      	push	{r7, lr}
 8013f76:	b084      	sub	sp, #16
 8013f78:	af00      	add	r7, sp, #0
 8013f7a:	60f8      	str	r0, [r7, #12]
 8013f7c:	60b9      	str	r1, [r7, #8]
 8013f7e:	607a      	str	r2, [r7, #4]
 8013f80:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8013f82:	68bb      	ldr	r3, [r7, #8]
 8013f84:	2b00      	cmp	r3, #0
 8013f86:	d103      	bne.n	8013f90 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8013f88:	69bb      	ldr	r3, [r7, #24]
 8013f8a:	69ba      	ldr	r2, [r7, #24]
 8013f8c:	601a      	str	r2, [r3, #0]
 8013f8e:	e002      	b.n	8013f96 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8013f90:	69bb      	ldr	r3, [r7, #24]
 8013f92:	687a      	ldr	r2, [r7, #4]
 8013f94:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8013f96:	69bb      	ldr	r3, [r7, #24]
 8013f98:	68fa      	ldr	r2, [r7, #12]
 8013f9a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8013f9c:	69bb      	ldr	r3, [r7, #24]
 8013f9e:	68ba      	ldr	r2, [r7, #8]
 8013fa0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8013fa2:	2101      	movs	r1, #1
 8013fa4:	69b8      	ldr	r0, [r7, #24]
 8013fa6:	f7ff febd 	bl	8013d24 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8013faa:	bf00      	nop
 8013fac:	3710      	adds	r7, #16
 8013fae:	46bd      	mov	sp, r7
 8013fb0:	bd80      	pop	{r7, pc}
	...

08013fb4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8013fb4:	b580      	push	{r7, lr}
 8013fb6:	b08e      	sub	sp, #56	; 0x38
 8013fb8:	af00      	add	r7, sp, #0
 8013fba:	60f8      	str	r0, [r7, #12]
 8013fbc:	60b9      	str	r1, [r7, #8]
 8013fbe:	607a      	str	r2, [r7, #4]
 8013fc0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8013fc2:	2300      	movs	r3, #0
 8013fc4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013fc6:	68fb      	ldr	r3, [r7, #12]
 8013fc8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	d10b      	bne.n	8013fe8 <xQueueGenericSend+0x34>
 8013fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013fd4:	b672      	cpsid	i
 8013fd6:	f383 8811 	msr	BASEPRI, r3
 8013fda:	f3bf 8f6f 	isb	sy
 8013fde:	f3bf 8f4f 	dsb	sy
 8013fe2:	b662      	cpsie	i
 8013fe4:	62bb      	str	r3, [r7, #40]	; 0x28
 8013fe6:	e7fe      	b.n	8013fe6 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013fe8:	68bb      	ldr	r3, [r7, #8]
 8013fea:	2b00      	cmp	r3, #0
 8013fec:	d103      	bne.n	8013ff6 <xQueueGenericSend+0x42>
 8013fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013ff2:	2b00      	cmp	r3, #0
 8013ff4:	d101      	bne.n	8013ffa <xQueueGenericSend+0x46>
 8013ff6:	2301      	movs	r3, #1
 8013ff8:	e000      	b.n	8013ffc <xQueueGenericSend+0x48>
 8013ffa:	2300      	movs	r3, #0
 8013ffc:	2b00      	cmp	r3, #0
 8013ffe:	d10b      	bne.n	8014018 <xQueueGenericSend+0x64>
 8014000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014004:	b672      	cpsid	i
 8014006:	f383 8811 	msr	BASEPRI, r3
 801400a:	f3bf 8f6f 	isb	sy
 801400e:	f3bf 8f4f 	dsb	sy
 8014012:	b662      	cpsie	i
 8014014:	627b      	str	r3, [r7, #36]	; 0x24
 8014016:	e7fe      	b.n	8014016 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014018:	683b      	ldr	r3, [r7, #0]
 801401a:	2b02      	cmp	r3, #2
 801401c:	d103      	bne.n	8014026 <xQueueGenericSend+0x72>
 801401e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014022:	2b01      	cmp	r3, #1
 8014024:	d101      	bne.n	801402a <xQueueGenericSend+0x76>
 8014026:	2301      	movs	r3, #1
 8014028:	e000      	b.n	801402c <xQueueGenericSend+0x78>
 801402a:	2300      	movs	r3, #0
 801402c:	2b00      	cmp	r3, #0
 801402e:	d10b      	bne.n	8014048 <xQueueGenericSend+0x94>
 8014030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014034:	b672      	cpsid	i
 8014036:	f383 8811 	msr	BASEPRI, r3
 801403a:	f3bf 8f6f 	isb	sy
 801403e:	f3bf 8f4f 	dsb	sy
 8014042:	b662      	cpsie	i
 8014044:	623b      	str	r3, [r7, #32]
 8014046:	e7fe      	b.n	8014046 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014048:	f001 fb7a 	bl	8015740 <xTaskGetSchedulerState>
 801404c:	4603      	mov	r3, r0
 801404e:	2b00      	cmp	r3, #0
 8014050:	d102      	bne.n	8014058 <xQueueGenericSend+0xa4>
 8014052:	687b      	ldr	r3, [r7, #4]
 8014054:	2b00      	cmp	r3, #0
 8014056:	d101      	bne.n	801405c <xQueueGenericSend+0xa8>
 8014058:	2301      	movs	r3, #1
 801405a:	e000      	b.n	801405e <xQueueGenericSend+0xaa>
 801405c:	2300      	movs	r3, #0
 801405e:	2b00      	cmp	r3, #0
 8014060:	d10b      	bne.n	801407a <xQueueGenericSend+0xc6>
 8014062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014066:	b672      	cpsid	i
 8014068:	f383 8811 	msr	BASEPRI, r3
 801406c:	f3bf 8f6f 	isb	sy
 8014070:	f3bf 8f4f 	dsb	sy
 8014074:	b662      	cpsie	i
 8014076:	61fb      	str	r3, [r7, #28]
 8014078:	e7fe      	b.n	8014078 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801407a:	f001 fea5 	bl	8015dc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801407e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014080:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014086:	429a      	cmp	r2, r3
 8014088:	d302      	bcc.n	8014090 <xQueueGenericSend+0xdc>
 801408a:	683b      	ldr	r3, [r7, #0]
 801408c:	2b02      	cmp	r3, #2
 801408e:	d129      	bne.n	80140e4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014090:	683a      	ldr	r2, [r7, #0]
 8014092:	68b9      	ldr	r1, [r7, #8]
 8014094:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014096:	f000 fb4a 	bl	801472e <prvCopyDataToQueue>
 801409a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801409c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801409e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d010      	beq.n	80140c6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80140a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80140a6:	3324      	adds	r3, #36	; 0x24
 80140a8:	4618      	mov	r0, r3
 80140aa:	f001 f98b 	bl	80153c4 <xTaskRemoveFromEventList>
 80140ae:	4603      	mov	r3, r0
 80140b0:	2b00      	cmp	r3, #0
 80140b2:	d013      	beq.n	80140dc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80140b4:	4b3f      	ldr	r3, [pc, #252]	; (80141b4 <xQueueGenericSend+0x200>)
 80140b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80140ba:	601a      	str	r2, [r3, #0]
 80140bc:	f3bf 8f4f 	dsb	sy
 80140c0:	f3bf 8f6f 	isb	sy
 80140c4:	e00a      	b.n	80140dc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80140c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	d007      	beq.n	80140dc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80140cc:	4b39      	ldr	r3, [pc, #228]	; (80141b4 <xQueueGenericSend+0x200>)
 80140ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80140d2:	601a      	str	r2, [r3, #0]
 80140d4:	f3bf 8f4f 	dsb	sy
 80140d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80140dc:	f001 fea6 	bl	8015e2c <vPortExitCritical>
				return pdPASS;
 80140e0:	2301      	movs	r3, #1
 80140e2:	e063      	b.n	80141ac <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d103      	bne.n	80140f2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80140ea:	f001 fe9f 	bl	8015e2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80140ee:	2300      	movs	r3, #0
 80140f0:	e05c      	b.n	80141ac <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80140f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80140f4:	2b00      	cmp	r3, #0
 80140f6:	d106      	bne.n	8014106 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80140f8:	f107 0314 	add.w	r3, r7, #20
 80140fc:	4618      	mov	r0, r3
 80140fe:	f001 f9c5 	bl	801548c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014102:	2301      	movs	r3, #1
 8014104:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014106:	f001 fe91 	bl	8015e2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801410a:	f000 ff73 	bl	8014ff4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801410e:	f001 fe5b 	bl	8015dc8 <vPortEnterCritical>
 8014112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014114:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014118:	b25b      	sxtb	r3, r3
 801411a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801411e:	d103      	bne.n	8014128 <xQueueGenericSend+0x174>
 8014120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014122:	2200      	movs	r2, #0
 8014124:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8014128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801412a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801412e:	b25b      	sxtb	r3, r3
 8014130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014134:	d103      	bne.n	801413e <xQueueGenericSend+0x18a>
 8014136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014138:	2200      	movs	r2, #0
 801413a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801413e:	f001 fe75 	bl	8015e2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014142:	1d3a      	adds	r2, r7, #4
 8014144:	f107 0314 	add.w	r3, r7, #20
 8014148:	4611      	mov	r1, r2
 801414a:	4618      	mov	r0, r3
 801414c:	f001 f9b4 	bl	80154b8 <xTaskCheckForTimeOut>
 8014150:	4603      	mov	r3, r0
 8014152:	2b00      	cmp	r3, #0
 8014154:	d124      	bne.n	80141a0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8014156:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014158:	f000 fbe1 	bl	801491e <prvIsQueueFull>
 801415c:	4603      	mov	r3, r0
 801415e:	2b00      	cmp	r3, #0
 8014160:	d018      	beq.n	8014194 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8014162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014164:	3310      	adds	r3, #16
 8014166:	687a      	ldr	r2, [r7, #4]
 8014168:	4611      	mov	r1, r2
 801416a:	4618      	mov	r0, r3
 801416c:	f001 f904 	bl	8015378 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8014170:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014172:	f000 fb6c 	bl	801484e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8014176:	f000 ff4b 	bl	8015010 <xTaskResumeAll>
 801417a:	4603      	mov	r3, r0
 801417c:	2b00      	cmp	r3, #0
 801417e:	f47f af7c 	bne.w	801407a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8014182:	4b0c      	ldr	r3, [pc, #48]	; (80141b4 <xQueueGenericSend+0x200>)
 8014184:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014188:	601a      	str	r2, [r3, #0]
 801418a:	f3bf 8f4f 	dsb	sy
 801418e:	f3bf 8f6f 	isb	sy
 8014192:	e772      	b.n	801407a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8014194:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014196:	f000 fb5a 	bl	801484e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801419a:	f000 ff39 	bl	8015010 <xTaskResumeAll>
 801419e:	e76c      	b.n	801407a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80141a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80141a2:	f000 fb54 	bl	801484e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80141a6:	f000 ff33 	bl	8015010 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80141aa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80141ac:	4618      	mov	r0, r3
 80141ae:	3738      	adds	r7, #56	; 0x38
 80141b0:	46bd      	mov	sp, r7
 80141b2:	bd80      	pop	{r7, pc}
 80141b4:	e000ed04 	.word	0xe000ed04

080141b8 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80141b8:	b580      	push	{r7, lr}
 80141ba:	b08e      	sub	sp, #56	; 0x38
 80141bc:	af00      	add	r7, sp, #0
 80141be:	6078      	str	r0, [r7, #4]
 80141c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80141c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d10b      	bne.n	80141e4 <xQueueGiveFromISR+0x2c>
 80141cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80141d0:	b672      	cpsid	i
 80141d2:	f383 8811 	msr	BASEPRI, r3
 80141d6:	f3bf 8f6f 	isb	sy
 80141da:	f3bf 8f4f 	dsb	sy
 80141de:	b662      	cpsie	i
 80141e0:	623b      	str	r3, [r7, #32]
 80141e2:	e7fe      	b.n	80141e2 <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80141e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	d00b      	beq.n	8014204 <xQueueGiveFromISR+0x4c>
 80141ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80141f0:	b672      	cpsid	i
 80141f2:	f383 8811 	msr	BASEPRI, r3
 80141f6:	f3bf 8f6f 	isb	sy
 80141fa:	f3bf 8f4f 	dsb	sy
 80141fe:	b662      	cpsie	i
 8014200:	61fb      	str	r3, [r7, #28]
 8014202:	e7fe      	b.n	8014202 <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8014204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014206:	681b      	ldr	r3, [r3, #0]
 8014208:	2b00      	cmp	r3, #0
 801420a:	d103      	bne.n	8014214 <xQueueGiveFromISR+0x5c>
 801420c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801420e:	689b      	ldr	r3, [r3, #8]
 8014210:	2b00      	cmp	r3, #0
 8014212:	d101      	bne.n	8014218 <xQueueGiveFromISR+0x60>
 8014214:	2301      	movs	r3, #1
 8014216:	e000      	b.n	801421a <xQueueGiveFromISR+0x62>
 8014218:	2300      	movs	r3, #0
 801421a:	2b00      	cmp	r3, #0
 801421c:	d10b      	bne.n	8014236 <xQueueGiveFromISR+0x7e>
 801421e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014222:	b672      	cpsid	i
 8014224:	f383 8811 	msr	BASEPRI, r3
 8014228:	f3bf 8f6f 	isb	sy
 801422c:	f3bf 8f4f 	dsb	sy
 8014230:	b662      	cpsie	i
 8014232:	61bb      	str	r3, [r7, #24]
 8014234:	e7fe      	b.n	8014234 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014236:	f001 fea7 	bl	8015f88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801423a:	f3ef 8211 	mrs	r2, BASEPRI
 801423e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014242:	b672      	cpsid	i
 8014244:	f383 8811 	msr	BASEPRI, r3
 8014248:	f3bf 8f6f 	isb	sy
 801424c:	f3bf 8f4f 	dsb	sy
 8014250:	b662      	cpsie	i
 8014252:	617a      	str	r2, [r7, #20]
 8014254:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8014256:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014258:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801425a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801425c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801425e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8014260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014264:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014266:	429a      	cmp	r2, r3
 8014268:	d22b      	bcs.n	80142c2 <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801426a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801426c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014270:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8014274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014276:	1c5a      	adds	r2, r3, #1
 8014278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801427a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801427c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8014280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014284:	d112      	bne.n	80142ac <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801428a:	2b00      	cmp	r3, #0
 801428c:	d016      	beq.n	80142bc <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801428e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014290:	3324      	adds	r3, #36	; 0x24
 8014292:	4618      	mov	r0, r3
 8014294:	f001 f896 	bl	80153c4 <xTaskRemoveFromEventList>
 8014298:	4603      	mov	r3, r0
 801429a:	2b00      	cmp	r3, #0
 801429c:	d00e      	beq.n	80142bc <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801429e:	683b      	ldr	r3, [r7, #0]
 80142a0:	2b00      	cmp	r3, #0
 80142a2:	d00b      	beq.n	80142bc <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80142a4:	683b      	ldr	r3, [r7, #0]
 80142a6:	2201      	movs	r2, #1
 80142a8:	601a      	str	r2, [r3, #0]
 80142aa:	e007      	b.n	80142bc <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80142ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80142b0:	3301      	adds	r3, #1
 80142b2:	b2db      	uxtb	r3, r3
 80142b4:	b25a      	sxtb	r2, r3
 80142b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80142bc:	2301      	movs	r3, #1
 80142be:	637b      	str	r3, [r7, #52]	; 0x34
 80142c0:	e001      	b.n	80142c6 <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80142c2:	2300      	movs	r3, #0
 80142c4:	637b      	str	r3, [r7, #52]	; 0x34
 80142c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142c8:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80142ca:	68fb      	ldr	r3, [r7, #12]
 80142cc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80142d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80142d2:	4618      	mov	r0, r3
 80142d4:	3738      	adds	r7, #56	; 0x38
 80142d6:	46bd      	mov	sp, r7
 80142d8:	bd80      	pop	{r7, pc}
	...

080142dc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80142dc:	b580      	push	{r7, lr}
 80142de:	b08c      	sub	sp, #48	; 0x30
 80142e0:	af00      	add	r7, sp, #0
 80142e2:	60f8      	str	r0, [r7, #12]
 80142e4:	60b9      	str	r1, [r7, #8]
 80142e6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80142e8:	2300      	movs	r3, #0
 80142ea:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80142ec:	68fb      	ldr	r3, [r7, #12]
 80142ee:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80142f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142f2:	2b00      	cmp	r3, #0
 80142f4:	d10b      	bne.n	801430e <xQueueReceive+0x32>
	__asm volatile
 80142f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80142fa:	b672      	cpsid	i
 80142fc:	f383 8811 	msr	BASEPRI, r3
 8014300:	f3bf 8f6f 	isb	sy
 8014304:	f3bf 8f4f 	dsb	sy
 8014308:	b662      	cpsie	i
 801430a:	623b      	str	r3, [r7, #32]
 801430c:	e7fe      	b.n	801430c <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801430e:	68bb      	ldr	r3, [r7, #8]
 8014310:	2b00      	cmp	r3, #0
 8014312:	d103      	bne.n	801431c <xQueueReceive+0x40>
 8014314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014318:	2b00      	cmp	r3, #0
 801431a:	d101      	bne.n	8014320 <xQueueReceive+0x44>
 801431c:	2301      	movs	r3, #1
 801431e:	e000      	b.n	8014322 <xQueueReceive+0x46>
 8014320:	2300      	movs	r3, #0
 8014322:	2b00      	cmp	r3, #0
 8014324:	d10b      	bne.n	801433e <xQueueReceive+0x62>
 8014326:	f04f 0350 	mov.w	r3, #80	; 0x50
 801432a:	b672      	cpsid	i
 801432c:	f383 8811 	msr	BASEPRI, r3
 8014330:	f3bf 8f6f 	isb	sy
 8014334:	f3bf 8f4f 	dsb	sy
 8014338:	b662      	cpsie	i
 801433a:	61fb      	str	r3, [r7, #28]
 801433c:	e7fe      	b.n	801433c <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801433e:	f001 f9ff 	bl	8015740 <xTaskGetSchedulerState>
 8014342:	4603      	mov	r3, r0
 8014344:	2b00      	cmp	r3, #0
 8014346:	d102      	bne.n	801434e <xQueueReceive+0x72>
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	2b00      	cmp	r3, #0
 801434c:	d101      	bne.n	8014352 <xQueueReceive+0x76>
 801434e:	2301      	movs	r3, #1
 8014350:	e000      	b.n	8014354 <xQueueReceive+0x78>
 8014352:	2300      	movs	r3, #0
 8014354:	2b00      	cmp	r3, #0
 8014356:	d10b      	bne.n	8014370 <xQueueReceive+0x94>
 8014358:	f04f 0350 	mov.w	r3, #80	; 0x50
 801435c:	b672      	cpsid	i
 801435e:	f383 8811 	msr	BASEPRI, r3
 8014362:	f3bf 8f6f 	isb	sy
 8014366:	f3bf 8f4f 	dsb	sy
 801436a:	b662      	cpsie	i
 801436c:	61bb      	str	r3, [r7, #24]
 801436e:	e7fe      	b.n	801436e <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014370:	f001 fd2a 	bl	8015dc8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014378:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801437a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801437c:	2b00      	cmp	r3, #0
 801437e:	d01f      	beq.n	80143c0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8014380:	68b9      	ldr	r1, [r7, #8]
 8014382:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014384:	f000 fa3d 	bl	8014802 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8014388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801438a:	1e5a      	subs	r2, r3, #1
 801438c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801438e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014392:	691b      	ldr	r3, [r3, #16]
 8014394:	2b00      	cmp	r3, #0
 8014396:	d00f      	beq.n	80143b8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801439a:	3310      	adds	r3, #16
 801439c:	4618      	mov	r0, r3
 801439e:	f001 f811 	bl	80153c4 <xTaskRemoveFromEventList>
 80143a2:	4603      	mov	r3, r0
 80143a4:	2b00      	cmp	r3, #0
 80143a6:	d007      	beq.n	80143b8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80143a8:	4b3c      	ldr	r3, [pc, #240]	; (801449c <xQueueReceive+0x1c0>)
 80143aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80143ae:	601a      	str	r2, [r3, #0]
 80143b0:	f3bf 8f4f 	dsb	sy
 80143b4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80143b8:	f001 fd38 	bl	8015e2c <vPortExitCritical>
				return pdPASS;
 80143bc:	2301      	movs	r3, #1
 80143be:	e069      	b.n	8014494 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	2b00      	cmp	r3, #0
 80143c4:	d103      	bne.n	80143ce <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80143c6:	f001 fd31 	bl	8015e2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80143ca:	2300      	movs	r3, #0
 80143cc:	e062      	b.n	8014494 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80143ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	d106      	bne.n	80143e2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80143d4:	f107 0310 	add.w	r3, r7, #16
 80143d8:	4618      	mov	r0, r3
 80143da:	f001 f857 	bl	801548c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80143de:	2301      	movs	r3, #1
 80143e0:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80143e2:	f001 fd23 	bl	8015e2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80143e6:	f000 fe05 	bl	8014ff4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80143ea:	f001 fced 	bl	8015dc8 <vPortEnterCritical>
 80143ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80143f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80143f4:	b25b      	sxtb	r3, r3
 80143f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80143fa:	d103      	bne.n	8014404 <xQueueReceive+0x128>
 80143fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80143fe:	2200      	movs	r2, #0
 8014400:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8014404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014406:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801440a:	b25b      	sxtb	r3, r3
 801440c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014410:	d103      	bne.n	801441a <xQueueReceive+0x13e>
 8014412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014414:	2200      	movs	r2, #0
 8014416:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801441a:	f001 fd07 	bl	8015e2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801441e:	1d3a      	adds	r2, r7, #4
 8014420:	f107 0310 	add.w	r3, r7, #16
 8014424:	4611      	mov	r1, r2
 8014426:	4618      	mov	r0, r3
 8014428:	f001 f846 	bl	80154b8 <xTaskCheckForTimeOut>
 801442c:	4603      	mov	r3, r0
 801442e:	2b00      	cmp	r3, #0
 8014430:	d123      	bne.n	801447a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014432:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014434:	f000 fa5d 	bl	80148f2 <prvIsQueueEmpty>
 8014438:	4603      	mov	r3, r0
 801443a:	2b00      	cmp	r3, #0
 801443c:	d017      	beq.n	801446e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801443e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014440:	3324      	adds	r3, #36	; 0x24
 8014442:	687a      	ldr	r2, [r7, #4]
 8014444:	4611      	mov	r1, r2
 8014446:	4618      	mov	r0, r3
 8014448:	f000 ff96 	bl	8015378 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801444c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801444e:	f000 f9fe 	bl	801484e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8014452:	f000 fddd 	bl	8015010 <xTaskResumeAll>
 8014456:	4603      	mov	r3, r0
 8014458:	2b00      	cmp	r3, #0
 801445a:	d189      	bne.n	8014370 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 801445c:	4b0f      	ldr	r3, [pc, #60]	; (801449c <xQueueReceive+0x1c0>)
 801445e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014462:	601a      	str	r2, [r3, #0]
 8014464:	f3bf 8f4f 	dsb	sy
 8014468:	f3bf 8f6f 	isb	sy
 801446c:	e780      	b.n	8014370 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801446e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014470:	f000 f9ed 	bl	801484e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014474:	f000 fdcc 	bl	8015010 <xTaskResumeAll>
 8014478:	e77a      	b.n	8014370 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801447a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801447c:	f000 f9e7 	bl	801484e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014480:	f000 fdc6 	bl	8015010 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014484:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014486:	f000 fa34 	bl	80148f2 <prvIsQueueEmpty>
 801448a:	4603      	mov	r3, r0
 801448c:	2b00      	cmp	r3, #0
 801448e:	f43f af6f 	beq.w	8014370 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8014492:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8014494:	4618      	mov	r0, r3
 8014496:	3730      	adds	r7, #48	; 0x30
 8014498:	46bd      	mov	sp, r7
 801449a:	bd80      	pop	{r7, pc}
 801449c:	e000ed04 	.word	0xe000ed04

080144a0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80144a0:	b580      	push	{r7, lr}
 80144a2:	b08e      	sub	sp, #56	; 0x38
 80144a4:	af00      	add	r7, sp, #0
 80144a6:	6078      	str	r0, [r7, #4]
 80144a8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80144aa:	2300      	movs	r3, #0
 80144ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80144ae:	687b      	ldr	r3, [r7, #4]
 80144b0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80144b2:	2300      	movs	r3, #0
 80144b4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80144b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144b8:	2b00      	cmp	r3, #0
 80144ba:	d10b      	bne.n	80144d4 <xQueueSemaphoreTake+0x34>
 80144bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80144c0:	b672      	cpsid	i
 80144c2:	f383 8811 	msr	BASEPRI, r3
 80144c6:	f3bf 8f6f 	isb	sy
 80144ca:	f3bf 8f4f 	dsb	sy
 80144ce:	b662      	cpsie	i
 80144d0:	623b      	str	r3, [r7, #32]
 80144d2:	e7fe      	b.n	80144d2 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80144d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d00b      	beq.n	80144f4 <xQueueSemaphoreTake+0x54>
 80144dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80144e0:	b672      	cpsid	i
 80144e2:	f383 8811 	msr	BASEPRI, r3
 80144e6:	f3bf 8f6f 	isb	sy
 80144ea:	f3bf 8f4f 	dsb	sy
 80144ee:	b662      	cpsie	i
 80144f0:	61fb      	str	r3, [r7, #28]
 80144f2:	e7fe      	b.n	80144f2 <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80144f4:	f001 f924 	bl	8015740 <xTaskGetSchedulerState>
 80144f8:	4603      	mov	r3, r0
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	d102      	bne.n	8014504 <xQueueSemaphoreTake+0x64>
 80144fe:	683b      	ldr	r3, [r7, #0]
 8014500:	2b00      	cmp	r3, #0
 8014502:	d101      	bne.n	8014508 <xQueueSemaphoreTake+0x68>
 8014504:	2301      	movs	r3, #1
 8014506:	e000      	b.n	801450a <xQueueSemaphoreTake+0x6a>
 8014508:	2300      	movs	r3, #0
 801450a:	2b00      	cmp	r3, #0
 801450c:	d10b      	bne.n	8014526 <xQueueSemaphoreTake+0x86>
 801450e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014512:	b672      	cpsid	i
 8014514:	f383 8811 	msr	BASEPRI, r3
 8014518:	f3bf 8f6f 	isb	sy
 801451c:	f3bf 8f4f 	dsb	sy
 8014520:	b662      	cpsie	i
 8014522:	61bb      	str	r3, [r7, #24]
 8014524:	e7fe      	b.n	8014524 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014526:	f001 fc4f 	bl	8015dc8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801452a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801452c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801452e:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8014530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014532:	2b00      	cmp	r3, #0
 8014534:	d024      	beq.n	8014580 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8014536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014538:	1e5a      	subs	r2, r3, #1
 801453a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801453c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801453e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014540:	681b      	ldr	r3, [r3, #0]
 8014542:	2b00      	cmp	r3, #0
 8014544:	d104      	bne.n	8014550 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8014546:	f001 fabd 	bl	8015ac4 <pvTaskIncrementMutexHeldCount>
 801454a:	4602      	mov	r2, r0
 801454c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801454e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014552:	691b      	ldr	r3, [r3, #16]
 8014554:	2b00      	cmp	r3, #0
 8014556:	d00f      	beq.n	8014578 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801455a:	3310      	adds	r3, #16
 801455c:	4618      	mov	r0, r3
 801455e:	f000 ff31 	bl	80153c4 <xTaskRemoveFromEventList>
 8014562:	4603      	mov	r3, r0
 8014564:	2b00      	cmp	r3, #0
 8014566:	d007      	beq.n	8014578 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8014568:	4b54      	ldr	r3, [pc, #336]	; (80146bc <xQueueSemaphoreTake+0x21c>)
 801456a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801456e:	601a      	str	r2, [r3, #0]
 8014570:	f3bf 8f4f 	dsb	sy
 8014574:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8014578:	f001 fc58 	bl	8015e2c <vPortExitCritical>
				return pdPASS;
 801457c:	2301      	movs	r3, #1
 801457e:	e098      	b.n	80146b2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014580:	683b      	ldr	r3, [r7, #0]
 8014582:	2b00      	cmp	r3, #0
 8014584:	d112      	bne.n	80145ac <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8014586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014588:	2b00      	cmp	r3, #0
 801458a:	d00b      	beq.n	80145a4 <xQueueSemaphoreTake+0x104>
 801458c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014590:	b672      	cpsid	i
 8014592:	f383 8811 	msr	BASEPRI, r3
 8014596:	f3bf 8f6f 	isb	sy
 801459a:	f3bf 8f4f 	dsb	sy
 801459e:	b662      	cpsie	i
 80145a0:	617b      	str	r3, [r7, #20]
 80145a2:	e7fe      	b.n	80145a2 <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80145a4:	f001 fc42 	bl	8015e2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80145a8:	2300      	movs	r3, #0
 80145aa:	e082      	b.n	80146b2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80145ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80145ae:	2b00      	cmp	r3, #0
 80145b0:	d106      	bne.n	80145c0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80145b2:	f107 030c 	add.w	r3, r7, #12
 80145b6:	4618      	mov	r0, r3
 80145b8:	f000 ff68 	bl	801548c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80145bc:	2301      	movs	r3, #1
 80145be:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80145c0:	f001 fc34 	bl	8015e2c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80145c4:	f000 fd16 	bl	8014ff4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80145c8:	f001 fbfe 	bl	8015dc8 <vPortEnterCritical>
 80145cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80145d2:	b25b      	sxtb	r3, r3
 80145d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80145d8:	d103      	bne.n	80145e2 <xQueueSemaphoreTake+0x142>
 80145da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145dc:	2200      	movs	r2, #0
 80145de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80145e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80145e8:	b25b      	sxtb	r3, r3
 80145ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80145ee:	d103      	bne.n	80145f8 <xQueueSemaphoreTake+0x158>
 80145f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145f2:	2200      	movs	r2, #0
 80145f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80145f8:	f001 fc18 	bl	8015e2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80145fc:	463a      	mov	r2, r7
 80145fe:	f107 030c 	add.w	r3, r7, #12
 8014602:	4611      	mov	r1, r2
 8014604:	4618      	mov	r0, r3
 8014606:	f000 ff57 	bl	80154b8 <xTaskCheckForTimeOut>
 801460a:	4603      	mov	r3, r0
 801460c:	2b00      	cmp	r3, #0
 801460e:	d132      	bne.n	8014676 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014610:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014612:	f000 f96e 	bl	80148f2 <prvIsQueueEmpty>
 8014616:	4603      	mov	r3, r0
 8014618:	2b00      	cmp	r3, #0
 801461a:	d026      	beq.n	801466a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801461c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801461e:	681b      	ldr	r3, [r3, #0]
 8014620:	2b00      	cmp	r3, #0
 8014622:	d109      	bne.n	8014638 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8014624:	f001 fbd0 	bl	8015dc8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8014628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801462a:	689b      	ldr	r3, [r3, #8]
 801462c:	4618      	mov	r0, r3
 801462e:	f001 f8a5 	bl	801577c <xTaskPriorityInherit>
 8014632:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8014634:	f001 fbfa 	bl	8015e2c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8014638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801463a:	3324      	adds	r3, #36	; 0x24
 801463c:	683a      	ldr	r2, [r7, #0]
 801463e:	4611      	mov	r1, r2
 8014640:	4618      	mov	r0, r3
 8014642:	f000 fe99 	bl	8015378 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8014646:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014648:	f000 f901 	bl	801484e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801464c:	f000 fce0 	bl	8015010 <xTaskResumeAll>
 8014650:	4603      	mov	r3, r0
 8014652:	2b00      	cmp	r3, #0
 8014654:	f47f af67 	bne.w	8014526 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8014658:	4b18      	ldr	r3, [pc, #96]	; (80146bc <xQueueSemaphoreTake+0x21c>)
 801465a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801465e:	601a      	str	r2, [r3, #0]
 8014660:	f3bf 8f4f 	dsb	sy
 8014664:	f3bf 8f6f 	isb	sy
 8014668:	e75d      	b.n	8014526 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801466a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801466c:	f000 f8ef 	bl	801484e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014670:	f000 fcce 	bl	8015010 <xTaskResumeAll>
 8014674:	e757      	b.n	8014526 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8014676:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014678:	f000 f8e9 	bl	801484e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801467c:	f000 fcc8 	bl	8015010 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014680:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014682:	f000 f936 	bl	80148f2 <prvIsQueueEmpty>
 8014686:	4603      	mov	r3, r0
 8014688:	2b00      	cmp	r3, #0
 801468a:	f43f af4c 	beq.w	8014526 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801468e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014690:	2b00      	cmp	r3, #0
 8014692:	d00d      	beq.n	80146b0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8014694:	f001 fb98 	bl	8015dc8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8014698:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801469a:	f000 f830 	bl	80146fe <prvGetDisinheritPriorityAfterTimeout>
 801469e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80146a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146a2:	689b      	ldr	r3, [r3, #8]
 80146a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80146a6:	4618      	mov	r0, r3
 80146a8:	f001 f970 	bl	801598c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80146ac:	f001 fbbe 	bl	8015e2c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80146b0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80146b2:	4618      	mov	r0, r3
 80146b4:	3738      	adds	r7, #56	; 0x38
 80146b6:	46bd      	mov	sp, r7
 80146b8:	bd80      	pop	{r7, pc}
 80146ba:	bf00      	nop
 80146bc:	e000ed04 	.word	0xe000ed04

080146c0 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80146c0:	b580      	push	{r7, lr}
 80146c2:	b084      	sub	sp, #16
 80146c4:	af00      	add	r7, sp, #0
 80146c6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	2b00      	cmp	r3, #0
 80146cc:	d10b      	bne.n	80146e6 <uxQueueMessagesWaiting+0x26>
 80146ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80146d2:	b672      	cpsid	i
 80146d4:	f383 8811 	msr	BASEPRI, r3
 80146d8:	f3bf 8f6f 	isb	sy
 80146dc:	f3bf 8f4f 	dsb	sy
 80146e0:	b662      	cpsie	i
 80146e2:	60bb      	str	r3, [r7, #8]
 80146e4:	e7fe      	b.n	80146e4 <uxQueueMessagesWaiting+0x24>

	taskENTER_CRITICAL();
 80146e6:	f001 fb6f 	bl	8015dc8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80146ea:	687b      	ldr	r3, [r7, #4]
 80146ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80146ee:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80146f0:	f001 fb9c 	bl	8015e2c <vPortExitCritical>

	return uxReturn;
 80146f4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80146f6:	4618      	mov	r0, r3
 80146f8:	3710      	adds	r7, #16
 80146fa:	46bd      	mov	sp, r7
 80146fc:	bd80      	pop	{r7, pc}

080146fe <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80146fe:	b480      	push	{r7}
 8014700:	b085      	sub	sp, #20
 8014702:	af00      	add	r7, sp, #0
 8014704:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801470a:	2b00      	cmp	r3, #0
 801470c:	d006      	beq.n	801471c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801470e:	687b      	ldr	r3, [r7, #4]
 8014710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014712:	681b      	ldr	r3, [r3, #0]
 8014714:	f1c3 0307 	rsb	r3, r3, #7
 8014718:	60fb      	str	r3, [r7, #12]
 801471a:	e001      	b.n	8014720 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801471c:	2300      	movs	r3, #0
 801471e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8014720:	68fb      	ldr	r3, [r7, #12]
	}
 8014722:	4618      	mov	r0, r3
 8014724:	3714      	adds	r7, #20
 8014726:	46bd      	mov	sp, r7
 8014728:	f85d 7b04 	ldr.w	r7, [sp], #4
 801472c:	4770      	bx	lr

0801472e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801472e:	b580      	push	{r7, lr}
 8014730:	b086      	sub	sp, #24
 8014732:	af00      	add	r7, sp, #0
 8014734:	60f8      	str	r0, [r7, #12]
 8014736:	60b9      	str	r1, [r7, #8]
 8014738:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801473a:	2300      	movs	r3, #0
 801473c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801473e:	68fb      	ldr	r3, [r7, #12]
 8014740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014742:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8014744:	68fb      	ldr	r3, [r7, #12]
 8014746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014748:	2b00      	cmp	r3, #0
 801474a:	d10d      	bne.n	8014768 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801474c:	68fb      	ldr	r3, [r7, #12]
 801474e:	681b      	ldr	r3, [r3, #0]
 8014750:	2b00      	cmp	r3, #0
 8014752:	d14d      	bne.n	80147f0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8014754:	68fb      	ldr	r3, [r7, #12]
 8014756:	689b      	ldr	r3, [r3, #8]
 8014758:	4618      	mov	r0, r3
 801475a:	f001 f88f 	bl	801587c <xTaskPriorityDisinherit>
 801475e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8014760:	68fb      	ldr	r3, [r7, #12]
 8014762:	2200      	movs	r2, #0
 8014764:	609a      	str	r2, [r3, #8]
 8014766:	e043      	b.n	80147f0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8014768:	687b      	ldr	r3, [r7, #4]
 801476a:	2b00      	cmp	r3, #0
 801476c:	d119      	bne.n	80147a2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801476e:	68fb      	ldr	r3, [r7, #12]
 8014770:	6858      	ldr	r0, [r3, #4]
 8014772:	68fb      	ldr	r3, [r7, #12]
 8014774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014776:	461a      	mov	r2, r3
 8014778:	68b9      	ldr	r1, [r7, #8]
 801477a:	f001 fe51 	bl	8016420 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801477e:	68fb      	ldr	r3, [r7, #12]
 8014780:	685a      	ldr	r2, [r3, #4]
 8014782:	68fb      	ldr	r3, [r7, #12]
 8014784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014786:	441a      	add	r2, r3
 8014788:	68fb      	ldr	r3, [r7, #12]
 801478a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801478c:	68fb      	ldr	r3, [r7, #12]
 801478e:	685a      	ldr	r2, [r3, #4]
 8014790:	68fb      	ldr	r3, [r7, #12]
 8014792:	689b      	ldr	r3, [r3, #8]
 8014794:	429a      	cmp	r2, r3
 8014796:	d32b      	bcc.n	80147f0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8014798:	68fb      	ldr	r3, [r7, #12]
 801479a:	681a      	ldr	r2, [r3, #0]
 801479c:	68fb      	ldr	r3, [r7, #12]
 801479e:	605a      	str	r2, [r3, #4]
 80147a0:	e026      	b.n	80147f0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80147a2:	68fb      	ldr	r3, [r7, #12]
 80147a4:	68d8      	ldr	r0, [r3, #12]
 80147a6:	68fb      	ldr	r3, [r7, #12]
 80147a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80147aa:	461a      	mov	r2, r3
 80147ac:	68b9      	ldr	r1, [r7, #8]
 80147ae:	f001 fe37 	bl	8016420 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80147b2:	68fb      	ldr	r3, [r7, #12]
 80147b4:	68da      	ldr	r2, [r3, #12]
 80147b6:	68fb      	ldr	r3, [r7, #12]
 80147b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80147ba:	425b      	negs	r3, r3
 80147bc:	441a      	add	r2, r3
 80147be:	68fb      	ldr	r3, [r7, #12]
 80147c0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80147c2:	68fb      	ldr	r3, [r7, #12]
 80147c4:	68da      	ldr	r2, [r3, #12]
 80147c6:	68fb      	ldr	r3, [r7, #12]
 80147c8:	681b      	ldr	r3, [r3, #0]
 80147ca:	429a      	cmp	r2, r3
 80147cc:	d207      	bcs.n	80147de <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80147ce:	68fb      	ldr	r3, [r7, #12]
 80147d0:	689a      	ldr	r2, [r3, #8]
 80147d2:	68fb      	ldr	r3, [r7, #12]
 80147d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80147d6:	425b      	negs	r3, r3
 80147d8:	441a      	add	r2, r3
 80147da:	68fb      	ldr	r3, [r7, #12]
 80147dc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	2b02      	cmp	r3, #2
 80147e2:	d105      	bne.n	80147f0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80147e4:	693b      	ldr	r3, [r7, #16]
 80147e6:	2b00      	cmp	r3, #0
 80147e8:	d002      	beq.n	80147f0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80147ea:	693b      	ldr	r3, [r7, #16]
 80147ec:	3b01      	subs	r3, #1
 80147ee:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80147f0:	693b      	ldr	r3, [r7, #16]
 80147f2:	1c5a      	adds	r2, r3, #1
 80147f4:	68fb      	ldr	r3, [r7, #12]
 80147f6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80147f8:	697b      	ldr	r3, [r7, #20]
}
 80147fa:	4618      	mov	r0, r3
 80147fc:	3718      	adds	r7, #24
 80147fe:	46bd      	mov	sp, r7
 8014800:	bd80      	pop	{r7, pc}

08014802 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8014802:	b580      	push	{r7, lr}
 8014804:	b082      	sub	sp, #8
 8014806:	af00      	add	r7, sp, #0
 8014808:	6078      	str	r0, [r7, #4]
 801480a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014810:	2b00      	cmp	r3, #0
 8014812:	d018      	beq.n	8014846 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	68da      	ldr	r2, [r3, #12]
 8014818:	687b      	ldr	r3, [r7, #4]
 801481a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801481c:	441a      	add	r2, r3
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8014822:	687b      	ldr	r3, [r7, #4]
 8014824:	68da      	ldr	r2, [r3, #12]
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	689b      	ldr	r3, [r3, #8]
 801482a:	429a      	cmp	r2, r3
 801482c:	d303      	bcc.n	8014836 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801482e:	687b      	ldr	r3, [r7, #4]
 8014830:	681a      	ldr	r2, [r3, #0]
 8014832:	687b      	ldr	r3, [r7, #4]
 8014834:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014836:	687b      	ldr	r3, [r7, #4]
 8014838:	68d9      	ldr	r1, [r3, #12]
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801483e:	461a      	mov	r2, r3
 8014840:	6838      	ldr	r0, [r7, #0]
 8014842:	f001 fded 	bl	8016420 <memcpy>
	}
}
 8014846:	bf00      	nop
 8014848:	3708      	adds	r7, #8
 801484a:	46bd      	mov	sp, r7
 801484c:	bd80      	pop	{r7, pc}

0801484e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801484e:	b580      	push	{r7, lr}
 8014850:	b084      	sub	sp, #16
 8014852:	af00      	add	r7, sp, #0
 8014854:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8014856:	f001 fab7 	bl	8015dc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014860:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014862:	e011      	b.n	8014888 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014864:	687b      	ldr	r3, [r7, #4]
 8014866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014868:	2b00      	cmp	r3, #0
 801486a:	d012      	beq.n	8014892 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801486c:	687b      	ldr	r3, [r7, #4]
 801486e:	3324      	adds	r3, #36	; 0x24
 8014870:	4618      	mov	r0, r3
 8014872:	f000 fda7 	bl	80153c4 <xTaskRemoveFromEventList>
 8014876:	4603      	mov	r3, r0
 8014878:	2b00      	cmp	r3, #0
 801487a:	d001      	beq.n	8014880 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801487c:	f000 fe80 	bl	8015580 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8014880:	7bfb      	ldrb	r3, [r7, #15]
 8014882:	3b01      	subs	r3, #1
 8014884:	b2db      	uxtb	r3, r3
 8014886:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014888:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801488c:	2b00      	cmp	r3, #0
 801488e:	dce9      	bgt.n	8014864 <prvUnlockQueue+0x16>
 8014890:	e000      	b.n	8014894 <prvUnlockQueue+0x46>
					break;
 8014892:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8014894:	687b      	ldr	r3, [r7, #4]
 8014896:	22ff      	movs	r2, #255	; 0xff
 8014898:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801489c:	f001 fac6 	bl	8015e2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80148a0:	f001 fa92 	bl	8015dc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80148a4:	687b      	ldr	r3, [r7, #4]
 80148a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80148aa:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80148ac:	e011      	b.n	80148d2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80148ae:	687b      	ldr	r3, [r7, #4]
 80148b0:	691b      	ldr	r3, [r3, #16]
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	d012      	beq.n	80148dc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80148b6:	687b      	ldr	r3, [r7, #4]
 80148b8:	3310      	adds	r3, #16
 80148ba:	4618      	mov	r0, r3
 80148bc:	f000 fd82 	bl	80153c4 <xTaskRemoveFromEventList>
 80148c0:	4603      	mov	r3, r0
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	d001      	beq.n	80148ca <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80148c6:	f000 fe5b 	bl	8015580 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80148ca:	7bbb      	ldrb	r3, [r7, #14]
 80148cc:	3b01      	subs	r3, #1
 80148ce:	b2db      	uxtb	r3, r3
 80148d0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80148d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	dce9      	bgt.n	80148ae <prvUnlockQueue+0x60>
 80148da:	e000      	b.n	80148de <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80148dc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80148de:	687b      	ldr	r3, [r7, #4]
 80148e0:	22ff      	movs	r2, #255	; 0xff
 80148e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80148e6:	f001 faa1 	bl	8015e2c <vPortExitCritical>
}
 80148ea:	bf00      	nop
 80148ec:	3710      	adds	r7, #16
 80148ee:	46bd      	mov	sp, r7
 80148f0:	bd80      	pop	{r7, pc}

080148f2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80148f2:	b580      	push	{r7, lr}
 80148f4:	b084      	sub	sp, #16
 80148f6:	af00      	add	r7, sp, #0
 80148f8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80148fa:	f001 fa65 	bl	8015dc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80148fe:	687b      	ldr	r3, [r7, #4]
 8014900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014902:	2b00      	cmp	r3, #0
 8014904:	d102      	bne.n	801490c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8014906:	2301      	movs	r3, #1
 8014908:	60fb      	str	r3, [r7, #12]
 801490a:	e001      	b.n	8014910 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801490c:	2300      	movs	r3, #0
 801490e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014910:	f001 fa8c 	bl	8015e2c <vPortExitCritical>

	return xReturn;
 8014914:	68fb      	ldr	r3, [r7, #12]
}
 8014916:	4618      	mov	r0, r3
 8014918:	3710      	adds	r7, #16
 801491a:	46bd      	mov	sp, r7
 801491c:	bd80      	pop	{r7, pc}

0801491e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801491e:	b580      	push	{r7, lr}
 8014920:	b084      	sub	sp, #16
 8014922:	af00      	add	r7, sp, #0
 8014924:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014926:	f001 fa4f 	bl	8015dc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801492a:	687b      	ldr	r3, [r7, #4]
 801492c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801492e:	687b      	ldr	r3, [r7, #4]
 8014930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014932:	429a      	cmp	r2, r3
 8014934:	d102      	bne.n	801493c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8014936:	2301      	movs	r3, #1
 8014938:	60fb      	str	r3, [r7, #12]
 801493a:	e001      	b.n	8014940 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801493c:	2300      	movs	r3, #0
 801493e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014940:	f001 fa74 	bl	8015e2c <vPortExitCritical>

	return xReturn;
 8014944:	68fb      	ldr	r3, [r7, #12]
}
 8014946:	4618      	mov	r0, r3
 8014948:	3710      	adds	r7, #16
 801494a:	46bd      	mov	sp, r7
 801494c:	bd80      	pop	{r7, pc}

0801494e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801494e:	b580      	push	{r7, lr}
 8014950:	b08e      	sub	sp, #56	; 0x38
 8014952:	af04      	add	r7, sp, #16
 8014954:	60f8      	str	r0, [r7, #12]
 8014956:	60b9      	str	r1, [r7, #8]
 8014958:	607a      	str	r2, [r7, #4]
 801495a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801495c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801495e:	2b00      	cmp	r3, #0
 8014960:	d10b      	bne.n	801497a <xTaskCreateStatic+0x2c>
 8014962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014966:	b672      	cpsid	i
 8014968:	f383 8811 	msr	BASEPRI, r3
 801496c:	f3bf 8f6f 	isb	sy
 8014970:	f3bf 8f4f 	dsb	sy
 8014974:	b662      	cpsie	i
 8014976:	623b      	str	r3, [r7, #32]
 8014978:	e7fe      	b.n	8014978 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 801497a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801497c:	2b00      	cmp	r3, #0
 801497e:	d10b      	bne.n	8014998 <xTaskCreateStatic+0x4a>
 8014980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014984:	b672      	cpsid	i
 8014986:	f383 8811 	msr	BASEPRI, r3
 801498a:	f3bf 8f6f 	isb	sy
 801498e:	f3bf 8f4f 	dsb	sy
 8014992:	b662      	cpsie	i
 8014994:	61fb      	str	r3, [r7, #28]
 8014996:	e7fe      	b.n	8014996 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8014998:	2354      	movs	r3, #84	; 0x54
 801499a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801499c:	693b      	ldr	r3, [r7, #16]
 801499e:	2b54      	cmp	r3, #84	; 0x54
 80149a0:	d00b      	beq.n	80149ba <xTaskCreateStatic+0x6c>
 80149a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80149a6:	b672      	cpsid	i
 80149a8:	f383 8811 	msr	BASEPRI, r3
 80149ac:	f3bf 8f6f 	isb	sy
 80149b0:	f3bf 8f4f 	dsb	sy
 80149b4:	b662      	cpsie	i
 80149b6:	61bb      	str	r3, [r7, #24]
 80149b8:	e7fe      	b.n	80149b8 <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80149ba:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80149bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149be:	2b00      	cmp	r3, #0
 80149c0:	d01e      	beq.n	8014a00 <xTaskCreateStatic+0xb2>
 80149c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	d01b      	beq.n	8014a00 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80149c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149ca:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80149cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80149ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80149d0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80149d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80149d4:	2202      	movs	r2, #2
 80149d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80149da:	2300      	movs	r3, #0
 80149dc:	9303      	str	r3, [sp, #12]
 80149de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80149e0:	9302      	str	r3, [sp, #8]
 80149e2:	f107 0314 	add.w	r3, r7, #20
 80149e6:	9301      	str	r3, [sp, #4]
 80149e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80149ea:	9300      	str	r3, [sp, #0]
 80149ec:	683b      	ldr	r3, [r7, #0]
 80149ee:	687a      	ldr	r2, [r7, #4]
 80149f0:	68b9      	ldr	r1, [r7, #8]
 80149f2:	68f8      	ldr	r0, [r7, #12]
 80149f4:	f000 f850 	bl	8014a98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80149f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80149fa:	f000 f8d5 	bl	8014ba8 <prvAddNewTaskToReadyList>
 80149fe:	e001      	b.n	8014a04 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8014a00:	2300      	movs	r3, #0
 8014a02:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8014a04:	697b      	ldr	r3, [r7, #20]
	}
 8014a06:	4618      	mov	r0, r3
 8014a08:	3728      	adds	r7, #40	; 0x28
 8014a0a:	46bd      	mov	sp, r7
 8014a0c:	bd80      	pop	{r7, pc}

08014a0e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8014a0e:	b580      	push	{r7, lr}
 8014a10:	b08c      	sub	sp, #48	; 0x30
 8014a12:	af04      	add	r7, sp, #16
 8014a14:	60f8      	str	r0, [r7, #12]
 8014a16:	60b9      	str	r1, [r7, #8]
 8014a18:	603b      	str	r3, [r7, #0]
 8014a1a:	4613      	mov	r3, r2
 8014a1c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8014a1e:	88fb      	ldrh	r3, [r7, #6]
 8014a20:	009b      	lsls	r3, r3, #2
 8014a22:	4618      	mov	r0, r3
 8014a24:	f001 faf2 	bl	801600c <pvPortMalloc>
 8014a28:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8014a2a:	697b      	ldr	r3, [r7, #20]
 8014a2c:	2b00      	cmp	r3, #0
 8014a2e:	d00e      	beq.n	8014a4e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8014a30:	2054      	movs	r0, #84	; 0x54
 8014a32:	f001 faeb 	bl	801600c <pvPortMalloc>
 8014a36:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8014a38:	69fb      	ldr	r3, [r7, #28]
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	d003      	beq.n	8014a46 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8014a3e:	69fb      	ldr	r3, [r7, #28]
 8014a40:	697a      	ldr	r2, [r7, #20]
 8014a42:	631a      	str	r2, [r3, #48]	; 0x30
 8014a44:	e005      	b.n	8014a52 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014a46:	6978      	ldr	r0, [r7, #20]
 8014a48:	f001 fba8 	bl	801619c <vPortFree>
 8014a4c:	e001      	b.n	8014a52 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8014a4e:	2300      	movs	r3, #0
 8014a50:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8014a52:	69fb      	ldr	r3, [r7, #28]
 8014a54:	2b00      	cmp	r3, #0
 8014a56:	d017      	beq.n	8014a88 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014a58:	69fb      	ldr	r3, [r7, #28]
 8014a5a:	2200      	movs	r2, #0
 8014a5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8014a60:	88fa      	ldrh	r2, [r7, #6]
 8014a62:	2300      	movs	r3, #0
 8014a64:	9303      	str	r3, [sp, #12]
 8014a66:	69fb      	ldr	r3, [r7, #28]
 8014a68:	9302      	str	r3, [sp, #8]
 8014a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a6c:	9301      	str	r3, [sp, #4]
 8014a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a70:	9300      	str	r3, [sp, #0]
 8014a72:	683b      	ldr	r3, [r7, #0]
 8014a74:	68b9      	ldr	r1, [r7, #8]
 8014a76:	68f8      	ldr	r0, [r7, #12]
 8014a78:	f000 f80e 	bl	8014a98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014a7c:	69f8      	ldr	r0, [r7, #28]
 8014a7e:	f000 f893 	bl	8014ba8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8014a82:	2301      	movs	r3, #1
 8014a84:	61bb      	str	r3, [r7, #24]
 8014a86:	e002      	b.n	8014a8e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014a88:	f04f 33ff 	mov.w	r3, #4294967295
 8014a8c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8014a8e:	69bb      	ldr	r3, [r7, #24]
	}
 8014a90:	4618      	mov	r0, r3
 8014a92:	3720      	adds	r7, #32
 8014a94:	46bd      	mov	sp, r7
 8014a96:	bd80      	pop	{r7, pc}

08014a98 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8014a98:	b580      	push	{r7, lr}
 8014a9a:	b088      	sub	sp, #32
 8014a9c:	af00      	add	r7, sp, #0
 8014a9e:	60f8      	str	r0, [r7, #12]
 8014aa0:	60b9      	str	r1, [r7, #8]
 8014aa2:	607a      	str	r2, [r7, #4]
 8014aa4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8014aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014aa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014aaa:	6879      	ldr	r1, [r7, #4]
 8014aac:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8014ab0:	440b      	add	r3, r1
 8014ab2:	009b      	lsls	r3, r3, #2
 8014ab4:	4413      	add	r3, r2
 8014ab6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8014ab8:	69bb      	ldr	r3, [r7, #24]
 8014aba:	f023 0307 	bic.w	r3, r3, #7
 8014abe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8014ac0:	69bb      	ldr	r3, [r7, #24]
 8014ac2:	f003 0307 	and.w	r3, r3, #7
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	d00b      	beq.n	8014ae2 <prvInitialiseNewTask+0x4a>
 8014aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014ace:	b672      	cpsid	i
 8014ad0:	f383 8811 	msr	BASEPRI, r3
 8014ad4:	f3bf 8f6f 	isb	sy
 8014ad8:	f3bf 8f4f 	dsb	sy
 8014adc:	b662      	cpsie	i
 8014ade:	617b      	str	r3, [r7, #20]
 8014ae0:	e7fe      	b.n	8014ae0 <prvInitialiseNewTask+0x48>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8014ae2:	68bb      	ldr	r3, [r7, #8]
 8014ae4:	2b00      	cmp	r3, #0
 8014ae6:	d01f      	beq.n	8014b28 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014ae8:	2300      	movs	r3, #0
 8014aea:	61fb      	str	r3, [r7, #28]
 8014aec:	e012      	b.n	8014b14 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8014aee:	68ba      	ldr	r2, [r7, #8]
 8014af0:	69fb      	ldr	r3, [r7, #28]
 8014af2:	4413      	add	r3, r2
 8014af4:	7819      	ldrb	r1, [r3, #0]
 8014af6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014af8:	69fb      	ldr	r3, [r7, #28]
 8014afa:	4413      	add	r3, r2
 8014afc:	3334      	adds	r3, #52	; 0x34
 8014afe:	460a      	mov	r2, r1
 8014b00:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8014b02:	68ba      	ldr	r2, [r7, #8]
 8014b04:	69fb      	ldr	r3, [r7, #28]
 8014b06:	4413      	add	r3, r2
 8014b08:	781b      	ldrb	r3, [r3, #0]
 8014b0a:	2b00      	cmp	r3, #0
 8014b0c:	d006      	beq.n	8014b1c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014b0e:	69fb      	ldr	r3, [r7, #28]
 8014b10:	3301      	adds	r3, #1
 8014b12:	61fb      	str	r3, [r7, #28]
 8014b14:	69fb      	ldr	r3, [r7, #28]
 8014b16:	2b0f      	cmp	r3, #15
 8014b18:	d9e9      	bls.n	8014aee <prvInitialiseNewTask+0x56>
 8014b1a:	e000      	b.n	8014b1e <prvInitialiseNewTask+0x86>
			{
				break;
 8014b1c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8014b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b20:	2200      	movs	r2, #0
 8014b22:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8014b26:	e003      	b.n	8014b30 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8014b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b2a:	2200      	movs	r2, #0
 8014b2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8014b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b32:	2b06      	cmp	r3, #6
 8014b34:	d901      	bls.n	8014b3a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8014b36:	2306      	movs	r3, #6
 8014b38:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8014b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014b3e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8014b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014b44:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8014b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b48:	2200      	movs	r2, #0
 8014b4a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8014b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b4e:	3304      	adds	r3, #4
 8014b50:	4618      	mov	r0, r3
 8014b52:	f7ff f852 	bl	8013bfa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8014b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b58:	3318      	adds	r3, #24
 8014b5a:	4618      	mov	r0, r3
 8014b5c:	f7ff f84d 	bl	8013bfa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8014b60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014b64:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b68:	f1c3 0207 	rsb	r2, r3, #7
 8014b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b6e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8014b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014b74:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8014b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b78:	2200      	movs	r2, #0
 8014b7a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b7e:	2200      	movs	r2, #0
 8014b80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8014b84:	683a      	ldr	r2, [r7, #0]
 8014b86:	68f9      	ldr	r1, [r7, #12]
 8014b88:	69b8      	ldr	r0, [r7, #24]
 8014b8a:	f001 f815 	bl	8015bb8 <pxPortInitialiseStack>
 8014b8e:	4602      	mov	r2, r0
 8014b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b92:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8014b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014b96:	2b00      	cmp	r3, #0
 8014b98:	d002      	beq.n	8014ba0 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8014b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014b9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014b9e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014ba0:	bf00      	nop
 8014ba2:	3720      	adds	r7, #32
 8014ba4:	46bd      	mov	sp, r7
 8014ba6:	bd80      	pop	{r7, pc}

08014ba8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8014ba8:	b580      	push	{r7, lr}
 8014baa:	b082      	sub	sp, #8
 8014bac:	af00      	add	r7, sp, #0
 8014bae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8014bb0:	f001 f90a 	bl	8015dc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8014bb4:	4b2a      	ldr	r3, [pc, #168]	; (8014c60 <prvAddNewTaskToReadyList+0xb8>)
 8014bb6:	681b      	ldr	r3, [r3, #0]
 8014bb8:	3301      	adds	r3, #1
 8014bba:	4a29      	ldr	r2, [pc, #164]	; (8014c60 <prvAddNewTaskToReadyList+0xb8>)
 8014bbc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8014bbe:	4b29      	ldr	r3, [pc, #164]	; (8014c64 <prvAddNewTaskToReadyList+0xbc>)
 8014bc0:	681b      	ldr	r3, [r3, #0]
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	d109      	bne.n	8014bda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8014bc6:	4a27      	ldr	r2, [pc, #156]	; (8014c64 <prvAddNewTaskToReadyList+0xbc>)
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8014bcc:	4b24      	ldr	r3, [pc, #144]	; (8014c60 <prvAddNewTaskToReadyList+0xb8>)
 8014bce:	681b      	ldr	r3, [r3, #0]
 8014bd0:	2b01      	cmp	r3, #1
 8014bd2:	d110      	bne.n	8014bf6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8014bd4:	f000 fcf8 	bl	80155c8 <prvInitialiseTaskLists>
 8014bd8:	e00d      	b.n	8014bf6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8014bda:	4b23      	ldr	r3, [pc, #140]	; (8014c68 <prvAddNewTaskToReadyList+0xc0>)
 8014bdc:	681b      	ldr	r3, [r3, #0]
 8014bde:	2b00      	cmp	r3, #0
 8014be0:	d109      	bne.n	8014bf6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8014be2:	4b20      	ldr	r3, [pc, #128]	; (8014c64 <prvAddNewTaskToReadyList+0xbc>)
 8014be4:	681b      	ldr	r3, [r3, #0]
 8014be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014be8:	687b      	ldr	r3, [r7, #4]
 8014bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014bec:	429a      	cmp	r2, r3
 8014bee:	d802      	bhi.n	8014bf6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8014bf0:	4a1c      	ldr	r2, [pc, #112]	; (8014c64 <prvAddNewTaskToReadyList+0xbc>)
 8014bf2:	687b      	ldr	r3, [r7, #4]
 8014bf4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8014bf6:	4b1d      	ldr	r3, [pc, #116]	; (8014c6c <prvAddNewTaskToReadyList+0xc4>)
 8014bf8:	681b      	ldr	r3, [r3, #0]
 8014bfa:	3301      	adds	r3, #1
 8014bfc:	4a1b      	ldr	r2, [pc, #108]	; (8014c6c <prvAddNewTaskToReadyList+0xc4>)
 8014bfe:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8014c00:	687b      	ldr	r3, [r7, #4]
 8014c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014c04:	2201      	movs	r2, #1
 8014c06:	409a      	lsls	r2, r3
 8014c08:	4b19      	ldr	r3, [pc, #100]	; (8014c70 <prvAddNewTaskToReadyList+0xc8>)
 8014c0a:	681b      	ldr	r3, [r3, #0]
 8014c0c:	4313      	orrs	r3, r2
 8014c0e:	4a18      	ldr	r2, [pc, #96]	; (8014c70 <prvAddNewTaskToReadyList+0xc8>)
 8014c10:	6013      	str	r3, [r2, #0]
 8014c12:	687b      	ldr	r3, [r7, #4]
 8014c14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014c16:	4613      	mov	r3, r2
 8014c18:	009b      	lsls	r3, r3, #2
 8014c1a:	4413      	add	r3, r2
 8014c1c:	009b      	lsls	r3, r3, #2
 8014c1e:	4a15      	ldr	r2, [pc, #84]	; (8014c74 <prvAddNewTaskToReadyList+0xcc>)
 8014c20:	441a      	add	r2, r3
 8014c22:	687b      	ldr	r3, [r7, #4]
 8014c24:	3304      	adds	r3, #4
 8014c26:	4619      	mov	r1, r3
 8014c28:	4610      	mov	r0, r2
 8014c2a:	f7fe fff3 	bl	8013c14 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8014c2e:	f001 f8fd 	bl	8015e2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8014c32:	4b0d      	ldr	r3, [pc, #52]	; (8014c68 <prvAddNewTaskToReadyList+0xc0>)
 8014c34:	681b      	ldr	r3, [r3, #0]
 8014c36:	2b00      	cmp	r3, #0
 8014c38:	d00e      	beq.n	8014c58 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8014c3a:	4b0a      	ldr	r3, [pc, #40]	; (8014c64 <prvAddNewTaskToReadyList+0xbc>)
 8014c3c:	681b      	ldr	r3, [r3, #0]
 8014c3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014c40:	687b      	ldr	r3, [r7, #4]
 8014c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014c44:	429a      	cmp	r2, r3
 8014c46:	d207      	bcs.n	8014c58 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8014c48:	4b0b      	ldr	r3, [pc, #44]	; (8014c78 <prvAddNewTaskToReadyList+0xd0>)
 8014c4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014c4e:	601a      	str	r2, [r3, #0]
 8014c50:	f3bf 8f4f 	dsb	sy
 8014c54:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014c58:	bf00      	nop
 8014c5a:	3708      	adds	r7, #8
 8014c5c:	46bd      	mov	sp, r7
 8014c5e:	bd80      	pop	{r7, pc}
 8014c60:	2000043c 	.word	0x2000043c
 8014c64:	2000033c 	.word	0x2000033c
 8014c68:	20000448 	.word	0x20000448
 8014c6c:	20000458 	.word	0x20000458
 8014c70:	20000444 	.word	0x20000444
 8014c74:	20000340 	.word	0x20000340
 8014c78:	e000ed04 	.word	0xe000ed04

08014c7c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8014c7c:	b580      	push	{r7, lr}
 8014c7e:	b084      	sub	sp, #16
 8014c80:	af00      	add	r7, sp, #0
 8014c82:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8014c84:	2300      	movs	r3, #0
 8014c86:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014c88:	687b      	ldr	r3, [r7, #4]
 8014c8a:	2b00      	cmp	r3, #0
 8014c8c:	d018      	beq.n	8014cc0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8014c8e:	4b14      	ldr	r3, [pc, #80]	; (8014ce0 <vTaskDelay+0x64>)
 8014c90:	681b      	ldr	r3, [r3, #0]
 8014c92:	2b00      	cmp	r3, #0
 8014c94:	d00b      	beq.n	8014cae <vTaskDelay+0x32>
 8014c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c9a:	b672      	cpsid	i
 8014c9c:	f383 8811 	msr	BASEPRI, r3
 8014ca0:	f3bf 8f6f 	isb	sy
 8014ca4:	f3bf 8f4f 	dsb	sy
 8014ca8:	b662      	cpsie	i
 8014caa:	60bb      	str	r3, [r7, #8]
 8014cac:	e7fe      	b.n	8014cac <vTaskDelay+0x30>
			vTaskSuspendAll();
 8014cae:	f000 f9a1 	bl	8014ff4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8014cb2:	2100      	movs	r1, #0
 8014cb4:	6878      	ldr	r0, [r7, #4]
 8014cb6:	f000 ff19 	bl	8015aec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8014cba:	f000 f9a9 	bl	8015010 <xTaskResumeAll>
 8014cbe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8014cc0:	68fb      	ldr	r3, [r7, #12]
 8014cc2:	2b00      	cmp	r3, #0
 8014cc4:	d107      	bne.n	8014cd6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8014cc6:	4b07      	ldr	r3, [pc, #28]	; (8014ce4 <vTaskDelay+0x68>)
 8014cc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014ccc:	601a      	str	r2, [r3, #0]
 8014cce:	f3bf 8f4f 	dsb	sy
 8014cd2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014cd6:	bf00      	nop
 8014cd8:	3710      	adds	r7, #16
 8014cda:	46bd      	mov	sp, r7
 8014cdc:	bd80      	pop	{r7, pc}
 8014cde:	bf00      	nop
 8014ce0:	20000464 	.word	0x20000464
 8014ce4:	e000ed04 	.word	0xe000ed04

08014ce8 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8014ce8:	b580      	push	{r7, lr}
 8014cea:	b084      	sub	sp, #16
 8014cec:	af00      	add	r7, sp, #0
 8014cee:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8014cf0:	f001 f86a 	bl	8015dc8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8014cf4:	687b      	ldr	r3, [r7, #4]
 8014cf6:	2b00      	cmp	r3, #0
 8014cf8:	d102      	bne.n	8014d00 <vTaskSuspend+0x18>
 8014cfa:	4b3d      	ldr	r3, [pc, #244]	; (8014df0 <vTaskSuspend+0x108>)
 8014cfc:	681b      	ldr	r3, [r3, #0]
 8014cfe:	e000      	b.n	8014d02 <vTaskSuspend+0x1a>
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014d04:	68fb      	ldr	r3, [r7, #12]
 8014d06:	3304      	adds	r3, #4
 8014d08:	4618      	mov	r0, r3
 8014d0a:	f7fe ffe0 	bl	8013cce <uxListRemove>
 8014d0e:	4603      	mov	r3, r0
 8014d10:	2b00      	cmp	r3, #0
 8014d12:	d115      	bne.n	8014d40 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8014d14:	68fb      	ldr	r3, [r7, #12]
 8014d16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d18:	4936      	ldr	r1, [pc, #216]	; (8014df4 <vTaskSuspend+0x10c>)
 8014d1a:	4613      	mov	r3, r2
 8014d1c:	009b      	lsls	r3, r3, #2
 8014d1e:	4413      	add	r3, r2
 8014d20:	009b      	lsls	r3, r3, #2
 8014d22:	440b      	add	r3, r1
 8014d24:	681b      	ldr	r3, [r3, #0]
 8014d26:	2b00      	cmp	r3, #0
 8014d28:	d10a      	bne.n	8014d40 <vTaskSuspend+0x58>
 8014d2a:	68fb      	ldr	r3, [r7, #12]
 8014d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014d2e:	2201      	movs	r2, #1
 8014d30:	fa02 f303 	lsl.w	r3, r2, r3
 8014d34:	43da      	mvns	r2, r3
 8014d36:	4b30      	ldr	r3, [pc, #192]	; (8014df8 <vTaskSuspend+0x110>)
 8014d38:	681b      	ldr	r3, [r3, #0]
 8014d3a:	4013      	ands	r3, r2
 8014d3c:	4a2e      	ldr	r2, [pc, #184]	; (8014df8 <vTaskSuspend+0x110>)
 8014d3e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014d40:	68fb      	ldr	r3, [r7, #12]
 8014d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014d44:	2b00      	cmp	r3, #0
 8014d46:	d004      	beq.n	8014d52 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014d48:	68fb      	ldr	r3, [r7, #12]
 8014d4a:	3318      	adds	r3, #24
 8014d4c:	4618      	mov	r0, r3
 8014d4e:	f7fe ffbe 	bl	8013cce <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8014d52:	68fb      	ldr	r3, [r7, #12]
 8014d54:	3304      	adds	r3, #4
 8014d56:	4619      	mov	r1, r3
 8014d58:	4828      	ldr	r0, [pc, #160]	; (8014dfc <vTaskSuspend+0x114>)
 8014d5a:	f7fe ff5b 	bl	8013c14 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8014d5e:	68fb      	ldr	r3, [r7, #12]
 8014d60:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8014d64:	b2db      	uxtb	r3, r3
 8014d66:	2b01      	cmp	r3, #1
 8014d68:	d103      	bne.n	8014d72 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014d6a:	68fb      	ldr	r3, [r7, #12]
 8014d6c:	2200      	movs	r2, #0
 8014d6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8014d72:	f001 f85b 	bl	8015e2c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8014d76:	4b22      	ldr	r3, [pc, #136]	; (8014e00 <vTaskSuspend+0x118>)
 8014d78:	681b      	ldr	r3, [r3, #0]
 8014d7a:	2b00      	cmp	r3, #0
 8014d7c:	d005      	beq.n	8014d8a <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8014d7e:	f001 f823 	bl	8015dc8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8014d82:	f000 fcbd 	bl	8015700 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8014d86:	f001 f851 	bl	8015e2c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8014d8a:	4b19      	ldr	r3, [pc, #100]	; (8014df0 <vTaskSuspend+0x108>)
 8014d8c:	681b      	ldr	r3, [r3, #0]
 8014d8e:	68fa      	ldr	r2, [r7, #12]
 8014d90:	429a      	cmp	r2, r3
 8014d92:	d128      	bne.n	8014de6 <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 8014d94:	4b1a      	ldr	r3, [pc, #104]	; (8014e00 <vTaskSuspend+0x118>)
 8014d96:	681b      	ldr	r3, [r3, #0]
 8014d98:	2b00      	cmp	r3, #0
 8014d9a:	d018      	beq.n	8014dce <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8014d9c:	4b19      	ldr	r3, [pc, #100]	; (8014e04 <vTaskSuspend+0x11c>)
 8014d9e:	681b      	ldr	r3, [r3, #0]
 8014da0:	2b00      	cmp	r3, #0
 8014da2:	d00b      	beq.n	8014dbc <vTaskSuspend+0xd4>
 8014da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014da8:	b672      	cpsid	i
 8014daa:	f383 8811 	msr	BASEPRI, r3
 8014dae:	f3bf 8f6f 	isb	sy
 8014db2:	f3bf 8f4f 	dsb	sy
 8014db6:	b662      	cpsie	i
 8014db8:	60bb      	str	r3, [r7, #8]
 8014dba:	e7fe      	b.n	8014dba <vTaskSuspend+0xd2>
				portYIELD_WITHIN_API();
 8014dbc:	4b12      	ldr	r3, [pc, #72]	; (8014e08 <vTaskSuspend+0x120>)
 8014dbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014dc2:	601a      	str	r2, [r3, #0]
 8014dc4:	f3bf 8f4f 	dsb	sy
 8014dc8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014dcc:	e00b      	b.n	8014de6 <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8014dce:	4b0b      	ldr	r3, [pc, #44]	; (8014dfc <vTaskSuspend+0x114>)
 8014dd0:	681a      	ldr	r2, [r3, #0]
 8014dd2:	4b0e      	ldr	r3, [pc, #56]	; (8014e0c <vTaskSuspend+0x124>)
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	429a      	cmp	r2, r3
 8014dd8:	d103      	bne.n	8014de2 <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 8014dda:	4b05      	ldr	r3, [pc, #20]	; (8014df0 <vTaskSuspend+0x108>)
 8014ddc:	2200      	movs	r2, #0
 8014dde:	601a      	str	r2, [r3, #0]
	}
 8014de0:	e001      	b.n	8014de6 <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 8014de2:	f000 fa6d 	bl	80152c0 <vTaskSwitchContext>
	}
 8014de6:	bf00      	nop
 8014de8:	3710      	adds	r7, #16
 8014dea:	46bd      	mov	sp, r7
 8014dec:	bd80      	pop	{r7, pc}
 8014dee:	bf00      	nop
 8014df0:	2000033c 	.word	0x2000033c
 8014df4:	20000340 	.word	0x20000340
 8014df8:	20000444 	.word	0x20000444
 8014dfc:	20000428 	.word	0x20000428
 8014e00:	20000448 	.word	0x20000448
 8014e04:	20000464 	.word	0x20000464
 8014e08:	e000ed04 	.word	0xe000ed04
 8014e0c:	2000043c 	.word	0x2000043c

08014e10 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8014e10:	b480      	push	{r7}
 8014e12:	b087      	sub	sp, #28
 8014e14:	af00      	add	r7, sp, #0
 8014e16:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8014e18:	2300      	movs	r3, #0
 8014e1a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	2b00      	cmp	r3, #0
 8014e24:	d10b      	bne.n	8014e3e <prvTaskIsTaskSuspended+0x2e>
 8014e26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e2a:	b672      	cpsid	i
 8014e2c:	f383 8811 	msr	BASEPRI, r3
 8014e30:	f3bf 8f6f 	isb	sy
 8014e34:	f3bf 8f4f 	dsb	sy
 8014e38:	b662      	cpsie	i
 8014e3a:	60fb      	str	r3, [r7, #12]
 8014e3c:	e7fe      	b.n	8014e3c <prvTaskIsTaskSuspended+0x2c>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8014e3e:	693b      	ldr	r3, [r7, #16]
 8014e40:	695b      	ldr	r3, [r3, #20]
 8014e42:	4a0a      	ldr	r2, [pc, #40]	; (8014e6c <prvTaskIsTaskSuspended+0x5c>)
 8014e44:	4293      	cmp	r3, r2
 8014e46:	d10a      	bne.n	8014e5e <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8014e48:	693b      	ldr	r3, [r7, #16]
 8014e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014e4c:	4a08      	ldr	r2, [pc, #32]	; (8014e70 <prvTaskIsTaskSuspended+0x60>)
 8014e4e:	4293      	cmp	r3, r2
 8014e50:	d005      	beq.n	8014e5e <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8014e52:	693b      	ldr	r3, [r7, #16]
 8014e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014e56:	2b00      	cmp	r3, #0
 8014e58:	d101      	bne.n	8014e5e <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 8014e5a:	2301      	movs	r3, #1
 8014e5c:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014e5e:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8014e60:	4618      	mov	r0, r3
 8014e62:	371c      	adds	r7, #28
 8014e64:	46bd      	mov	sp, r7
 8014e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e6a:	4770      	bx	lr
 8014e6c:	20000428 	.word	0x20000428
 8014e70:	200003fc 	.word	0x200003fc

08014e74 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8014e74:	b580      	push	{r7, lr}
 8014e76:	b084      	sub	sp, #16
 8014e78:	af00      	add	r7, sp, #0
 8014e7a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	d10b      	bne.n	8014e9e <vTaskResume+0x2a>
 8014e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e8a:	b672      	cpsid	i
 8014e8c:	f383 8811 	msr	BASEPRI, r3
 8014e90:	f3bf 8f6f 	isb	sy
 8014e94:	f3bf 8f4f 	dsb	sy
 8014e98:	b662      	cpsie	i
 8014e9a:	60bb      	str	r3, [r7, #8]
 8014e9c:	e7fe      	b.n	8014e9c <vTaskResume+0x28>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8014e9e:	4b20      	ldr	r3, [pc, #128]	; (8014f20 <vTaskResume+0xac>)
 8014ea0:	681b      	ldr	r3, [r3, #0]
 8014ea2:	68fa      	ldr	r2, [r7, #12]
 8014ea4:	429a      	cmp	r2, r3
 8014ea6:	d037      	beq.n	8014f18 <vTaskResume+0xa4>
 8014ea8:	68fb      	ldr	r3, [r7, #12]
 8014eaa:	2b00      	cmp	r3, #0
 8014eac:	d034      	beq.n	8014f18 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8014eae:	f000 ff8b 	bl	8015dc8 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8014eb2:	68f8      	ldr	r0, [r7, #12]
 8014eb4:	f7ff ffac 	bl	8014e10 <prvTaskIsTaskSuspended>
 8014eb8:	4603      	mov	r3, r0
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	d02a      	beq.n	8014f14 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8014ebe:	68fb      	ldr	r3, [r7, #12]
 8014ec0:	3304      	adds	r3, #4
 8014ec2:	4618      	mov	r0, r3
 8014ec4:	f7fe ff03 	bl	8013cce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014ec8:	68fb      	ldr	r3, [r7, #12]
 8014eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014ecc:	2201      	movs	r2, #1
 8014ece:	409a      	lsls	r2, r3
 8014ed0:	4b14      	ldr	r3, [pc, #80]	; (8014f24 <vTaskResume+0xb0>)
 8014ed2:	681b      	ldr	r3, [r3, #0]
 8014ed4:	4313      	orrs	r3, r2
 8014ed6:	4a13      	ldr	r2, [pc, #76]	; (8014f24 <vTaskResume+0xb0>)
 8014ed8:	6013      	str	r3, [r2, #0]
 8014eda:	68fb      	ldr	r3, [r7, #12]
 8014edc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014ede:	4613      	mov	r3, r2
 8014ee0:	009b      	lsls	r3, r3, #2
 8014ee2:	4413      	add	r3, r2
 8014ee4:	009b      	lsls	r3, r3, #2
 8014ee6:	4a10      	ldr	r2, [pc, #64]	; (8014f28 <vTaskResume+0xb4>)
 8014ee8:	441a      	add	r2, r3
 8014eea:	68fb      	ldr	r3, [r7, #12]
 8014eec:	3304      	adds	r3, #4
 8014eee:	4619      	mov	r1, r3
 8014ef0:	4610      	mov	r0, r2
 8014ef2:	f7fe fe8f 	bl	8013c14 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014ef6:	68fb      	ldr	r3, [r7, #12]
 8014ef8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014efa:	4b09      	ldr	r3, [pc, #36]	; (8014f20 <vTaskResume+0xac>)
 8014efc:	681b      	ldr	r3, [r3, #0]
 8014efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014f00:	429a      	cmp	r2, r3
 8014f02:	d307      	bcc.n	8014f14 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8014f04:	4b09      	ldr	r3, [pc, #36]	; (8014f2c <vTaskResume+0xb8>)
 8014f06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014f0a:	601a      	str	r2, [r3, #0]
 8014f0c:	f3bf 8f4f 	dsb	sy
 8014f10:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8014f14:	f000 ff8a 	bl	8015e2c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014f18:	bf00      	nop
 8014f1a:	3710      	adds	r7, #16
 8014f1c:	46bd      	mov	sp, r7
 8014f1e:	bd80      	pop	{r7, pc}
 8014f20:	2000033c 	.word	0x2000033c
 8014f24:	20000444 	.word	0x20000444
 8014f28:	20000340 	.word	0x20000340
 8014f2c:	e000ed04 	.word	0xe000ed04

08014f30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8014f30:	b580      	push	{r7, lr}
 8014f32:	b08a      	sub	sp, #40	; 0x28
 8014f34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8014f36:	2300      	movs	r3, #0
 8014f38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8014f3a:	2300      	movs	r3, #0
 8014f3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8014f3e:	463a      	mov	r2, r7
 8014f40:	1d39      	adds	r1, r7, #4
 8014f42:	f107 0308 	add.w	r3, r7, #8
 8014f46:	4618      	mov	r0, r3
 8014f48:	f7f6 fd6a 	bl	800ba20 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8014f4c:	6839      	ldr	r1, [r7, #0]
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	68ba      	ldr	r2, [r7, #8]
 8014f52:	9202      	str	r2, [sp, #8]
 8014f54:	9301      	str	r3, [sp, #4]
 8014f56:	2300      	movs	r3, #0
 8014f58:	9300      	str	r3, [sp, #0]
 8014f5a:	2300      	movs	r3, #0
 8014f5c:	460a      	mov	r2, r1
 8014f5e:	491f      	ldr	r1, [pc, #124]	; (8014fdc <vTaskStartScheduler+0xac>)
 8014f60:	481f      	ldr	r0, [pc, #124]	; (8014fe0 <vTaskStartScheduler+0xb0>)
 8014f62:	f7ff fcf4 	bl	801494e <xTaskCreateStatic>
 8014f66:	4602      	mov	r2, r0
 8014f68:	4b1e      	ldr	r3, [pc, #120]	; (8014fe4 <vTaskStartScheduler+0xb4>)
 8014f6a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8014f6c:	4b1d      	ldr	r3, [pc, #116]	; (8014fe4 <vTaskStartScheduler+0xb4>)
 8014f6e:	681b      	ldr	r3, [r3, #0]
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	d002      	beq.n	8014f7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8014f74:	2301      	movs	r3, #1
 8014f76:	617b      	str	r3, [r7, #20]
 8014f78:	e001      	b.n	8014f7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8014f7a:	2300      	movs	r3, #0
 8014f7c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8014f7e:	697b      	ldr	r3, [r7, #20]
 8014f80:	2b01      	cmp	r3, #1
 8014f82:	d117      	bne.n	8014fb4 <vTaskStartScheduler+0x84>
 8014f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f88:	b672      	cpsid	i
 8014f8a:	f383 8811 	msr	BASEPRI, r3
 8014f8e:	f3bf 8f6f 	isb	sy
 8014f92:	f3bf 8f4f 	dsb	sy
 8014f96:	b662      	cpsie	i
 8014f98:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8014f9a:	4b13      	ldr	r3, [pc, #76]	; (8014fe8 <vTaskStartScheduler+0xb8>)
 8014f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8014fa0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8014fa2:	4b12      	ldr	r3, [pc, #72]	; (8014fec <vTaskStartScheduler+0xbc>)
 8014fa4:	2201      	movs	r2, #1
 8014fa6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8014fa8:	4b11      	ldr	r3, [pc, #68]	; (8014ff0 <vTaskStartScheduler+0xc0>)
 8014faa:	2200      	movs	r2, #0
 8014fac:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8014fae:	f000 fe8f 	bl	8015cd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8014fb2:	e00f      	b.n	8014fd4 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8014fb4:	697b      	ldr	r3, [r7, #20]
 8014fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014fba:	d10b      	bne.n	8014fd4 <vTaskStartScheduler+0xa4>
 8014fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014fc0:	b672      	cpsid	i
 8014fc2:	f383 8811 	msr	BASEPRI, r3
 8014fc6:	f3bf 8f6f 	isb	sy
 8014fca:	f3bf 8f4f 	dsb	sy
 8014fce:	b662      	cpsie	i
 8014fd0:	60fb      	str	r3, [r7, #12]
 8014fd2:	e7fe      	b.n	8014fd2 <vTaskStartScheduler+0xa2>
}
 8014fd4:	bf00      	nop
 8014fd6:	3718      	adds	r7, #24
 8014fd8:	46bd      	mov	sp, r7
 8014fda:	bd80      	pop	{r7, pc}
 8014fdc:	0801669c 	.word	0x0801669c
 8014fe0:	08015599 	.word	0x08015599
 8014fe4:	20000460 	.word	0x20000460
 8014fe8:	2000045c 	.word	0x2000045c
 8014fec:	20000448 	.word	0x20000448
 8014ff0:	20000440 	.word	0x20000440

08014ff4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8014ff4:	b480      	push	{r7}
 8014ff6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8014ff8:	4b04      	ldr	r3, [pc, #16]	; (801500c <vTaskSuspendAll+0x18>)
 8014ffa:	681b      	ldr	r3, [r3, #0]
 8014ffc:	3301      	adds	r3, #1
 8014ffe:	4a03      	ldr	r2, [pc, #12]	; (801500c <vTaskSuspendAll+0x18>)
 8015000:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8015002:	bf00      	nop
 8015004:	46bd      	mov	sp, r7
 8015006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801500a:	4770      	bx	lr
 801500c:	20000464 	.word	0x20000464

08015010 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015010:	b580      	push	{r7, lr}
 8015012:	b084      	sub	sp, #16
 8015014:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8015016:	2300      	movs	r3, #0
 8015018:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801501a:	2300      	movs	r3, #0
 801501c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801501e:	4b42      	ldr	r3, [pc, #264]	; (8015128 <xTaskResumeAll+0x118>)
 8015020:	681b      	ldr	r3, [r3, #0]
 8015022:	2b00      	cmp	r3, #0
 8015024:	d10b      	bne.n	801503e <xTaskResumeAll+0x2e>
 8015026:	f04f 0350 	mov.w	r3, #80	; 0x50
 801502a:	b672      	cpsid	i
 801502c:	f383 8811 	msr	BASEPRI, r3
 8015030:	f3bf 8f6f 	isb	sy
 8015034:	f3bf 8f4f 	dsb	sy
 8015038:	b662      	cpsie	i
 801503a:	603b      	str	r3, [r7, #0]
 801503c:	e7fe      	b.n	801503c <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801503e:	f000 fec3 	bl	8015dc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8015042:	4b39      	ldr	r3, [pc, #228]	; (8015128 <xTaskResumeAll+0x118>)
 8015044:	681b      	ldr	r3, [r3, #0]
 8015046:	3b01      	subs	r3, #1
 8015048:	4a37      	ldr	r2, [pc, #220]	; (8015128 <xTaskResumeAll+0x118>)
 801504a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801504c:	4b36      	ldr	r3, [pc, #216]	; (8015128 <xTaskResumeAll+0x118>)
 801504e:	681b      	ldr	r3, [r3, #0]
 8015050:	2b00      	cmp	r3, #0
 8015052:	d161      	bne.n	8015118 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015054:	4b35      	ldr	r3, [pc, #212]	; (801512c <xTaskResumeAll+0x11c>)
 8015056:	681b      	ldr	r3, [r3, #0]
 8015058:	2b00      	cmp	r3, #0
 801505a:	d05d      	beq.n	8015118 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801505c:	e02e      	b.n	80150bc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801505e:	4b34      	ldr	r3, [pc, #208]	; (8015130 <xTaskResumeAll+0x120>)
 8015060:	68db      	ldr	r3, [r3, #12]
 8015062:	68db      	ldr	r3, [r3, #12]
 8015064:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015066:	68fb      	ldr	r3, [r7, #12]
 8015068:	3318      	adds	r3, #24
 801506a:	4618      	mov	r0, r3
 801506c:	f7fe fe2f 	bl	8013cce <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015070:	68fb      	ldr	r3, [r7, #12]
 8015072:	3304      	adds	r3, #4
 8015074:	4618      	mov	r0, r3
 8015076:	f7fe fe2a 	bl	8013cce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801507a:	68fb      	ldr	r3, [r7, #12]
 801507c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801507e:	2201      	movs	r2, #1
 8015080:	409a      	lsls	r2, r3
 8015082:	4b2c      	ldr	r3, [pc, #176]	; (8015134 <xTaskResumeAll+0x124>)
 8015084:	681b      	ldr	r3, [r3, #0]
 8015086:	4313      	orrs	r3, r2
 8015088:	4a2a      	ldr	r2, [pc, #168]	; (8015134 <xTaskResumeAll+0x124>)
 801508a:	6013      	str	r3, [r2, #0]
 801508c:	68fb      	ldr	r3, [r7, #12]
 801508e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015090:	4613      	mov	r3, r2
 8015092:	009b      	lsls	r3, r3, #2
 8015094:	4413      	add	r3, r2
 8015096:	009b      	lsls	r3, r3, #2
 8015098:	4a27      	ldr	r2, [pc, #156]	; (8015138 <xTaskResumeAll+0x128>)
 801509a:	441a      	add	r2, r3
 801509c:	68fb      	ldr	r3, [r7, #12]
 801509e:	3304      	adds	r3, #4
 80150a0:	4619      	mov	r1, r3
 80150a2:	4610      	mov	r0, r2
 80150a4:	f7fe fdb6 	bl	8013c14 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80150a8:	68fb      	ldr	r3, [r7, #12]
 80150aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80150ac:	4b23      	ldr	r3, [pc, #140]	; (801513c <xTaskResumeAll+0x12c>)
 80150ae:	681b      	ldr	r3, [r3, #0]
 80150b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80150b2:	429a      	cmp	r2, r3
 80150b4:	d302      	bcc.n	80150bc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80150b6:	4b22      	ldr	r3, [pc, #136]	; (8015140 <xTaskResumeAll+0x130>)
 80150b8:	2201      	movs	r2, #1
 80150ba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80150bc:	4b1c      	ldr	r3, [pc, #112]	; (8015130 <xTaskResumeAll+0x120>)
 80150be:	681b      	ldr	r3, [r3, #0]
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	d1cc      	bne.n	801505e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80150c4:	68fb      	ldr	r3, [r7, #12]
 80150c6:	2b00      	cmp	r3, #0
 80150c8:	d001      	beq.n	80150ce <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80150ca:	f000 fb19 	bl	8015700 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80150ce:	4b1d      	ldr	r3, [pc, #116]	; (8015144 <xTaskResumeAll+0x134>)
 80150d0:	681b      	ldr	r3, [r3, #0]
 80150d2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80150d4:	687b      	ldr	r3, [r7, #4]
 80150d6:	2b00      	cmp	r3, #0
 80150d8:	d010      	beq.n	80150fc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80150da:	f000 f837 	bl	801514c <xTaskIncrementTick>
 80150de:	4603      	mov	r3, r0
 80150e0:	2b00      	cmp	r3, #0
 80150e2:	d002      	beq.n	80150ea <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80150e4:	4b16      	ldr	r3, [pc, #88]	; (8015140 <xTaskResumeAll+0x130>)
 80150e6:	2201      	movs	r2, #1
 80150e8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80150ea:	687b      	ldr	r3, [r7, #4]
 80150ec:	3b01      	subs	r3, #1
 80150ee:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80150f0:	687b      	ldr	r3, [r7, #4]
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	d1f1      	bne.n	80150da <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 80150f6:	4b13      	ldr	r3, [pc, #76]	; (8015144 <xTaskResumeAll+0x134>)
 80150f8:	2200      	movs	r2, #0
 80150fa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80150fc:	4b10      	ldr	r3, [pc, #64]	; (8015140 <xTaskResumeAll+0x130>)
 80150fe:	681b      	ldr	r3, [r3, #0]
 8015100:	2b00      	cmp	r3, #0
 8015102:	d009      	beq.n	8015118 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8015104:	2301      	movs	r3, #1
 8015106:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8015108:	4b0f      	ldr	r3, [pc, #60]	; (8015148 <xTaskResumeAll+0x138>)
 801510a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801510e:	601a      	str	r2, [r3, #0]
 8015110:	f3bf 8f4f 	dsb	sy
 8015114:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015118:	f000 fe88 	bl	8015e2c <vPortExitCritical>

	return xAlreadyYielded;
 801511c:	68bb      	ldr	r3, [r7, #8]
}
 801511e:	4618      	mov	r0, r3
 8015120:	3710      	adds	r7, #16
 8015122:	46bd      	mov	sp, r7
 8015124:	bd80      	pop	{r7, pc}
 8015126:	bf00      	nop
 8015128:	20000464 	.word	0x20000464
 801512c:	2000043c 	.word	0x2000043c
 8015130:	200003fc 	.word	0x200003fc
 8015134:	20000444 	.word	0x20000444
 8015138:	20000340 	.word	0x20000340
 801513c:	2000033c 	.word	0x2000033c
 8015140:	20000450 	.word	0x20000450
 8015144:	2000044c 	.word	0x2000044c
 8015148:	e000ed04 	.word	0xe000ed04

0801514c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801514c:	b580      	push	{r7, lr}
 801514e:	b086      	sub	sp, #24
 8015150:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8015152:	2300      	movs	r3, #0
 8015154:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015156:	4b4f      	ldr	r3, [pc, #316]	; (8015294 <xTaskIncrementTick+0x148>)
 8015158:	681b      	ldr	r3, [r3, #0]
 801515a:	2b00      	cmp	r3, #0
 801515c:	f040 8089 	bne.w	8015272 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8015160:	4b4d      	ldr	r3, [pc, #308]	; (8015298 <xTaskIncrementTick+0x14c>)
 8015162:	681b      	ldr	r3, [r3, #0]
 8015164:	3301      	adds	r3, #1
 8015166:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8015168:	4a4b      	ldr	r2, [pc, #300]	; (8015298 <xTaskIncrementTick+0x14c>)
 801516a:	693b      	ldr	r3, [r7, #16]
 801516c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801516e:	693b      	ldr	r3, [r7, #16]
 8015170:	2b00      	cmp	r3, #0
 8015172:	d121      	bne.n	80151b8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8015174:	4b49      	ldr	r3, [pc, #292]	; (801529c <xTaskIncrementTick+0x150>)
 8015176:	681b      	ldr	r3, [r3, #0]
 8015178:	681b      	ldr	r3, [r3, #0]
 801517a:	2b00      	cmp	r3, #0
 801517c:	d00b      	beq.n	8015196 <xTaskIncrementTick+0x4a>
 801517e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015182:	b672      	cpsid	i
 8015184:	f383 8811 	msr	BASEPRI, r3
 8015188:	f3bf 8f6f 	isb	sy
 801518c:	f3bf 8f4f 	dsb	sy
 8015190:	b662      	cpsie	i
 8015192:	603b      	str	r3, [r7, #0]
 8015194:	e7fe      	b.n	8015194 <xTaskIncrementTick+0x48>
 8015196:	4b41      	ldr	r3, [pc, #260]	; (801529c <xTaskIncrementTick+0x150>)
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	60fb      	str	r3, [r7, #12]
 801519c:	4b40      	ldr	r3, [pc, #256]	; (80152a0 <xTaskIncrementTick+0x154>)
 801519e:	681b      	ldr	r3, [r3, #0]
 80151a0:	4a3e      	ldr	r2, [pc, #248]	; (801529c <xTaskIncrementTick+0x150>)
 80151a2:	6013      	str	r3, [r2, #0]
 80151a4:	4a3e      	ldr	r2, [pc, #248]	; (80152a0 <xTaskIncrementTick+0x154>)
 80151a6:	68fb      	ldr	r3, [r7, #12]
 80151a8:	6013      	str	r3, [r2, #0]
 80151aa:	4b3e      	ldr	r3, [pc, #248]	; (80152a4 <xTaskIncrementTick+0x158>)
 80151ac:	681b      	ldr	r3, [r3, #0]
 80151ae:	3301      	adds	r3, #1
 80151b0:	4a3c      	ldr	r2, [pc, #240]	; (80152a4 <xTaskIncrementTick+0x158>)
 80151b2:	6013      	str	r3, [r2, #0]
 80151b4:	f000 faa4 	bl	8015700 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80151b8:	4b3b      	ldr	r3, [pc, #236]	; (80152a8 <xTaskIncrementTick+0x15c>)
 80151ba:	681b      	ldr	r3, [r3, #0]
 80151bc:	693a      	ldr	r2, [r7, #16]
 80151be:	429a      	cmp	r2, r3
 80151c0:	d348      	bcc.n	8015254 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80151c2:	4b36      	ldr	r3, [pc, #216]	; (801529c <xTaskIncrementTick+0x150>)
 80151c4:	681b      	ldr	r3, [r3, #0]
 80151c6:	681b      	ldr	r3, [r3, #0]
 80151c8:	2b00      	cmp	r3, #0
 80151ca:	d104      	bne.n	80151d6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80151cc:	4b36      	ldr	r3, [pc, #216]	; (80152a8 <xTaskIncrementTick+0x15c>)
 80151ce:	f04f 32ff 	mov.w	r2, #4294967295
 80151d2:	601a      	str	r2, [r3, #0]
					break;
 80151d4:	e03e      	b.n	8015254 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80151d6:	4b31      	ldr	r3, [pc, #196]	; (801529c <xTaskIncrementTick+0x150>)
 80151d8:	681b      	ldr	r3, [r3, #0]
 80151da:	68db      	ldr	r3, [r3, #12]
 80151dc:	68db      	ldr	r3, [r3, #12]
 80151de:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80151e0:	68bb      	ldr	r3, [r7, #8]
 80151e2:	685b      	ldr	r3, [r3, #4]
 80151e4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80151e6:	693a      	ldr	r2, [r7, #16]
 80151e8:	687b      	ldr	r3, [r7, #4]
 80151ea:	429a      	cmp	r2, r3
 80151ec:	d203      	bcs.n	80151f6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80151ee:	4a2e      	ldr	r2, [pc, #184]	; (80152a8 <xTaskIncrementTick+0x15c>)
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80151f4:	e02e      	b.n	8015254 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80151f6:	68bb      	ldr	r3, [r7, #8]
 80151f8:	3304      	adds	r3, #4
 80151fa:	4618      	mov	r0, r3
 80151fc:	f7fe fd67 	bl	8013cce <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8015200:	68bb      	ldr	r3, [r7, #8]
 8015202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015204:	2b00      	cmp	r3, #0
 8015206:	d004      	beq.n	8015212 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015208:	68bb      	ldr	r3, [r7, #8]
 801520a:	3318      	adds	r3, #24
 801520c:	4618      	mov	r0, r3
 801520e:	f7fe fd5e 	bl	8013cce <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8015212:	68bb      	ldr	r3, [r7, #8]
 8015214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015216:	2201      	movs	r2, #1
 8015218:	409a      	lsls	r2, r3
 801521a:	4b24      	ldr	r3, [pc, #144]	; (80152ac <xTaskIncrementTick+0x160>)
 801521c:	681b      	ldr	r3, [r3, #0]
 801521e:	4313      	orrs	r3, r2
 8015220:	4a22      	ldr	r2, [pc, #136]	; (80152ac <xTaskIncrementTick+0x160>)
 8015222:	6013      	str	r3, [r2, #0]
 8015224:	68bb      	ldr	r3, [r7, #8]
 8015226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015228:	4613      	mov	r3, r2
 801522a:	009b      	lsls	r3, r3, #2
 801522c:	4413      	add	r3, r2
 801522e:	009b      	lsls	r3, r3, #2
 8015230:	4a1f      	ldr	r2, [pc, #124]	; (80152b0 <xTaskIncrementTick+0x164>)
 8015232:	441a      	add	r2, r3
 8015234:	68bb      	ldr	r3, [r7, #8]
 8015236:	3304      	adds	r3, #4
 8015238:	4619      	mov	r1, r3
 801523a:	4610      	mov	r0, r2
 801523c:	f7fe fcea 	bl	8013c14 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015240:	68bb      	ldr	r3, [r7, #8]
 8015242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015244:	4b1b      	ldr	r3, [pc, #108]	; (80152b4 <xTaskIncrementTick+0x168>)
 8015246:	681b      	ldr	r3, [r3, #0]
 8015248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801524a:	429a      	cmp	r2, r3
 801524c:	d3b9      	bcc.n	80151c2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801524e:	2301      	movs	r3, #1
 8015250:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015252:	e7b6      	b.n	80151c2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8015254:	4b17      	ldr	r3, [pc, #92]	; (80152b4 <xTaskIncrementTick+0x168>)
 8015256:	681b      	ldr	r3, [r3, #0]
 8015258:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801525a:	4915      	ldr	r1, [pc, #84]	; (80152b0 <xTaskIncrementTick+0x164>)
 801525c:	4613      	mov	r3, r2
 801525e:	009b      	lsls	r3, r3, #2
 8015260:	4413      	add	r3, r2
 8015262:	009b      	lsls	r3, r3, #2
 8015264:	440b      	add	r3, r1
 8015266:	681b      	ldr	r3, [r3, #0]
 8015268:	2b01      	cmp	r3, #1
 801526a:	d907      	bls.n	801527c <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 801526c:	2301      	movs	r3, #1
 801526e:	617b      	str	r3, [r7, #20]
 8015270:	e004      	b.n	801527c <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8015272:	4b11      	ldr	r3, [pc, #68]	; (80152b8 <xTaskIncrementTick+0x16c>)
 8015274:	681b      	ldr	r3, [r3, #0]
 8015276:	3301      	adds	r3, #1
 8015278:	4a0f      	ldr	r2, [pc, #60]	; (80152b8 <xTaskIncrementTick+0x16c>)
 801527a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 801527c:	4b0f      	ldr	r3, [pc, #60]	; (80152bc <xTaskIncrementTick+0x170>)
 801527e:	681b      	ldr	r3, [r3, #0]
 8015280:	2b00      	cmp	r3, #0
 8015282:	d001      	beq.n	8015288 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 8015284:	2301      	movs	r3, #1
 8015286:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8015288:	697b      	ldr	r3, [r7, #20]
}
 801528a:	4618      	mov	r0, r3
 801528c:	3718      	adds	r7, #24
 801528e:	46bd      	mov	sp, r7
 8015290:	bd80      	pop	{r7, pc}
 8015292:	bf00      	nop
 8015294:	20000464 	.word	0x20000464
 8015298:	20000440 	.word	0x20000440
 801529c:	200003f4 	.word	0x200003f4
 80152a0:	200003f8 	.word	0x200003f8
 80152a4:	20000454 	.word	0x20000454
 80152a8:	2000045c 	.word	0x2000045c
 80152ac:	20000444 	.word	0x20000444
 80152b0:	20000340 	.word	0x20000340
 80152b4:	2000033c 	.word	0x2000033c
 80152b8:	2000044c 	.word	0x2000044c
 80152bc:	20000450 	.word	0x20000450

080152c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80152c0:	b480      	push	{r7}
 80152c2:	b087      	sub	sp, #28
 80152c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80152c6:	4b27      	ldr	r3, [pc, #156]	; (8015364 <vTaskSwitchContext+0xa4>)
 80152c8:	681b      	ldr	r3, [r3, #0]
 80152ca:	2b00      	cmp	r3, #0
 80152cc:	d003      	beq.n	80152d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80152ce:	4b26      	ldr	r3, [pc, #152]	; (8015368 <vTaskSwitchContext+0xa8>)
 80152d0:	2201      	movs	r2, #1
 80152d2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80152d4:	e040      	b.n	8015358 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80152d6:	4b24      	ldr	r3, [pc, #144]	; (8015368 <vTaskSwitchContext+0xa8>)
 80152d8:	2200      	movs	r2, #0
 80152da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80152dc:	4b23      	ldr	r3, [pc, #140]	; (801536c <vTaskSwitchContext+0xac>)
 80152de:	681b      	ldr	r3, [r3, #0]
 80152e0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80152e2:	68fb      	ldr	r3, [r7, #12]
 80152e4:	fab3 f383 	clz	r3, r3
 80152e8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80152ea:	7afb      	ldrb	r3, [r7, #11]
 80152ec:	f1c3 031f 	rsb	r3, r3, #31
 80152f0:	617b      	str	r3, [r7, #20]
 80152f2:	491f      	ldr	r1, [pc, #124]	; (8015370 <vTaskSwitchContext+0xb0>)
 80152f4:	697a      	ldr	r2, [r7, #20]
 80152f6:	4613      	mov	r3, r2
 80152f8:	009b      	lsls	r3, r3, #2
 80152fa:	4413      	add	r3, r2
 80152fc:	009b      	lsls	r3, r3, #2
 80152fe:	440b      	add	r3, r1
 8015300:	681b      	ldr	r3, [r3, #0]
 8015302:	2b00      	cmp	r3, #0
 8015304:	d10b      	bne.n	801531e <vTaskSwitchContext+0x5e>
	__asm volatile
 8015306:	f04f 0350 	mov.w	r3, #80	; 0x50
 801530a:	b672      	cpsid	i
 801530c:	f383 8811 	msr	BASEPRI, r3
 8015310:	f3bf 8f6f 	isb	sy
 8015314:	f3bf 8f4f 	dsb	sy
 8015318:	b662      	cpsie	i
 801531a:	607b      	str	r3, [r7, #4]
 801531c:	e7fe      	b.n	801531c <vTaskSwitchContext+0x5c>
 801531e:	697a      	ldr	r2, [r7, #20]
 8015320:	4613      	mov	r3, r2
 8015322:	009b      	lsls	r3, r3, #2
 8015324:	4413      	add	r3, r2
 8015326:	009b      	lsls	r3, r3, #2
 8015328:	4a11      	ldr	r2, [pc, #68]	; (8015370 <vTaskSwitchContext+0xb0>)
 801532a:	4413      	add	r3, r2
 801532c:	613b      	str	r3, [r7, #16]
 801532e:	693b      	ldr	r3, [r7, #16]
 8015330:	685b      	ldr	r3, [r3, #4]
 8015332:	685a      	ldr	r2, [r3, #4]
 8015334:	693b      	ldr	r3, [r7, #16]
 8015336:	605a      	str	r2, [r3, #4]
 8015338:	693b      	ldr	r3, [r7, #16]
 801533a:	685a      	ldr	r2, [r3, #4]
 801533c:	693b      	ldr	r3, [r7, #16]
 801533e:	3308      	adds	r3, #8
 8015340:	429a      	cmp	r2, r3
 8015342:	d104      	bne.n	801534e <vTaskSwitchContext+0x8e>
 8015344:	693b      	ldr	r3, [r7, #16]
 8015346:	685b      	ldr	r3, [r3, #4]
 8015348:	685a      	ldr	r2, [r3, #4]
 801534a:	693b      	ldr	r3, [r7, #16]
 801534c:	605a      	str	r2, [r3, #4]
 801534e:	693b      	ldr	r3, [r7, #16]
 8015350:	685b      	ldr	r3, [r3, #4]
 8015352:	68db      	ldr	r3, [r3, #12]
 8015354:	4a07      	ldr	r2, [pc, #28]	; (8015374 <vTaskSwitchContext+0xb4>)
 8015356:	6013      	str	r3, [r2, #0]
}
 8015358:	bf00      	nop
 801535a:	371c      	adds	r7, #28
 801535c:	46bd      	mov	sp, r7
 801535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015362:	4770      	bx	lr
 8015364:	20000464 	.word	0x20000464
 8015368:	20000450 	.word	0x20000450
 801536c:	20000444 	.word	0x20000444
 8015370:	20000340 	.word	0x20000340
 8015374:	2000033c 	.word	0x2000033c

08015378 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8015378:	b580      	push	{r7, lr}
 801537a:	b084      	sub	sp, #16
 801537c:	af00      	add	r7, sp, #0
 801537e:	6078      	str	r0, [r7, #4]
 8015380:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8015382:	687b      	ldr	r3, [r7, #4]
 8015384:	2b00      	cmp	r3, #0
 8015386:	d10b      	bne.n	80153a0 <vTaskPlaceOnEventList+0x28>
 8015388:	f04f 0350 	mov.w	r3, #80	; 0x50
 801538c:	b672      	cpsid	i
 801538e:	f383 8811 	msr	BASEPRI, r3
 8015392:	f3bf 8f6f 	isb	sy
 8015396:	f3bf 8f4f 	dsb	sy
 801539a:	b662      	cpsie	i
 801539c:	60fb      	str	r3, [r7, #12]
 801539e:	e7fe      	b.n	801539e <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80153a0:	4b07      	ldr	r3, [pc, #28]	; (80153c0 <vTaskPlaceOnEventList+0x48>)
 80153a2:	681b      	ldr	r3, [r3, #0]
 80153a4:	3318      	adds	r3, #24
 80153a6:	4619      	mov	r1, r3
 80153a8:	6878      	ldr	r0, [r7, #4]
 80153aa:	f7fe fc57 	bl	8013c5c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80153ae:	2101      	movs	r1, #1
 80153b0:	6838      	ldr	r0, [r7, #0]
 80153b2:	f000 fb9b 	bl	8015aec <prvAddCurrentTaskToDelayedList>
}
 80153b6:	bf00      	nop
 80153b8:	3710      	adds	r7, #16
 80153ba:	46bd      	mov	sp, r7
 80153bc:	bd80      	pop	{r7, pc}
 80153be:	bf00      	nop
 80153c0:	2000033c 	.word	0x2000033c

080153c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80153c4:	b580      	push	{r7, lr}
 80153c6:	b086      	sub	sp, #24
 80153c8:	af00      	add	r7, sp, #0
 80153ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	68db      	ldr	r3, [r3, #12]
 80153d0:	68db      	ldr	r3, [r3, #12]
 80153d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80153d4:	693b      	ldr	r3, [r7, #16]
 80153d6:	2b00      	cmp	r3, #0
 80153d8:	d10b      	bne.n	80153f2 <xTaskRemoveFromEventList+0x2e>
 80153da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80153de:	b672      	cpsid	i
 80153e0:	f383 8811 	msr	BASEPRI, r3
 80153e4:	f3bf 8f6f 	isb	sy
 80153e8:	f3bf 8f4f 	dsb	sy
 80153ec:	b662      	cpsie	i
 80153ee:	60fb      	str	r3, [r7, #12]
 80153f0:	e7fe      	b.n	80153f0 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80153f2:	693b      	ldr	r3, [r7, #16]
 80153f4:	3318      	adds	r3, #24
 80153f6:	4618      	mov	r0, r3
 80153f8:	f7fe fc69 	bl	8013cce <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80153fc:	4b1d      	ldr	r3, [pc, #116]	; (8015474 <xTaskRemoveFromEventList+0xb0>)
 80153fe:	681b      	ldr	r3, [r3, #0]
 8015400:	2b00      	cmp	r3, #0
 8015402:	d11c      	bne.n	801543e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8015404:	693b      	ldr	r3, [r7, #16]
 8015406:	3304      	adds	r3, #4
 8015408:	4618      	mov	r0, r3
 801540a:	f7fe fc60 	bl	8013cce <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801540e:	693b      	ldr	r3, [r7, #16]
 8015410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015412:	2201      	movs	r2, #1
 8015414:	409a      	lsls	r2, r3
 8015416:	4b18      	ldr	r3, [pc, #96]	; (8015478 <xTaskRemoveFromEventList+0xb4>)
 8015418:	681b      	ldr	r3, [r3, #0]
 801541a:	4313      	orrs	r3, r2
 801541c:	4a16      	ldr	r2, [pc, #88]	; (8015478 <xTaskRemoveFromEventList+0xb4>)
 801541e:	6013      	str	r3, [r2, #0]
 8015420:	693b      	ldr	r3, [r7, #16]
 8015422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015424:	4613      	mov	r3, r2
 8015426:	009b      	lsls	r3, r3, #2
 8015428:	4413      	add	r3, r2
 801542a:	009b      	lsls	r3, r3, #2
 801542c:	4a13      	ldr	r2, [pc, #76]	; (801547c <xTaskRemoveFromEventList+0xb8>)
 801542e:	441a      	add	r2, r3
 8015430:	693b      	ldr	r3, [r7, #16]
 8015432:	3304      	adds	r3, #4
 8015434:	4619      	mov	r1, r3
 8015436:	4610      	mov	r0, r2
 8015438:	f7fe fbec 	bl	8013c14 <vListInsertEnd>
 801543c:	e005      	b.n	801544a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801543e:	693b      	ldr	r3, [r7, #16]
 8015440:	3318      	adds	r3, #24
 8015442:	4619      	mov	r1, r3
 8015444:	480e      	ldr	r0, [pc, #56]	; (8015480 <xTaskRemoveFromEventList+0xbc>)
 8015446:	f7fe fbe5 	bl	8013c14 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801544a:	693b      	ldr	r3, [r7, #16]
 801544c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801544e:	4b0d      	ldr	r3, [pc, #52]	; (8015484 <xTaskRemoveFromEventList+0xc0>)
 8015450:	681b      	ldr	r3, [r3, #0]
 8015452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015454:	429a      	cmp	r2, r3
 8015456:	d905      	bls.n	8015464 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8015458:	2301      	movs	r3, #1
 801545a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801545c:	4b0a      	ldr	r3, [pc, #40]	; (8015488 <xTaskRemoveFromEventList+0xc4>)
 801545e:	2201      	movs	r2, #1
 8015460:	601a      	str	r2, [r3, #0]
 8015462:	e001      	b.n	8015468 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8015464:	2300      	movs	r3, #0
 8015466:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8015468:	697b      	ldr	r3, [r7, #20]
}
 801546a:	4618      	mov	r0, r3
 801546c:	3718      	adds	r7, #24
 801546e:	46bd      	mov	sp, r7
 8015470:	bd80      	pop	{r7, pc}
 8015472:	bf00      	nop
 8015474:	20000464 	.word	0x20000464
 8015478:	20000444 	.word	0x20000444
 801547c:	20000340 	.word	0x20000340
 8015480:	200003fc 	.word	0x200003fc
 8015484:	2000033c 	.word	0x2000033c
 8015488:	20000450 	.word	0x20000450

0801548c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801548c:	b480      	push	{r7}
 801548e:	b083      	sub	sp, #12
 8015490:	af00      	add	r7, sp, #0
 8015492:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8015494:	4b06      	ldr	r3, [pc, #24]	; (80154b0 <vTaskInternalSetTimeOutState+0x24>)
 8015496:	681a      	ldr	r2, [r3, #0]
 8015498:	687b      	ldr	r3, [r7, #4]
 801549a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801549c:	4b05      	ldr	r3, [pc, #20]	; (80154b4 <vTaskInternalSetTimeOutState+0x28>)
 801549e:	681a      	ldr	r2, [r3, #0]
 80154a0:	687b      	ldr	r3, [r7, #4]
 80154a2:	605a      	str	r2, [r3, #4]
}
 80154a4:	bf00      	nop
 80154a6:	370c      	adds	r7, #12
 80154a8:	46bd      	mov	sp, r7
 80154aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154ae:	4770      	bx	lr
 80154b0:	20000454 	.word	0x20000454
 80154b4:	20000440 	.word	0x20000440

080154b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80154b8:	b580      	push	{r7, lr}
 80154ba:	b088      	sub	sp, #32
 80154bc:	af00      	add	r7, sp, #0
 80154be:	6078      	str	r0, [r7, #4]
 80154c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80154c2:	687b      	ldr	r3, [r7, #4]
 80154c4:	2b00      	cmp	r3, #0
 80154c6:	d10b      	bne.n	80154e0 <xTaskCheckForTimeOut+0x28>
 80154c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80154cc:	b672      	cpsid	i
 80154ce:	f383 8811 	msr	BASEPRI, r3
 80154d2:	f3bf 8f6f 	isb	sy
 80154d6:	f3bf 8f4f 	dsb	sy
 80154da:	b662      	cpsie	i
 80154dc:	613b      	str	r3, [r7, #16]
 80154de:	e7fe      	b.n	80154de <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 80154e0:	683b      	ldr	r3, [r7, #0]
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	d10b      	bne.n	80154fe <xTaskCheckForTimeOut+0x46>
 80154e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80154ea:	b672      	cpsid	i
 80154ec:	f383 8811 	msr	BASEPRI, r3
 80154f0:	f3bf 8f6f 	isb	sy
 80154f4:	f3bf 8f4f 	dsb	sy
 80154f8:	b662      	cpsie	i
 80154fa:	60fb      	str	r3, [r7, #12]
 80154fc:	e7fe      	b.n	80154fc <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 80154fe:	f000 fc63 	bl	8015dc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8015502:	4b1d      	ldr	r3, [pc, #116]	; (8015578 <xTaskCheckForTimeOut+0xc0>)
 8015504:	681b      	ldr	r3, [r3, #0]
 8015506:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	685b      	ldr	r3, [r3, #4]
 801550c:	69ba      	ldr	r2, [r7, #24]
 801550e:	1ad3      	subs	r3, r2, r3
 8015510:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8015512:	683b      	ldr	r3, [r7, #0]
 8015514:	681b      	ldr	r3, [r3, #0]
 8015516:	f1b3 3fff 	cmp.w	r3, #4294967295
 801551a:	d102      	bne.n	8015522 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801551c:	2300      	movs	r3, #0
 801551e:	61fb      	str	r3, [r7, #28]
 8015520:	e023      	b.n	801556a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	681a      	ldr	r2, [r3, #0]
 8015526:	4b15      	ldr	r3, [pc, #84]	; (801557c <xTaskCheckForTimeOut+0xc4>)
 8015528:	681b      	ldr	r3, [r3, #0]
 801552a:	429a      	cmp	r2, r3
 801552c:	d007      	beq.n	801553e <xTaskCheckForTimeOut+0x86>
 801552e:	687b      	ldr	r3, [r7, #4]
 8015530:	685b      	ldr	r3, [r3, #4]
 8015532:	69ba      	ldr	r2, [r7, #24]
 8015534:	429a      	cmp	r2, r3
 8015536:	d302      	bcc.n	801553e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8015538:	2301      	movs	r3, #1
 801553a:	61fb      	str	r3, [r7, #28]
 801553c:	e015      	b.n	801556a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801553e:	683b      	ldr	r3, [r7, #0]
 8015540:	681b      	ldr	r3, [r3, #0]
 8015542:	697a      	ldr	r2, [r7, #20]
 8015544:	429a      	cmp	r2, r3
 8015546:	d20b      	bcs.n	8015560 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8015548:	683b      	ldr	r3, [r7, #0]
 801554a:	681a      	ldr	r2, [r3, #0]
 801554c:	697b      	ldr	r3, [r7, #20]
 801554e:	1ad2      	subs	r2, r2, r3
 8015550:	683b      	ldr	r3, [r7, #0]
 8015552:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8015554:	6878      	ldr	r0, [r7, #4]
 8015556:	f7ff ff99 	bl	801548c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801555a:	2300      	movs	r3, #0
 801555c:	61fb      	str	r3, [r7, #28]
 801555e:	e004      	b.n	801556a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8015560:	683b      	ldr	r3, [r7, #0]
 8015562:	2200      	movs	r2, #0
 8015564:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8015566:	2301      	movs	r3, #1
 8015568:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801556a:	f000 fc5f 	bl	8015e2c <vPortExitCritical>

	return xReturn;
 801556e:	69fb      	ldr	r3, [r7, #28]
}
 8015570:	4618      	mov	r0, r3
 8015572:	3720      	adds	r7, #32
 8015574:	46bd      	mov	sp, r7
 8015576:	bd80      	pop	{r7, pc}
 8015578:	20000440 	.word	0x20000440
 801557c:	20000454 	.word	0x20000454

08015580 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8015580:	b480      	push	{r7}
 8015582:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8015584:	4b03      	ldr	r3, [pc, #12]	; (8015594 <vTaskMissedYield+0x14>)
 8015586:	2201      	movs	r2, #1
 8015588:	601a      	str	r2, [r3, #0]
}
 801558a:	bf00      	nop
 801558c:	46bd      	mov	sp, r7
 801558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015592:	4770      	bx	lr
 8015594:	20000450 	.word	0x20000450

08015598 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8015598:	b580      	push	{r7, lr}
 801559a:	b082      	sub	sp, #8
 801559c:	af00      	add	r7, sp, #0
 801559e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80155a0:	f000 f852 	bl	8015648 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80155a4:	4b06      	ldr	r3, [pc, #24]	; (80155c0 <prvIdleTask+0x28>)
 80155a6:	681b      	ldr	r3, [r3, #0]
 80155a8:	2b01      	cmp	r3, #1
 80155aa:	d9f9      	bls.n	80155a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80155ac:	4b05      	ldr	r3, [pc, #20]	; (80155c4 <prvIdleTask+0x2c>)
 80155ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80155b2:	601a      	str	r2, [r3, #0]
 80155b4:	f3bf 8f4f 	dsb	sy
 80155b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80155bc:	e7f0      	b.n	80155a0 <prvIdleTask+0x8>
 80155be:	bf00      	nop
 80155c0:	20000340 	.word	0x20000340
 80155c4:	e000ed04 	.word	0xe000ed04

080155c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80155c8:	b580      	push	{r7, lr}
 80155ca:	b082      	sub	sp, #8
 80155cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80155ce:	2300      	movs	r3, #0
 80155d0:	607b      	str	r3, [r7, #4]
 80155d2:	e00c      	b.n	80155ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80155d4:	687a      	ldr	r2, [r7, #4]
 80155d6:	4613      	mov	r3, r2
 80155d8:	009b      	lsls	r3, r3, #2
 80155da:	4413      	add	r3, r2
 80155dc:	009b      	lsls	r3, r3, #2
 80155de:	4a12      	ldr	r2, [pc, #72]	; (8015628 <prvInitialiseTaskLists+0x60>)
 80155e0:	4413      	add	r3, r2
 80155e2:	4618      	mov	r0, r3
 80155e4:	f7fe fae9 	bl	8013bba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80155e8:	687b      	ldr	r3, [r7, #4]
 80155ea:	3301      	adds	r3, #1
 80155ec:	607b      	str	r3, [r7, #4]
 80155ee:	687b      	ldr	r3, [r7, #4]
 80155f0:	2b06      	cmp	r3, #6
 80155f2:	d9ef      	bls.n	80155d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80155f4:	480d      	ldr	r0, [pc, #52]	; (801562c <prvInitialiseTaskLists+0x64>)
 80155f6:	f7fe fae0 	bl	8013bba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80155fa:	480d      	ldr	r0, [pc, #52]	; (8015630 <prvInitialiseTaskLists+0x68>)
 80155fc:	f7fe fadd 	bl	8013bba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8015600:	480c      	ldr	r0, [pc, #48]	; (8015634 <prvInitialiseTaskLists+0x6c>)
 8015602:	f7fe fada 	bl	8013bba <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8015606:	480c      	ldr	r0, [pc, #48]	; (8015638 <prvInitialiseTaskLists+0x70>)
 8015608:	f7fe fad7 	bl	8013bba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801560c:	480b      	ldr	r0, [pc, #44]	; (801563c <prvInitialiseTaskLists+0x74>)
 801560e:	f7fe fad4 	bl	8013bba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8015612:	4b0b      	ldr	r3, [pc, #44]	; (8015640 <prvInitialiseTaskLists+0x78>)
 8015614:	4a05      	ldr	r2, [pc, #20]	; (801562c <prvInitialiseTaskLists+0x64>)
 8015616:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8015618:	4b0a      	ldr	r3, [pc, #40]	; (8015644 <prvInitialiseTaskLists+0x7c>)
 801561a:	4a05      	ldr	r2, [pc, #20]	; (8015630 <prvInitialiseTaskLists+0x68>)
 801561c:	601a      	str	r2, [r3, #0]
}
 801561e:	bf00      	nop
 8015620:	3708      	adds	r7, #8
 8015622:	46bd      	mov	sp, r7
 8015624:	bd80      	pop	{r7, pc}
 8015626:	bf00      	nop
 8015628:	20000340 	.word	0x20000340
 801562c:	200003cc 	.word	0x200003cc
 8015630:	200003e0 	.word	0x200003e0
 8015634:	200003fc 	.word	0x200003fc
 8015638:	20000410 	.word	0x20000410
 801563c:	20000428 	.word	0x20000428
 8015640:	200003f4 	.word	0x200003f4
 8015644:	200003f8 	.word	0x200003f8

08015648 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8015648:	b580      	push	{r7, lr}
 801564a:	b082      	sub	sp, #8
 801564c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801564e:	e019      	b.n	8015684 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8015650:	f000 fbba 	bl	8015dc8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015654:	4b0f      	ldr	r3, [pc, #60]	; (8015694 <prvCheckTasksWaitingTermination+0x4c>)
 8015656:	68db      	ldr	r3, [r3, #12]
 8015658:	68db      	ldr	r3, [r3, #12]
 801565a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	3304      	adds	r3, #4
 8015660:	4618      	mov	r0, r3
 8015662:	f7fe fb34 	bl	8013cce <uxListRemove>
				--uxCurrentNumberOfTasks;
 8015666:	4b0c      	ldr	r3, [pc, #48]	; (8015698 <prvCheckTasksWaitingTermination+0x50>)
 8015668:	681b      	ldr	r3, [r3, #0]
 801566a:	3b01      	subs	r3, #1
 801566c:	4a0a      	ldr	r2, [pc, #40]	; (8015698 <prvCheckTasksWaitingTermination+0x50>)
 801566e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8015670:	4b0a      	ldr	r3, [pc, #40]	; (801569c <prvCheckTasksWaitingTermination+0x54>)
 8015672:	681b      	ldr	r3, [r3, #0]
 8015674:	3b01      	subs	r3, #1
 8015676:	4a09      	ldr	r2, [pc, #36]	; (801569c <prvCheckTasksWaitingTermination+0x54>)
 8015678:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801567a:	f000 fbd7 	bl	8015e2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801567e:	6878      	ldr	r0, [r7, #4]
 8015680:	f000 f80e 	bl	80156a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8015684:	4b05      	ldr	r3, [pc, #20]	; (801569c <prvCheckTasksWaitingTermination+0x54>)
 8015686:	681b      	ldr	r3, [r3, #0]
 8015688:	2b00      	cmp	r3, #0
 801568a:	d1e1      	bne.n	8015650 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801568c:	bf00      	nop
 801568e:	3708      	adds	r7, #8
 8015690:	46bd      	mov	sp, r7
 8015692:	bd80      	pop	{r7, pc}
 8015694:	20000410 	.word	0x20000410
 8015698:	2000043c 	.word	0x2000043c
 801569c:	20000424 	.word	0x20000424

080156a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80156a0:	b580      	push	{r7, lr}
 80156a2:	b084      	sub	sp, #16
 80156a4:	af00      	add	r7, sp, #0
 80156a6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80156a8:	687b      	ldr	r3, [r7, #4]
 80156aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d108      	bne.n	80156c4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80156b2:	687b      	ldr	r3, [r7, #4]
 80156b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80156b6:	4618      	mov	r0, r3
 80156b8:	f000 fd70 	bl	801619c <vPortFree>
				vPortFree( pxTCB );
 80156bc:	6878      	ldr	r0, [r7, #4]
 80156be:	f000 fd6d 	bl	801619c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80156c2:	e019      	b.n	80156f8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80156c4:	687b      	ldr	r3, [r7, #4]
 80156c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80156ca:	2b01      	cmp	r3, #1
 80156cc:	d103      	bne.n	80156d6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80156ce:	6878      	ldr	r0, [r7, #4]
 80156d0:	f000 fd64 	bl	801619c <vPortFree>
	}
 80156d4:	e010      	b.n	80156f8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80156d6:	687b      	ldr	r3, [r7, #4]
 80156d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80156dc:	2b02      	cmp	r3, #2
 80156de:	d00b      	beq.n	80156f8 <prvDeleteTCB+0x58>
 80156e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80156e4:	b672      	cpsid	i
 80156e6:	f383 8811 	msr	BASEPRI, r3
 80156ea:	f3bf 8f6f 	isb	sy
 80156ee:	f3bf 8f4f 	dsb	sy
 80156f2:	b662      	cpsie	i
 80156f4:	60fb      	str	r3, [r7, #12]
 80156f6:	e7fe      	b.n	80156f6 <prvDeleteTCB+0x56>
	}
 80156f8:	bf00      	nop
 80156fa:	3710      	adds	r7, #16
 80156fc:	46bd      	mov	sp, r7
 80156fe:	bd80      	pop	{r7, pc}

08015700 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8015700:	b480      	push	{r7}
 8015702:	b083      	sub	sp, #12
 8015704:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015706:	4b0c      	ldr	r3, [pc, #48]	; (8015738 <prvResetNextTaskUnblockTime+0x38>)
 8015708:	681b      	ldr	r3, [r3, #0]
 801570a:	681b      	ldr	r3, [r3, #0]
 801570c:	2b00      	cmp	r3, #0
 801570e:	d104      	bne.n	801571a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8015710:	4b0a      	ldr	r3, [pc, #40]	; (801573c <prvResetNextTaskUnblockTime+0x3c>)
 8015712:	f04f 32ff 	mov.w	r2, #4294967295
 8015716:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8015718:	e008      	b.n	801572c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801571a:	4b07      	ldr	r3, [pc, #28]	; (8015738 <prvResetNextTaskUnblockTime+0x38>)
 801571c:	681b      	ldr	r3, [r3, #0]
 801571e:	68db      	ldr	r3, [r3, #12]
 8015720:	68db      	ldr	r3, [r3, #12]
 8015722:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8015724:	687b      	ldr	r3, [r7, #4]
 8015726:	685b      	ldr	r3, [r3, #4]
 8015728:	4a04      	ldr	r2, [pc, #16]	; (801573c <prvResetNextTaskUnblockTime+0x3c>)
 801572a:	6013      	str	r3, [r2, #0]
}
 801572c:	bf00      	nop
 801572e:	370c      	adds	r7, #12
 8015730:	46bd      	mov	sp, r7
 8015732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015736:	4770      	bx	lr
 8015738:	200003f4 	.word	0x200003f4
 801573c:	2000045c 	.word	0x2000045c

08015740 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8015740:	b480      	push	{r7}
 8015742:	b083      	sub	sp, #12
 8015744:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8015746:	4b0b      	ldr	r3, [pc, #44]	; (8015774 <xTaskGetSchedulerState+0x34>)
 8015748:	681b      	ldr	r3, [r3, #0]
 801574a:	2b00      	cmp	r3, #0
 801574c:	d102      	bne.n	8015754 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801574e:	2301      	movs	r3, #1
 8015750:	607b      	str	r3, [r7, #4]
 8015752:	e008      	b.n	8015766 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015754:	4b08      	ldr	r3, [pc, #32]	; (8015778 <xTaskGetSchedulerState+0x38>)
 8015756:	681b      	ldr	r3, [r3, #0]
 8015758:	2b00      	cmp	r3, #0
 801575a:	d102      	bne.n	8015762 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801575c:	2302      	movs	r3, #2
 801575e:	607b      	str	r3, [r7, #4]
 8015760:	e001      	b.n	8015766 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8015762:	2300      	movs	r3, #0
 8015764:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8015766:	687b      	ldr	r3, [r7, #4]
	}
 8015768:	4618      	mov	r0, r3
 801576a:	370c      	adds	r7, #12
 801576c:	46bd      	mov	sp, r7
 801576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015772:	4770      	bx	lr
 8015774:	20000448 	.word	0x20000448
 8015778:	20000464 	.word	0x20000464

0801577c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801577c:	b580      	push	{r7, lr}
 801577e:	b084      	sub	sp, #16
 8015780:	af00      	add	r7, sp, #0
 8015782:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8015784:	687b      	ldr	r3, [r7, #4]
 8015786:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8015788:	2300      	movs	r3, #0
 801578a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801578c:	687b      	ldr	r3, [r7, #4]
 801578e:	2b00      	cmp	r3, #0
 8015790:	d069      	beq.n	8015866 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8015792:	68bb      	ldr	r3, [r7, #8]
 8015794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015796:	4b36      	ldr	r3, [pc, #216]	; (8015870 <xTaskPriorityInherit+0xf4>)
 8015798:	681b      	ldr	r3, [r3, #0]
 801579a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801579c:	429a      	cmp	r2, r3
 801579e:	d259      	bcs.n	8015854 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80157a0:	68bb      	ldr	r3, [r7, #8]
 80157a2:	699b      	ldr	r3, [r3, #24]
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	db06      	blt.n	80157b6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80157a8:	4b31      	ldr	r3, [pc, #196]	; (8015870 <xTaskPriorityInherit+0xf4>)
 80157aa:	681b      	ldr	r3, [r3, #0]
 80157ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80157ae:	f1c3 0207 	rsb	r2, r3, #7
 80157b2:	68bb      	ldr	r3, [r7, #8]
 80157b4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80157b6:	68bb      	ldr	r3, [r7, #8]
 80157b8:	6959      	ldr	r1, [r3, #20]
 80157ba:	68bb      	ldr	r3, [r7, #8]
 80157bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80157be:	4613      	mov	r3, r2
 80157c0:	009b      	lsls	r3, r3, #2
 80157c2:	4413      	add	r3, r2
 80157c4:	009b      	lsls	r3, r3, #2
 80157c6:	4a2b      	ldr	r2, [pc, #172]	; (8015874 <xTaskPriorityInherit+0xf8>)
 80157c8:	4413      	add	r3, r2
 80157ca:	4299      	cmp	r1, r3
 80157cc:	d13a      	bne.n	8015844 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80157ce:	68bb      	ldr	r3, [r7, #8]
 80157d0:	3304      	adds	r3, #4
 80157d2:	4618      	mov	r0, r3
 80157d4:	f7fe fa7b 	bl	8013cce <uxListRemove>
 80157d8:	4603      	mov	r3, r0
 80157da:	2b00      	cmp	r3, #0
 80157dc:	d115      	bne.n	801580a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80157de:	68bb      	ldr	r3, [r7, #8]
 80157e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80157e2:	4924      	ldr	r1, [pc, #144]	; (8015874 <xTaskPriorityInherit+0xf8>)
 80157e4:	4613      	mov	r3, r2
 80157e6:	009b      	lsls	r3, r3, #2
 80157e8:	4413      	add	r3, r2
 80157ea:	009b      	lsls	r3, r3, #2
 80157ec:	440b      	add	r3, r1
 80157ee:	681b      	ldr	r3, [r3, #0]
 80157f0:	2b00      	cmp	r3, #0
 80157f2:	d10a      	bne.n	801580a <xTaskPriorityInherit+0x8e>
 80157f4:	68bb      	ldr	r3, [r7, #8]
 80157f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80157f8:	2201      	movs	r2, #1
 80157fa:	fa02 f303 	lsl.w	r3, r2, r3
 80157fe:	43da      	mvns	r2, r3
 8015800:	4b1d      	ldr	r3, [pc, #116]	; (8015878 <xTaskPriorityInherit+0xfc>)
 8015802:	681b      	ldr	r3, [r3, #0]
 8015804:	4013      	ands	r3, r2
 8015806:	4a1c      	ldr	r2, [pc, #112]	; (8015878 <xTaskPriorityInherit+0xfc>)
 8015808:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801580a:	4b19      	ldr	r3, [pc, #100]	; (8015870 <xTaskPriorityInherit+0xf4>)
 801580c:	681b      	ldr	r3, [r3, #0]
 801580e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015810:	68bb      	ldr	r3, [r7, #8]
 8015812:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8015814:	68bb      	ldr	r3, [r7, #8]
 8015816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015818:	2201      	movs	r2, #1
 801581a:	409a      	lsls	r2, r3
 801581c:	4b16      	ldr	r3, [pc, #88]	; (8015878 <xTaskPriorityInherit+0xfc>)
 801581e:	681b      	ldr	r3, [r3, #0]
 8015820:	4313      	orrs	r3, r2
 8015822:	4a15      	ldr	r2, [pc, #84]	; (8015878 <xTaskPriorityInherit+0xfc>)
 8015824:	6013      	str	r3, [r2, #0]
 8015826:	68bb      	ldr	r3, [r7, #8]
 8015828:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801582a:	4613      	mov	r3, r2
 801582c:	009b      	lsls	r3, r3, #2
 801582e:	4413      	add	r3, r2
 8015830:	009b      	lsls	r3, r3, #2
 8015832:	4a10      	ldr	r2, [pc, #64]	; (8015874 <xTaskPriorityInherit+0xf8>)
 8015834:	441a      	add	r2, r3
 8015836:	68bb      	ldr	r3, [r7, #8]
 8015838:	3304      	adds	r3, #4
 801583a:	4619      	mov	r1, r3
 801583c:	4610      	mov	r0, r2
 801583e:	f7fe f9e9 	bl	8013c14 <vListInsertEnd>
 8015842:	e004      	b.n	801584e <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8015844:	4b0a      	ldr	r3, [pc, #40]	; (8015870 <xTaskPriorityInherit+0xf4>)
 8015846:	681b      	ldr	r3, [r3, #0]
 8015848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801584a:	68bb      	ldr	r3, [r7, #8]
 801584c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801584e:	2301      	movs	r3, #1
 8015850:	60fb      	str	r3, [r7, #12]
 8015852:	e008      	b.n	8015866 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8015854:	68bb      	ldr	r3, [r7, #8]
 8015856:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8015858:	4b05      	ldr	r3, [pc, #20]	; (8015870 <xTaskPriorityInherit+0xf4>)
 801585a:	681b      	ldr	r3, [r3, #0]
 801585c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801585e:	429a      	cmp	r2, r3
 8015860:	d201      	bcs.n	8015866 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8015862:	2301      	movs	r3, #1
 8015864:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015866:	68fb      	ldr	r3, [r7, #12]
	}
 8015868:	4618      	mov	r0, r3
 801586a:	3710      	adds	r7, #16
 801586c:	46bd      	mov	sp, r7
 801586e:	bd80      	pop	{r7, pc}
 8015870:	2000033c 	.word	0x2000033c
 8015874:	20000340 	.word	0x20000340
 8015878:	20000444 	.word	0x20000444

0801587c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801587c:	b580      	push	{r7, lr}
 801587e:	b086      	sub	sp, #24
 8015880:	af00      	add	r7, sp, #0
 8015882:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8015884:	687b      	ldr	r3, [r7, #4]
 8015886:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8015888:	2300      	movs	r3, #0
 801588a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801588c:	687b      	ldr	r3, [r7, #4]
 801588e:	2b00      	cmp	r3, #0
 8015890:	d070      	beq.n	8015974 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8015892:	4b3b      	ldr	r3, [pc, #236]	; (8015980 <xTaskPriorityDisinherit+0x104>)
 8015894:	681b      	ldr	r3, [r3, #0]
 8015896:	693a      	ldr	r2, [r7, #16]
 8015898:	429a      	cmp	r2, r3
 801589a:	d00b      	beq.n	80158b4 <xTaskPriorityDisinherit+0x38>
 801589c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80158a0:	b672      	cpsid	i
 80158a2:	f383 8811 	msr	BASEPRI, r3
 80158a6:	f3bf 8f6f 	isb	sy
 80158aa:	f3bf 8f4f 	dsb	sy
 80158ae:	b662      	cpsie	i
 80158b0:	60fb      	str	r3, [r7, #12]
 80158b2:	e7fe      	b.n	80158b2 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 80158b4:	693b      	ldr	r3, [r7, #16]
 80158b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80158b8:	2b00      	cmp	r3, #0
 80158ba:	d10b      	bne.n	80158d4 <xTaskPriorityDisinherit+0x58>
 80158bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80158c0:	b672      	cpsid	i
 80158c2:	f383 8811 	msr	BASEPRI, r3
 80158c6:	f3bf 8f6f 	isb	sy
 80158ca:	f3bf 8f4f 	dsb	sy
 80158ce:	b662      	cpsie	i
 80158d0:	60bb      	str	r3, [r7, #8]
 80158d2:	e7fe      	b.n	80158d2 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 80158d4:	693b      	ldr	r3, [r7, #16]
 80158d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80158d8:	1e5a      	subs	r2, r3, #1
 80158da:	693b      	ldr	r3, [r7, #16]
 80158dc:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80158de:	693b      	ldr	r3, [r7, #16]
 80158e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80158e2:	693b      	ldr	r3, [r7, #16]
 80158e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80158e6:	429a      	cmp	r2, r3
 80158e8:	d044      	beq.n	8015974 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80158ea:	693b      	ldr	r3, [r7, #16]
 80158ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80158ee:	2b00      	cmp	r3, #0
 80158f0:	d140      	bne.n	8015974 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80158f2:	693b      	ldr	r3, [r7, #16]
 80158f4:	3304      	adds	r3, #4
 80158f6:	4618      	mov	r0, r3
 80158f8:	f7fe f9e9 	bl	8013cce <uxListRemove>
 80158fc:	4603      	mov	r3, r0
 80158fe:	2b00      	cmp	r3, #0
 8015900:	d115      	bne.n	801592e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8015902:	693b      	ldr	r3, [r7, #16]
 8015904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015906:	491f      	ldr	r1, [pc, #124]	; (8015984 <xTaskPriorityDisinherit+0x108>)
 8015908:	4613      	mov	r3, r2
 801590a:	009b      	lsls	r3, r3, #2
 801590c:	4413      	add	r3, r2
 801590e:	009b      	lsls	r3, r3, #2
 8015910:	440b      	add	r3, r1
 8015912:	681b      	ldr	r3, [r3, #0]
 8015914:	2b00      	cmp	r3, #0
 8015916:	d10a      	bne.n	801592e <xTaskPriorityDisinherit+0xb2>
 8015918:	693b      	ldr	r3, [r7, #16]
 801591a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801591c:	2201      	movs	r2, #1
 801591e:	fa02 f303 	lsl.w	r3, r2, r3
 8015922:	43da      	mvns	r2, r3
 8015924:	4b18      	ldr	r3, [pc, #96]	; (8015988 <xTaskPriorityDisinherit+0x10c>)
 8015926:	681b      	ldr	r3, [r3, #0]
 8015928:	4013      	ands	r3, r2
 801592a:	4a17      	ldr	r2, [pc, #92]	; (8015988 <xTaskPriorityDisinherit+0x10c>)
 801592c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801592e:	693b      	ldr	r3, [r7, #16]
 8015930:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8015932:	693b      	ldr	r3, [r7, #16]
 8015934:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015936:	693b      	ldr	r3, [r7, #16]
 8015938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801593a:	f1c3 0207 	rsb	r2, r3, #7
 801593e:	693b      	ldr	r3, [r7, #16]
 8015940:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8015942:	693b      	ldr	r3, [r7, #16]
 8015944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015946:	2201      	movs	r2, #1
 8015948:	409a      	lsls	r2, r3
 801594a:	4b0f      	ldr	r3, [pc, #60]	; (8015988 <xTaskPriorityDisinherit+0x10c>)
 801594c:	681b      	ldr	r3, [r3, #0]
 801594e:	4313      	orrs	r3, r2
 8015950:	4a0d      	ldr	r2, [pc, #52]	; (8015988 <xTaskPriorityDisinherit+0x10c>)
 8015952:	6013      	str	r3, [r2, #0]
 8015954:	693b      	ldr	r3, [r7, #16]
 8015956:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015958:	4613      	mov	r3, r2
 801595a:	009b      	lsls	r3, r3, #2
 801595c:	4413      	add	r3, r2
 801595e:	009b      	lsls	r3, r3, #2
 8015960:	4a08      	ldr	r2, [pc, #32]	; (8015984 <xTaskPriorityDisinherit+0x108>)
 8015962:	441a      	add	r2, r3
 8015964:	693b      	ldr	r3, [r7, #16]
 8015966:	3304      	adds	r3, #4
 8015968:	4619      	mov	r1, r3
 801596a:	4610      	mov	r0, r2
 801596c:	f7fe f952 	bl	8013c14 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8015970:	2301      	movs	r3, #1
 8015972:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015974:	697b      	ldr	r3, [r7, #20]
	}
 8015976:	4618      	mov	r0, r3
 8015978:	3718      	adds	r7, #24
 801597a:	46bd      	mov	sp, r7
 801597c:	bd80      	pop	{r7, pc}
 801597e:	bf00      	nop
 8015980:	2000033c 	.word	0x2000033c
 8015984:	20000340 	.word	0x20000340
 8015988:	20000444 	.word	0x20000444

0801598c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801598c:	b580      	push	{r7, lr}
 801598e:	b088      	sub	sp, #32
 8015990:	af00      	add	r7, sp, #0
 8015992:	6078      	str	r0, [r7, #4]
 8015994:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8015996:	687b      	ldr	r3, [r7, #4]
 8015998:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801599a:	2301      	movs	r3, #1
 801599c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801599e:	687b      	ldr	r3, [r7, #4]
 80159a0:	2b00      	cmp	r3, #0
 80159a2:	f000 8085 	beq.w	8015ab0 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80159a6:	69bb      	ldr	r3, [r7, #24]
 80159a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80159aa:	2b00      	cmp	r3, #0
 80159ac:	d10b      	bne.n	80159c6 <vTaskPriorityDisinheritAfterTimeout+0x3a>
 80159ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80159b2:	b672      	cpsid	i
 80159b4:	f383 8811 	msr	BASEPRI, r3
 80159b8:	f3bf 8f6f 	isb	sy
 80159bc:	f3bf 8f4f 	dsb	sy
 80159c0:	b662      	cpsie	i
 80159c2:	60fb      	str	r3, [r7, #12]
 80159c4:	e7fe      	b.n	80159c4 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80159c6:	69bb      	ldr	r3, [r7, #24]
 80159c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80159ca:	683a      	ldr	r2, [r7, #0]
 80159cc:	429a      	cmp	r2, r3
 80159ce:	d902      	bls.n	80159d6 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80159d0:	683b      	ldr	r3, [r7, #0]
 80159d2:	61fb      	str	r3, [r7, #28]
 80159d4:	e002      	b.n	80159dc <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80159d6:	69bb      	ldr	r3, [r7, #24]
 80159d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80159da:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80159dc:	69bb      	ldr	r3, [r7, #24]
 80159de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80159e0:	69fa      	ldr	r2, [r7, #28]
 80159e2:	429a      	cmp	r2, r3
 80159e4:	d064      	beq.n	8015ab0 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80159e6:	69bb      	ldr	r3, [r7, #24]
 80159e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80159ea:	697a      	ldr	r2, [r7, #20]
 80159ec:	429a      	cmp	r2, r3
 80159ee:	d15f      	bne.n	8015ab0 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80159f0:	4b31      	ldr	r3, [pc, #196]	; (8015ab8 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 80159f2:	681b      	ldr	r3, [r3, #0]
 80159f4:	69ba      	ldr	r2, [r7, #24]
 80159f6:	429a      	cmp	r2, r3
 80159f8:	d10b      	bne.n	8015a12 <vTaskPriorityDisinheritAfterTimeout+0x86>
 80159fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80159fe:	b672      	cpsid	i
 8015a00:	f383 8811 	msr	BASEPRI, r3
 8015a04:	f3bf 8f6f 	isb	sy
 8015a08:	f3bf 8f4f 	dsb	sy
 8015a0c:	b662      	cpsie	i
 8015a0e:	60bb      	str	r3, [r7, #8]
 8015a10:	e7fe      	b.n	8015a10 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8015a12:	69bb      	ldr	r3, [r7, #24]
 8015a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015a16:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8015a18:	69bb      	ldr	r3, [r7, #24]
 8015a1a:	69fa      	ldr	r2, [r7, #28]
 8015a1c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8015a1e:	69bb      	ldr	r3, [r7, #24]
 8015a20:	699b      	ldr	r3, [r3, #24]
 8015a22:	2b00      	cmp	r3, #0
 8015a24:	db04      	blt.n	8015a30 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015a26:	69fb      	ldr	r3, [r7, #28]
 8015a28:	f1c3 0207 	rsb	r2, r3, #7
 8015a2c:	69bb      	ldr	r3, [r7, #24]
 8015a2e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8015a30:	69bb      	ldr	r3, [r7, #24]
 8015a32:	6959      	ldr	r1, [r3, #20]
 8015a34:	693a      	ldr	r2, [r7, #16]
 8015a36:	4613      	mov	r3, r2
 8015a38:	009b      	lsls	r3, r3, #2
 8015a3a:	4413      	add	r3, r2
 8015a3c:	009b      	lsls	r3, r3, #2
 8015a3e:	4a1f      	ldr	r2, [pc, #124]	; (8015abc <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8015a40:	4413      	add	r3, r2
 8015a42:	4299      	cmp	r1, r3
 8015a44:	d134      	bne.n	8015ab0 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015a46:	69bb      	ldr	r3, [r7, #24]
 8015a48:	3304      	adds	r3, #4
 8015a4a:	4618      	mov	r0, r3
 8015a4c:	f7fe f93f 	bl	8013cce <uxListRemove>
 8015a50:	4603      	mov	r3, r0
 8015a52:	2b00      	cmp	r3, #0
 8015a54:	d115      	bne.n	8015a82 <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8015a56:	69bb      	ldr	r3, [r7, #24]
 8015a58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015a5a:	4918      	ldr	r1, [pc, #96]	; (8015abc <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8015a5c:	4613      	mov	r3, r2
 8015a5e:	009b      	lsls	r3, r3, #2
 8015a60:	4413      	add	r3, r2
 8015a62:	009b      	lsls	r3, r3, #2
 8015a64:	440b      	add	r3, r1
 8015a66:	681b      	ldr	r3, [r3, #0]
 8015a68:	2b00      	cmp	r3, #0
 8015a6a:	d10a      	bne.n	8015a82 <vTaskPriorityDisinheritAfterTimeout+0xf6>
 8015a6c:	69bb      	ldr	r3, [r7, #24]
 8015a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015a70:	2201      	movs	r2, #1
 8015a72:	fa02 f303 	lsl.w	r3, r2, r3
 8015a76:	43da      	mvns	r2, r3
 8015a78:	4b11      	ldr	r3, [pc, #68]	; (8015ac0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8015a7a:	681b      	ldr	r3, [r3, #0]
 8015a7c:	4013      	ands	r3, r2
 8015a7e:	4a10      	ldr	r2, [pc, #64]	; (8015ac0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8015a80:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8015a82:	69bb      	ldr	r3, [r7, #24]
 8015a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015a86:	2201      	movs	r2, #1
 8015a88:	409a      	lsls	r2, r3
 8015a8a:	4b0d      	ldr	r3, [pc, #52]	; (8015ac0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8015a8c:	681b      	ldr	r3, [r3, #0]
 8015a8e:	4313      	orrs	r3, r2
 8015a90:	4a0b      	ldr	r2, [pc, #44]	; (8015ac0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8015a92:	6013      	str	r3, [r2, #0]
 8015a94:	69bb      	ldr	r3, [r7, #24]
 8015a96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015a98:	4613      	mov	r3, r2
 8015a9a:	009b      	lsls	r3, r3, #2
 8015a9c:	4413      	add	r3, r2
 8015a9e:	009b      	lsls	r3, r3, #2
 8015aa0:	4a06      	ldr	r2, [pc, #24]	; (8015abc <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8015aa2:	441a      	add	r2, r3
 8015aa4:	69bb      	ldr	r3, [r7, #24]
 8015aa6:	3304      	adds	r3, #4
 8015aa8:	4619      	mov	r1, r3
 8015aaa:	4610      	mov	r0, r2
 8015aac:	f7fe f8b2 	bl	8013c14 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015ab0:	bf00      	nop
 8015ab2:	3720      	adds	r7, #32
 8015ab4:	46bd      	mov	sp, r7
 8015ab6:	bd80      	pop	{r7, pc}
 8015ab8:	2000033c 	.word	0x2000033c
 8015abc:	20000340 	.word	0x20000340
 8015ac0:	20000444 	.word	0x20000444

08015ac4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8015ac4:	b480      	push	{r7}
 8015ac6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8015ac8:	4b07      	ldr	r3, [pc, #28]	; (8015ae8 <pvTaskIncrementMutexHeldCount+0x24>)
 8015aca:	681b      	ldr	r3, [r3, #0]
 8015acc:	2b00      	cmp	r3, #0
 8015ace:	d004      	beq.n	8015ada <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8015ad0:	4b05      	ldr	r3, [pc, #20]	; (8015ae8 <pvTaskIncrementMutexHeldCount+0x24>)
 8015ad2:	681b      	ldr	r3, [r3, #0]
 8015ad4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8015ad6:	3201      	adds	r2, #1
 8015ad8:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8015ada:	4b03      	ldr	r3, [pc, #12]	; (8015ae8 <pvTaskIncrementMutexHeldCount+0x24>)
 8015adc:	681b      	ldr	r3, [r3, #0]
	}
 8015ade:	4618      	mov	r0, r3
 8015ae0:	46bd      	mov	sp, r7
 8015ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ae6:	4770      	bx	lr
 8015ae8:	2000033c 	.word	0x2000033c

08015aec <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8015aec:	b580      	push	{r7, lr}
 8015aee:	b084      	sub	sp, #16
 8015af0:	af00      	add	r7, sp, #0
 8015af2:	6078      	str	r0, [r7, #4]
 8015af4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8015af6:	4b29      	ldr	r3, [pc, #164]	; (8015b9c <prvAddCurrentTaskToDelayedList+0xb0>)
 8015af8:	681b      	ldr	r3, [r3, #0]
 8015afa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015afc:	4b28      	ldr	r3, [pc, #160]	; (8015ba0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015afe:	681b      	ldr	r3, [r3, #0]
 8015b00:	3304      	adds	r3, #4
 8015b02:	4618      	mov	r0, r3
 8015b04:	f7fe f8e3 	bl	8013cce <uxListRemove>
 8015b08:	4603      	mov	r3, r0
 8015b0a:	2b00      	cmp	r3, #0
 8015b0c:	d10b      	bne.n	8015b26 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8015b0e:	4b24      	ldr	r3, [pc, #144]	; (8015ba0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015b10:	681b      	ldr	r3, [r3, #0]
 8015b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015b14:	2201      	movs	r2, #1
 8015b16:	fa02 f303 	lsl.w	r3, r2, r3
 8015b1a:	43da      	mvns	r2, r3
 8015b1c:	4b21      	ldr	r3, [pc, #132]	; (8015ba4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8015b1e:	681b      	ldr	r3, [r3, #0]
 8015b20:	4013      	ands	r3, r2
 8015b22:	4a20      	ldr	r2, [pc, #128]	; (8015ba4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8015b24:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8015b26:	687b      	ldr	r3, [r7, #4]
 8015b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015b2c:	d10a      	bne.n	8015b44 <prvAddCurrentTaskToDelayedList+0x58>
 8015b2e:	683b      	ldr	r3, [r7, #0]
 8015b30:	2b00      	cmp	r3, #0
 8015b32:	d007      	beq.n	8015b44 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015b34:	4b1a      	ldr	r3, [pc, #104]	; (8015ba0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015b36:	681b      	ldr	r3, [r3, #0]
 8015b38:	3304      	adds	r3, #4
 8015b3a:	4619      	mov	r1, r3
 8015b3c:	481a      	ldr	r0, [pc, #104]	; (8015ba8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8015b3e:	f7fe f869 	bl	8013c14 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8015b42:	e026      	b.n	8015b92 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8015b44:	68fa      	ldr	r2, [r7, #12]
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	4413      	add	r3, r2
 8015b4a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8015b4c:	4b14      	ldr	r3, [pc, #80]	; (8015ba0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015b4e:	681b      	ldr	r3, [r3, #0]
 8015b50:	68ba      	ldr	r2, [r7, #8]
 8015b52:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8015b54:	68ba      	ldr	r2, [r7, #8]
 8015b56:	68fb      	ldr	r3, [r7, #12]
 8015b58:	429a      	cmp	r2, r3
 8015b5a:	d209      	bcs.n	8015b70 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015b5c:	4b13      	ldr	r3, [pc, #76]	; (8015bac <prvAddCurrentTaskToDelayedList+0xc0>)
 8015b5e:	681a      	ldr	r2, [r3, #0]
 8015b60:	4b0f      	ldr	r3, [pc, #60]	; (8015ba0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015b62:	681b      	ldr	r3, [r3, #0]
 8015b64:	3304      	adds	r3, #4
 8015b66:	4619      	mov	r1, r3
 8015b68:	4610      	mov	r0, r2
 8015b6a:	f7fe f877 	bl	8013c5c <vListInsert>
}
 8015b6e:	e010      	b.n	8015b92 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015b70:	4b0f      	ldr	r3, [pc, #60]	; (8015bb0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8015b72:	681a      	ldr	r2, [r3, #0]
 8015b74:	4b0a      	ldr	r3, [pc, #40]	; (8015ba0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015b76:	681b      	ldr	r3, [r3, #0]
 8015b78:	3304      	adds	r3, #4
 8015b7a:	4619      	mov	r1, r3
 8015b7c:	4610      	mov	r0, r2
 8015b7e:	f7fe f86d 	bl	8013c5c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8015b82:	4b0c      	ldr	r3, [pc, #48]	; (8015bb4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8015b84:	681b      	ldr	r3, [r3, #0]
 8015b86:	68ba      	ldr	r2, [r7, #8]
 8015b88:	429a      	cmp	r2, r3
 8015b8a:	d202      	bcs.n	8015b92 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8015b8c:	4a09      	ldr	r2, [pc, #36]	; (8015bb4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8015b8e:	68bb      	ldr	r3, [r7, #8]
 8015b90:	6013      	str	r3, [r2, #0]
}
 8015b92:	bf00      	nop
 8015b94:	3710      	adds	r7, #16
 8015b96:	46bd      	mov	sp, r7
 8015b98:	bd80      	pop	{r7, pc}
 8015b9a:	bf00      	nop
 8015b9c:	20000440 	.word	0x20000440
 8015ba0:	2000033c 	.word	0x2000033c
 8015ba4:	20000444 	.word	0x20000444
 8015ba8:	20000428 	.word	0x20000428
 8015bac:	200003f8 	.word	0x200003f8
 8015bb0:	200003f4 	.word	0x200003f4
 8015bb4:	2000045c 	.word	0x2000045c

08015bb8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8015bb8:	b480      	push	{r7}
 8015bba:	b085      	sub	sp, #20
 8015bbc:	af00      	add	r7, sp, #0
 8015bbe:	60f8      	str	r0, [r7, #12]
 8015bc0:	60b9      	str	r1, [r7, #8]
 8015bc2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8015bc4:	68fb      	ldr	r3, [r7, #12]
 8015bc6:	3b04      	subs	r3, #4
 8015bc8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8015bca:	68fb      	ldr	r3, [r7, #12]
 8015bcc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8015bd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8015bd2:	68fb      	ldr	r3, [r7, #12]
 8015bd4:	3b04      	subs	r3, #4
 8015bd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8015bd8:	68bb      	ldr	r3, [r7, #8]
 8015bda:	f023 0201 	bic.w	r2, r3, #1
 8015bde:	68fb      	ldr	r3, [r7, #12]
 8015be0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8015be2:	68fb      	ldr	r3, [r7, #12]
 8015be4:	3b04      	subs	r3, #4
 8015be6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8015be8:	4a0c      	ldr	r2, [pc, #48]	; (8015c1c <pxPortInitialiseStack+0x64>)
 8015bea:	68fb      	ldr	r3, [r7, #12]
 8015bec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8015bee:	68fb      	ldr	r3, [r7, #12]
 8015bf0:	3b14      	subs	r3, #20
 8015bf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8015bf4:	687a      	ldr	r2, [r7, #4]
 8015bf6:	68fb      	ldr	r3, [r7, #12]
 8015bf8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8015bfa:	68fb      	ldr	r3, [r7, #12]
 8015bfc:	3b04      	subs	r3, #4
 8015bfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8015c00:	68fb      	ldr	r3, [r7, #12]
 8015c02:	f06f 0202 	mvn.w	r2, #2
 8015c06:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8015c08:	68fb      	ldr	r3, [r7, #12]
 8015c0a:	3b20      	subs	r3, #32
 8015c0c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8015c0e:	68fb      	ldr	r3, [r7, #12]
}
 8015c10:	4618      	mov	r0, r3
 8015c12:	3714      	adds	r7, #20
 8015c14:	46bd      	mov	sp, r7
 8015c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c1a:	4770      	bx	lr
 8015c1c:	08015c21 	.word	0x08015c21

08015c20 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8015c20:	b480      	push	{r7}
 8015c22:	b085      	sub	sp, #20
 8015c24:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8015c26:	2300      	movs	r3, #0
 8015c28:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8015c2a:	4b13      	ldr	r3, [pc, #76]	; (8015c78 <prvTaskExitError+0x58>)
 8015c2c:	681b      	ldr	r3, [r3, #0]
 8015c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015c32:	d00b      	beq.n	8015c4c <prvTaskExitError+0x2c>
 8015c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c38:	b672      	cpsid	i
 8015c3a:	f383 8811 	msr	BASEPRI, r3
 8015c3e:	f3bf 8f6f 	isb	sy
 8015c42:	f3bf 8f4f 	dsb	sy
 8015c46:	b662      	cpsie	i
 8015c48:	60fb      	str	r3, [r7, #12]
 8015c4a:	e7fe      	b.n	8015c4a <prvTaskExitError+0x2a>
 8015c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c50:	b672      	cpsid	i
 8015c52:	f383 8811 	msr	BASEPRI, r3
 8015c56:	f3bf 8f6f 	isb	sy
 8015c5a:	f3bf 8f4f 	dsb	sy
 8015c5e:	b662      	cpsie	i
 8015c60:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8015c62:	bf00      	nop
 8015c64:	687b      	ldr	r3, [r7, #4]
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	d0fc      	beq.n	8015c64 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8015c6a:	bf00      	nop
 8015c6c:	3714      	adds	r7, #20
 8015c6e:	46bd      	mov	sp, r7
 8015c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c74:	4770      	bx	lr
 8015c76:	bf00      	nop
 8015c78:	20000020 	.word	0x20000020
 8015c7c:	00000000 	.word	0x00000000

08015c80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8015c80:	4b07      	ldr	r3, [pc, #28]	; (8015ca0 <pxCurrentTCBConst2>)
 8015c82:	6819      	ldr	r1, [r3, #0]
 8015c84:	6808      	ldr	r0, [r1, #0]
 8015c86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c8a:	f380 8809 	msr	PSP, r0
 8015c8e:	f3bf 8f6f 	isb	sy
 8015c92:	f04f 0000 	mov.w	r0, #0
 8015c96:	f380 8811 	msr	BASEPRI, r0
 8015c9a:	4770      	bx	lr
 8015c9c:	f3af 8000 	nop.w

08015ca0 <pxCurrentTCBConst2>:
 8015ca0:	2000033c 	.word	0x2000033c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8015ca4:	bf00      	nop
 8015ca6:	bf00      	nop

08015ca8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8015ca8:	4808      	ldr	r0, [pc, #32]	; (8015ccc <prvPortStartFirstTask+0x24>)
 8015caa:	6800      	ldr	r0, [r0, #0]
 8015cac:	6800      	ldr	r0, [r0, #0]
 8015cae:	f380 8808 	msr	MSP, r0
 8015cb2:	f04f 0000 	mov.w	r0, #0
 8015cb6:	f380 8814 	msr	CONTROL, r0
 8015cba:	b662      	cpsie	i
 8015cbc:	b661      	cpsie	f
 8015cbe:	f3bf 8f4f 	dsb	sy
 8015cc2:	f3bf 8f6f 	isb	sy
 8015cc6:	df00      	svc	0
 8015cc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8015cca:	bf00      	nop
 8015ccc:	e000ed08 	.word	0xe000ed08

08015cd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015cd0:	b580      	push	{r7, lr}
 8015cd2:	b084      	sub	sp, #16
 8015cd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8015cd6:	4b36      	ldr	r3, [pc, #216]	; (8015db0 <xPortStartScheduler+0xe0>)
 8015cd8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8015cda:	68fb      	ldr	r3, [r7, #12]
 8015cdc:	781b      	ldrb	r3, [r3, #0]
 8015cde:	b2db      	uxtb	r3, r3
 8015ce0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8015ce2:	68fb      	ldr	r3, [r7, #12]
 8015ce4:	22ff      	movs	r2, #255	; 0xff
 8015ce6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8015ce8:	68fb      	ldr	r3, [r7, #12]
 8015cea:	781b      	ldrb	r3, [r3, #0]
 8015cec:	b2db      	uxtb	r3, r3
 8015cee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015cf0:	78fb      	ldrb	r3, [r7, #3]
 8015cf2:	b2db      	uxtb	r3, r3
 8015cf4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8015cf8:	b2da      	uxtb	r2, r3
 8015cfa:	4b2e      	ldr	r3, [pc, #184]	; (8015db4 <xPortStartScheduler+0xe4>)
 8015cfc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8015cfe:	4b2e      	ldr	r3, [pc, #184]	; (8015db8 <xPortStartScheduler+0xe8>)
 8015d00:	2207      	movs	r2, #7
 8015d02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015d04:	e009      	b.n	8015d1a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8015d06:	4b2c      	ldr	r3, [pc, #176]	; (8015db8 <xPortStartScheduler+0xe8>)
 8015d08:	681b      	ldr	r3, [r3, #0]
 8015d0a:	3b01      	subs	r3, #1
 8015d0c:	4a2a      	ldr	r2, [pc, #168]	; (8015db8 <xPortStartScheduler+0xe8>)
 8015d0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8015d10:	78fb      	ldrb	r3, [r7, #3]
 8015d12:	b2db      	uxtb	r3, r3
 8015d14:	005b      	lsls	r3, r3, #1
 8015d16:	b2db      	uxtb	r3, r3
 8015d18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015d1a:	78fb      	ldrb	r3, [r7, #3]
 8015d1c:	b2db      	uxtb	r3, r3
 8015d1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015d22:	2b80      	cmp	r3, #128	; 0x80
 8015d24:	d0ef      	beq.n	8015d06 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8015d26:	4b24      	ldr	r3, [pc, #144]	; (8015db8 <xPortStartScheduler+0xe8>)
 8015d28:	681b      	ldr	r3, [r3, #0]
 8015d2a:	f1c3 0307 	rsb	r3, r3, #7
 8015d2e:	2b04      	cmp	r3, #4
 8015d30:	d00b      	beq.n	8015d4a <xPortStartScheduler+0x7a>
 8015d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d36:	b672      	cpsid	i
 8015d38:	f383 8811 	msr	BASEPRI, r3
 8015d3c:	f3bf 8f6f 	isb	sy
 8015d40:	f3bf 8f4f 	dsb	sy
 8015d44:	b662      	cpsie	i
 8015d46:	60bb      	str	r3, [r7, #8]
 8015d48:	e7fe      	b.n	8015d48 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8015d4a:	4b1b      	ldr	r3, [pc, #108]	; (8015db8 <xPortStartScheduler+0xe8>)
 8015d4c:	681b      	ldr	r3, [r3, #0]
 8015d4e:	021b      	lsls	r3, r3, #8
 8015d50:	4a19      	ldr	r2, [pc, #100]	; (8015db8 <xPortStartScheduler+0xe8>)
 8015d52:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8015d54:	4b18      	ldr	r3, [pc, #96]	; (8015db8 <xPortStartScheduler+0xe8>)
 8015d56:	681b      	ldr	r3, [r3, #0]
 8015d58:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8015d5c:	4a16      	ldr	r2, [pc, #88]	; (8015db8 <xPortStartScheduler+0xe8>)
 8015d5e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	b2da      	uxtb	r2, r3
 8015d64:	68fb      	ldr	r3, [r7, #12]
 8015d66:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8015d68:	4b14      	ldr	r3, [pc, #80]	; (8015dbc <xPortStartScheduler+0xec>)
 8015d6a:	681b      	ldr	r3, [r3, #0]
 8015d6c:	4a13      	ldr	r2, [pc, #76]	; (8015dbc <xPortStartScheduler+0xec>)
 8015d6e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8015d72:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8015d74:	4b11      	ldr	r3, [pc, #68]	; (8015dbc <xPortStartScheduler+0xec>)
 8015d76:	681b      	ldr	r3, [r3, #0]
 8015d78:	4a10      	ldr	r2, [pc, #64]	; (8015dbc <xPortStartScheduler+0xec>)
 8015d7a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8015d7e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8015d80:	f000 f8d4 	bl	8015f2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8015d84:	4b0e      	ldr	r3, [pc, #56]	; (8015dc0 <xPortStartScheduler+0xf0>)
 8015d86:	2200      	movs	r2, #0
 8015d88:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8015d8a:	f000 f8f3 	bl	8015f74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8015d8e:	4b0d      	ldr	r3, [pc, #52]	; (8015dc4 <xPortStartScheduler+0xf4>)
 8015d90:	681b      	ldr	r3, [r3, #0]
 8015d92:	4a0c      	ldr	r2, [pc, #48]	; (8015dc4 <xPortStartScheduler+0xf4>)
 8015d94:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8015d98:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8015d9a:	f7ff ff85 	bl	8015ca8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8015d9e:	f7ff fa8f 	bl	80152c0 <vTaskSwitchContext>
	prvTaskExitError();
 8015da2:	f7ff ff3d 	bl	8015c20 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8015da6:	2300      	movs	r3, #0
}
 8015da8:	4618      	mov	r0, r3
 8015daa:	3710      	adds	r7, #16
 8015dac:	46bd      	mov	sp, r7
 8015dae:	bd80      	pop	{r7, pc}
 8015db0:	e000e400 	.word	0xe000e400
 8015db4:	20000468 	.word	0x20000468
 8015db8:	2000046c 	.word	0x2000046c
 8015dbc:	e000ed20 	.word	0xe000ed20
 8015dc0:	20000020 	.word	0x20000020
 8015dc4:	e000ef34 	.word	0xe000ef34

08015dc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8015dc8:	b480      	push	{r7}
 8015dca:	b083      	sub	sp, #12
 8015dcc:	af00      	add	r7, sp, #0
 8015dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015dd2:	b672      	cpsid	i
 8015dd4:	f383 8811 	msr	BASEPRI, r3
 8015dd8:	f3bf 8f6f 	isb	sy
 8015ddc:	f3bf 8f4f 	dsb	sy
 8015de0:	b662      	cpsie	i
 8015de2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8015de4:	4b0f      	ldr	r3, [pc, #60]	; (8015e24 <vPortEnterCritical+0x5c>)
 8015de6:	681b      	ldr	r3, [r3, #0]
 8015de8:	3301      	adds	r3, #1
 8015dea:	4a0e      	ldr	r2, [pc, #56]	; (8015e24 <vPortEnterCritical+0x5c>)
 8015dec:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8015dee:	4b0d      	ldr	r3, [pc, #52]	; (8015e24 <vPortEnterCritical+0x5c>)
 8015df0:	681b      	ldr	r3, [r3, #0]
 8015df2:	2b01      	cmp	r3, #1
 8015df4:	d110      	bne.n	8015e18 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8015df6:	4b0c      	ldr	r3, [pc, #48]	; (8015e28 <vPortEnterCritical+0x60>)
 8015df8:	681b      	ldr	r3, [r3, #0]
 8015dfa:	b2db      	uxtb	r3, r3
 8015dfc:	2b00      	cmp	r3, #0
 8015dfe:	d00b      	beq.n	8015e18 <vPortEnterCritical+0x50>
 8015e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e04:	b672      	cpsid	i
 8015e06:	f383 8811 	msr	BASEPRI, r3
 8015e0a:	f3bf 8f6f 	isb	sy
 8015e0e:	f3bf 8f4f 	dsb	sy
 8015e12:	b662      	cpsie	i
 8015e14:	603b      	str	r3, [r7, #0]
 8015e16:	e7fe      	b.n	8015e16 <vPortEnterCritical+0x4e>
	}
}
 8015e18:	bf00      	nop
 8015e1a:	370c      	adds	r7, #12
 8015e1c:	46bd      	mov	sp, r7
 8015e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e22:	4770      	bx	lr
 8015e24:	20000020 	.word	0x20000020
 8015e28:	e000ed04 	.word	0xe000ed04

08015e2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8015e2c:	b480      	push	{r7}
 8015e2e:	b083      	sub	sp, #12
 8015e30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8015e32:	4b12      	ldr	r3, [pc, #72]	; (8015e7c <vPortExitCritical+0x50>)
 8015e34:	681b      	ldr	r3, [r3, #0]
 8015e36:	2b00      	cmp	r3, #0
 8015e38:	d10b      	bne.n	8015e52 <vPortExitCritical+0x26>
 8015e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e3e:	b672      	cpsid	i
 8015e40:	f383 8811 	msr	BASEPRI, r3
 8015e44:	f3bf 8f6f 	isb	sy
 8015e48:	f3bf 8f4f 	dsb	sy
 8015e4c:	b662      	cpsie	i
 8015e4e:	607b      	str	r3, [r7, #4]
 8015e50:	e7fe      	b.n	8015e50 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8015e52:	4b0a      	ldr	r3, [pc, #40]	; (8015e7c <vPortExitCritical+0x50>)
 8015e54:	681b      	ldr	r3, [r3, #0]
 8015e56:	3b01      	subs	r3, #1
 8015e58:	4a08      	ldr	r2, [pc, #32]	; (8015e7c <vPortExitCritical+0x50>)
 8015e5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8015e5c:	4b07      	ldr	r3, [pc, #28]	; (8015e7c <vPortExitCritical+0x50>)
 8015e5e:	681b      	ldr	r3, [r3, #0]
 8015e60:	2b00      	cmp	r3, #0
 8015e62:	d104      	bne.n	8015e6e <vPortExitCritical+0x42>
 8015e64:	2300      	movs	r3, #0
 8015e66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015e68:	683b      	ldr	r3, [r7, #0]
 8015e6a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8015e6e:	bf00      	nop
 8015e70:	370c      	adds	r7, #12
 8015e72:	46bd      	mov	sp, r7
 8015e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e78:	4770      	bx	lr
 8015e7a:	bf00      	nop
 8015e7c:	20000020 	.word	0x20000020

08015e80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015e80:	f3ef 8009 	mrs	r0, PSP
 8015e84:	f3bf 8f6f 	isb	sy
 8015e88:	4b15      	ldr	r3, [pc, #84]	; (8015ee0 <pxCurrentTCBConst>)
 8015e8a:	681a      	ldr	r2, [r3, #0]
 8015e8c:	f01e 0f10 	tst.w	lr, #16
 8015e90:	bf08      	it	eq
 8015e92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8015e96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e9a:	6010      	str	r0, [r2, #0]
 8015e9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8015ea0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8015ea4:	b672      	cpsid	i
 8015ea6:	f380 8811 	msr	BASEPRI, r0
 8015eaa:	f3bf 8f4f 	dsb	sy
 8015eae:	f3bf 8f6f 	isb	sy
 8015eb2:	b662      	cpsie	i
 8015eb4:	f7ff fa04 	bl	80152c0 <vTaskSwitchContext>
 8015eb8:	f04f 0000 	mov.w	r0, #0
 8015ebc:	f380 8811 	msr	BASEPRI, r0
 8015ec0:	bc09      	pop	{r0, r3}
 8015ec2:	6819      	ldr	r1, [r3, #0]
 8015ec4:	6808      	ldr	r0, [r1, #0]
 8015ec6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015eca:	f01e 0f10 	tst.w	lr, #16
 8015ece:	bf08      	it	eq
 8015ed0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8015ed4:	f380 8809 	msr	PSP, r0
 8015ed8:	f3bf 8f6f 	isb	sy
 8015edc:	4770      	bx	lr
 8015ede:	bf00      	nop

08015ee0 <pxCurrentTCBConst>:
 8015ee0:	2000033c 	.word	0x2000033c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8015ee4:	bf00      	nop
 8015ee6:	bf00      	nop

08015ee8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8015ee8:	b580      	push	{r7, lr}
 8015eea:	b082      	sub	sp, #8
 8015eec:	af00      	add	r7, sp, #0
	__asm volatile
 8015eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ef2:	b672      	cpsid	i
 8015ef4:	f383 8811 	msr	BASEPRI, r3
 8015ef8:	f3bf 8f6f 	isb	sy
 8015efc:	f3bf 8f4f 	dsb	sy
 8015f00:	b662      	cpsie	i
 8015f02:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8015f04:	f7ff f922 	bl	801514c <xTaskIncrementTick>
 8015f08:	4603      	mov	r3, r0
 8015f0a:	2b00      	cmp	r3, #0
 8015f0c:	d003      	beq.n	8015f16 <xPortSysTickHandler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8015f0e:	4b06      	ldr	r3, [pc, #24]	; (8015f28 <xPortSysTickHandler+0x40>)
 8015f10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015f14:	601a      	str	r2, [r3, #0]
 8015f16:	2300      	movs	r3, #0
 8015f18:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015f1a:	683b      	ldr	r3, [r7, #0]
 8015f1c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8015f20:	bf00      	nop
 8015f22:	3708      	adds	r7, #8
 8015f24:	46bd      	mov	sp, r7
 8015f26:	bd80      	pop	{r7, pc}
 8015f28:	e000ed04 	.word	0xe000ed04

08015f2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8015f2c:	b480      	push	{r7}
 8015f2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8015f30:	4b0b      	ldr	r3, [pc, #44]	; (8015f60 <vPortSetupTimerInterrupt+0x34>)
 8015f32:	2200      	movs	r2, #0
 8015f34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8015f36:	4b0b      	ldr	r3, [pc, #44]	; (8015f64 <vPortSetupTimerInterrupt+0x38>)
 8015f38:	2200      	movs	r2, #0
 8015f3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8015f3c:	4b0a      	ldr	r3, [pc, #40]	; (8015f68 <vPortSetupTimerInterrupt+0x3c>)
 8015f3e:	681b      	ldr	r3, [r3, #0]
 8015f40:	4a0a      	ldr	r2, [pc, #40]	; (8015f6c <vPortSetupTimerInterrupt+0x40>)
 8015f42:	fba2 2303 	umull	r2, r3, r2, r3
 8015f46:	099b      	lsrs	r3, r3, #6
 8015f48:	4a09      	ldr	r2, [pc, #36]	; (8015f70 <vPortSetupTimerInterrupt+0x44>)
 8015f4a:	3b01      	subs	r3, #1
 8015f4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8015f4e:	4b04      	ldr	r3, [pc, #16]	; (8015f60 <vPortSetupTimerInterrupt+0x34>)
 8015f50:	2207      	movs	r2, #7
 8015f52:	601a      	str	r2, [r3, #0]
}
 8015f54:	bf00      	nop
 8015f56:	46bd      	mov	sp, r7
 8015f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f5c:	4770      	bx	lr
 8015f5e:	bf00      	nop
 8015f60:	e000e010 	.word	0xe000e010
 8015f64:	e000e018 	.word	0xe000e018
 8015f68:	20000014 	.word	0x20000014
 8015f6c:	10624dd3 	.word	0x10624dd3
 8015f70:	e000e014 	.word	0xe000e014

08015f74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015f74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8015f84 <vPortEnableVFP+0x10>
 8015f78:	6801      	ldr	r1, [r0, #0]
 8015f7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8015f7e:	6001      	str	r1, [r0, #0]
 8015f80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015f82:	bf00      	nop
 8015f84:	e000ed88 	.word	0xe000ed88

08015f88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015f88:	b480      	push	{r7}
 8015f8a:	b085      	sub	sp, #20
 8015f8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8015f8e:	f3ef 8305 	mrs	r3, IPSR
 8015f92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015f94:	68fb      	ldr	r3, [r7, #12]
 8015f96:	2b0f      	cmp	r3, #15
 8015f98:	d915      	bls.n	8015fc6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8015f9a:	4a18      	ldr	r2, [pc, #96]	; (8015ffc <vPortValidateInterruptPriority+0x74>)
 8015f9c:	68fb      	ldr	r3, [r7, #12]
 8015f9e:	4413      	add	r3, r2
 8015fa0:	781b      	ldrb	r3, [r3, #0]
 8015fa2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015fa4:	4b16      	ldr	r3, [pc, #88]	; (8016000 <vPortValidateInterruptPriority+0x78>)
 8015fa6:	781b      	ldrb	r3, [r3, #0]
 8015fa8:	7afa      	ldrb	r2, [r7, #11]
 8015faa:	429a      	cmp	r2, r3
 8015fac:	d20b      	bcs.n	8015fc6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8015fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015fb2:	b672      	cpsid	i
 8015fb4:	f383 8811 	msr	BASEPRI, r3
 8015fb8:	f3bf 8f6f 	isb	sy
 8015fbc:	f3bf 8f4f 	dsb	sy
 8015fc0:	b662      	cpsie	i
 8015fc2:	607b      	str	r3, [r7, #4]
 8015fc4:	e7fe      	b.n	8015fc4 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8015fc6:	4b0f      	ldr	r3, [pc, #60]	; (8016004 <vPortValidateInterruptPriority+0x7c>)
 8015fc8:	681b      	ldr	r3, [r3, #0]
 8015fca:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8015fce:	4b0e      	ldr	r3, [pc, #56]	; (8016008 <vPortValidateInterruptPriority+0x80>)
 8015fd0:	681b      	ldr	r3, [r3, #0]
 8015fd2:	429a      	cmp	r2, r3
 8015fd4:	d90b      	bls.n	8015fee <vPortValidateInterruptPriority+0x66>
 8015fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015fda:	b672      	cpsid	i
 8015fdc:	f383 8811 	msr	BASEPRI, r3
 8015fe0:	f3bf 8f6f 	isb	sy
 8015fe4:	f3bf 8f4f 	dsb	sy
 8015fe8:	b662      	cpsie	i
 8015fea:	603b      	str	r3, [r7, #0]
 8015fec:	e7fe      	b.n	8015fec <vPortValidateInterruptPriority+0x64>
	}
 8015fee:	bf00      	nop
 8015ff0:	3714      	adds	r7, #20
 8015ff2:	46bd      	mov	sp, r7
 8015ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ff8:	4770      	bx	lr
 8015ffa:	bf00      	nop
 8015ffc:	e000e3f0 	.word	0xe000e3f0
 8016000:	20000468 	.word	0x20000468
 8016004:	e000ed0c 	.word	0xe000ed0c
 8016008:	2000046c 	.word	0x2000046c

0801600c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801600c:	b580      	push	{r7, lr}
 801600e:	b08a      	sub	sp, #40	; 0x28
 8016010:	af00      	add	r7, sp, #0
 8016012:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8016014:	2300      	movs	r3, #0
 8016016:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8016018:	f7fe ffec 	bl	8014ff4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801601c:	4b5a      	ldr	r3, [pc, #360]	; (8016188 <pvPortMalloc+0x17c>)
 801601e:	681b      	ldr	r3, [r3, #0]
 8016020:	2b00      	cmp	r3, #0
 8016022:	d101      	bne.n	8016028 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8016024:	f000 f916 	bl	8016254 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8016028:	4b58      	ldr	r3, [pc, #352]	; (801618c <pvPortMalloc+0x180>)
 801602a:	681a      	ldr	r2, [r3, #0]
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	4013      	ands	r3, r2
 8016030:	2b00      	cmp	r3, #0
 8016032:	f040 8090 	bne.w	8016156 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8016036:	687b      	ldr	r3, [r7, #4]
 8016038:	2b00      	cmp	r3, #0
 801603a:	d01e      	beq.n	801607a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801603c:	2208      	movs	r2, #8
 801603e:	687b      	ldr	r3, [r7, #4]
 8016040:	4413      	add	r3, r2
 8016042:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8016044:	687b      	ldr	r3, [r7, #4]
 8016046:	f003 0307 	and.w	r3, r3, #7
 801604a:	2b00      	cmp	r3, #0
 801604c:	d015      	beq.n	801607a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	f023 0307 	bic.w	r3, r3, #7
 8016054:	3308      	adds	r3, #8
 8016056:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016058:	687b      	ldr	r3, [r7, #4]
 801605a:	f003 0307 	and.w	r3, r3, #7
 801605e:	2b00      	cmp	r3, #0
 8016060:	d00b      	beq.n	801607a <pvPortMalloc+0x6e>
 8016062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016066:	b672      	cpsid	i
 8016068:	f383 8811 	msr	BASEPRI, r3
 801606c:	f3bf 8f6f 	isb	sy
 8016070:	f3bf 8f4f 	dsb	sy
 8016074:	b662      	cpsie	i
 8016076:	617b      	str	r3, [r7, #20]
 8016078:	e7fe      	b.n	8016078 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801607a:	687b      	ldr	r3, [r7, #4]
 801607c:	2b00      	cmp	r3, #0
 801607e:	d06a      	beq.n	8016156 <pvPortMalloc+0x14a>
 8016080:	4b43      	ldr	r3, [pc, #268]	; (8016190 <pvPortMalloc+0x184>)
 8016082:	681b      	ldr	r3, [r3, #0]
 8016084:	687a      	ldr	r2, [r7, #4]
 8016086:	429a      	cmp	r2, r3
 8016088:	d865      	bhi.n	8016156 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801608a:	4b42      	ldr	r3, [pc, #264]	; (8016194 <pvPortMalloc+0x188>)
 801608c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801608e:	4b41      	ldr	r3, [pc, #260]	; (8016194 <pvPortMalloc+0x188>)
 8016090:	681b      	ldr	r3, [r3, #0]
 8016092:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016094:	e004      	b.n	80160a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8016096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016098:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801609a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801609c:	681b      	ldr	r3, [r3, #0]
 801609e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80160a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160a2:	685b      	ldr	r3, [r3, #4]
 80160a4:	687a      	ldr	r2, [r7, #4]
 80160a6:	429a      	cmp	r2, r3
 80160a8:	d903      	bls.n	80160b2 <pvPortMalloc+0xa6>
 80160aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160ac:	681b      	ldr	r3, [r3, #0]
 80160ae:	2b00      	cmp	r3, #0
 80160b0:	d1f1      	bne.n	8016096 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80160b2:	4b35      	ldr	r3, [pc, #212]	; (8016188 <pvPortMalloc+0x17c>)
 80160b4:	681b      	ldr	r3, [r3, #0]
 80160b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80160b8:	429a      	cmp	r2, r3
 80160ba:	d04c      	beq.n	8016156 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80160bc:	6a3b      	ldr	r3, [r7, #32]
 80160be:	681b      	ldr	r3, [r3, #0]
 80160c0:	2208      	movs	r2, #8
 80160c2:	4413      	add	r3, r2
 80160c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80160c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160c8:	681a      	ldr	r2, [r3, #0]
 80160ca:	6a3b      	ldr	r3, [r7, #32]
 80160cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80160ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160d0:	685a      	ldr	r2, [r3, #4]
 80160d2:	687b      	ldr	r3, [r7, #4]
 80160d4:	1ad2      	subs	r2, r2, r3
 80160d6:	2308      	movs	r3, #8
 80160d8:	005b      	lsls	r3, r3, #1
 80160da:	429a      	cmp	r2, r3
 80160dc:	d920      	bls.n	8016120 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80160de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80160e0:	687b      	ldr	r3, [r7, #4]
 80160e2:	4413      	add	r3, r2
 80160e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80160e6:	69bb      	ldr	r3, [r7, #24]
 80160e8:	f003 0307 	and.w	r3, r3, #7
 80160ec:	2b00      	cmp	r3, #0
 80160ee:	d00b      	beq.n	8016108 <pvPortMalloc+0xfc>
 80160f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80160f4:	b672      	cpsid	i
 80160f6:	f383 8811 	msr	BASEPRI, r3
 80160fa:	f3bf 8f6f 	isb	sy
 80160fe:	f3bf 8f4f 	dsb	sy
 8016102:	b662      	cpsie	i
 8016104:	613b      	str	r3, [r7, #16]
 8016106:	e7fe      	b.n	8016106 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8016108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801610a:	685a      	ldr	r2, [r3, #4]
 801610c:	687b      	ldr	r3, [r7, #4]
 801610e:	1ad2      	subs	r2, r2, r3
 8016110:	69bb      	ldr	r3, [r7, #24]
 8016112:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8016114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016116:	687a      	ldr	r2, [r7, #4]
 8016118:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801611a:	69b8      	ldr	r0, [r7, #24]
 801611c:	f000 f8fc 	bl	8016318 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8016120:	4b1b      	ldr	r3, [pc, #108]	; (8016190 <pvPortMalloc+0x184>)
 8016122:	681a      	ldr	r2, [r3, #0]
 8016124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016126:	685b      	ldr	r3, [r3, #4]
 8016128:	1ad3      	subs	r3, r2, r3
 801612a:	4a19      	ldr	r2, [pc, #100]	; (8016190 <pvPortMalloc+0x184>)
 801612c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801612e:	4b18      	ldr	r3, [pc, #96]	; (8016190 <pvPortMalloc+0x184>)
 8016130:	681a      	ldr	r2, [r3, #0]
 8016132:	4b19      	ldr	r3, [pc, #100]	; (8016198 <pvPortMalloc+0x18c>)
 8016134:	681b      	ldr	r3, [r3, #0]
 8016136:	429a      	cmp	r2, r3
 8016138:	d203      	bcs.n	8016142 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801613a:	4b15      	ldr	r3, [pc, #84]	; (8016190 <pvPortMalloc+0x184>)
 801613c:	681b      	ldr	r3, [r3, #0]
 801613e:	4a16      	ldr	r2, [pc, #88]	; (8016198 <pvPortMalloc+0x18c>)
 8016140:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8016142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016144:	685a      	ldr	r2, [r3, #4]
 8016146:	4b11      	ldr	r3, [pc, #68]	; (801618c <pvPortMalloc+0x180>)
 8016148:	681b      	ldr	r3, [r3, #0]
 801614a:	431a      	orrs	r2, r3
 801614c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801614e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8016150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016152:	2200      	movs	r2, #0
 8016154:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8016156:	f7fe ff5b 	bl	8015010 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801615a:	69fb      	ldr	r3, [r7, #28]
 801615c:	f003 0307 	and.w	r3, r3, #7
 8016160:	2b00      	cmp	r3, #0
 8016162:	d00b      	beq.n	801617c <pvPortMalloc+0x170>
 8016164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016168:	b672      	cpsid	i
 801616a:	f383 8811 	msr	BASEPRI, r3
 801616e:	f3bf 8f6f 	isb	sy
 8016172:	f3bf 8f4f 	dsb	sy
 8016176:	b662      	cpsie	i
 8016178:	60fb      	str	r3, [r7, #12]
 801617a:	e7fe      	b.n	801617a <pvPortMalloc+0x16e>
	return pvReturn;
 801617c:	69fb      	ldr	r3, [r7, #28]
}
 801617e:	4618      	mov	r0, r3
 8016180:	3728      	adds	r7, #40	; 0x28
 8016182:	46bd      	mov	sp, r7
 8016184:	bd80      	pop	{r7, pc}
 8016186:	bf00      	nop
 8016188:	20004078 	.word	0x20004078
 801618c:	20004084 	.word	0x20004084
 8016190:	2000407c 	.word	0x2000407c
 8016194:	20004070 	.word	0x20004070
 8016198:	20004080 	.word	0x20004080

0801619c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801619c:	b580      	push	{r7, lr}
 801619e:	b086      	sub	sp, #24
 80161a0:	af00      	add	r7, sp, #0
 80161a2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80161a4:	687b      	ldr	r3, [r7, #4]
 80161a6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80161a8:	687b      	ldr	r3, [r7, #4]
 80161aa:	2b00      	cmp	r3, #0
 80161ac:	d04a      	beq.n	8016244 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80161ae:	2308      	movs	r3, #8
 80161b0:	425b      	negs	r3, r3
 80161b2:	697a      	ldr	r2, [r7, #20]
 80161b4:	4413      	add	r3, r2
 80161b6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80161b8:	697b      	ldr	r3, [r7, #20]
 80161ba:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80161bc:	693b      	ldr	r3, [r7, #16]
 80161be:	685a      	ldr	r2, [r3, #4]
 80161c0:	4b22      	ldr	r3, [pc, #136]	; (801624c <vPortFree+0xb0>)
 80161c2:	681b      	ldr	r3, [r3, #0]
 80161c4:	4013      	ands	r3, r2
 80161c6:	2b00      	cmp	r3, #0
 80161c8:	d10b      	bne.n	80161e2 <vPortFree+0x46>
 80161ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80161ce:	b672      	cpsid	i
 80161d0:	f383 8811 	msr	BASEPRI, r3
 80161d4:	f3bf 8f6f 	isb	sy
 80161d8:	f3bf 8f4f 	dsb	sy
 80161dc:	b662      	cpsie	i
 80161de:	60fb      	str	r3, [r7, #12]
 80161e0:	e7fe      	b.n	80161e0 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80161e2:	693b      	ldr	r3, [r7, #16]
 80161e4:	681b      	ldr	r3, [r3, #0]
 80161e6:	2b00      	cmp	r3, #0
 80161e8:	d00b      	beq.n	8016202 <vPortFree+0x66>
 80161ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80161ee:	b672      	cpsid	i
 80161f0:	f383 8811 	msr	BASEPRI, r3
 80161f4:	f3bf 8f6f 	isb	sy
 80161f8:	f3bf 8f4f 	dsb	sy
 80161fc:	b662      	cpsie	i
 80161fe:	60bb      	str	r3, [r7, #8]
 8016200:	e7fe      	b.n	8016200 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8016202:	693b      	ldr	r3, [r7, #16]
 8016204:	685a      	ldr	r2, [r3, #4]
 8016206:	4b11      	ldr	r3, [pc, #68]	; (801624c <vPortFree+0xb0>)
 8016208:	681b      	ldr	r3, [r3, #0]
 801620a:	4013      	ands	r3, r2
 801620c:	2b00      	cmp	r3, #0
 801620e:	d019      	beq.n	8016244 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8016210:	693b      	ldr	r3, [r7, #16]
 8016212:	681b      	ldr	r3, [r3, #0]
 8016214:	2b00      	cmp	r3, #0
 8016216:	d115      	bne.n	8016244 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8016218:	693b      	ldr	r3, [r7, #16]
 801621a:	685a      	ldr	r2, [r3, #4]
 801621c:	4b0b      	ldr	r3, [pc, #44]	; (801624c <vPortFree+0xb0>)
 801621e:	681b      	ldr	r3, [r3, #0]
 8016220:	43db      	mvns	r3, r3
 8016222:	401a      	ands	r2, r3
 8016224:	693b      	ldr	r3, [r7, #16]
 8016226:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8016228:	f7fe fee4 	bl	8014ff4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801622c:	693b      	ldr	r3, [r7, #16]
 801622e:	685a      	ldr	r2, [r3, #4]
 8016230:	4b07      	ldr	r3, [pc, #28]	; (8016250 <vPortFree+0xb4>)
 8016232:	681b      	ldr	r3, [r3, #0]
 8016234:	4413      	add	r3, r2
 8016236:	4a06      	ldr	r2, [pc, #24]	; (8016250 <vPortFree+0xb4>)
 8016238:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801623a:	6938      	ldr	r0, [r7, #16]
 801623c:	f000 f86c 	bl	8016318 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8016240:	f7fe fee6 	bl	8015010 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8016244:	bf00      	nop
 8016246:	3718      	adds	r7, #24
 8016248:	46bd      	mov	sp, r7
 801624a:	bd80      	pop	{r7, pc}
 801624c:	20004084 	.word	0x20004084
 8016250:	2000407c 	.word	0x2000407c

08016254 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8016254:	b480      	push	{r7}
 8016256:	b085      	sub	sp, #20
 8016258:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801625a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801625e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8016260:	4b27      	ldr	r3, [pc, #156]	; (8016300 <prvHeapInit+0xac>)
 8016262:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8016264:	68fb      	ldr	r3, [r7, #12]
 8016266:	f003 0307 	and.w	r3, r3, #7
 801626a:	2b00      	cmp	r3, #0
 801626c:	d00c      	beq.n	8016288 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801626e:	68fb      	ldr	r3, [r7, #12]
 8016270:	3307      	adds	r3, #7
 8016272:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016274:	68fb      	ldr	r3, [r7, #12]
 8016276:	f023 0307 	bic.w	r3, r3, #7
 801627a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801627c:	68ba      	ldr	r2, [r7, #8]
 801627e:	68fb      	ldr	r3, [r7, #12]
 8016280:	1ad3      	subs	r3, r2, r3
 8016282:	4a1f      	ldr	r2, [pc, #124]	; (8016300 <prvHeapInit+0xac>)
 8016284:	4413      	add	r3, r2
 8016286:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016288:	68fb      	ldr	r3, [r7, #12]
 801628a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801628c:	4a1d      	ldr	r2, [pc, #116]	; (8016304 <prvHeapInit+0xb0>)
 801628e:	687b      	ldr	r3, [r7, #4]
 8016290:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8016292:	4b1c      	ldr	r3, [pc, #112]	; (8016304 <prvHeapInit+0xb0>)
 8016294:	2200      	movs	r2, #0
 8016296:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8016298:	687b      	ldr	r3, [r7, #4]
 801629a:	68ba      	ldr	r2, [r7, #8]
 801629c:	4413      	add	r3, r2
 801629e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80162a0:	2208      	movs	r2, #8
 80162a2:	68fb      	ldr	r3, [r7, #12]
 80162a4:	1a9b      	subs	r3, r3, r2
 80162a6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80162a8:	68fb      	ldr	r3, [r7, #12]
 80162aa:	f023 0307 	bic.w	r3, r3, #7
 80162ae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80162b0:	68fb      	ldr	r3, [r7, #12]
 80162b2:	4a15      	ldr	r2, [pc, #84]	; (8016308 <prvHeapInit+0xb4>)
 80162b4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80162b6:	4b14      	ldr	r3, [pc, #80]	; (8016308 <prvHeapInit+0xb4>)
 80162b8:	681b      	ldr	r3, [r3, #0]
 80162ba:	2200      	movs	r2, #0
 80162bc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80162be:	4b12      	ldr	r3, [pc, #72]	; (8016308 <prvHeapInit+0xb4>)
 80162c0:	681b      	ldr	r3, [r3, #0]
 80162c2:	2200      	movs	r2, #0
 80162c4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80162ca:	683b      	ldr	r3, [r7, #0]
 80162cc:	68fa      	ldr	r2, [r7, #12]
 80162ce:	1ad2      	subs	r2, r2, r3
 80162d0:	683b      	ldr	r3, [r7, #0]
 80162d2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80162d4:	4b0c      	ldr	r3, [pc, #48]	; (8016308 <prvHeapInit+0xb4>)
 80162d6:	681a      	ldr	r2, [r3, #0]
 80162d8:	683b      	ldr	r3, [r7, #0]
 80162da:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80162dc:	683b      	ldr	r3, [r7, #0]
 80162de:	685b      	ldr	r3, [r3, #4]
 80162e0:	4a0a      	ldr	r2, [pc, #40]	; (801630c <prvHeapInit+0xb8>)
 80162e2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80162e4:	683b      	ldr	r3, [r7, #0]
 80162e6:	685b      	ldr	r3, [r3, #4]
 80162e8:	4a09      	ldr	r2, [pc, #36]	; (8016310 <prvHeapInit+0xbc>)
 80162ea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80162ec:	4b09      	ldr	r3, [pc, #36]	; (8016314 <prvHeapInit+0xc0>)
 80162ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80162f2:	601a      	str	r2, [r3, #0]
}
 80162f4:	bf00      	nop
 80162f6:	3714      	adds	r7, #20
 80162f8:	46bd      	mov	sp, r7
 80162fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162fe:	4770      	bx	lr
 8016300:	20000470 	.word	0x20000470
 8016304:	20004070 	.word	0x20004070
 8016308:	20004078 	.word	0x20004078
 801630c:	20004080 	.word	0x20004080
 8016310:	2000407c 	.word	0x2000407c
 8016314:	20004084 	.word	0x20004084

08016318 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8016318:	b480      	push	{r7}
 801631a:	b085      	sub	sp, #20
 801631c:	af00      	add	r7, sp, #0
 801631e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8016320:	4b28      	ldr	r3, [pc, #160]	; (80163c4 <prvInsertBlockIntoFreeList+0xac>)
 8016322:	60fb      	str	r3, [r7, #12]
 8016324:	e002      	b.n	801632c <prvInsertBlockIntoFreeList+0x14>
 8016326:	68fb      	ldr	r3, [r7, #12]
 8016328:	681b      	ldr	r3, [r3, #0]
 801632a:	60fb      	str	r3, [r7, #12]
 801632c:	68fb      	ldr	r3, [r7, #12]
 801632e:	681b      	ldr	r3, [r3, #0]
 8016330:	687a      	ldr	r2, [r7, #4]
 8016332:	429a      	cmp	r2, r3
 8016334:	d8f7      	bhi.n	8016326 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8016336:	68fb      	ldr	r3, [r7, #12]
 8016338:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801633a:	68fb      	ldr	r3, [r7, #12]
 801633c:	685b      	ldr	r3, [r3, #4]
 801633e:	68ba      	ldr	r2, [r7, #8]
 8016340:	4413      	add	r3, r2
 8016342:	687a      	ldr	r2, [r7, #4]
 8016344:	429a      	cmp	r2, r3
 8016346:	d108      	bne.n	801635a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8016348:	68fb      	ldr	r3, [r7, #12]
 801634a:	685a      	ldr	r2, [r3, #4]
 801634c:	687b      	ldr	r3, [r7, #4]
 801634e:	685b      	ldr	r3, [r3, #4]
 8016350:	441a      	add	r2, r3
 8016352:	68fb      	ldr	r3, [r7, #12]
 8016354:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8016356:	68fb      	ldr	r3, [r7, #12]
 8016358:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	685b      	ldr	r3, [r3, #4]
 8016362:	68ba      	ldr	r2, [r7, #8]
 8016364:	441a      	add	r2, r3
 8016366:	68fb      	ldr	r3, [r7, #12]
 8016368:	681b      	ldr	r3, [r3, #0]
 801636a:	429a      	cmp	r2, r3
 801636c:	d118      	bne.n	80163a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801636e:	68fb      	ldr	r3, [r7, #12]
 8016370:	681a      	ldr	r2, [r3, #0]
 8016372:	4b15      	ldr	r3, [pc, #84]	; (80163c8 <prvInsertBlockIntoFreeList+0xb0>)
 8016374:	681b      	ldr	r3, [r3, #0]
 8016376:	429a      	cmp	r2, r3
 8016378:	d00d      	beq.n	8016396 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801637a:	687b      	ldr	r3, [r7, #4]
 801637c:	685a      	ldr	r2, [r3, #4]
 801637e:	68fb      	ldr	r3, [r7, #12]
 8016380:	681b      	ldr	r3, [r3, #0]
 8016382:	685b      	ldr	r3, [r3, #4]
 8016384:	441a      	add	r2, r3
 8016386:	687b      	ldr	r3, [r7, #4]
 8016388:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801638a:	68fb      	ldr	r3, [r7, #12]
 801638c:	681b      	ldr	r3, [r3, #0]
 801638e:	681a      	ldr	r2, [r3, #0]
 8016390:	687b      	ldr	r3, [r7, #4]
 8016392:	601a      	str	r2, [r3, #0]
 8016394:	e008      	b.n	80163a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8016396:	4b0c      	ldr	r3, [pc, #48]	; (80163c8 <prvInsertBlockIntoFreeList+0xb0>)
 8016398:	681a      	ldr	r2, [r3, #0]
 801639a:	687b      	ldr	r3, [r7, #4]
 801639c:	601a      	str	r2, [r3, #0]
 801639e:	e003      	b.n	80163a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80163a0:	68fb      	ldr	r3, [r7, #12]
 80163a2:	681a      	ldr	r2, [r3, #0]
 80163a4:	687b      	ldr	r3, [r7, #4]
 80163a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80163a8:	68fa      	ldr	r2, [r7, #12]
 80163aa:	687b      	ldr	r3, [r7, #4]
 80163ac:	429a      	cmp	r2, r3
 80163ae:	d002      	beq.n	80163b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80163b0:	68fb      	ldr	r3, [r7, #12]
 80163b2:	687a      	ldr	r2, [r7, #4]
 80163b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80163b6:	bf00      	nop
 80163b8:	3714      	adds	r7, #20
 80163ba:	46bd      	mov	sp, r7
 80163bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163c0:	4770      	bx	lr
 80163c2:	bf00      	nop
 80163c4:	20004070 	.word	0x20004070
 80163c8:	20004078 	.word	0x20004078

080163cc <__errno>:
 80163cc:	4b01      	ldr	r3, [pc, #4]	; (80163d4 <__errno+0x8>)
 80163ce:	6818      	ldr	r0, [r3, #0]
 80163d0:	4770      	bx	lr
 80163d2:	bf00      	nop
 80163d4:	20000024 	.word	0x20000024

080163d8 <__libc_init_array>:
 80163d8:	b570      	push	{r4, r5, r6, lr}
 80163da:	4e0d      	ldr	r6, [pc, #52]	; (8016410 <__libc_init_array+0x38>)
 80163dc:	4c0d      	ldr	r4, [pc, #52]	; (8016414 <__libc_init_array+0x3c>)
 80163de:	1ba4      	subs	r4, r4, r6
 80163e0:	10a4      	asrs	r4, r4, #2
 80163e2:	2500      	movs	r5, #0
 80163e4:	42a5      	cmp	r5, r4
 80163e6:	d109      	bne.n	80163fc <__libc_init_array+0x24>
 80163e8:	4e0b      	ldr	r6, [pc, #44]	; (8016418 <__libc_init_array+0x40>)
 80163ea:	4c0c      	ldr	r4, [pc, #48]	; (801641c <__libc_init_array+0x44>)
 80163ec:	f000 f8d0 	bl	8016590 <_init>
 80163f0:	1ba4      	subs	r4, r4, r6
 80163f2:	10a4      	asrs	r4, r4, #2
 80163f4:	2500      	movs	r5, #0
 80163f6:	42a5      	cmp	r5, r4
 80163f8:	d105      	bne.n	8016406 <__libc_init_array+0x2e>
 80163fa:	bd70      	pop	{r4, r5, r6, pc}
 80163fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8016400:	4798      	blx	r3
 8016402:	3501      	adds	r5, #1
 8016404:	e7ee      	b.n	80163e4 <__libc_init_array+0xc>
 8016406:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801640a:	4798      	blx	r3
 801640c:	3501      	adds	r5, #1
 801640e:	e7f2      	b.n	80163f6 <__libc_init_array+0x1e>
 8016410:	0802071c 	.word	0x0802071c
 8016414:	0802071c 	.word	0x0802071c
 8016418:	0802071c 	.word	0x0802071c
 801641c:	08020720 	.word	0x08020720

08016420 <memcpy>:
 8016420:	b510      	push	{r4, lr}
 8016422:	1e43      	subs	r3, r0, #1
 8016424:	440a      	add	r2, r1
 8016426:	4291      	cmp	r1, r2
 8016428:	d100      	bne.n	801642c <memcpy+0xc>
 801642a:	bd10      	pop	{r4, pc}
 801642c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016430:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016434:	e7f7      	b.n	8016426 <memcpy+0x6>

08016436 <memset>:
 8016436:	4402      	add	r2, r0
 8016438:	4603      	mov	r3, r0
 801643a:	4293      	cmp	r3, r2
 801643c:	d100      	bne.n	8016440 <memset+0xa>
 801643e:	4770      	bx	lr
 8016440:	f803 1b01 	strb.w	r1, [r3], #1
 8016444:	e7f9      	b.n	801643a <memset+0x4>
	...

08016448 <sqrt>:
 8016448:	b500      	push	{lr}
 801644a:	ed2d 8b02 	vpush	{d8}
 801644e:	eeb0 8b40 	vmov.f64	d8, d0
 8016452:	b08b      	sub	sp, #44	; 0x2c
 8016454:	f000 f894 	bl	8016580 <__ieee754_sqrt>
 8016458:	4b1f      	ldr	r3, [pc, #124]	; (80164d8 <sqrt+0x90>)
 801645a:	f993 3000 	ldrsb.w	r3, [r3]
 801645e:	1c5a      	adds	r2, r3, #1
 8016460:	d024      	beq.n	80164ac <sqrt+0x64>
 8016462:	eeb4 8b48 	vcmp.f64	d8, d8
 8016466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801646a:	d61f      	bvs.n	80164ac <sqrt+0x64>
 801646c:	ed9f 7b18 	vldr	d7, [pc, #96]	; 80164d0 <sqrt+0x88>
 8016470:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8016474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016478:	d518      	bpl.n	80164ac <sqrt+0x64>
 801647a:	2201      	movs	r2, #1
 801647c:	9200      	str	r2, [sp, #0]
 801647e:	4a17      	ldr	r2, [pc, #92]	; (80164dc <sqrt+0x94>)
 8016480:	9201      	str	r2, [sp, #4]
 8016482:	2200      	movs	r2, #0
 8016484:	9208      	str	r2, [sp, #32]
 8016486:	ed8d 8b04 	vstr	d8, [sp, #16]
 801648a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801648e:	b993      	cbnz	r3, 80164b6 <sqrt+0x6e>
 8016490:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016494:	4668      	mov	r0, sp
 8016496:	f000 f879 	bl	801658c <matherr>
 801649a:	b190      	cbz	r0, 80164c2 <sqrt+0x7a>
 801649c:	9b08      	ldr	r3, [sp, #32]
 801649e:	b11b      	cbz	r3, 80164a8 <sqrt+0x60>
 80164a0:	f7ff ff94 	bl	80163cc <__errno>
 80164a4:	9b08      	ldr	r3, [sp, #32]
 80164a6:	6003      	str	r3, [r0, #0]
 80164a8:	ed9d 0b06 	vldr	d0, [sp, #24]
 80164ac:	b00b      	add	sp, #44	; 0x2c
 80164ae:	ecbd 8b02 	vpop	{d8}
 80164b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80164b6:	2b02      	cmp	r3, #2
 80164b8:	ee87 6b07 	vdiv.f64	d6, d7, d7
 80164bc:	ed8d 6b06 	vstr	d6, [sp, #24]
 80164c0:	d1e8      	bne.n	8016494 <sqrt+0x4c>
 80164c2:	f7ff ff83 	bl	80163cc <__errno>
 80164c6:	2321      	movs	r3, #33	; 0x21
 80164c8:	6003      	str	r3, [r0, #0]
 80164ca:	e7e7      	b.n	801649c <sqrt+0x54>
 80164cc:	f3af 8000 	nop.w
	...
 80164d8:	20000088 	.word	0x20000088
 80164dc:	08020708 	.word	0x08020708

080164e0 <sqrtf>:
 80164e0:	b500      	push	{lr}
 80164e2:	ed2d 8b02 	vpush	{d8}
 80164e6:	b08b      	sub	sp, #44	; 0x2c
 80164e8:	eeb0 8a40 	vmov.f32	s16, s0
 80164ec:	f000 f84b 	bl	8016586 <__ieee754_sqrtf>
 80164f0:	4b21      	ldr	r3, [pc, #132]	; (8016578 <sqrtf+0x98>)
 80164f2:	f993 3000 	ldrsb.w	r3, [r3]
 80164f6:	1c5a      	adds	r2, r3, #1
 80164f8:	d028      	beq.n	801654c <sqrtf+0x6c>
 80164fa:	eeb4 8a48 	vcmp.f32	s16, s16
 80164fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016502:	d623      	bvs.n	801654c <sqrtf+0x6c>
 8016504:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8016508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801650c:	d51e      	bpl.n	801654c <sqrtf+0x6c>
 801650e:	2201      	movs	r2, #1
 8016510:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 8016514:	9200      	str	r2, [sp, #0]
 8016516:	4a19      	ldr	r2, [pc, #100]	; (801657c <sqrtf+0x9c>)
 8016518:	9201      	str	r2, [sp, #4]
 801651a:	2200      	movs	r2, #0
 801651c:	9208      	str	r2, [sp, #32]
 801651e:	ed8d 8b04 	vstr	d8, [sp, #16]
 8016522:	ed8d 8b02 	vstr	d8, [sp, #8]
 8016526:	ed9f 7b12 	vldr	d7, [pc, #72]	; 8016570 <sqrtf+0x90>
 801652a:	b9a3      	cbnz	r3, 8016556 <sqrtf+0x76>
 801652c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016530:	4668      	mov	r0, sp
 8016532:	f000 f82b 	bl	801658c <matherr>
 8016536:	b1a0      	cbz	r0, 8016562 <sqrtf+0x82>
 8016538:	9b08      	ldr	r3, [sp, #32]
 801653a:	b11b      	cbz	r3, 8016544 <sqrtf+0x64>
 801653c:	f7ff ff46 	bl	80163cc <__errno>
 8016540:	9b08      	ldr	r3, [sp, #32]
 8016542:	6003      	str	r3, [r0, #0]
 8016544:	ed9d 0b06 	vldr	d0, [sp, #24]
 8016548:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801654c:	b00b      	add	sp, #44	; 0x2c
 801654e:	ecbd 8b02 	vpop	{d8}
 8016552:	f85d fb04 	ldr.w	pc, [sp], #4
 8016556:	2b02      	cmp	r3, #2
 8016558:	ee87 6b07 	vdiv.f64	d6, d7, d7
 801655c:	ed8d 6b06 	vstr	d6, [sp, #24]
 8016560:	d1e6      	bne.n	8016530 <sqrtf+0x50>
 8016562:	f7ff ff33 	bl	80163cc <__errno>
 8016566:	2321      	movs	r3, #33	; 0x21
 8016568:	6003      	str	r3, [r0, #0]
 801656a:	e7e5      	b.n	8016538 <sqrtf+0x58>
 801656c:	f3af 8000 	nop.w
	...
 8016578:	20000088 	.word	0x20000088
 801657c:	0802070d 	.word	0x0802070d

08016580 <__ieee754_sqrt>:
 8016580:	eeb1 0bc0 	vsqrt.f64	d0, d0
 8016584:	4770      	bx	lr

08016586 <__ieee754_sqrtf>:
 8016586:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801658a:	4770      	bx	lr

0801658c <matherr>:
 801658c:	2000      	movs	r0, #0
 801658e:	4770      	bx	lr

08016590 <_init>:
 8016590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016592:	bf00      	nop
 8016594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016596:	bc08      	pop	{r3}
 8016598:	469e      	mov	lr, r3
 801659a:	4770      	bx	lr

0801659c <_fini>:
 801659c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801659e:	bf00      	nop
 80165a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80165a2:	bc08      	pop	{r3}
 80165a4:	469e      	mov	lr, r3
 80165a6:	4770      	bx	lr
