# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Pipeline.srcs/sources_1/ip/blk_mem/sim/blk_mem.v" \
"../../../../Pipeline.srcs/sources_1/ip/imem/sim/imem.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/ALU.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/Adder4.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/AdderJump.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/AluControl.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/BranchControl.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/BranchForwardingUnit.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/Comparator.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/Control.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/DataMemory.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/EXMEMReg.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/ForwardingUnit.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/HazardDetectionUnit.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/IDEXReg.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/IFIDReg.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/ImmGen.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/InstructionMemory.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/MEMWBReg.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/Mux.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/Mux_4.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/PC.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/Pipeline.v" \
"../../../../Pipeline.srcs/sources_1/imports/Download/RegisterFile.v" \
"../../../../Pipeline.srcs/sim_1/imports/Download/TestBenchPipe.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
