INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/ram_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/ram_rom/ram_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_ram_testbench
INFO: [VRFC 10-311] analyzing module dual_port_ram_testbench
INFO: [VRFC 10-311] analyzing module rom_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/ram_rom/ram_rom.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
