This project contains sub-modules "clk_gen", "digit_selector", "hex_num_gen", and "seg7display" that are
instantiated in the main module "sseg_x4_top". There is a constraints file as well (Basys3_Master.xdc) used to interface
this circuit with the Basys 3 Xilinx FPGA board.
