

================================================================
== Synthesis Summary Report of 'test_trmm'
================================================================
+ General Information: 
    * Date:           Tue Nov  7 20:08:24 2023
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        output_300.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+------+------+----------+-----------+----------+----------+---------+----------+------+---------+------------+------------+-----+
    |                       Modules                      | Issue|      | Latency  |  Latency  | Iteration|          |   Trip  |          |      |         |            |            |     |
    |                       & Loops                      | Type | Slack| (cycles) |    (ns)   |  Latency | Interval |  Count  | Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------------+------+------+----------+-----------+----------+----------+---------+----------+------+---------+------------+------------+-----+
    |+ test_trmm                                         |     -|  0.02|  38400024|  1.279e+08|         -|  38400025|        -|        no|     -|  7 (~0%)|  1154 (~0%)|  1103 (~0%)|    -|
    | o VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3  |     -|  2.43|  38400022|  1.279e+08|        27|         4|  9600000|       yes|     -|        -|           -|           -|    -|
    +----------------------------------------------------+------+------+----------+-----------+----------+----------+---------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_ctrl | 32         | 5             | 16     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_ctrl | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_ctrl | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_ctrl | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_ctrl | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_ctrl | v0       | 0x10   | 32    | W      | Data signal of v0                |                                                                      |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AP_MEMORY
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| v1_address0 | 16       |
| v1_q0       | 32       |
| v2_address0 | 16       |
| v2_address1 | 16       |
| v2_d0       | 32       |
| v2_d1       | 32       |
| v2_q0       | 32       |
| v2_q1       | 32       |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| v0       | in        | float    |
| v1       | in        | float*   |
| v2       | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+----------+----------+------------------------------+
| Argument | HW Interface | HW Type  | HW Usage | HW Info                      |
+----------+--------------+----------+----------+------------------------------+
| v0       | s_axi_ctrl   | register |          | name=v0 offset=0x10 range=32 |
| v1       | v1_address0  | port     | offset   |                              |
| v1       | v1_ce0       | port     |          |                              |
| v1       | v1_q0        | port     |          |                              |
| v2       | v2_address0  | port     | offset   |                              |
| v2       | v2_ce0       | port     |          |                              |
| v2       | v2_we0       | port     |          |                              |
| v2       | v2_d0        | port     |          |                              |
| v2       | v2_q0        | port     |          |                              |
| v2       | v2_address1  | port     | offset   |                              |
| v2       | v2_ce1       | port     |          |                              |
| v2       | v2_we1       | port     |          |                              |
| v2       | v2_d1        | port     |          |                              |
| v2       | v2_q1        | port     |          |                              |
+----------+--------------+----------+----------+------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+------------+------+---------+---------+
| + test_trmm                         | 7   |        |            |      |         |         |
|   empty_fu_298_p2                   | -   |        | empty      | sub  | fabric  | 0       |
|   empty_10_fu_307_p2                | -   |        | empty_10   | sub  | fabric  | 0       |
|   empty_11_fu_198_p2                | -   |        | empty_11   | sub  | fabric  | 0       |
|   mac_muladd_8ns_8ns_8ns_16_4_1_U3  | 1   |        | mul_ln39   | mul  | dsp48   | 3       |
|   mac_muladd_8ns_8ns_8ns_16_4_1_U3  | 1   |        | add_ln39   | add  | dsp48   | 3       |
|   add_ln34_1_fu_214_p2              | -   |        | add_ln34_1 | add  | fabric  | 0       |
|   add_ln34_fu_321_p2                | -   |        | add_ln34   | add  | fabric  | 0       |
|   p_mid116_fu_331_p2                | -   |        | p_mid116   | sub  | fabric  | 0       |
|   add_ln39_1_fu_549_p2              | -   |        | add_ln39_1 | add  | fabric  | 0       |
|   add_ln35_fu_375_p2                | -   |        | add_ln35   | add  | fabric  | 0       |
|   p_mid1_fu_395_p2                  | -   |        | p_mid1     | sub  | fabric  | 0       |
|   p_mid14_fu_258_p2                 | -   |        | p_mid14    | sub  | fabric  | 0       |
|   mac_muladd_8ns_8ns_8ns_16_4_1_U4  | 1   |        | mul_ln39_1 | mul  | dsp48   | 3       |
|   mac_muladd_8ns_8ns_8ns_16_4_1_U4  | 1   |        | add_ln39_2 | add  | dsp48   | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | v8         | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_7_full_dsp_1_U1 | 2   |        | v10        | fadd | fulldsp | 6       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | v12        | fmul | maxdsp  | 3       |
|   add_ln36_fu_485_p2                | -   |        | add_ln36   | add  | fabric  | 0       |
|   add_ln35_1_fu_267_p2              | -   |        | add_ln35_1 | add  | fabric  | 0       |
+-------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+-------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options                       | Location                          | Messages                                                                                                                         |
+----------+-------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| resource | variable=v1 core=ram_t2p_bram | test_trmm.cpp:30 in test_trmm, v1 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                               |                                   | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
| resource | variable=v2 core=ram_t2p_bram | test_trmm.cpp:32 in test_trmm, v2 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                               |                                   | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
+----------+-------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+-----------------------------------+---------------------------------------+
| Type      | Options                           | Location                              |
+-----------+-----------------------------------+---------------------------------------+
| interface | s_axilite port=return bundle=ctrl | test_trmm.cpp:28 in test_trmm, return |
| interface | s_axilite port=v0 bundle=ctrl     | test_trmm.cpp:29 in test_trmm, v0     |
| pipeline  | II=4                              | test_trmm.cpp:37 in test_trmm         |
+-----------+-----------------------------------+---------------------------------------+


