[[aiot陳金生]]
第二題陳老師版本略好
```verilog

module v2(clk,c,r,seg);
	input clk;
	input [2:0]c;
	output reg [3:0]r;
	output reg [6:0]seg;

	always @ (posedge clk) begin
	r=r<<1;
	if(r==0) r=1;
	
	case(r)
2:begin
if(c==1)seg<=79;
if(c==2)seg<=18;
if(c==4)seg<=6;
end
4:begin
if(c==1)seg<=76;
if(c==2)seg<=36;
if(c==4)seg<=32;
end
8:begin
if(c==1)seg<=13;
if(c==2)seg<=0;
if(c==4)seg<=4;
end
1:begin
if(c==1)seg<=48;
if(c==2)seg<=1;
if(c==4)seg<=72;
end
endcase
end
endmodule

```
```leetcode
r[0~3] 27,28,29,31
c[0~2] 24,25,26
seg[0~6]8,6,9,11,12,5,4
```
[[aiot蔡佳喻]]
```verilog
module digital_test2(clk, scan_line, rx_line, seg);
	input	clk;
	input	[2:0]rx_line;
	output	reg	[3:0]scan_line;
	output	reg	[6:0]seg;
	
	always@(posedge clk)
	begin
		case(scan_line)
			4'b0001:begin	
				scan_line	<= 4'b0010;
				if(rx_line == 3'b001)		seg	<=	7'b100_1111;	//1
				else if(rx_line == 3'b010)	seg	<=	7'b001_0010;	//2
				else if(rx_line == 3'b100)	seg	<=	7'b000_0110;	//3
			end
			4'b0010:begin	
				scan_line	<= 4'b0100;
				if(rx_line == 3'b001)		seg	<=	7'b100_1100;	//4
				else if(rx_line == 3'b010)	seg	<=	7'b010_0100;	//5
				else if(rx_line == 3'b100)	seg	<=	7'b010_0000;	//6
			end
			4'b0100:begin	
				scan_line	<= 4'b1000;
				if(rx_line == 3'b001)		seg	<=	7'b000_1111;	//7
				else if(rx_line == 3'b010)	seg	<=	7'b000_0000;	//8
				else if(rx_line == 3'b100)	seg	<=	7'b000_1100;	//9
			end
			4'b1000:begin	
				scan_line	<= 4'b0001;
				if(rx_line == 3'b001)		seg	<=	7'b011_0000;	//*
				else if(rx_line == 3'b010)	seg	<=	7'b000_0001;	//0
				else if(rx_line == 3'b100)	seg	<=	7'b100_1000;	//#
			end
			default:begin
				scan_line	<=	4'b0001;end
		endcase
	end
endmodule
```