
*** Running vivado
    with args -log Toplyr.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Toplyr.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Toplyr.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/utils_1/imports/synth_1/Toplyr.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/utils_1/imports/synth_1/Toplyr.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Toplyr -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46186
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2058.695 ; gain = 407.684 ; free physical = 3162 ; free virtual = 11741
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'isr1', assumed default net type 'wire' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/VeSPA_CPU.v:41]
INFO: [Synth 8-11241] undeclared symbol 'isr2', assumed default net type 'wire' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/VeSPA_CPU.v:42]
INFO: [Synth 8-11241] undeclared symbol 'intr_end_ack', assumed default net type 'wire' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/VeSPA_CPU.v:43]
INFO: [Synth 8-11241] undeclared symbol 'bit_changeCC', assumed default net type 'wire' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/VeSPA_CPU.v:45]
INFO: [Synth 8-11241] undeclared symbol 'RegDest', assumed default net type 'wire' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/control_unit.v:135]
INFO: [Synth 8-11241] undeclared symbol 'PS2_INTR', assumed default net type 'wire' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/control_unit.v:158]
INFO: [Synth 8-11241] undeclared symbol 'PS2C', assumed default net type 'wire' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Toplyr.v:64]
INFO: [Synth 8-6157] synthesizing module 'Toplyr' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Toplyr.v:23]
INFO: [Synth 8-6157] synthesizing module 'HALT_AND_CLK' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/HALT_AND_CLK.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HALT_AND_CLK' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/HALT_AND_CLK.v:23]
INFO: [Synth 8-6157] synthesizing module 'ps2' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/PS2_keyboard_controller.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/PS2_keyboard_controller.v:34]
WARNING: [Synth 8-6090] variable 'keyboard_parity' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/PS2_keyboard_controller.v:72]
WARNING: [Synth 8-6090] variable 'i' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/PS2_keyboard_controller.v:73]
WARNING: [Synth 8-6090] variable 'count' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/PS2_keyboard_controller.v:74]
INFO: [Synth 8-6155] done synthesizing module 'ps2' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/PS2_keyboard_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'VeSPA_CPU' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/VeSPA_CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Datapath.v:2]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/PCAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/PCAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Mem_IP_wrapper' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/imports/hdl/Instruction_Mem_IP_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Mem_IP' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/synth/Instruction_Mem_IP.v:13]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Mem_IP_Address_Adder_0_1' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_Address_Adder_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Mem_IP_Address_Adder_0_1' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_Address_Adder_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Mem_IP_Address_Adder_0_2' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_Address_Adder_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Mem_IP_Address_Adder_0_2' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_Address_Adder_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Mem_IP_Address_Adder_1_0' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_Address_Adder_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Mem_IP_Address_Adder_1_0' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_Address_Adder_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Mem_IP_Conct_Out_RAM_0_0' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_Conct_Out_RAM_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Mem_IP_Conct_Out_RAM_0_0' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_Conct_Out_RAM_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Mem_IP_IP_Instruction_31_24_0' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_IP_Instruction_31_24_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Mem_IP_IP_Instruction_31_24_0' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_IP_Instruction_31_24_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Mem_IP_IP_Instruction_31_24_1' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_IP_Instruction_31_24_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Mem_IP_IP_Instruction_31_24_1' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_IP_Instruction_31_24_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Mem_IP_IP_Instruction_31_24_2' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_IP_Instruction_31_24_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Mem_IP_IP_Instruction_31_24_2' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_IP_Instruction_31_24_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Mem_IP_blk_mem_gen_0_0' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Mem_IP_blk_mem_gen_0_0' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/Instruction_Mem_IP_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Mem_IP' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/synth/Instruction_Mem_IP.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Mem_IP_wrapper' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/imports/hdl/Instruction_Mem_IP_wrapper.v:13]
WARNING: [Synth 8-689] width (32) of port connection 'PC_IN' does not match port width (10) of module 'Instruction_Mem_IP_wrapper' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Datapath.v:84]
INFO: [Synth 8-6157] synthesizing module 'Decode_Instruction' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Decode_Instruction.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode_Instruction' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Decode_Instruction.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux5b_2x1' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Mux5b_2x1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux5b_2x1' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Mux5b_2x1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux32b_2x1' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Mux32b_2x1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux32b_2x1' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Mux32b_2x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegFile_IP_wrapper' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/imports/hdl/RegFile_IP_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'RegFile_IP' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/RegFile_IP/synth/RegFile_IP.v:13]
INFO: [Synth 8-6157] synthesizing module 'RegFile_IP_blk_mem_gen_0_0' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/RegFile_IP_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RegFile_IP_blk_mem_gen_0_0' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/RegFile_IP_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RegFile_IP_blk_mem_gen_0_1' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/RegFile_IP_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RegFile_IP_blk_mem_gen_0_1' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/RegFile_IP_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RegFile_IP' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/RegFile_IP/synth/RegFile_IP.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RegFile_IP_wrapper' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/imports/hdl/RegFile_IP_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Datapath.v:2]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/control_unit.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/control_unit.v:72]
INFO: [Synth 8-6157] synthesizing module 'CondCode' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/CondCode.v:38]
INFO: [Synth 8-6155] done synthesizing module 'CondCode' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/CondCode.v:38]
INFO: [Synth 8-6157] synthesizing module 'intrController' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/InterruptController.v:26]
INFO: [Synth 8-6155] done synthesizing module 'intrController' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/InterruptController.v:26]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/control_unit.v:27]
INFO: [Synth 8-6155] done synthesizing module 'VeSPA_CPU' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/VeSPA_CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM_IP' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/imports/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_Conct_Out_RAM_0_1' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/design_1_Conct_Out_RAM_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Conct_Out_RAM_0_1' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/design_1_Conct_Out_RAM_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAM_IP_31_24_0' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/design_1_RAM_IP_31_24_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAM_IP_31_24_0' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/design_1_RAM_IP_31_24_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAM_IP_31_24_2' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/design_1_RAM_IP_31_24_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAM_IP_31_24_2' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/design_1_RAM_IP_31_24_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAM_IP_31_24_1' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/design_1_RAM_IP_31_24_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAM_IP_31_24_1' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/design_1_RAM_IP_31_24_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_SliptD_IN_RAM_0_1' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/design_1_SliptD_IN_RAM_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SliptD_IN_RAM_0_1' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/.Xil/Vivado-46163-marcelopc/realtime/design_1_SliptD_IN_RAM_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM_IP' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/imports/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-689] width (32) of port connection 'addr_RAM' does not match port width (11) of module 'RAM_IP' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Toplyr.v:94]
INFO: [Synth 8-6155] done synthesizing module 'Toplyr' (0#1) [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Toplyr.v:23]
WARNING: [Synth 8-6014] Unused sequential element pre_clk_reg was removed.  [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/PS2_keyboard_controller.v:27]
WARNING: [Synth 8-6014] Unused sequential element ticks_reg was removed.  [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/PS2_keyboard_controller.v:28]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/PS2_keyboard_controller.v:30]
WARNING: [Synth 8-6014] Unused sequential element keyboard_parity_reg was removed.  [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/PS2_keyboard_controller.v:46]
WARNING: [Synth 8-3848] Net RegDst in module/entity control_unit does not have driver. [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/control_unit.v:53]
WARNING: [Synth 8-3848] Net PS2C in module/entity Toplyr does not have driver. [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Toplyr.v:64]
WARNING: [Synth 8-7129] Port clk in module CondCode is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module CondCode is either unconnected or has no load
WARNING: [Synth 8-7129] Port RegDst in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port INTR_BOT1 in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port PS2_flag in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port bit_changeCC in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Decode_Instruction is either unconnected or has no load
WARNING: [Synth 8-7129] Port PS2C in module ps2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2139.664 ; gain = 488.652 ; free physical = 3054 ; free virtual = 11636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2157.477 ; gain = 506.465 ; free physical = 3052 ; free virtual = 11634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2157.477 ; gain = 506.465 ; free physical = 3052 ; free virtual = 11634
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.477 ; gain = 0.000 ; free physical = 3052 ; free virtual = 11634
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/design_1/ip/design_1_Conct_Out_RAM_0_1/design_1_Conct_Out_RAM_0_1/Instruction_Mem_IP_Conct_Out_RAM_0_0_in_context.xdc] for cell 'ram_IP/design_1_i/Conct_Out_RAM'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/design_1/ip/design_1_Conct_Out_RAM_0_1/design_1_Conct_Out_RAM_0_1/Instruction_Mem_IP_Conct_Out_RAM_0_0_in_context.xdc] for cell 'ram_IP/design_1_i/Conct_Out_RAM'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/design_1/ip/design_1_RAM_IP_31_24_0/design_1_RAM_IP_31_24_0/design_1_RAM_IP_31_24_0_in_context.xdc] for cell 'ram_IP/design_1_i/RAM_IP_07_00'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/design_1/ip/design_1_RAM_IP_31_24_0/design_1_RAM_IP_31_24_0/design_1_RAM_IP_31_24_0_in_context.xdc] for cell 'ram_IP/design_1_i/RAM_IP_07_00'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/design_1/ip/design_1_RAM_IP_31_24_1/design_1_RAM_IP_31_24_1/design_1_RAM_IP_31_24_0_in_context.xdc] for cell 'ram_IP/design_1_i/RAM_IP_23_16'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/design_1/ip/design_1_RAM_IP_31_24_1/design_1_RAM_IP_31_24_1/design_1_RAM_IP_31_24_0_in_context.xdc] for cell 'ram_IP/design_1_i/RAM_IP_23_16'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/design_1/ip/design_1_RAM_IP_31_24_2/design_1_RAM_IP_31_24_2/design_1_RAM_IP_31_24_0_in_context.xdc] for cell 'ram_IP/design_1_i/RAM_IP_15_08'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/design_1/ip/design_1_RAM_IP_31_24_2/design_1_RAM_IP_31_24_2/design_1_RAM_IP_31_24_0_in_context.xdc] for cell 'ram_IP/design_1_i/RAM_IP_15_08'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0_1/design_1_blk_mem_gen_0_0/design_1_RAM_IP_31_24_0_in_context.xdc] for cell 'ram_IP/design_1_i/RAM_IP_31_24'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0_1/design_1_blk_mem_gen_0_0/design_1_RAM_IP_31_24_0_in_context.xdc] for cell 'ram_IP/design_1_i/RAM_IP_31_24'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/design_1/ip/design_1_SliptD_IN_RAM_0_1/design_1_SliptD_IN_RAM_0_1/design_1_SliptD_IN_RAM_0_1_in_context.xdc] for cell 'ram_IP/design_1_i/SliptD_IN_RAM'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/design_1/ip/design_1_SliptD_IN_RAM_0_1/design_1_SliptD_IN_RAM_0_1/design_1_SliptD_IN_RAM_0_1_in_context.xdc] for cell 'ram_IP/design_1_i/SliptD_IN_RAM'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/RegFile_IP/ip/RegFile_IP_blk_mem_gen_0_0/RegFile_IP_blk_mem_gen_0_0/RegFile_IP_blk_mem_gen_0_0_in_context.xdc] for cell 'CPU/DP/Register_FILE_IP/RegFile_IP_i/RegFile_IP_rdst_Reg1'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/RegFile_IP/ip/RegFile_IP_blk_mem_gen_0_0/RegFile_IP_blk_mem_gen_0_0/RegFile_IP_blk_mem_gen_0_0_in_context.xdc] for cell 'CPU/DP/Register_FILE_IP/RegFile_IP_i/RegFile_IP_rdst_Reg1'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/RegFile_IP/ip/RegFile_IP_blk_mem_gen_0_1/RegFile_IP_blk_mem_gen_0_1/RegFile_IP_blk_mem_gen_0_0_in_context.xdc] for cell 'CPU/DP/Register_FILE_IP/RegFile_IP_i/RegFile_IP_rdst_Reg2'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/RegFile_IP/ip/RegFile_IP_blk_mem_gen_0_1/RegFile_IP_blk_mem_gen_0_1/RegFile_IP_blk_mem_gen_0_0_in_context.xdc] for cell 'CPU/DP/Register_FILE_IP/RegFile_IP_i/RegFile_IP_rdst_Reg2'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_blk_mem_gen_0_0/Instruction_Mem_IP_blk_mem_gen_0_0/Instruction_Mem_IP_blk_mem_gen_0_0_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_blk_mem_gen_0_0/Instruction_Mem_IP_blk_mem_gen_0_0/Instruction_Mem_IP_blk_mem_gen_0_0_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_IP_Instruction_31_24_0/Instruction_Mem_IP_IP_Instruction_31_24_0/Instruction_Mem_IP_blk_mem_gen_0_0_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_07_00'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_IP_Instruction_31_24_0/Instruction_Mem_IP_IP_Instruction_31_24_0/Instruction_Mem_IP_blk_mem_gen_0_0_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_07_00'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_IP_Instruction_31_24_1/Instruction_Mem_IP_IP_Instruction_31_24_1/Instruction_Mem_IP_blk_mem_gen_0_0_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_15_08'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_IP_Instruction_31_24_1/Instruction_Mem_IP_IP_Instruction_31_24_1/Instruction_Mem_IP_blk_mem_gen_0_0_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_15_08'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_IP_Instruction_31_24_2/Instruction_Mem_IP_IP_Instruction_31_24_2/Instruction_Mem_IP_blk_mem_gen_0_0_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_23_16'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_IP_Instruction_31_24_2/Instruction_Mem_IP_IP_Instruction_31_24_2/Instruction_Mem_IP_blk_mem_gen_0_0_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_23_16'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Address_Adder_0_1/Instruction_Mem_IP_Address_Adder_0_1/Instruction_Mem_IP_Address_Adder_0_1_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/Address_Adder_1'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Address_Adder_0_1/Instruction_Mem_IP_Address_Adder_0_1/Instruction_Mem_IP_Address_Adder_0_1_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/Address_Adder_1'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Address_Adder_0_2/Instruction_Mem_IP_Address_Adder_0_2/Instruction_Mem_IP_Address_Adder_0_2_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/Address_Adder_2'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Address_Adder_0_2/Instruction_Mem_IP_Address_Adder_0_2/Instruction_Mem_IP_Address_Adder_0_2_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/Address_Adder_2'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Address_Adder_1_0/Instruction_Mem_IP_Address_Adder_1_0/Instruction_Mem_IP_Address_Adder_1_0_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/Address_Adder_3'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Address_Adder_1_0/Instruction_Mem_IP_Address_Adder_1_0/Instruction_Mem_IP_Address_Adder_1_0_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/Address_Adder_3'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Conct_Out_RAM_0_0/Instruction_Mem_IP_Conct_Out_RAM_0_0/Instruction_Mem_IP_Conct_Out_RAM_0_0_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/Conct_Out_RAM_0'
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.gen/sources_1/bd/Instruction_Mem_IP/ip/Instruction_Mem_IP_Conct_Out_RAM_0_0/Instruction_Mem_IP_Conct_Out_RAM_0_0/Instruction_Mem_IP_Conct_Out_RAM_0_0_in_context.xdc] for cell 'CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/Conct_Out_RAM_0'
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/constrs_1/new/Teste_Opcode.xdc]
WARNING: [Vivado 12-584] No ports matched 'KeyBoard_clk_IBUF'. [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/constrs_1/new/Teste_Opcode.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'KeyBoard_clk_IBUF'. [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/constrs_1/new/Teste_Opcode.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'PS2_key[4]'. [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/constrs_1/new/Teste_Opcode.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'PS2_key[5]'. [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/constrs_1/new/Teste_Opcode.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'PS2_key[6]'. [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/constrs_1/new/Teste_Opcode.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'PS2_key[7]'. [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/constrs_1/new/Teste_Opcode.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'PS2_key[4]'. [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/constrs_1/new/Teste_Opcode.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'PS2_key[5]'. [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/constrs_1/new/Teste_Opcode.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'PS2_key[6]'. [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/constrs_1/new/Teste_Opcode.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'PS2_key[7]'. [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/constrs_1/new/Teste_Opcode.xdc:68]
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/constrs_1/new/Teste_Opcode.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/constrs_1/new/Teste_Opcode.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Toplyr_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/constrs_1/new/Teste_Opcode.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Toplyr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Toplyr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.227 ; gain = 0.000 ; free physical = 3030 ; free virtual = 11627
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.262 ; gain = 0.000 ; free physical = 3030 ; free virtual = 11627
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 3023 ; free virtual = 11620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 3023 ; free virtual = 11620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ram_IP/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ram_IP/design_1_i/Conct_Out_RAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ram_IP/design_1_i/RAM_IP_07_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ram_IP/design_1_i/RAM_IP_23_16. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ram_IP/design_1_i/RAM_IP_15_08. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ram_IP/design_1_i/RAM_IP_31_24. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ram_IP/design_1_i/SliptD_IN_RAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/DP/Register_FILE_IP/RegFile_IP_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/DP/Register_FILE_IP/RegFile_IP_i/RegFile_IP_rdst_Reg1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/DP/Register_FILE_IP/RegFile_IP_i/RegFile_IP_rdst_Reg2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_31_24. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_07_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_15_08. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/IP_Instruction_23_16. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/Address_Adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/Address_Adder_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/Address_Adder_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/DP/CODE_MEM_IP/Instruction_Mem_IP_i/Conct_Out_RAM_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 3023 ; free virtual = 11620
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/ALU.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'Overflow' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/ALU.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'Negative' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/ALU.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'Carry' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/ALU.v:89]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00010 |                              000
                 iSTATE0 |                            10000 |                              001
                 iSTATE1 |                            01000 |                              010
                 iSTATE2 |                            00100 |                              011
                 iSTATE3 |                            00001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 3023 ; free virtual = 11621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   9 Input    9 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input   33 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 1     
	  15 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 14    
	  12 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port INTR_BOT1 in module Toplyr is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 3010 ; free virtual = 11615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 3001 ; free virtual = 11613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 3001 ; free virtual = 11613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 3001 ; free virtual = 11613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 2997 ; free virtual = 11609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 2997 ; free virtual = 11609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 2997 ; free virtual = 11609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 2997 ; free virtual = 11609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 2997 ; free virtual = 11609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 2997 ; free virtual = 11609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------+----------+
|      |BlackBox name                             |Instances |
+------+------------------------------------------+----------+
|1     |Instruction_Mem_IP_Address_Adder_0_1      |         1|
|2     |Instruction_Mem_IP_Address_Adder_0_2      |         1|
|3     |Instruction_Mem_IP_Address_Adder_1_0      |         1|
|4     |Instruction_Mem_IP_Conct_Out_RAM_0_0      |         1|
|5     |Instruction_Mem_IP_IP_Instruction_31_24_0 |         1|
|6     |Instruction_Mem_IP_IP_Instruction_31_24_1 |         1|
|7     |Instruction_Mem_IP_IP_Instruction_31_24_2 |         1|
|8     |Instruction_Mem_IP_blk_mem_gen_0_0        |         1|
|9     |RegFile_IP_blk_mem_gen_0_0                |         1|
|10    |RegFile_IP_blk_mem_gen_0_1                |         1|
|11    |design_1_Conct_Out_RAM_0_1                |         1|
|12    |design_1_RAM_IP_31_24_0                   |         1|
|13    |design_1_RAM_IP_31_24_2                   |         1|
|14    |design_1_RAM_IP_31_24_1                   |         1|
|15    |design_1_blk_mem_gen_0_0                  |         1|
|16    |design_1_SliptD_IN_RAM_0_1                |         1|
+------+------------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |Instruction_Mem_IP_Address_Adder_0      |     2|
|3     |Instruction_Mem_IP_Address_Adder_1      |     1|
|4     |Instruction_Mem_IP_Conct_Out_RAM_0      |     1|
|5     |Instruction_Mem_IP_IP_Instruction_31_24 |     3|
|8     |Instruction_Mem_IP_blk_mem_gen_0        |     1|
|9     |RegFile_IP_blk_mem_gen_0                |     2|
|11    |design_1_Conct_Out_RAM_0                |     1|
|12    |design_1_RAM_IP_31_24                   |     3|
|15    |design_1_SliptD_IN_RAM_0                |     1|
|16    |design_1_blk_mem_gen_0                  |     1|
|17    |BUFG                                    |     4|
|18    |CARRY4                                  |    27|
|19    |LUT1                                    |     3|
|20    |LUT2                                    |    16|
|21    |LUT3                                    |    36|
|22    |LUT4                                    |    55|
|23    |LUT5                                    |    56|
|24    |LUT6                                    |   108|
|25    |MUXF7                                   |     1|
|26    |FDCE                                    |     4|
|27    |FDPE                                    |     1|
|28    |FDRE                                    |    81|
|29    |LD                                      |    36|
|30    |IBUF                                    |     8|
|31    |OBUF                                    |     3|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 2997 ; free virtual = 11609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2306.262 ; gain = 506.465 ; free physical = 2997 ; free virtual = 11609
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2306.262 ; gain = 655.250 ; free physical = 2997 ; free virtual = 11609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.262 ; gain = 0.000 ; free physical = 3282 ; free virtual = 11894
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.262 ; gain = 0.000 ; free physical = 3282 ; free virtual = 11895
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LD => LDCE: 36 instances

Synth Design complete | Checksum: 9049c441
INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2306.262 ; gain = 982.461 ; free physical = 3282 ; free virtual = 11894
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1850.639; main = 1521.534; forked = 377.486
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3263.426; main = 2306.230; forked = 989.211
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2330.238 ; gain = 0.000 ; free physical = 3281 ; free virtual = 11894
INFO: [Common 17-1381] The checkpoint '/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.runs/synth_1/Toplyr.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Toplyr_utilization_synth.rpt -pb Toplyr_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 22:13:45 2024...
