# ðŸ“˜ AITL Silicon Pathway â€” Documentation Root

Welcome to the documentation directory of the **AITL Silicon Pathway Project**.

This folder contains structured documentation for all chapters of the AITL education & development pipeline:

---

## ðŸ“š Chapters

| Folder | Description |
|--------|-------------|
| [chapter1](chapter1/) | Python baseline model (PID Ã— FSM Ã— LLM) |
| [chapter2](chapter2/) | RTL specification and Verilog translation |
| [chapter3](chapter3/) | OpenLane physical design (GDSII generation) |
| [chapter4](chapter4/) | Magic RC extraction & SPICE model |
| [chapter5](chapter5/) | System-level integration & analysis |

---

## ðŸ“Œ Purpose of This Directory

This `/docs` directory is the **GitHub Pages source** for the AITL project.  
All documentation is written in Markdown and rendered automatically using GitHub Pages + Jekyll.

If you want to modify or extend documentation, add pages inside the corresponding chapter directories.

---

## ðŸš€ Next Steps

Go to the homepage:

ðŸ‘‰ **[index.md](index.md)**

Or enter Chapter 1:

ðŸ‘‰ **[chapter1/index.md](chapter1/index.md)**

---

Â© AITL Silicon Pathway Project

