// Seed: 1573194088
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    input  wand id_2
);
endmodule
module module_1 #(
    parameter id_4 = 32'd11,
    parameter id_9 = 32'd5
) (
    output supply0 id_0,
    output tri0 id_1,
    input wor id_2,
    input wand id_3,
    output wire _id_4,
    input tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    output uwire id_8,
    input wire _id_9[(  -1  )  +  id_4 : -1],
    input wand id_10,
    input tri0 id_11,
    output tri id_12,
    output uwire id_13
);
  integer id_15;
  wire [id_9 : -1] id_16;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_5
  );
  wire id_17;
  parameter id_18 = 1;
  assign id_15 = 1'b0 - 1;
endmodule
