$date
	Sun Oct 23 05:39:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#306557
b11000 !
1"
#306558
b11000 &
b11000 %
1$
#306559
0"
#306562
b1100 &
b1100 %
#306566
b110 &
b110 %
#306570
b11 &
b11 %
#306574
b1010 &
b1010 %
#306578
b101 &
b101 %
#306582
b10000 &
b10000 %
#306586
b1000 &
b1000 %
#306590
b100 &
b100 %
#306594
b10 &
b10 %
#306598
b1 &
1#
b1 %
#306602
b0 &
b0 %
0#
0$
#1364251
b111 !
1"
#1364254
b111 &
b111 %
1$
#1364255
0"
#1364258
b10110 &
b10110 %
#1364262
b1011 &
b1011 %
#1364266
b100010 &
b100010 %
#1364270
b10001 &
b10001 %
#1364274
b110100 &
b110100 %
#1364278
b11010 &
b11010 %
#1364282
b1101 &
b1101 %
#1364286
b101000 &
b101000 %
#1364290
b10100 &
b10100 %
#1364294
b1010 &
b1010 %
#1364298
b101 &
b101 %
#1364302
b10000 &
b10000 %
#1364306
b1000 &
b1000 %
#1364310
b100 &
b100 %
#1364314
b10 &
b10 %
#1364318
b1 &
1#
b1 %
#1364322
b0 &
b0 %
0#
0$
#2352378
b10 &
b10 %
1$
b10 !
1"
#2352379
0"
#2352382
b1 &
1#
b1 %
#2352386
b0 &
b0 %
0#
0$
#4500012
