{"vcs1":{"timestamp_begin":1685168654.434766337, "rt":1.62, "ut":0.31, "st":0.21}}
{"vcselab":{"timestamp_begin":1685168656.151717584, "rt":1.14, "ut":0.33, "st":0.06}}
{"link":{"timestamp_begin":1685168657.382606967, "rt":0.82, "ut":0.35, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685168653.746477994}
{"VCS_COMP_START_TIME": 1685168653.746477994}
{"VCS_COMP_END_TIME": 1685168659.930986228}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 347560}}
{"stitch_vcselab": {"peak_mem": 230448}}
