
*** Running vivado
    with args -log system_conv2d_0_10.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_conv2d_0_10.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Tue Feb 17 12:41:18 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source system_conv2d_0_10.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 525.523 ; gain = 222.594
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.cache/ip 
Command: synth_design -top system_conv2d_0_10 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18456
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.238 ; gain = 540.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_conv2d_0_10' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/synth/system_conv2d_0_10.v:53]
INFO: [Synth 8-6157] synthesizing module 'conv2d' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_conv1_out_RAM_AUTO_1R1W' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv1_out_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_conv1_out_RAM_AUTO_1R1W' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv1_out_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv2d_pool1_out_RAM_AUTO_1R1W' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_pool1_out_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_pool1_out_RAM_AUTO_1R1W' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_pool1_out_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv2d_conv2_out_RAM_AUTO_1R1W' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv2_out_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_conv2_out_RAM_AUTO_1R1W' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv2_out_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv2d_pool2_out_RAM_AUTO_1R1W' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_pool2_out_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_pool2_out_RAM_AUTO_1R1W' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_pool2_out_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv2d_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_mul_4ns_6ns_9_1_1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mul_4ns_6ns_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_mul_4ns_6ns_9_1_1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mul_4ns_6ns_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv2d_mac_muladd_4ns_4ns_4ns_8_4_1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'conv2d_mac_muladd_4ns_4ns_4ns_8_4_1_DSP48_0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_mac_muladd_4ns_4ns_4ns_8_4_1_DSP48_0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_mac_muladd_4ns_4ns_4ns_8_4_1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'conv2d_mac_muladd_9ns_4ns_4ns_12_4_1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'conv2d_mac_muladd_9ns_4ns_4ns_12_4_1_DSP48_0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_mac_muladd_9ns_4ns_4ns_12_4_1_DSP48_0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_mac_muladd_9ns_4ns_4ns_12_4_1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'conv2d_mac_muladd_8ns_4ns_4ns_11_4_1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'conv2d_mac_muladd_8ns_4ns_4ns_11_4_1_DSP48_0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_mac_muladd_8ns_4ns_4ns_11_4_1_DSP48_0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_mac_muladd_8ns_4ns_4ns_11_4_1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'conv2d_flow_control_loop_pipe_sequential_init' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_mac_muladd_8ns_4ns_4ns_12_4_1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'conv2d_mac_muladd_8ns_4ns_4ns_12_4_1_DSP48_0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_mac_muladd_8ns_4ns_4ns_12_4_1_DSP48_0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_mac_muladd_8ns_4ns_4ns_12_4_1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1.v:45]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_mul_5ns_5ns_9_1_1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mul_5ns_5ns_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_mul_5ns_5ns_9_1_1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mul_5ns_5ns_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_conv2d_Pipeline_VITIS_LOOP_155_26' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_155_26.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_conv2d_Pipeline_VITIS_LOOP_155_26' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_155_26.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_control_s_axi' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_control_s_axi.v:237]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_control_s_axi' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem0_m_axi' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem0_m_axi_load' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:284]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem0_m_axi_fifo' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2157]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem0_m_axi_srl' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2370]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem0_m_axi_srl' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2370]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem0_m_axi_fifo' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2157]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem0_m_axi_fifo__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2157]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem0_m_axi_mem' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2410]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem0_m_axi_mem' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2410]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem0_m_axi_fifo__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2157]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem0_m_axi_load' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:284]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem0_m_axi_read' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem0_m_axi_fifo__parameterized1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2157]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem0_m_axi_srl__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2370]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem0_m_axi_srl__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2370]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem0_m_axi_fifo__parameterized1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2157]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem0_m_axi_burst_converter' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:1050]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem0_m_axi_burst_sequential' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:1656]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem0_m_axi_reg_slice' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2053]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem0_m_axi_reg_slice' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2053]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem0_m_axi_burst_sequential' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:1656]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem0_m_axi_burst_converter' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:1050]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem0_m_axi_reg_slice__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2053]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem0_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:2053]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem0_m_axi_read' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:796]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem0_m_axi' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem0_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem1_m_axi' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem1_m_axi_load' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:284]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem1_m_axi_fifo' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2157]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem1_m_axi_srl' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2370]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem1_m_axi_srl' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2370]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem1_m_axi_fifo' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2157]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem1_m_axi_fifo__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2157]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem1_m_axi_mem' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2410]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem1_m_axi_mem' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2410]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem1_m_axi_fifo__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2157]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem1_m_axi_load' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:284]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem1_m_axi_read' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem1_m_axi_fifo__parameterized1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2157]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem1_m_axi_srl__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2370]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem1_m_axi_srl__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2370]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem1_m_axi_fifo__parameterized1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2157]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem1_m_axi_burst_converter' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:1050]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem1_m_axi_burst_sequential' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:1656]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem1_m_axi_reg_slice' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2053]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem1_m_axi_reg_slice' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2053]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem1_m_axi_burst_sequential' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:1656]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem1_m_axi_burst_converter' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:1050]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem1_m_axi_reg_slice__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2053]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem1_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:2053]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem1_m_axi_read' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:796]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem1_m_axi' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem1_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_store' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_fifo' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2781]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_srl' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2994]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_srl' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2994]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_fifo' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2781]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_fifo__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2781]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_srl__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2994]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_srl__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2994]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_fifo__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2781]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_fifo__parameterized1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2781]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_srl__parameterized1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2994]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_srl__parameterized1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2994]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_fifo__parameterized1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2781]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_fifo__parameterized2' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2781]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_srl__parameterized2' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2994]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_srl__parameterized2' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2994]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_fifo__parameterized2' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2781]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_fifo__parameterized3' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2781]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_srl__parameterized3' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2994]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_srl__parameterized3' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2994]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_fifo__parameterized3' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2781]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_store' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_write' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:1112]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_burst_converter' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:1407]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_burst_sequential' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2013]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_reg_slice' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2677]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_reg_slice' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2677]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_burst_sequential' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2013]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_burst_converter' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:1407]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_throttle' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2408]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_fifo__parameterized4' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2781]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_srl__parameterized4' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2994]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_srl__parameterized4' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2994]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_fifo__parameterized4' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2781]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_reg_slice__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2677]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2677]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_reg_slice__parameterized1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2677]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2677]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_throttle' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2408]
INFO: [Synth 8-6157] synthesizing module 'conv2d_gmem2_m_axi_reg_slice__parameterized2' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2677]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2677]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi_write' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:1112]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_gmem2_m_axi' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fadd_32ns_32ns_32_5_full_dsp_1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/hdl/ip/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip/synth/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg484-1 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_21' declared at 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/hdl/ip/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_21' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/hdl/ip/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip/synth/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/hdl/ip/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip/synth/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fmul_32ns_32ns_32_4_max_dsp_1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/hdl/ip/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip/synth/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg484-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_21' declared at 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/hdl/ip/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_21' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/hdl/ip/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip/synth/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/hdl/ip/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip/synth/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/hdl/ip/conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip/synth/conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg484-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_21' declared at 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/hdl/ip/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_21' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/hdl/ip/conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip/synth/conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/hdl/ip/conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip/synth/conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_conv2d_0_10' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/synth/system_conv2d_0_10.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_control_s_axi.v:322]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_11_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_11_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_11_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_11_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_11_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_11_viv__parameterized25 is either unconnected or has no load
INFO: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_11_viv__parameterized25 is either unconnected or has no load
INFO: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_11_viv__parameterized25 is either unconnected or has no load
INFO: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_11_viv__parameterized25 is either unconnected or has no load
INFO: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_11_viv__parameterized25 is either unconnected or has no load
INFO: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_11_viv__parameterized9 is either unconnected or has no load
INFO: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_11_viv__parameterized9 is either unconnected or has no load
INFO: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_11_viv__parameterized9 is either unconnected or has no load
INFO: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_11_viv__parameterized9 is either unconnected or has no load
INFO: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_11_viv__parameterized9 is either unconnected or has no load
INFO: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_11_viv__parameterized77 is either unconnected or has no load
INFO: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_11_viv__parameterized77 is either unconnected or has no load
INFO: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_11_viv__parameterized77 is either unconnected or has no load
INFO: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_11_viv__parameterized77 is either unconnected or has no load
INFO: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_11_viv__parameterized77 is either unconnected or has no load
INFO: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_11_viv__parameterized75 is either unconnected or has no load
INFO: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_11_viv__parameterized75 is either unconnected or has no load
INFO: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_11_viv__parameterized75 is either unconnected or has no load
INFO: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_11_viv__parameterized75 is either unconnected or has no load
INFO: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_11_viv__parameterized75 is either unconnected or has no load
INFO: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_11_viv__parameterized11 is either unconnected or has no load
INFO: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_11_viv__parameterized11 is either unconnected or has no load
INFO: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_11_viv__parameterized11 is either unconnected or has no load
INFO: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_11_viv__parameterized11 is either unconnected or has no load
INFO: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_11_viv__parameterized11 is either unconnected or has no load
INFO: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
INFO: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_11_viv__parameterized73 is either unconnected or has no load
INFO: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_11_viv__parameterized73 is either unconnected or has no load
INFO: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_11_viv__parameterized73 is either unconnected or has no load
INFO: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_11_viv__parameterized73 is either unconnected or has no load
INFO: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_11_viv__parameterized73 is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port aresetn in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_21_viv__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port reset in module conv2d_fcmp_32ns_32ns_1_2_no_dsp_1 is either unconnected or has no load
INFO: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_11_viv__parameterized55 is either unconnected or has no load
INFO: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_11_viv__parameterized55 is either unconnected or has no load
INFO: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_11_viv__parameterized55 is either unconnected or has no load
INFO: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_11_viv__parameterized55 is either unconnected or has no load
INFO: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_11_viv__parameterized55 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
INFO: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
INFO: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
INFO: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
INFO: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1603.941 ; gain = 834.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1603.941 ; gain = 834.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1603.941 ; gain = 834.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.373 . Memory (MB): peak = 1603.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/constraints/conv2d_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_10/constraints/conv2d_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/system_conv2d_0_10_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/system_conv2d_0_10_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1655.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.420 . Memory (MB): peak = 1655.637 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1655.637 ; gain = 885.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1655.637 ; gain = 885.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1655.637 ; gain = 885.754
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv2d_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv2d_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv2d_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv2d_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv2d_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv2d_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv2d_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv2d_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv2d_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv2d_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv2d_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv2d_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv2d_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv2d_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv2d_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv2d_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv2d_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv2d_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv2d_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv2d_gmem2_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1655.637 ; gain = 885.754
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U67/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U67/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U67/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U67/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U67/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U67/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U68/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U68/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U68/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U68/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip:/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip:/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4ns_4ns_11_4_1_U29/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4ns_4ns_11_4_1_U29/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1.v:31]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4ns_4ns_11_4_1_U29/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1.v:30]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4ns_4ns_8_4_1_U26/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '8' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4ns_4ns_8_4_1_U26/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '8' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1.v:31]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4ns_4ns_8_4_1_U26/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '8' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1.v:30]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9ns_4ns_4ns_12_4_1_U27/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9ns_4ns_4ns_12_4_1_U27/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1.v:31]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9ns_4ns_4ns_12_4_1_U27/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1.v:30]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9ns_4ns_4ns_12_4_1_U28/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9ns_4ns_4ns_12_4_1_U28/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1.v:31]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9ns_4ns_4ns_12_4_1_U28/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1.v:30]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4ns_4ns_12_4_1_U4/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4ns_4ns_12_4_1_U4/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1.v:31]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4ns_4ns_12_4_1_U4/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1.v:30]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4ns_4ns_11_4_1_U41/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4ns_4ns_11_4_1_U41/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1.v:31]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4ns_4ns_11_4_1_U41/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1.v:30]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4ns_4ns_8_4_1_U40/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '8' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4ns_4ns_8_4_1_U40/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '8' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1.v:31]
INFO: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4ns_4ns_8_4_1_U40/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '8' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1.v:30]
INFO: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttle/rs_req/data_p1_reg' and it is trimmed from '73' to '72' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2710]
INFO: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttle/rs_req/data_p2_reg' and it is trimmed from '73' to '72' bits. [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/feb6/hdl/verilog/conv2d_gmem2_m_axi.v:2731]
INFO: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module conv2d_control_s_axi.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module conv2d_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 1813.312 ; gain = 1043.430
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_8ns_4ns_4ns_12_4_1_U4/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1_DSP48_0_U/p_reg_reg_5 : 0 0 : 1146 1146 : Used 1 time 0
 Sort Area is  mac_muladd_9ns_4ns_4ns_12_4_1_U27/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 1146 1146 : Used 1 time 0
 Sort Area is  mac_muladd_9ns_4ns_4ns_12_4_1_U28/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 1146 1146 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_4ns_4ns_11_4_1_U29/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1_DSP48_0_U/p_reg_reg_3 : 0 0 : 1011 1011 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_4ns_4ns_11_4_1_U41/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 1006 1006 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 1813.652 ; gain = 1043.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1867.277 ; gain = 1097.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/pool2_out_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool2_out_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 1962.145 ; gain = 1192.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 2086.258 ; gain = 1316.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 2086.258 ; gain = 1316.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 2086.258 ; gain = 1316.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 2086.258 ; gain = 1316.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 2095.172 ; gain = 1325.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 2095.172 ; gain = 1325.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                            | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                                                        | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                                        | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1                                        | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2                                        | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3                                        | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_mac_muladd_8ns_4ns_4ns_12_4_1_DSP48_0                           | (C'+(A'*B')')'  | 8      | 4      | 4      | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8 | (C'+(A''*B')')' | 8      | 4      | 4      | -      | 11     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_mac_muladd_4ns_4ns_4ns_8_4_1_DSP48_0                            | (C'+(A'*B')')'  | 9      | 4      | 4      | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_mac_muladd_4ns_4ns_4ns_8_4_1_DSP48_0                            | (C'+(A'*B')')'  | 9      | 4      | 4      | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_mac_muladd_8ns_4ns_4ns_11_4_1_DSP48_0                           | (C+(A''*B')')'  | 8      | 4      | 4      | -      | 11     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+-----------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   490|
|2     |DSP48E1  |    10|
|10    |LUT1     |   122|
|11    |LUT2     |   423|
|12    |LUT3     |  1408|
|13    |LUT4     |   912|
|14    |LUT5     |   604|
|15    |LUT6     |  1725|
|16    |MUXCY    |   200|
|17    |MUXF7    |     2|
|18    |RAMB18E1 |     4|
|21    |RAMB36E1 |    14|
|24    |SRL16E   |   377|
|25    |SRLC32E  |    36|
|26    |XORCY    |    25|
|27    |FDE      |     3|
|28    |FDRE     |  8410|
|29    |FDSE     |    27|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 2095.172 ; gain = 1325.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:26 . Memory (MB): peak = 2095.172 ; gain = 1273.594
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 2095.172 ; gain = 1325.289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 2095.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2107.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 56 instances
  FDE => FDRE: 3 instances

Synth Design complete | Checksum: 65f96487
INFO: [Common 17-83] Releasing license: Synthesis
352 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:43 . Memory (MB): peak = 2107.957 ; gain = 1566.027
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2107.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/system_conv2d_0_10_synth_1/system_conv2d_0_10.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_conv2d_0_10, cache-ID = b93bba97ae38dcc7
INFO: [Coretcl 2-1174] Renamed 247 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2107.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/system_conv2d_0_10_synth_1/system_conv2d_0_10.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_conv2d_0_10_utilization_synth.rpt -pb system_conv2d_0_10_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 12:43:23 2026...
