s5p_irq_demux_eint	,	F_20
irq_set_chip_and_handler	,	F_34
newvalue	,	V_8
irq_set_chained_handler	,	F_36
data	,	V_2
EINT_OFFSET	,	F_12
IRQ_EINT16_31	,	V_34
shift	,	V_6
__iomem	,	T_2
IRQ_EINT	,	F_24
IRQ_TYPE_EDGE_FALLING	,	V_11
S5P_EINT_MASK	,	F_3
u32	,	T_1
s5p_irq_eint_ack	,	F_8
irq_desc	,	V_24
s5p_irq_eint_mask	,	F_1
"No such irq type %d"	,	L_1
S5P_IRQ_TYPE_EDGE_RISING	,	V_10
VIC_INT_ENABLE	,	V_28
s5p_irq_eint_unmask	,	F_7
s5p_irq_eint_set_type	,	F_11
s5p_irq_eint_maskack	,	F_10
IRQ_TYPE_LEVEL_LOW	,	V_15
eint_irq_to_bit	,	F_5
"No such irq number %d"	,	L_2
of_have_populated_dt	,	F_32
IRQ_TYPE_LEVEL_HIGH	,	V_17
generic_handle_irq	,	F_22
S5P_IRQ_TYPE_EDGE_BOTH	,	V_14
s5p_irq_vic_eint_maskack	,	F_30
irq_data	,	V_1
s5p_irq_eint	,	V_31
status	,	V_23
desc	,	V_25
S5P_IRQ_TYPE_LEVEL_HIGH	,	V_18
ENODEV	,	V_29
EINT_GPIO_2	,	F_18
ctrl	,	V_7
EINT_GPIO_1	,	F_17
s5p_init_irq_eint	,	F_31
EINT_GPIO_0	,	F_16
printk	,	F_13
EINT_GPIO_3	,	F_19
handle_level_irq	,	V_32
offs	,	V_5
IRQ_TYPE_EDGE_BOTH	,	V_13
__raw_writel	,	F_6
irq_data_get_irq_chip_data	,	F_26
S5P_EINT_CON	,	F_14
S5P_IRQ_TYPE_EDGE_FALLING	,	V_12
EINT_MODE	,	V_21
irq_set_chip	,	F_33
IRQF_VALID	,	V_33
__raw_readl	,	F_2
mask	,	V_3
s5p_irq_vic_eint_mask	,	F_25
s5p_irq_vic_eint_ack	,	F_29
S5P_IRQ_TYPE_LEVEL_LOW	,	V_16
s5p_irq_demux_eint16_31	,	F_23
writel	,	F_27
VIC_INT_ENABLE_CLEAR	,	V_27
start	,	V_22
irq	,	V_4
set_irq_flags	,	F_35
fls	,	F_21
IRQ_TYPE_EDGE_RISING	,	V_9
S5P_EINT_PEND	,	F_9
EINVAL	,	V_20
s5p_irq_vic_eint	,	V_30
KERN_ERR	,	V_19
s5p_irq_vic_eint_unmask	,	F_28
__init	,	T_3
EINT_REG_NR	,	F_4
s3c_gpio_cfgpin	,	F_15
base	,	V_26
