$comment
	File created using the following command:
		vcd file mux_4_1_1_bit.msim.vcd -direction
$end
$date
	Sun Mar 10 20:15:14 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mux_4_1_1_bit_vlg_vec_tst $end
$var reg 1 ! S0 $end
$var reg 1 " S1 $end
$var reg 1 # u $end
$var reg 1 $ v $end
$var reg 1 % w $end
$var reg 1 & x $end
$var wire 1 ' m $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 / u~input_o $end
$var wire 1 0 v~input_o $end
$var wire 1 1 S0~input_o $end
$var wire 1 2 S1~input_o $end
$var wire 1 3 x~input_o $end
$var wire 1 4 w~input_o $end
$var wire 1 5 m2|m~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
1%
0&
1'
0(
1)
x*
1+
1,
1-
0.
1/
10
01
02
03
14
15
$end
#5000
1!
11
#10000
1"
0#
0!
12
0/
01
#15000
1!
11
05
0'
#20000
1&
0"
0!
13
02
01
#25000
1!
11
15
1'
#30000
0%
1#
0&
1"
0!
04
1/
03
12
01
05
0'
#35000
1!
11
#40000
0$
1%
0#
1&
0"
0!
00
14
0/
13
02
01
#45000
1!
11
#50000
1$
0%
0&
1"
0!
10
04
03
12
01
#55000
1!
11
#60000
1%
0"
0!
14
02
01
#65000
1!
11
15
1'
#70000
0$
1"
0!
00
12
01
#75000
1!
11
05
0'
#80000
1#
0%
1$
0"
0!
1/
04
10
02
01
15
1'
#85000
1!
11
#90000
1&
1%
1"
0!
13
14
12
01
#95000
1!
11
#100000
0&
0%
0"
0!
03
04
02
01
#105000
1!
11
#110000
0#
0$
1&
1%
1"
0!
0/
00
13
14
12
01
#115000
1!
11
#120000
1#
1$
0&
0%
0"
0!
1/
10
03
04
02
01
#125000
1!
11
#130000
0#
0$
1&
1%
1"
0!
0/
00
13
14
12
01
#135000
1!
11
#140000
1#
0"
0!
1/
02
01
#145000
1!
11
05
0'
#150000
0%
0#
1"
0!
04
0/
12
01
#155000
1!
11
15
1'
#160000
