Final output of CRV run on non-uvm testbench tb/spi_master_tb.sv
See first column to trace CPU -> master -> slave
See second column to trace slave -> master -> CPU


Transaction 1
CPU- CPU to master: c7
SLAVE- master to slave: c7, slave to master: 18
MASTER- CPU to master: c7, master to CPU: 18


Transaction 2
CPU- CPU to master: 2
SLAVE- master to slave: 2, slave to master: 56
MASTER- CPU to master: 02, master to CPU: 56


Transaction 3
CPU- CPU to master: e6
SLAVE- master to slave: e6, slave to master: b5
MASTER- CPU to master: e6, master to CPU: b5


Transaction 4
CPU- CPU to master: be
SLAVE- master to slave: be, slave to master: 4d
MASTER- CPU to master: be, master to CPU: 4d


Transaction 5
CPU- CPU to master: 7b
SLAVE- master to slave: 7b, slave to master: 6c
MASTER- CPU to master: 7b, master to CPU: 6c

