###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:15:25 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.670
- Setup                         0.187
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.283
- Arrival Time                 10.141
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.142 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.033 |   0.033 |    0.175 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.021 | 0.030 |   0.064 |    0.205 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.281 | 0.279 |   0.343 |    0.485 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M  | 0.107 | 0.123 |   0.466 |    0.608 | 
     | REF_SCAN_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M  | 0.207 | 0.151 |   0.617 |    0.759 | 
     | U0_RegFile/\regArr_reg[1][0]            | CK ^ -> Q v  | SDFFRHQX2M  | 0.078 | 0.328 |   0.945 |    1.087 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_        | A v -> Y v   | BUFX10M     | 0.076 | 0.145 |   1.091 |    1.232 | 
     | U0_ALU/div_52/U1                        | A v -> Y ^   | INVX6M      | 0.197 | 0.139 |   1.230 |    1.371 | 
     | U0_ALU/div_52/U8                        | A ^ -> Y ^   | OR2X2M      | 0.072 | 0.146 |   1.376 |    1.518 | 
     | U0_ALU/div_52/FE_RC_22_0                | A ^ -> Y v   | INVX2M      | 0.047 | 0.051 |   1.427 |    1.568 | 
     | U0_ALU/div_52/FE_RC_21_0                | A v -> Y ^   | NOR2X4M     | 0.207 | 0.138 |   1.565 |    1.707 | 
     | U0_ALU/div_52/FE_RC_61_0                | A ^ -> Y v   | NAND3X2M    | 0.108 | 0.108 |   1.673 |    1.815 | 
     | U0_ALU/div_52/FE_RC_60_0                | AN v -> Y v  | NAND3BX4M   | 0.093 | 0.169 |   1.843 |    1.984 | 
     | U0_ALU/div_52/FE_RC_69_0                | A v -> Y ^   | CLKNAND2X4M | 0.073 | 0.071 |   1.913 |    2.055 | 
     | U0_ALU/div_52/FE_RC_67_0                | B ^ -> Y v   | NAND2X4M    | 0.069 | 0.068 |   1.981 |    2.123 | 
     | U0_ALU/div_52/FE_RC_74_0                | A v -> Y ^   | NAND2X2M    | 0.217 | 0.140 |   2.122 |    2.263 | 
     | U0_ALU/div_52/FE_RC_117_0               | B ^ -> Y v   | NOR2X2M     | 0.089 | 0.100 |   2.222 |    2.364 | 
     | U0_ALU/div_52/FE_RC_116_0               | A v -> Y ^   | INVX2M      | 0.100 | 0.086 |   2.309 |    2.450 | 
     | U0_ALU/div_52/FE_RC_115_0               | A ^ -> Y v   | CLKNAND2X2M | 0.160 | 0.095 |   2.404 |    2.545 | 
     | U0_ALU/div_52/FE_RC_106_0               | A0 v -> Y ^  | OAI21X2M    | 0.179 | 0.163 |   2.567 |    2.708 | 
     | U0_ALU/div_52/FE_RC_164_0               | A ^ -> Y v   | CLKNAND2X2M | 0.149 | 0.136 |   2.703 |    2.845 | 
     | U0_ALU/div_52/FE_RC_163_0               | A v -> Y ^   | NAND2X4M    | 0.176 | 0.143 |   2.846 |    2.987 | 
     | U0_ALU/div_52/FE_RC_187_0               | A ^ -> Y v   | INVX4M      | 0.094 | 0.100 |   2.946 |    3.087 | 
     | U0_ALU/div_52/FE_RC_194_0               | S0 v -> Y ^  | MXI2X3M     | 0.275 | 0.153 |   3.099 |    3.241 | 
     | U0_ALU/div_52/FE_RC_199_0               | A ^ -> Y v   | NAND2X2M    | 0.191 | 0.180 |   3.279 |    3.421 | 
     | U0_ALU/div_52/FE_RC_198_0               | A v -> Y ^   | INVX2M      | 0.086 | 0.094 |   3.373 |    3.515 | 
     | U0_ALU/div_52/FE_RC_197_0               | A ^ -> Y v   | NOR2X2M     | 0.074 | 0.047 |   3.420 |    3.562 | 
     | U0_ALU/div_52/FE_RC_190_0               | B v -> Y ^   | NAND2X2M    | 0.096 | 0.083 |   3.504 |    3.645 | 
     | U0_ALU/div_52/FE_RC_227_0               | A ^ -> Y v   | NAND2X2M    | 0.069 | 0.065 |   3.568 |    3.710 | 
     | U0_ALU/div_52/FE_RC_261_0               | B v -> Y ^   | NAND2X2M    | 0.220 | 0.150 |   3.719 |    3.860 | 
     | U0_ALU/div_52/FE_RC_284_0               | B ^ -> Y v   | NAND2X4M    | 0.125 | 0.127 |   3.845 |    3.987 | 
     | U0_ALU/div_52/FE_RC_233_0               | B v -> Y ^   | NAND3X2M    | 0.244 | 0.122 |   3.968 |    4.109 | 
     | U0_ALU/div_52/FE_RC_230_0               | B0 ^ -> Y v  | OAI2B11X4M  | 0.146 | 0.143 |   4.111 |    4.253 | 
     | U0_ALU/div_52/FE_RC_258_0               | B0 v -> Y ^  | OAI21X3M    | 0.199 | 0.088 |   4.199 |    4.340 | 
     | U0_ALU/div_52/FE_RC_257_0               | A ^ -> Y v   | NAND2X3M    | 0.116 | 0.115 |   4.314 |    4.455 | 
     | U0_ALU/div_52/FE_RC_286_0               | B v -> Y ^   | NAND2X2M    | 0.088 | 0.091 |   4.405 |    4.546 | 
     | U0_ALU/div_52/FE_RC_285_0               | A ^ -> Y v   | NAND2X2M    | 0.150 | 0.115 |   4.520 |    4.661 | 
     | U0_ALU/div_52/FE_RC_383_0               | A v -> Y ^   | NAND2X2M    | 0.119 | 0.109 |   4.629 |    4.771 | 
     | U0_ALU/div_52/FE_RC_349_0               | A ^ -> Y v   | NAND2X4M    | 0.110 | 0.100 |   4.729 |    4.871 | 
     | U0_ALU/div_52/FE_RC_348_0               | S0 v -> Y v  | MXI2X1M     | 0.212 | 0.204 |   4.933 |    5.074 | 
     | U0_ALU/div_52/FE_RC_343_0               | A0 v -> Y ^  | OAI2B2X4M   | 0.304 | 0.174 |   5.107 |    5.248 | 
     | U0_ALU/div_52/FE_RC_365_0               | B0 ^ -> Y v  | OAI21X3M    | 0.097 | 0.100 |   5.207 |    5.348 | 
     | U0_ALU/div_52/FE_RC_364_0               | A v -> Y ^   | NAND2X2M    | 0.150 | 0.112 |   5.319 |    5.460 | 
     | U0_ALU/div_52/FE_RC_409_0               | B ^ -> Y v   | NAND2X2M    | 0.090 | 0.094 |   5.413 |    5.554 | 
     | U0_ALU/div_52/FE_RC_408_0               | A v -> Y ^   | NAND2X4M    | 0.107 | 0.086 |   5.499 |    5.640 | 
     | U0_ALU/div_52/FE_RC_427_0               | A ^ -> Y v   | NAND2X4M    | 0.087 | 0.081 |   5.579 |    5.721 | 
     | U0_ALU/div_52/FE_RC_456_0               | A v -> Y ^   | INVX2M      | 0.079 | 0.074 |   5.653 |    5.795 | 
     | U0_ALU/div_52/FE_RC_455_0               | A ^ -> Y v   | NAND3X3M    | 0.155 | 0.082 |   5.736 |    5.878 | 
     | U0_ALU/div_52/FE_RC_511_0               | A v -> Y ^   | NAND2X2M    | 0.297 | 0.209 |   5.945 |    6.087 | 
     | U0_ALU/div_52/U53                       | S0 ^ -> Y ^  | CLKMX2X2M   | 0.275 | 0.327 |   6.272 |    6.413 | 
     | U0_ALU/div_52/FE_RC_569_0               | AN ^ -> Y ^  | NAND2BX4M   | 0.112 | 0.165 |   6.437 |    6.578 | 
     | U0_ALU/div_52/FE_RC_568_0               | A ^ -> Y v   | INVX2M      | 0.046 | 0.053 |   6.490 |    6.631 | 
     | U0_ALU/div_52/FE_RC_567_0               | B0 v -> Y ^  | AOI2B1X2M   | 0.192 | 0.133 |   6.623 |    6.764 | 
     | U0_ALU/div_52/FE_RC_566_0               | A ^ -> Y v   | NAND4X2M    | 0.169 | 0.135 |   6.758 |    6.899 | 
     | U0_ALU/div_52/FE_RC_565_0               | A v -> Y ^   | NAND2X2M    | 0.113 | 0.112 |   6.869 |    7.011 | 
     | U0_ALU/div_52/FE_RC_564_0               | A ^ -> Y v   | CLKNAND2X2M | 0.148 | 0.123 |   6.992 |    7.134 | 
     | U0_ALU/div_52/FE_RC_562_0               | B0 v -> Y ^  | OAI2B11X4M  | 0.227 | 0.091 |   7.084 |    7.225 | 
     | U0_ALU/div_52/U71                       | A ^ -> Y ^   | AND2X8M     | 0.173 | 0.221 |   7.304 |    7.446 | 
     | U0_ALU/div_52/U61                       | S0 ^ -> Y v  | MX2X2M      | 0.105 | 0.250 |   7.554 |    7.696 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.132 | 0.429 |   7.983 |    8.124 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.249 |   8.231 |    8.373 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.094 | 0.240 |   8.471 |    8.612 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.091 | 0.238 |   8.709 |    8.850 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.104 | 0.252 |   8.960 |    9.102 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.092 | 0.242 |   9.203 |    9.344 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.103 | 0.251 |   9.453 |    9.595 | 
     | U0_ALU/U88                              | C0 v -> Y ^  | AOI222X1M   | 0.617 | 0.490 |   9.943 |   10.085 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.196 | 0.198 |  10.141 |   10.283 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.196 | 0.000 |  10.141 |   10.283 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.142 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.033 |   -0.108 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -0.078 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |    0.202 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |    0.526 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.670 |    0.529 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRHQX1M  | 0.289 | 0.003 |   0.670 |    0.529 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.360
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.115
- Arrival Time                  7.998
= Slack Time                    2.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.117 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    2.150 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    2.180 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.281 | 0.279 |   0.343 |    2.460 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.123 |   0.466 |    2.583 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.191 | 0.137 |   0.604 |    2.720 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.637 | 0.750 |   1.353 |    3.470 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.382 | 0.381 |   1.735 |    3.851 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.989 |    4.106 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   2.162 |    4.278 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.714 |    4.830 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   3.281 |    5.398 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.849 |    5.965 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.578 |   4.427 |    6.544 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.568 |   4.995 |    7.111 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   5.587 |    7.703 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.307 |   5.894 |    8.010 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.962 |    8.079 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   6.355 |    8.471 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.627 |    8.743 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.143 | 0.411 |   7.038 |    9.155 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.395 | 0.288 |   7.326 |    9.443 | 
     | U0_ALU/mult_49/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.128 | 0.150 |   7.476 |    9.592 | 
     | U0_ALU/mult_49/FS_1/U2       | B0N v -> Y v | AOI21BX2M  | 0.066 | 0.188 |   7.663 |    9.780 | 
     | U0_ALU/mult_49/FS_1/U6       | B v -> Y v   | XNOR2X2M   | 0.102 | 0.158 |   7.821 |    9.938 | 
     | U0_ALU/U39                   | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.177 |   7.998 |   10.115 | 
     | U0_ALU/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.077 | 0.000 |   7.998 |   10.115 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.117 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -2.083 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -2.053 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -1.773 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -1.449 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.675 |   -1.442 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.289 | 0.007 |   0.675 |   -1.442 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  7.859
= Slack Time                    2.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    2.226 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.037 | 0.033 |   0.033 |    2.260 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.021 | 0.030 |   0.064 |    2.290 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.281 | 0.279 |   0.343 |    2.570 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.107 | 0.123 |   0.466 |    2.693 | 
     | REF_SCAN_CLK__L2_I0              | A v -> Y ^  | CLKINVX40M  | 0.207 | 0.151 |   0.617 |    2.844 | 
     | U0_RegFile/\regArr_reg[1][0]     | CK ^ -> Q v | SDFFRHQX2M  | 0.078 | 0.328 |   0.945 |    3.172 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_ | A v -> Y v  | BUFX10M     | 0.076 | 0.145 |   1.091 |    3.317 | 
     | U0_ALU/div_52/U1                 | A v -> Y ^  | INVX6M      | 0.197 | 0.139 |   1.230 |    3.456 | 
     | U0_ALU/div_52/U8                 | A ^ -> Y ^  | OR2X2M      | 0.072 | 0.146 |   1.376 |    3.603 | 
     | U0_ALU/div_52/FE_RC_22_0         | A ^ -> Y v  | INVX2M      | 0.047 | 0.051 |   1.427 |    3.653 | 
     | U0_ALU/div_52/FE_RC_21_0         | A v -> Y ^  | NOR2X4M     | 0.207 | 0.138 |   1.565 |    3.792 | 
     | U0_ALU/div_52/FE_RC_61_0         | A ^ -> Y v  | NAND3X2M    | 0.108 | 0.108 |   1.673 |    3.900 | 
     | U0_ALU/div_52/FE_RC_60_0         | AN v -> Y v | NAND3BX4M   | 0.093 | 0.169 |   1.843 |    4.069 | 
     | U0_ALU/div_52/FE_RC_69_0         | A v -> Y ^  | CLKNAND2X4M | 0.073 | 0.071 |   1.913 |    4.140 | 
     | U0_ALU/div_52/FE_RC_67_0         | B ^ -> Y v  | NAND2X4M    | 0.069 | 0.068 |   1.981 |    4.208 | 
     | U0_ALU/div_52/FE_RC_74_0         | A v -> Y ^  | NAND2X2M    | 0.217 | 0.140 |   2.122 |    4.348 | 
     | U0_ALU/div_52/FE_RC_117_0        | B ^ -> Y v  | NOR2X2M     | 0.089 | 0.100 |   2.222 |    4.449 | 
     | U0_ALU/div_52/FE_RC_116_0        | A v -> Y ^  | INVX2M      | 0.100 | 0.086 |   2.309 |    4.535 | 
     | U0_ALU/div_52/FE_RC_115_0        | A ^ -> Y v  | CLKNAND2X2M | 0.160 | 0.095 |   2.404 |    4.630 | 
     | U0_ALU/div_52/FE_RC_106_0        | A0 v -> Y ^ | OAI21X2M    | 0.179 | 0.163 |   2.567 |    4.793 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v  | CLKNAND2X2M | 0.149 | 0.136 |   2.703 |    4.930 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^  | NAND2X4M    | 0.176 | 0.143 |   2.846 |    5.072 | 
     | U0_ALU/div_52/FE_RC_187_0        | A ^ -> Y v  | INVX4M      | 0.094 | 0.100 |   2.946 |    5.172 | 
     | U0_ALU/div_52/FE_RC_194_0        | S0 v -> Y ^ | MXI2X3M     | 0.275 | 0.153 |   3.099 |    5.325 | 
     | U0_ALU/div_52/FE_RC_199_0        | A ^ -> Y v  | NAND2X2M    | 0.191 | 0.180 |   3.279 |    5.506 | 
     | U0_ALU/div_52/FE_RC_198_0        | A v -> Y ^  | INVX2M      | 0.086 | 0.094 |   3.373 |    5.600 | 
     | U0_ALU/div_52/FE_RC_197_0        | A ^ -> Y v  | NOR2X2M     | 0.074 | 0.047 |   3.420 |    5.647 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^  | NAND2X2M    | 0.096 | 0.083 |   3.504 |    5.730 | 
     | U0_ALU/div_52/FE_RC_227_0        | A ^ -> Y v  | NAND2X2M    | 0.069 | 0.065 |   3.568 |    5.795 | 
     | U0_ALU/div_52/FE_RC_261_0        | B v -> Y ^  | NAND2X2M    | 0.220 | 0.150 |   3.719 |    5.945 | 
     | U0_ALU/div_52/FE_RC_284_0        | B ^ -> Y v  | NAND2X4M    | 0.125 | 0.127 |   3.845 |    6.072 | 
     | U0_ALU/div_52/FE_RC_233_0        | B v -> Y ^  | NAND3X2M    | 0.244 | 0.122 |   3.968 |    6.194 | 
     | U0_ALU/div_52/FE_RC_230_0        | B0 ^ -> Y v | OAI2B11X4M  | 0.146 | 0.143 |   4.111 |    6.338 | 
     | U0_ALU/div_52/FE_RC_258_0        | B0 v -> Y ^ | OAI21X3M    | 0.199 | 0.088 |   4.199 |    6.425 | 
     | U0_ALU/div_52/FE_RC_257_0        | A ^ -> Y v  | NAND2X3M    | 0.116 | 0.115 |   4.314 |    6.540 | 
     | U0_ALU/div_52/FE_RC_286_0        | B v -> Y ^  | NAND2X2M    | 0.088 | 0.091 |   4.405 |    6.631 | 
     | U0_ALU/div_52/FE_RC_285_0        | A ^ -> Y v  | NAND2X2M    | 0.150 | 0.115 |   4.520 |    6.746 | 
     | U0_ALU/div_52/FE_RC_383_0        | A v -> Y ^  | NAND2X2M    | 0.119 | 0.109 |   4.629 |    6.856 | 
     | U0_ALU/div_52/FE_RC_349_0        | A ^ -> Y v  | NAND2X4M    | 0.110 | 0.100 |   4.729 |    6.955 | 
     | U0_ALU/div_52/FE_RC_348_0        | S0 v -> Y v | MXI2X1M     | 0.212 | 0.204 |   4.933 |    7.159 | 
     | U0_ALU/div_52/FE_RC_343_0        | A0 v -> Y ^ | OAI2B2X4M   | 0.304 | 0.174 |   5.107 |    7.333 | 
     | U0_ALU/div_52/FE_RC_365_0        | B0 ^ -> Y v | OAI21X3M    | 0.097 | 0.100 |   5.207 |    7.433 | 
     | U0_ALU/div_52/FE_RC_364_0        | A v -> Y ^  | NAND2X2M    | 0.150 | 0.112 |   5.319 |    7.545 | 
     | U0_ALU/div_52/FE_RC_409_0        | B ^ -> Y v  | NAND2X2M    | 0.090 | 0.094 |   5.413 |    7.639 | 
     | U0_ALU/div_52/FE_RC_408_0        | A v -> Y ^  | NAND2X4M    | 0.107 | 0.086 |   5.499 |    7.725 | 
     | U0_ALU/div_52/FE_RC_427_0        | A ^ -> Y v  | NAND2X4M    | 0.087 | 0.081 |   5.579 |    7.806 | 
     | U0_ALU/div_52/FE_RC_456_0        | A v -> Y ^  | INVX2M      | 0.079 | 0.074 |   5.653 |    7.880 | 
     | U0_ALU/div_52/FE_RC_455_0        | A ^ -> Y v  | NAND3X3M    | 0.155 | 0.082 |   5.736 |    7.962 | 
     | U0_ALU/div_52/FE_RC_511_0        | A v -> Y ^  | NAND2X2M    | 0.297 | 0.209 |   5.945 |    8.172 | 
     | U0_ALU/div_52/U48                | S0 ^ -> Y v | CLKMX2X2M   | 0.229 | 0.363 |   6.308 |    8.535 | 
     | U0_ALU/div_52/FE_RC_535_0        | A v -> Y ^  | NAND2X2M    | 0.215 | 0.186 |   6.494 |    8.721 | 
     | U0_ALU/div_52/FE_RC_534_0        | A ^ -> Y v  | CLKNAND2X2M | 0.119 | 0.122 |   6.617 |    8.843 | 
     | U0_ALU/div_52/FE_RC_533_0        | A v -> Y ^  | CLKNAND2X2M | 0.089 | 0.072 |   6.689 |    8.915 | 
     | U0_ALU/div_52/FE_RC_574_0        | A ^ -> Y v  | CLKNAND2X2M | 0.170 | 0.130 |   6.819 |    9.046 | 
     | U0_ALU/div_52/FE_RC_573_0        | A v -> Y ^  | INVX2M      | 0.077 | 0.083 |   6.902 |    9.129 | 
     | U0_ALU/div_52/FE_RC_565_0        | B ^ -> Y v  | NAND2X2M    | 0.091 | 0.079 |   6.982 |    9.208 | 
     | U0_ALU/div_52/FE_RC_564_0        | A v -> Y ^  | CLKNAND2X2M | 0.104 | 0.085 |   7.067 |    9.293 | 
     | U0_ALU/div_52/FE_RC_562_0        | B0 ^ -> Y v | OAI2B11X4M  | 0.105 | 0.091 |   7.158 |    9.384 | 
     | U0_ALU/div_52/U71                | A v -> Y v  | AND2X8M     | 0.098 | 0.193 |   7.351 |    9.578 | 
     | U0_ALU/U91                       | A0 v -> Y ^ | AOI222X1M   | 0.584 | 0.321 |   7.672 |    9.898 | 
     | U0_ALU/U89                       | A1 ^ -> Y v | AOI31X2M    | 0.203 | 0.188 |   7.859 |   10.086 | 
     | U0_ALU/\ALU_OUT_reg[1]           | D v         | SDFFRQX1M   | 0.203 | 0.000 |   7.859 |   10.086 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.227 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -2.193 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -2.163 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -1.883 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -1.559 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.671 |   -1.555 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX1M   | 0.289 | 0.004 |   0.671 |   -1.555 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.361
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.114
- Arrival Time                  7.782
= Slack Time                    2.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.332 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    2.365 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    2.396 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.281 | 0.279 |   0.343 |    2.675 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.123 |   0.466 |    2.798 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.191 | 0.137 |   0.604 |    2.936 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.637 | 0.750 |   1.353 |    3.685 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.382 | 0.381 |   1.735 |    4.067 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.989 |    4.321 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   2.162 |    4.494 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.714 |    5.046 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   3.281 |    5.613 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.849 |    6.181 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.578 |   4.427 |    6.759 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.568 |   4.995 |    7.327 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   5.587 |    7.918 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.307 |   5.894 |    8.226 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.962 |    8.294 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   6.355 |    8.687 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.627 |    8.958 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.143 | 0.411 |   7.038 |    9.370 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.395 | 0.288 |   7.326 |    9.658 | 
     | U0_ALU/mult_49/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.156 | 0.259 |   7.586 |    9.917 | 
     | U0_ALU/U38                   | A0N v -> Y v | OAI2BB1X2M | 0.081 | 0.197 |   7.782 |   10.114 | 
     | U0_ALU/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.081 | 0.000 |   7.782 |   10.114 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.332 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -2.298 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -2.268 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -1.989 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -1.664 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.675 |   -1.657 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.289 | 0.007 |   0.675 |   -1.657 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.359
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.115
- Arrival Time                  7.369
= Slack Time                    2.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.746 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    2.780 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    2.810 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.281 | 0.279 |   0.343 |    3.090 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.123 |   0.466 |    3.213 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.191 | 0.137 |   0.604 |    3.350 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.637 | 0.750 |   1.353 |    4.100 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.382 | 0.381 |   1.735 |    4.481 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.989 |    4.735 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   2.162 |    4.908 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.714 |    5.460 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   3.281 |    6.027 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.849 |    6.595 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.578 |   4.427 |    7.174 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.568 |   4.995 |    7.741 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   5.587 |    8.333 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.307 |   5.894 |    8.640 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.962 |    8.709 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   6.355 |    9.101 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.627 |    9.373 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.143 | 0.411 |   7.038 |    9.785 | 
     | U0_ALU/mult_49/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.109 | 0.153 |   7.191 |    9.937 | 
     | U0_ALU/U37                   | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.178 |   7.369 |   10.115 | 
     | U0_ALU/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.076 | 0.000 |   7.369 |   10.115 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.746 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -2.713 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -2.683 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -2.403 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -2.079 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.675 |   -2.072 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.289 | 0.007 |   0.675 |   -2.072 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.360
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.115
- Arrival Time                  7.035
= Slack Time                    3.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.079 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.113 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    3.143 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.281 | 0.279 |   0.343 |    3.423 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.123 |   0.466 |    3.546 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.191 | 0.137 |   0.604 |    3.683 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.637 | 0.750 |   1.353 |    4.433 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.382 | 0.381 |   1.735 |    4.814 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.989 |    5.068 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   2.162 |    5.241 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.714 |    5.793 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   3.281 |    6.360 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.849 |    6.928 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.578 |   4.427 |    7.507 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.568 |   4.995 |    8.074 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   5.587 |    8.666 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.307 |   5.894 |    8.973 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.962 |    9.042 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   6.355 |    9.434 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.627 |    9.706 | 
     | U0_ALU/mult_49/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.091 | 0.233 |   6.859 |    9.939 | 
     | U0_ALU/U36                   | A0N v -> Y v | OAI2BB1X2M | 0.079 | 0.176 |   7.035 |   10.115 | 
     | U0_ALU/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.079 | 0.000 |   7.035 |   10.115 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.079 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -3.046 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -3.016 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -2.736 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -2.412 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.675 |   -2.405 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.289 | 0.007 |   0.675 |   -2.405 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.674
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.108
- Arrival Time                  6.717
= Slack Time                    3.391
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.391 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.425 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    3.455 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.281 | 0.279 |   0.343 |    3.735 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.123 |   0.466 |    3.858 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.191 | 0.137 |   0.604 |    3.995 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.637 | 0.750 |   1.353 |    4.745 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.382 | 0.381 |   1.735 |    5.126 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.989 |    5.380 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   2.162 |    5.553 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.714 |    6.105 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   3.281 |    6.672 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.849 |    7.240 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.578 |   4.427 |    7.819 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.568 |   4.995 |    8.386 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   5.587 |    8.978 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.307 |   5.894 |    9.285 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.962 |    9.354 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   6.355 |    9.746 | 
     | U0_ALU/mult_49/FS_1/U15      | A v -> Y v   | XNOR2X1M   | 0.116 | 0.154 |   6.509 |    9.900 | 
     | U0_ALU/U35                   | A0N v -> Y v | OAI2BB1X2M | 0.109 | 0.207 |   6.717 |   10.108 | 
     | U0_ALU/\ALU_OUT_reg[11]      | D v          | SDFFRQX2M  | 0.109 | 0.000 |   6.717 |   10.108 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.391 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -3.358 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -3.328 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -3.048 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -2.724 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.674 |   -2.717 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.289 | 0.007 |   0.674 |   -2.717 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.092
- Arrival Time                  6.575
= Slack Time                    3.518
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |              |             |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |             | 0.000 |       |   0.000 |    3.517 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.033 |   0.033 |    3.551 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M  | 0.021 | 0.030 |   0.064 |    3.581 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^   | MX2X6M      | 0.281 | 0.279 |   0.343 |    3.861 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v   | CLKINVX40M  | 0.107 | 0.123 |   0.466 |    3.984 | 
     | REF_SCAN_CLK__L2_I0              | A v -> Y ^   | CLKINVX40M  | 0.207 | 0.151 |   0.617 |    4.135 | 
     | U0_RegFile/\regArr_reg[1][0]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.078 | 0.328 |   0.945 |    4.463 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_ | A v -> Y v   | BUFX10M     | 0.076 | 0.145 |   1.091 |    4.608 | 
     | U0_ALU/div_52/U1                 | A v -> Y ^   | INVX6M      | 0.197 | 0.139 |   1.230 |    4.747 | 
     | U0_ALU/div_52/U8                 | A ^ -> Y ^   | OR2X2M      | 0.072 | 0.146 |   1.376 |    4.894 | 
     | U0_ALU/div_52/FE_RC_22_0         | A ^ -> Y v   | INVX2M      | 0.047 | 0.051 |   1.427 |    4.944 | 
     | U0_ALU/div_52/FE_RC_21_0         | A v -> Y ^   | NOR2X4M     | 0.207 | 0.138 |   1.565 |    5.083 | 
     | U0_ALU/div_52/FE_RC_61_0         | A ^ -> Y v   | NAND3X2M    | 0.108 | 0.108 |   1.673 |    5.191 | 
     | U0_ALU/div_52/FE_RC_60_0         | AN v -> Y v  | NAND3BX4M   | 0.093 | 0.169 |   1.843 |    5.360 | 
     | U0_ALU/div_52/FE_RC_69_0         | A v -> Y ^   | CLKNAND2X4M | 0.073 | 0.071 |   1.913 |    5.431 | 
     | U0_ALU/div_52/FE_RC_67_0         | B ^ -> Y v   | NAND2X4M    | 0.069 | 0.068 |   1.981 |    5.499 | 
     | U0_ALU/div_52/FE_RC_74_0         | A v -> Y ^   | NAND2X2M    | 0.217 | 0.140 |   2.122 |    5.639 | 
     | U0_ALU/div_52/FE_RC_117_0        | B ^ -> Y v   | NOR2X2M     | 0.089 | 0.100 |   2.222 |    5.740 | 
     | U0_ALU/div_52/FE_RC_116_0        | A v -> Y ^   | INVX2M      | 0.100 | 0.086 |   2.309 |    5.826 | 
     | U0_ALU/div_52/FE_RC_115_0        | A ^ -> Y v   | CLKNAND2X2M | 0.160 | 0.095 |   2.404 |    5.921 | 
     | U0_ALU/div_52/FE_RC_106_0        | A0 v -> Y ^  | OAI21X2M    | 0.179 | 0.163 |   2.567 |    6.084 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v   | CLKNAND2X2M | 0.149 | 0.136 |   2.703 |    6.221 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^   | NAND2X4M    | 0.176 | 0.143 |   2.846 |    6.363 | 
     | U0_ALU/div_52/FE_RC_187_0        | A ^ -> Y v   | INVX4M      | 0.094 | 0.100 |   2.946 |    6.463 | 
     | U0_ALU/div_52/FE_RC_194_0        | S0 v -> Y ^  | MXI2X3M     | 0.275 | 0.153 |   3.099 |    6.616 | 
     | U0_ALU/div_52/FE_RC_199_0        | A ^ -> Y v   | NAND2X2M    | 0.191 | 0.180 |   3.279 |    6.797 | 
     | U0_ALU/div_52/FE_RC_198_0        | A v -> Y ^   | INVX2M      | 0.086 | 0.094 |   3.373 |    6.891 | 
     | U0_ALU/div_52/FE_RC_197_0        | A ^ -> Y v   | NOR2X2M     | 0.074 | 0.047 |   3.420 |    6.938 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^   | NAND2X2M    | 0.096 | 0.083 |   3.504 |    7.021 | 
     | U0_ALU/div_52/FE_RC_227_0        | A ^ -> Y v   | NAND2X2M    | 0.069 | 0.065 |   3.568 |    7.086 | 
     | U0_ALU/div_52/FE_RC_261_0        | B v -> Y ^   | NAND2X2M    | 0.220 | 0.150 |   3.719 |    7.236 | 
     | U0_ALU/div_52/FE_RC_284_0        | B ^ -> Y v   | NAND2X4M    | 0.125 | 0.127 |   3.845 |    7.363 | 
     | U0_ALU/div_52/FE_RC_233_0        | B v -> Y ^   | NAND3X2M    | 0.244 | 0.122 |   3.968 |    7.485 | 
     | U0_ALU/div_52/FE_RC_230_0        | B0 ^ -> Y v  | OAI2B11X4M  | 0.146 | 0.143 |   4.111 |    7.629 | 
     | U0_ALU/div_52/FE_RC_258_0        | B0 v -> Y ^  | OAI21X3M    | 0.199 | 0.088 |   4.199 |    7.716 | 
     | U0_ALU/div_52/FE_RC_257_0        | A ^ -> Y v   | NAND2X3M    | 0.116 | 0.115 |   4.314 |    7.831 | 
     | U0_ALU/div_52/FE_RC_286_0        | B v -> Y ^   | NAND2X2M    | 0.088 | 0.091 |   4.405 |    7.922 | 
     | U0_ALU/div_52/FE_RC_285_0        | A ^ -> Y v   | NAND2X2M    | 0.150 | 0.115 |   4.520 |    8.037 | 
     | U0_ALU/div_52/FE_RC_369_0        | B v -> Y ^   | NAND2X2M    | 0.124 | 0.120 |   4.640 |    8.157 | 
     | U0_ALU/div_52/FE_RC_368_0        | A ^ -> Y v   | NAND2X2M    | 0.238 | 0.178 |   4.817 |    8.335 | 
     | U0_ALU/div_52/FE_RC_366_0        | A1N v -> Y v | OAI2BB2X4M  | 0.092 | 0.223 |   5.040 |    8.558 | 
     | U0_ALU/div_52/FE_RC_365_0        | A0 v -> Y ^  | OAI21X3M    | 0.188 | 0.153 |   5.193 |    8.710 | 
     | U0_ALU/div_52/FE_RC_364_0        | A ^ -> Y v   | NAND2X2M    | 0.122 | 0.122 |   5.315 |    8.832 | 
     | U0_ALU/div_52/FE_RC_409_0        | B v -> Y ^   | NAND2X2M    | 0.115 | 0.107 |   5.422 |    8.939 | 
     | U0_ALU/div_52/FE_RC_408_0        | A ^ -> Y v   | NAND2X4M    | 0.078 | 0.078 |   5.500 |    9.018 | 
     | U0_ALU/div_52/FE_RC_427_0        | A v -> Y ^   | NAND2X4M    | 0.117 | 0.088 |   5.588 |    9.105 | 
     | U0_ALU/div_52/FE_RC_456_0        | A ^ -> Y v   | INVX2M      | 0.051 | 0.058 |   5.646 |    9.164 | 
     | U0_ALU/div_52/FE_RC_455_0        | A v -> Y ^   | NAND3X3M    | 0.125 | 0.076 |   5.722 |    9.240 | 
     | U0_ALU/div_52/FE_RC_511_0        | A ^ -> Y v   | NAND2X2M    | 0.234 | 0.176 |   5.898 |    9.416 | 
     | U0_ALU/U64                       | C0 v -> Y ^  | AOI222X1M   | 0.576 | 0.495 |   6.394 |    9.911 | 
     | U0_ALU/U61                       | A1 ^ -> Y v  | AOI31X2M    | 0.176 | 0.181 |   6.574 |   10.092 | 
     | U0_ALU/\ALU_OUT_reg[2]           | D v          | SDFFRQX1M   | 0.176 | 0.000 |   6.575 |   10.092 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.518 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -3.484 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -3.454 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -3.174 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -2.850 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.672 |   -2.845 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX1M   | 0.289 | 0.004 |   0.672 |   -2.845 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.360
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.115
- Arrival Time                  6.580
= Slack Time                    3.535
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.535 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.568 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    3.599 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.281 | 0.279 |   0.343 |    3.878 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.123 |   0.466 |    4.001 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.191 | 0.137 |   0.604 |    4.139 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.637 | 0.750 |   1.353 |    4.888 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.382 | 0.381 |   1.735 |    5.270 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.989 |    5.524 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   2.162 |    5.697 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.714 |    6.249 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   3.281 |    6.816 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.849 |    7.384 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.578 |   4.427 |    7.962 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.568 |   4.995 |    8.530 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   5.587 |    9.121 | 
     | U0_ALU/mult_49/U14           | B v -> Y v   | CLKXOR2X2M | 0.119 | 0.270 |   5.857 |    9.392 | 
     | U0_ALU/mult_49/FS_1/U33      | B v -> Y ^   | NOR2X1M    | 0.168 | 0.146 |   6.002 |    9.537 | 
     | U0_ALU/mult_49/FS_1/U18      | AN ^ -> Y ^  | NAND2BX1M  | 0.115 | 0.159 |   6.162 |    9.697 | 
     | U0_ALU/mult_49/FS_1/U17      | A ^ -> Y v   | CLKXOR2X2M | 0.114 | 0.237 |   6.399 |    9.934 | 
     | U0_ALU/U34                   | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.181 |   6.580 |   10.115 | 
     | U0_ALU/\ALU_OUT_reg[10]      | D v          | SDFFRQX2M  | 0.077 | 0.000 |   6.580 |   10.115 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.535 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -3.501 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -3.471 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -3.192 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -2.867 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.674 |   -2.860 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.289 | 0.007 |   0.674 |   -2.860 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.674
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.105
- Arrival Time                  6.236
= Slack Time                    3.868
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.868 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.902 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    3.932 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    4.212 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    4.335 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.191 | 0.137 |   0.604 |    4.472 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.637 | 0.750 |   1.353 |    5.222 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.382 | 0.381 |   1.735 |    5.603 | 
     | U0_ALU/mult_49/U108          | B v -> Y ^  | NOR2X1M    | 0.269 | 0.253 |   1.987 |    5.856 | 
     | U0_ALU/mult_49/U6            | B ^ -> Y ^  | AND2X2M    | 0.089 | 0.177 |   2.165 |    6.033 | 
     | U0_ALU/mult_49/S2_2_1        | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.554 |   2.718 |    6.587 | 
     | U0_ALU/mult_49/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.128 | 0.569 |   3.287 |    7.156 | 
     | U0_ALU/mult_49/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.565 |   3.853 |    7.721 | 
     | U0_ALU/mult_49/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.127 | 0.568 |   4.421 |    8.289 | 
     | U0_ALU/mult_49/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.565 |   4.986 |    8.855 | 
     | U0_ALU/mult_49/S4_1          | B ^ -> S v  | ADDFX2M    | 0.162 | 0.600 |   5.586 |    9.455 | 
     | U0_ALU/mult_49/U24           | A v -> Y ^  | INVX2M     | 0.087 | 0.092 |   5.679 |    9.547 | 
     | U0_ALU/mult_49/U23           | B ^ -> Y v  | XNOR2X2M   | 0.114 | 0.104 |   5.783 |    9.651 | 
     | U0_ALU/mult_49/FS_1/U7       | A v -> Y ^  | INVX2M     | 0.074 | 0.078 |   5.860 |    9.729 | 
     | U0_ALU/mult_49/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.044 | 0.049 |   5.909 |    9.778 | 
     | U0_ALU/U97                   | B0 v -> Y ^ | AOI2BB2XLM | 0.330 | 0.223 |   6.132 |   10.000 | 
     | U0_ALU/U95                   | A1 ^ -> Y v | AOI21X2M   | 0.124 | 0.104 |   6.236 |   10.105 | 
     | U0_ALU/\ALU_OUT_reg[8]       | D v         | SDFFRQX2M  | 0.124 | 0.000 |   6.236 |   10.105 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.868 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -3.835 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -3.805 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -3.525 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -3.201 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.674 |   -3.194 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.289 | 0.006 |   0.674 |   -3.194 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.674
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.110
- Arrival Time                  6.209
= Slack Time                    3.901
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.901 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.034 |    3.935 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    3.965 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.281 | 0.279 |   0.343 |    4.244 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.123 |   0.466 |    4.368 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.191 | 0.137 |   0.604 |    4.505 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.637 | 0.750 |   1.353 |    5.255 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.382 | 0.381 |   1.735 |    5.636 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.278 | 0.259 |   1.994 |    5.895 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.081 | 0.172 |   2.166 |    6.067 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.558 |   2.724 |    6.626 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.561 |   3.286 |    7.187 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.847 |    7.748 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   4.408 |    8.309 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   4.975 |    8.876 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.154 | 0.590 |   5.565 |    9.466 | 
     | U0_ALU/mult_49/U11           | B v -> Y v   | CLKXOR2X2M | 0.146 | 0.291 |   5.856 |    9.757 | 
     | U0_ALU/mult_49/FS_1/U4       | A v -> Y v   | XNOR2X2M   | 0.120 | 0.153 |   6.009 |    9.910 | 
     | U0_ALU/U33                   | A0N v -> Y v | OAI2BB1X2M | 0.097 | 0.200 |   6.209 |   10.110 | 
     | U0_ALU/\ALU_OUT_reg[9]       | D v          | SDFFRQX2M  | 0.097 | 0.000 |   6.209 |   10.110 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.901 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -3.868 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -3.837 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -3.558 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -3.233 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.674 |   -3.227 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.289 | 0.006 |   0.674 |   -3.227 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.095
- Arrival Time                  6.097
= Slack Time                    3.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.998 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    4.031 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    4.062 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    4.341 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    4.464 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.191 | 0.137 |   0.604 |    4.602 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.637 | 0.750 |   1.353 |    5.351 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.382 | 0.381 |   1.735 |    5.733 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.285 | 0.263 |   1.997 |    5.995 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.088 | 0.178 |   2.175 |    6.173 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.548 |   2.723 |    6.721 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   3.285 |    7.283 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.843 |    7.841 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.565 |   4.408 |    8.406 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   4.971 |    8.969 | 
     | U0_ALU/mult_49/S4_0          | B ^ -> S v  | ADDFX2M    | 0.149 | 0.582 |   5.553 |    9.551 | 
     | U0_ALU/mult_49/FS_1/U14      | A v -> Y v  | BUFX2M     | 0.061 | 0.166 |   5.719 |    9.717 | 
     | U0_ALU/U82                   | B0 v -> Y ^ | AOI22X1M   | 0.315 | 0.238 |   5.957 |    9.955 | 
     | U0_ALU/U81                   | A1 ^ -> Y v | AOI31X2M   | 0.170 | 0.139 |   6.096 |   10.094 | 
     | U0_ALU/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M  | 0.170 | 0.000 |   6.097 |   10.095 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.998 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -3.965 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -3.934 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -3.655 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -3.330 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.673 |   -3.325 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.289 | 0.006 |   0.673 |   -3.325 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.092
- Arrival Time                  5.706
= Slack Time                    4.387
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.387 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    4.420 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    4.450 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    4.730 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    4.853 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.191 | 0.137 |   0.604 |    4.990 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.637 | 0.750 |   1.353 |    5.740 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.382 | 0.381 |   1.735 |    6.121 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.285 | 0.263 |   1.997 |    6.384 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.088 | 0.178 |   2.175 |    6.562 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.548 |   2.723 |    7.110 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   3.285 |    7.672 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.843 |    8.230 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.565 |   4.408 |    8.795 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> S v  | ADDFX2M    | 0.152 | 0.587 |   4.996 |    9.382 | 
     | U0_ALU/mult_49/FS_1/U13      | A v -> Y v  | BUFX2M     | 0.069 | 0.174 |   5.170 |    9.557 | 
     | U0_ALU/U80                   | A0 v -> Y ^ | AOI222X1M  | 0.653 | 0.354 |   5.524 |    9.910 | 
     | U0_ALU/U77                   | A1 ^ -> Y v | AOI31X2M   | 0.181 | 0.182 |   5.706 |   10.092 | 
     | U0_ALU/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M  | 0.181 | 0.000 |   5.706 |   10.092 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.387 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -4.353 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -4.323 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -4.043 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -3.719 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.673 |   -3.713 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.289 | 0.006 |   0.673 |   -3.713 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.093
- Arrival Time                  5.479
= Slack Time                    4.614
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    4.614 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.037 | 0.033 |   0.033 |    4.648 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.021 | 0.030 |   0.064 |    4.678 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.281 | 0.279 |   0.343 |    4.957 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.107 | 0.123 |   0.466 |    5.081 | 
     | REF_SCAN_CLK__L2_I0              | A v -> Y ^  | CLKINVX40M  | 0.207 | 0.151 |   0.617 |    5.231 | 
     | U0_RegFile/\regArr_reg[1][0]     | CK ^ -> Q v | SDFFRHQX2M  | 0.078 | 0.328 |   0.945 |    5.560 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_ | A v -> Y v  | BUFX10M     | 0.076 | 0.145 |   1.091 |    5.705 | 
     | U0_ALU/div_52/U1                 | A v -> Y ^  | INVX6M      | 0.197 | 0.139 |   1.230 |    5.844 | 
     | U0_ALU/div_52/U8                 | A ^ -> Y ^  | OR2X2M      | 0.072 | 0.146 |   1.376 |    5.990 | 
     | U0_ALU/div_52/FE_RC_22_0         | A ^ -> Y v  | INVX2M      | 0.047 | 0.051 |   1.427 |    6.041 | 
     | U0_ALU/div_52/FE_RC_21_0         | A v -> Y ^  | NOR2X4M     | 0.207 | 0.138 |   1.565 |    6.179 | 
     | U0_ALU/div_52/FE_RC_61_0         | A ^ -> Y v  | NAND3X2M    | 0.108 | 0.108 |   1.673 |    6.287 | 
     | U0_ALU/div_52/FE_RC_60_0         | AN v -> Y v | NAND3BX4M   | 0.093 | 0.169 |   1.843 |    6.457 | 
     | U0_ALU/div_52/FE_RC_69_0         | A v -> Y ^  | CLKNAND2X4M | 0.073 | 0.071 |   1.913 |    6.528 | 
     | U0_ALU/div_52/FE_RC_67_0         | B ^ -> Y v  | NAND2X4M    | 0.069 | 0.068 |   1.981 |    6.595 | 
     | U0_ALU/div_52/FE_RC_74_0         | A v -> Y ^  | NAND2X2M    | 0.217 | 0.140 |   2.122 |    6.736 | 
     | U0_ALU/div_52/FE_RC_117_0        | B ^ -> Y v  | NOR2X2M     | 0.089 | 0.100 |   2.222 |    6.836 | 
     | U0_ALU/div_52/FE_RC_116_0        | A v -> Y ^  | INVX2M      | 0.100 | 0.086 |   2.309 |    6.923 | 
     | U0_ALU/div_52/FE_RC_115_0        | A ^ -> Y v  | CLKNAND2X2M | 0.160 | 0.095 |   2.404 |    7.018 | 
     | U0_ALU/div_52/FE_RC_106_0        | A0 v -> Y ^ | OAI21X2M    | 0.179 | 0.163 |   2.567 |    7.181 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v  | CLKNAND2X2M | 0.149 | 0.136 |   2.703 |    7.317 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^  | NAND2X4M    | 0.176 | 0.143 |   2.846 |    7.460 | 
     | U0_ALU/div_52/FE_RC_187_0        | A ^ -> Y v  | INVX4M      | 0.094 | 0.100 |   2.946 |    7.560 | 
     | U0_ALU/div_52/FE_RC_194_0        | S0 v -> Y ^ | MXI2X3M     | 0.275 | 0.153 |   3.099 |    7.713 | 
     | U0_ALU/div_52/FE_RC_199_0        | A ^ -> Y v  | NAND2X2M    | 0.191 | 0.180 |   3.279 |    7.894 | 
     | U0_ALU/div_52/FE_RC_198_0        | A v -> Y ^  | INVX2M      | 0.086 | 0.094 |   3.373 |    7.987 | 
     | U0_ALU/div_52/FE_RC_197_0        | A ^ -> Y v  | NOR2X2M     | 0.074 | 0.047 |   3.420 |    8.035 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^  | NAND2X2M    | 0.096 | 0.083 |   3.504 |    8.118 | 
     | U0_ALU/div_52/FE_RC_227_0        | A ^ -> Y v  | NAND2X2M    | 0.069 | 0.065 |   3.568 |    8.183 | 
     | U0_ALU/div_52/FE_RC_261_0        | B v -> Y ^  | NAND2X2M    | 0.220 | 0.150 |   3.719 |    8.333 | 
     | U0_ALU/div_52/FE_RC_284_0        | B ^ -> Y v  | NAND2X4M    | 0.125 | 0.127 |   3.845 |    8.460 | 
     | U0_ALU/div_52/FE_RC_233_0        | B v -> Y ^  | NAND3X2M    | 0.244 | 0.122 |   3.968 |    8.582 | 
     | U0_ALU/div_52/FE_RC_230_0        | B0 ^ -> Y v | OAI2B11X4M  | 0.146 | 0.143 |   4.111 |    8.725 | 
     | U0_ALU/div_52/FE_RC_258_0        | B0 v -> Y ^ | OAI21X3M    | 0.199 | 0.088 |   4.199 |    8.813 | 
     | U0_ALU/div_52/FE_RC_257_0        | A ^ -> Y v  | NAND2X3M    | 0.116 | 0.115 |   4.314 |    8.928 | 
     | U0_ALU/div_52/FE_RC_286_0        | B v -> Y ^  | NAND2X2M    | 0.088 | 0.091 |   4.405 |    9.019 | 
     | U0_ALU/div_52/FE_RC_285_0        | A ^ -> Y v  | NAND2X2M    | 0.150 | 0.115 |   4.520 |    9.134 | 
     | U0_ALU/div_52/FE_RC_369_0        | B v -> Y ^  | NAND2X2M    | 0.124 | 0.120 |   4.640 |    9.254 | 
     | U0_ALU/div_52/FE_RC_382_0        | A ^ -> Y v  | NAND2X2M    | 0.230 | 0.173 |   4.813 |    9.427 | 
     | U0_ALU/U68                       | C0 v -> Y ^ | AOI222X1M   | 0.570 | 0.491 |   5.303 |    9.918 | 
     | U0_ALU/U65                       | A1 ^ -> Y v | AOI31X2M    | 0.171 | 0.176 |   5.479 |   10.093 | 
     | U0_ALU/\ALU_OUT_reg[3]           | D v         | SDFFRQX2M   | 0.171 | 0.000 |   5.479 |   10.093 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.614 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -4.581 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -4.550 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -4.271 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -3.947 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.672 |   -3.942 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.289 | 0.005 |   0.672 |   -3.942 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  5.143
= Slack Time                    4.943
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.943 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    4.977 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.007 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.286 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.409 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.191 | 0.137 |   0.604 |    5.547 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.637 | 0.750 |   1.353 |    6.296 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.382 | 0.381 |   1.735 |    6.678 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.285 | 0.263 |   1.997 |    6.940 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.088 | 0.178 |   2.175 |    7.118 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.548 |   2.723 |    7.666 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   3.285 |    8.228 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.843 |    8.786 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> S v  | ADDFX2M    | 0.140 | 0.567 |   4.410 |    9.353 | 
     | U0_ALU/mult_49/FS_1/U12      | A v -> Y v  | BUFX2M     | 0.069 | 0.171 |   4.581 |    9.524 | 
     | U0_ALU/U76                   | A0 v -> Y ^ | AOI222X1M  | 0.651 | 0.352 |   4.933 |    9.876 | 
     | U0_ALU/U73                   | A1 ^ -> Y v | AOI31X2M   | 0.209 | 0.210 |   5.143 |   10.086 | 
     | U0_ALU/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M  | 0.209 | 0.000 |   5.143 |   10.086 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.943 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.033 |   -4.910 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -4.879 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -4.600 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -4.275 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.673 |   -4.270 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.289 | 0.005 |   0.673 |   -4.270 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.644
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.066
- Arrival Time                  4.987
= Slack Time                    5.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.079 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.113 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.143 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.422 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.546 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.696 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.300 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    6.591 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    6.789 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.012 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.129 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.327 | 0.168 |   2.218 |    7.297 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.307 | 0.844 |   3.062 |    8.141 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.265 | 0.208 |   3.270 |    8.349 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.861 | 0.556 |   3.827 |    8.906 | 
     | U0_RegFile/U270                   | S1 ^ -> Y v | MX4X1M     | 0.240 | 0.411 |   4.237 |    9.316 | 
     | U0_RegFile/U268                   | B v -> Y v  | MX4X1M     | 0.152 | 0.412 |   4.649 |    9.728 | 
     | U0_RegFile/U267                   | A0 v -> Y v | AO22X1M    | 0.109 | 0.338 |   4.987 |   10.066 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M  | 0.109 | 0.000 |   4.987 |   10.066 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.079 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.046 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.015 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.736 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.613 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.462 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.224 | 0.026 |   0.643 |   -4.436 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.063
- Arrival Time                  4.961
= Slack Time                    5.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.102 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.135 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.165 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.445 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.568 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.719 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.322 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    6.613 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    6.812 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.034 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.151 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.327 | 0.168 |   2.218 |    7.320 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.307 | 0.844 |   3.062 |    8.163 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.265 | 0.208 |   3.270 |    8.372 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.861 | 0.556 |   3.827 |    8.928 | 
     | U0_RegFile/U274                   | S1 ^ -> Y v | MX4X1M     | 0.206 | 0.382 |   4.209 |    9.310 | 
     | U0_RegFile/U272                   | B v -> Y v  | MX4X1M     | 0.149 | 0.397 |   4.606 |    9.708 | 
     | U0_RegFile/U271                   | A0 v -> Y v | AO22X1M    | 0.125 | 0.355 |   4.961 |   10.062 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M  | 0.125 | 0.000 |   4.961 |   10.063 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.102 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.068 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.038 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.759 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.635 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.485 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.224 | 0.026 |   0.643 |   -4.459 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.644
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.068
- Arrival Time                  4.965
= Slack Time                    5.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.103 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.137 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.167 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.446 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.569 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.720 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.323 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    6.614 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    6.813 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.036 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.153 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.327 | 0.168 |   2.218 |    7.321 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.307 | 0.844 |   3.062 |    8.165 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.265 | 0.208 |   3.270 |    8.373 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.861 | 0.556 |   3.827 |    8.930 | 
     | U0_RegFile/U278                   | S1 ^ -> Y v | MX4X1M     | 0.188 | 0.366 |   4.193 |    9.296 | 
     | U0_RegFile/U276                   | B v -> Y v  | MX4X1M     | 0.185 | 0.429 |   4.621 |    9.725 | 
     | U0_RegFile/U275                   | A0 v -> Y v | AO22X1M    | 0.106 | 0.343 |   4.965 |   10.068 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M  | 0.106 | 0.000 |   4.965 |   10.068 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.103 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.070 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.039 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.760 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.637 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.486 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.224 | 0.027 |   0.644 |   -4.459 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.064
- Arrival Time                  4.947
= Slack Time                    5.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.117 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.150 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.181 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.460 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.583 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.734 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.337 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    6.628 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    6.827 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.050 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.167 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.327 | 0.168 |   2.218 |    7.335 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.307 | 0.844 |   3.062 |    8.179 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.265 | 0.208 |   3.270 |    8.387 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.861 | 0.556 |   3.826 |    8.943 | 
     | U0_RegFile/U300                   | S1 ^ -> Y v | MX4X1M     | 0.169 | 0.348 |   4.174 |    9.291 | 
     | U0_RegFile/U260                   | D v -> Y v  | MX4X1M     | 0.168 | 0.420 |   4.594 |    9.711 | 
     | U0_RegFile/U259                   | A0 v -> Y v | AO22X1M    | 0.118 | 0.352 |   4.947 |   10.064 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M  | 0.118 | 0.000 |   4.947 |   10.064 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.117 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.083 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.053 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.774 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.651 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.500 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.224 | 0.026 |   0.643 |   -4.474 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.066
- Arrival Time                  4.917
= Slack Time                    5.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.148 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.182 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.212 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.492 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.615 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.766 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.369 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    6.660 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    6.858 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.081 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.198 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.327 | 0.168 |   2.218 |    7.366 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.307 | 0.844 |   3.062 |    8.210 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.265 | 0.208 |   3.270 |    8.418 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.861 | 0.556 |   3.826 |    8.975 | 
     | U0_RegFile/U266                   | S1 ^ -> Y v | MX4X1M     | 0.177 | 0.355 |   4.182 |    9.330 | 
     | U0_RegFile/U264                   | D v -> Y v  | MX4X1M     | 0.145 | 0.399 |   4.581 |    9.729 | 
     | U0_RegFile/U263                   | A0 v -> Y v | AO22X1M    | 0.109 | 0.337 |   4.917 |   10.066 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M  | 0.109 | 0.000 |   4.917 |   10.066 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.148 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.115 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.085 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.805 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.682 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.531 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.224 | 0.026 |   0.643 |   -4.505 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.068
- Arrival Time                  4.889
= Slack Time                    5.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.179 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.212 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.242 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.522 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.645 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.796 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.399 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    6.690 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    6.889 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.111 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.228 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    7.521 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.023 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.249 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    8.789 | 
     | U0_RegFile/U297                   | S0 ^ -> Y v | MX4X1M     | 0.214 | 0.558 |   4.168 |    9.346 | 
     | U0_RegFile/U280                   | C v -> Y v  | MX4X1M     | 0.136 | 0.389 |   4.557 |    9.736 | 
     | U0_RegFile/U279                   | A0 v -> Y v | AO22X1M    | 0.107 | 0.332 |   4.889 |   10.068 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M  | 0.107 | 0.000 |   4.889 |   10.068 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.179 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.145 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.115 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.835 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.712 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.561 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.225 | 0.027 |   0.644 |   -4.534 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.066
- Arrival Time                  4.877
= Slack Time                    5.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.189 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.223 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.253 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.532 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.656 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.806 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.410 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    6.701 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    6.899 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.122 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.239 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    7.531 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.034 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.259 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.868 | 0.541 |   3.611 |    8.800 | 
     | U0_RegFile/U286                   | S0 ^ -> Y v | MX4X1M     | 0.188 | 0.538 |   4.149 |    9.338 | 
     | U0_RegFile/U284                   | B v -> Y v  | MX4X1M     | 0.142 | 0.384 |   4.533 |    9.722 | 
     | U0_RegFile/U283                   | A0 v -> Y v | AO22X1M    | 0.116 | 0.344 |   4.877 |   10.066 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M  | 0.116 | 0.000 |   4.877 |   10.066 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.189 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.156 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.125 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.846 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.723 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.572 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.225 | 0.028 |   0.645 |   -4.544 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.068
- Arrival Time                  4.834
= Slack Time                    5.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.234 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.267 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.298 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.577 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.700 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.851 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.454 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    6.745 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    6.944 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.167 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.283 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    7.576 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.078 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.304 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    8.844 | 
     | U0_RegFile/U299                   | S0 ^ -> Y v | MX4X1M     | 0.164 | 0.506 |   4.116 |    9.350 | 
     | U0_RegFile/U288                   | C v -> Y v  | MX4X1M     | 0.144 | 0.384 |   4.499 |    9.733 | 
     | U0_RegFile/U287                   | A0 v -> Y v | AO22X1M    | 0.108 | 0.335 |   4.834 |   10.068 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M  | 0.108 | 0.000 |   4.834 |   10.068 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.234 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.200 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.170 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.891 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.767 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.617 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.225 | 0.028 |   0.645 |   -4.589 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.674
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.092
- Arrival Time                  4.649
= Slack Time                    5.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    5.443 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.037 | 0.033 |   0.033 |    5.477 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.021 | 0.030 |   0.064 |    5.507 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.281 | 0.279 |   0.343 |    5.786 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.107 | 0.123 |   0.466 |    5.909 | 
     | REF_SCAN_CLK__L2_I0              | A v -> Y ^  | CLKINVX40M  | 0.207 | 0.151 |   0.617 |    6.060 | 
     | U0_RegFile/\regArr_reg[1][0]     | CK ^ -> Q v | SDFFRHQX2M  | 0.078 | 0.328 |   0.945 |    6.388 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_ | A v -> Y v  | BUFX10M     | 0.076 | 0.145 |   1.091 |    6.534 | 
     | U0_ALU/div_52/U1                 | A v -> Y ^  | INVX6M      | 0.197 | 0.139 |   1.230 |    6.673 | 
     | U0_ALU/div_52/U8                 | A ^ -> Y ^  | OR2X2M      | 0.072 | 0.146 |   1.376 |    6.819 | 
     | U0_ALU/div_52/FE_RC_22_0         | A ^ -> Y v  | INVX2M      | 0.047 | 0.051 |   1.427 |    6.870 | 
     | U0_ALU/div_52/FE_RC_21_0         | A v -> Y ^  | NOR2X4M     | 0.207 | 0.138 |   1.565 |    7.008 | 
     | U0_ALU/div_52/FE_RC_61_0         | A ^ -> Y v  | NAND3X2M    | 0.108 | 0.108 |   1.673 |    7.116 | 
     | U0_ALU/div_52/FE_RC_60_0         | AN v -> Y v | NAND3BX4M   | 0.093 | 0.169 |   1.843 |    7.286 | 
     | U0_ALU/div_52/FE_RC_69_0         | A v -> Y ^  | CLKNAND2X4M | 0.073 | 0.071 |   1.913 |    7.356 | 
     | U0_ALU/div_52/FE_RC_67_0         | B ^ -> Y v  | NAND2X4M    | 0.069 | 0.068 |   1.981 |    7.424 | 
     | U0_ALU/div_52/FE_RC_74_0         | A v -> Y ^  | NAND2X2M    | 0.217 | 0.140 |   2.122 |    7.565 | 
     | U0_ALU/div_52/FE_RC_117_0        | B ^ -> Y v  | NOR2X2M     | 0.089 | 0.100 |   2.222 |    7.665 | 
     | U0_ALU/div_52/FE_RC_116_0        | A v -> Y ^  | INVX2M      | 0.100 | 0.086 |   2.309 |    7.752 | 
     | U0_ALU/div_52/FE_RC_115_0        | A ^ -> Y v  | CLKNAND2X2M | 0.160 | 0.095 |   2.404 |    7.847 | 
     | U0_ALU/div_52/FE_RC_106_0        | A0 v -> Y ^ | OAI21X2M    | 0.179 | 0.163 |   2.567 |    8.010 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v  | CLKNAND2X2M | 0.149 | 0.136 |   2.703 |    8.146 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^  | NAND2X4M    | 0.176 | 0.143 |   2.846 |    8.289 | 
     | U0_ALU/div_52/FE_RC_187_0        | A ^ -> Y v  | INVX4M      | 0.094 | 0.100 |   2.946 |    8.389 | 
     | U0_ALU/div_52/FE_RC_194_0        | S0 v -> Y v | MXI2X3M     | 0.149 | 0.162 |   3.108 |    8.551 | 
     | U0_ALU/div_52/FE_RC_199_0        | A v -> Y ^  | NAND2X2M    | 0.228 | 0.170 |   3.278 |    8.721 | 
     | U0_ALU/div_52/FE_RC_198_0        | A ^ -> Y v  | INVX2M      | 0.068 | 0.069 |   3.347 |    8.790 | 
     | U0_ALU/div_52/FE_RC_197_0        | A v -> Y ^  | NOR2X2M     | 0.143 | 0.106 |   3.453 |    8.897 | 
     | U0_ALU/div_52/FE_RC_190_0        | B ^ -> Y v  | NAND2X2M    | 0.076 | 0.084 |   3.537 |    8.981 | 
     | U0_ALU/div_52/FE_RC_227_0        | A v -> Y ^  | NAND2X2M    | 0.090 | 0.067 |   3.605 |    9.048 | 
     | U0_ALU/div_52/FE_RC_261_0        | B ^ -> Y v  | NAND2X2M    | 0.171 | 0.133 |   3.738 |    9.181 | 
     | U0_ALU/div_52/FE_RC_260_0        | A v -> Y ^  | NAND2X4M    | 0.267 | 0.200 |   3.938 |    9.381 | 
     | U0_ALU/div_52/FE_RC_304_0        | A ^ -> Y v  | INVX4M      | 0.089 | 0.091 |   4.029 |    9.472 | 
     | U0_ALU/U72                       | C0 v -> Y ^ | AOI222X1M   | 0.529 | 0.437 |   4.466 |    9.909 | 
     | U0_ALU/U69                       | A1 ^ -> Y v | AOI31X2M    | 0.182 | 0.183 |   4.649 |   10.092 | 
     | U0_ALU/\ALU_OUT_reg[4]           | D v         | SDFFRQX2M   | 0.182 | 0.000 |   4.649 |   10.092 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.443 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.033 |   -5.410 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -5.379 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -5.100 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -4.775 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.674 |   -4.770 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.289 | 0.006 |   0.674 |   -4.770 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.634
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.041
- Arrival Time                  4.375
= Slack Time                    5.666
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.666 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.699 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.730 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.009 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.132 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.283 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.886 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.177 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.376 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.599 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.716 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.008 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.510 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.736 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.276 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.833 |    9.499 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.193 |    9.859 | 
     | U0_RegFile/U216                   | B1 ^ -> Y v | OAI2BB2X1M | 0.174 | 0.181 |   4.374 |   10.040 | 
     | U0_RegFile/\regArr_reg[10][5]     | D v         | SDFFRQX2M  | 0.174 | 0.000 |   4.375 |   10.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.666 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.633 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.602 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.323 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.200 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.062 | 
     | U0_RegFile/\regArr_reg[10][5] | CK ^       | SDFFRQX2M  | 0.205 | 0.031 |   0.634 |   -5.032 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.629
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.037
- Arrival Time                  4.370
= Slack Time                    5.667
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.667 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.701 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.731 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.010 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.134 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.284 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.888 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.179 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.377 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.600 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.717 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.009 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.512 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.737 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.277 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.833 |    9.500 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.193 |    9.860 | 
     | U0_RegFile/U218                   | B1 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.177 |   4.370 |   10.037 | 
     | U0_RegFile/\regArr_reg[10][7]     | D v         | SDFFRQX2M  | 0.161 | 0.000 |   4.370 |   10.037 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.667 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.634 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.603 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.324 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.201 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.064 | 
     | U0_RegFile/\regArr_reg[10][7] | CK ^       | SDFFRQX2M  | 0.204 | 0.025 |   0.629 |   -5.038 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.634
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.040
- Arrival Time                  4.371
= Slack Time                    5.669
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.669 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.703 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.733 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.012 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.135 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.286 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.889 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.181 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.379 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.602 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.719 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.011 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.514 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.739 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.279 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.833 |    9.502 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.193 |    9.862 | 
     | U0_RegFile/U215                   | B1 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.177 |   4.371 |   10.040 | 
     | U0_RegFile/\regArr_reg[10][4]     | D v         | SDFFRQX2M  | 0.176 | 0.000 |   4.371 |   10.040 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.669 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.636 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.605 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.326 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.203 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.065 | 
     | U0_RegFile/\regArr_reg[10][4] | CK ^       | SDFFRQX2M  | 0.205 | 0.031 |   0.634 |   -5.035 | 
     +----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.630
- Setup                         0.399
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.030
- Arrival Time                  4.359
= Slack Time                    5.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.671 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.704 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.735 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.014 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.137 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.288 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.891 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.182 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.381 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.604 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.720 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.013 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.515 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.741 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.281 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.242 | 0.223 |   3.833 |    9.503 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.452 | 0.329 |   4.161 |    9.832 | 
     | U0_RegFile/U349                   | B1 ^ -> Y v | OAI2BB2X1M | 0.200 | 0.198 |   4.359 |   10.030 | 
     | U0_RegFile/\regArr_reg[6][5]      | D v         | SDFFRQX2M  | 0.200 | 0.000 |   4.359 |   10.030 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.671 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.637 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.607 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.328 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.204 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.067 | 
     | U0_RegFile/\regArr_reg[6][5] | CK ^       | SDFFRQX2M  | 0.204 | 0.026 |   0.629 |   -5.041 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.630
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.021
- Arrival Time                  4.345
= Slack Time                    5.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.675 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.709 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.739 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.019 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.142 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.293 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.896 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.187 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.386 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.608 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.725 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.018 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.520 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.746 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.285 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.242 | 0.223 |   3.833 |    9.508 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.482 | 0.345 |   4.177 |    9.853 | 
     | U0_RegFile/U373                   | B1 ^ -> Y v | OAI2BB2X1M | 0.158 | 0.168 |   4.345 |   10.021 | 
     | U0_RegFile/\regArr_reg[2][0]      | D v         | SDFFSQX2M  | 0.158 | 0.000 |   4.345 |   10.021 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.675 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.642 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.612 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.332 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.209 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.072 | 
     | U0_RegFile/\regArr_reg[2][0] | CK ^       | SDFFSQX2M  | 0.206 | 0.027 |   0.630 |   -5.045 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.629
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.039
- Arrival Time                  4.360
= Slack Time                    5.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.678 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.712 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.742 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.021 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.145 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.295 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.899 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.190 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.388 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.611 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.728 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.020 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.523 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.748 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.288 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.833 |    9.511 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.193 |    9.872 | 
     | U0_RegFile/U211                   | B1 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.167 |   4.360 |   10.039 | 
     | U0_RegFile/\regArr_reg[10][0]     | D v         | SDFFRQX2M  | 0.155 | 0.000 |   4.360 |   10.039 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.678 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.645 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.615 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.335 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.212 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.075 | 
     | U0_RegFile/\regArr_reg[10][0] | CK ^       | SDFFRQX2M  | 0.204 | 0.025 |   0.629 |   -5.050 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][3] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.636
- Setup                         0.392
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.044
- Arrival Time                  4.364
= Slack Time                    5.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.679 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.713 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.743 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.023 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.146 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.297 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.900 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.191 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.389 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.612 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.729 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.021 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.524 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.750 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.289 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.833 |    9.512 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.193 |    9.873 | 
     | U0_RegFile/U214                   | B1 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.171 |   4.364 |   10.044 | 
     | U0_RegFile/\regArr_reg[10][3]     | D v         | SDFFRQX2M  | 0.164 | 0.000 |   4.364 |   10.044 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.679 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.646 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.616 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.336 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.213 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.076 | 
     | U0_RegFile/\regArr_reg[10][3] | CK ^       | SDFFRQX2M  | 0.205 | 0.032 |   0.635 |   -5.044 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.630
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.039
- Arrival Time                  4.357
= Slack Time                    5.682
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.682 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.715 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.746 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.025 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.148 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.299 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.902 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.193 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.392 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.615 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.731 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.024 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.526 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.752 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.292 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.833 |    9.514 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.193 |    9.875 | 
     | U0_RegFile/U212                   | B1 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.164 |   4.357 |   10.039 | 
     | U0_RegFile/\regArr_reg[10][1]     | D v         | SDFFRQX2M  | 0.155 | 0.000 |   4.357 |   10.039 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.682 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.648 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.618 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.339 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.215 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.078 | 
     | U0_RegFile/\regArr_reg[10][1] | CK ^       | SDFFRQX2M  | 0.204 | 0.026 |   0.630 |   -5.052 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.029
- Arrival Time                  4.347
= Slack Time                    5.682
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.682 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.715 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.746 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.025 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.148 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.299 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.902 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.193 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.392 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.615 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.732 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.024 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.526 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.752 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.292 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.242 | 0.223 |   3.833 |    9.514 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.482 | 0.345 |   4.178 |    9.859 | 
     | U0_RegFile/U374                   | B1 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.169 |   4.347 |   10.029 | 
     | U0_RegFile/\regArr_reg[2][7]      | D v         | SDFFSQX1M  | 0.157 | 0.000 |   4.347 |   10.029 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.682 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.648 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.618 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.339 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.215 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.078 | 
     | U0_RegFile/\regArr_reg[2][7] | CK ^       | SDFFSQX1M  | 0.207 | 0.035 |   0.639 |   -5.043 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.633
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.044
- Arrival Time                  4.355
= Slack Time                    5.689
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.689 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.722 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.753 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.032 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.155 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.306 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.909 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.200 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.399 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.622 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.739 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.031 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.533 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.759 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.299 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.833 |    9.522 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.193 |    9.882 | 
     | U0_RegFile/U217                   | B1 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.162 |   4.355 |   10.044 | 
     | U0_RegFile/\regArr_reg[10][6]     | D v         | SDFFRQX2M  | 0.150 | 0.000 |   4.355 |   10.044 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.689 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.655 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.625 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.346 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.223 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.085 | 
     | U0_RegFile/\regArr_reg[10][6] | CK ^       | SDFFRQX2M  | 0.205 | 0.030 |   0.633 |   -5.056 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.046
- Arrival Time                  4.356
= Slack Time                    5.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.690 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.724 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.754 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.033 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.157 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.307 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.911 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.202 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.400 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.623 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.740 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.032 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.535 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.760 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.300 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.833 |    9.523 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.193 |    9.883 | 
     | U0_RegFile/U213                   | B1 ^ -> Y v | OAI2BB2X1M | 0.151 | 0.163 |   4.356 |   10.046 | 
     | U0_RegFile/\regArr_reg[10][2]     | D v         | SDFFRQX2M  | 0.151 | 0.000 |   4.356 |   10.046 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.690 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.657 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.626 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.347 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.224 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.087 | 
     | U0_RegFile/\regArr_reg[10][2] | CK ^       | SDFFRQX2M  | 0.205 | 0.032 |   0.635 |   -5.055 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.621
- Setup                         0.392
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.029
- Arrival Time                  4.331
= Slack Time                    5.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.697 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.731 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.761 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.041 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.164 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.315 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.918 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.209 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.407 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.630 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.747 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.039 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.542 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.768 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.307 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.833 |    9.530 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.469 | 0.329 |   4.162 |    9.859 | 
     | U0_RegFile/U234                   | B1 ^ -> Y v | OAI2BB2X1M | 0.160 | 0.169 |   4.331 |   10.029 | 
     | U0_RegFile/\regArr_reg[12][7]     | D v         | SDFFRQX2M  | 0.160 | 0.000 |   4.331 |   10.029 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.697 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.664 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.634 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.354 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.231 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.094 | 
     | U0_RegFile/\regArr_reg[12][7] | CK ^       | SDFFRQX2M  | 0.201 | 0.017 |   0.621 |   -5.077 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.633
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.038
- Arrival Time                  4.340
= Slack Time                    5.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.698 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.731 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.761 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.041 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.164 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.315 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.918 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.209 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.408 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.630 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.747 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.040 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.542 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.768 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.308 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.242 | 0.223 |   3.833 |    9.530 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.511 | 0.361 |   4.194 |    9.892 | 
     | U0_RegFile/U315                   | B0 ^ -> Y v | OAI2BB2X1M | 0.184 | 0.146 |   4.340 |   10.037 | 
     | U0_RegFile/\regArr_reg[0][3]      | D v         | SDFFRQX2M  | 0.184 | 0.000 |   4.340 |   10.038 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.698 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.664 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.634 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.354 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.231 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.094 | 
     | U0_RegFile/\regArr_reg[0][3] | CK ^       | SDFFRQX2M  | 0.205 | 0.030 |   0.633 |   -5.064 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.629
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.034
- Arrival Time                  4.335
= Slack Time                    5.699
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.699 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.732 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.763 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.042 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.165 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.316 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.919 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.210 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.409 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.632 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.749 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.041 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.543 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.769 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.309 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.242 | 0.223 |   3.833 |    9.532 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.452 | 0.329 |   4.161 |    9.860 | 
     | U0_RegFile/U348                   | B1 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.174 |   4.335 |   10.034 | 
     | U0_RegFile/\regArr_reg[6][4]      | D v         | SDFFRQX2M  | 0.180 | 0.000 |   4.335 |   10.034 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.699 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.666 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.635 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.356 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.233 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.095 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.204 | 0.026 |   0.629 |   -5.070 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.048
- Arrival Time                  4.347
= Slack Time                    5.701
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.701 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.734 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.765 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.044 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.167 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.318 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.921 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.212 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.411 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.634 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.750 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.043 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.545 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.771 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.311 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.242 | 0.223 |   3.833 |    9.533 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.482 | 0.345 |   4.178 |    9.878 | 
     | U0_RegFile/U365                   | B1 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.169 |   4.347 |   10.048 | 
     | U0_RegFile/\regArr_reg[2][6]      | D v         | SDFFRQX2M  | 0.161 | 0.000 |   4.347 |   10.048 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.701 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.667 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.637 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.358 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.234 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.097 | 
     | U0_RegFile/\regArr_reg[2][6] | CK ^       | SDFFRQX2M  | 0.207 | 0.035 |   0.639 |   -5.062 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.633
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.037
- Arrival Time                  4.336
= Slack Time                    5.701
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.701 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.735 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.765 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.044 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.168 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.318 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.922 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.213 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.411 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.634 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.751 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.043 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.546 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.771 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.311 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.833 |    9.534 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.469 | 0.329 |   4.162 |    9.863 | 
     | U0_RegFile/U231                   | B1 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.174 |   4.336 |   10.037 | 
     | U0_RegFile/\regArr_reg[12][4]     | D v         | SDFFRQX2M  | 0.180 | 0.000 |   4.336 |   10.037 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.701 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.668 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.637 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.358 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.235 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.098 | 
     | U0_RegFile/\regArr_reg[12][4] | CK ^       | SDFFRQX2M  | 0.205 | 0.029 |   0.633 |   -5.069 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.054
- Arrival Time                  4.352
= Slack Time                    5.701
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.701 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.735 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.765 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.045 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.168 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.319 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.922 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.213 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.412 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.634 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.751 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.044 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.546 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.772 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.311 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.242 | 0.223 |   3.833 |    9.534 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.482 | 0.345 |   4.177 |    9.879 | 
     | U0_RegFile/U361                   | B1 ^ -> Y v | OAI2BB2X1M | 0.168 | 0.174 |   4.352 |   10.053 | 
     | U0_RegFile/\regArr_reg[2][2]      | D v         | SDFFRQX2M  | 0.168 | 0.000 |   4.352 |   10.054 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.702 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.668 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.638 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.358 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.235 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -5.084 | 
     | U0_RegFile/\regArr_reg[2][2] | CK ^       | SDFFRQX2M  | 0.224 | 0.026 |   0.643 |   -5.058 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.637
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.042
- Arrival Time                  4.338
= Slack Time                    5.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.705 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.738 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.769 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.048 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.171 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.322 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.925 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.216 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.415 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.638 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.754 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.047 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.549 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.775 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.315 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.242 | 0.223 |   3.833 |    9.537 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.447 | 0.326 |   4.159 |    9.864 | 
     | U0_RegFile/U328                   | B1 ^ -> Y v | OAI2BB2X1M | 0.177 | 0.179 |   4.338 |   10.042 | 
     | U0_RegFile/\regArr_reg[4][0]      | D v         | SDFFRQX2M  | 0.177 | 0.000 |   4.338 |   10.042 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.705 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.671 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.641 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.362 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.238 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.101 | 
     | U0_RegFile/\regArr_reg[4][0] | CK ^       | SDFFRQX2M  | 0.207 | 0.033 |   0.637 |   -5.068 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.048
- Arrival Time                  4.343
= Slack Time                    5.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.705 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.739 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.769 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.049 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.172 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.323 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.926 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.217 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.415 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.638 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.755 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.047 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.550 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.776 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.315 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.242 | 0.223 |   3.833 |    9.538 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.482 | 0.345 |   4.178 |    9.883 | 
     | U0_RegFile/U364                   | B1 ^ -> Y v | OAI2BB2X1M | 0.159 | 0.165 |   4.343 |   10.048 | 
     | U0_RegFile/\regArr_reg[2][5]      | D v         | SDFFRQX2M  | 0.159 | 0.000 |   4.343 |   10.048 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.705 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.672 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.641 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.362 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.239 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.102 | 
     | U0_RegFile/\regArr_reg[2][5] | CK ^       | SDFFRQX2M  | 0.207 | 0.035 |   0.639 |   -5.067 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.049
- Arrival Time                  4.337
= Slack Time                    5.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.711 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.745 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.775 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.055 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.178 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.329 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.932 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.223 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.422 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.644 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.761 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.054 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.556 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.782 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.321 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.242 | 0.223 |   3.833 |    9.544 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.482 | 0.345 |   4.178 |    9.889 | 
     | U0_RegFile/U362                   | B1 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.160 |   4.337 |   10.049 | 
     | U0_RegFile/\regArr_reg[2][3]      | D v         | SDFFRQX2M  | 0.157 | 0.000 |   4.337 |   10.049 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.712 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.678 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.648 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.368 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.245 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.108 | 
     | U0_RegFile/\regArr_reg[2][3] | CK ^       | SDFFRQX2M  | 0.207 | 0.035 |   0.639 |   -5.073 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.046
- Arrival Time                  4.335
= Slack Time                    5.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.712 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.745 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.775 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.055 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.178 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.329 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.932 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.223 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.422 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.644 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.761 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.054 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.556 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.782 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.322 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.242 | 0.223 |   3.833 |    9.544 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.482 | 0.345 |   4.177 |    9.889 | 
     | U0_RegFile/U360                   | B1 ^ -> Y v | OAI2BB2X1M | 0.152 | 0.157 |   4.335 |   10.046 | 
     | U0_RegFile/\regArr_reg[2][1]      | D v         | SDFFRQX2M  | 0.152 | 0.000 |   4.335 |   10.046 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.712 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.678 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.648 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.368 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.245 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.108 | 
     | U0_RegFile/\regArr_reg[2][1] | CK ^       | SDFFRQX2M  | 0.206 | 0.032 |   0.635 |   -5.076 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.634
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.041
- Arrival Time                  4.329
= Slack Time                    5.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.712 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.745 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.776 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.055 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.178 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.329 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.932 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.223 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.422 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.645 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.762 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.054 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.556 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.782 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.322 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.242 | 0.223 |   3.833 |    9.545 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.511 | 0.361 |   4.194 |    9.906 | 
     | U0_RegFile/U314                   | B0 ^ -> Y v | OAI2BB2X1M | 0.168 | 0.135 |   4.329 |   10.041 | 
     | U0_RegFile/\regArr_reg[0][2]      | D v         | SDFFRQX2M  | 0.168 | 0.000 |   4.329 |   10.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.712 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.678 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.648 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.369 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.245 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.108 | 
     | U0_RegFile/\regArr_reg[0][2] | CK ^       | SDFFRQX2M  | 0.205 | 0.030 |   0.634 |   -5.078 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.048
- Arrival Time                  4.336
= Slack Time                    5.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.712 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.746 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.776 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.055 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.179 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.329 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.933 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.224 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.422 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.645 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.762 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.054 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.557 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.782 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.322 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.242 | 0.223 |   3.833 |    9.545 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.482 | 0.345 |   4.178 |    9.890 | 
     | U0_RegFile/U363                   | B1 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.158 |   4.336 |   10.048 | 
     | U0_RegFile/\regArr_reg[2][4]      | D v         | SDFFRQX2M  | 0.161 | 0.000 |   4.336 |   10.048 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.712 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.679 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.648 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.369 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.246 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.108 | 
     | U0_RegFile/\regArr_reg[2][4] | CK ^       | SDFFRQX2M  | 0.207 | 0.035 |   0.639 |   -5.074 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.634
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.040
- Arrival Time                  4.327
= Slack Time                    5.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.713 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.746 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.777 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.056 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.179 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.330 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.933 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.224 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.423 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.646 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.763 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.055 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.557 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.783 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.323 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.242 | 0.223 |   3.833 |    9.546 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.511 | 0.361 |   4.194 |    9.907 | 
     | U0_RegFile/U316                   | B0 ^ -> Y v | OAI2BB2X1M | 0.174 | 0.133 |   4.327 |   10.040 | 
     | U0_RegFile/\regArr_reg[0][4]      | D v         | SDFFRQX2M  | 0.174 | 0.000 |   4.327 |   10.040 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.713 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.680 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.649 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.370 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.247 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.109 | 
     | U0_RegFile/\regArr_reg[0][4] | CK ^       | SDFFRQX2M  | 0.205 | 0.030 |   0.634 |   -5.080 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][3] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.392
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.043
- Arrival Time                  4.327
= Slack Time                    5.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.715 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.749 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.779 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.059 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.182 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.333 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.936 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.227 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.425 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.648 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.765 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.057 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.560 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.786 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.325 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.833 |    9.548 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.469 | 0.329 |   4.162 |    9.877 | 
     | U0_RegFile/U230                   | B1 ^ -> Y v | OAI2BB2X1M | 0.165 | 0.165 |   4.327 |   10.042 | 
     | U0_RegFile/\regArr_reg[12][3]     | D v         | SDFFRQX2M  | 0.165 | 0.000 |   4.327 |   10.043 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.715 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.682 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.652 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.372 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.249 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.112 | 
     | U0_RegFile/\regArr_reg[12][3] | CK ^       | SDFFRQX2M  | 0.205 | 0.031 |   0.635 |   -5.081 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.392
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.043
- Arrival Time                  4.327
= Slack Time                    5.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.716 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.750 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.780 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.060 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.183 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.334 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.192 | 0.603 |   1.220 |    6.937 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.399 | 0.291 |   1.511 |    7.228 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.710 |    7.426 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.933 |    7.649 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.050 |    7.766 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.342 |    8.058 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.502 |   2.844 |    8.561 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.070 |    8.787 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.859 | 0.540 |   3.610 |    9.326 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.833 |    9.549 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.463 | 0.326 |   4.159 |    9.875 | 
     | U0_RegFile/U197                   | B1 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.168 |   4.327 |   10.043 | 
     | U0_RegFile/\regArr_reg[8][2]      | D v         | SDFFRQX2M  | 0.164 | 0.000 |   4.327 |   10.043 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.716 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.683 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.653 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.373 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.250 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.113 | 
     | U0_RegFile/\regArr_reg[8][2] | CK ^       | SDFFRQX2M  | 0.205 | 0.032 |   0.635 |   -5.081 | 
     +---------------------------------------------------------------------------------------------+ 

