

================================================================
== Vivado HLS Report for 'sigmoid_array_array_ap_fixed_8_4_5_3_0_1u_sigmoid_config14_s'
================================================================
* Date:           Fri Jun 27 00:00:36 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.244 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4101|     4101| 20.505 us | 20.505 us |  4101|  4101|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SigmoidActLoop  |     4099|     4099|         5|          1|          1|  4096|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ 0, %0 ], [ %i, %SigmoidActLoop ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (2.09ns)   --->   "%icmp_ln80 = icmp eq i13 %i_0, -4096" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 12 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.67ns)   --->   "%i = add i13 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %2, label %SigmoidActLoop" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 16 [1/1] (2.18ns)   --->   "%tmp_data_0_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %data_V_data_V)" [firmware/nnet_utils/nnet_activation_stream.h:83]   --->   Operation 16 'read' 'tmp_data_0_V' <Predicate = (!icmp_ln80)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_data_0_V, i2 0)" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.99ns)   --->   "%xor_ln91 = xor i10 %tmp_s, -512" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 18 'xor' 'xor_ln91' <Predicate = (!icmp_ln80)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i10 %xor_ln91 to i64" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 19 'zext' 'zext_ln96' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%sigmoid_table1_addr = getelementptr [1024 x i10]* @sigmoid_table1, i64 0, i64 %zext_ln96" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 20 'getelementptr' 'sigmoid_table1_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 21 [2/2] (3.25ns)   --->   "%sigmoid_table1_load = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 21 'load' 'sigmoid_table1_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 22 [1/2] (3.25ns)   --->   "%sigmoid_table1_load = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 22 'load' 'sigmoid_table1_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %sigmoid_table1_load, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 23 'partselect' 'tmp_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str37) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 24 'specloopname' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str37)" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:81]   --->   Operation 26 'specpipeline' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%out_data_data_V = zext i4 %tmp_1 to i8" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 27 'zext' 'out_data_data_V' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %res_V_data_V, i8 %out_data_data_V)" [firmware/nnet_utils/nnet_activation_stream.h:99]   --->   Operation 28 'write' <Predicate = (!icmp_ln80)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str37, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:100]   --->   Operation 29 'specregionend' 'empty_58' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 30 'br' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:101]   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sigmoid_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
br_ln80             (br               ) [ 01111110]
i_0                 (phi              ) [ 00100000]
icmp_ln80           (icmp             ) [ 00111110]
empty               (speclooptripcount) [ 00000000]
i                   (add              ) [ 01111110]
br_ln80             (br               ) [ 00000000]
tmp_data_0_V        (read             ) [ 00101000]
tmp_s               (bitconcatenate   ) [ 00000000]
xor_ln91            (xor              ) [ 00000000]
zext_ln96           (zext             ) [ 00000000]
sigmoid_table1_addr (getelementptr    ) [ 00100100]
sigmoid_table1_load (load             ) [ 00000000]
tmp_1               (partselect       ) [ 00100010]
specloopname_ln80   (specloopname     ) [ 00000000]
tmp                 (specregionbegin  ) [ 00000000]
specpipeline_ln81   (specpipeline     ) [ 00000000]
out_data_data_V     (zext             ) [ 00000000]
write_ln99          (write            ) [ 00000000]
empty_58            (specregionend    ) [ 00000000]
br_ln80             (br               ) [ 01111110]
ret_ln101           (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sigmoid_table1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_data_0_V_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln99_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/6 "/>
</bind>
</comp>

<comp id="75" class="1004" name="sigmoid_table1_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="10" slack="0"/>
<pin id="79" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigmoid_table1_addr/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sigmoid_table1_load/4 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_0_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="13" slack="1"/>
<pin id="90" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_0_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="13" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln80_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="13" slack="0"/>
<pin id="101" dir="0" index="1" bw="13" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="13" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_s_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="1"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="xor_ln91_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="10" slack="0"/>
<pin id="121" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln91/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln96_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="10" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="0" index="3" bw="5" slack="0"/>
<pin id="134" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="out_data_data_V_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="1"/>
<pin id="141" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_data_data_V/6 "/>
</bind>
</comp>

<comp id="143" class="1005" name="icmp_ln80_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="13" slack="0"/>
<pin id="149" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="152" class="1005" name="tmp_data_0_V_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="1"/>
<pin id="154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="157" class="1005" name="sigmoid_table1_addr_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="1"/>
<pin id="159" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sigmoid_table1_addr "/>
</bind>
</comp>

<comp id="162" class="1005" name="tmp_1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="1"/>
<pin id="164" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="58" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="92" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="92" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="82" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="146"><net_src comp="99" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="105" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="155"><net_src comp="62" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="160"><net_src comp="75" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="165"><net_src comp="129" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_V | {6 }
 - Input state : 
	Port: sigmoid<array,array<ap_fixed<8,4,5,3,0>,1u>,sigmoid_config14> : data_V_data_V | {3 }
	Port: sigmoid<array,array<ap_fixed<8,4,5,3,0>,1u>,sigmoid_config14> : sigmoid_table1 | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln80 : 1
		i : 1
		br_ln80 : 2
	State 3
	State 4
		xor_ln91 : 1
		zext_ln96 : 1
		sigmoid_table1_addr : 2
		sigmoid_table1_load : 3
	State 5
		tmp_1 : 1
	State 6
		write_ln99 : 1
		empty_58 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |         i_fu_105        |    0    |    17   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln80_fu_99     |    0    |    13   |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln91_fu_118     |    0    |    10   |
|----------|-------------------------|---------|---------|
|   read   | tmp_data_0_V_read_fu_62 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln99_write_fu_68 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_111      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln96_fu_124    |    0    |    0    |
|          |  out_data_data_V_fu_139 |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|       tmp_1_fu_129      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    40   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         i_0_reg_88        |   13   |
|         i_reg_147         |   13   |
|     icmp_ln80_reg_143     |    1   |
|sigmoid_table1_addr_reg_157|   10   |
|       tmp_1_reg_162       |    4   |
|    tmp_data_0_V_reg_152   |    8   |
+---------------------------+--------+
|           Total           |   49   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_82 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   40   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   49   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   49   |   49   |
+-----------+--------+--------+--------+
