
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chcon_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401688 <.init>:
  401688:	stp	x29, x30, [sp, #-16]!
  40168c:	mov	x29, sp
  401690:	bl	401b40 <__fxstatat@plt+0x60>
  401694:	ldp	x29, x30, [sp], #16
  401698:	ret

Disassembly of section .plt:

00000000004016a0 <mbrtowc@plt-0x20>:
  4016a0:	stp	x16, x30, [sp, #-16]!
  4016a4:	adrp	x16, 420000 <__fxstatat@plt+0x1e520>
  4016a8:	ldr	x17, [x16, #4088]
  4016ac:	add	x16, x16, #0xff8
  4016b0:	br	x17
  4016b4:	nop
  4016b8:	nop
  4016bc:	nop

00000000004016c0 <mbrtowc@plt>:
  4016c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4016c4:	ldr	x17, [x16]
  4016c8:	add	x16, x16, #0x0
  4016cc:	br	x17

00000000004016d0 <memcpy@plt>:
  4016d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4016d4:	ldr	x17, [x16, #8]
  4016d8:	add	x16, x16, #0x8
  4016dc:	br	x17

00000000004016e0 <memmove@plt>:
  4016e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4016e4:	ldr	x17, [x16, #16]
  4016e8:	add	x16, x16, #0x10
  4016ec:	br	x17

00000000004016f0 <_exit@plt>:
  4016f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4016f4:	ldr	x17, [x16, #24]
  4016f8:	add	x16, x16, #0x18
  4016fc:	br	x17

0000000000401700 <getcwd@plt>:
  401700:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401704:	ldr	x17, [x16, #32]
  401708:	add	x16, x16, #0x20
  40170c:	br	x17

0000000000401710 <strlen@plt>:
  401710:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401714:	ldr	x17, [x16, #40]
  401718:	add	x16, x16, #0x28
  40171c:	br	x17

0000000000401720 <fputs@plt>:
  401720:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401724:	ldr	x17, [x16, #48]
  401728:	add	x16, x16, #0x30
  40172c:	br	x17

0000000000401730 <exit@plt>:
  401730:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401734:	ldr	x17, [x16, #56]
  401738:	add	x16, x16, #0x38
  40173c:	br	x17

0000000000401740 <error@plt>:
  401740:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401744:	ldr	x17, [x16, #64]
  401748:	add	x16, x16, #0x40
  40174c:	br	x17

0000000000401750 <fchdir@plt>:
  401750:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401754:	ldr	x17, [x16, #72]
  401758:	add	x16, x16, #0x48
  40175c:	br	x17

0000000000401760 <ferror_unlocked@plt>:
  401760:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401764:	ldr	x17, [x16, #80]
  401768:	add	x16, x16, #0x50
  40176c:	br	x17

0000000000401770 <sprintf@plt>:
  401770:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401774:	ldr	x17, [x16, #88]
  401778:	add	x16, x16, #0x58
  40177c:	br	x17

0000000000401780 <__cxa_atexit@plt>:
  401780:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401784:	ldr	x17, [x16, #96]
  401788:	add	x16, x16, #0x60
  40178c:	br	x17

0000000000401790 <qsort@plt>:
  401790:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401794:	ldr	x17, [x16, #104]
  401798:	add	x16, x16, #0x68
  40179c:	br	x17

00000000004017a0 <lseek@plt>:
  4017a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4017a4:	ldr	x17, [x16, #112]
  4017a8:	add	x16, x16, #0x70
  4017ac:	br	x17

00000000004017b0 <__fpending@plt>:
  4017b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4017b4:	ldr	x17, [x16, #120]
  4017b8:	add	x16, x16, #0x78
  4017bc:	br	x17

00000000004017c0 <fileno@plt>:
  4017c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4017c4:	ldr	x17, [x16, #128]
  4017c8:	add	x16, x16, #0x80
  4017cc:	br	x17

00000000004017d0 <fclose@plt>:
  4017d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4017d4:	ldr	x17, [x16, #136]
  4017d8:	add	x16, x16, #0x88
  4017dc:	br	x17

00000000004017e0 <nl_langinfo@plt>:
  4017e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4017e4:	ldr	x17, [x16, #144]
  4017e8:	add	x16, x16, #0x90
  4017ec:	br	x17

00000000004017f0 <malloc@plt>:
  4017f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4017f4:	ldr	x17, [x16, #152]
  4017f8:	add	x16, x16, #0x98
  4017fc:	br	x17

0000000000401800 <open@plt>:
  401800:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401804:	ldr	x17, [x16, #160]
  401808:	add	x16, x16, #0xa0
  40180c:	br	x17

0000000000401810 <strncmp@plt>:
  401810:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401814:	ldr	x17, [x16, #168]
  401818:	add	x16, x16, #0xa8
  40181c:	br	x17

0000000000401820 <bindtextdomain@plt>:
  401820:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401824:	ldr	x17, [x16, #176]
  401828:	add	x16, x16, #0xb0
  40182c:	br	x17

0000000000401830 <__libc_start_main@plt>:
  401830:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401834:	ldr	x17, [x16, #184]
  401838:	add	x16, x16, #0xb8
  40183c:	br	x17

0000000000401840 <fstatfs@plt>:
  401840:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401844:	ldr	x17, [x16, #192]
  401848:	add	x16, x16, #0xc0
  40184c:	br	x17

0000000000401850 <memset@plt>:
  401850:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401854:	ldr	x17, [x16, #200]
  401858:	add	x16, x16, #0xc8
  40185c:	br	x17

0000000000401860 <calloc@plt>:
  401860:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401864:	ldr	x17, [x16, #208]
  401868:	add	x16, x16, #0xd0
  40186c:	br	x17

0000000000401870 <readdir@plt>:
  401870:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401874:	ldr	x17, [x16, #216]
  401878:	add	x16, x16, #0xd8
  40187c:	br	x17

0000000000401880 <realloc@plt>:
  401880:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401884:	ldr	x17, [x16, #224]
  401888:	add	x16, x16, #0xe0
  40188c:	br	x17

0000000000401890 <closedir@plt>:
  401890:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401894:	ldr	x17, [x16, #232]
  401898:	add	x16, x16, #0xe8
  40189c:	br	x17

00000000004018a0 <close@plt>:
  4018a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4018a4:	ldr	x17, [x16, #240]
  4018a8:	add	x16, x16, #0xf0
  4018ac:	br	x17

00000000004018b0 <strrchr@plt>:
  4018b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4018b4:	ldr	x17, [x16, #248]
  4018b8:	add	x16, x16, #0xf8
  4018bc:	br	x17

00000000004018c0 <__gmon_start__@plt>:
  4018c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4018c4:	ldr	x17, [x16, #256]
  4018c8:	add	x16, x16, #0x100
  4018cc:	br	x17

00000000004018d0 <fdopendir@plt>:
  4018d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4018d4:	ldr	x17, [x16, #264]
  4018d8:	add	x16, x16, #0x108
  4018dc:	br	x17

00000000004018e0 <abort@plt>:
  4018e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4018e4:	ldr	x17, [x16, #272]
  4018e8:	add	x16, x16, #0x110
  4018ec:	br	x17

00000000004018f0 <mbsinit@plt>:
  4018f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4018f4:	ldr	x17, [x16, #280]
  4018f8:	add	x16, x16, #0x118
  4018fc:	br	x17

0000000000401900 <access@plt>:
  401900:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401904:	ldr	x17, [x16, #288]
  401908:	add	x16, x16, #0x120
  40190c:	br	x17

0000000000401910 <memcmp@plt>:
  401910:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401914:	ldr	x17, [x16, #296]
  401918:	add	x16, x16, #0x128
  40191c:	br	x17

0000000000401920 <textdomain@plt>:
  401920:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401924:	ldr	x17, [x16, #304]
  401928:	add	x16, x16, #0x130
  40192c:	br	x17

0000000000401930 <getopt_long@plt>:
  401930:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401934:	ldr	x17, [x16, #312]
  401938:	add	x16, x16, #0x138
  40193c:	br	x17

0000000000401940 <strcmp@plt>:
  401940:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401944:	ldr	x17, [x16, #320]
  401948:	add	x16, x16, #0x140
  40194c:	br	x17

0000000000401950 <__ctype_b_loc@plt>:
  401950:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401954:	ldr	x17, [x16, #328]
  401958:	add	x16, x16, #0x148
  40195c:	br	x17

0000000000401960 <fseeko@plt>:
  401960:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401964:	ldr	x17, [x16, #336]
  401968:	add	x16, x16, #0x150
  40196c:	br	x17

0000000000401970 <chdir@plt>:
  401970:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401974:	ldr	x17, [x16, #344]
  401978:	add	x16, x16, #0x158
  40197c:	br	x17

0000000000401980 <free@plt>:
  401980:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401984:	ldr	x17, [x16, #352]
  401988:	add	x16, x16, #0x160
  40198c:	br	x17

0000000000401990 <__ctype_get_mb_cur_max@plt>:
  401990:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401994:	ldr	x17, [x16, #360]
  401998:	add	x16, x16, #0x168
  40199c:	br	x17

00000000004019a0 <strspn@plt>:
  4019a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4019a4:	ldr	x17, [x16, #368]
  4019a8:	add	x16, x16, #0x170
  4019ac:	br	x17

00000000004019b0 <memrchr@plt>:
  4019b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4019b4:	ldr	x17, [x16, #376]
  4019b8:	add	x16, x16, #0x178
  4019bc:	br	x17

00000000004019c0 <fcntl@plt>:
  4019c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4019c4:	ldr	x17, [x16, #384]
  4019c8:	add	x16, x16, #0x180
  4019cc:	br	x17

00000000004019d0 <fflush@plt>:
  4019d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4019d4:	ldr	x17, [x16, #392]
  4019d8:	add	x16, x16, #0x188
  4019dc:	br	x17

00000000004019e0 <strcpy@plt>:
  4019e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4019e4:	ldr	x17, [x16, #400]
  4019e8:	add	x16, x16, #0x190
  4019ec:	br	x17

00000000004019f0 <dirfd@plt>:
  4019f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  4019f4:	ldr	x17, [x16, #408]
  4019f8:	add	x16, x16, #0x198
  4019fc:	br	x17

0000000000401a00 <__lxstat@plt>:
  401a00:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401a04:	ldr	x17, [x16, #416]
  401a08:	add	x16, x16, #0x1a0
  401a0c:	br	x17

0000000000401a10 <memchr@plt>:
  401a10:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401a14:	ldr	x17, [x16, #424]
  401a18:	add	x16, x16, #0x1a8
  401a1c:	br	x17

0000000000401a20 <__fxstat@plt>:
  401a20:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401a24:	ldr	x17, [x16, #432]
  401a28:	add	x16, x16, #0x1b0
  401a2c:	br	x17

0000000000401a30 <fputs_unlocked@plt>:
  401a30:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401a34:	ldr	x17, [x16, #440]
  401a38:	add	x16, x16, #0x1b8
  401a3c:	br	x17

0000000000401a40 <__freading@plt>:
  401a40:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401a44:	ldr	x17, [x16, #448]
  401a48:	add	x16, x16, #0x1c0
  401a4c:	br	x17

0000000000401a50 <iswprint@plt>:
  401a50:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401a54:	ldr	x17, [x16, #456]
  401a58:	add	x16, x16, #0x1c8
  401a5c:	br	x17

0000000000401a60 <openat@plt>:
  401a60:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401a64:	ldr	x17, [x16, #464]
  401a68:	add	x16, x16, #0x1d0
  401a6c:	br	x17

0000000000401a70 <printf@plt>:
  401a70:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401a74:	ldr	x17, [x16, #472]
  401a78:	add	x16, x16, #0x1d8
  401a7c:	br	x17

0000000000401a80 <__assert_fail@plt>:
  401a80:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401a84:	ldr	x17, [x16, #480]
  401a88:	add	x16, x16, #0x1e0
  401a8c:	br	x17

0000000000401a90 <__errno_location@plt>:
  401a90:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401a94:	ldr	x17, [x16, #488]
  401a98:	add	x16, x16, #0x1e8
  401a9c:	br	x17

0000000000401aa0 <__xstat@plt>:
  401aa0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401aa4:	ldr	x17, [x16, #496]
  401aa8:	add	x16, x16, #0x1f0
  401aac:	br	x17

0000000000401ab0 <gettext@plt>:
  401ab0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401ab4:	ldr	x17, [x16, #504]
  401ab8:	add	x16, x16, #0x1f8
  401abc:	br	x17

0000000000401ac0 <fprintf@plt>:
  401ac0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401ac4:	ldr	x17, [x16, #512]
  401ac8:	add	x16, x16, #0x200
  401acc:	br	x17

0000000000401ad0 <setlocale@plt>:
  401ad0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401ad4:	ldr	x17, [x16, #520]
  401ad8:	add	x16, x16, #0x208
  401adc:	br	x17

0000000000401ae0 <__fxstatat@plt>:
  401ae0:	adrp	x16, 421000 <__fxstatat@plt+0x1f520>
  401ae4:	ldr	x17, [x16, #528]
  401ae8:	add	x16, x16, #0x210
  401aec:	br	x17

Disassembly of section .text:

0000000000401af0 <.text>:
  401af0:	mov	x29, #0x0                   	// #0
  401af4:	mov	x30, #0x0                   	// #0
  401af8:	mov	x5, x0
  401afc:	ldr	x1, [sp]
  401b00:	add	x2, sp, #0x8
  401b04:	mov	x6, sp
  401b08:	movz	x0, #0x0, lsl #48
  401b0c:	movk	x0, #0x0, lsl #32
  401b10:	movk	x0, #0x40, lsl #16
  401b14:	movk	x0, #0x1f74
  401b18:	movz	x3, #0x0, lsl #48
  401b1c:	movk	x3, #0x0, lsl #32
  401b20:	movk	x3, #0x40, lsl #16
  401b24:	movk	x3, #0xe800
  401b28:	movz	x4, #0x0, lsl #48
  401b2c:	movk	x4, #0x0, lsl #32
  401b30:	movk	x4, #0x40, lsl #16
  401b34:	movk	x4, #0xe880
  401b38:	bl	401830 <__libc_start_main@plt>
  401b3c:	bl	4018e0 <abort@plt>
  401b40:	adrp	x0, 420000 <__fxstatat@plt+0x1e520>
  401b44:	ldr	x0, [x0, #4064]
  401b48:	cbz	x0, 401b50 <__fxstatat@plt+0x70>
  401b4c:	b	4018c0 <__gmon_start__@plt>
  401b50:	ret
  401b54:	nop
  401b58:	adrp	x0, 421000 <__fxstatat@plt+0x1f520>
  401b5c:	add	x0, x0, #0x290
  401b60:	adrp	x1, 421000 <__fxstatat@plt+0x1f520>
  401b64:	add	x1, x1, #0x290
  401b68:	cmp	x1, x0
  401b6c:	b.eq	401b84 <__fxstatat@plt+0xa4>  // b.none
  401b70:	adrp	x1, 40e000 <__fxstatat@plt+0xc520>
  401b74:	ldr	x1, [x1, #2304]
  401b78:	cbz	x1, 401b84 <__fxstatat@plt+0xa4>
  401b7c:	mov	x16, x1
  401b80:	br	x16
  401b84:	ret
  401b88:	adrp	x0, 421000 <__fxstatat@plt+0x1f520>
  401b8c:	add	x0, x0, #0x290
  401b90:	adrp	x1, 421000 <__fxstatat@plt+0x1f520>
  401b94:	add	x1, x1, #0x290
  401b98:	sub	x1, x1, x0
  401b9c:	lsr	x2, x1, #63
  401ba0:	add	x1, x2, x1, asr #3
  401ba4:	cmp	xzr, x1, asr #1
  401ba8:	asr	x1, x1, #1
  401bac:	b.eq	401bc4 <__fxstatat@plt+0xe4>  // b.none
  401bb0:	adrp	x2, 40e000 <__fxstatat@plt+0xc520>
  401bb4:	ldr	x2, [x2, #2312]
  401bb8:	cbz	x2, 401bc4 <__fxstatat@plt+0xe4>
  401bbc:	mov	x16, x2
  401bc0:	br	x16
  401bc4:	ret
  401bc8:	stp	x29, x30, [sp, #-32]!
  401bcc:	mov	x29, sp
  401bd0:	str	x19, [sp, #16]
  401bd4:	adrp	x19, 421000 <__fxstatat@plt+0x1f520>
  401bd8:	ldrb	w0, [x19, #704]
  401bdc:	cbnz	w0, 401bec <__fxstatat@plt+0x10c>
  401be0:	bl	401b58 <__fxstatat@plt+0x78>
  401be4:	mov	w0, #0x1                   	// #1
  401be8:	strb	w0, [x19, #704]
  401bec:	ldr	x19, [sp, #16]
  401bf0:	ldp	x29, x30, [sp], #32
  401bf4:	ret
  401bf8:	b	401b88 <__fxstatat@plt+0xa8>
  401bfc:	sub	sp, sp, #0x40
  401c00:	stp	x29, x30, [sp, #48]
  401c04:	add	x29, sp, #0x30
  401c08:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  401c0c:	add	x8, x8, #0x328
  401c10:	adrp	x9, 421000 <__fxstatat@plt+0x1f520>
  401c14:	add	x9, x9, #0x2b0
  401c18:	stur	w0, [x29, #-4]
  401c1c:	ldur	w10, [x29, #-4]
  401c20:	stur	x8, [x29, #-16]
  401c24:	str	x9, [sp, #24]
  401c28:	cbz	w10, 401c6c <__fxstatat@plt+0x18c>
  401c2c:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  401c30:	add	x8, x8, #0x298
  401c34:	ldr	x0, [x8]
  401c38:	adrp	x8, 40e000 <__fxstatat@plt+0xc520>
  401c3c:	add	x8, x8, #0xb68
  401c40:	str	x0, [sp, #16]
  401c44:	mov	x0, x8
  401c48:	bl	401ab0 <gettext@plt>
  401c4c:	ldur	x8, [x29, #-16]
  401c50:	ldr	x2, [x8]
  401c54:	ldr	x9, [sp, #16]
  401c58:	str	x0, [sp, #8]
  401c5c:	mov	x0, x9
  401c60:	ldr	x1, [sp, #8]
  401c64:	bl	401ac0 <fprintf@plt>
  401c68:	b	401db8 <__fxstatat@plt+0x2d8>
  401c6c:	adrp	x0, 40e000 <__fxstatat@plt+0xc520>
  401c70:	add	x0, x0, #0xb8f
  401c74:	bl	401ab0 <gettext@plt>
  401c78:	ldur	x8, [x29, #-16]
  401c7c:	ldr	x1, [x8]
  401c80:	ldr	x2, [x8]
  401c84:	ldr	x3, [x8]
  401c88:	bl	401a70 <printf@plt>
  401c8c:	adrp	x8, 40e000 <__fxstatat@plt+0xc520>
  401c90:	add	x8, x8, #0xc2d
  401c94:	mov	x0, x8
  401c98:	bl	401ab0 <gettext@plt>
  401c9c:	ldr	x8, [sp, #24]
  401ca0:	ldr	x1, [x8]
  401ca4:	bl	401a30 <fputs_unlocked@plt>
  401ca8:	bl	401dc0 <__fxstatat@plt+0x2e0>
  401cac:	adrp	x8, 40e000 <__fxstatat@plt+0xc520>
  401cb0:	add	x8, x8, #0xcb8
  401cb4:	mov	x0, x8
  401cb8:	bl	401ab0 <gettext@plt>
  401cbc:	ldr	x8, [sp, #24]
  401cc0:	ldr	x1, [x8]
  401cc4:	bl	401a30 <fputs_unlocked@plt>
  401cc8:	adrp	x8, 40e000 <__fxstatat@plt+0xc520>
  401ccc:	add	x8, x8, #0xd9f
  401cd0:	mov	x0, x8
  401cd4:	bl	401ab0 <gettext@plt>
  401cd8:	ldr	x8, [sp, #24]
  401cdc:	ldr	x1, [x8]
  401ce0:	bl	401a30 <fputs_unlocked@plt>
  401ce4:	adrp	x8, 40e000 <__fxstatat@plt+0xc520>
  401ce8:	add	x8, x8, #0xeba
  401cec:	mov	x0, x8
  401cf0:	bl	401ab0 <gettext@plt>
  401cf4:	ldr	x8, [sp, #24]
  401cf8:	ldr	x1, [x8]
  401cfc:	bl	401a30 <fputs_unlocked@plt>
  401d00:	adrp	x8, 40e000 <__fxstatat@plt+0xc520>
  401d04:	add	x8, x8, #0xf3a
  401d08:	mov	x0, x8
  401d0c:	bl	401ab0 <gettext@plt>
  401d10:	ldr	x8, [sp, #24]
  401d14:	ldr	x1, [x8]
  401d18:	bl	401a30 <fputs_unlocked@plt>
  401d1c:	adrp	x8, 40e000 <__fxstatat@plt+0xc520>
  401d20:	add	x8, x8, #0xfb1
  401d24:	mov	x0, x8
  401d28:	bl	401ab0 <gettext@plt>
  401d2c:	ldr	x8, [sp, #24]
  401d30:	ldr	x1, [x8]
  401d34:	bl	401a30 <fputs_unlocked@plt>
  401d38:	adrp	x8, 40e000 <__fxstatat@plt+0xc520>
  401d3c:	add	x8, x8, #0xff8
  401d40:	mov	x0, x8
  401d44:	bl	401ab0 <gettext@plt>
  401d48:	ldr	x8, [sp, #24]
  401d4c:	ldr	x1, [x8]
  401d50:	bl	401a30 <fputs_unlocked@plt>
  401d54:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  401d58:	add	x8, x8, #0x3f
  401d5c:	mov	x0, x8
  401d60:	bl	401ab0 <gettext@plt>
  401d64:	ldr	x8, [sp, #24]
  401d68:	ldr	x1, [x8]
  401d6c:	bl	401a30 <fputs_unlocked@plt>
  401d70:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  401d74:	add	x8, x8, #0x210
  401d78:	mov	x0, x8
  401d7c:	bl	401ab0 <gettext@plt>
  401d80:	ldr	x8, [sp, #24]
  401d84:	ldr	x1, [x8]
  401d88:	bl	401a30 <fputs_unlocked@plt>
  401d8c:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  401d90:	add	x8, x8, #0x23d
  401d94:	mov	x0, x8
  401d98:	bl	401ab0 <gettext@plt>
  401d9c:	ldr	x8, [sp, #24]
  401da0:	ldr	x1, [x8]
  401da4:	bl	401a30 <fputs_unlocked@plt>
  401da8:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  401dac:	add	x8, x8, #0x273
  401db0:	mov	x0, x8
  401db4:	bl	401dfc <__fxstatat@plt+0x31c>
  401db8:	ldur	w0, [x29, #-4]
  401dbc:	bl	401730 <exit@plt>
  401dc0:	sub	sp, sp, #0x20
  401dc4:	stp	x29, x30, [sp, #16]
  401dc8:	add	x29, sp, #0x10
  401dcc:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  401dd0:	add	x0, x0, #0x3ae
  401dd4:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  401dd8:	add	x8, x8, #0x2b0
  401ddc:	str	x8, [sp, #8]
  401de0:	bl	401ab0 <gettext@plt>
  401de4:	ldr	x8, [sp, #8]
  401de8:	ldr	x1, [x8]
  401dec:	bl	401a30 <fputs_unlocked@plt>
  401df0:	ldp	x29, x30, [sp, #16]
  401df4:	add	sp, sp, #0x20
  401df8:	ret
  401dfc:	sub	sp, sp, #0xb0
  401e00:	stp	x29, x30, [sp, #160]
  401e04:	add	x29, sp, #0xa0
  401e08:	adrp	x1, 40e000 <__fxstatat@plt+0xc520>
  401e0c:	add	x1, x1, #0xaf8
  401e10:	mov	x2, #0x70                  	// #112
  401e14:	add	x8, sp, #0x28
  401e18:	stur	x0, [x29, #-8]
  401e1c:	mov	x0, x8
  401e20:	str	x8, [sp, #8]
  401e24:	bl	4016d0 <memcpy@plt>
  401e28:	ldur	x8, [x29, #-8]
  401e2c:	str	x8, [sp, #32]
  401e30:	ldr	x8, [sp, #8]
  401e34:	str	x8, [sp, #24]
  401e38:	ldr	x8, [sp, #24]
  401e3c:	ldr	x8, [x8]
  401e40:	mov	w9, #0x0                   	// #0
  401e44:	str	w9, [sp, #4]
  401e48:	cbz	x8, 401e6c <__fxstatat@plt+0x38c>
  401e4c:	ldur	x0, [x29, #-8]
  401e50:	ldr	x8, [sp, #24]
  401e54:	ldr	x1, [x8]
  401e58:	bl	401940 <strcmp@plt>
  401e5c:	cmp	w0, #0x0
  401e60:	cset	w9, eq  // eq = none
  401e64:	eor	w9, w9, #0x1
  401e68:	str	w9, [sp, #4]
  401e6c:	ldr	w8, [sp, #4]
  401e70:	tbnz	w8, #0, 401e78 <__fxstatat@plt+0x398>
  401e74:	b	401e88 <__fxstatat@plt+0x3a8>
  401e78:	ldr	x8, [sp, #24]
  401e7c:	add	x8, x8, #0x10
  401e80:	str	x8, [sp, #24]
  401e84:	b	401e38 <__fxstatat@plt+0x358>
  401e88:	ldr	x8, [sp, #24]
  401e8c:	ldr	x8, [x8, #8]
  401e90:	cbz	x8, 401ea0 <__fxstatat@plt+0x3c0>
  401e94:	ldr	x8, [sp, #24]
  401e98:	ldr	x8, [x8, #8]
  401e9c:	str	x8, [sp, #32]
  401ea0:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  401ea4:	add	x0, x0, #0x458
  401ea8:	bl	401ab0 <gettext@plt>
  401eac:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  401eb0:	add	x1, x1, #0x29a
  401eb4:	adrp	x2, 40f000 <__fxstatat@plt+0xd520>
  401eb8:	add	x2, x2, #0x46f
  401ebc:	bl	401a70 <printf@plt>
  401ec0:	mov	w8, #0x5                   	// #5
  401ec4:	mov	w0, w8
  401ec8:	mov	x9, xzr
  401ecc:	mov	x1, x9
  401ed0:	bl	401ad0 <setlocale@plt>
  401ed4:	str	x0, [sp, #16]
  401ed8:	ldr	x9, [sp, #16]
  401edc:	cbz	x9, 401f14 <__fxstatat@plt+0x434>
  401ee0:	ldr	x0, [sp, #16]
  401ee4:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  401ee8:	add	x1, x1, #0x497
  401eec:	mov	x2, #0x3                   	// #3
  401ef0:	bl	401810 <strncmp@plt>
  401ef4:	cbz	w0, 401f14 <__fxstatat@plt+0x434>
  401ef8:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  401efc:	add	x0, x0, #0x49b
  401f00:	bl	401ab0 <gettext@plt>
  401f04:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  401f08:	add	x8, x8, #0x2b0
  401f0c:	ldr	x1, [x8]
  401f10:	bl	401a30 <fputs_unlocked@plt>
  401f14:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  401f18:	add	x0, x0, #0x4e2
  401f1c:	bl	401ab0 <gettext@plt>
  401f20:	ldur	x2, [x29, #-8]
  401f24:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  401f28:	add	x1, x1, #0x46f
  401f2c:	bl	401a70 <printf@plt>
  401f30:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  401f34:	add	x8, x8, #0x4fd
  401f38:	mov	x0, x8
  401f3c:	bl	401ab0 <gettext@plt>
  401f40:	ldr	x1, [sp, #32]
  401f44:	ldr	x8, [sp, #32]
  401f48:	ldur	x9, [x29, #-8]
  401f4c:	adrp	x10, 40f000 <__fxstatat@plt+0xd520>
  401f50:	add	x10, x10, #0x20f
  401f54:	adrp	x11, 40f000 <__fxstatat@plt+0xd520>
  401f58:	add	x11, x11, #0x415
  401f5c:	cmp	x8, x9
  401f60:	csel	x2, x11, x10, eq  // eq = none
  401f64:	bl	401a70 <printf@plt>
  401f68:	ldp	x29, x30, [sp, #160]
  401f6c:	add	sp, sp, #0xb0
  401f70:	ret
  401f74:	sub	sp, sp, #0x140
  401f78:	stp	x29, x30, [sp, #288]
  401f7c:	str	x28, [sp, #304]
  401f80:	add	x29, sp, #0x120
  401f84:	mov	w8, #0x10                  	// #16
  401f88:	mov	w9, #0xffffffff            	// #-1
  401f8c:	mov	w10, #0x0                   	// #0
  401f90:	mov	x11, xzr
  401f94:	mov	w12, #0x6                   	// #6
  401f98:	adrp	x13, 40f000 <__fxstatat@plt+0xd520>
  401f9c:	add	x13, x13, #0x20f
  401fa0:	adrp	x14, 40f000 <__fxstatat@plt+0xd520>
  401fa4:	add	x14, x14, #0x29e
  401fa8:	adrp	x15, 40f000 <__fxstatat@plt+0xd520>
  401fac:	add	x15, x15, #0x279
  401fb0:	adrp	x16, 403000 <__fxstatat@plt+0x1520>
  401fb4:	add	x16, x16, #0x430
  401fb8:	adrp	x17, 421000 <__fxstatat@plt+0x1f520>
  401fbc:	add	x17, x17, #0x2c8
  401fc0:	adrp	x18, 421000 <__fxstatat@plt+0x1f520>
  401fc4:	add	x18, x18, #0x2f0
  401fc8:	adrp	x2, 421000 <__fxstatat@plt+0x1f520>
  401fcc:	add	x2, x2, #0x2a8
  401fd0:	adrp	x3, 421000 <__fxstatat@plt+0x1f520>
  401fd4:	add	x3, x3, #0x2f8
  401fd8:	adrp	x4, 421000 <__fxstatat@plt+0x1f520>
  401fdc:	add	x4, x4, #0x310
  401fe0:	adrp	x5, 421000 <__fxstatat@plt+0x1f520>
  401fe4:	add	x5, x5, #0x2a0
  401fe8:	stur	wzr, [x29, #-4]
  401fec:	stur	w0, [x29, #-8]
  401ff0:	stur	x1, [x29, #-16]
  401ff4:	stur	w8, [x29, #-20]
  401ff8:	stur	w9, [x29, #-24]
  401ffc:	sturb	w10, [x29, #-26]
  402000:	sturb	w10, [x29, #-27]
  402004:	stur	x11, [x29, #-40]
  402008:	ldur	x11, [x29, #-16]
  40200c:	ldr	x0, [x11]
  402010:	stur	w12, [x29, #-60]
  402014:	stur	x13, [x29, #-72]
  402018:	stur	x14, [x29, #-80]
  40201c:	stur	x15, [x29, #-88]
  402020:	stur	x16, [x29, #-96]
  402024:	stur	x17, [x29, #-104]
  402028:	stur	x18, [x29, #-112]
  40202c:	stur	x2, [x29, #-120]
  402030:	stur	x3, [x29, #-128]
  402034:	stur	x4, [x29, #-136]
  402038:	str	x5, [sp, #144]
  40203c:	bl	403538 <__fxstatat@plt+0x1a58>
  402040:	ldur	w0, [x29, #-60]
  402044:	ldur	x1, [x29, #-72]
  402048:	bl	401ad0 <setlocale@plt>
  40204c:	ldur	x11, [x29, #-80]
  402050:	mov	x0, x11
  402054:	ldur	x1, [x29, #-88]
  402058:	bl	401820 <bindtextdomain@plt>
  40205c:	ldur	x11, [x29, #-80]
  402060:	mov	x0, x11
  402064:	bl	401920 <textdomain@plt>
  402068:	ldur	x11, [x29, #-96]
  40206c:	mov	x0, x11
  402070:	bl	40e888 <__fxstatat@plt+0xcda8>
  402074:	ldur	w0, [x29, #-8]
  402078:	ldur	x1, [x29, #-16]
  40207c:	adrp	x2, 40f000 <__fxstatat@plt+0xd520>
  402080:	add	x2, x2, #0x28b
  402084:	adrp	x3, 40e000 <__fxstatat@plt+0xc520>
  402088:	add	x3, x3, #0x938
  40208c:	mov	x8, xzr
  402090:	mov	x4, x8
  402094:	bl	401930 <getopt_long@plt>
  402098:	stur	w0, [x29, #-44]
  40209c:	mov	w9, #0xffffffff            	// #-1
  4020a0:	cmp	w0, w9
  4020a4:	b.eq	402334 <__fxstatat@plt+0x854>  // b.none
  4020a8:	ldur	w8, [x29, #-44]
  4020ac:	mov	w9, #0xfffffffd            	// #-3
  4020b0:	cmp	w8, w9
  4020b4:	str	w8, [sp, #140]
  4020b8:	b.eq	4022d8 <__fxstatat@plt+0x7f8>  // b.none
  4020bc:	b	4020c0 <__fxstatat@plt+0x5e0>
  4020c0:	mov	w8, #0xfffffffe            	// #-2
  4020c4:	ldr	w9, [sp, #140]
  4020c8:	cmp	w9, w8
  4020cc:	b.eq	4022cc <__fxstatat@plt+0x7ec>  // b.none
  4020d0:	b	4020d4 <__fxstatat@plt+0x5f4>
  4020d4:	ldr	w8, [sp, #140]
  4020d8:	cmp	w8, #0x48
  4020dc:	b.eq	4021c4 <__fxstatat@plt+0x6e4>  // b.none
  4020e0:	b	4020e4 <__fxstatat@plt+0x604>
  4020e4:	ldr	w8, [sp, #140]
  4020e8:	cmp	w8, #0x4c
  4020ec:	b.eq	4021d0 <__fxstatat@plt+0x6f0>  // b.none
  4020f0:	b	4020f4 <__fxstatat@plt+0x614>
  4020f4:	ldr	w8, [sp, #140]
  4020f8:	cmp	w8, #0x50
  4020fc:	b.eq	4021dc <__fxstatat@plt+0x6fc>  // b.none
  402100:	b	402104 <__fxstatat@plt+0x624>
  402104:	ldr	w8, [sp, #140]
  402108:	cmp	w8, #0x52
  40210c:	b.eq	402224 <__fxstatat@plt+0x744>  // b.none
  402110:	b	402114 <__fxstatat@plt+0x634>
  402114:	ldr	w8, [sp, #140]
  402118:	cmp	w8, #0x66
  40211c:	b.eq	402234 <__fxstatat@plt+0x754>  // b.none
  402120:	b	402124 <__fxstatat@plt+0x644>
  402124:	ldr	w8, [sp, #140]
  402128:	cmp	w8, #0x68
  40212c:	b.eq	4021e8 <__fxstatat@plt+0x708>  // b.none
  402130:	b	402134 <__fxstatat@plt+0x654>
  402134:	ldr	w8, [sp, #140]
  402138:	cmp	w8, #0x6c
  40213c:	b.eq	4022ac <__fxstatat@plt+0x7cc>  // b.none
  402140:	b	402144 <__fxstatat@plt+0x664>
  402144:	ldr	w8, [sp, #140]
  402148:	cmp	w8, #0x72
  40214c:	b.eq	40226c <__fxstatat@plt+0x78c>  // b.none
  402150:	b	402154 <__fxstatat@plt+0x674>
  402154:	ldr	w8, [sp, #140]
  402158:	cmp	w8, #0x74
  40215c:	b.eq	40228c <__fxstatat@plt+0x7ac>  // b.none
  402160:	b	402164 <__fxstatat@plt+0x684>
  402164:	ldr	w8, [sp, #140]
  402168:	cmp	w8, #0x75
  40216c:	b.eq	40224c <__fxstatat@plt+0x76c>  // b.none
  402170:	b	402174 <__fxstatat@plt+0x694>
  402174:	ldr	w8, [sp, #140]
  402178:	cmp	w8, #0x76
  40217c:	b.eq	402238 <__fxstatat@plt+0x758>  // b.none
  402180:	b	402184 <__fxstatat@plt+0x6a4>
  402184:	ldr	w8, [sp, #140]
  402188:	cmp	w8, #0x100
  40218c:	b.eq	4021f0 <__fxstatat@plt+0x710>  // b.none
  402190:	b	402194 <__fxstatat@plt+0x6b4>
  402194:	ldr	w8, [sp, #140]
  402198:	cmp	w8, #0x101
  40219c:	b.eq	4021fc <__fxstatat@plt+0x71c>  // b.none
  4021a0:	b	4021a4 <__fxstatat@plt+0x6c4>
  4021a4:	ldr	w8, [sp, #140]
  4021a8:	cmp	w8, #0x102
  4021ac:	b.eq	402208 <__fxstatat@plt+0x728>  // b.none
  4021b0:	b	4021b4 <__fxstatat@plt+0x6d4>
  4021b4:	ldr	w8, [sp, #140]
  4021b8:	cmp	w8, #0x103
  4021bc:	b.eq	402214 <__fxstatat@plt+0x734>  // b.none
  4021c0:	b	402328 <__fxstatat@plt+0x848>
  4021c4:	mov	w8, #0x11                  	// #17
  4021c8:	stur	w8, [x29, #-20]
  4021cc:	b	402330 <__fxstatat@plt+0x850>
  4021d0:	mov	w8, #0x2                   	// #2
  4021d4:	stur	w8, [x29, #-20]
  4021d8:	b	402330 <__fxstatat@plt+0x850>
  4021dc:	mov	w8, #0x10                  	// #16
  4021e0:	stur	w8, [x29, #-20]
  4021e4:	b	402330 <__fxstatat@plt+0x850>
  4021e8:	stur	wzr, [x29, #-24]
  4021ec:	b	402330 <__fxstatat@plt+0x850>
  4021f0:	mov	w8, #0x1                   	// #1
  4021f4:	stur	w8, [x29, #-24]
  4021f8:	b	402330 <__fxstatat@plt+0x850>
  4021fc:	mov	w8, #0x0                   	// #0
  402200:	sturb	w8, [x29, #-26]
  402204:	b	402330 <__fxstatat@plt+0x850>
  402208:	mov	w8, #0x1                   	// #1
  40220c:	sturb	w8, [x29, #-26]
  402210:	b	402330 <__fxstatat@plt+0x850>
  402214:	ldr	x8, [sp, #144]
  402218:	ldr	x9, [x8]
  40221c:	stur	x9, [x29, #-40]
  402220:	b	402330 <__fxstatat@plt+0x850>
  402224:	mov	w8, #0x1                   	// #1
  402228:	ldur	x9, [x29, #-104]
  40222c:	strb	w8, [x9]
  402230:	b	402330 <__fxstatat@plt+0x850>
  402234:	b	402330 <__fxstatat@plt+0x850>
  402238:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  40223c:	add	x8, x8, #0x2c9
  402240:	mov	w9, #0x1                   	// #1
  402244:	strb	w9, [x8]
  402248:	b	402330 <__fxstatat@plt+0x850>
  40224c:	ldr	x8, [sp, #144]
  402250:	ldr	x9, [x8]
  402254:	adrp	x10, 421000 <__fxstatat@plt+0x1f520>
  402258:	add	x10, x10, #0x2d0
  40225c:	str	x9, [x10]
  402260:	mov	w11, #0x1                   	// #1
  402264:	sturb	w11, [x29, #-27]
  402268:	b	402330 <__fxstatat@plt+0x850>
  40226c:	ldr	x8, [sp, #144]
  402270:	ldr	x9, [x8]
  402274:	adrp	x10, 421000 <__fxstatat@plt+0x1f520>
  402278:	add	x10, x10, #0x2d8
  40227c:	str	x9, [x10]
  402280:	mov	w11, #0x1                   	// #1
  402284:	sturb	w11, [x29, #-27]
  402288:	b	402330 <__fxstatat@plt+0x850>
  40228c:	ldr	x8, [sp, #144]
  402290:	ldr	x9, [x8]
  402294:	adrp	x10, 421000 <__fxstatat@plt+0x1f520>
  402298:	add	x10, x10, #0x2e0
  40229c:	str	x9, [x10]
  4022a0:	mov	w11, #0x1                   	// #1
  4022a4:	sturb	w11, [x29, #-27]
  4022a8:	b	402330 <__fxstatat@plt+0x850>
  4022ac:	ldr	x8, [sp, #144]
  4022b0:	ldr	x9, [x8]
  4022b4:	adrp	x10, 421000 <__fxstatat@plt+0x1f520>
  4022b8:	add	x10, x10, #0x2e8
  4022bc:	str	x9, [x10]
  4022c0:	mov	w11, #0x1                   	// #1
  4022c4:	sturb	w11, [x29, #-27]
  4022c8:	b	402330 <__fxstatat@plt+0x850>
  4022cc:	mov	w8, wzr
  4022d0:	mov	w0, w8
  4022d4:	bl	401bfc <__fxstatat@plt+0x11c>
  4022d8:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  4022dc:	add	x8, x8, #0x2b0
  4022e0:	ldr	x0, [x8]
  4022e4:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  4022e8:	add	x8, x8, #0x228
  4022ec:	ldr	x3, [x8]
  4022f0:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  4022f4:	add	x1, x1, #0x273
  4022f8:	adrp	x2, 40f000 <__fxstatat@plt+0xd520>
  4022fc:	add	x2, x2, #0x29a
  402300:	adrp	x4, 40f000 <__fxstatat@plt+0xd520>
  402304:	add	x4, x4, #0x2a8
  402308:	adrp	x5, 40f000 <__fxstatat@plt+0xd520>
  40230c:	add	x5, x5, #0x2b6
  402310:	mov	x8, xzr
  402314:	mov	x6, x8
  402318:	bl	406558 <__fxstatat@plt+0x4a78>
  40231c:	mov	w9, wzr
  402320:	mov	w0, w9
  402324:	bl	401730 <exit@plt>
  402328:	mov	w0, #0x1                   	// #1
  40232c:	bl	401bfc <__fxstatat@plt+0x11c>
  402330:	b	402074 <__fxstatat@plt+0x594>
  402334:	ldur	x8, [x29, #-104]
  402338:	ldrb	w9, [x8]
  40233c:	tbnz	w9, #0, 402344 <__fxstatat@plt+0x864>
  402340:	b	4023d4 <__fxstatat@plt+0x8f4>
  402344:	ldur	w8, [x29, #-20]
  402348:	cmp	w8, #0x10
  40234c:	b.ne	402394 <__fxstatat@plt+0x8b4>  // b.any
  402350:	ldur	w8, [x29, #-24]
  402354:	cmp	w8, #0x1
  402358:	b.ne	402384 <__fxstatat@plt+0x8a4>  // b.any
  40235c:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402360:	add	x0, x0, #0x2c3
  402364:	bl	401ab0 <gettext@plt>
  402368:	mov	w8, #0x1                   	// #1
  40236c:	str	x0, [sp, #128]
  402370:	mov	w0, w8
  402374:	mov	w8, wzr
  402378:	mov	w1, w8
  40237c:	ldr	x2, [sp, #128]
  402380:	bl	401740 <error@plt>
  402384:	mov	w8, #0x0                   	// #0
  402388:	ldur	x9, [x29, #-112]
  40238c:	strb	w8, [x9]
  402390:	b	4023d0 <__fxstatat@plt+0x8f0>
  402394:	ldur	w8, [x29, #-24]
  402398:	cbnz	w8, 4023c4 <__fxstatat@plt+0x8e4>
  40239c:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  4023a0:	add	x0, x0, #0x2ed
  4023a4:	bl	401ab0 <gettext@plt>
  4023a8:	mov	w8, #0x1                   	// #1
  4023ac:	str	x0, [sp, #120]
  4023b0:	mov	w0, w8
  4023b4:	mov	w8, wzr
  4023b8:	mov	w1, w8
  4023bc:	ldr	x2, [sp, #120]
  4023c0:	bl	401740 <error@plt>
  4023c4:	mov	w8, #0x1                   	// #1
  4023c8:	ldur	x9, [x29, #-112]
  4023cc:	strb	w8, [x9]
  4023d0:	b	4023f4 <__fxstatat@plt+0x914>
  4023d4:	mov	w8, #0x10                  	// #16
  4023d8:	stur	w8, [x29, #-20]
  4023dc:	ldur	w8, [x29, #-24]
  4023e0:	cmp	w8, #0x0
  4023e4:	cset	w8, ne  // ne = any
  4023e8:	and	w8, w8, #0x1
  4023ec:	ldur	x9, [x29, #-112]
  4023f0:	strb	w8, [x9]
  4023f4:	ldur	w8, [x29, #-8]
  4023f8:	ldur	x9, [x29, #-120]
  4023fc:	ldr	w10, [x9]
  402400:	subs	w8, w8, w10
  402404:	ldur	x11, [x29, #-40]
  402408:	mov	w10, #0x1                   	// #1
  40240c:	str	w8, [sp, #116]
  402410:	str	w10, [sp, #112]
  402414:	cbnz	x11, 402420 <__fxstatat@plt+0x940>
  402418:	ldurb	w8, [x29, #-27]
  40241c:	str	w8, [sp, #112]
  402420:	ldr	w8, [sp, #112]
  402424:	mov	w9, #0x2                   	// #2
  402428:	mov	w10, #0x1                   	// #1
  40242c:	tst	w8, #0x1
  402430:	csel	w8, w10, w9, ne  // ne = any
  402434:	ldr	w9, [sp, #116]
  402438:	cmp	w9, w8
  40243c:	b.ge	4024dc <__fxstatat@plt+0x9fc>  // b.tcont
  402440:	ldur	w8, [x29, #-8]
  402444:	ldur	x9, [x29, #-120]
  402448:	ldr	w10, [x9]
  40244c:	cmp	w8, w10
  402450:	b.gt	40247c <__fxstatat@plt+0x99c>
  402454:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402458:	add	x0, x0, #0x2ff
  40245c:	bl	401ab0 <gettext@plt>
  402460:	mov	w8, wzr
  402464:	str	x0, [sp, #104]
  402468:	mov	w0, w8
  40246c:	mov	w1, w8
  402470:	ldr	x2, [sp, #104]
  402474:	bl	401740 <error@plt>
  402478:	b	4024d4 <__fxstatat@plt+0x9f4>
  40247c:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402480:	add	x0, x0, #0x30f
  402484:	bl	401ab0 <gettext@plt>
  402488:	ldur	x8, [x29, #-16]
  40248c:	ldur	w9, [x29, #-8]
  402490:	subs	w9, w9, #0x1
  402494:	mov	w1, w9
  402498:	sxtw	x10, w1
  40249c:	mov	x11, #0x8                   	// #8
  4024a0:	mul	x10, x11, x10
  4024a4:	add	x8, x8, x10
  4024a8:	ldr	x8, [x8]
  4024ac:	str	x0, [sp, #96]
  4024b0:	mov	x0, x8
  4024b4:	bl	405718 <__fxstatat@plt+0x3c38>
  4024b8:	mov	w9, wzr
  4024bc:	str	x0, [sp, #88]
  4024c0:	mov	w0, w9
  4024c4:	mov	w1, w9
  4024c8:	ldr	x2, [sp, #96]
  4024cc:	ldr	x3, [sp, #88]
  4024d0:	bl	401740 <error@plt>
  4024d4:	mov	w0, #0x1                   	// #1
  4024d8:	bl	401bfc <__fxstatat@plt+0x11c>
  4024dc:	ldur	x8, [x29, #-40]
  4024e0:	cbz	x8, 40255c <__fxstatat@plt+0xa7c>
  4024e4:	sub	x1, x29, #0x38
  4024e8:	mov	x8, xzr
  4024ec:	stur	x8, [x29, #-56]
  4024f0:	ldur	x0, [x29, #-40]
  4024f4:	bl	405c14 <__fxstatat@plt+0x4134>
  4024f8:	cmp	w0, #0x0
  4024fc:	cset	w9, ge  // ge = tcont
  402500:	tbnz	w9, #0, 40254c <__fxstatat@plt+0xa6c>
  402504:	bl	401a90 <__errno_location@plt>
  402508:	ldr	w1, [x0]
  40250c:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402510:	add	x0, x0, #0x328
  402514:	str	w1, [sp, #84]
  402518:	bl	401ab0 <gettext@plt>
  40251c:	ldur	x1, [x29, #-40]
  402520:	mov	w8, #0x4                   	// #4
  402524:	str	x0, [sp, #72]
  402528:	mov	w0, w8
  40252c:	bl	405338 <__fxstatat@plt+0x3858>
  402530:	mov	w8, #0x1                   	// #1
  402534:	str	x0, [sp, #64]
  402538:	mov	w0, w8
  40253c:	ldr	w1, [sp, #84]
  402540:	ldr	x2, [sp, #72]
  402544:	ldr	x3, [sp, #64]
  402548:	bl	401740 <error@plt>
  40254c:	ldur	x8, [x29, #-56]
  402550:	ldur	x9, [x29, #-128]
  402554:	str	x8, [x9]
  402558:	b	402608 <__fxstatat@plt+0xb28>
  40255c:	ldurb	w8, [x29, #-27]
  402560:	tbnz	w8, #0, 402568 <__fxstatat@plt+0xa88>
  402564:	b	402578 <__fxstatat@plt+0xa98>
  402568:	mov	x8, xzr
  40256c:	ldur	x9, [x29, #-128]
  402570:	str	x8, [x9]
  402574:	b	402608 <__fxstatat@plt+0xb28>
  402578:	ldur	x8, [x29, #-16]
  40257c:	ldur	x9, [x29, #-120]
  402580:	ldrsw	x10, [x9]
  402584:	mov	w11, w10
  402588:	add	w11, w11, #0x1
  40258c:	str	w11, [x9]
  402590:	mov	x12, #0x8                   	// #8
  402594:	mul	x10, x12, x10
  402598:	add	x8, x8, x10
  40259c:	ldr	x8, [x8]
  4025a0:	ldur	x10, [x29, #-128]
  4025a4:	str	x8, [x10]
  4025a8:	ldr	x0, [x10]
  4025ac:	bl	40272c <__fxstatat@plt+0xc4c>
  4025b0:	bl	405d94 <__fxstatat@plt+0x42b4>
  4025b4:	cmp	w0, #0x0
  4025b8:	cset	w11, ge  // ge = tcont
  4025bc:	tbnz	w11, #0, 402608 <__fxstatat@plt+0xb28>
  4025c0:	bl	401a90 <__errno_location@plt>
  4025c4:	ldr	w1, [x0]
  4025c8:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  4025cc:	add	x0, x0, #0x34d
  4025d0:	str	w1, [sp, #60]
  4025d4:	bl	401ab0 <gettext@plt>
  4025d8:	ldur	x8, [x29, #-128]
  4025dc:	ldr	x9, [x8]
  4025e0:	str	x0, [sp, #48]
  4025e4:	mov	x0, x9
  4025e8:	bl	405718 <__fxstatat@plt+0x3c38>
  4025ec:	mov	w10, #0x1                   	// #1
  4025f0:	str	x0, [sp, #40]
  4025f4:	mov	w0, w10
  4025f8:	ldr	w1, [sp, #60]
  4025fc:	ldr	x2, [sp, #48]
  402600:	ldr	x3, [sp, #40]
  402604:	bl	401740 <error@plt>
  402608:	ldur	x8, [x29, #-40]
  40260c:	cbz	x8, 402648 <__fxstatat@plt+0xb68>
  402610:	ldurb	w8, [x29, #-27]
  402614:	tbnz	w8, #0, 40261c <__fxstatat@plt+0xb3c>
  402618:	b	402648 <__fxstatat@plt+0xb68>
  40261c:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402620:	add	x0, x0, #0x361
  402624:	bl	401ab0 <gettext@plt>
  402628:	mov	w8, wzr
  40262c:	str	x0, [sp, #32]
  402630:	mov	w0, w8
  402634:	mov	w1, w8
  402638:	ldr	x2, [sp, #32]
  40263c:	bl	401740 <error@plt>
  402640:	mov	w0, #0x1                   	// #1
  402644:	bl	401bfc <__fxstatat@plt+0x11c>
  402648:	ldur	x8, [x29, #-104]
  40264c:	ldrb	w9, [x8]
  402650:	tbnz	w9, #0, 402658 <__fxstatat@plt+0xb78>
  402654:	b	4026d0 <__fxstatat@plt+0xbf0>
  402658:	ldurb	w8, [x29, #-26]
  40265c:	tbnz	w8, #0, 402664 <__fxstatat@plt+0xb84>
  402660:	b	4026d0 <__fxstatat@plt+0xbf0>
  402664:	adrp	x0, 421000 <__fxstatat@plt+0x1f520>
  402668:	add	x0, x0, #0x300
  40266c:	bl	405830 <__fxstatat@plt+0x3d50>
  402670:	ldur	x8, [x29, #-136]
  402674:	str	x0, [x8]
  402678:	ldr	x9, [x8]
  40267c:	cbnz	x9, 4026cc <__fxstatat@plt+0xbec>
  402680:	bl	401a90 <__errno_location@plt>
  402684:	ldr	w1, [x0]
  402688:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  40268c:	add	x0, x0, #0x38f
  402690:	str	w1, [sp, #28]
  402694:	bl	401ab0 <gettext@plt>
  402698:	mov	w8, #0x4                   	// #4
  40269c:	str	x0, [sp, #16]
  4026a0:	mov	w0, w8
  4026a4:	adrp	x1, 410000 <__fxstatat@plt+0xe520>
  4026a8:	add	x1, x1, #0x170
  4026ac:	bl	405338 <__fxstatat@plt+0x3858>
  4026b0:	mov	w8, #0x1                   	// #1
  4026b4:	str	x0, [sp, #8]
  4026b8:	mov	w0, w8
  4026bc:	ldr	w1, [sp, #28]
  4026c0:	ldr	x2, [sp, #16]
  4026c4:	ldr	x3, [sp, #8]
  4026c8:	bl	401740 <error@plt>
  4026cc:	b	4026dc <__fxstatat@plt+0xbfc>
  4026d0:	mov	x8, xzr
  4026d4:	ldur	x9, [x29, #-136]
  4026d8:	str	x8, [x9]
  4026dc:	ldur	x8, [x29, #-16]
  4026e0:	ldur	x9, [x29, #-120]
  4026e4:	ldrsw	x10, [x9]
  4026e8:	mov	x11, #0x8                   	// #8
  4026ec:	mul	x10, x11, x10
  4026f0:	add	x0, x8, x10
  4026f4:	ldur	w12, [x29, #-20]
  4026f8:	orr	w1, w12, #0x8
  4026fc:	bl	402740 <__fxstatat@plt+0xc60>
  402700:	and	w12, w0, #0x1
  402704:	sturb	w12, [x29, #-25]
  402708:	ldurb	w12, [x29, #-25]
  40270c:	mov	w13, #0x1                   	// #1
  402710:	mov	w14, wzr
  402714:	tst	w12, #0x1
  402718:	csel	w0, w14, w13, ne  // ne = any
  40271c:	ldr	x28, [sp, #304]
  402720:	ldp	x29, x30, [sp, #288]
  402724:	add	sp, sp, #0x140
  402728:	ret
  40272c:	sub	sp, sp, #0x10
  402730:	str	x0, [sp, #8]
  402734:	ldr	x0, [sp, #8]
  402738:	add	sp, sp, #0x10
  40273c:	ret
  402740:	sub	sp, sp, #0x50
  402744:	stp	x29, x30, [sp, #64]
  402748:	add	x29, sp, #0x40
  40274c:	mov	w8, #0x1                   	// #1
  402750:	mov	x9, xzr
  402754:	stur	x0, [x29, #-8]
  402758:	stur	w1, [x29, #-12]
  40275c:	sturb	w8, [x29, #-13]
  402760:	ldur	x0, [x29, #-8]
  402764:	ldur	w1, [x29, #-12]
  402768:	mov	x2, x9
  40276c:	bl	406aac <__fxstatat@plt+0x4fcc>
  402770:	stur	x0, [x29, #-24]
  402774:	ldur	x0, [x29, #-24]
  402778:	bl	407bc8 <__fxstatat@plt+0x60e8>
  40277c:	str	x0, [sp, #32]
  402780:	ldr	x8, [sp, #32]
  402784:	cbnz	x8, 4027d0 <__fxstatat@plt+0xcf0>
  402788:	bl	401a90 <__errno_location@plt>
  40278c:	ldr	w8, [x0]
  402790:	cbz	w8, 4027cc <__fxstatat@plt+0xcec>
  402794:	bl	401a90 <__errno_location@plt>
  402798:	ldr	w1, [x0]
  40279c:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  4027a0:	add	x0, x0, #0x584
  4027a4:	str	w1, [sp, #28]
  4027a8:	bl	401ab0 <gettext@plt>
  4027ac:	mov	w8, wzr
  4027b0:	str	x0, [sp, #16]
  4027b4:	mov	w0, w8
  4027b8:	ldr	w1, [sp, #28]
  4027bc:	ldr	x2, [sp, #16]
  4027c0:	bl	401740 <error@plt>
  4027c4:	mov	w8, #0x0                   	// #0
  4027c8:	sturb	w8, [x29, #-13]
  4027cc:	b	402800 <__fxstatat@plt+0xd20>
  4027d0:	ldur	x0, [x29, #-24]
  4027d4:	ldr	x1, [sp, #32]
  4027d8:	bl	402858 <__fxstatat@plt+0xd78>
  4027dc:	mov	w8, #0x1                   	// #1
  4027e0:	and	w9, w0, #0x1
  4027e4:	ldurb	w10, [x29, #-13]
  4027e8:	and	w10, w10, #0x1
  4027ec:	tst	w10, w9
  4027f0:	cset	w9, ne  // ne = any
  4027f4:	and	w8, w9, w8
  4027f8:	sturb	w8, [x29, #-13]
  4027fc:	b	402774 <__fxstatat@plt+0xc94>
  402800:	ldur	x0, [x29, #-24]
  402804:	bl	407950 <__fxstatat@plt+0x5e70>
  402808:	cbz	w0, 402844 <__fxstatat@plt+0xd64>
  40280c:	bl	401a90 <__errno_location@plt>
  402810:	ldr	w1, [x0]
  402814:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402818:	add	x0, x0, #0x594
  40281c:	str	w1, [sp, #12]
  402820:	bl	401ab0 <gettext@plt>
  402824:	mov	w8, wzr
  402828:	str	x0, [sp]
  40282c:	mov	w0, w8
  402830:	ldr	w1, [sp, #12]
  402834:	ldr	x2, [sp]
  402838:	bl	401740 <error@plt>
  40283c:	mov	w8, #0x0                   	// #0
  402840:	sturb	w8, [x29, #-13]
  402844:	ldurb	w8, [x29, #-13]
  402848:	and	w0, w8, #0x1
  40284c:	ldp	x29, x30, [sp, #64]
  402850:	add	sp, sp, #0x50
  402854:	ret
  402858:	sub	sp, sp, #0x160
  40285c:	stp	x29, x30, [sp, #320]
  402860:	str	x28, [sp, #336]
  402864:	add	x29, sp, #0x140
  402868:	mov	w8, #0x1                   	// #1
  40286c:	adrp	x9, 421000 <__fxstatat@plt+0x1f520>
  402870:	add	x9, x9, #0x2c8
  402874:	adrp	x10, 421000 <__fxstatat@plt+0x1f520>
  402878:	add	x10, x10, #0x310
  40287c:	adrp	x11, 410000 <__fxstatat@plt+0xe520>
  402880:	add	x11, x11, #0x170
  402884:	stur	x0, [x29, #-16]
  402888:	stur	x1, [x29, #-24]
  40288c:	ldur	x12, [x29, #-24]
  402890:	ldr	x12, [x12, #56]
  402894:	stur	x12, [x29, #-32]
  402898:	ldur	x12, [x29, #-24]
  40289c:	ldr	x12, [x12, #48]
  4028a0:	stur	x12, [x29, #-40]
  4028a4:	ldur	x12, [x29, #-24]
  4028a8:	add	x12, x12, #0x78
  4028ac:	stur	x12, [x29, #-48]
  4028b0:	sturb	w8, [x29, #-49]
  4028b4:	ldur	x12, [x29, #-24]
  4028b8:	ldrh	w8, [x12, #108]
  4028bc:	subs	w8, w8, #0x1
  4028c0:	mov	w12, w8
  4028c4:	ubfx	x12, x12, #0, #32
  4028c8:	cmp	x12, #0x9
  4028cc:	stur	x9, [x29, #-72]
  4028d0:	stur	x10, [x29, #-80]
  4028d4:	stur	x11, [x29, #-88]
  4028d8:	stur	x12, [x29, #-96]
  4028dc:	b.hi	402c38 <__fxstatat@plt+0x1158>  // b.pmore
  4028e0:	adrp	x8, 40e000 <__fxstatat@plt+0xc520>
  4028e4:	add	x8, x8, #0x910
  4028e8:	ldur	x11, [x29, #-96]
  4028ec:	ldrsw	x10, [x8, x11, lsl #2]
  4028f0:	add	x9, x8, x10
  4028f4:	br	x9
  4028f8:	ldur	x8, [x29, #-72]
  4028fc:	ldrb	w9, [x8]
  402900:	tbnz	w9, #0, 402908 <__fxstatat@plt+0xe28>
  402904:	b	402a68 <__fxstatat@plt+0xf88>
  402908:	ldur	x8, [x29, #-80]
  40290c:	ldr	x9, [x8]
  402910:	cbz	x9, 402a58 <__fxstatat@plt+0xf78>
  402914:	ldur	x8, [x29, #-24]
  402918:	ldr	x8, [x8, #128]
  40291c:	ldur	x9, [x29, #-80]
  402920:	ldr	x10, [x9]
  402924:	ldr	x10, [x10]
  402928:	cmp	x8, x10
  40292c:	b.ne	402a58 <__fxstatat@plt+0xf78>  // b.any
  402930:	ldur	x8, [x29, #-24]
  402934:	ldr	x8, [x8, #120]
  402938:	ldur	x9, [x29, #-80]
  40293c:	ldr	x10, [x9]
  402940:	ldr	x10, [x10, #8]
  402944:	cmp	x8, x10
  402948:	b.ne	402a58 <__fxstatat@plt+0xf78>  // b.any
  40294c:	ldur	x0, [x29, #-32]
  402950:	ldur	x1, [x29, #-88]
  402954:	bl	401940 <strcmp@plt>
  402958:	cbnz	w0, 40299c <__fxstatat@plt+0xebc>
  40295c:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402960:	add	x0, x0, #0x5a5
  402964:	bl	401ab0 <gettext@plt>
  402968:	ldur	x1, [x29, #-32]
  40296c:	mov	w8, #0x4                   	// #4
  402970:	stur	x0, [x29, #-104]
  402974:	mov	w0, w8
  402978:	bl	405338 <__fxstatat@plt+0x3858>
  40297c:	mov	w8, wzr
  402980:	stur	x0, [x29, #-112]
  402984:	mov	w0, w8
  402988:	mov	w1, w8
  40298c:	ldur	x2, [x29, #-104]
  402990:	ldur	x3, [x29, #-112]
  402994:	bl	401740 <error@plt>
  402998:	b	402a04 <__fxstatat@plt+0xf24>
  40299c:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  4029a0:	add	x0, x0, #0x5d2
  4029a4:	bl	401ab0 <gettext@plt>
  4029a8:	ldur	x2, [x29, #-32]
  4029ac:	mov	w8, wzr
  4029b0:	stur	x0, [x29, #-120]
  4029b4:	mov	w0, w8
  4029b8:	mov	w9, #0x4                   	// #4
  4029bc:	mov	w1, w9
  4029c0:	stur	w8, [x29, #-124]
  4029c4:	stur	w9, [x29, #-128]
  4029c8:	bl	405248 <__fxstatat@plt+0x3768>
  4029cc:	mov	w8, #0x1                   	// #1
  4029d0:	stur	x0, [x29, #-136]
  4029d4:	mov	w0, w8
  4029d8:	ldur	w1, [x29, #-128]
  4029dc:	ldur	x2, [x29, #-88]
  4029e0:	bl	405248 <__fxstatat@plt+0x3768>
  4029e4:	ldur	w8, [x29, #-124]
  4029e8:	stur	x0, [x29, #-144]
  4029ec:	mov	w0, w8
  4029f0:	mov	w1, w8
  4029f4:	ldur	x2, [x29, #-120]
  4029f8:	ldur	x3, [x29, #-136]
  4029fc:	ldur	x4, [x29, #-144]
  402a00:	bl	401740 <error@plt>
  402a04:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402a08:	add	x0, x0, #0x60c
  402a0c:	bl	401ab0 <gettext@plt>
  402a10:	mov	w8, wzr
  402a14:	stur	x0, [x29, #-152]
  402a18:	mov	w0, w8
  402a1c:	mov	w1, w8
  402a20:	ldur	x2, [x29, #-152]
  402a24:	bl	401740 <error@plt>
  402a28:	ldur	x0, [x29, #-16]
  402a2c:	ldur	x1, [x29, #-24]
  402a30:	mov	w2, #0x4                   	// #4
  402a34:	bl	409a6c <__fxstatat@plt+0x7f8c>
  402a38:	ldur	x8, [x29, #-16]
  402a3c:	mov	x0, x8
  402a40:	bl	407bc8 <__fxstatat@plt+0x60e8>
  402a44:	stur	x0, [x29, #-64]
  402a48:	mov	w9, wzr
  402a4c:	and	w9, w9, #0x1
  402a50:	sturb	w9, [x29, #-1]
  402a54:	b	402e14 <__fxstatat@plt+0x1334>
  402a58:	mov	w8, #0x1                   	// #1
  402a5c:	and	w8, w8, #0x1
  402a60:	sturb	w8, [x29, #-1]
  402a64:	b	402e14 <__fxstatat@plt+0x1334>
  402a68:	b	402c38 <__fxstatat@plt+0x1158>
  402a6c:	ldur	x8, [x29, #-72]
  402a70:	ldrb	w9, [x8]
  402a74:	tbnz	w9, #0, 402a88 <__fxstatat@plt+0xfa8>
  402a78:	mov	w8, #0x1                   	// #1
  402a7c:	and	w8, w8, #0x1
  402a80:	sturb	w8, [x29, #-1]
  402a84:	b	402e14 <__fxstatat@plt+0x1334>
  402a88:	b	402c38 <__fxstatat@plt+0x1158>
  402a8c:	ldur	x8, [x29, #-24]
  402a90:	ldr	x8, [x8, #88]
  402a94:	cbnz	x8, 402ad0 <__fxstatat@plt+0xff0>
  402a98:	ldur	x8, [x29, #-24]
  402a9c:	ldr	x8, [x8, #32]
  402aa0:	cbnz	x8, 402ad0 <__fxstatat@plt+0xff0>
  402aa4:	ldur	x8, [x29, #-24]
  402aa8:	mov	x9, #0x1                   	// #1
  402aac:	str	x9, [x8, #32]
  402ab0:	ldur	x0, [x29, #-16]
  402ab4:	ldur	x1, [x29, #-24]
  402ab8:	mov	w2, #0x1                   	// #1
  402abc:	bl	409a6c <__fxstatat@plt+0x7f8c>
  402ac0:	mov	w10, #0x1                   	// #1
  402ac4:	and	w10, w10, #0x1
  402ac8:	sturb	w10, [x29, #-1]
  402acc:	b	402e14 <__fxstatat@plt+0x1334>
  402ad0:	ldur	x8, [x29, #-24]
  402ad4:	ldr	w1, [x8, #64]
  402ad8:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402adc:	add	x0, x0, #0x63d
  402ae0:	stur	w1, [x29, #-156]
  402ae4:	bl	401ab0 <gettext@plt>
  402ae8:	ldur	x1, [x29, #-32]
  402aec:	mov	w9, #0x4                   	// #4
  402af0:	str	x0, [sp, #152]
  402af4:	mov	w0, w9
  402af8:	bl	405338 <__fxstatat@plt+0x3858>
  402afc:	mov	w9, wzr
  402b00:	str	x0, [sp, #144]
  402b04:	mov	w0, w9
  402b08:	ldur	w1, [x29, #-156]
  402b0c:	ldr	x2, [sp, #152]
  402b10:	ldr	x3, [sp, #144]
  402b14:	bl	401740 <error@plt>
  402b18:	mov	w9, #0x0                   	// #0
  402b1c:	sturb	w9, [x29, #-49]
  402b20:	b	402c38 <__fxstatat@plt+0x1158>
  402b24:	ldur	x8, [x29, #-24]
  402b28:	ldr	w1, [x8, #64]
  402b2c:	ldur	x2, [x29, #-32]
  402b30:	mov	w9, wzr
  402b34:	mov	w0, w9
  402b38:	mov	w10, #0x3                   	// #3
  402b3c:	str	w1, [sp, #140]
  402b40:	mov	w1, w10
  402b44:	str	w9, [sp, #136]
  402b48:	bl	4054b4 <__fxstatat@plt+0x39d4>
  402b4c:	ldr	w9, [sp, #136]
  402b50:	str	x0, [sp, #128]
  402b54:	mov	w0, w9
  402b58:	ldr	w1, [sp, #140]
  402b5c:	adrp	x2, 40f000 <__fxstatat@plt+0xd520>
  402b60:	add	x2, x2, #0x805
  402b64:	ldr	x3, [sp, #128]
  402b68:	bl	401740 <error@plt>
  402b6c:	mov	w9, #0x0                   	// #0
  402b70:	sturb	w9, [x29, #-49]
  402b74:	b	402c38 <__fxstatat@plt+0x1158>
  402b78:	ldur	x8, [x29, #-24]
  402b7c:	ldr	w1, [x8, #64]
  402b80:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402b84:	add	x0, x0, #0x64e
  402b88:	str	w1, [sp, #124]
  402b8c:	bl	401ab0 <gettext@plt>
  402b90:	ldur	x1, [x29, #-32]
  402b94:	mov	w9, #0x4                   	// #4
  402b98:	str	x0, [sp, #112]
  402b9c:	mov	w0, w9
  402ba0:	bl	405338 <__fxstatat@plt+0x3858>
  402ba4:	mov	w9, wzr
  402ba8:	str	x0, [sp, #104]
  402bac:	mov	w0, w9
  402bb0:	ldr	w1, [sp, #124]
  402bb4:	ldr	x2, [sp, #112]
  402bb8:	ldr	x3, [sp, #104]
  402bbc:	bl	401740 <error@plt>
  402bc0:	mov	w9, #0x0                   	// #0
  402bc4:	sturb	w9, [x29, #-49]
  402bc8:	b	402c38 <__fxstatat@plt+0x1158>
  402bcc:	ldur	x0, [x29, #-16]
  402bd0:	ldur	x1, [x29, #-24]
  402bd4:	bl	406b2c <__fxstatat@plt+0x504c>
  402bd8:	tbnz	w0, #0, 402be0 <__fxstatat@plt+0x1100>
  402bdc:	b	402c34 <__fxstatat@plt+0x1154>
  402be0:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402be4:	add	x0, x0, #0x667
  402be8:	bl	401ab0 <gettext@plt>
  402bec:	ldur	x2, [x29, #-32]
  402bf0:	mov	w8, wzr
  402bf4:	str	x0, [sp, #96]
  402bf8:	mov	w0, w8
  402bfc:	mov	w1, #0x3                   	// #3
  402c00:	str	w8, [sp, #92]
  402c04:	bl	4054b4 <__fxstatat@plt+0x39d4>
  402c08:	ldr	w8, [sp, #92]
  402c0c:	str	x0, [sp, #80]
  402c10:	mov	w0, w8
  402c14:	mov	w1, w8
  402c18:	ldr	x2, [sp, #96]
  402c1c:	ldr	x3, [sp, #80]
  402c20:	bl	401740 <error@plt>
  402c24:	mov	w8, wzr
  402c28:	and	w8, w8, #0x1
  402c2c:	sturb	w8, [x29, #-1]
  402c30:	b	402e14 <__fxstatat@plt+0x1334>
  402c34:	b	402c38 <__fxstatat@plt+0x1158>
  402c38:	ldur	x8, [x29, #-24]
  402c3c:	ldrh	w9, [x8, #108]
  402c40:	cmp	w9, #0x6
  402c44:	b.ne	402d7c <__fxstatat@plt+0x129c>  // b.any
  402c48:	ldurb	w8, [x29, #-49]
  402c4c:	tbnz	w8, #0, 402c54 <__fxstatat@plt+0x1174>
  402c50:	b	402d7c <__fxstatat@plt+0x129c>
  402c54:	ldur	x8, [x29, #-80]
  402c58:	ldr	x9, [x8]
  402c5c:	cbz	x9, 402d7c <__fxstatat@plt+0x129c>
  402c60:	ldur	x8, [x29, #-48]
  402c64:	ldr	x8, [x8, #8]
  402c68:	ldur	x9, [x29, #-80]
  402c6c:	ldr	x10, [x9]
  402c70:	ldr	x10, [x10]
  402c74:	cmp	x8, x10
  402c78:	b.ne	402d7c <__fxstatat@plt+0x129c>  // b.any
  402c7c:	ldur	x8, [x29, #-48]
  402c80:	ldr	x8, [x8]
  402c84:	ldur	x9, [x29, #-80]
  402c88:	ldr	x10, [x9]
  402c8c:	ldr	x10, [x10, #8]
  402c90:	cmp	x8, x10
  402c94:	b.ne	402d7c <__fxstatat@plt+0x129c>  // b.any
  402c98:	ldur	x0, [x29, #-32]
  402c9c:	ldur	x1, [x29, #-88]
  402ca0:	bl	401940 <strcmp@plt>
  402ca4:	cbnz	w0, 402ce8 <__fxstatat@plt+0x1208>
  402ca8:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402cac:	add	x0, x0, #0x5a5
  402cb0:	bl	401ab0 <gettext@plt>
  402cb4:	ldur	x1, [x29, #-32]
  402cb8:	mov	w8, #0x4                   	// #4
  402cbc:	str	x0, [sp, #72]
  402cc0:	mov	w0, w8
  402cc4:	bl	405338 <__fxstatat@plt+0x3858>
  402cc8:	mov	w8, wzr
  402ccc:	str	x0, [sp, #64]
  402cd0:	mov	w0, w8
  402cd4:	mov	w1, w8
  402cd8:	ldr	x2, [sp, #72]
  402cdc:	ldr	x3, [sp, #64]
  402ce0:	bl	401740 <error@plt>
  402ce4:	b	402d50 <__fxstatat@plt+0x1270>
  402ce8:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402cec:	add	x0, x0, #0x5d2
  402cf0:	bl	401ab0 <gettext@plt>
  402cf4:	ldur	x2, [x29, #-32]
  402cf8:	mov	w8, wzr
  402cfc:	str	x0, [sp, #56]
  402d00:	mov	w0, w8
  402d04:	mov	w9, #0x4                   	// #4
  402d08:	mov	w1, w9
  402d0c:	str	w8, [sp, #52]
  402d10:	str	w9, [sp, #48]
  402d14:	bl	405248 <__fxstatat@plt+0x3768>
  402d18:	mov	w8, #0x1                   	// #1
  402d1c:	str	x0, [sp, #40]
  402d20:	mov	w0, w8
  402d24:	ldr	w1, [sp, #48]
  402d28:	ldur	x2, [x29, #-88]
  402d2c:	bl	405248 <__fxstatat@plt+0x3768>
  402d30:	ldr	w8, [sp, #52]
  402d34:	str	x0, [sp, #32]
  402d38:	mov	w0, w8
  402d3c:	mov	w1, w8
  402d40:	ldr	x2, [sp, #56]
  402d44:	ldr	x3, [sp, #40]
  402d48:	ldr	x4, [sp, #32]
  402d4c:	bl	401740 <error@plt>
  402d50:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402d54:	add	x0, x0, #0x60c
  402d58:	bl	401ab0 <gettext@plt>
  402d5c:	mov	w8, wzr
  402d60:	str	x0, [sp, #24]
  402d64:	mov	w0, w8
  402d68:	mov	w1, w8
  402d6c:	ldr	x2, [sp, #24]
  402d70:	bl	401740 <error@plt>
  402d74:	mov	w8, #0x0                   	// #0
  402d78:	sturb	w8, [x29, #-49]
  402d7c:	ldurb	w8, [x29, #-49]
  402d80:	tbnz	w8, #0, 402d88 <__fxstatat@plt+0x12a8>
  402d84:	b	402dec <__fxstatat@plt+0x130c>
  402d88:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  402d8c:	add	x8, x8, #0x2c9
  402d90:	ldrb	w9, [x8]
  402d94:	tbnz	w9, #0, 402d9c <__fxstatat@plt+0x12bc>
  402d98:	b	402dd0 <__fxstatat@plt+0x12f0>
  402d9c:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402da0:	add	x0, x0, #0x721
  402da4:	bl	401ab0 <gettext@plt>
  402da8:	ldur	x1, [x29, #-32]
  402dac:	mov	w8, #0x4                   	// #4
  402db0:	str	x0, [sp, #16]
  402db4:	mov	w0, w8
  402db8:	bl	405338 <__fxstatat@plt+0x3858>
  402dbc:	ldr	x1, [sp, #16]
  402dc0:	str	x0, [sp, #8]
  402dc4:	mov	x0, x1
  402dc8:	ldr	x1, [sp, #8]
  402dcc:	bl	401a70 <printf@plt>
  402dd0:	ldur	x8, [x29, #-16]
  402dd4:	ldr	w0, [x8, #44]
  402dd8:	ldur	x1, [x29, #-40]
  402ddc:	bl	402e2c <__fxstatat@plt+0x134c>
  402de0:	cbz	w0, 402dec <__fxstatat@plt+0x130c>
  402de4:	mov	w8, #0x0                   	// #0
  402de8:	sturb	w8, [x29, #-49]
  402dec:	ldur	x8, [x29, #-72]
  402df0:	ldrb	w9, [x8]
  402df4:	tbnz	w9, #0, 402e08 <__fxstatat@plt+0x1328>
  402df8:	ldur	x0, [x29, #-16]
  402dfc:	ldur	x1, [x29, #-24]
  402e00:	mov	w2, #0x4                   	// #4
  402e04:	bl	409a6c <__fxstatat@plt+0x7f8c>
  402e08:	ldurb	w8, [x29, #-49]
  402e0c:	and	w8, w8, #0x1
  402e10:	sturb	w8, [x29, #-1]
  402e14:	ldurb	w8, [x29, #-1]
  402e18:	and	w0, w8, #0x1
  402e1c:	ldr	x28, [sp, #336]
  402e20:	ldp	x29, x30, [sp, #320]
  402e24:	add	sp, sp, #0x160
  402e28:	ret
  402e2c:	sub	sp, sp, #0xd0
  402e30:	stp	x29, x30, [sp, #192]
  402e34:	add	x29, sp, #0xc0
  402e38:	mov	x8, xzr
  402e3c:	adrp	x9, 421000 <__fxstatat@plt+0x1f520>
  402e40:	add	x9, x9, #0x2f8
  402e44:	stur	w0, [x29, #-8]
  402e48:	stur	x1, [x29, #-16]
  402e4c:	stur	x8, [x29, #-24]
  402e50:	stur	wzr, [x29, #-44]
  402e54:	ldr	x8, [x9]
  402e58:	stur	x9, [x29, #-64]
  402e5c:	cbnz	x8, 402f98 <__fxstatat@plt+0x14b8>
  402e60:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  402e64:	add	x8, x8, #0x2f0
  402e68:	ldrb	w9, [x8]
  402e6c:	tbnz	w9, #0, 402e74 <__fxstatat@plt+0x1394>
  402e70:	b	402e8c <__fxstatat@plt+0x13ac>
  402e74:	ldur	w0, [x29, #-8]
  402e78:	ldur	x1, [x29, #-16]
  402e7c:	sub	x2, x29, #0x18
  402e80:	bl	40a368 <__fxstatat@plt+0x8888>
  402e84:	stur	w0, [x29, #-68]
  402e88:	b	402ea0 <__fxstatat@plt+0x13c0>
  402e8c:	ldur	w0, [x29, #-8]
  402e90:	ldur	x1, [x29, #-16]
  402e94:	sub	x2, x29, #0x18
  402e98:	bl	40a5c8 <__fxstatat@plt+0x8ae8>
  402e9c:	stur	w0, [x29, #-68]
  402ea0:	ldur	w8, [x29, #-68]
  402ea4:	stur	w8, [x29, #-48]
  402ea8:	ldur	w8, [x29, #-48]
  402eac:	cmp	w8, #0x0
  402eb0:	cset	w8, ge  // ge = tcont
  402eb4:	tbnz	w8, #0, 402f1c <__fxstatat@plt+0x143c>
  402eb8:	bl	401a90 <__errno_location@plt>
  402ebc:	ldr	w8, [x0]
  402ec0:	cmp	w8, #0x3d
  402ec4:	b.eq	402f1c <__fxstatat@plt+0x143c>  // b.none
  402ec8:	bl	401a90 <__errno_location@plt>
  402ecc:	ldr	w1, [x0]
  402ed0:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402ed4:	add	x0, x0, #0x328
  402ed8:	stur	w1, [x29, #-72]
  402edc:	bl	401ab0 <gettext@plt>
  402ee0:	ldur	x1, [x29, #-16]
  402ee4:	mov	w8, #0x4                   	// #4
  402ee8:	stur	x0, [x29, #-80]
  402eec:	mov	w0, w8
  402ef0:	bl	405338 <__fxstatat@plt+0x3858>
  402ef4:	mov	w8, wzr
  402ef8:	stur	x0, [x29, #-88]
  402efc:	mov	w0, w8
  402f00:	ldur	w1, [x29, #-72]
  402f04:	ldur	x2, [x29, #-80]
  402f08:	ldur	x3, [x29, #-88]
  402f0c:	bl	401740 <error@plt>
  402f10:	mov	w8, #0x1                   	// #1
  402f14:	stur	w8, [x29, #-4]
  402f18:	b	4030ec <__fxstatat@plt+0x160c>
  402f1c:	ldur	x8, [x29, #-24]
  402f20:	cbnz	x8, 402f6c <__fxstatat@plt+0x148c>
  402f24:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  402f28:	add	x0, x0, #0x742
  402f2c:	bl	401ab0 <gettext@plt>
  402f30:	ldur	x1, [x29, #-16]
  402f34:	mov	w8, #0x4                   	// #4
  402f38:	str	x0, [sp, #96]
  402f3c:	mov	w0, w8
  402f40:	bl	405338 <__fxstatat@plt+0x3858>
  402f44:	mov	w8, wzr
  402f48:	str	x0, [sp, #88]
  402f4c:	mov	w0, w8
  402f50:	mov	w1, w8
  402f54:	ldr	x2, [sp, #96]
  402f58:	ldr	x3, [sp, #88]
  402f5c:	bl	401740 <error@plt>
  402f60:	mov	w8, #0x1                   	// #1
  402f64:	stur	w8, [x29, #-4]
  402f68:	b	4030ec <__fxstatat@plt+0x160c>
  402f6c:	ldur	x0, [x29, #-24]
  402f70:	sub	x1, x29, #0x1c
  402f74:	bl	4030fc <__fxstatat@plt+0x161c>
  402f78:	cbz	w0, 402f88 <__fxstatat@plt+0x14a8>
  402f7c:	mov	w8, #0x1                   	// #1
  402f80:	stur	w8, [x29, #-4]
  402f84:	b	4030ec <__fxstatat@plt+0x160c>
  402f88:	ldur	w0, [x29, #-28]
  402f8c:	bl	4058d0 <__fxstatat@plt+0x3df0>
  402f90:	stur	x0, [x29, #-40]
  402f94:	b	402fa4 <__fxstatat@plt+0x14c4>
  402f98:	ldur	x8, [x29, #-64]
  402f9c:	ldr	x9, [x8]
  402fa0:	stur	x9, [x29, #-40]
  402fa4:	ldur	x8, [x29, #-24]
  402fa8:	cbz	x8, 402fbc <__fxstatat@plt+0x14dc>
  402fac:	ldur	x0, [x29, #-40]
  402fb0:	ldur	x1, [x29, #-24]
  402fb4:	bl	401940 <strcmp@plt>
  402fb8:	cbz	w0, 4030c8 <__fxstatat@plt+0x15e8>
  402fbc:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  402fc0:	add	x8, x8, #0x2f0
  402fc4:	ldrb	w9, [x8]
  402fc8:	tbnz	w9, #0, 402fd0 <__fxstatat@plt+0x14f0>
  402fcc:	b	40300c <__fxstatat@plt+0x152c>
  402fd0:	ldur	w0, [x29, #-8]
  402fd4:	ldur	x1, [x29, #-16]
  402fd8:	ldur	x8, [x29, #-40]
  402fdc:	str	w0, [sp, #84]
  402fe0:	mov	x0, x8
  402fe4:	str	x1, [sp, #72]
  402fe8:	bl	40272c <__fxstatat@plt+0xc4c>
  402fec:	ldr	w9, [sp, #84]
  402ff0:	str	x0, [sp, #64]
  402ff4:	mov	w0, w9
  402ff8:	ldr	x1, [sp, #72]
  402ffc:	ldr	x2, [sp, #64]
  403000:	bl	40a828 <__fxstatat@plt+0x8d48>
  403004:	str	w0, [sp, #60]
  403008:	b	403044 <__fxstatat@plt+0x1564>
  40300c:	ldur	w0, [x29, #-8]
  403010:	ldur	x1, [x29, #-16]
  403014:	ldur	x8, [x29, #-40]
  403018:	str	w0, [sp, #56]
  40301c:	mov	x0, x8
  403020:	str	x1, [sp, #48]
  403024:	bl	40272c <__fxstatat@plt+0xc4c>
  403028:	ldr	w9, [sp, #56]
  40302c:	str	x0, [sp, #40]
  403030:	mov	w0, w9
  403034:	ldr	x1, [sp, #48]
  403038:	ldr	x2, [sp, #40]
  40303c:	bl	40aa88 <__fxstatat@plt+0x8fa8>
  403040:	str	w0, [sp, #60]
  403044:	ldr	w8, [sp, #60]
  403048:	stur	w8, [x29, #-52]
  40304c:	ldur	w8, [x29, #-52]
  403050:	cbz	w8, 4030c8 <__fxstatat@plt+0x15e8>
  403054:	mov	w8, #0x1                   	// #1
  403058:	stur	w8, [x29, #-44]
  40305c:	str	w8, [sp, #36]
  403060:	bl	401a90 <__errno_location@plt>
  403064:	ldr	w1, [x0]
  403068:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  40306c:	add	x0, x0, #0x773
  403070:	str	w1, [sp, #32]
  403074:	bl	401ab0 <gettext@plt>
  403078:	ldur	x2, [x29, #-16]
  40307c:	mov	w8, wzr
  403080:	str	x0, [sp, #24]
  403084:	mov	w0, w8
  403088:	mov	w1, #0x4                   	// #4
  40308c:	str	w8, [sp, #20]
  403090:	bl	405248 <__fxstatat@plt+0x3768>
  403094:	ldur	x1, [x29, #-40]
  403098:	ldr	w8, [sp, #36]
  40309c:	str	x0, [sp, #8]
  4030a0:	mov	w0, w8
  4030a4:	bl	4056e8 <__fxstatat@plt+0x3c08>
  4030a8:	ldr	w8, [sp, #20]
  4030ac:	str	x0, [sp]
  4030b0:	mov	w0, w8
  4030b4:	ldr	w1, [sp, #32]
  4030b8:	ldr	x2, [sp, #24]
  4030bc:	ldr	x3, [sp, #8]
  4030c0:	ldr	x4, [sp]
  4030c4:	bl	401740 <error@plt>
  4030c8:	ldur	x8, [x29, #-64]
  4030cc:	ldr	x9, [x8]
  4030d0:	cbnz	x9, 4030e4 <__fxstatat@plt+0x1604>
  4030d4:	ldur	w0, [x29, #-28]
  4030d8:	bl	40590c <__fxstatat@plt+0x3e2c>
  4030dc:	ldur	x0, [x29, #-24]
  4030e0:	bl	405b48 <__fxstatat@plt+0x4068>
  4030e4:	ldur	w8, [x29, #-44]
  4030e8:	stur	w8, [x29, #-4]
  4030ec:	ldur	w0, [x29, #-4]
  4030f0:	ldp	x29, x30, [sp, #192]
  4030f4:	add	sp, sp, #0xd0
  4030f8:	ret
  4030fc:	sub	sp, sp, #0xe0
  403100:	stp	x29, x30, [sp, #208]
  403104:	add	x29, sp, #0xd0
  403108:	mov	w8, #0x1                   	// #1
  40310c:	adrp	x9, 421000 <__fxstatat@plt+0x1f520>
  403110:	add	x9, x9, #0x2d0
  403114:	adrp	x10, 40f000 <__fxstatat@plt+0xd520>
  403118:	add	x10, x10, #0x7be
  40311c:	adrp	x11, 421000 <__fxstatat@plt+0x1f520>
  403120:	add	x11, x11, #0x2e8
  403124:	adrp	x12, 421000 <__fxstatat@plt+0x1f520>
  403128:	add	x12, x12, #0x2d8
  40312c:	adrp	x13, 421000 <__fxstatat@plt+0x1f520>
  403130:	add	x13, x13, #0x2e0
  403134:	stur	x0, [x29, #-16]
  403138:	stur	x1, [x29, #-24]
  40313c:	sturb	w8, [x29, #-25]
  403140:	ldur	x0, [x29, #-16]
  403144:	stur	x9, [x29, #-48]
  403148:	stur	x10, [x29, #-56]
  40314c:	stur	x11, [x29, #-64]
  403150:	stur	x12, [x29, #-72]
  403154:	stur	x13, [x29, #-80]
  403158:	bl	405894 <__fxstatat@plt+0x3db4>
  40315c:	stur	w0, [x29, #-32]
  403160:	ldur	w8, [x29, #-32]
  403164:	cbnz	w8, 4031b8 <__fxstatat@plt+0x16d8>
  403168:	bl	401a90 <__errno_location@plt>
  40316c:	ldr	w1, [x0]
  403170:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  403174:	add	x0, x0, #0x798
  403178:	stur	w1, [x29, #-84]
  40317c:	bl	401ab0 <gettext@plt>
  403180:	ldur	x8, [x29, #-16]
  403184:	stur	x0, [x29, #-96]
  403188:	mov	x0, x8
  40318c:	bl	405718 <__fxstatat@plt+0x3c38>
  403190:	mov	w9, wzr
  403194:	str	x0, [sp, #104]
  403198:	mov	w0, w9
  40319c:	ldur	w1, [x29, #-84]
  4031a0:	ldur	x2, [x29, #-96]
  4031a4:	ldr	x3, [sp, #104]
  4031a8:	bl	401740 <error@plt>
  4031ac:	mov	w9, #0x1                   	// #1
  4031b0:	stur	w9, [x29, #-4]
  4031b4:	b	4033d4 <__fxstatat@plt+0x18f4>
  4031b8:	ldur	x8, [x29, #-48]
  4031bc:	ldr	x9, [x8]
  4031c0:	cbz	x9, 40322c <__fxstatat@plt+0x174c>
  4031c4:	ldur	w0, [x29, #-32]
  4031c8:	ldur	x8, [x29, #-48]
  4031cc:	ldr	x1, [x8]
  4031d0:	bl	40591c <__fxstatat@plt+0x3e3c>
  4031d4:	cbz	w0, 40322c <__fxstatat@plt+0x174c>
  4031d8:	bl	401a90 <__errno_location@plt>
  4031dc:	ldr	w1, [x0]
  4031e0:	ldur	x0, [x29, #-56]
  4031e4:	str	w1, [sp, #100]
  4031e8:	bl	401ab0 <gettext@plt>
  4031ec:	ldur	x8, [x29, #-48]
  4031f0:	ldr	x9, [x8]
  4031f4:	str	x0, [sp, #88]
  4031f8:	mov	x0, x9
  4031fc:	bl	405718 <__fxstatat@plt+0x3c38>
  403200:	mov	w10, wzr
  403204:	str	x0, [sp, #80]
  403208:	mov	w0, w10
  40320c:	ldr	w1, [sp, #100]
  403210:	ldr	x2, [sp, #88]
  403214:	adrp	x3, 40f000 <__fxstatat@plt+0xd520>
  403218:	add	x3, x3, #0x55a
  40321c:	ldr	x4, [sp, #80]
  403220:	bl	401740 <error@plt>
  403224:	mov	w10, #0x0                   	// #0
  403228:	sturb	w10, [x29, #-25]
  40322c:	ldur	x8, [x29, #-64]
  403230:	ldr	x9, [x8]
  403234:	cbz	x9, 4032a0 <__fxstatat@plt+0x17c0>
  403238:	ldur	w0, [x29, #-32]
  40323c:	ldur	x8, [x29, #-64]
  403240:	ldr	x1, [x8]
  403244:	bl	40599c <__fxstatat@plt+0x3ebc>
  403248:	cbz	w0, 4032a0 <__fxstatat@plt+0x17c0>
  40324c:	bl	401a90 <__errno_location@plt>
  403250:	ldr	w1, [x0]
  403254:	ldur	x0, [x29, #-56]
  403258:	str	w1, [sp, #76]
  40325c:	bl	401ab0 <gettext@plt>
  403260:	ldur	x8, [x29, #-64]
  403264:	ldr	x9, [x8]
  403268:	str	x0, [sp, #64]
  40326c:	mov	x0, x9
  403270:	bl	405718 <__fxstatat@plt+0x3c38>
  403274:	mov	w10, wzr
  403278:	str	x0, [sp, #56]
  40327c:	mov	w0, w10
  403280:	ldr	w1, [sp, #76]
  403284:	ldr	x2, [sp, #64]
  403288:	adrp	x3, 40f000 <__fxstatat@plt+0xd520>
  40328c:	add	x3, x3, #0x569
  403290:	ldr	x4, [sp, #56]
  403294:	bl	401740 <error@plt>
  403298:	mov	w10, #0x0                   	// #0
  40329c:	sturb	w10, [x29, #-25]
  4032a0:	ldur	x8, [x29, #-72]
  4032a4:	ldr	x9, [x8]
  4032a8:	cbz	x9, 403314 <__fxstatat@plt+0x1834>
  4032ac:	ldur	w0, [x29, #-32]
  4032b0:	ldur	x8, [x29, #-72]
  4032b4:	ldr	x1, [x8]
  4032b8:	bl	40595c <__fxstatat@plt+0x3e7c>
  4032bc:	cbz	w0, 403314 <__fxstatat@plt+0x1834>
  4032c0:	bl	401a90 <__errno_location@plt>
  4032c4:	ldr	w1, [x0]
  4032c8:	ldur	x0, [x29, #-56]
  4032cc:	str	w1, [sp, #52]
  4032d0:	bl	401ab0 <gettext@plt>
  4032d4:	ldur	x8, [x29, #-72]
  4032d8:	ldr	x9, [x8]
  4032dc:	str	x0, [sp, #40]
  4032e0:	mov	x0, x9
  4032e4:	bl	405718 <__fxstatat@plt+0x3c38>
  4032e8:	mov	w10, wzr
  4032ec:	str	x0, [sp, #32]
  4032f0:	mov	w0, w10
  4032f4:	ldr	w1, [sp, #52]
  4032f8:	ldr	x2, [sp, #40]
  4032fc:	adrp	x3, 40f000 <__fxstatat@plt+0xd520>
  403300:	add	x3, x3, #0x55f
  403304:	ldr	x4, [sp, #32]
  403308:	bl	401740 <error@plt>
  40330c:	mov	w10, #0x0                   	// #0
  403310:	sturb	w10, [x29, #-25]
  403314:	ldur	x8, [x29, #-80]
  403318:	ldr	x9, [x8]
  40331c:	cbz	x9, 403388 <__fxstatat@plt+0x18a8>
  403320:	ldur	w0, [x29, #-32]
  403324:	ldur	x8, [x29, #-80]
  403328:	ldr	x1, [x8]
  40332c:	bl	4059dc <__fxstatat@plt+0x3efc>
  403330:	cbz	w0, 403388 <__fxstatat@plt+0x18a8>
  403334:	bl	401a90 <__errno_location@plt>
  403338:	ldr	w1, [x0]
  40333c:	ldur	x0, [x29, #-56]
  403340:	str	w1, [sp, #28]
  403344:	bl	401ab0 <gettext@plt>
  403348:	ldur	x8, [x29, #-80]
  40334c:	ldr	x9, [x8]
  403350:	str	x0, [sp, #16]
  403354:	mov	x0, x9
  403358:	bl	405718 <__fxstatat@plt+0x3c38>
  40335c:	mov	w10, wzr
  403360:	str	x0, [sp, #8]
  403364:	mov	w0, w10
  403368:	ldr	w1, [sp, #28]
  40336c:	ldr	x2, [sp, #16]
  403370:	adrp	x3, 40f000 <__fxstatat@plt+0xd520>
  403374:	add	x3, x3, #0x564
  403378:	ldr	x4, [sp, #8]
  40337c:	bl	401740 <error@plt>
  403380:	mov	w10, #0x0                   	// #0
  403384:	sturb	w10, [x29, #-25]
  403388:	ldurb	w8, [x29, #-25]
  40338c:	tbnz	w8, #0, 4033c4 <__fxstatat@plt+0x18e4>
  403390:	bl	401a90 <__errno_location@plt>
  403394:	ldr	w8, [x0]
  403398:	stur	w8, [x29, #-36]
  40339c:	ldur	w0, [x29, #-32]
  4033a0:	bl	40590c <__fxstatat@plt+0x3e2c>
  4033a4:	ldur	w8, [x29, #-36]
  4033a8:	str	w8, [sp, #4]
  4033ac:	bl	401a90 <__errno_location@plt>
  4033b0:	ldr	w8, [sp, #4]
  4033b4:	str	w8, [x0]
  4033b8:	mov	w9, #0x1                   	// #1
  4033bc:	stur	w9, [x29, #-4]
  4033c0:	b	4033d4 <__fxstatat@plt+0x18f4>
  4033c4:	ldur	w8, [x29, #-32]
  4033c8:	ldur	x9, [x29, #-24]
  4033cc:	str	w8, [x9]
  4033d0:	stur	wzr, [x29, #-4]
  4033d4:	ldur	w0, [x29, #-4]
  4033d8:	ldp	x29, x30, [sp, #208]
  4033dc:	add	sp, sp, #0xe0
  4033e0:	ret
  4033e4:	sub	sp, sp, #0x10
  4033e8:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  4033ec:	add	x8, x8, #0x318
  4033f0:	str	x0, [sp, #8]
  4033f4:	ldr	x9, [sp, #8]
  4033f8:	str	x9, [x8]
  4033fc:	add	sp, sp, #0x10
  403400:	ret
  403404:	sub	sp, sp, #0x10
  403408:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  40340c:	add	x8, x8, #0x320
  403410:	mov	w9, #0x1                   	// #1
  403414:	and	w9, w0, w9
  403418:	strb	w9, [sp, #15]
  40341c:	ldrb	w9, [sp, #15]
  403420:	and	w9, w9, #0x1
  403424:	strb	w9, [x8]
  403428:	add	sp, sp, #0x10
  40342c:	ret
  403430:	sub	sp, sp, #0x30
  403434:	stp	x29, x30, [sp, #32]
  403438:	add	x29, sp, #0x20
  40343c:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  403440:	add	x8, x8, #0x2b0
  403444:	ldr	x0, [x8]
  403448:	bl	40ad98 <__fxstatat@plt+0x92b8>
  40344c:	cbz	w0, 403508 <__fxstatat@plt+0x1a28>
  403450:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  403454:	add	x8, x8, #0x320
  403458:	ldrb	w9, [x8]
  40345c:	tbnz	w9, #0, 403464 <__fxstatat@plt+0x1984>
  403460:	b	403474 <__fxstatat@plt+0x1994>
  403464:	bl	401a90 <__errno_location@plt>
  403468:	ldr	w8, [x0]
  40346c:	cmp	w8, #0x20
  403470:	b.eq	403508 <__fxstatat@plt+0x1a28>  // b.none
  403474:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  403478:	add	x0, x0, #0x7f5
  40347c:	bl	401ab0 <gettext@plt>
  403480:	stur	x0, [x29, #-8]
  403484:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  403488:	add	x8, x8, #0x318
  40348c:	ldr	x8, [x8]
  403490:	cbz	x8, 4034d8 <__fxstatat@plt+0x19f8>
  403494:	bl	401a90 <__errno_location@plt>
  403498:	ldr	w1, [x0]
  40349c:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  4034a0:	add	x8, x8, #0x318
  4034a4:	ldr	x0, [x8]
  4034a8:	stur	w1, [x29, #-12]
  4034ac:	bl	40545c <__fxstatat@plt+0x397c>
  4034b0:	ldur	x4, [x29, #-8]
  4034b4:	mov	w9, wzr
  4034b8:	str	x0, [sp, #8]
  4034bc:	mov	w0, w9
  4034c0:	ldur	w1, [x29, #-12]
  4034c4:	adrp	x2, 40f000 <__fxstatat@plt+0xd520>
  4034c8:	add	x2, x2, #0x801
  4034cc:	ldr	x3, [sp, #8]
  4034d0:	bl	401740 <error@plt>
  4034d4:	b	4034f8 <__fxstatat@plt+0x1a18>
  4034d8:	bl	401a90 <__errno_location@plt>
  4034dc:	ldr	w1, [x0]
  4034e0:	ldur	x3, [x29, #-8]
  4034e4:	mov	w8, wzr
  4034e8:	mov	w0, w8
  4034ec:	adrp	x2, 40f000 <__fxstatat@plt+0xd520>
  4034f0:	add	x2, x2, #0x805
  4034f4:	bl	401740 <error@plt>
  4034f8:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  4034fc:	add	x8, x8, #0x230
  403500:	ldr	w0, [x8]
  403504:	bl	4016f0 <_exit@plt>
  403508:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  40350c:	add	x8, x8, #0x298
  403510:	ldr	x0, [x8]
  403514:	bl	40ad98 <__fxstatat@plt+0x92b8>
  403518:	cbz	w0, 40352c <__fxstatat@plt+0x1a4c>
  40351c:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  403520:	add	x8, x8, #0x230
  403524:	ldr	w0, [x8]
  403528:	bl	4016f0 <_exit@plt>
  40352c:	ldp	x29, x30, [sp, #32]
  403530:	add	sp, sp, #0x30
  403534:	ret
  403538:	sub	sp, sp, #0x30
  40353c:	stp	x29, x30, [sp, #32]
  403540:	add	x29, sp, #0x20
  403544:	stur	x0, [x29, #-8]
  403548:	ldur	x8, [x29, #-8]
  40354c:	cbnz	x8, 40356c <__fxstatat@plt+0x1a8c>
  403550:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  403554:	add	x8, x8, #0x298
  403558:	ldr	x1, [x8]
  40355c:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  403560:	add	x0, x0, #0x808
  403564:	bl	401720 <fputs@plt>
  403568:	bl	4018e0 <abort@plt>
  40356c:	ldur	x0, [x29, #-8]
  403570:	mov	w1, #0x2f                  	// #47
  403574:	bl	4018b0 <strrchr@plt>
  403578:	str	x0, [sp, #16]
  40357c:	ldr	x8, [sp, #16]
  403580:	cbz	x8, 403594 <__fxstatat@plt+0x1ab4>
  403584:	ldr	x8, [sp, #16]
  403588:	add	x8, x8, #0x1
  40358c:	str	x8, [sp]
  403590:	b	40359c <__fxstatat@plt+0x1abc>
  403594:	ldur	x8, [x29, #-8]
  403598:	str	x8, [sp]
  40359c:	ldr	x8, [sp]
  4035a0:	str	x8, [sp, #8]
  4035a4:	ldr	x8, [sp, #8]
  4035a8:	ldur	x9, [x29, #-8]
  4035ac:	subs	x8, x8, x9
  4035b0:	cmp	x8, #0x7
  4035b4:	b.lt	403614 <__fxstatat@plt+0x1b34>  // b.tstop
  4035b8:	ldr	x8, [sp, #8]
  4035bc:	mov	x9, #0xfffffffffffffff9    	// #-7
  4035c0:	add	x0, x8, x9
  4035c4:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  4035c8:	add	x1, x1, #0x840
  4035cc:	mov	x2, #0x7                   	// #7
  4035d0:	bl	401810 <strncmp@plt>
  4035d4:	cbnz	w0, 403614 <__fxstatat@plt+0x1b34>
  4035d8:	ldr	x8, [sp, #8]
  4035dc:	stur	x8, [x29, #-8]
  4035e0:	ldr	x0, [sp, #8]
  4035e4:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  4035e8:	add	x1, x1, #0x848
  4035ec:	mov	x2, #0x3                   	// #3
  4035f0:	bl	401810 <strncmp@plt>
  4035f4:	cbnz	w0, 403614 <__fxstatat@plt+0x1b34>
  4035f8:	ldr	x8, [sp, #8]
  4035fc:	add	x8, x8, #0x3
  403600:	stur	x8, [x29, #-8]
  403604:	ldur	x8, [x29, #-8]
  403608:	adrp	x9, 421000 <__fxstatat@plt+0x1f520>
  40360c:	add	x9, x9, #0x2b8
  403610:	str	x8, [x9]
  403614:	ldur	x8, [x29, #-8]
  403618:	adrp	x9, 421000 <__fxstatat@plt+0x1f520>
  40361c:	add	x9, x9, #0x328
  403620:	str	x8, [x9]
  403624:	ldur	x8, [x29, #-8]
  403628:	adrp	x9, 421000 <__fxstatat@plt+0x1f520>
  40362c:	add	x9, x9, #0x290
  403630:	str	x8, [x9]
  403634:	ldp	x29, x30, [sp, #32]
  403638:	add	sp, sp, #0x30
  40363c:	ret
  403640:	sub	sp, sp, #0x40
  403644:	stp	x29, x30, [sp, #48]
  403648:	add	x29, sp, #0x30
  40364c:	stur	x0, [x29, #-8]
  403650:	bl	401a90 <__errno_location@plt>
  403654:	ldr	w8, [x0]
  403658:	stur	w8, [x29, #-12]
  40365c:	ldur	x9, [x29, #-8]
  403660:	cbz	x9, 403670 <__fxstatat@plt+0x1b90>
  403664:	ldur	x8, [x29, #-8]
  403668:	str	x8, [sp, #16]
  40366c:	b	40367c <__fxstatat@plt+0x1b9c>
  403670:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  403674:	add	x8, x8, #0x330
  403678:	str	x8, [sp, #16]
  40367c:	ldr	x8, [sp, #16]
  403680:	mov	x0, x8
  403684:	mov	x1, #0x38                  	// #56
  403688:	bl	4069d8 <__fxstatat@plt+0x4ef8>
  40368c:	str	x0, [sp, #24]
  403690:	ldur	w9, [x29, #-12]
  403694:	str	w9, [sp, #12]
  403698:	bl	401a90 <__errno_location@plt>
  40369c:	ldr	w9, [sp, #12]
  4036a0:	str	w9, [x0]
  4036a4:	ldr	x0, [sp, #24]
  4036a8:	ldp	x29, x30, [sp, #48]
  4036ac:	add	sp, sp, #0x40
  4036b0:	ret
  4036b4:	sub	sp, sp, #0x10
  4036b8:	str	x0, [sp, #8]
  4036bc:	ldr	x8, [sp, #8]
  4036c0:	cbz	x8, 4036d0 <__fxstatat@plt+0x1bf0>
  4036c4:	ldr	x8, [sp, #8]
  4036c8:	str	x8, [sp]
  4036cc:	b	4036dc <__fxstatat@plt+0x1bfc>
  4036d0:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  4036d4:	add	x8, x8, #0x330
  4036d8:	str	x8, [sp]
  4036dc:	ldr	x8, [sp]
  4036e0:	ldr	w0, [x8]
  4036e4:	add	sp, sp, #0x10
  4036e8:	ret
  4036ec:	sub	sp, sp, #0x20
  4036f0:	str	x0, [sp, #24]
  4036f4:	str	w1, [sp, #20]
  4036f8:	ldr	w8, [sp, #20]
  4036fc:	ldr	x9, [sp, #24]
  403700:	str	w8, [sp, #16]
  403704:	cbz	x9, 403714 <__fxstatat@plt+0x1c34>
  403708:	ldr	x8, [sp, #24]
  40370c:	str	x8, [sp, #8]
  403710:	b	403720 <__fxstatat@plt+0x1c40>
  403714:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  403718:	add	x8, x8, #0x330
  40371c:	str	x8, [sp, #8]
  403720:	ldr	x8, [sp, #8]
  403724:	ldr	w9, [sp, #16]
  403728:	str	w9, [x8]
  40372c:	add	sp, sp, #0x20
  403730:	ret
  403734:	sub	sp, sp, #0x30
  403738:	str	x0, [sp, #40]
  40373c:	strb	w1, [sp, #39]
  403740:	str	w2, [sp, #32]
  403744:	ldrb	w8, [sp, #39]
  403748:	strb	w8, [sp, #31]
  40374c:	ldr	x9, [sp, #40]
  403750:	cbz	x9, 403760 <__fxstatat@plt+0x1c80>
  403754:	ldr	x8, [sp, #40]
  403758:	str	x8, [sp]
  40375c:	b	40376c <__fxstatat@plt+0x1c8c>
  403760:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  403764:	add	x8, x8, #0x330
  403768:	str	x8, [sp]
  40376c:	ldr	x8, [sp]
  403770:	add	x8, x8, #0x8
  403774:	ldrb	w9, [sp, #31]
  403778:	mov	w10, w9
  40377c:	mov	x11, #0x20                  	// #32
  403780:	udiv	x10, x10, x11
  403784:	mov	x12, #0x4                   	// #4
  403788:	mul	x10, x12, x10
  40378c:	add	x8, x8, x10
  403790:	str	x8, [sp, #16]
  403794:	ldrb	w9, [sp, #31]
  403798:	mov	w8, w9
  40379c:	udiv	x10, x8, x11
  4037a0:	mul	x10, x10, x11
  4037a4:	subs	x8, x8, x10
  4037a8:	str	w8, [sp, #12]
  4037ac:	ldr	x10, [sp, #16]
  4037b0:	ldr	w8, [x10]
  4037b4:	ldr	w9, [sp, #12]
  4037b8:	lsr	w8, w8, w9
  4037bc:	and	w8, w8, #0x1
  4037c0:	str	w8, [sp, #8]
  4037c4:	ldr	w8, [sp, #32]
  4037c8:	and	w8, w8, #0x1
  4037cc:	ldr	w9, [sp, #8]
  4037d0:	eor	w8, w8, w9
  4037d4:	ldr	w9, [sp, #12]
  4037d8:	lsl	w8, w8, w9
  4037dc:	ldr	x10, [sp, #16]
  4037e0:	ldr	w9, [x10]
  4037e4:	eor	w8, w9, w8
  4037e8:	str	w8, [x10]
  4037ec:	ldr	w0, [sp, #8]
  4037f0:	add	sp, sp, #0x30
  4037f4:	ret
  4037f8:	sub	sp, sp, #0x10
  4037fc:	str	x0, [sp, #8]
  403800:	str	w1, [sp, #4]
  403804:	ldr	x8, [sp, #8]
  403808:	cbnz	x8, 403818 <__fxstatat@plt+0x1d38>
  40380c:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  403810:	add	x8, x8, #0x330
  403814:	str	x8, [sp, #8]
  403818:	ldr	x8, [sp, #8]
  40381c:	ldr	w9, [x8, #4]
  403820:	str	w9, [sp]
  403824:	ldr	w9, [sp, #4]
  403828:	ldr	x8, [sp, #8]
  40382c:	str	w9, [x8, #4]
  403830:	ldr	w0, [sp]
  403834:	add	sp, sp, #0x10
  403838:	ret
  40383c:	sub	sp, sp, #0x30
  403840:	stp	x29, x30, [sp, #32]
  403844:	add	x29, sp, #0x20
  403848:	stur	x0, [x29, #-8]
  40384c:	str	x1, [sp, #16]
  403850:	str	x2, [sp, #8]
  403854:	ldur	x8, [x29, #-8]
  403858:	cbnz	x8, 403868 <__fxstatat@plt+0x1d88>
  40385c:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  403860:	add	x8, x8, #0x330
  403864:	stur	x8, [x29, #-8]
  403868:	ldur	x8, [x29, #-8]
  40386c:	mov	w9, #0xa                   	// #10
  403870:	str	w9, [x8]
  403874:	ldr	x8, [sp, #16]
  403878:	cbz	x8, 403884 <__fxstatat@plt+0x1da4>
  40387c:	ldr	x8, [sp, #8]
  403880:	cbnz	x8, 403888 <__fxstatat@plt+0x1da8>
  403884:	bl	4018e0 <abort@plt>
  403888:	ldr	x8, [sp, #16]
  40388c:	ldur	x9, [x29, #-8]
  403890:	str	x8, [x9, #40]
  403894:	ldr	x8, [sp, #8]
  403898:	ldur	x9, [x29, #-8]
  40389c:	str	x8, [x9, #48]
  4038a0:	ldp	x29, x30, [sp, #32]
  4038a4:	add	sp, sp, #0x30
  4038a8:	ret
  4038ac:	sub	sp, sp, #0x70
  4038b0:	stp	x29, x30, [sp, #96]
  4038b4:	add	x29, sp, #0x60
  4038b8:	stur	x0, [x29, #-8]
  4038bc:	stur	x1, [x29, #-16]
  4038c0:	stur	x2, [x29, #-24]
  4038c4:	stur	x3, [x29, #-32]
  4038c8:	stur	x4, [x29, #-40]
  4038cc:	ldur	x8, [x29, #-40]
  4038d0:	cbz	x8, 4038e0 <__fxstatat@plt+0x1e00>
  4038d4:	ldur	x8, [x29, #-40]
  4038d8:	str	x8, [sp, #24]
  4038dc:	b	4038ec <__fxstatat@plt+0x1e0c>
  4038e0:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  4038e4:	add	x8, x8, #0x330
  4038e8:	str	x8, [sp, #24]
  4038ec:	ldr	x8, [sp, #24]
  4038f0:	str	x8, [sp, #48]
  4038f4:	bl	401a90 <__errno_location@plt>
  4038f8:	ldr	w9, [x0]
  4038fc:	str	w9, [sp, #44]
  403900:	ldur	x0, [x29, #-8]
  403904:	ldur	x1, [x29, #-16]
  403908:	ldur	x2, [x29, #-24]
  40390c:	ldur	x3, [x29, #-32]
  403910:	ldr	x8, [sp, #48]
  403914:	ldr	w4, [x8]
  403918:	ldr	x8, [sp, #48]
  40391c:	ldr	w5, [x8, #4]
  403920:	ldr	x8, [sp, #48]
  403924:	add	x6, x8, #0x8
  403928:	ldr	x8, [sp, #48]
  40392c:	ldr	x7, [x8, #40]
  403930:	ldr	x8, [sp, #48]
  403934:	ldr	x8, [x8, #48]
  403938:	mov	x10, sp
  40393c:	str	x8, [x10]
  403940:	bl	40396c <__fxstatat@plt+0x1e8c>
  403944:	str	x0, [sp, #32]
  403948:	ldr	w9, [sp, #44]
  40394c:	str	w9, [sp, #20]
  403950:	bl	401a90 <__errno_location@plt>
  403954:	ldr	w9, [sp, #20]
  403958:	str	w9, [x0]
  40395c:	ldr	x0, [sp, #32]
  403960:	ldp	x29, x30, [sp, #96]
  403964:	add	sp, sp, #0x70
  403968:	ret
  40396c:	sub	sp, sp, #0x130
  403970:	stp	x29, x30, [sp, #272]
  403974:	str	x28, [sp, #288]
  403978:	add	x29, sp, #0x110
  40397c:	ldr	x8, [x29, #32]
  403980:	mov	x9, xzr
  403984:	mov	w10, #0x0                   	// #0
  403988:	mov	w11, #0x1                   	// #1
  40398c:	mov	w12, #0x1                   	// #1
  403990:	stur	x0, [x29, #-16]
  403994:	stur	x1, [x29, #-24]
  403998:	stur	x2, [x29, #-32]
  40399c:	stur	x3, [x29, #-40]
  4039a0:	stur	w4, [x29, #-44]
  4039a4:	stur	w5, [x29, #-48]
  4039a8:	stur	x6, [x29, #-56]
  4039ac:	stur	x7, [x29, #-64]
  4039b0:	stur	x8, [x29, #-72]
  4039b4:	stur	xzr, [x29, #-88]
  4039b8:	stur	xzr, [x29, #-96]
  4039bc:	stur	x9, [x29, #-104]
  4039c0:	stur	xzr, [x29, #-112]
  4039c4:	sturb	w10, [x29, #-113]
  4039c8:	str	w10, [sp, #84]
  4039cc:	str	w11, [sp, #80]
  4039d0:	str	w12, [sp, #76]
  4039d4:	bl	401990 <__ctype_get_mb_cur_max@plt>
  4039d8:	cmp	x0, #0x1
  4039dc:	cset	w10, eq  // eq = none
  4039e0:	ldr	w11, [sp, #76]
  4039e4:	and	w10, w10, w11
  4039e8:	sturb	w10, [x29, #-114]
  4039ec:	ldur	w10, [x29, #-48]
  4039f0:	tst	w10, #0x2
  4039f4:	cset	w10, ne  // ne = any
  4039f8:	and	w10, w10, w11
  4039fc:	sturb	w10, [x29, #-115]
  403a00:	ldr	w10, [sp, #84]
  403a04:	sturb	w10, [x29, #-116]
  403a08:	sturb	w10, [x29, #-117]
  403a0c:	ldr	w12, [sp, #80]
  403a10:	sturb	w12, [x29, #-118]
  403a14:	ldur	w8, [x29, #-44]
  403a18:	subs	w8, w8, #0x0
  403a1c:	mov	w9, w8
  403a20:	ubfx	x9, x9, #0, #32
  403a24:	cmp	x9, #0xa
  403a28:	str	x9, [sp, #64]
  403a2c:	b.hi	403bfc <__fxstatat@plt+0x211c>  // b.pmore
  403a30:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  403a34:	add	x8, x8, #0x850
  403a38:	ldr	x11, [sp, #64]
  403a3c:	ldrsw	x10, [x8, x11, lsl #2]
  403a40:	add	x9, x8, x10
  403a44:	br	x9
  403a48:	mov	w8, #0x5                   	// #5
  403a4c:	stur	w8, [x29, #-44]
  403a50:	mov	w8, #0x1                   	// #1
  403a54:	sturb	w8, [x29, #-115]
  403a58:	ldurb	w8, [x29, #-115]
  403a5c:	tbnz	w8, #0, 403a90 <__fxstatat@plt+0x1fb0>
  403a60:	ldur	x8, [x29, #-88]
  403a64:	ldur	x9, [x29, #-24]
  403a68:	cmp	x8, x9
  403a6c:	b.cs	403a84 <__fxstatat@plt+0x1fa4>  // b.hs, b.nlast
  403a70:	ldur	x8, [x29, #-16]
  403a74:	ldur	x9, [x29, #-88]
  403a78:	add	x8, x8, x9
  403a7c:	mov	w10, #0x22                  	// #34
  403a80:	strb	w10, [x8]
  403a84:	ldur	x8, [x29, #-88]
  403a88:	add	x8, x8, #0x1
  403a8c:	stur	x8, [x29, #-88]
  403a90:	mov	w8, #0x1                   	// #1
  403a94:	sturb	w8, [x29, #-113]
  403a98:	adrp	x9, 40f000 <__fxstatat@plt+0xd520>
  403a9c:	add	x9, x9, #0xb44
  403aa0:	stur	x9, [x29, #-104]
  403aa4:	mov	x9, #0x1                   	// #1
  403aa8:	stur	x9, [x29, #-112]
  403aac:	b	403c00 <__fxstatat@plt+0x2120>
  403ab0:	mov	w8, #0x1                   	// #1
  403ab4:	sturb	w8, [x29, #-113]
  403ab8:	mov	w8, #0x0                   	// #0
  403abc:	sturb	w8, [x29, #-115]
  403ac0:	b	403c00 <__fxstatat@plt+0x2120>
  403ac4:	ldur	w8, [x29, #-44]
  403ac8:	cmp	w8, #0xa
  403acc:	b.eq	403af8 <__fxstatat@plt+0x2018>  // b.none
  403ad0:	ldur	w1, [x29, #-44]
  403ad4:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  403ad8:	add	x0, x0, #0xb46
  403adc:	bl	405744 <__fxstatat@plt+0x3c64>
  403ae0:	stur	x0, [x29, #-64]
  403ae4:	ldur	w1, [x29, #-44]
  403ae8:	adrp	x0, 410000 <__fxstatat@plt+0xe520>
  403aec:	add	x0, x0, #0xe5
  403af0:	bl	405744 <__fxstatat@plt+0x3c64>
  403af4:	stur	x0, [x29, #-72]
  403af8:	ldurb	w8, [x29, #-115]
  403afc:	tbnz	w8, #0, 403b58 <__fxstatat@plt+0x2078>
  403b00:	ldur	x8, [x29, #-64]
  403b04:	stur	x8, [x29, #-104]
  403b08:	ldur	x8, [x29, #-104]
  403b0c:	ldrb	w9, [x8]
  403b10:	cbz	w9, 403b58 <__fxstatat@plt+0x2078>
  403b14:	ldur	x8, [x29, #-88]
  403b18:	ldur	x9, [x29, #-24]
  403b1c:	cmp	x8, x9
  403b20:	b.cs	403b3c <__fxstatat@plt+0x205c>  // b.hs, b.nlast
  403b24:	ldur	x8, [x29, #-104]
  403b28:	ldrb	w9, [x8]
  403b2c:	ldur	x8, [x29, #-16]
  403b30:	ldur	x10, [x29, #-88]
  403b34:	add	x8, x8, x10
  403b38:	strb	w9, [x8]
  403b3c:	ldur	x8, [x29, #-88]
  403b40:	add	x8, x8, #0x1
  403b44:	stur	x8, [x29, #-88]
  403b48:	ldur	x8, [x29, #-104]
  403b4c:	add	x8, x8, #0x1
  403b50:	stur	x8, [x29, #-104]
  403b54:	b	403b08 <__fxstatat@plt+0x2028>
  403b58:	mov	w8, #0x1                   	// #1
  403b5c:	sturb	w8, [x29, #-113]
  403b60:	ldur	x9, [x29, #-72]
  403b64:	stur	x9, [x29, #-104]
  403b68:	ldur	x0, [x29, #-104]
  403b6c:	bl	401710 <strlen@plt>
  403b70:	stur	x0, [x29, #-112]
  403b74:	b	403c00 <__fxstatat@plt+0x2120>
  403b78:	mov	w8, #0x1                   	// #1
  403b7c:	sturb	w8, [x29, #-113]
  403b80:	mov	w8, #0x1                   	// #1
  403b84:	sturb	w8, [x29, #-115]
  403b88:	ldurb	w8, [x29, #-115]
  403b8c:	tbnz	w8, #0, 403b98 <__fxstatat@plt+0x20b8>
  403b90:	mov	w8, #0x1                   	// #1
  403b94:	sturb	w8, [x29, #-113]
  403b98:	mov	w8, #0x2                   	// #2
  403b9c:	stur	w8, [x29, #-44]
  403ba0:	ldurb	w8, [x29, #-115]
  403ba4:	tbnz	w8, #0, 403bd8 <__fxstatat@plt+0x20f8>
  403ba8:	ldur	x8, [x29, #-88]
  403bac:	ldur	x9, [x29, #-24]
  403bb0:	cmp	x8, x9
  403bb4:	b.cs	403bcc <__fxstatat@plt+0x20ec>  // b.hs, b.nlast
  403bb8:	ldur	x8, [x29, #-16]
  403bbc:	ldur	x9, [x29, #-88]
  403bc0:	add	x8, x8, x9
  403bc4:	mov	w10, #0x27                  	// #39
  403bc8:	strb	w10, [x8]
  403bcc:	ldur	x8, [x29, #-88]
  403bd0:	add	x8, x8, #0x1
  403bd4:	stur	x8, [x29, #-88]
  403bd8:	adrp	x8, 410000 <__fxstatat@plt+0xe520>
  403bdc:	add	x8, x8, #0xe5
  403be0:	stur	x8, [x29, #-104]
  403be4:	mov	x8, #0x1                   	// #1
  403be8:	stur	x8, [x29, #-112]
  403bec:	b	403c00 <__fxstatat@plt+0x2120>
  403bf0:	mov	w8, #0x0                   	// #0
  403bf4:	sturb	w8, [x29, #-115]
  403bf8:	b	403c00 <__fxstatat@plt+0x2120>
  403bfc:	bl	4018e0 <abort@plt>
  403c00:	stur	xzr, [x29, #-80]
  403c04:	ldur	x8, [x29, #-40]
  403c08:	mov	x9, #0xffffffffffffffff    	// #-1
  403c0c:	cmp	x8, x9
  403c10:	b.ne	403c34 <__fxstatat@plt+0x2154>  // b.any
  403c14:	ldur	x8, [x29, #-32]
  403c18:	ldur	x9, [x29, #-80]
  403c1c:	ldrb	w10, [x8, x9]
  403c20:	cmp	w10, #0x0
  403c24:	cset	w10, eq  // eq = none
  403c28:	and	w10, w10, #0x1
  403c2c:	str	w10, [sp, #60]
  403c30:	b	403c4c <__fxstatat@plt+0x216c>
  403c34:	ldur	x8, [x29, #-80]
  403c38:	ldur	x9, [x29, #-40]
  403c3c:	cmp	x8, x9
  403c40:	cset	w10, eq  // eq = none
  403c44:	and	w10, w10, #0x1
  403c48:	str	w10, [sp, #60]
  403c4c:	ldr	w8, [sp, #60]
  403c50:	cmp	w8, #0x0
  403c54:	cset	w8, ne  // ne = any
  403c58:	eor	w8, w8, #0x1
  403c5c:	tbnz	w8, #0, 403c64 <__fxstatat@plt+0x2184>
  403c60:	b	404a98 <__fxstatat@plt+0x2fb8>
  403c64:	mov	w8, #0x0                   	// #0
  403c68:	sturb	w8, [x29, #-121]
  403c6c:	sturb	w8, [x29, #-122]
  403c70:	sturb	w8, [x29, #-123]
  403c74:	ldurb	w8, [x29, #-113]
  403c78:	tbnz	w8, #0, 403c80 <__fxstatat@plt+0x21a0>
  403c7c:	b	403d24 <__fxstatat@plt+0x2244>
  403c80:	ldur	w8, [x29, #-44]
  403c84:	cmp	w8, #0x2
  403c88:	b.eq	403d24 <__fxstatat@plt+0x2244>  // b.none
  403c8c:	ldur	x8, [x29, #-112]
  403c90:	cbz	x8, 403d24 <__fxstatat@plt+0x2244>
  403c94:	ldur	x8, [x29, #-80]
  403c98:	ldur	x9, [x29, #-112]
  403c9c:	add	x8, x8, x9
  403ca0:	ldur	x9, [x29, #-40]
  403ca4:	mov	x10, #0xffffffffffffffff    	// #-1
  403ca8:	cmp	x9, x10
  403cac:	str	x8, [sp, #48]
  403cb0:	b.ne	403cd8 <__fxstatat@plt+0x21f8>  // b.any
  403cb4:	ldur	x8, [x29, #-112]
  403cb8:	mov	x9, #0x1                   	// #1
  403cbc:	cmp	x9, x8
  403cc0:	b.cs	403cd8 <__fxstatat@plt+0x21f8>  // b.hs, b.nlast
  403cc4:	ldur	x0, [x29, #-32]
  403cc8:	bl	401710 <strlen@plt>
  403ccc:	stur	x0, [x29, #-40]
  403cd0:	str	x0, [sp, #40]
  403cd4:	b	403ce0 <__fxstatat@plt+0x2200>
  403cd8:	ldur	x8, [x29, #-40]
  403cdc:	str	x8, [sp, #40]
  403ce0:	ldr	x8, [sp, #40]
  403ce4:	ldr	x9, [sp, #48]
  403ce8:	cmp	x9, x8
  403cec:	b.hi	403d24 <__fxstatat@plt+0x2244>  // b.pmore
  403cf0:	ldur	x8, [x29, #-32]
  403cf4:	ldur	x9, [x29, #-80]
  403cf8:	add	x0, x8, x9
  403cfc:	ldur	x1, [x29, #-104]
  403d00:	ldur	x2, [x29, #-112]
  403d04:	bl	401910 <memcmp@plt>
  403d08:	cbnz	w0, 403d24 <__fxstatat@plt+0x2244>
  403d0c:	ldurb	w8, [x29, #-115]
  403d10:	tbnz	w8, #0, 403d18 <__fxstatat@plt+0x2238>
  403d14:	b	403d1c <__fxstatat@plt+0x223c>
  403d18:	b	404bd0 <__fxstatat@plt+0x30f0>
  403d1c:	mov	w8, #0x1                   	// #1
  403d20:	sturb	w8, [x29, #-121]
  403d24:	ldur	x8, [x29, #-32]
  403d28:	ldur	x9, [x29, #-80]
  403d2c:	add	x8, x8, x9
  403d30:	ldrb	w10, [x8]
  403d34:	sturb	w10, [x29, #-119]
  403d38:	ldurb	w10, [x29, #-119]
  403d3c:	subs	w10, w10, #0x0
  403d40:	mov	w8, w10
  403d44:	ubfx	x8, x8, #0, #32
  403d48:	cmp	x8, #0x7e
  403d4c:	str	x8, [sp, #32]
  403d50:	b.hi	404348 <__fxstatat@plt+0x2868>  // b.pmore
  403d54:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  403d58:	add	x8, x8, #0x87c
  403d5c:	ldr	x11, [sp, #32]
  403d60:	ldrsw	x10, [x8, x11, lsl #2]
  403d64:	add	x9, x8, x10
  403d68:	br	x9
  403d6c:	ldurb	w8, [x29, #-113]
  403d70:	tbnz	w8, #0, 403d78 <__fxstatat@plt+0x2298>
  403d74:	b	403f2c <__fxstatat@plt+0x244c>
  403d78:	ldurb	w8, [x29, #-115]
  403d7c:	tbnz	w8, #0, 403d84 <__fxstatat@plt+0x22a4>
  403d80:	b	403d88 <__fxstatat@plt+0x22a8>
  403d84:	b	404bd0 <__fxstatat@plt+0x30f0>
  403d88:	mov	w8, #0x1                   	// #1
  403d8c:	sturb	w8, [x29, #-122]
  403d90:	ldur	w8, [x29, #-44]
  403d94:	cmp	w8, #0x2
  403d98:	b.ne	403e3c <__fxstatat@plt+0x235c>  // b.any
  403d9c:	ldurb	w8, [x29, #-116]
  403da0:	tbnz	w8, #0, 403e3c <__fxstatat@plt+0x235c>
  403da4:	ldur	x8, [x29, #-88]
  403da8:	ldur	x9, [x29, #-24]
  403dac:	cmp	x8, x9
  403db0:	b.cs	403dc8 <__fxstatat@plt+0x22e8>  // b.hs, b.nlast
  403db4:	ldur	x8, [x29, #-16]
  403db8:	ldur	x9, [x29, #-88]
  403dbc:	add	x8, x8, x9
  403dc0:	mov	w10, #0x27                  	// #39
  403dc4:	strb	w10, [x8]
  403dc8:	ldur	x8, [x29, #-88]
  403dcc:	add	x8, x8, #0x1
  403dd0:	stur	x8, [x29, #-88]
  403dd4:	ldur	x8, [x29, #-88]
  403dd8:	ldur	x9, [x29, #-24]
  403ddc:	cmp	x8, x9
  403de0:	b.cs	403df8 <__fxstatat@plt+0x2318>  // b.hs, b.nlast
  403de4:	ldur	x8, [x29, #-16]
  403de8:	ldur	x9, [x29, #-88]
  403dec:	add	x8, x8, x9
  403df0:	mov	w10, #0x24                  	// #36
  403df4:	strb	w10, [x8]
  403df8:	ldur	x8, [x29, #-88]
  403dfc:	add	x8, x8, #0x1
  403e00:	stur	x8, [x29, #-88]
  403e04:	ldur	x8, [x29, #-88]
  403e08:	ldur	x9, [x29, #-24]
  403e0c:	cmp	x8, x9
  403e10:	b.cs	403e28 <__fxstatat@plt+0x2348>  // b.hs, b.nlast
  403e14:	ldur	x8, [x29, #-16]
  403e18:	ldur	x9, [x29, #-88]
  403e1c:	add	x8, x8, x9
  403e20:	mov	w10, #0x27                  	// #39
  403e24:	strb	w10, [x8]
  403e28:	ldur	x8, [x29, #-88]
  403e2c:	add	x8, x8, #0x1
  403e30:	stur	x8, [x29, #-88]
  403e34:	mov	w8, #0x1                   	// #1
  403e38:	sturb	w8, [x29, #-116]
  403e3c:	ldur	x8, [x29, #-88]
  403e40:	ldur	x9, [x29, #-24]
  403e44:	cmp	x8, x9
  403e48:	b.cs	403e60 <__fxstatat@plt+0x2380>  // b.hs, b.nlast
  403e4c:	ldur	x8, [x29, #-16]
  403e50:	ldur	x9, [x29, #-88]
  403e54:	add	x8, x8, x9
  403e58:	mov	w10, #0x5c                  	// #92
  403e5c:	strb	w10, [x8]
  403e60:	ldur	x8, [x29, #-88]
  403e64:	add	x8, x8, #0x1
  403e68:	stur	x8, [x29, #-88]
  403e6c:	ldur	w8, [x29, #-44]
  403e70:	cmp	w8, #0x2
  403e74:	b.eq	403f20 <__fxstatat@plt+0x2440>  // b.none
  403e78:	ldur	x8, [x29, #-80]
  403e7c:	add	x8, x8, #0x1
  403e80:	ldur	x9, [x29, #-40]
  403e84:	cmp	x8, x9
  403e88:	b.cs	403f20 <__fxstatat@plt+0x2440>  // b.hs, b.nlast
  403e8c:	ldur	x8, [x29, #-32]
  403e90:	ldur	x9, [x29, #-80]
  403e94:	add	x9, x9, #0x1
  403e98:	ldrb	w10, [x8, x9]
  403e9c:	mov	w11, #0x30                  	// #48
  403ea0:	cmp	w11, w10
  403ea4:	b.gt	403f20 <__fxstatat@plt+0x2440>
  403ea8:	ldur	x8, [x29, #-32]
  403eac:	ldur	x9, [x29, #-80]
  403eb0:	add	x9, x9, #0x1
  403eb4:	ldrb	w10, [x8, x9]
  403eb8:	cmp	w10, #0x39
  403ebc:	b.gt	403f20 <__fxstatat@plt+0x2440>
  403ec0:	ldur	x8, [x29, #-88]
  403ec4:	ldur	x9, [x29, #-24]
  403ec8:	cmp	x8, x9
  403ecc:	b.cs	403ee4 <__fxstatat@plt+0x2404>  // b.hs, b.nlast
  403ed0:	ldur	x8, [x29, #-16]
  403ed4:	ldur	x9, [x29, #-88]
  403ed8:	add	x8, x8, x9
  403edc:	mov	w10, #0x30                  	// #48
  403ee0:	strb	w10, [x8]
  403ee4:	ldur	x8, [x29, #-88]
  403ee8:	add	x8, x8, #0x1
  403eec:	stur	x8, [x29, #-88]
  403ef0:	ldur	x8, [x29, #-88]
  403ef4:	ldur	x9, [x29, #-24]
  403ef8:	cmp	x8, x9
  403efc:	b.cs	403f14 <__fxstatat@plt+0x2434>  // b.hs, b.nlast
  403f00:	ldur	x8, [x29, #-16]
  403f04:	ldur	x9, [x29, #-88]
  403f08:	add	x8, x8, x9
  403f0c:	mov	w10, #0x30                  	// #48
  403f10:	strb	w10, [x8]
  403f14:	ldur	x8, [x29, #-88]
  403f18:	add	x8, x8, #0x1
  403f1c:	stur	x8, [x29, #-88]
  403f20:	mov	w8, #0x30                  	// #48
  403f24:	sturb	w8, [x29, #-119]
  403f28:	b	403f3c <__fxstatat@plt+0x245c>
  403f2c:	ldur	w8, [x29, #-48]
  403f30:	and	w8, w8, #0x1
  403f34:	cbz	w8, 403f3c <__fxstatat@plt+0x245c>
  403f38:	b	404a88 <__fxstatat@plt+0x2fa8>
  403f3c:	b	404868 <__fxstatat@plt+0x2d88>
  403f40:	ldur	w8, [x29, #-44]
  403f44:	cmp	w8, #0x2
  403f48:	str	w8, [sp, #28]
  403f4c:	b.eq	403f64 <__fxstatat@plt+0x2484>  // b.none
  403f50:	b	403f54 <__fxstatat@plt+0x2474>
  403f54:	ldr	w8, [sp, #28]
  403f58:	cmp	w8, #0x5
  403f5c:	b.eq	403f78 <__fxstatat@plt+0x2498>  // b.none
  403f60:	b	40411c <__fxstatat@plt+0x263c>
  403f64:	ldurb	w8, [x29, #-115]
  403f68:	tbnz	w8, #0, 403f70 <__fxstatat@plt+0x2490>
  403f6c:	b	403f74 <__fxstatat@plt+0x2494>
  403f70:	b	404bd0 <__fxstatat@plt+0x30f0>
  403f74:	b	40411c <__fxstatat@plt+0x263c>
  403f78:	ldur	w8, [x29, #-48]
  403f7c:	and	w8, w8, #0x4
  403f80:	cbz	w8, 404118 <__fxstatat@plt+0x2638>
  403f84:	ldur	x8, [x29, #-80]
  403f88:	add	x8, x8, #0x2
  403f8c:	ldur	x9, [x29, #-40]
  403f90:	cmp	x8, x9
  403f94:	b.cs	404118 <__fxstatat@plt+0x2638>  // b.hs, b.nlast
  403f98:	ldur	x8, [x29, #-32]
  403f9c:	ldur	x9, [x29, #-80]
  403fa0:	add	x9, x9, #0x1
  403fa4:	ldrb	w10, [x8, x9]
  403fa8:	cmp	w10, #0x3f
  403fac:	b.ne	404118 <__fxstatat@plt+0x2638>  // b.any
  403fb0:	ldur	x8, [x29, #-32]
  403fb4:	ldur	x9, [x29, #-80]
  403fb8:	add	x9, x9, #0x2
  403fbc:	ldrb	w10, [x8, x9]
  403fc0:	cmp	w10, #0x21
  403fc4:	str	w10, [sp, #24]
  403fc8:	b.eq	404020 <__fxstatat@plt+0x2540>  // b.none
  403fcc:	b	403fd0 <__fxstatat@plt+0x24f0>
  403fd0:	ldr	w8, [sp, #24]
  403fd4:	subs	w9, w8, #0x27
  403fd8:	cmp	w9, #0x2
  403fdc:	b.ls	404020 <__fxstatat@plt+0x2540>  // b.plast
  403fe0:	b	403fe4 <__fxstatat@plt+0x2504>
  403fe4:	ldr	w8, [sp, #24]
  403fe8:	cmp	w8, #0x2d
  403fec:	b.eq	404020 <__fxstatat@plt+0x2540>  // b.none
  403ff0:	b	403ff4 <__fxstatat@plt+0x2514>
  403ff4:	ldr	w8, [sp, #24]
  403ff8:	cmp	w8, #0x2f
  403ffc:	b.eq	404020 <__fxstatat@plt+0x2540>  // b.none
  404000:	b	404004 <__fxstatat@plt+0x2524>
  404004:	ldr	w8, [sp, #24]
  404008:	subs	w9, w8, #0x3c
  40400c:	cmp	w9, #0x2
  404010:	cset	w9, ls  // ls = plast
  404014:	eor	w9, w9, #0x1
  404018:	tbnz	w9, #0, 404118 <__fxstatat@plt+0x2638>
  40401c:	b	404020 <__fxstatat@plt+0x2540>
  404020:	ldurb	w8, [x29, #-115]
  404024:	tbnz	w8, #0, 40402c <__fxstatat@plt+0x254c>
  404028:	b	404030 <__fxstatat@plt+0x2550>
  40402c:	b	404bd0 <__fxstatat@plt+0x30f0>
  404030:	ldur	x8, [x29, #-32]
  404034:	ldur	x9, [x29, #-80]
  404038:	add	x9, x9, #0x2
  40403c:	add	x8, x8, x9
  404040:	ldrb	w10, [x8]
  404044:	sturb	w10, [x29, #-119]
  404048:	ldur	x8, [x29, #-80]
  40404c:	add	x8, x8, #0x2
  404050:	stur	x8, [x29, #-80]
  404054:	ldur	x8, [x29, #-88]
  404058:	ldur	x9, [x29, #-24]
  40405c:	cmp	x8, x9
  404060:	b.cs	404078 <__fxstatat@plt+0x2598>  // b.hs, b.nlast
  404064:	ldur	x8, [x29, #-16]
  404068:	ldur	x9, [x29, #-88]
  40406c:	add	x8, x8, x9
  404070:	mov	w10, #0x3f                  	// #63
  404074:	strb	w10, [x8]
  404078:	ldur	x8, [x29, #-88]
  40407c:	add	x8, x8, #0x1
  404080:	stur	x8, [x29, #-88]
  404084:	ldur	x8, [x29, #-88]
  404088:	ldur	x9, [x29, #-24]
  40408c:	cmp	x8, x9
  404090:	b.cs	4040a8 <__fxstatat@plt+0x25c8>  // b.hs, b.nlast
  404094:	ldur	x8, [x29, #-16]
  404098:	ldur	x9, [x29, #-88]
  40409c:	add	x8, x8, x9
  4040a0:	mov	w10, #0x22                  	// #34
  4040a4:	strb	w10, [x8]
  4040a8:	ldur	x8, [x29, #-88]
  4040ac:	add	x8, x8, #0x1
  4040b0:	stur	x8, [x29, #-88]
  4040b4:	ldur	x8, [x29, #-88]
  4040b8:	ldur	x9, [x29, #-24]
  4040bc:	cmp	x8, x9
  4040c0:	b.cs	4040d8 <__fxstatat@plt+0x25f8>  // b.hs, b.nlast
  4040c4:	ldur	x8, [x29, #-16]
  4040c8:	ldur	x9, [x29, #-88]
  4040cc:	add	x8, x8, x9
  4040d0:	mov	w10, #0x22                  	// #34
  4040d4:	strb	w10, [x8]
  4040d8:	ldur	x8, [x29, #-88]
  4040dc:	add	x8, x8, #0x1
  4040e0:	stur	x8, [x29, #-88]
  4040e4:	ldur	x8, [x29, #-88]
  4040e8:	ldur	x9, [x29, #-24]
  4040ec:	cmp	x8, x9
  4040f0:	b.cs	404108 <__fxstatat@plt+0x2628>  // b.hs, b.nlast
  4040f4:	ldur	x8, [x29, #-16]
  4040f8:	ldur	x9, [x29, #-88]
  4040fc:	add	x8, x8, x9
  404100:	mov	w10, #0x3f                  	// #63
  404104:	strb	w10, [x8]
  404108:	ldur	x8, [x29, #-88]
  40410c:	add	x8, x8, #0x1
  404110:	stur	x8, [x29, #-88]
  404114:	b	404118 <__fxstatat@plt+0x2638>
  404118:	b	40411c <__fxstatat@plt+0x263c>
  40411c:	b	404868 <__fxstatat@plt+0x2d88>
  404120:	mov	w8, #0x61                  	// #97
  404124:	sturb	w8, [x29, #-120]
  404128:	b	4041dc <__fxstatat@plt+0x26fc>
  40412c:	mov	w8, #0x62                  	// #98
  404130:	sturb	w8, [x29, #-120]
  404134:	b	4041dc <__fxstatat@plt+0x26fc>
  404138:	mov	w8, #0x66                  	// #102
  40413c:	sturb	w8, [x29, #-120]
  404140:	b	4041dc <__fxstatat@plt+0x26fc>
  404144:	mov	w8, #0x6e                  	// #110
  404148:	sturb	w8, [x29, #-120]
  40414c:	b	4041c0 <__fxstatat@plt+0x26e0>
  404150:	mov	w8, #0x72                  	// #114
  404154:	sturb	w8, [x29, #-120]
  404158:	b	4041c0 <__fxstatat@plt+0x26e0>
  40415c:	mov	w8, #0x74                  	// #116
  404160:	sturb	w8, [x29, #-120]
  404164:	b	4041c0 <__fxstatat@plt+0x26e0>
  404168:	mov	w8, #0x76                  	// #118
  40416c:	sturb	w8, [x29, #-120]
  404170:	b	4041dc <__fxstatat@plt+0x26fc>
  404174:	ldurb	w8, [x29, #-119]
  404178:	sturb	w8, [x29, #-120]
  40417c:	ldur	w8, [x29, #-44]
  404180:	cmp	w8, #0x2
  404184:	b.ne	40419c <__fxstatat@plt+0x26bc>  // b.any
  404188:	ldurb	w8, [x29, #-115]
  40418c:	tbnz	w8, #0, 404194 <__fxstatat@plt+0x26b4>
  404190:	b	404198 <__fxstatat@plt+0x26b8>
  404194:	b	404bd0 <__fxstatat@plt+0x30f0>
  404198:	b	4049cc <__fxstatat@plt+0x2eec>
  40419c:	ldurb	w8, [x29, #-113]
  4041a0:	tbnz	w8, #0, 4041a8 <__fxstatat@plt+0x26c8>
  4041a4:	b	4041c0 <__fxstatat@plt+0x26e0>
  4041a8:	ldurb	w8, [x29, #-115]
  4041ac:	tbnz	w8, #0, 4041b4 <__fxstatat@plt+0x26d4>
  4041b0:	b	4041c0 <__fxstatat@plt+0x26e0>
  4041b4:	ldur	x8, [x29, #-112]
  4041b8:	cbz	x8, 4041c0 <__fxstatat@plt+0x26e0>
  4041bc:	b	4049cc <__fxstatat@plt+0x2eec>
  4041c0:	ldur	w8, [x29, #-44]
  4041c4:	cmp	w8, #0x2
  4041c8:	b.ne	4041dc <__fxstatat@plt+0x26fc>  // b.any
  4041cc:	ldurb	w8, [x29, #-115]
  4041d0:	tbnz	w8, #0, 4041d8 <__fxstatat@plt+0x26f8>
  4041d4:	b	4041dc <__fxstatat@plt+0x26fc>
  4041d8:	b	404bd0 <__fxstatat@plt+0x30f0>
  4041dc:	ldurb	w8, [x29, #-113]
  4041e0:	tbnz	w8, #0, 4041e8 <__fxstatat@plt+0x2708>
  4041e4:	b	4041f4 <__fxstatat@plt+0x2714>
  4041e8:	ldurb	w8, [x29, #-120]
  4041ec:	sturb	w8, [x29, #-119]
  4041f0:	b	4048d8 <__fxstatat@plt+0x2df8>
  4041f4:	b	404868 <__fxstatat@plt+0x2d88>
  4041f8:	ldur	x8, [x29, #-40]
  4041fc:	mov	x9, #0xffffffffffffffff    	// #-1
  404200:	cmp	x8, x9
  404204:	b.ne	404218 <__fxstatat@plt+0x2738>  // b.any
  404208:	ldur	x8, [x29, #-32]
  40420c:	ldrb	w9, [x8, #1]
  404210:	cbz	w9, 404228 <__fxstatat@plt+0x2748>
  404214:	b	404224 <__fxstatat@plt+0x2744>
  404218:	ldur	x8, [x29, #-40]
  40421c:	cmp	x8, #0x1
  404220:	b.eq	404228 <__fxstatat@plt+0x2748>  // b.none
  404224:	b	404868 <__fxstatat@plt+0x2d88>
  404228:	ldur	x8, [x29, #-80]
  40422c:	cbz	x8, 404234 <__fxstatat@plt+0x2754>
  404230:	b	404868 <__fxstatat@plt+0x2d88>
  404234:	mov	w8, #0x1                   	// #1
  404238:	sturb	w8, [x29, #-123]
  40423c:	ldur	w8, [x29, #-44]
  404240:	cmp	w8, #0x2
  404244:	b.ne	404258 <__fxstatat@plt+0x2778>  // b.any
  404248:	ldurb	w8, [x29, #-115]
  40424c:	tbnz	w8, #0, 404254 <__fxstatat@plt+0x2774>
  404250:	b	404258 <__fxstatat@plt+0x2778>
  404254:	b	404bd0 <__fxstatat@plt+0x30f0>
  404258:	b	404868 <__fxstatat@plt+0x2d88>
  40425c:	mov	w8, #0x1                   	// #1
  404260:	sturb	w8, [x29, #-117]
  404264:	sturb	w8, [x29, #-123]
  404268:	ldur	w8, [x29, #-44]
  40426c:	cmp	w8, #0x2
  404270:	b.ne	404338 <__fxstatat@plt+0x2858>  // b.any
  404274:	ldurb	w8, [x29, #-115]
  404278:	tbnz	w8, #0, 404280 <__fxstatat@plt+0x27a0>
  40427c:	b	404284 <__fxstatat@plt+0x27a4>
  404280:	b	404bd0 <__fxstatat@plt+0x30f0>
  404284:	ldur	x8, [x29, #-24]
  404288:	cbz	x8, 4042a0 <__fxstatat@plt+0x27c0>
  40428c:	ldur	x8, [x29, #-96]
  404290:	cbnz	x8, 4042a0 <__fxstatat@plt+0x27c0>
  404294:	ldur	x8, [x29, #-24]
  404298:	stur	x8, [x29, #-96]
  40429c:	stur	xzr, [x29, #-24]
  4042a0:	ldur	x8, [x29, #-88]
  4042a4:	ldur	x9, [x29, #-24]
  4042a8:	cmp	x8, x9
  4042ac:	b.cs	4042c4 <__fxstatat@plt+0x27e4>  // b.hs, b.nlast
  4042b0:	ldur	x8, [x29, #-16]
  4042b4:	ldur	x9, [x29, #-88]
  4042b8:	add	x8, x8, x9
  4042bc:	mov	w10, #0x27                  	// #39
  4042c0:	strb	w10, [x8]
  4042c4:	ldur	x8, [x29, #-88]
  4042c8:	add	x8, x8, #0x1
  4042cc:	stur	x8, [x29, #-88]
  4042d0:	ldur	x8, [x29, #-88]
  4042d4:	ldur	x9, [x29, #-24]
  4042d8:	cmp	x8, x9
  4042dc:	b.cs	4042f4 <__fxstatat@plt+0x2814>  // b.hs, b.nlast
  4042e0:	ldur	x8, [x29, #-16]
  4042e4:	ldur	x9, [x29, #-88]
  4042e8:	add	x8, x8, x9
  4042ec:	mov	w10, #0x5c                  	// #92
  4042f0:	strb	w10, [x8]
  4042f4:	ldur	x8, [x29, #-88]
  4042f8:	add	x8, x8, #0x1
  4042fc:	stur	x8, [x29, #-88]
  404300:	ldur	x8, [x29, #-88]
  404304:	ldur	x9, [x29, #-24]
  404308:	cmp	x8, x9
  40430c:	b.cs	404324 <__fxstatat@plt+0x2844>  // b.hs, b.nlast
  404310:	ldur	x8, [x29, #-16]
  404314:	ldur	x9, [x29, #-88]
  404318:	add	x8, x8, x9
  40431c:	mov	w10, #0x27                  	// #39
  404320:	strb	w10, [x8]
  404324:	ldur	x8, [x29, #-88]
  404328:	add	x8, x8, #0x1
  40432c:	stur	x8, [x29, #-88]
  404330:	mov	w8, #0x0                   	// #0
  404334:	sturb	w8, [x29, #-116]
  404338:	b	404868 <__fxstatat@plt+0x2d88>
  40433c:	mov	w8, #0x1                   	// #1
  404340:	sturb	w8, [x29, #-123]
  404344:	b	404868 <__fxstatat@plt+0x2d88>
  404348:	ldurb	w8, [x29, #-114]
  40434c:	tbnz	w8, #0, 404354 <__fxstatat@plt+0x2874>
  404350:	b	404380 <__fxstatat@plt+0x28a0>
  404354:	mov	x8, #0x1                   	// #1
  404358:	str	x8, [sp, #136]
  40435c:	bl	401950 <__ctype_b_loc@plt>
  404360:	ldr	x8, [x0]
  404364:	ldurb	w9, [x29, #-119]
  404368:	ldrh	w9, [x8, w9, sxtw #1]
  40436c:	tst	w9, #0x4000
  404370:	cset	w9, ne  // ne = any
  404374:	and	w9, w9, #0x1
  404378:	strb	w9, [sp, #135]
  40437c:	b	40456c <__fxstatat@plt+0x2a8c>
  404380:	str	xzr, [sp, #120]
  404384:	str	xzr, [sp, #136]
  404388:	mov	w8, #0x1                   	// #1
  40438c:	strb	w8, [sp, #135]
  404390:	ldur	x9, [x29, #-40]
  404394:	mov	x10, #0xffffffffffffffff    	// #-1
  404398:	cmp	x9, x10
  40439c:	b.ne	4043ac <__fxstatat@plt+0x28cc>  // b.any
  4043a0:	ldur	x0, [x29, #-32]
  4043a4:	bl	401710 <strlen@plt>
  4043a8:	stur	x0, [x29, #-40]
  4043ac:	ldur	x8, [x29, #-32]
  4043b0:	ldur	x9, [x29, #-80]
  4043b4:	ldr	x10, [sp, #136]
  4043b8:	add	x9, x9, x10
  4043bc:	add	x1, x8, x9
  4043c0:	ldur	x8, [x29, #-40]
  4043c4:	ldur	x9, [x29, #-80]
  4043c8:	ldr	x10, [sp, #136]
  4043cc:	add	x9, x9, x10
  4043d0:	subs	x2, x8, x9
  4043d4:	add	x0, sp, #0x74
  4043d8:	add	x3, sp, #0x78
  4043dc:	bl	40a2c0 <__fxstatat@plt+0x87e0>
  4043e0:	str	x0, [sp, #104]
  4043e4:	ldr	x8, [sp, #104]
  4043e8:	cbnz	x8, 4043f0 <__fxstatat@plt+0x2910>
  4043ec:	b	40456c <__fxstatat@plt+0x2a8c>
  4043f0:	ldr	x8, [sp, #104]
  4043f4:	mov	x9, #0xffffffffffffffff    	// #-1
  4043f8:	cmp	x8, x9
  4043fc:	b.ne	40440c <__fxstatat@plt+0x292c>  // b.any
  404400:	mov	w8, #0x0                   	// #0
  404404:	strb	w8, [sp, #135]
  404408:	b	40456c <__fxstatat@plt+0x2a8c>
  40440c:	ldr	x8, [sp, #104]
  404410:	mov	x9, #0xfffffffffffffffe    	// #-2
  404414:	cmp	x8, x9
  404418:	b.ne	404484 <__fxstatat@plt+0x29a4>  // b.any
  40441c:	mov	w8, #0x0                   	// #0
  404420:	strb	w8, [sp, #135]
  404424:	ldur	x8, [x29, #-80]
  404428:	ldr	x9, [sp, #136]
  40442c:	add	x8, x8, x9
  404430:	ldur	x9, [x29, #-40]
  404434:	mov	w10, #0x0                   	// #0
  404438:	cmp	x8, x9
  40443c:	str	w10, [sp, #20]
  404440:	b.cs	404464 <__fxstatat@plt+0x2984>  // b.hs, b.nlast
  404444:	ldur	x8, [x29, #-32]
  404448:	ldur	x9, [x29, #-80]
  40444c:	ldr	x10, [sp, #136]
  404450:	add	x9, x9, x10
  404454:	ldrb	w11, [x8, x9]
  404458:	cmp	w11, #0x0
  40445c:	cset	w11, ne  // ne = any
  404460:	str	w11, [sp, #20]
  404464:	ldr	w8, [sp, #20]
  404468:	tbnz	w8, #0, 404470 <__fxstatat@plt+0x2990>
  40446c:	b	404480 <__fxstatat@plt+0x29a0>
  404470:	ldr	x8, [sp, #136]
  404474:	add	x8, x8, #0x1
  404478:	str	x8, [sp, #136]
  40447c:	b	404424 <__fxstatat@plt+0x2944>
  404480:	b	40456c <__fxstatat@plt+0x2a8c>
  404484:	ldurb	w8, [x29, #-115]
  404488:	tbnz	w8, #0, 404490 <__fxstatat@plt+0x29b0>
  40448c:	b	404530 <__fxstatat@plt+0x2a50>
  404490:	ldur	w8, [x29, #-44]
  404494:	cmp	w8, #0x2
  404498:	b.ne	404530 <__fxstatat@plt+0x2a50>  // b.any
  40449c:	mov	x8, #0x1                   	// #1
  4044a0:	str	x8, [sp, #96]
  4044a4:	ldr	x8, [sp, #96]
  4044a8:	ldr	x9, [sp, #104]
  4044ac:	cmp	x8, x9
  4044b0:	b.cs	404530 <__fxstatat@plt+0x2a50>  // b.hs, b.nlast
  4044b4:	ldur	x8, [x29, #-32]
  4044b8:	ldur	x9, [x29, #-80]
  4044bc:	ldr	x10, [sp, #136]
  4044c0:	add	x9, x9, x10
  4044c4:	ldr	x10, [sp, #96]
  4044c8:	add	x9, x9, x10
  4044cc:	ldrb	w11, [x8, x9]
  4044d0:	subs	w12, w11, #0x5b
  4044d4:	cmp	w12, #0x1
  4044d8:	str	w11, [sp, #16]
  4044dc:	b.ls	40451c <__fxstatat@plt+0x2a3c>  // b.plast
  4044e0:	b	4044e4 <__fxstatat@plt+0x2a04>
  4044e4:	ldr	w8, [sp, #16]
  4044e8:	cmp	w8, #0x5e
  4044ec:	b.eq	40451c <__fxstatat@plt+0x2a3c>  // b.none
  4044f0:	b	4044f4 <__fxstatat@plt+0x2a14>
  4044f4:	ldr	w8, [sp, #16]
  4044f8:	cmp	w8, #0x60
  4044fc:	b.eq	40451c <__fxstatat@plt+0x2a3c>  // b.none
  404500:	b	404504 <__fxstatat@plt+0x2a24>
  404504:	ldr	w8, [sp, #16]
  404508:	cmp	w8, #0x7c
  40450c:	cset	w9, eq  // eq = none
  404510:	eor	w9, w9, #0x1
  404514:	tbnz	w9, #0, 404520 <__fxstatat@plt+0x2a40>
  404518:	b	40451c <__fxstatat@plt+0x2a3c>
  40451c:	b	404bd0 <__fxstatat@plt+0x30f0>
  404520:	ldr	x8, [sp, #96]
  404524:	add	x8, x8, #0x1
  404528:	str	x8, [sp, #96]
  40452c:	b	4044a4 <__fxstatat@plt+0x29c4>
  404530:	ldr	w0, [sp, #116]
  404534:	bl	401a50 <iswprint@plt>
  404538:	cbnz	w0, 404544 <__fxstatat@plt+0x2a64>
  40453c:	mov	w8, #0x0                   	// #0
  404540:	strb	w8, [sp, #135]
  404544:	ldr	x8, [sp, #104]
  404548:	ldr	x9, [sp, #136]
  40454c:	add	x8, x9, x8
  404550:	str	x8, [sp, #136]
  404554:	add	x0, sp, #0x78
  404558:	bl	4018f0 <mbsinit@plt>
  40455c:	cmp	w0, #0x0
  404560:	cset	w8, ne  // ne = any
  404564:	eor	w8, w8, #0x1
  404568:	tbnz	w8, #0, 4043ac <__fxstatat@plt+0x28cc>
  40456c:	ldrb	w8, [sp, #135]
  404570:	and	w8, w8, #0x1
  404574:	sturb	w8, [x29, #-123]
  404578:	ldr	x9, [sp, #136]
  40457c:	mov	x10, #0x1                   	// #1
  404580:	cmp	x10, x9
  404584:	b.cc	40459c <__fxstatat@plt+0x2abc>  // b.lo, b.ul, b.last
  404588:	ldurb	w8, [x29, #-113]
  40458c:	tbnz	w8, #0, 404594 <__fxstatat@plt+0x2ab4>
  404590:	b	404868 <__fxstatat@plt+0x2d88>
  404594:	ldrb	w8, [sp, #135]
  404598:	tbnz	w8, #0, 404868 <__fxstatat@plt+0x2d88>
  40459c:	ldur	x8, [x29, #-80]
  4045a0:	ldr	x9, [sp, #136]
  4045a4:	add	x8, x8, x9
  4045a8:	str	x8, [sp, #88]
  4045ac:	ldurb	w8, [x29, #-113]
  4045b0:	tbnz	w8, #0, 4045b8 <__fxstatat@plt+0x2ad8>
  4045b4:	b	40473c <__fxstatat@plt+0x2c5c>
  4045b8:	ldrb	w8, [sp, #135]
  4045bc:	tbnz	w8, #0, 40473c <__fxstatat@plt+0x2c5c>
  4045c0:	ldurb	w8, [x29, #-115]
  4045c4:	tbnz	w8, #0, 4045cc <__fxstatat@plt+0x2aec>
  4045c8:	b	4045d0 <__fxstatat@plt+0x2af0>
  4045cc:	b	404bd0 <__fxstatat@plt+0x30f0>
  4045d0:	mov	w8, #0x1                   	// #1
  4045d4:	sturb	w8, [x29, #-122]
  4045d8:	ldur	w8, [x29, #-44]
  4045dc:	cmp	w8, #0x2
  4045e0:	b.ne	404684 <__fxstatat@plt+0x2ba4>  // b.any
  4045e4:	ldurb	w8, [x29, #-116]
  4045e8:	tbnz	w8, #0, 404684 <__fxstatat@plt+0x2ba4>
  4045ec:	ldur	x8, [x29, #-88]
  4045f0:	ldur	x9, [x29, #-24]
  4045f4:	cmp	x8, x9
  4045f8:	b.cs	404610 <__fxstatat@plt+0x2b30>  // b.hs, b.nlast
  4045fc:	ldur	x8, [x29, #-16]
  404600:	ldur	x9, [x29, #-88]
  404604:	add	x8, x8, x9
  404608:	mov	w10, #0x27                  	// #39
  40460c:	strb	w10, [x8]
  404610:	ldur	x8, [x29, #-88]
  404614:	add	x8, x8, #0x1
  404618:	stur	x8, [x29, #-88]
  40461c:	ldur	x8, [x29, #-88]
  404620:	ldur	x9, [x29, #-24]
  404624:	cmp	x8, x9
  404628:	b.cs	404640 <__fxstatat@plt+0x2b60>  // b.hs, b.nlast
  40462c:	ldur	x8, [x29, #-16]
  404630:	ldur	x9, [x29, #-88]
  404634:	add	x8, x8, x9
  404638:	mov	w10, #0x24                  	// #36
  40463c:	strb	w10, [x8]
  404640:	ldur	x8, [x29, #-88]
  404644:	add	x8, x8, #0x1
  404648:	stur	x8, [x29, #-88]
  40464c:	ldur	x8, [x29, #-88]
  404650:	ldur	x9, [x29, #-24]
  404654:	cmp	x8, x9
  404658:	b.cs	404670 <__fxstatat@plt+0x2b90>  // b.hs, b.nlast
  40465c:	ldur	x8, [x29, #-16]
  404660:	ldur	x9, [x29, #-88]
  404664:	add	x8, x8, x9
  404668:	mov	w10, #0x27                  	// #39
  40466c:	strb	w10, [x8]
  404670:	ldur	x8, [x29, #-88]
  404674:	add	x8, x8, #0x1
  404678:	stur	x8, [x29, #-88]
  40467c:	mov	w8, #0x1                   	// #1
  404680:	sturb	w8, [x29, #-116]
  404684:	ldur	x8, [x29, #-88]
  404688:	ldur	x9, [x29, #-24]
  40468c:	cmp	x8, x9
  404690:	b.cs	4046a8 <__fxstatat@plt+0x2bc8>  // b.hs, b.nlast
  404694:	ldur	x8, [x29, #-16]
  404698:	ldur	x9, [x29, #-88]
  40469c:	add	x8, x8, x9
  4046a0:	mov	w10, #0x5c                  	// #92
  4046a4:	strb	w10, [x8]
  4046a8:	ldur	x8, [x29, #-88]
  4046ac:	add	x8, x8, #0x1
  4046b0:	stur	x8, [x29, #-88]
  4046b4:	ldur	x8, [x29, #-88]
  4046b8:	ldur	x9, [x29, #-24]
  4046bc:	cmp	x8, x9
  4046c0:	b.cs	4046e0 <__fxstatat@plt+0x2c00>  // b.hs, b.nlast
  4046c4:	ldurb	w8, [x29, #-119]
  4046c8:	asr	w8, w8, #6
  4046cc:	add	w8, w8, #0x30
  4046d0:	ldur	x9, [x29, #-16]
  4046d4:	ldur	x10, [x29, #-88]
  4046d8:	add	x9, x9, x10
  4046dc:	strb	w8, [x9]
  4046e0:	ldur	x8, [x29, #-88]
  4046e4:	add	x8, x8, #0x1
  4046e8:	stur	x8, [x29, #-88]
  4046ec:	ldur	x8, [x29, #-88]
  4046f0:	ldur	x9, [x29, #-24]
  4046f4:	cmp	x8, x9
  4046f8:	b.cs	40471c <__fxstatat@plt+0x2c3c>  // b.hs, b.nlast
  4046fc:	ldurb	w8, [x29, #-119]
  404700:	asr	w8, w8, #3
  404704:	and	w8, w8, #0x7
  404708:	add	w8, w8, #0x30
  40470c:	ldur	x9, [x29, #-16]
  404710:	ldur	x10, [x29, #-88]
  404714:	add	x9, x9, x10
  404718:	strb	w8, [x9]
  40471c:	ldur	x8, [x29, #-88]
  404720:	add	x8, x8, #0x1
  404724:	stur	x8, [x29, #-88]
  404728:	ldurb	w8, [x29, #-119]
  40472c:	and	w8, w8, #0x7
  404730:	add	w8, w8, #0x30
  404734:	sturb	w8, [x29, #-119]
  404738:	b	404780 <__fxstatat@plt+0x2ca0>
  40473c:	ldurb	w8, [x29, #-121]
  404740:	tbnz	w8, #0, 404748 <__fxstatat@plt+0x2c68>
  404744:	b	404780 <__fxstatat@plt+0x2ca0>
  404748:	ldur	x8, [x29, #-88]
  40474c:	ldur	x9, [x29, #-24]
  404750:	cmp	x8, x9
  404754:	b.cs	40476c <__fxstatat@plt+0x2c8c>  // b.hs, b.nlast
  404758:	ldur	x8, [x29, #-16]
  40475c:	ldur	x9, [x29, #-88]
  404760:	add	x8, x8, x9
  404764:	mov	w10, #0x5c                  	// #92
  404768:	strb	w10, [x8]
  40476c:	ldur	x8, [x29, #-88]
  404770:	add	x8, x8, #0x1
  404774:	stur	x8, [x29, #-88]
  404778:	mov	w8, #0x0                   	// #0
  40477c:	sturb	w8, [x29, #-121]
  404780:	ldr	x8, [sp, #88]
  404784:	ldur	x9, [x29, #-80]
  404788:	add	x9, x9, #0x1
  40478c:	cmp	x8, x9
  404790:	b.hi	404798 <__fxstatat@plt+0x2cb8>  // b.pmore
  404794:	b	404864 <__fxstatat@plt+0x2d84>
  404798:	ldurb	w8, [x29, #-116]
  40479c:	tbnz	w8, #0, 4047a4 <__fxstatat@plt+0x2cc4>
  4047a0:	b	404814 <__fxstatat@plt+0x2d34>
  4047a4:	ldurb	w8, [x29, #-122]
  4047a8:	tbnz	w8, #0, 404814 <__fxstatat@plt+0x2d34>
  4047ac:	ldur	x8, [x29, #-88]
  4047b0:	ldur	x9, [x29, #-24]
  4047b4:	cmp	x8, x9
  4047b8:	b.cs	4047d0 <__fxstatat@plt+0x2cf0>  // b.hs, b.nlast
  4047bc:	ldur	x8, [x29, #-16]
  4047c0:	ldur	x9, [x29, #-88]
  4047c4:	add	x8, x8, x9
  4047c8:	mov	w10, #0x27                  	// #39
  4047cc:	strb	w10, [x8]
  4047d0:	ldur	x8, [x29, #-88]
  4047d4:	add	x8, x8, #0x1
  4047d8:	stur	x8, [x29, #-88]
  4047dc:	ldur	x8, [x29, #-88]
  4047e0:	ldur	x9, [x29, #-24]
  4047e4:	cmp	x8, x9
  4047e8:	b.cs	404800 <__fxstatat@plt+0x2d20>  // b.hs, b.nlast
  4047ec:	ldur	x8, [x29, #-16]
  4047f0:	ldur	x9, [x29, #-88]
  4047f4:	add	x8, x8, x9
  4047f8:	mov	w10, #0x27                  	// #39
  4047fc:	strb	w10, [x8]
  404800:	ldur	x8, [x29, #-88]
  404804:	add	x8, x8, #0x1
  404808:	stur	x8, [x29, #-88]
  40480c:	mov	w8, #0x0                   	// #0
  404810:	sturb	w8, [x29, #-116]
  404814:	ldur	x8, [x29, #-88]
  404818:	ldur	x9, [x29, #-24]
  40481c:	cmp	x8, x9
  404820:	b.cs	404838 <__fxstatat@plt+0x2d58>  // b.hs, b.nlast
  404824:	ldurb	w8, [x29, #-119]
  404828:	ldur	x9, [x29, #-16]
  40482c:	ldur	x10, [x29, #-88]
  404830:	add	x9, x9, x10
  404834:	strb	w8, [x9]
  404838:	ldur	x8, [x29, #-88]
  40483c:	add	x8, x8, #0x1
  404840:	stur	x8, [x29, #-88]
  404844:	ldur	x8, [x29, #-32]
  404848:	ldur	x9, [x29, #-80]
  40484c:	add	x9, x9, #0x1
  404850:	stur	x9, [x29, #-80]
  404854:	add	x8, x8, x9
  404858:	ldrb	w10, [x8]
  40485c:	sturb	w10, [x29, #-119]
  404860:	b	4045ac <__fxstatat@plt+0x2acc>
  404864:	b	4049cc <__fxstatat@plt+0x2eec>
  404868:	ldurb	w8, [x29, #-113]
  40486c:	tbnz	w8, #0, 404874 <__fxstatat@plt+0x2d94>
  404870:	b	404880 <__fxstatat@plt+0x2da0>
  404874:	ldur	w8, [x29, #-44]
  404878:	cmp	w8, #0x2
  40487c:	b.ne	40488c <__fxstatat@plt+0x2dac>  // b.any
  404880:	ldurb	w8, [x29, #-115]
  404884:	tbnz	w8, #0, 40488c <__fxstatat@plt+0x2dac>
  404888:	b	4048cc <__fxstatat@plt+0x2dec>
  40488c:	ldur	x8, [x29, #-56]
  404890:	cbz	x8, 4048cc <__fxstatat@plt+0x2dec>
  404894:	ldur	x8, [x29, #-56]
  404898:	ldurb	w9, [x29, #-119]
  40489c:	mov	w10, w9
  4048a0:	mov	x11, #0x20                  	// #32
  4048a4:	udiv	x10, x10, x11
  4048a8:	ldr	w9, [x8, x10, lsl #2]
  4048ac:	ldurb	w12, [x29, #-119]
  4048b0:	mov	w8, w12
  4048b4:	udiv	x10, x8, x11
  4048b8:	mul	x10, x10, x11
  4048bc:	subs	x8, x8, x10
  4048c0:	lsr	w8, w9, w8
  4048c4:	and	w8, w8, #0x1
  4048c8:	cbnz	w8, 4048d8 <__fxstatat@plt+0x2df8>
  4048cc:	ldurb	w8, [x29, #-121]
  4048d0:	tbnz	w8, #0, 4048d8 <__fxstatat@plt+0x2df8>
  4048d4:	b	4049cc <__fxstatat@plt+0x2eec>
  4048d8:	ldurb	w8, [x29, #-115]
  4048dc:	tbnz	w8, #0, 4048e4 <__fxstatat@plt+0x2e04>
  4048e0:	b	4048e8 <__fxstatat@plt+0x2e08>
  4048e4:	b	404bd0 <__fxstatat@plt+0x30f0>
  4048e8:	mov	w8, #0x1                   	// #1
  4048ec:	sturb	w8, [x29, #-122]
  4048f0:	ldur	w8, [x29, #-44]
  4048f4:	cmp	w8, #0x2
  4048f8:	b.ne	40499c <__fxstatat@plt+0x2ebc>  // b.any
  4048fc:	ldurb	w8, [x29, #-116]
  404900:	tbnz	w8, #0, 40499c <__fxstatat@plt+0x2ebc>
  404904:	ldur	x8, [x29, #-88]
  404908:	ldur	x9, [x29, #-24]
  40490c:	cmp	x8, x9
  404910:	b.cs	404928 <__fxstatat@plt+0x2e48>  // b.hs, b.nlast
  404914:	ldur	x8, [x29, #-16]
  404918:	ldur	x9, [x29, #-88]
  40491c:	add	x8, x8, x9
  404920:	mov	w10, #0x27                  	// #39
  404924:	strb	w10, [x8]
  404928:	ldur	x8, [x29, #-88]
  40492c:	add	x8, x8, #0x1
  404930:	stur	x8, [x29, #-88]
  404934:	ldur	x8, [x29, #-88]
  404938:	ldur	x9, [x29, #-24]
  40493c:	cmp	x8, x9
  404940:	b.cs	404958 <__fxstatat@plt+0x2e78>  // b.hs, b.nlast
  404944:	ldur	x8, [x29, #-16]
  404948:	ldur	x9, [x29, #-88]
  40494c:	add	x8, x8, x9
  404950:	mov	w10, #0x24                  	// #36
  404954:	strb	w10, [x8]
  404958:	ldur	x8, [x29, #-88]
  40495c:	add	x8, x8, #0x1
  404960:	stur	x8, [x29, #-88]
  404964:	ldur	x8, [x29, #-88]
  404968:	ldur	x9, [x29, #-24]
  40496c:	cmp	x8, x9
  404970:	b.cs	404988 <__fxstatat@plt+0x2ea8>  // b.hs, b.nlast
  404974:	ldur	x8, [x29, #-16]
  404978:	ldur	x9, [x29, #-88]
  40497c:	add	x8, x8, x9
  404980:	mov	w10, #0x27                  	// #39
  404984:	strb	w10, [x8]
  404988:	ldur	x8, [x29, #-88]
  40498c:	add	x8, x8, #0x1
  404990:	stur	x8, [x29, #-88]
  404994:	mov	w8, #0x1                   	// #1
  404998:	sturb	w8, [x29, #-116]
  40499c:	ldur	x8, [x29, #-88]
  4049a0:	ldur	x9, [x29, #-24]
  4049a4:	cmp	x8, x9
  4049a8:	b.cs	4049c0 <__fxstatat@plt+0x2ee0>  // b.hs, b.nlast
  4049ac:	ldur	x8, [x29, #-16]
  4049b0:	ldur	x9, [x29, #-88]
  4049b4:	add	x8, x8, x9
  4049b8:	mov	w10, #0x5c                  	// #92
  4049bc:	strb	w10, [x8]
  4049c0:	ldur	x8, [x29, #-88]
  4049c4:	add	x8, x8, #0x1
  4049c8:	stur	x8, [x29, #-88]
  4049cc:	ldurb	w8, [x29, #-116]
  4049d0:	tbnz	w8, #0, 4049d8 <__fxstatat@plt+0x2ef8>
  4049d4:	b	404a48 <__fxstatat@plt+0x2f68>
  4049d8:	ldurb	w8, [x29, #-122]
  4049dc:	tbnz	w8, #0, 404a48 <__fxstatat@plt+0x2f68>
  4049e0:	ldur	x8, [x29, #-88]
  4049e4:	ldur	x9, [x29, #-24]
  4049e8:	cmp	x8, x9
  4049ec:	b.cs	404a04 <__fxstatat@plt+0x2f24>  // b.hs, b.nlast
  4049f0:	ldur	x8, [x29, #-16]
  4049f4:	ldur	x9, [x29, #-88]
  4049f8:	add	x8, x8, x9
  4049fc:	mov	w10, #0x27                  	// #39
  404a00:	strb	w10, [x8]
  404a04:	ldur	x8, [x29, #-88]
  404a08:	add	x8, x8, #0x1
  404a0c:	stur	x8, [x29, #-88]
  404a10:	ldur	x8, [x29, #-88]
  404a14:	ldur	x9, [x29, #-24]
  404a18:	cmp	x8, x9
  404a1c:	b.cs	404a34 <__fxstatat@plt+0x2f54>  // b.hs, b.nlast
  404a20:	ldur	x8, [x29, #-16]
  404a24:	ldur	x9, [x29, #-88]
  404a28:	add	x8, x8, x9
  404a2c:	mov	w10, #0x27                  	// #39
  404a30:	strb	w10, [x8]
  404a34:	ldur	x8, [x29, #-88]
  404a38:	add	x8, x8, #0x1
  404a3c:	stur	x8, [x29, #-88]
  404a40:	mov	w8, #0x0                   	// #0
  404a44:	sturb	w8, [x29, #-116]
  404a48:	ldur	x8, [x29, #-88]
  404a4c:	ldur	x9, [x29, #-24]
  404a50:	cmp	x8, x9
  404a54:	b.cs	404a6c <__fxstatat@plt+0x2f8c>  // b.hs, b.nlast
  404a58:	ldurb	w8, [x29, #-119]
  404a5c:	ldur	x9, [x29, #-16]
  404a60:	ldur	x10, [x29, #-88]
  404a64:	add	x9, x9, x10
  404a68:	strb	w8, [x9]
  404a6c:	ldur	x8, [x29, #-88]
  404a70:	add	x8, x8, #0x1
  404a74:	stur	x8, [x29, #-88]
  404a78:	ldurb	w8, [x29, #-123]
  404a7c:	tbnz	w8, #0, 404a88 <__fxstatat@plt+0x2fa8>
  404a80:	mov	w8, #0x0                   	// #0
  404a84:	sturb	w8, [x29, #-118]
  404a88:	ldur	x8, [x29, #-80]
  404a8c:	add	x8, x8, #0x1
  404a90:	stur	x8, [x29, #-80]
  404a94:	b	403c04 <__fxstatat@plt+0x2124>
  404a98:	ldur	x8, [x29, #-88]
  404a9c:	cbnz	x8, 404abc <__fxstatat@plt+0x2fdc>
  404aa0:	ldur	w8, [x29, #-44]
  404aa4:	cmp	w8, #0x2
  404aa8:	b.ne	404abc <__fxstatat@plt+0x2fdc>  // b.any
  404aac:	ldurb	w8, [x29, #-115]
  404ab0:	tbnz	w8, #0, 404ab8 <__fxstatat@plt+0x2fd8>
  404ab4:	b	404abc <__fxstatat@plt+0x2fdc>
  404ab8:	b	404bd0 <__fxstatat@plt+0x30f0>
  404abc:	ldur	w8, [x29, #-44]
  404ac0:	cmp	w8, #0x2
  404ac4:	b.ne	404b40 <__fxstatat@plt+0x3060>  // b.any
  404ac8:	ldurb	w8, [x29, #-115]
  404acc:	tbnz	w8, #0, 404b40 <__fxstatat@plt+0x3060>
  404ad0:	ldurb	w8, [x29, #-117]
  404ad4:	tbnz	w8, #0, 404adc <__fxstatat@plt+0x2ffc>
  404ad8:	b	404b40 <__fxstatat@plt+0x3060>
  404adc:	ldurb	w8, [x29, #-118]
  404ae0:	tbnz	w8, #0, 404ae8 <__fxstatat@plt+0x3008>
  404ae4:	b	404b20 <__fxstatat@plt+0x3040>
  404ae8:	ldur	x0, [x29, #-16]
  404aec:	ldur	x1, [x29, #-96]
  404af0:	ldur	x2, [x29, #-32]
  404af4:	ldur	x3, [x29, #-40]
  404af8:	ldur	w5, [x29, #-48]
  404afc:	ldur	x6, [x29, #-56]
  404b00:	ldur	x7, [x29, #-64]
  404b04:	ldur	x8, [x29, #-72]
  404b08:	mov	w4, #0x5                   	// #5
  404b0c:	mov	x9, sp
  404b10:	str	x8, [x9]
  404b14:	bl	40396c <__fxstatat@plt+0x1e8c>
  404b18:	stur	x0, [x29, #-8]
  404b1c:	b	404c2c <__fxstatat@plt+0x314c>
  404b20:	ldur	x8, [x29, #-24]
  404b24:	cbnz	x8, 404b40 <__fxstatat@plt+0x3060>
  404b28:	ldur	x8, [x29, #-96]
  404b2c:	cbz	x8, 404b40 <__fxstatat@plt+0x3060>
  404b30:	ldur	x8, [x29, #-96]
  404b34:	stur	x8, [x29, #-24]
  404b38:	stur	xzr, [x29, #-88]
  404b3c:	b	403a14 <__fxstatat@plt+0x1f34>
  404b40:	ldur	x8, [x29, #-104]
  404b44:	cbz	x8, 404ba0 <__fxstatat@plt+0x30c0>
  404b48:	ldurb	w8, [x29, #-115]
  404b4c:	tbnz	w8, #0, 404ba0 <__fxstatat@plt+0x30c0>
  404b50:	ldur	x8, [x29, #-104]
  404b54:	ldrb	w9, [x8]
  404b58:	cbz	w9, 404ba0 <__fxstatat@plt+0x30c0>
  404b5c:	ldur	x8, [x29, #-88]
  404b60:	ldur	x9, [x29, #-24]
  404b64:	cmp	x8, x9
  404b68:	b.cs	404b84 <__fxstatat@plt+0x30a4>  // b.hs, b.nlast
  404b6c:	ldur	x8, [x29, #-104]
  404b70:	ldrb	w9, [x8]
  404b74:	ldur	x8, [x29, #-16]
  404b78:	ldur	x10, [x29, #-88]
  404b7c:	add	x8, x8, x10
  404b80:	strb	w9, [x8]
  404b84:	ldur	x8, [x29, #-88]
  404b88:	add	x8, x8, #0x1
  404b8c:	stur	x8, [x29, #-88]
  404b90:	ldur	x8, [x29, #-104]
  404b94:	add	x8, x8, #0x1
  404b98:	stur	x8, [x29, #-104]
  404b9c:	b	404b50 <__fxstatat@plt+0x3070>
  404ba0:	ldur	x8, [x29, #-88]
  404ba4:	ldur	x9, [x29, #-24]
  404ba8:	cmp	x8, x9
  404bac:	b.cs	404bc4 <__fxstatat@plt+0x30e4>  // b.hs, b.nlast
  404bb0:	ldur	x8, [x29, #-16]
  404bb4:	ldur	x9, [x29, #-88]
  404bb8:	add	x8, x8, x9
  404bbc:	mov	w10, #0x0                   	// #0
  404bc0:	strb	w10, [x8]
  404bc4:	ldur	x8, [x29, #-88]
  404bc8:	stur	x8, [x29, #-8]
  404bcc:	b	404c2c <__fxstatat@plt+0x314c>
  404bd0:	ldur	w8, [x29, #-44]
  404bd4:	cmp	w8, #0x2
  404bd8:	b.ne	404bf0 <__fxstatat@plt+0x3110>  // b.any
  404bdc:	ldurb	w8, [x29, #-113]
  404be0:	tbnz	w8, #0, 404be8 <__fxstatat@plt+0x3108>
  404be4:	b	404bf0 <__fxstatat@plt+0x3110>
  404be8:	mov	w8, #0x4                   	// #4
  404bec:	stur	w8, [x29, #-44]
  404bf0:	ldur	x0, [x29, #-16]
  404bf4:	ldur	x1, [x29, #-24]
  404bf8:	ldur	x2, [x29, #-32]
  404bfc:	ldur	x3, [x29, #-40]
  404c00:	ldur	w4, [x29, #-44]
  404c04:	ldur	w8, [x29, #-48]
  404c08:	and	w5, w8, #0xfffffffd
  404c0c:	ldur	x7, [x29, #-64]
  404c10:	ldur	x9, [x29, #-72]
  404c14:	mov	x10, xzr
  404c18:	mov	x6, x10
  404c1c:	mov	x10, sp
  404c20:	str	x9, [x10]
  404c24:	bl	40396c <__fxstatat@plt+0x1e8c>
  404c28:	stur	x0, [x29, #-8]
  404c2c:	ldur	x0, [x29, #-8]
  404c30:	ldr	x28, [sp, #288]
  404c34:	ldp	x29, x30, [sp, #272]
  404c38:	add	sp, sp, #0x130
  404c3c:	ret
  404c40:	sub	sp, sp, #0x30
  404c44:	stp	x29, x30, [sp, #32]
  404c48:	add	x29, sp, #0x20
  404c4c:	mov	x8, xzr
  404c50:	stur	x0, [x29, #-8]
  404c54:	str	x1, [sp, #16]
  404c58:	str	x2, [sp, #8]
  404c5c:	ldur	x0, [x29, #-8]
  404c60:	ldr	x1, [sp, #16]
  404c64:	ldr	x3, [sp, #8]
  404c68:	mov	x2, x8
  404c6c:	bl	404c7c <__fxstatat@plt+0x319c>
  404c70:	ldp	x29, x30, [sp, #32]
  404c74:	add	sp, sp, #0x30
  404c78:	ret
  404c7c:	sub	sp, sp, #0x70
  404c80:	stp	x29, x30, [sp, #96]
  404c84:	add	x29, sp, #0x60
  404c88:	stur	x0, [x29, #-8]
  404c8c:	stur	x1, [x29, #-16]
  404c90:	stur	x2, [x29, #-24]
  404c94:	stur	x3, [x29, #-32]
  404c98:	ldur	x8, [x29, #-32]
  404c9c:	cbz	x8, 404cac <__fxstatat@plt+0x31cc>
  404ca0:	ldur	x8, [x29, #-32]
  404ca4:	str	x8, [sp, #24]
  404ca8:	b	404cb8 <__fxstatat@plt+0x31d8>
  404cac:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  404cb0:	add	x8, x8, #0x330
  404cb4:	str	x8, [sp, #24]
  404cb8:	ldr	x8, [sp, #24]
  404cbc:	stur	x8, [x29, #-40]
  404cc0:	bl	401a90 <__errno_location@plt>
  404cc4:	ldr	w9, [x0]
  404cc8:	stur	w9, [x29, #-44]
  404ccc:	ldur	x8, [x29, #-40]
  404cd0:	ldr	w9, [x8, #4]
  404cd4:	ldur	x8, [x29, #-24]
  404cd8:	mov	x10, xzr
  404cdc:	mov	w11, #0x1                   	// #1
  404ce0:	mov	w12, wzr
  404ce4:	cmp	x8, #0x0
  404ce8:	csel	w11, w12, w11, ne  // ne = any
  404cec:	orr	w9, w9, w11
  404cf0:	str	w9, [sp, #48]
  404cf4:	ldur	x2, [x29, #-8]
  404cf8:	ldur	x3, [x29, #-16]
  404cfc:	ldur	x8, [x29, #-40]
  404d00:	ldr	w4, [x8]
  404d04:	ldr	w5, [sp, #48]
  404d08:	ldur	x8, [x29, #-40]
  404d0c:	add	x6, x8, #0x8
  404d10:	ldur	x8, [x29, #-40]
  404d14:	ldr	x7, [x8, #40]
  404d18:	ldur	x8, [x29, #-40]
  404d1c:	ldr	x8, [x8, #48]
  404d20:	mov	x0, x10
  404d24:	mov	x1, x10
  404d28:	mov	x10, sp
  404d2c:	str	x8, [x10]
  404d30:	bl	40396c <__fxstatat@plt+0x1e8c>
  404d34:	add	x8, x0, #0x1
  404d38:	str	x8, [sp, #40]
  404d3c:	ldr	x0, [sp, #40]
  404d40:	bl	4068f4 <__fxstatat@plt+0x4e14>
  404d44:	str	x0, [sp, #32]
  404d48:	ldr	x0, [sp, #32]
  404d4c:	ldr	x1, [sp, #40]
  404d50:	ldur	x2, [x29, #-8]
  404d54:	ldur	x3, [x29, #-16]
  404d58:	ldur	x8, [x29, #-40]
  404d5c:	ldr	w4, [x8]
  404d60:	ldr	w5, [sp, #48]
  404d64:	ldur	x8, [x29, #-40]
  404d68:	add	x6, x8, #0x8
  404d6c:	ldur	x8, [x29, #-40]
  404d70:	ldr	x7, [x8, #40]
  404d74:	ldur	x8, [x29, #-40]
  404d78:	ldr	x8, [x8, #48]
  404d7c:	mov	x10, sp
  404d80:	str	x8, [x10]
  404d84:	bl	40396c <__fxstatat@plt+0x1e8c>
  404d88:	ldur	w9, [x29, #-44]
  404d8c:	str	w9, [sp, #20]
  404d90:	bl	401a90 <__errno_location@plt>
  404d94:	ldr	w9, [sp, #20]
  404d98:	str	w9, [x0]
  404d9c:	ldur	x8, [x29, #-24]
  404da0:	cbz	x8, 404db4 <__fxstatat@plt+0x32d4>
  404da4:	ldr	x8, [sp, #40]
  404da8:	subs	x8, x8, #0x1
  404dac:	ldur	x9, [x29, #-24]
  404db0:	str	x8, [x9]
  404db4:	ldr	x0, [sp, #32]
  404db8:	ldp	x29, x30, [sp, #96]
  404dbc:	add	sp, sp, #0x70
  404dc0:	ret
  404dc4:	sub	sp, sp, #0x30
  404dc8:	stp	x29, x30, [sp, #32]
  404dcc:	add	x29, sp, #0x20
  404dd0:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  404dd4:	add	x8, x8, #0x238
  404dd8:	mov	w9, #0x1                   	// #1
  404ddc:	adrp	x10, 421000 <__fxstatat@plt+0x1f520>
  404de0:	add	x10, x10, #0x248
  404de4:	ldr	x8, [x8]
  404de8:	stur	x8, [x29, #-8]
  404dec:	stur	w9, [x29, #-12]
  404df0:	str	x10, [sp, #8]
  404df4:	ldur	w8, [x29, #-12]
  404df8:	adrp	x9, 421000 <__fxstatat@plt+0x1f520>
  404dfc:	add	x9, x9, #0x240
  404e00:	ldr	w10, [x9]
  404e04:	cmp	w8, w10
  404e08:	b.ge	404e38 <__fxstatat@plt+0x3358>  // b.tcont
  404e0c:	ldur	x8, [x29, #-8]
  404e10:	ldursw	x9, [x29, #-12]
  404e14:	mov	x10, #0x10                  	// #16
  404e18:	mul	x9, x10, x9
  404e1c:	add	x8, x8, x9
  404e20:	ldr	x0, [x8, #8]
  404e24:	bl	401980 <free@plt>
  404e28:	ldur	w8, [x29, #-12]
  404e2c:	add	w8, w8, #0x1
  404e30:	stur	w8, [x29, #-12]
  404e34:	b	404df4 <__fxstatat@plt+0x3314>
  404e38:	ldur	x8, [x29, #-8]
  404e3c:	ldr	x8, [x8, #8]
  404e40:	adrp	x9, 421000 <__fxstatat@plt+0x1f520>
  404e44:	add	x9, x9, #0x368
  404e48:	cmp	x8, x9
  404e4c:	b.eq	404e74 <__fxstatat@plt+0x3394>  // b.none
  404e50:	ldur	x8, [x29, #-8]
  404e54:	ldr	x0, [x8, #8]
  404e58:	bl	401980 <free@plt>
  404e5c:	mov	x8, #0x100                 	// #256
  404e60:	ldr	x9, [sp, #8]
  404e64:	str	x8, [x9]
  404e68:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  404e6c:	add	x8, x8, #0x368
  404e70:	str	x8, [x9, #8]
  404e74:	ldur	x8, [x29, #-8]
  404e78:	ldr	x9, [sp, #8]
  404e7c:	cmp	x8, x9
  404e80:	b.eq	404e9c <__fxstatat@plt+0x33bc>  // b.none
  404e84:	ldur	x0, [x29, #-8]
  404e88:	bl	401980 <free@plt>
  404e8c:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  404e90:	add	x8, x8, #0x238
  404e94:	ldr	x9, [sp, #8]
  404e98:	str	x9, [x8]
  404e9c:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  404ea0:	add	x8, x8, #0x240
  404ea4:	mov	w9, #0x1                   	// #1
  404ea8:	str	w9, [x8]
  404eac:	ldp	x29, x30, [sp, #32]
  404eb0:	add	sp, sp, #0x30
  404eb4:	ret
  404eb8:	sub	sp, sp, #0x20
  404ebc:	stp	x29, x30, [sp, #16]
  404ec0:	add	x29, sp, #0x10
  404ec4:	mov	x2, #0xffffffffffffffff    	// #-1
  404ec8:	adrp	x3, 421000 <__fxstatat@plt+0x1f520>
  404ecc:	add	x3, x3, #0x330
  404ed0:	stur	w0, [x29, #-4]
  404ed4:	str	x1, [sp]
  404ed8:	ldur	w0, [x29, #-4]
  404edc:	ldr	x1, [sp]
  404ee0:	bl	404ef0 <__fxstatat@plt+0x3410>
  404ee4:	ldp	x29, x30, [sp, #16]
  404ee8:	add	sp, sp, #0x20
  404eec:	ret
  404ef0:	sub	sp, sp, #0x90
  404ef4:	stp	x29, x30, [sp, #128]
  404ef8:	add	x29, sp, #0x80
  404efc:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  404f00:	add	x8, x8, #0x238
  404f04:	adrp	x9, 421000 <__fxstatat@plt+0x1f520>
  404f08:	add	x9, x9, #0x240
  404f0c:	stur	w0, [x29, #-4]
  404f10:	stur	x1, [x29, #-16]
  404f14:	stur	x2, [x29, #-24]
  404f18:	stur	x3, [x29, #-32]
  404f1c:	str	x8, [sp, #32]
  404f20:	str	x9, [sp, #24]
  404f24:	bl	401a90 <__errno_location@plt>
  404f28:	ldr	w10, [x0]
  404f2c:	stur	w10, [x29, #-36]
  404f30:	ldr	x8, [sp, #32]
  404f34:	ldr	x9, [x8]
  404f38:	stur	x9, [x29, #-48]
  404f3c:	ldur	w10, [x29, #-4]
  404f40:	cmp	w10, #0x0
  404f44:	cset	w10, ge  // ge = tcont
  404f48:	tbnz	w10, #0, 404f50 <__fxstatat@plt+0x3470>
  404f4c:	bl	4018e0 <abort@plt>
  404f50:	ldr	x8, [sp, #24]
  404f54:	ldr	w9, [x8]
  404f58:	ldur	w10, [x29, #-4]
  404f5c:	cmp	w9, w10
  404f60:	b.gt	405054 <__fxstatat@plt+0x3574>
  404f64:	ldur	x8, [x29, #-48]
  404f68:	adrp	x9, 421000 <__fxstatat@plt+0x1f520>
  404f6c:	add	x9, x9, #0x248
  404f70:	cmp	x8, x9
  404f74:	cset	w10, eq  // eq = none
  404f78:	and	w10, w10, #0x1
  404f7c:	sturb	w10, [x29, #-49]
  404f80:	mov	w10, #0x7ffffffe            	// #2147483646
  404f84:	stur	w10, [x29, #-56]
  404f88:	ldur	w10, [x29, #-56]
  404f8c:	ldur	w11, [x29, #-4]
  404f90:	cmp	w10, w11
  404f94:	b.ge	404f9c <__fxstatat@plt+0x34bc>  // b.tcont
  404f98:	bl	406a50 <__fxstatat@plt+0x4f70>
  404f9c:	ldurb	w8, [x29, #-49]
  404fa0:	tbnz	w8, #0, 404fa8 <__fxstatat@plt+0x34c8>
  404fa4:	b	404fb4 <__fxstatat@plt+0x34d4>
  404fa8:	mov	x8, xzr
  404fac:	str	x8, [sp, #16]
  404fb0:	b	404fbc <__fxstatat@plt+0x34dc>
  404fb4:	ldur	x8, [x29, #-48]
  404fb8:	str	x8, [sp, #16]
  404fbc:	ldr	x8, [sp, #16]
  404fc0:	ldur	w9, [x29, #-4]
  404fc4:	add	w9, w9, #0x1
  404fc8:	mov	w10, #0x10                  	// #16
  404fcc:	smull	x1, w9, w10
  404fd0:	mov	x0, x8
  404fd4:	bl	406794 <__fxstatat@plt+0x4cb4>
  404fd8:	stur	x0, [x29, #-48]
  404fdc:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  404fe0:	add	x8, x8, #0x238
  404fe4:	str	x0, [x8]
  404fe8:	ldurb	w9, [x29, #-49]
  404fec:	tbnz	w9, #0, 404ff4 <__fxstatat@plt+0x3514>
  404ff0:	b	405008 <__fxstatat@plt+0x3528>
  404ff4:	ldur	x8, [x29, #-48]
  404ff8:	adrp	x9, 421000 <__fxstatat@plt+0x1f520>
  404ffc:	add	x9, x9, #0x248
  405000:	ldr	q0, [x9]
  405004:	str	q0, [x8]
  405008:	ldur	x8, [x29, #-48]
  40500c:	ldr	x9, [sp, #24]
  405010:	ldrsw	x10, [x9]
  405014:	mov	x11, #0x10                  	// #16
  405018:	mul	x10, x11, x10
  40501c:	add	x0, x8, x10
  405020:	ldur	w12, [x29, #-4]
  405024:	add	w12, w12, #0x1
  405028:	ldr	w13, [x9]
  40502c:	subs	w12, w12, w13
  405030:	mov	w13, #0x10                  	// #16
  405034:	smull	x2, w12, w13
  405038:	mov	w12, wzr
  40503c:	mov	w1, w12
  405040:	bl	401850 <memset@plt>
  405044:	ldur	w12, [x29, #-4]
  405048:	add	w12, w12, #0x1
  40504c:	ldr	x8, [sp, #24]
  405050:	str	w12, [x8]
  405054:	ldur	x8, [x29, #-48]
  405058:	ldursw	x9, [x29, #-4]
  40505c:	mov	x10, #0x10                  	// #16
  405060:	mul	x9, x10, x9
  405064:	ldr	x8, [x8, x9]
  405068:	str	x8, [sp, #64]
  40506c:	ldur	x8, [x29, #-48]
  405070:	ldursw	x9, [x29, #-4]
  405074:	mul	x9, x10, x9
  405078:	add	x8, x8, x9
  40507c:	ldr	x8, [x8, #8]
  405080:	str	x8, [sp, #56]
  405084:	ldur	x8, [x29, #-32]
  405088:	ldr	w11, [x8, #4]
  40508c:	orr	w11, w11, #0x1
  405090:	str	w11, [sp, #52]
  405094:	ldr	x0, [sp, #56]
  405098:	ldr	x1, [sp, #64]
  40509c:	ldur	x2, [x29, #-16]
  4050a0:	ldur	x3, [x29, #-24]
  4050a4:	ldur	x8, [x29, #-32]
  4050a8:	ldr	w4, [x8]
  4050ac:	ldr	w5, [sp, #52]
  4050b0:	ldur	x8, [x29, #-32]
  4050b4:	add	x6, x8, #0x8
  4050b8:	ldur	x8, [x29, #-32]
  4050bc:	ldr	x7, [x8, #40]
  4050c0:	ldur	x8, [x29, #-32]
  4050c4:	ldr	x8, [x8, #48]
  4050c8:	mov	x9, sp
  4050cc:	str	x8, [x9]
  4050d0:	bl	40396c <__fxstatat@plt+0x1e8c>
  4050d4:	str	x0, [sp, #40]
  4050d8:	ldr	x8, [sp, #64]
  4050dc:	ldr	x9, [sp, #40]
  4050e0:	cmp	x8, x9
  4050e4:	b.hi	405188 <__fxstatat@plt+0x36a8>  // b.pmore
  4050e8:	ldr	x8, [sp, #40]
  4050ec:	add	x8, x8, #0x1
  4050f0:	str	x8, [sp, #64]
  4050f4:	ldur	x9, [x29, #-48]
  4050f8:	ldursw	x10, [x29, #-4]
  4050fc:	mov	x11, #0x10                  	// #16
  405100:	mul	x10, x11, x10
  405104:	str	x8, [x9, x10]
  405108:	ldr	x8, [sp, #56]
  40510c:	adrp	x9, 421000 <__fxstatat@plt+0x1f520>
  405110:	add	x9, x9, #0x368
  405114:	cmp	x8, x9
  405118:	b.eq	405124 <__fxstatat@plt+0x3644>  // b.none
  40511c:	ldr	x0, [sp, #56]
  405120:	bl	401980 <free@plt>
  405124:	ldr	x0, [sp, #64]
  405128:	bl	4068f4 <__fxstatat@plt+0x4e14>
  40512c:	str	x0, [sp, #56]
  405130:	ldur	x8, [x29, #-48]
  405134:	ldursw	x9, [x29, #-4]
  405138:	mov	x10, #0x10                  	// #16
  40513c:	mul	x9, x10, x9
  405140:	add	x8, x8, x9
  405144:	str	x0, [x8, #8]
  405148:	ldr	x0, [sp, #56]
  40514c:	ldr	x1, [sp, #64]
  405150:	ldur	x2, [x29, #-16]
  405154:	ldur	x3, [x29, #-24]
  405158:	ldur	x8, [x29, #-32]
  40515c:	ldr	w4, [x8]
  405160:	ldr	w5, [sp, #52]
  405164:	ldur	x8, [x29, #-32]
  405168:	add	x6, x8, #0x8
  40516c:	ldur	x8, [x29, #-32]
  405170:	ldr	x7, [x8, #40]
  405174:	ldur	x8, [x29, #-32]
  405178:	ldr	x8, [x8, #48]
  40517c:	mov	x9, sp
  405180:	str	x8, [x9]
  405184:	bl	40396c <__fxstatat@plt+0x1e8c>
  405188:	ldur	w8, [x29, #-36]
  40518c:	str	w8, [sp, #12]
  405190:	bl	401a90 <__errno_location@plt>
  405194:	ldr	w8, [sp, #12]
  405198:	str	w8, [x0]
  40519c:	ldr	x0, [sp, #56]
  4051a0:	ldp	x29, x30, [sp, #128]
  4051a4:	add	sp, sp, #0x90
  4051a8:	ret
  4051ac:	sub	sp, sp, #0x30
  4051b0:	stp	x29, x30, [sp, #32]
  4051b4:	add	x29, sp, #0x20
  4051b8:	adrp	x3, 421000 <__fxstatat@plt+0x1f520>
  4051bc:	add	x3, x3, #0x330
  4051c0:	stur	w0, [x29, #-4]
  4051c4:	str	x1, [sp, #16]
  4051c8:	str	x2, [sp, #8]
  4051cc:	ldur	w0, [x29, #-4]
  4051d0:	ldr	x1, [sp, #16]
  4051d4:	ldr	x2, [sp, #8]
  4051d8:	bl	404ef0 <__fxstatat@plt+0x3410>
  4051dc:	ldp	x29, x30, [sp, #32]
  4051e0:	add	sp, sp, #0x30
  4051e4:	ret
  4051e8:	sub	sp, sp, #0x20
  4051ec:	stp	x29, x30, [sp, #16]
  4051f0:	add	x29, sp, #0x10
  4051f4:	mov	w8, wzr
  4051f8:	str	x0, [sp, #8]
  4051fc:	ldr	x1, [sp, #8]
  405200:	mov	w0, w8
  405204:	bl	404eb8 <__fxstatat@plt+0x33d8>
  405208:	ldp	x29, x30, [sp, #16]
  40520c:	add	sp, sp, #0x20
  405210:	ret
  405214:	sub	sp, sp, #0x20
  405218:	stp	x29, x30, [sp, #16]
  40521c:	add	x29, sp, #0x10
  405220:	mov	w8, wzr
  405224:	str	x0, [sp, #8]
  405228:	str	x1, [sp]
  40522c:	ldr	x1, [sp, #8]
  405230:	ldr	x2, [sp]
  405234:	mov	w0, w8
  405238:	bl	4051ac <__fxstatat@plt+0x36cc>
  40523c:	ldp	x29, x30, [sp, #16]
  405240:	add	sp, sp, #0x20
  405244:	ret
  405248:	sub	sp, sp, #0x70
  40524c:	stp	x29, x30, [sp, #96]
  405250:	add	x29, sp, #0x60
  405254:	mov	x8, #0xffffffffffffffff    	// #-1
  405258:	add	x9, sp, #0x18
  40525c:	stur	w0, [x29, #-4]
  405260:	stur	w1, [x29, #-8]
  405264:	stur	x2, [x29, #-16]
  405268:	ldur	w0, [x29, #-8]
  40526c:	str	x8, [sp, #16]
  405270:	mov	x8, x9
  405274:	str	x9, [sp, #8]
  405278:	bl	40529c <__fxstatat@plt+0x37bc>
  40527c:	ldur	w0, [x29, #-4]
  405280:	ldur	x1, [x29, #-16]
  405284:	ldr	x2, [sp, #16]
  405288:	ldr	x3, [sp, #8]
  40528c:	bl	404ef0 <__fxstatat@plt+0x3410>
  405290:	ldp	x29, x30, [sp, #96]
  405294:	add	sp, sp, #0x70
  405298:	ret
  40529c:	sub	sp, sp, #0x20
  4052a0:	stp	x29, x30, [sp, #16]
  4052a4:	add	x29, sp, #0x10
  4052a8:	mov	x2, #0x38                  	// #56
  4052ac:	stur	w0, [x29, #-4]
  4052b0:	mov	x0, x8
  4052b4:	mov	w9, wzr
  4052b8:	mov	w1, w9
  4052bc:	str	x8, [sp]
  4052c0:	bl	401850 <memset@plt>
  4052c4:	ldur	w9, [x29, #-4]
  4052c8:	cmp	w9, #0xa
  4052cc:	b.ne	4052d4 <__fxstatat@plt+0x37f4>  // b.any
  4052d0:	bl	4018e0 <abort@plt>
  4052d4:	ldur	w8, [x29, #-4]
  4052d8:	ldr	x9, [sp]
  4052dc:	str	w8, [x9]
  4052e0:	ldp	x29, x30, [sp, #16]
  4052e4:	add	sp, sp, #0x20
  4052e8:	ret
  4052ec:	sub	sp, sp, #0x70
  4052f0:	stp	x29, x30, [sp, #96]
  4052f4:	add	x29, sp, #0x60
  4052f8:	add	x8, sp, #0x10
  4052fc:	stur	w0, [x29, #-4]
  405300:	stur	w1, [x29, #-8]
  405304:	stur	x2, [x29, #-16]
  405308:	stur	x3, [x29, #-24]
  40530c:	ldur	w0, [x29, #-8]
  405310:	str	x8, [sp, #8]
  405314:	bl	40529c <__fxstatat@plt+0x37bc>
  405318:	ldur	w0, [x29, #-4]
  40531c:	ldur	x1, [x29, #-16]
  405320:	ldur	x2, [x29, #-24]
  405324:	ldr	x3, [sp, #8]
  405328:	bl	404ef0 <__fxstatat@plt+0x3410>
  40532c:	ldp	x29, x30, [sp, #96]
  405330:	add	sp, sp, #0x70
  405334:	ret
  405338:	sub	sp, sp, #0x20
  40533c:	stp	x29, x30, [sp, #16]
  405340:	add	x29, sp, #0x10
  405344:	mov	w8, wzr
  405348:	stur	w0, [x29, #-4]
  40534c:	str	x1, [sp]
  405350:	ldur	w1, [x29, #-4]
  405354:	ldr	x2, [sp]
  405358:	mov	w0, w8
  40535c:	bl	405248 <__fxstatat@plt+0x3768>
  405360:	ldp	x29, x30, [sp, #16]
  405364:	add	sp, sp, #0x20
  405368:	ret
  40536c:	sub	sp, sp, #0x30
  405370:	stp	x29, x30, [sp, #32]
  405374:	add	x29, sp, #0x20
  405378:	mov	w8, wzr
  40537c:	stur	w0, [x29, #-4]
  405380:	str	x1, [sp, #16]
  405384:	str	x2, [sp, #8]
  405388:	ldur	w1, [x29, #-4]
  40538c:	ldr	x2, [sp, #16]
  405390:	ldr	x3, [sp, #8]
  405394:	mov	w0, w8
  405398:	bl	4052ec <__fxstatat@plt+0x380c>
  40539c:	ldp	x29, x30, [sp, #32]
  4053a0:	add	sp, sp, #0x30
  4053a4:	ret
  4053a8:	sub	sp, sp, #0x70
  4053ac:	stp	x29, x30, [sp, #96]
  4053b0:	add	x29, sp, #0x60
  4053b4:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  4053b8:	add	x8, x8, #0x330
  4053bc:	mov	x9, #0x38                  	// #56
  4053c0:	mov	w10, #0x1                   	// #1
  4053c4:	mov	w11, wzr
  4053c8:	add	x12, sp, #0x10
  4053cc:	stur	x0, [x29, #-8]
  4053d0:	stur	x1, [x29, #-16]
  4053d4:	sturb	w2, [x29, #-17]
  4053d8:	mov	x0, x12
  4053dc:	mov	x1, x8
  4053e0:	mov	x2, x9
  4053e4:	str	w10, [sp, #12]
  4053e8:	str	w11, [sp, #8]
  4053ec:	str	x12, [sp]
  4053f0:	bl	4016d0 <memcpy@plt>
  4053f4:	ldurb	w1, [x29, #-17]
  4053f8:	ldr	x0, [sp]
  4053fc:	ldr	w2, [sp, #12]
  405400:	bl	403734 <__fxstatat@plt+0x1c54>
  405404:	ldur	x1, [x29, #-8]
  405408:	ldur	x2, [x29, #-16]
  40540c:	ldr	w10, [sp, #8]
  405410:	mov	w0, w10
  405414:	ldr	x3, [sp]
  405418:	bl	404ef0 <__fxstatat@plt+0x3410>
  40541c:	ldp	x29, x30, [sp, #96]
  405420:	add	sp, sp, #0x70
  405424:	ret
  405428:	sub	sp, sp, #0x20
  40542c:	stp	x29, x30, [sp, #16]
  405430:	add	x29, sp, #0x10
  405434:	mov	x8, #0xffffffffffffffff    	// #-1
  405438:	str	x0, [sp, #8]
  40543c:	strb	w1, [sp, #7]
  405440:	ldr	x0, [sp, #8]
  405444:	ldrb	w2, [sp, #7]
  405448:	mov	x1, x8
  40544c:	bl	4053a8 <__fxstatat@plt+0x38c8>
  405450:	ldp	x29, x30, [sp, #16]
  405454:	add	sp, sp, #0x20
  405458:	ret
  40545c:	sub	sp, sp, #0x20
  405460:	stp	x29, x30, [sp, #16]
  405464:	add	x29, sp, #0x10
  405468:	str	x0, [sp, #8]
  40546c:	ldr	x0, [sp, #8]
  405470:	mov	w1, #0x3a                  	// #58
  405474:	bl	405428 <__fxstatat@plt+0x3948>
  405478:	ldp	x29, x30, [sp, #16]
  40547c:	add	sp, sp, #0x20
  405480:	ret
  405484:	sub	sp, sp, #0x20
  405488:	stp	x29, x30, [sp, #16]
  40548c:	add	x29, sp, #0x10
  405490:	str	x0, [sp, #8]
  405494:	str	x1, [sp]
  405498:	ldr	x0, [sp, #8]
  40549c:	ldr	x1, [sp]
  4054a0:	mov	w2, #0x3a                  	// #58
  4054a4:	bl	4053a8 <__fxstatat@plt+0x38c8>
  4054a8:	ldp	x29, x30, [sp, #16]
  4054ac:	add	sp, sp, #0x20
  4054b0:	ret
  4054b4:	sub	sp, sp, #0xc0
  4054b8:	stp	x29, x30, [sp, #176]
  4054bc:	add	x29, sp, #0xb0
  4054c0:	mov	x8, #0x38                  	// #56
  4054c4:	mov	w9, #0x1                   	// #1
  4054c8:	mov	x10, #0xffffffffffffffff    	// #-1
  4054cc:	sub	x11, x29, #0x48
  4054d0:	add	x12, sp, #0x30
  4054d4:	stur	w0, [x29, #-4]
  4054d8:	stur	w1, [x29, #-8]
  4054dc:	stur	x2, [x29, #-16]
  4054e0:	ldur	w0, [x29, #-8]
  4054e4:	str	x8, [sp, #40]
  4054e8:	mov	x8, x12
  4054ec:	str	w9, [sp, #36]
  4054f0:	str	x10, [sp, #24]
  4054f4:	str	x11, [sp, #16]
  4054f8:	str	x12, [sp, #8]
  4054fc:	bl	40529c <__fxstatat@plt+0x37bc>
  405500:	ldr	x0, [sp, #16]
  405504:	ldr	x1, [sp, #8]
  405508:	ldr	x2, [sp, #40]
  40550c:	bl	4016d0 <memcpy@plt>
  405510:	ldr	x0, [sp, #16]
  405514:	mov	w1, #0x3a                  	// #58
  405518:	ldr	w2, [sp, #36]
  40551c:	bl	403734 <__fxstatat@plt+0x1c54>
  405520:	ldur	w9, [x29, #-4]
  405524:	ldur	x1, [x29, #-16]
  405528:	mov	w0, w9
  40552c:	ldr	x2, [sp, #24]
  405530:	ldr	x3, [sp, #16]
  405534:	bl	404ef0 <__fxstatat@plt+0x3410>
  405538:	ldp	x29, x30, [sp, #176]
  40553c:	add	sp, sp, #0xc0
  405540:	ret
  405544:	sub	sp, sp, #0x30
  405548:	stp	x29, x30, [sp, #32]
  40554c:	add	x29, sp, #0x20
  405550:	mov	x4, #0xffffffffffffffff    	// #-1
  405554:	stur	w0, [x29, #-4]
  405558:	str	x1, [sp, #16]
  40555c:	str	x2, [sp, #8]
  405560:	str	x3, [sp]
  405564:	ldur	w0, [x29, #-4]
  405568:	ldr	x1, [sp, #16]
  40556c:	ldr	x2, [sp, #8]
  405570:	ldr	x3, [sp]
  405574:	bl	405584 <__fxstatat@plt+0x3aa4>
  405578:	ldp	x29, x30, [sp, #32]
  40557c:	add	sp, sp, #0x30
  405580:	ret
  405584:	sub	sp, sp, #0x80
  405588:	stp	x29, x30, [sp, #112]
  40558c:	add	x29, sp, #0x70
  405590:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  405594:	add	x8, x8, #0x330
  405598:	mov	x9, #0x38                  	// #56
  40559c:	add	x10, sp, #0x10
  4055a0:	stur	w0, [x29, #-4]
  4055a4:	stur	x1, [x29, #-16]
  4055a8:	stur	x2, [x29, #-24]
  4055ac:	stur	x3, [x29, #-32]
  4055b0:	stur	x4, [x29, #-40]
  4055b4:	mov	x0, x10
  4055b8:	mov	x1, x8
  4055bc:	mov	x2, x9
  4055c0:	str	x10, [sp, #8]
  4055c4:	bl	4016d0 <memcpy@plt>
  4055c8:	ldur	x1, [x29, #-16]
  4055cc:	ldur	x2, [x29, #-24]
  4055d0:	ldr	x0, [sp, #8]
  4055d4:	bl	40383c <__fxstatat@plt+0x1d5c>
  4055d8:	ldur	w0, [x29, #-4]
  4055dc:	ldur	x1, [x29, #-32]
  4055e0:	ldur	x2, [x29, #-40]
  4055e4:	ldr	x3, [sp, #8]
  4055e8:	bl	404ef0 <__fxstatat@plt+0x3410>
  4055ec:	ldp	x29, x30, [sp, #112]
  4055f0:	add	sp, sp, #0x80
  4055f4:	ret
  4055f8:	sub	sp, sp, #0x30
  4055fc:	stp	x29, x30, [sp, #32]
  405600:	add	x29, sp, #0x20
  405604:	mov	w8, wzr
  405608:	stur	x0, [x29, #-8]
  40560c:	str	x1, [sp, #16]
  405610:	str	x2, [sp, #8]
  405614:	ldur	x1, [x29, #-8]
  405618:	ldr	x2, [sp, #16]
  40561c:	ldr	x3, [sp, #8]
  405620:	mov	w0, w8
  405624:	bl	405544 <__fxstatat@plt+0x3a64>
  405628:	ldp	x29, x30, [sp, #32]
  40562c:	add	sp, sp, #0x30
  405630:	ret
  405634:	sub	sp, sp, #0x30
  405638:	stp	x29, x30, [sp, #32]
  40563c:	add	x29, sp, #0x20
  405640:	mov	w8, wzr
  405644:	stur	x0, [x29, #-8]
  405648:	str	x1, [sp, #16]
  40564c:	str	x2, [sp, #8]
  405650:	str	x3, [sp]
  405654:	ldur	x1, [x29, #-8]
  405658:	ldr	x2, [sp, #16]
  40565c:	ldr	x3, [sp, #8]
  405660:	ldr	x4, [sp]
  405664:	mov	w0, w8
  405668:	bl	405584 <__fxstatat@plt+0x3aa4>
  40566c:	ldp	x29, x30, [sp, #32]
  405670:	add	sp, sp, #0x30
  405674:	ret
  405678:	sub	sp, sp, #0x30
  40567c:	stp	x29, x30, [sp, #32]
  405680:	add	x29, sp, #0x20
  405684:	adrp	x3, 421000 <__fxstatat@plt+0x1f520>
  405688:	add	x3, x3, #0x258
  40568c:	stur	w0, [x29, #-4]
  405690:	str	x1, [sp, #16]
  405694:	str	x2, [sp, #8]
  405698:	ldur	w0, [x29, #-4]
  40569c:	ldr	x1, [sp, #16]
  4056a0:	ldr	x2, [sp, #8]
  4056a4:	bl	404ef0 <__fxstatat@plt+0x3410>
  4056a8:	ldp	x29, x30, [sp, #32]
  4056ac:	add	sp, sp, #0x30
  4056b0:	ret
  4056b4:	sub	sp, sp, #0x20
  4056b8:	stp	x29, x30, [sp, #16]
  4056bc:	add	x29, sp, #0x10
  4056c0:	mov	w8, wzr
  4056c4:	str	x0, [sp, #8]
  4056c8:	str	x1, [sp]
  4056cc:	ldr	x1, [sp, #8]
  4056d0:	ldr	x2, [sp]
  4056d4:	mov	w0, w8
  4056d8:	bl	405678 <__fxstatat@plt+0x3b98>
  4056dc:	ldp	x29, x30, [sp, #16]
  4056e0:	add	sp, sp, #0x20
  4056e4:	ret
  4056e8:	sub	sp, sp, #0x20
  4056ec:	stp	x29, x30, [sp, #16]
  4056f0:	add	x29, sp, #0x10
  4056f4:	mov	x2, #0xffffffffffffffff    	// #-1
  4056f8:	stur	w0, [x29, #-4]
  4056fc:	str	x1, [sp]
  405700:	ldur	w0, [x29, #-4]
  405704:	ldr	x1, [sp]
  405708:	bl	405678 <__fxstatat@plt+0x3b98>
  40570c:	ldp	x29, x30, [sp, #16]
  405710:	add	sp, sp, #0x20
  405714:	ret
  405718:	sub	sp, sp, #0x20
  40571c:	stp	x29, x30, [sp, #16]
  405720:	add	x29, sp, #0x10
  405724:	mov	w8, wzr
  405728:	str	x0, [sp, #8]
  40572c:	ldr	x1, [sp, #8]
  405730:	mov	w0, w8
  405734:	bl	4056e8 <__fxstatat@plt+0x3c08>
  405738:	ldp	x29, x30, [sp, #16]
  40573c:	add	sp, sp, #0x20
  405740:	ret
  405744:	sub	sp, sp, #0x40
  405748:	stp	x29, x30, [sp, #48]
  40574c:	add	x29, sp, #0x30
  405750:	stur	x0, [x29, #-16]
  405754:	stur	w1, [x29, #-20]
  405758:	ldur	x0, [x29, #-16]
  40575c:	bl	401ab0 <gettext@plt>
  405760:	str	x0, [sp, #16]
  405764:	ldr	x8, [sp, #16]
  405768:	ldur	x9, [x29, #-16]
  40576c:	cmp	x8, x9
  405770:	b.eq	405780 <__fxstatat@plt+0x3ca0>  // b.none
  405774:	ldr	x8, [sp, #16]
  405778:	stur	x8, [x29, #-8]
  40577c:	b	405820 <__fxstatat@plt+0x3d40>
  405780:	bl	40cd64 <__fxstatat@plt+0xb284>
  405784:	str	x0, [sp, #8]
  405788:	ldr	x0, [sp, #8]
  40578c:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  405790:	add	x1, x1, #0xb48
  405794:	bl	40ace8 <__fxstatat@plt+0x9208>
  405798:	cbnz	w0, 4057c4 <__fxstatat@plt+0x3ce4>
  40579c:	ldur	x8, [x29, #-16]
  4057a0:	ldrb	w9, [x8]
  4057a4:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  4057a8:	add	x8, x8, #0xb52
  4057ac:	adrp	x10, 40f000 <__fxstatat@plt+0xd520>
  4057b0:	add	x10, x10, #0xb4e
  4057b4:	cmp	w9, #0x60
  4057b8:	csel	x8, x10, x8, eq  // eq = none
  4057bc:	stur	x8, [x29, #-8]
  4057c0:	b	405820 <__fxstatat@plt+0x3d40>
  4057c4:	ldr	x0, [sp, #8]
  4057c8:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  4057cc:	add	x1, x1, #0xb56
  4057d0:	bl	40ace8 <__fxstatat@plt+0x9208>
  4057d4:	cbnz	w0, 405800 <__fxstatat@plt+0x3d20>
  4057d8:	ldur	x8, [x29, #-16]
  4057dc:	ldrb	w9, [x8]
  4057e0:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  4057e4:	add	x8, x8, #0xb62
  4057e8:	adrp	x10, 40f000 <__fxstatat@plt+0xd520>
  4057ec:	add	x10, x10, #0xb5e
  4057f0:	cmp	w9, #0x60
  4057f4:	csel	x8, x10, x8, eq  // eq = none
  4057f8:	stur	x8, [x29, #-8]
  4057fc:	b	405820 <__fxstatat@plt+0x3d40>
  405800:	ldur	w8, [x29, #-20]
  405804:	adrp	x9, 410000 <__fxstatat@plt+0xe520>
  405808:	add	x9, x9, #0xe5
  40580c:	adrp	x10, 40f000 <__fxstatat@plt+0xd520>
  405810:	add	x10, x10, #0xb44
  405814:	cmp	w8, #0x9
  405818:	csel	x9, x10, x9, eq  // eq = none
  40581c:	stur	x9, [x29, #-8]
  405820:	ldur	x0, [x29, #-8]
  405824:	ldp	x29, x30, [sp, #48]
  405828:	add	sp, sp, #0x40
  40582c:	ret
  405830:	sub	sp, sp, #0xa0
  405834:	stp	x29, x30, [sp, #144]
  405838:	add	x29, sp, #0x90
  40583c:	adrp	x8, 410000 <__fxstatat@plt+0xe520>
  405840:	add	x8, x8, #0x170
  405844:	mov	x1, sp
  405848:	stur	x0, [x29, #-16]
  40584c:	mov	x0, x8
  405850:	bl	40e8b8 <__fxstatat@plt+0xcdd8>
  405854:	cbz	w0, 405864 <__fxstatat@plt+0x3d84>
  405858:	mov	x8, xzr
  40585c:	stur	x8, [x29, #-8]
  405860:	b	405884 <__fxstatat@plt+0x3da4>
  405864:	ldr	x8, [sp, #8]
  405868:	ldur	x9, [x29, #-16]
  40586c:	str	x8, [x9]
  405870:	ldr	x8, [sp]
  405874:	ldur	x9, [x29, #-16]
  405878:	str	x8, [x9, #8]
  40587c:	ldur	x8, [x29, #-16]
  405880:	stur	x8, [x29, #-8]
  405884:	ldur	x0, [x29, #-8]
  405888:	ldp	x29, x30, [sp, #144]
  40588c:	add	sp, sp, #0xa0
  405890:	ret
  405894:	sub	sp, sp, #0x20
  405898:	stp	x29, x30, [sp, #16]
  40589c:	add	x29, sp, #0x10
  4058a0:	mov	w8, #0x5f                  	// #95
  4058a4:	mov	w9, wzr
  4058a8:	str	x0, [sp, #8]
  4058ac:	str	w8, [sp, #4]
  4058b0:	str	w9, [sp]
  4058b4:	bl	401a90 <__errno_location@plt>
  4058b8:	ldr	w8, [sp, #4]
  4058bc:	str	w8, [x0]
  4058c0:	ldr	w0, [sp]
  4058c4:	ldp	x29, x30, [sp, #16]
  4058c8:	add	sp, sp, #0x20
  4058cc:	ret
  4058d0:	sub	sp, sp, #0x20
  4058d4:	stp	x29, x30, [sp, #16]
  4058d8:	add	x29, sp, #0x10
  4058dc:	mov	w8, #0x5f                  	// #95
  4058e0:	mov	x9, xzr
  4058e4:	stur	w0, [x29, #-4]
  4058e8:	str	w8, [sp, #8]
  4058ec:	str	x9, [sp]
  4058f0:	bl	401a90 <__errno_location@plt>
  4058f4:	ldr	w8, [sp, #8]
  4058f8:	str	w8, [x0]
  4058fc:	ldr	x0, [sp]
  405900:	ldp	x29, x30, [sp, #16]
  405904:	add	sp, sp, #0x20
  405908:	ret
  40590c:	sub	sp, sp, #0x10
  405910:	str	w0, [sp, #12]
  405914:	add	sp, sp, #0x10
  405918:	ret
  40591c:	sub	sp, sp, #0x30
  405920:	stp	x29, x30, [sp, #32]
  405924:	add	x29, sp, #0x20
  405928:	mov	w8, #0x5f                  	// #95
  40592c:	mov	w9, #0xffffffff            	// #-1
  405930:	stur	w0, [x29, #-4]
  405934:	str	x1, [sp, #16]
  405938:	str	w8, [sp, #12]
  40593c:	str	w9, [sp, #8]
  405940:	bl	401a90 <__errno_location@plt>
  405944:	ldr	w8, [sp, #12]
  405948:	str	w8, [x0]
  40594c:	ldr	w0, [sp, #8]
  405950:	ldp	x29, x30, [sp, #32]
  405954:	add	sp, sp, #0x30
  405958:	ret
  40595c:	sub	sp, sp, #0x30
  405960:	stp	x29, x30, [sp, #32]
  405964:	add	x29, sp, #0x20
  405968:	mov	w8, #0x5f                  	// #95
  40596c:	mov	w9, #0xffffffff            	// #-1
  405970:	stur	w0, [x29, #-4]
  405974:	str	x1, [sp, #16]
  405978:	str	w8, [sp, #12]
  40597c:	str	w9, [sp, #8]
  405980:	bl	401a90 <__errno_location@plt>
  405984:	ldr	w8, [sp, #12]
  405988:	str	w8, [x0]
  40598c:	ldr	w0, [sp, #8]
  405990:	ldp	x29, x30, [sp, #32]
  405994:	add	sp, sp, #0x30
  405998:	ret
  40599c:	sub	sp, sp, #0x30
  4059a0:	stp	x29, x30, [sp, #32]
  4059a4:	add	x29, sp, #0x20
  4059a8:	mov	w8, #0x5f                  	// #95
  4059ac:	mov	w9, #0xffffffff            	// #-1
  4059b0:	stur	w0, [x29, #-4]
  4059b4:	str	x1, [sp, #16]
  4059b8:	str	w8, [sp, #12]
  4059bc:	str	w9, [sp, #8]
  4059c0:	bl	401a90 <__errno_location@plt>
  4059c4:	ldr	w8, [sp, #12]
  4059c8:	str	w8, [x0]
  4059cc:	ldr	w0, [sp, #8]
  4059d0:	ldp	x29, x30, [sp, #32]
  4059d4:	add	sp, sp, #0x30
  4059d8:	ret
  4059dc:	sub	sp, sp, #0x30
  4059e0:	stp	x29, x30, [sp, #32]
  4059e4:	add	x29, sp, #0x20
  4059e8:	mov	w8, #0x5f                  	// #95
  4059ec:	mov	w9, #0xffffffff            	// #-1
  4059f0:	stur	w0, [x29, #-4]
  4059f4:	str	x1, [sp, #16]
  4059f8:	str	w8, [sp, #12]
  4059fc:	str	w9, [sp, #8]
  405a00:	bl	401a90 <__errno_location@plt>
  405a04:	ldr	w8, [sp, #12]
  405a08:	str	w8, [x0]
  405a0c:	ldr	w0, [sp, #8]
  405a10:	ldp	x29, x30, [sp, #32]
  405a14:	add	sp, sp, #0x30
  405a18:	ret
  405a1c:	sub	sp, sp, #0x20
  405a20:	stp	x29, x30, [sp, #16]
  405a24:	add	x29, sp, #0x10
  405a28:	mov	w8, #0x5f                  	// #95
  405a2c:	mov	x9, xzr
  405a30:	stur	w0, [x29, #-4]
  405a34:	str	w8, [sp, #8]
  405a38:	str	x9, [sp]
  405a3c:	bl	401a90 <__errno_location@plt>
  405a40:	ldr	w8, [sp, #8]
  405a44:	str	w8, [x0]
  405a48:	ldr	x0, [sp]
  405a4c:	ldp	x29, x30, [sp, #16]
  405a50:	add	sp, sp, #0x20
  405a54:	ret
  405a58:	sub	sp, sp, #0x20
  405a5c:	stp	x29, x30, [sp, #16]
  405a60:	add	x29, sp, #0x10
  405a64:	mov	w8, #0x5f                  	// #95
  405a68:	mov	x9, xzr
  405a6c:	stur	w0, [x29, #-4]
  405a70:	str	w8, [sp, #8]
  405a74:	str	x9, [sp]
  405a78:	bl	401a90 <__errno_location@plt>
  405a7c:	ldr	w8, [sp, #8]
  405a80:	str	w8, [x0]
  405a84:	ldr	x0, [sp]
  405a88:	ldp	x29, x30, [sp, #16]
  405a8c:	add	sp, sp, #0x20
  405a90:	ret
  405a94:	sub	sp, sp, #0x20
  405a98:	stp	x29, x30, [sp, #16]
  405a9c:	add	x29, sp, #0x10
  405aa0:	mov	w8, #0x5f                  	// #95
  405aa4:	mov	x9, xzr
  405aa8:	stur	w0, [x29, #-4]
  405aac:	str	w8, [sp, #8]
  405ab0:	str	x9, [sp]
  405ab4:	bl	401a90 <__errno_location@plt>
  405ab8:	ldr	w8, [sp, #8]
  405abc:	str	w8, [x0]
  405ac0:	ldr	x0, [sp]
  405ac4:	ldp	x29, x30, [sp, #16]
  405ac8:	add	sp, sp, #0x20
  405acc:	ret
  405ad0:	sub	sp, sp, #0x20
  405ad4:	stp	x29, x30, [sp, #16]
  405ad8:	add	x29, sp, #0x10
  405adc:	mov	w8, #0x5f                  	// #95
  405ae0:	mov	x9, xzr
  405ae4:	stur	w0, [x29, #-4]
  405ae8:	str	w8, [sp, #8]
  405aec:	str	x9, [sp]
  405af0:	bl	401a90 <__errno_location@plt>
  405af4:	ldr	w8, [sp, #8]
  405af8:	str	w8, [x0]
  405afc:	ldr	x0, [sp]
  405b00:	ldp	x29, x30, [sp, #16]
  405b04:	add	sp, sp, #0x20
  405b08:	ret
  405b0c:	sub	sp, sp, #0x20
  405b10:	stp	x29, x30, [sp, #16]
  405b14:	add	x29, sp, #0x10
  405b18:	mov	w8, #0x5f                  	// #95
  405b1c:	mov	w9, #0xffffffff            	// #-1
  405b20:	str	x0, [sp, #8]
  405b24:	str	w8, [sp, #4]
  405b28:	str	w9, [sp]
  405b2c:	bl	401a90 <__errno_location@plt>
  405b30:	ldr	w8, [sp, #4]
  405b34:	str	w8, [x0]
  405b38:	ldr	w0, [sp]
  405b3c:	ldp	x29, x30, [sp, #16]
  405b40:	add	sp, sp, #0x20
  405b44:	ret
  405b48:	sub	sp, sp, #0x10
  405b4c:	str	x0, [sp, #8]
  405b50:	add	sp, sp, #0x10
  405b54:	ret
  405b58:	sub	sp, sp, #0x20
  405b5c:	stp	x29, x30, [sp, #16]
  405b60:	add	x29, sp, #0x10
  405b64:	mov	w8, #0x5f                  	// #95
  405b68:	mov	w9, #0xffffffff            	// #-1
  405b6c:	str	x0, [sp, #8]
  405b70:	str	w8, [sp, #4]
  405b74:	str	w9, [sp]
  405b78:	bl	401a90 <__errno_location@plt>
  405b7c:	ldr	w8, [sp, #4]
  405b80:	str	w8, [x0]
  405b84:	ldr	w0, [sp]
  405b88:	ldp	x29, x30, [sp, #16]
  405b8c:	add	sp, sp, #0x20
  405b90:	ret
  405b94:	sub	sp, sp, #0x20
  405b98:	stp	x29, x30, [sp, #16]
  405b9c:	add	x29, sp, #0x10
  405ba0:	mov	w8, #0x5f                  	// #95
  405ba4:	mov	w9, #0xffffffff            	// #-1
  405ba8:	str	x0, [sp, #8]
  405bac:	str	w8, [sp, #4]
  405bb0:	str	w9, [sp]
  405bb4:	bl	401a90 <__errno_location@plt>
  405bb8:	ldr	w8, [sp, #4]
  405bbc:	str	w8, [x0]
  405bc0:	ldr	w0, [sp]
  405bc4:	ldp	x29, x30, [sp, #16]
  405bc8:	add	sp, sp, #0x20
  405bcc:	ret
  405bd0:	sub	sp, sp, #0x30
  405bd4:	stp	x29, x30, [sp, #32]
  405bd8:	add	x29, sp, #0x20
  405bdc:	mov	w8, #0x5f                  	// #95
  405be0:	mov	w9, #0xffffffff            	// #-1
  405be4:	stur	x0, [x29, #-8]
  405be8:	stur	w1, [x29, #-12]
  405bec:	str	x2, [sp, #8]
  405bf0:	str	w8, [sp, #4]
  405bf4:	str	w9, [sp]
  405bf8:	bl	401a90 <__errno_location@plt>
  405bfc:	ldr	w8, [sp, #4]
  405c00:	str	w8, [x0]
  405c04:	ldr	w0, [sp]
  405c08:	ldp	x29, x30, [sp, #32]
  405c0c:	add	sp, sp, #0x30
  405c10:	ret
  405c14:	sub	sp, sp, #0x30
  405c18:	stp	x29, x30, [sp, #32]
  405c1c:	add	x29, sp, #0x20
  405c20:	mov	w8, #0x5f                  	// #95
  405c24:	mov	w9, #0xffffffff            	// #-1
  405c28:	stur	x0, [x29, #-8]
  405c2c:	str	x1, [sp, #16]
  405c30:	str	w8, [sp, #12]
  405c34:	str	w9, [sp, #8]
  405c38:	bl	401a90 <__errno_location@plt>
  405c3c:	ldr	w8, [sp, #12]
  405c40:	str	w8, [x0]
  405c44:	ldr	w0, [sp, #8]
  405c48:	ldp	x29, x30, [sp, #32]
  405c4c:	add	sp, sp, #0x30
  405c50:	ret
  405c54:	sub	sp, sp, #0x30
  405c58:	stp	x29, x30, [sp, #32]
  405c5c:	add	x29, sp, #0x20
  405c60:	mov	w8, #0x5f                  	// #95
  405c64:	mov	w9, #0xffffffff            	// #-1
  405c68:	stur	x0, [x29, #-8]
  405c6c:	str	x1, [sp, #16]
  405c70:	str	w8, [sp, #12]
  405c74:	str	w9, [sp, #8]
  405c78:	bl	401a90 <__errno_location@plt>
  405c7c:	ldr	w8, [sp, #12]
  405c80:	str	w8, [x0]
  405c84:	ldr	w0, [sp, #8]
  405c88:	ldp	x29, x30, [sp, #32]
  405c8c:	add	sp, sp, #0x30
  405c90:	ret
  405c94:	sub	sp, sp, #0x30
  405c98:	stp	x29, x30, [sp, #32]
  405c9c:	add	x29, sp, #0x20
  405ca0:	mov	w8, #0x5f                  	// #95
  405ca4:	mov	w9, #0xffffffff            	// #-1
  405ca8:	stur	w0, [x29, #-4]
  405cac:	str	x1, [sp, #16]
  405cb0:	str	w8, [sp, #12]
  405cb4:	str	w9, [sp, #8]
  405cb8:	bl	401a90 <__errno_location@plt>
  405cbc:	ldr	w8, [sp, #12]
  405cc0:	str	w8, [x0]
  405cc4:	ldr	w0, [sp, #8]
  405cc8:	ldp	x29, x30, [sp, #32]
  405ccc:	add	sp, sp, #0x30
  405cd0:	ret
  405cd4:	sub	sp, sp, #0x30
  405cd8:	stp	x29, x30, [sp, #32]
  405cdc:	add	x29, sp, #0x20
  405ce0:	mov	w8, #0x5f                  	// #95
  405ce4:	mov	w9, #0xffffffff            	// #-1
  405ce8:	stur	x0, [x29, #-8]
  405cec:	str	x1, [sp, #16]
  405cf0:	str	w8, [sp, #12]
  405cf4:	str	w9, [sp, #8]
  405cf8:	bl	401a90 <__errno_location@plt>
  405cfc:	ldr	w8, [sp, #12]
  405d00:	str	w8, [x0]
  405d04:	ldr	w0, [sp, #8]
  405d08:	ldp	x29, x30, [sp, #32]
  405d0c:	add	sp, sp, #0x30
  405d10:	ret
  405d14:	sub	sp, sp, #0x30
  405d18:	stp	x29, x30, [sp, #32]
  405d1c:	add	x29, sp, #0x20
  405d20:	mov	w8, #0x5f                  	// #95
  405d24:	mov	w9, #0xffffffff            	// #-1
  405d28:	stur	x0, [x29, #-8]
  405d2c:	str	x1, [sp, #16]
  405d30:	str	w8, [sp, #12]
  405d34:	str	w9, [sp, #8]
  405d38:	bl	401a90 <__errno_location@plt>
  405d3c:	ldr	w8, [sp, #12]
  405d40:	str	w8, [x0]
  405d44:	ldr	w0, [sp, #8]
  405d48:	ldp	x29, x30, [sp, #32]
  405d4c:	add	sp, sp, #0x30
  405d50:	ret
  405d54:	sub	sp, sp, #0x30
  405d58:	stp	x29, x30, [sp, #32]
  405d5c:	add	x29, sp, #0x20
  405d60:	mov	w8, #0x5f                  	// #95
  405d64:	mov	w9, #0xffffffff            	// #-1
  405d68:	stur	w0, [x29, #-4]
  405d6c:	str	x1, [sp, #16]
  405d70:	str	w8, [sp, #12]
  405d74:	str	w9, [sp, #8]
  405d78:	bl	401a90 <__errno_location@plt>
  405d7c:	ldr	w8, [sp, #12]
  405d80:	str	w8, [x0]
  405d84:	ldr	w0, [sp, #8]
  405d88:	ldp	x29, x30, [sp, #32]
  405d8c:	add	sp, sp, #0x30
  405d90:	ret
  405d94:	sub	sp, sp, #0x20
  405d98:	stp	x29, x30, [sp, #16]
  405d9c:	add	x29, sp, #0x10
  405da0:	mov	w8, #0x5f                  	// #95
  405da4:	mov	w9, #0xffffffff            	// #-1
  405da8:	str	x0, [sp, #8]
  405dac:	str	w8, [sp, #4]
  405db0:	str	w9, [sp]
  405db4:	bl	401a90 <__errno_location@plt>
  405db8:	ldr	w8, [sp, #4]
  405dbc:	str	w8, [x0]
  405dc0:	ldr	w0, [sp]
  405dc4:	ldp	x29, x30, [sp, #16]
  405dc8:	add	sp, sp, #0x20
  405dcc:	ret
  405dd0:	sub	sp, sp, #0x20
  405dd4:	stp	x29, x30, [sp, #16]
  405dd8:	add	x29, sp, #0x10
  405ddc:	mov	w8, #0x5f                  	// #95
  405de0:	mov	w9, #0xffffffff            	// #-1
  405de4:	str	x0, [sp, #8]
  405de8:	str	w8, [sp, #4]
  405dec:	str	w9, [sp]
  405df0:	bl	401a90 <__errno_location@plt>
  405df4:	ldr	w8, [sp, #4]
  405df8:	str	w8, [x0]
  405dfc:	ldr	w0, [sp]
  405e00:	ldp	x29, x30, [sp, #16]
  405e04:	add	sp, sp, #0x20
  405e08:	ret
  405e0c:	sub	sp, sp, #0x20
  405e10:	stp	x29, x30, [sp, #16]
  405e14:	add	x29, sp, #0x10
  405e18:	mov	w8, #0x5f                  	// #95
  405e1c:	mov	w9, #0xffffffff            	// #-1
  405e20:	str	x0, [sp, #8]
  405e24:	str	w8, [sp, #4]
  405e28:	str	w9, [sp]
  405e2c:	bl	401a90 <__errno_location@plt>
  405e30:	ldr	w8, [sp, #4]
  405e34:	str	w8, [x0]
  405e38:	ldr	w0, [sp]
  405e3c:	ldp	x29, x30, [sp, #16]
  405e40:	add	sp, sp, #0x20
  405e44:	ret
  405e48:	sub	sp, sp, #0x40
  405e4c:	stp	x29, x30, [sp, #48]
  405e50:	add	x29, sp, #0x30
  405e54:	mov	w8, #0x5f                  	// #95
  405e58:	mov	w9, #0xffffffff            	// #-1
  405e5c:	stur	x0, [x29, #-8]
  405e60:	stur	x1, [x29, #-16]
  405e64:	sturh	w2, [x29, #-18]
  405e68:	str	x3, [sp, #16]
  405e6c:	str	w8, [sp, #12]
  405e70:	str	w9, [sp, #8]
  405e74:	bl	401a90 <__errno_location@plt>
  405e78:	ldr	w8, [sp, #12]
  405e7c:	str	w8, [x0]
  405e80:	ldr	w0, [sp, #8]
  405e84:	ldp	x29, x30, [sp, #48]
  405e88:	add	sp, sp, #0x40
  405e8c:	ret
  405e90:	sub	sp, sp, #0x20
  405e94:	stp	x29, x30, [sp, #16]
  405e98:	add	x29, sp, #0x10
  405e9c:	mov	w8, #0x5f                  	// #95
  405ea0:	str	x0, [sp, #8]
  405ea4:	str	w8, [sp, #4]
  405ea8:	bl	401a90 <__errno_location@plt>
  405eac:	ldr	w8, [sp, #4]
  405eb0:	str	w8, [x0]
  405eb4:	mov	w9, wzr
  405eb8:	mov	w0, w9
  405ebc:	ldp	x29, x30, [sp, #16]
  405ec0:	add	sp, sp, #0x20
  405ec4:	ret
  405ec8:	sub	sp, sp, #0x30
  405ecc:	stp	x29, x30, [sp, #32]
  405ed0:	add	x29, sp, #0x20
  405ed4:	mov	w8, #0x5f                  	// #95
  405ed8:	mov	w9, #0xffffffff            	// #-1
  405edc:	stur	x0, [x29, #-8]
  405ee0:	str	x1, [sp, #16]
  405ee4:	str	w8, [sp, #12]
  405ee8:	str	w9, [sp, #8]
  405eec:	bl	401a90 <__errno_location@plt>
  405ef0:	ldr	w8, [sp, #12]
  405ef4:	str	w8, [x0]
  405ef8:	ldr	w0, [sp, #8]
  405efc:	ldp	x29, x30, [sp, #32]
  405f00:	add	sp, sp, #0x30
  405f04:	ret
  405f08:	sub	sp, sp, #0x120
  405f0c:	stp	x29, x30, [sp, #256]
  405f10:	str	x28, [sp, #272]
  405f14:	add	x29, sp, #0x100
  405f18:	stur	x0, [x29, #-8]
  405f1c:	stur	x1, [x29, #-16]
  405f20:	stur	x2, [x29, #-24]
  405f24:	stur	x3, [x29, #-32]
  405f28:	stur	x4, [x29, #-40]
  405f2c:	stur	x5, [x29, #-48]
  405f30:	ldur	x8, [x29, #-16]
  405f34:	cbz	x8, 405f58 <__fxstatat@plt+0x4478>
  405f38:	ldur	x0, [x29, #-8]
  405f3c:	ldur	x2, [x29, #-16]
  405f40:	ldur	x3, [x29, #-24]
  405f44:	ldur	x4, [x29, #-32]
  405f48:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  405f4c:	add	x1, x1, #0xb90
  405f50:	bl	401ac0 <fprintf@plt>
  405f54:	b	405f70 <__fxstatat@plt+0x4490>
  405f58:	ldur	x0, [x29, #-8]
  405f5c:	ldur	x2, [x29, #-24]
  405f60:	ldur	x3, [x29, #-32]
  405f64:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  405f68:	add	x1, x1, #0xb9c
  405f6c:	bl	401ac0 <fprintf@plt>
  405f70:	ldur	x0, [x29, #-8]
  405f74:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  405f78:	add	x8, x8, #0xba3
  405f7c:	stur	x0, [x29, #-56]
  405f80:	mov	x0, x8
  405f84:	bl	401ab0 <gettext@plt>
  405f88:	ldur	x8, [x29, #-56]
  405f8c:	stur	x0, [x29, #-64]
  405f90:	mov	x0, x8
  405f94:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  405f98:	add	x1, x1, #0xe6e
  405f9c:	ldur	x2, [x29, #-64]
  405fa0:	mov	w3, #0x7e3                 	// #2019
  405fa4:	bl	401ac0 <fprintf@plt>
  405fa8:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  405fac:	add	x8, x8, #0xba7
  405fb0:	mov	x0, x8
  405fb4:	bl	401ab0 <gettext@plt>
  405fb8:	ldur	x1, [x29, #-8]
  405fbc:	bl	401a30 <fputs_unlocked@plt>
  405fc0:	ldur	x8, [x29, #-48]
  405fc4:	subs	x8, x8, #0x0
  405fc8:	cmp	x8, #0x9
  405fcc:	stur	x8, [x29, #-72]
  405fd0:	b.hi	406338 <__fxstatat@plt+0x4858>  // b.pmore
  405fd4:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  405fd8:	add	x8, x8, #0xb68
  405fdc:	ldur	x11, [x29, #-72]
  405fe0:	ldrsw	x10, [x8, x11, lsl #2]
  405fe4:	add	x9, x8, x10
  405fe8:	br	x9
  405fec:	b	4063c4 <__fxstatat@plt+0x48e4>
  405ff0:	ldur	x0, [x29, #-8]
  405ff4:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  405ff8:	add	x8, x8, #0xc73
  405ffc:	stur	x0, [x29, #-80]
  406000:	mov	x0, x8
  406004:	bl	401ab0 <gettext@plt>
  406008:	ldur	x8, [x29, #-40]
  40600c:	ldr	x2, [x8]
  406010:	ldur	x8, [x29, #-80]
  406014:	stur	x0, [x29, #-88]
  406018:	mov	x0, x8
  40601c:	ldur	x1, [x29, #-88]
  406020:	bl	401ac0 <fprintf@plt>
  406024:	b	4063c4 <__fxstatat@plt+0x48e4>
  406028:	ldur	x0, [x29, #-8]
  40602c:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  406030:	add	x8, x8, #0xc83
  406034:	stur	x0, [x29, #-96]
  406038:	mov	x0, x8
  40603c:	bl	401ab0 <gettext@plt>
  406040:	ldur	x8, [x29, #-40]
  406044:	ldr	x2, [x8]
  406048:	ldur	x8, [x29, #-40]
  40604c:	ldr	x3, [x8, #8]
  406050:	ldur	x8, [x29, #-96]
  406054:	stur	x0, [x29, #-104]
  406058:	mov	x0, x8
  40605c:	ldur	x1, [x29, #-104]
  406060:	bl	401ac0 <fprintf@plt>
  406064:	b	4063c4 <__fxstatat@plt+0x48e4>
  406068:	ldur	x0, [x29, #-8]
  40606c:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  406070:	add	x8, x8, #0xc9a
  406074:	stur	x0, [x29, #-112]
  406078:	mov	x0, x8
  40607c:	bl	401ab0 <gettext@plt>
  406080:	ldur	x8, [x29, #-40]
  406084:	ldr	x2, [x8]
  406088:	ldur	x8, [x29, #-40]
  40608c:	ldr	x3, [x8, #8]
  406090:	ldur	x8, [x29, #-40]
  406094:	ldr	x4, [x8, #16]
  406098:	ldur	x8, [x29, #-112]
  40609c:	stur	x0, [x29, #-120]
  4060a0:	mov	x0, x8
  4060a4:	ldur	x1, [x29, #-120]
  4060a8:	bl	401ac0 <fprintf@plt>
  4060ac:	b	4063c4 <__fxstatat@plt+0x48e4>
  4060b0:	ldur	x0, [x29, #-8]
  4060b4:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  4060b8:	add	x8, x8, #0xcb6
  4060bc:	str	x0, [sp, #128]
  4060c0:	mov	x0, x8
  4060c4:	bl	401ab0 <gettext@plt>
  4060c8:	ldur	x8, [x29, #-40]
  4060cc:	ldr	x2, [x8]
  4060d0:	ldur	x8, [x29, #-40]
  4060d4:	ldr	x3, [x8, #8]
  4060d8:	ldur	x8, [x29, #-40]
  4060dc:	ldr	x4, [x8, #16]
  4060e0:	ldur	x8, [x29, #-40]
  4060e4:	ldr	x5, [x8, #24]
  4060e8:	ldr	x8, [sp, #128]
  4060ec:	str	x0, [sp, #120]
  4060f0:	mov	x0, x8
  4060f4:	ldr	x1, [sp, #120]
  4060f8:	bl	401ac0 <fprintf@plt>
  4060fc:	b	4063c4 <__fxstatat@plt+0x48e4>
  406100:	ldur	x0, [x29, #-8]
  406104:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  406108:	add	x8, x8, #0xcd6
  40610c:	str	x0, [sp, #112]
  406110:	mov	x0, x8
  406114:	bl	401ab0 <gettext@plt>
  406118:	ldur	x8, [x29, #-40]
  40611c:	ldr	x2, [x8]
  406120:	ldur	x8, [x29, #-40]
  406124:	ldr	x3, [x8, #8]
  406128:	ldur	x8, [x29, #-40]
  40612c:	ldr	x4, [x8, #16]
  406130:	ldur	x8, [x29, #-40]
  406134:	ldr	x5, [x8, #24]
  406138:	ldur	x8, [x29, #-40]
  40613c:	ldr	x6, [x8, #32]
  406140:	ldr	x8, [sp, #112]
  406144:	str	x0, [sp, #104]
  406148:	mov	x0, x8
  40614c:	ldr	x1, [sp, #104]
  406150:	bl	401ac0 <fprintf@plt>
  406154:	b	4063c4 <__fxstatat@plt+0x48e4>
  406158:	ldur	x0, [x29, #-8]
  40615c:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  406160:	add	x8, x8, #0xcfa
  406164:	str	x0, [sp, #96]
  406168:	mov	x0, x8
  40616c:	bl	401ab0 <gettext@plt>
  406170:	ldur	x8, [x29, #-40]
  406174:	ldr	x2, [x8]
  406178:	ldur	x8, [x29, #-40]
  40617c:	ldr	x3, [x8, #8]
  406180:	ldur	x8, [x29, #-40]
  406184:	ldr	x4, [x8, #16]
  406188:	ldur	x8, [x29, #-40]
  40618c:	ldr	x5, [x8, #24]
  406190:	ldur	x8, [x29, #-40]
  406194:	ldr	x6, [x8, #32]
  406198:	ldur	x8, [x29, #-40]
  40619c:	ldr	x7, [x8, #40]
  4061a0:	ldr	x8, [sp, #96]
  4061a4:	str	x0, [sp, #88]
  4061a8:	mov	x0, x8
  4061ac:	ldr	x1, [sp, #88]
  4061b0:	bl	401ac0 <fprintf@plt>
  4061b4:	b	4063c4 <__fxstatat@plt+0x48e4>
  4061b8:	ldur	x0, [x29, #-8]
  4061bc:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  4061c0:	add	x8, x8, #0xd22
  4061c4:	str	x0, [sp, #80]
  4061c8:	mov	x0, x8
  4061cc:	bl	401ab0 <gettext@plt>
  4061d0:	ldur	x8, [x29, #-40]
  4061d4:	ldr	x2, [x8]
  4061d8:	ldur	x8, [x29, #-40]
  4061dc:	ldr	x3, [x8, #8]
  4061e0:	ldur	x8, [x29, #-40]
  4061e4:	ldr	x4, [x8, #16]
  4061e8:	ldur	x8, [x29, #-40]
  4061ec:	ldr	x5, [x8, #24]
  4061f0:	ldur	x8, [x29, #-40]
  4061f4:	ldr	x6, [x8, #32]
  4061f8:	ldur	x8, [x29, #-40]
  4061fc:	ldr	x7, [x8, #40]
  406200:	ldur	x8, [x29, #-40]
  406204:	ldr	x8, [x8, #48]
  406208:	ldr	x9, [sp, #80]
  40620c:	str	x0, [sp, #72]
  406210:	mov	x0, x9
  406214:	ldr	x1, [sp, #72]
  406218:	mov	x10, sp
  40621c:	str	x8, [x10]
  406220:	bl	401ac0 <fprintf@plt>
  406224:	b	4063c4 <__fxstatat@plt+0x48e4>
  406228:	ldur	x0, [x29, #-8]
  40622c:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  406230:	add	x8, x8, #0xd4e
  406234:	str	x0, [sp, #64]
  406238:	mov	x0, x8
  40623c:	bl	401ab0 <gettext@plt>
  406240:	ldur	x8, [x29, #-40]
  406244:	ldr	x2, [x8]
  406248:	ldur	x8, [x29, #-40]
  40624c:	ldr	x3, [x8, #8]
  406250:	ldur	x8, [x29, #-40]
  406254:	ldr	x4, [x8, #16]
  406258:	ldur	x8, [x29, #-40]
  40625c:	ldr	x5, [x8, #24]
  406260:	ldur	x8, [x29, #-40]
  406264:	ldr	x6, [x8, #32]
  406268:	ldur	x8, [x29, #-40]
  40626c:	ldr	x7, [x8, #40]
  406270:	ldur	x8, [x29, #-40]
  406274:	ldr	x8, [x8, #48]
  406278:	ldur	x9, [x29, #-40]
  40627c:	ldr	x9, [x9, #56]
  406280:	ldr	x10, [sp, #64]
  406284:	str	x0, [sp, #56]
  406288:	mov	x0, x10
  40628c:	ldr	x1, [sp, #56]
  406290:	mov	x11, sp
  406294:	str	x8, [x11]
  406298:	mov	x8, sp
  40629c:	str	x9, [x8, #8]
  4062a0:	bl	401ac0 <fprintf@plt>
  4062a4:	b	4063c4 <__fxstatat@plt+0x48e4>
  4062a8:	ldur	x0, [x29, #-8]
  4062ac:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  4062b0:	add	x8, x8, #0xd7e
  4062b4:	str	x0, [sp, #48]
  4062b8:	mov	x0, x8
  4062bc:	bl	401ab0 <gettext@plt>
  4062c0:	ldur	x8, [x29, #-40]
  4062c4:	ldr	x2, [x8]
  4062c8:	ldur	x8, [x29, #-40]
  4062cc:	ldr	x3, [x8, #8]
  4062d0:	ldur	x8, [x29, #-40]
  4062d4:	ldr	x4, [x8, #16]
  4062d8:	ldur	x8, [x29, #-40]
  4062dc:	ldr	x5, [x8, #24]
  4062e0:	ldur	x8, [x29, #-40]
  4062e4:	ldr	x6, [x8, #32]
  4062e8:	ldur	x8, [x29, #-40]
  4062ec:	ldr	x7, [x8, #40]
  4062f0:	ldur	x8, [x29, #-40]
  4062f4:	ldr	x8, [x8, #48]
  4062f8:	ldur	x9, [x29, #-40]
  4062fc:	ldr	x9, [x9, #56]
  406300:	ldur	x10, [x29, #-40]
  406304:	ldr	x10, [x10, #64]
  406308:	ldr	x11, [sp, #48]
  40630c:	str	x0, [sp, #40]
  406310:	mov	x0, x11
  406314:	ldr	x1, [sp, #40]
  406318:	mov	x12, sp
  40631c:	str	x8, [x12]
  406320:	mov	x8, sp
  406324:	str	x9, [x8, #8]
  406328:	mov	x8, sp
  40632c:	str	x10, [x8, #16]
  406330:	bl	401ac0 <fprintf@plt>
  406334:	b	4063c4 <__fxstatat@plt+0x48e4>
  406338:	ldur	x0, [x29, #-8]
  40633c:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  406340:	add	x8, x8, #0xdb2
  406344:	str	x0, [sp, #32]
  406348:	mov	x0, x8
  40634c:	bl	401ab0 <gettext@plt>
  406350:	ldur	x8, [x29, #-40]
  406354:	ldr	x2, [x8]
  406358:	ldur	x8, [x29, #-40]
  40635c:	ldr	x3, [x8, #8]
  406360:	ldur	x8, [x29, #-40]
  406364:	ldr	x4, [x8, #16]
  406368:	ldur	x8, [x29, #-40]
  40636c:	ldr	x5, [x8, #24]
  406370:	ldur	x8, [x29, #-40]
  406374:	ldr	x6, [x8, #32]
  406378:	ldur	x8, [x29, #-40]
  40637c:	ldr	x7, [x8, #40]
  406380:	ldur	x8, [x29, #-40]
  406384:	ldr	x8, [x8, #48]
  406388:	ldur	x9, [x29, #-40]
  40638c:	ldr	x9, [x9, #56]
  406390:	ldur	x10, [x29, #-40]
  406394:	ldr	x10, [x10, #64]
  406398:	ldr	x11, [sp, #32]
  40639c:	str	x0, [sp, #24]
  4063a0:	mov	x0, x11
  4063a4:	ldr	x1, [sp, #24]
  4063a8:	mov	x12, sp
  4063ac:	str	x8, [x12]
  4063b0:	mov	x8, sp
  4063b4:	str	x9, [x8, #8]
  4063b8:	mov	x8, sp
  4063bc:	str	x10, [x8, #16]
  4063c0:	bl	401ac0 <fprintf@plt>
  4063c4:	ldr	x28, [sp, #272]
  4063c8:	ldp	x29, x30, [sp, #256]
  4063cc:	add	sp, sp, #0x120
  4063d0:	ret
  4063d4:	sub	sp, sp, #0x40
  4063d8:	stp	x29, x30, [sp, #48]
  4063dc:	add	x29, sp, #0x30
  4063e0:	stur	x0, [x29, #-8]
  4063e4:	stur	x1, [x29, #-16]
  4063e8:	str	x2, [sp, #24]
  4063ec:	str	x3, [sp, #16]
  4063f0:	str	x4, [sp, #8]
  4063f4:	str	xzr, [sp]
  4063f8:	ldr	x8, [sp, #8]
  4063fc:	ldr	x9, [sp]
  406400:	mov	x10, #0x8                   	// #8
  406404:	mul	x9, x10, x9
  406408:	add	x8, x8, x9
  40640c:	ldr	x8, [x8]
  406410:	cbz	x8, 406424 <__fxstatat@plt+0x4944>
  406414:	ldr	x8, [sp]
  406418:	add	x8, x8, #0x1
  40641c:	str	x8, [sp]
  406420:	b	4063f8 <__fxstatat@plt+0x4918>
  406424:	ldur	x0, [x29, #-8]
  406428:	ldur	x1, [x29, #-16]
  40642c:	ldr	x2, [sp, #24]
  406430:	ldr	x3, [sp, #16]
  406434:	ldr	x4, [sp, #8]
  406438:	ldr	x5, [sp]
  40643c:	bl	405f08 <__fxstatat@plt+0x4428>
  406440:	ldp	x29, x30, [sp, #48]
  406444:	add	sp, sp, #0x40
  406448:	ret
  40644c:	sub	sp, sp, #0xb0
  406450:	stp	x29, x30, [sp, #160]
  406454:	add	x29, sp, #0xa0
  406458:	stur	x0, [x29, #-8]
  40645c:	stur	x1, [x29, #-16]
  406460:	stur	x2, [x29, #-24]
  406464:	stur	x3, [x29, #-32]
  406468:	stur	xzr, [x29, #-40]
  40646c:	str	x4, [sp, #32]
  406470:	ldur	x8, [x29, #-40]
  406474:	mov	w9, #0x0                   	// #0
  406478:	cmp	x8, #0xa
  40647c:	str	w9, [sp, #28]
  406480:	b.cs	406514 <__fxstatat@plt+0x4a34>  // b.hs, b.nlast
  406484:	ldr	x8, [sp, #32]
  406488:	ldrsw	x9, [x8, #24]
  40648c:	mov	w10, w9
  406490:	cmp	w10, #0x0
  406494:	cset	w10, ge  // ge = tcont
  406498:	str	x9, [sp, #16]
  40649c:	tbnz	w10, #0, 4064d4 <__fxstatat@plt+0x49f4>
  4064a0:	ldr	x8, [sp, #16]
  4064a4:	add	w8, w8, #0x8
  4064a8:	ldr	x9, [sp, #32]
  4064ac:	str	w8, [x9, #24]
  4064b0:	cmp	w8, #0x0
  4064b4:	cset	w8, gt
  4064b8:	tbnz	w8, #0, 4064d4 <__fxstatat@plt+0x49f4>
  4064bc:	ldr	x8, [sp, #32]
  4064c0:	ldr	x9, [x8, #8]
  4064c4:	ldr	x10, [sp, #16]
  4064c8:	add	x9, x9, x10
  4064cc:	str	x9, [sp, #8]
  4064d0:	b	4064e8 <__fxstatat@plt+0x4a08>
  4064d4:	ldr	x8, [sp, #32]
  4064d8:	ldr	x9, [x8]
  4064dc:	add	x10, x9, #0x8
  4064e0:	str	x10, [x8]
  4064e4:	str	x9, [sp, #8]
  4064e8:	ldr	x8, [sp, #8]
  4064ec:	ldr	x8, [x8]
  4064f0:	ldur	x9, [x29, #-40]
  4064f4:	mov	x10, #0x8                   	// #8
  4064f8:	mul	x9, x10, x9
  4064fc:	add	x10, sp, #0x28
  406500:	add	x9, x10, x9
  406504:	str	x8, [x9]
  406508:	cmp	x8, #0x0
  40650c:	cset	w11, ne  // ne = any
  406510:	str	w11, [sp, #28]
  406514:	ldr	w8, [sp, #28]
  406518:	tbnz	w8, #0, 406520 <__fxstatat@plt+0x4a40>
  40651c:	b	406530 <__fxstatat@plt+0x4a50>
  406520:	ldur	x8, [x29, #-40]
  406524:	add	x8, x8, #0x1
  406528:	stur	x8, [x29, #-40]
  40652c:	b	406470 <__fxstatat@plt+0x4990>
  406530:	ldur	x0, [x29, #-8]
  406534:	ldur	x1, [x29, #-16]
  406538:	ldur	x2, [x29, #-24]
  40653c:	ldur	x3, [x29, #-32]
  406540:	ldur	x5, [x29, #-40]
  406544:	add	x4, sp, #0x28
  406548:	bl	405f08 <__fxstatat@plt+0x4428>
  40654c:	ldp	x29, x30, [sp, #160]
  406550:	add	sp, sp, #0xb0
  406554:	ret
  406558:	sub	sp, sp, #0x120
  40655c:	stp	x29, x30, [sp, #256]
  406560:	str	x28, [sp, #272]
  406564:	add	x29, sp, #0x100
  406568:	str	q7, [sp, #112]
  40656c:	str	q6, [sp, #96]
  406570:	str	q5, [sp, #80]
  406574:	str	q4, [sp, #64]
  406578:	str	q3, [sp, #48]
  40657c:	str	q2, [sp, #32]
  406580:	str	q1, [sp, #16]
  406584:	str	q0, [sp]
  406588:	str	x7, [sp, #152]
  40658c:	str	x6, [sp, #144]
  406590:	str	x5, [sp, #136]
  406594:	str	x4, [sp, #128]
  406598:	stur	x0, [x29, #-8]
  40659c:	stur	x1, [x29, #-16]
  4065a0:	stur	x2, [x29, #-24]
  4065a4:	stur	x3, [x29, #-32]
  4065a8:	mov	w8, #0xffffff80            	// #-128
  4065ac:	stur	w8, [x29, #-36]
  4065b0:	mov	w8, #0xffffffe0            	// #-32
  4065b4:	stur	w8, [x29, #-40]
  4065b8:	mov	x9, sp
  4065bc:	add	x9, x9, #0x80
  4065c0:	stur	x9, [x29, #-48]
  4065c4:	add	x9, sp, #0x80
  4065c8:	add	x9, x9, #0x20
  4065cc:	stur	x9, [x29, #-56]
  4065d0:	add	x9, x29, #0x20
  4065d4:	stur	x9, [x29, #-64]
  4065d8:	ldur	x0, [x29, #-8]
  4065dc:	ldur	x1, [x29, #-16]
  4065e0:	ldur	x2, [x29, #-24]
  4065e4:	ldur	x3, [x29, #-32]
  4065e8:	ldur	q0, [x29, #-64]
  4065ec:	ldur	q1, [x29, #-48]
  4065f0:	stur	q1, [x29, #-80]
  4065f4:	stur	q0, [x29, #-96]
  4065f8:	sub	x4, x29, #0x60
  4065fc:	bl	40644c <__fxstatat@plt+0x496c>
  406600:	ldr	x28, [sp, #272]
  406604:	ldp	x29, x30, [sp, #256]
  406608:	add	sp, sp, #0x120
  40660c:	ret
  406610:	sub	sp, sp, #0x40
  406614:	stp	x29, x30, [sp, #48]
  406618:	add	x29, sp, #0x30
  40661c:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  406620:	add	x0, x0, #0xdee
  406624:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  406628:	add	x1, x1, #0xe03
  40662c:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  406630:	add	x8, x8, #0xe19
  406634:	adrp	x9, 40f000 <__fxstatat@plt+0xd520>
  406638:	add	x9, x9, #0x29a
  40663c:	adrp	x2, 40f000 <__fxstatat@plt+0xd520>
  406640:	add	x2, x2, #0x46f
  406644:	adrp	x10, 40f000 <__fxstatat@plt+0xd520>
  406648:	add	x10, x10, #0xe2d
  40664c:	adrp	x11, 421000 <__fxstatat@plt+0x1f520>
  406650:	add	x11, x11, #0x2b0
  406654:	stur	x1, [x29, #-8]
  406658:	stur	x8, [x29, #-16]
  40665c:	str	x9, [sp, #24]
  406660:	str	x2, [sp, #16]
  406664:	str	x10, [sp, #8]
  406668:	str	x11, [sp]
  40666c:	bl	401ab0 <gettext@plt>
  406670:	ldur	x1, [x29, #-8]
  406674:	bl	401a70 <printf@plt>
  406678:	ldur	x8, [x29, #-16]
  40667c:	mov	x0, x8
  406680:	bl	401ab0 <gettext@plt>
  406684:	ldr	x1, [sp, #24]
  406688:	ldr	x2, [sp, #16]
  40668c:	bl	401a70 <printf@plt>
  406690:	ldr	x8, [sp, #8]
  406694:	mov	x0, x8
  406698:	bl	401ab0 <gettext@plt>
  40669c:	ldr	x8, [sp]
  4066a0:	ldr	x1, [x8]
  4066a4:	bl	401a30 <fputs_unlocked@plt>
  4066a8:	ldp	x29, x30, [sp, #48]
  4066ac:	add	sp, sp, #0x40
  4066b0:	ret
  4066b4:	sub	sp, sp, #0x20
  4066b8:	stp	x29, x30, [sp, #16]
  4066bc:	add	x29, sp, #0x10
  4066c0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4066c4:	str	x0, [sp, #8]
  4066c8:	str	x1, [sp]
  4066cc:	ldr	x9, [sp]
  4066d0:	udiv	x8, x8, x9
  4066d4:	ldr	x9, [sp, #8]
  4066d8:	cmp	x8, x9
  4066dc:	b.cs	4066e4 <__fxstatat@plt+0x4c04>  // b.hs, b.nlast
  4066e0:	bl	406a50 <__fxstatat@plt+0x4f70>
  4066e4:	ldr	x8, [sp, #8]
  4066e8:	ldr	x9, [sp]
  4066ec:	mul	x0, x8, x9
  4066f0:	bl	406700 <__fxstatat@plt+0x4c20>
  4066f4:	ldp	x29, x30, [sp, #16]
  4066f8:	add	sp, sp, #0x20
  4066fc:	ret
  406700:	sub	sp, sp, #0x20
  406704:	stp	x29, x30, [sp, #16]
  406708:	add	x29, sp, #0x10
  40670c:	str	x0, [sp, #8]
  406710:	ldr	x0, [sp, #8]
  406714:	bl	4017f0 <malloc@plt>
  406718:	str	x0, [sp]
  40671c:	ldr	x8, [sp]
  406720:	cbnz	x8, 406730 <__fxstatat@plt+0x4c50>
  406724:	ldr	x8, [sp, #8]
  406728:	cbz	x8, 406730 <__fxstatat@plt+0x4c50>
  40672c:	bl	406a50 <__fxstatat@plt+0x4f70>
  406730:	ldr	x0, [sp]
  406734:	ldp	x29, x30, [sp, #16]
  406738:	add	sp, sp, #0x20
  40673c:	ret
  406740:	sub	sp, sp, #0x30
  406744:	stp	x29, x30, [sp, #32]
  406748:	add	x29, sp, #0x20
  40674c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406750:	stur	x0, [x29, #-8]
  406754:	str	x1, [sp, #16]
  406758:	str	x2, [sp, #8]
  40675c:	ldr	x9, [sp, #8]
  406760:	udiv	x8, x8, x9
  406764:	ldr	x9, [sp, #16]
  406768:	cmp	x8, x9
  40676c:	b.cs	406774 <__fxstatat@plt+0x4c94>  // b.hs, b.nlast
  406770:	bl	406a50 <__fxstatat@plt+0x4f70>
  406774:	ldur	x0, [x29, #-8]
  406778:	ldr	x8, [sp, #16]
  40677c:	ldr	x9, [sp, #8]
  406780:	mul	x1, x8, x9
  406784:	bl	406794 <__fxstatat@plt+0x4cb4>
  406788:	ldp	x29, x30, [sp, #32]
  40678c:	add	sp, sp, #0x30
  406790:	ret
  406794:	sub	sp, sp, #0x30
  406798:	stp	x29, x30, [sp, #32]
  40679c:	add	x29, sp, #0x20
  4067a0:	str	x0, [sp, #16]
  4067a4:	str	x1, [sp, #8]
  4067a8:	ldr	x8, [sp, #8]
  4067ac:	cbnz	x8, 4067cc <__fxstatat@plt+0x4cec>
  4067b0:	ldr	x8, [sp, #16]
  4067b4:	cbz	x8, 4067cc <__fxstatat@plt+0x4cec>
  4067b8:	ldr	x0, [sp, #16]
  4067bc:	bl	401980 <free@plt>
  4067c0:	mov	x8, xzr
  4067c4:	stur	x8, [x29, #-8]
  4067c8:	b	4067f8 <__fxstatat@plt+0x4d18>
  4067cc:	ldr	x0, [sp, #16]
  4067d0:	ldr	x1, [sp, #8]
  4067d4:	bl	401880 <realloc@plt>
  4067d8:	str	x0, [sp, #16]
  4067dc:	ldr	x8, [sp, #16]
  4067e0:	cbnz	x8, 4067f0 <__fxstatat@plt+0x4d10>
  4067e4:	ldr	x8, [sp, #8]
  4067e8:	cbz	x8, 4067f0 <__fxstatat@plt+0x4d10>
  4067ec:	bl	406a50 <__fxstatat@plt+0x4f70>
  4067f0:	ldr	x8, [sp, #16]
  4067f4:	stur	x8, [x29, #-8]
  4067f8:	ldur	x0, [x29, #-8]
  4067fc:	ldp	x29, x30, [sp, #32]
  406800:	add	sp, sp, #0x30
  406804:	ret
  406808:	sub	sp, sp, #0x30
  40680c:	stp	x29, x30, [sp, #32]
  406810:	add	x29, sp, #0x20
  406814:	stur	x0, [x29, #-8]
  406818:	str	x1, [sp, #16]
  40681c:	str	x2, [sp, #8]
  406820:	ldr	x8, [sp, #16]
  406824:	ldr	x8, [x8]
  406828:	str	x8, [sp]
  40682c:	ldur	x8, [x29, #-8]
  406830:	cbnz	x8, 40688c <__fxstatat@plt+0x4dac>
  406834:	ldr	x8, [sp]
  406838:	cbnz	x8, 40686c <__fxstatat@plt+0x4d8c>
  40683c:	ldr	x8, [sp, #8]
  406840:	mov	x9, #0x80                  	// #128
  406844:	udiv	x8, x9, x8
  406848:	str	x8, [sp]
  40684c:	ldr	x8, [sp]
  406850:	cmp	x8, #0x0
  406854:	cset	w10, ne  // ne = any
  406858:	eor	w10, w10, #0x1
  40685c:	and	w10, w10, #0x1
  406860:	ldr	x8, [sp]
  406864:	add	x8, x8, w10, sxtw
  406868:	str	x8, [sp]
  40686c:	ldr	x8, [sp, #8]
  406870:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  406874:	udiv	x8, x9, x8
  406878:	ldr	x9, [sp]
  40687c:	cmp	x8, x9
  406880:	b.cs	406888 <__fxstatat@plt+0x4da8>  // b.hs, b.nlast
  406884:	bl	406a50 <__fxstatat@plt+0x4f70>
  406888:	b	4068c8 <__fxstatat@plt+0x4de8>
  40688c:	ldr	x8, [sp, #8]
  406890:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  406894:	movk	x9, #0x5554
  406898:	udiv	x8, x9, x8
  40689c:	ldr	x9, [sp]
  4068a0:	cmp	x8, x9
  4068a4:	b.hi	4068ac <__fxstatat@plt+0x4dcc>  // b.pmore
  4068a8:	bl	406a50 <__fxstatat@plt+0x4f70>
  4068ac:	ldr	x8, [sp]
  4068b0:	mov	x9, #0x2                   	// #2
  4068b4:	udiv	x8, x8, x9
  4068b8:	add	x8, x8, #0x1
  4068bc:	ldr	x9, [sp]
  4068c0:	add	x8, x9, x8
  4068c4:	str	x8, [sp]
  4068c8:	ldr	x8, [sp]
  4068cc:	ldr	x9, [sp, #16]
  4068d0:	str	x8, [x9]
  4068d4:	ldur	x0, [x29, #-8]
  4068d8:	ldr	x8, [sp]
  4068dc:	ldr	x9, [sp, #8]
  4068e0:	mul	x1, x8, x9
  4068e4:	bl	406794 <__fxstatat@plt+0x4cb4>
  4068e8:	ldp	x29, x30, [sp, #32]
  4068ec:	add	sp, sp, #0x30
  4068f0:	ret
  4068f4:	sub	sp, sp, #0x20
  4068f8:	stp	x29, x30, [sp, #16]
  4068fc:	add	x29, sp, #0x10
  406900:	str	x0, [sp, #8]
  406904:	ldr	x0, [sp, #8]
  406908:	bl	406700 <__fxstatat@plt+0x4c20>
  40690c:	ldp	x29, x30, [sp, #16]
  406910:	add	sp, sp, #0x20
  406914:	ret
  406918:	sub	sp, sp, #0x20
  40691c:	stp	x29, x30, [sp, #16]
  406920:	add	x29, sp, #0x10
  406924:	mov	x2, #0x1                   	// #1
  406928:	str	x0, [sp, #8]
  40692c:	str	x1, [sp]
  406930:	ldr	x0, [sp, #8]
  406934:	ldr	x1, [sp]
  406938:	bl	406808 <__fxstatat@plt+0x4d28>
  40693c:	ldp	x29, x30, [sp, #16]
  406940:	add	sp, sp, #0x20
  406944:	ret
  406948:	sub	sp, sp, #0x20
  40694c:	stp	x29, x30, [sp, #16]
  406950:	add	x29, sp, #0x10
  406954:	str	x0, [sp, #8]
  406958:	ldr	x0, [sp, #8]
  40695c:	bl	406700 <__fxstatat@plt+0x4c20>
  406960:	ldr	x2, [sp, #8]
  406964:	str	x0, [sp]
  406968:	mov	w8, wzr
  40696c:	mov	w1, w8
  406970:	bl	401850 <memset@plt>
  406974:	ldr	x0, [sp]
  406978:	ldp	x29, x30, [sp, #16]
  40697c:	add	sp, sp, #0x20
  406980:	ret
  406984:	sub	sp, sp, #0x30
  406988:	stp	x29, x30, [sp, #32]
  40698c:	add	x29, sp, #0x20
  406990:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406994:	stur	x0, [x29, #-8]
  406998:	str	x1, [sp, #16]
  40699c:	ldr	x9, [sp, #16]
  4069a0:	udiv	x8, x8, x9
  4069a4:	ldur	x9, [x29, #-8]
  4069a8:	cmp	x8, x9
  4069ac:	b.cc	4069c4 <__fxstatat@plt+0x4ee4>  // b.lo, b.ul, b.last
  4069b0:	ldur	x0, [x29, #-8]
  4069b4:	ldr	x1, [sp, #16]
  4069b8:	bl	401860 <calloc@plt>
  4069bc:	str	x0, [sp, #8]
  4069c0:	cbnz	x0, 4069c8 <__fxstatat@plt+0x4ee8>
  4069c4:	bl	406a50 <__fxstatat@plt+0x4f70>
  4069c8:	ldr	x0, [sp, #8]
  4069cc:	ldp	x29, x30, [sp, #32]
  4069d0:	add	sp, sp, #0x30
  4069d4:	ret
  4069d8:	sub	sp, sp, #0x30
  4069dc:	stp	x29, x30, [sp, #32]
  4069e0:	add	x29, sp, #0x20
  4069e4:	stur	x0, [x29, #-8]
  4069e8:	str	x1, [sp, #16]
  4069ec:	ldr	x0, [sp, #16]
  4069f0:	bl	406700 <__fxstatat@plt+0x4c20>
  4069f4:	ldur	x1, [x29, #-8]
  4069f8:	ldr	x2, [sp, #16]
  4069fc:	str	x0, [sp, #8]
  406a00:	bl	4016d0 <memcpy@plt>
  406a04:	ldr	x0, [sp, #8]
  406a08:	ldp	x29, x30, [sp, #32]
  406a0c:	add	sp, sp, #0x30
  406a10:	ret
  406a14:	sub	sp, sp, #0x20
  406a18:	stp	x29, x30, [sp, #16]
  406a1c:	add	x29, sp, #0x10
  406a20:	str	x0, [sp, #8]
  406a24:	ldr	x0, [sp, #8]
  406a28:	ldr	x8, [sp, #8]
  406a2c:	str	x0, [sp]
  406a30:	mov	x0, x8
  406a34:	bl	401710 <strlen@plt>
  406a38:	add	x1, x0, #0x1
  406a3c:	ldr	x0, [sp]
  406a40:	bl	4069d8 <__fxstatat@plt+0x4ef8>
  406a44:	ldp	x29, x30, [sp, #16]
  406a48:	add	sp, sp, #0x20
  406a4c:	ret
  406a50:	sub	sp, sp, #0x30
  406a54:	stp	x29, x30, [sp, #32]
  406a58:	add	x29, sp, #0x20
  406a5c:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  406a60:	add	x8, x8, #0x230
  406a64:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  406a68:	add	x0, x0, #0xe9d
  406a6c:	mov	w9, wzr
  406a70:	adrp	x2, 40f000 <__fxstatat@plt+0xd520>
  406a74:	add	x2, x2, #0x805
  406a78:	ldr	w10, [x8]
  406a7c:	stur	w9, [x29, #-4]
  406a80:	str	x2, [sp, #16]
  406a84:	str	w10, [sp, #12]
  406a88:	bl	401ab0 <gettext@plt>
  406a8c:	ldr	w9, [sp, #12]
  406a90:	str	x0, [sp]
  406a94:	mov	w0, w9
  406a98:	ldur	w1, [x29, #-4]
  406a9c:	ldr	x2, [sp, #16]
  406aa0:	ldr	x3, [sp]
  406aa4:	bl	401740 <error@plt>
  406aa8:	bl	4018e0 <abort@plt>
  406aac:	sub	sp, sp, #0x30
  406ab0:	stp	x29, x30, [sp, #32]
  406ab4:	add	x29, sp, #0x20
  406ab8:	stur	x0, [x29, #-8]
  406abc:	stur	w1, [x29, #-12]
  406ac0:	str	x2, [sp, #8]
  406ac4:	ldur	x0, [x29, #-8]
  406ac8:	ldur	w8, [x29, #-12]
  406acc:	orr	w1, w8, #0x200
  406ad0:	ldr	x2, [sp, #8]
  406ad4:	bl	406bbc <__fxstatat@plt+0x50dc>
  406ad8:	str	x0, [sp]
  406adc:	ldr	x9, [sp]
  406ae0:	cbnz	x9, 406b1c <__fxstatat@plt+0x503c>
  406ae4:	bl	401a90 <__errno_location@plt>
  406ae8:	ldr	w8, [x0]
  406aec:	cmp	w8, #0x16
  406af0:	b.eq	406af8 <__fxstatat@plt+0x5018>  // b.none
  406af4:	b	406b18 <__fxstatat@plt+0x5038>
  406af8:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  406afc:	add	x0, x0, #0xeae
  406b00:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  406b04:	add	x1, x1, #0xebe
  406b08:	mov	w2, #0x29                  	// #41
  406b0c:	adrp	x3, 40f000 <__fxstatat@plt+0xd520>
  406b10:	add	x3, x3, #0xec9
  406b14:	bl	401a80 <__assert_fail@plt>
  406b18:	bl	406a50 <__fxstatat@plt+0x4f70>
  406b1c:	ldr	x0, [sp]
  406b20:	ldp	x29, x30, [sp, #32]
  406b24:	add	sp, sp, #0x30
  406b28:	ret
  406b2c:	sub	sp, sp, #0x20
  406b30:	str	x0, [sp, #24]
  406b34:	str	x1, [sp, #16]
  406b38:	ldr	x8, [sp, #24]
  406b3c:	ldr	w9, [x8, #72]
  406b40:	and	w9, w9, #0x10
  406b44:	cbz	w9, 406b60 <__fxstatat@plt+0x5080>
  406b48:	ldr	x8, [sp, #24]
  406b4c:	ldr	w9, [x8, #72]
  406b50:	and	w9, w9, #0x1
  406b54:	mov	w10, #0x1                   	// #1
  406b58:	str	w10, [sp, #12]
  406b5c:	cbz	w9, 406bac <__fxstatat@plt+0x50cc>
  406b60:	ldr	x8, [sp, #24]
  406b64:	ldr	w9, [x8, #72]
  406b68:	and	w9, w9, #0x10
  406b6c:	mov	w10, #0x0                   	// #0
  406b70:	str	w10, [sp, #8]
  406b74:	cbz	w9, 406ba4 <__fxstatat@plt+0x50c4>
  406b78:	ldr	x8, [sp, #24]
  406b7c:	ldr	w9, [x8, #72]
  406b80:	and	w9, w9, #0x1
  406b84:	mov	w10, #0x0                   	// #0
  406b88:	str	w10, [sp, #8]
  406b8c:	cbz	w9, 406ba4 <__fxstatat@plt+0x50c4>
  406b90:	ldr	x8, [sp, #16]
  406b94:	ldr	x8, [x8, #88]
  406b98:	cmp	x8, #0x0
  406b9c:	cset	w9, ne  // ne = any
  406ba0:	str	w9, [sp, #8]
  406ba4:	ldr	w8, [sp, #8]
  406ba8:	str	w8, [sp, #12]
  406bac:	ldr	w8, [sp, #12]
  406bb0:	and	w0, w8, #0x1
  406bb4:	add	sp, sp, #0x20
  406bb8:	ret
  406bbc:	sub	sp, sp, #0xa0
  406bc0:	stp	x29, x30, [sp, #144]
  406bc4:	add	x29, sp, #0x90
  406bc8:	mov	x8, xzr
  406bcc:	mov	w9, #0x1                   	// #1
  406bd0:	stur	x0, [x29, #-16]
  406bd4:	stur	w1, [x29, #-20]
  406bd8:	stur	x2, [x29, #-32]
  406bdc:	str	x8, [sp, #72]
  406be0:	str	x8, [sp, #64]
  406be4:	ldur	w10, [x29, #-20]
  406be8:	and	w10, w10, #0xfffff000
  406bec:	str	w9, [sp, #28]
  406bf0:	cbz	w10, 406c0c <__fxstatat@plt+0x512c>
  406bf4:	bl	401a90 <__errno_location@plt>
  406bf8:	mov	w8, #0x16                  	// #22
  406bfc:	str	w8, [x0]
  406c00:	mov	x9, xzr
  406c04:	stur	x9, [x29, #-8]
  406c08:	b	4070e4 <__fxstatat@plt+0x5604>
  406c0c:	ldur	w8, [x29, #-20]
  406c10:	and	w8, w8, #0x4
  406c14:	cbz	w8, 406c3c <__fxstatat@plt+0x515c>
  406c18:	ldur	w8, [x29, #-20]
  406c1c:	and	w8, w8, #0x200
  406c20:	cbz	w8, 406c3c <__fxstatat@plt+0x515c>
  406c24:	bl	401a90 <__errno_location@plt>
  406c28:	mov	w8, #0x16                  	// #22
  406c2c:	str	w8, [x0]
  406c30:	mov	x9, xzr
  406c34:	stur	x9, [x29, #-8]
  406c38:	b	4070e4 <__fxstatat@plt+0x5604>
  406c3c:	ldur	w8, [x29, #-20]
  406c40:	mov	w9, #0x12                  	// #18
  406c44:	and	w8, w8, w9
  406c48:	cbnz	w8, 406c64 <__fxstatat@plt+0x5184>
  406c4c:	bl	401a90 <__errno_location@plt>
  406c50:	mov	w8, #0x16                  	// #22
  406c54:	str	w8, [x0]
  406c58:	mov	x9, xzr
  406c5c:	stur	x9, [x29, #-8]
  406c60:	b	4070e4 <__fxstatat@plt+0x5604>
  406c64:	mov	x0, #0x80                  	// #128
  406c68:	bl	4017f0 <malloc@plt>
  406c6c:	stur	x0, [x29, #-40]
  406c70:	cbnz	x0, 406c80 <__fxstatat@plt+0x51a0>
  406c74:	mov	x8, xzr
  406c78:	stur	x8, [x29, #-8]
  406c7c:	b	4070e4 <__fxstatat@plt+0x5604>
  406c80:	ldur	x0, [x29, #-40]
  406c84:	mov	w8, wzr
  406c88:	mov	w1, w8
  406c8c:	mov	x2, #0x80                  	// #128
  406c90:	bl	401850 <memset@plt>
  406c94:	ldur	x9, [x29, #-32]
  406c98:	ldur	x10, [x29, #-40]
  406c9c:	str	x9, [x10, #64]
  406ca0:	ldur	w8, [x29, #-20]
  406ca4:	ldur	x9, [x29, #-40]
  406ca8:	str	w8, [x9, #72]
  406cac:	ldur	x9, [x29, #-40]
  406cb0:	ldr	w8, [x9, #72]
  406cb4:	and	w8, w8, #0x2
  406cb8:	cbz	w8, 406cdc <__fxstatat@plt+0x51fc>
  406cbc:	ldur	x8, [x29, #-40]
  406cc0:	ldr	w9, [x8, #72]
  406cc4:	orr	w9, w9, #0x4
  406cc8:	str	w9, [x8, #72]
  406ccc:	ldur	x8, [x29, #-40]
  406cd0:	ldr	w9, [x8, #72]
  406cd4:	and	w9, w9, #0xfffffdff
  406cd8:	str	w9, [x8, #72]
  406cdc:	ldur	x8, [x29, #-40]
  406ce0:	mov	w9, #0xffffff9c            	// #-100
  406ce4:	str	w9, [x8, #44]
  406ce8:	ldur	x8, [x29, #-40]
  406cec:	ldr	w9, [x8, #72]
  406cf0:	and	w9, w9, #0x200
  406cf4:	cbz	w9, 406d34 <__fxstatat@plt+0x5254>
  406cf8:	ldr	w8, [sp, #28]
  406cfc:	tbnz	w8, #0, 406d34 <__fxstatat@plt+0x5254>
  406d00:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  406d04:	add	x0, x0, #0xf49
  406d08:	mov	w8, wzr
  406d0c:	mov	w1, w8
  406d10:	bl	40afc0 <__fxstatat@plt+0x94e0>
  406d14:	str	w0, [sp, #56]
  406d18:	ldr	w8, [sp, #56]
  406d1c:	cmp	w8, #0x0
  406d20:	cset	w8, ge  // ge = tcont
  406d24:	tbnz	w8, #0, 406d2c <__fxstatat@plt+0x524c>
  406d28:	b	406d34 <__fxstatat@plt+0x5254>
  406d2c:	ldr	w0, [sp, #56]
  406d30:	bl	4018a0 <close@plt>
  406d34:	ldur	x0, [x29, #-16]
  406d38:	bl	4070f4 <__fxstatat@plt+0x5614>
  406d3c:	str	x0, [sp, #48]
  406d40:	ldur	x0, [x29, #-40]
  406d44:	ldr	x8, [sp, #48]
  406d48:	cmp	x8, #0x1, lsl #12
  406d4c:	str	x0, [sp, #16]
  406d50:	b.ls	406d60 <__fxstatat@plt+0x5280>  // b.plast
  406d54:	ldr	x8, [sp, #48]
  406d58:	str	x8, [sp, #8]
  406d5c:	b	406d68 <__fxstatat@plt+0x5288>
  406d60:	mov	x8, #0x1000                	// #4096
  406d64:	str	x8, [sp, #8]
  406d68:	ldr	x8, [sp, #8]
  406d6c:	ldr	x0, [sp, #16]
  406d70:	mov	x1, x8
  406d74:	bl	40715c <__fxstatat@plt+0x567c>
  406d78:	tbnz	w0, #0, 406d80 <__fxstatat@plt+0x52a0>
  406d7c:	b	4070d4 <__fxstatat@plt+0x55f4>
  406d80:	ldur	x8, [x29, #-16]
  406d84:	ldr	x8, [x8]
  406d88:	cbz	x8, 406dc8 <__fxstatat@plt+0x52e8>
  406d8c:	ldur	x0, [x29, #-40]
  406d90:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  406d94:	add	x1, x1, #0x20f
  406d98:	mov	x8, xzr
  406d9c:	mov	x2, x8
  406da0:	bl	407250 <__fxstatat@plt+0x5770>
  406da4:	str	x0, [sp, #72]
  406da8:	cbnz	x0, 406db0 <__fxstatat@plt+0x52d0>
  406dac:	b	4070c8 <__fxstatat@plt+0x55e8>
  406db0:	ldr	x8, [sp, #72]
  406db4:	mov	x9, #0xffffffffffffffff    	// #-1
  406db8:	str	x9, [x8, #88]
  406dbc:	ldr	x8, [sp, #72]
  406dc0:	mov	w10, #0xffffffff            	// #-1
  406dc4:	str	w10, [x8, #104]
  406dc8:	ldur	x8, [x29, #-32]
  406dcc:	mov	w9, #0x1                   	// #1
  406dd0:	str	w9, [sp, #4]
  406dd4:	cbz	x8, 406dec <__fxstatat@plt+0x530c>
  406dd8:	ldur	x8, [x29, #-40]
  406ddc:	ldr	w9, [x8, #72]
  406de0:	tst	w9, #0x400
  406de4:	cset	w9, ne  // ne = any
  406de8:	str	w9, [sp, #4]
  406dec:	ldr	w8, [sp, #4]
  406df0:	and	w8, w8, #0x1
  406df4:	strb	w8, [sp, #63]
  406df8:	mov	x9, xzr
  406dfc:	stur	x9, [x29, #-56]
  406e00:	stur	xzr, [x29, #-64]
  406e04:	ldur	x8, [x29, #-16]
  406e08:	ldr	x8, [x8]
  406e0c:	cbz	x8, 406fb8 <__fxstatat@plt+0x54d8>
  406e10:	ldur	x8, [x29, #-16]
  406e14:	ldr	x0, [x8]
  406e18:	bl	401710 <strlen@plt>
  406e1c:	str	x0, [sp, #40]
  406e20:	ldur	w9, [x29, #-20]
  406e24:	and	w9, w9, #0x800
  406e28:	cbnz	w9, 406eb0 <__fxstatat@plt+0x53d0>
  406e2c:	ldur	x8, [x29, #-16]
  406e30:	ldr	x8, [x8]
  406e34:	str	x8, [sp, #32]
  406e38:	ldr	x8, [sp, #40]
  406e3c:	mov	x9, #0x2                   	// #2
  406e40:	cmp	x9, x8
  406e44:	b.cs	406eb0 <__fxstatat@plt+0x53d0>  // b.hs, b.nlast
  406e48:	ldr	x8, [sp, #32]
  406e4c:	ldr	x9, [sp, #40]
  406e50:	subs	x9, x9, #0x1
  406e54:	ldrb	w10, [x8, x9]
  406e58:	cmp	w10, #0x2f
  406e5c:	b.ne	406eb0 <__fxstatat@plt+0x53d0>  // b.any
  406e60:	ldr	x8, [sp, #40]
  406e64:	mov	x9, #0x1                   	// #1
  406e68:	mov	w10, #0x0                   	// #0
  406e6c:	cmp	x9, x8
  406e70:	str	w10, [sp]
  406e74:	b.cs	406e94 <__fxstatat@plt+0x53b4>  // b.hs, b.nlast
  406e78:	ldr	x8, [sp, #32]
  406e7c:	ldr	x9, [sp, #40]
  406e80:	subs	x9, x9, #0x2
  406e84:	ldrb	w10, [x8, x9]
  406e88:	cmp	w10, #0x2f
  406e8c:	cset	w10, eq  // eq = none
  406e90:	str	w10, [sp]
  406e94:	ldr	w8, [sp]
  406e98:	tbnz	w8, #0, 406ea0 <__fxstatat@plt+0x53c0>
  406e9c:	b	406eb0 <__fxstatat@plt+0x53d0>
  406ea0:	ldr	x8, [sp, #40]
  406ea4:	subs	x8, x8, #0x1
  406ea8:	str	x8, [sp, #40]
  406eac:	b	406e60 <__fxstatat@plt+0x5380>
  406eb0:	ldur	x0, [x29, #-40]
  406eb4:	ldur	x8, [x29, #-16]
  406eb8:	ldr	x1, [x8]
  406ebc:	ldr	x2, [sp, #40]
  406ec0:	bl	407250 <__fxstatat@plt+0x5770>
  406ec4:	stur	x0, [x29, #-48]
  406ec8:	cbnz	x0, 406ed0 <__fxstatat@plt+0x53f0>
  406ecc:	b	4070b8 <__fxstatat@plt+0x55d8>
  406ed0:	ldur	x8, [x29, #-48]
  406ed4:	str	xzr, [x8, #88]
  406ed8:	ldr	x8, [sp, #72]
  406edc:	ldur	x9, [x29, #-48]
  406ee0:	str	x8, [x9, #8]
  406ee4:	ldur	x8, [x29, #-48]
  406ee8:	add	x8, x8, #0xf8
  406eec:	ldur	x9, [x29, #-48]
  406ef0:	str	x8, [x9, #48]
  406ef4:	ldrb	w10, [sp, #63]
  406ef8:	tbnz	w10, #0, 406f00 <__fxstatat@plt+0x5420>
  406efc:	b	406f28 <__fxstatat@plt+0x5448>
  406f00:	ldur	x8, [x29, #-56]
  406f04:	cbz	x8, 406f28 <__fxstatat@plt+0x5448>
  406f08:	ldur	x8, [x29, #-48]
  406f0c:	mov	w9, #0xb                   	// #11
  406f10:	strh	w9, [x8, #108]
  406f14:	ldur	x0, [x29, #-48]
  406f18:	mov	w9, #0x1                   	// #1
  406f1c:	and	w1, w9, #0x1
  406f20:	bl	407340 <__fxstatat@plt+0x5860>
  406f24:	b	406f44 <__fxstatat@plt+0x5464>
  406f28:	ldur	x0, [x29, #-40]
  406f2c:	ldur	x1, [x29, #-48]
  406f30:	mov	w8, wzr
  406f34:	and	w2, w8, #0x1
  406f38:	bl	4073a0 <__fxstatat@plt+0x58c0>
  406f3c:	ldur	x9, [x29, #-48]
  406f40:	strh	w0, [x9, #108]
  406f44:	ldur	x8, [x29, #-32]
  406f48:	cbz	x8, 406f64 <__fxstatat@plt+0x5484>
  406f4c:	ldur	x8, [x29, #-56]
  406f50:	ldur	x9, [x29, #-48]
  406f54:	str	x8, [x9, #16]
  406f58:	ldur	x8, [x29, #-48]
  406f5c:	stur	x8, [x29, #-56]
  406f60:	b	406f9c <__fxstatat@plt+0x54bc>
  406f64:	ldur	x8, [x29, #-48]
  406f68:	mov	x9, xzr
  406f6c:	str	x9, [x8, #16]
  406f70:	ldur	x8, [x29, #-56]
  406f74:	cbnz	x8, 406f88 <__fxstatat@plt+0x54a8>
  406f78:	ldur	x8, [x29, #-48]
  406f7c:	stur	x8, [x29, #-56]
  406f80:	str	x8, [sp, #64]
  406f84:	b	406f9c <__fxstatat@plt+0x54bc>
  406f88:	ldur	x8, [x29, #-48]
  406f8c:	ldr	x9, [sp, #64]
  406f90:	str	x8, [x9, #16]
  406f94:	ldur	x8, [x29, #-48]
  406f98:	str	x8, [sp, #64]
  406f9c:	ldur	x8, [x29, #-16]
  406fa0:	add	x8, x8, #0x8
  406fa4:	stur	x8, [x29, #-16]
  406fa8:	ldur	x8, [x29, #-64]
  406fac:	add	x8, x8, #0x1
  406fb0:	stur	x8, [x29, #-64]
  406fb4:	b	406e04 <__fxstatat@plt+0x5324>
  406fb8:	ldur	x8, [x29, #-32]
  406fbc:	cbz	x8, 406fe0 <__fxstatat@plt+0x5500>
  406fc0:	ldur	x8, [x29, #-64]
  406fc4:	cmp	x8, #0x1
  406fc8:	b.ls	406fe0 <__fxstatat@plt+0x5500>  // b.plast
  406fcc:	ldur	x0, [x29, #-40]
  406fd0:	ldur	x1, [x29, #-56]
  406fd4:	ldur	x2, [x29, #-64]
  406fd8:	bl	4075f4 <__fxstatat@plt+0x5b14>
  406fdc:	stur	x0, [x29, #-56]
  406fe0:	ldur	x0, [x29, #-40]
  406fe4:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  406fe8:	add	x1, x1, #0x20f
  406fec:	mov	x8, xzr
  406ff0:	mov	x2, x8
  406ff4:	bl	407250 <__fxstatat@plt+0x5770>
  406ff8:	ldur	x8, [x29, #-40]
  406ffc:	str	x0, [x8]
  407000:	cbnz	x0, 407008 <__fxstatat@plt+0x5528>
  407004:	b	4070b8 <__fxstatat@plt+0x55d8>
  407008:	ldur	x8, [x29, #-56]
  40700c:	ldur	x9, [x29, #-40]
  407010:	ldr	x9, [x9]
  407014:	str	x8, [x9, #16]
  407018:	ldur	x8, [x29, #-40]
  40701c:	ldr	x8, [x8]
  407020:	mov	w10, #0x9                   	// #9
  407024:	strh	w10, [x8, #108]
  407028:	ldur	x8, [x29, #-40]
  40702c:	ldr	x8, [x8]
  407030:	mov	x9, #0x1                   	// #1
  407034:	str	x9, [x8, #88]
  407038:	ldur	x0, [x29, #-40]
  40703c:	bl	40779c <__fxstatat@plt+0x5cbc>
  407040:	tbnz	w0, #0, 407048 <__fxstatat@plt+0x5568>
  407044:	b	4070b8 <__fxstatat@plt+0x55d8>
  407048:	ldur	x8, [x29, #-40]
  40704c:	ldr	w9, [x8, #72]
  407050:	and	w9, w9, #0x4
  407054:	cbnz	w9, 40709c <__fxstatat@plt+0x55bc>
  407058:	ldur	x8, [x29, #-40]
  40705c:	ldr	w9, [x8, #72]
  407060:	and	w9, w9, #0x200
  407064:	cbnz	w9, 40709c <__fxstatat@plt+0x55bc>
  407068:	ldur	x0, [x29, #-40]
  40706c:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  407070:	add	x1, x1, #0xf49
  407074:	bl	407868 <__fxstatat@plt+0x5d88>
  407078:	ldur	x8, [x29, #-40]
  40707c:	str	w0, [x8, #40]
  407080:	cmp	w0, #0x0
  407084:	cset	w9, ge  // ge = tcont
  407088:	tbnz	w9, #0, 40709c <__fxstatat@plt+0x55bc>
  40708c:	ldur	x8, [x29, #-40]
  407090:	ldr	w9, [x8, #72]
  407094:	orr	w9, w9, #0x4
  407098:	str	w9, [x8, #72]
  40709c:	ldur	x8, [x29, #-40]
  4070a0:	add	x0, x8, #0x60
  4070a4:	mov	w1, #0xffffffff            	// #-1
  4070a8:	bl	40cb54 <__fxstatat@plt+0xb074>
  4070ac:	ldur	x8, [x29, #-40]
  4070b0:	stur	x8, [x29, #-8]
  4070b4:	b	4070e4 <__fxstatat@plt+0x5604>
  4070b8:	ldur	x0, [x29, #-56]
  4070bc:	bl	4078f8 <__fxstatat@plt+0x5e18>
  4070c0:	ldr	x0, [sp, #72]
  4070c4:	bl	401980 <free@plt>
  4070c8:	ldur	x8, [x29, #-40]
  4070cc:	ldr	x0, [x8, #32]
  4070d0:	bl	401980 <free@plt>
  4070d4:	ldur	x0, [x29, #-40]
  4070d8:	bl	401980 <free@plt>
  4070dc:	mov	x8, xzr
  4070e0:	stur	x8, [x29, #-8]
  4070e4:	ldur	x0, [x29, #-8]
  4070e8:	ldp	x29, x30, [sp, #144]
  4070ec:	add	sp, sp, #0xa0
  4070f0:	ret
  4070f4:	sub	sp, sp, #0x30
  4070f8:	stp	x29, x30, [sp, #32]
  4070fc:	add	x29, sp, #0x20
  407100:	stur	x0, [x29, #-8]
  407104:	str	xzr, [sp, #8]
  407108:	ldur	x8, [x29, #-8]
  40710c:	ldr	x8, [x8]
  407110:	cbz	x8, 407148 <__fxstatat@plt+0x5668>
  407114:	ldur	x8, [x29, #-8]
  407118:	ldr	x0, [x8]
  40711c:	bl	401710 <strlen@plt>
  407120:	str	x0, [sp, #16]
  407124:	ldr	x8, [sp, #8]
  407128:	cmp	x0, x8
  40712c:	b.ls	407138 <__fxstatat@plt+0x5658>  // b.plast
  407130:	ldr	x8, [sp, #16]
  407134:	str	x8, [sp, #8]
  407138:	ldur	x8, [x29, #-8]
  40713c:	add	x8, x8, #0x8
  407140:	stur	x8, [x29, #-8]
  407144:	b	407108 <__fxstatat@plt+0x5628>
  407148:	ldr	x8, [sp, #8]
  40714c:	add	x0, x8, #0x1
  407150:	ldp	x29, x30, [sp, #32]
  407154:	add	sp, sp, #0x30
  407158:	ret
  40715c:	sub	sp, sp, #0x40
  407160:	stp	x29, x30, [sp, #48]
  407164:	add	x29, sp, #0x30
  407168:	stur	x0, [x29, #-16]
  40716c:	str	x1, [sp, #24]
  407170:	ldur	x8, [x29, #-16]
  407174:	ldr	x8, [x8, #48]
  407178:	ldr	x9, [sp, #24]
  40717c:	add	x8, x8, x9
  407180:	add	x8, x8, #0x100
  407184:	str	x8, [sp, #8]
  407188:	ldr	x8, [sp, #8]
  40718c:	ldur	x9, [x29, #-16]
  407190:	ldr	x9, [x9, #48]
  407194:	cmp	x8, x9
  407198:	b.cs	4071d0 <__fxstatat@plt+0x56f0>  // b.hs, b.nlast
  40719c:	ldur	x8, [x29, #-16]
  4071a0:	ldr	x0, [x8, #32]
  4071a4:	bl	401980 <free@plt>
  4071a8:	ldur	x8, [x29, #-16]
  4071ac:	mov	x9, xzr
  4071b0:	str	x9, [x8, #32]
  4071b4:	bl	401a90 <__errno_location@plt>
  4071b8:	mov	w10, #0x24                  	// #36
  4071bc:	str	w10, [x0]
  4071c0:	mov	w10, wzr
  4071c4:	and	w10, w10, #0x1
  4071c8:	sturb	w10, [x29, #-1]
  4071cc:	b	40723c <__fxstatat@plt+0x575c>
  4071d0:	ldr	x8, [sp, #8]
  4071d4:	ldur	x9, [x29, #-16]
  4071d8:	str	x8, [x9, #48]
  4071dc:	ldur	x8, [x29, #-16]
  4071e0:	ldr	x0, [x8, #32]
  4071e4:	ldur	x8, [x29, #-16]
  4071e8:	ldr	x1, [x8, #48]
  4071ec:	bl	401880 <realloc@plt>
  4071f0:	str	x0, [sp, #16]
  4071f4:	ldr	x8, [sp, #16]
  4071f8:	cbnz	x8, 407224 <__fxstatat@plt+0x5744>
  4071fc:	ldur	x8, [x29, #-16]
  407200:	ldr	x0, [x8, #32]
  407204:	bl	401980 <free@plt>
  407208:	ldur	x8, [x29, #-16]
  40720c:	mov	x9, xzr
  407210:	str	x9, [x8, #32]
  407214:	mov	w10, wzr
  407218:	and	w10, w10, #0x1
  40721c:	sturb	w10, [x29, #-1]
  407220:	b	40723c <__fxstatat@plt+0x575c>
  407224:	ldr	x8, [sp, #16]
  407228:	ldur	x9, [x29, #-16]
  40722c:	str	x8, [x9, #32]
  407230:	mov	w10, #0x1                   	// #1
  407234:	and	w10, w10, #0x1
  407238:	sturb	w10, [x29, #-1]
  40723c:	ldurb	w8, [x29, #-1]
  407240:	and	w0, w8, #0x1
  407244:	ldp	x29, x30, [sp, #48]
  407248:	add	sp, sp, #0x40
  40724c:	ret
  407250:	sub	sp, sp, #0x40
  407254:	stp	x29, x30, [sp, #48]
  407258:	add	x29, sp, #0x30
  40725c:	stur	x0, [x29, #-16]
  407260:	str	x1, [sp, #24]
  407264:	str	x2, [sp, #16]
  407268:	ldr	x8, [sp, #16]
  40726c:	add	x8, x8, #0x1
  407270:	add	x8, x8, #0xff
  407274:	and	x8, x8, #0xfffffffffffffff8
  407278:	str	x8, [sp]
  40727c:	ldr	x0, [sp]
  407280:	bl	4017f0 <malloc@plt>
  407284:	str	x0, [sp, #8]
  407288:	cbnz	x0, 407298 <__fxstatat@plt+0x57b8>
  40728c:	mov	x8, xzr
  407290:	stur	x8, [x29, #-8]
  407294:	b	407330 <__fxstatat@plt+0x5850>
  407298:	ldr	x8, [sp, #8]
  40729c:	add	x0, x8, #0xf8
  4072a0:	ldr	x1, [sp, #24]
  4072a4:	ldr	x2, [sp, #16]
  4072a8:	bl	4016d0 <memcpy@plt>
  4072ac:	ldr	x8, [sp, #8]
  4072b0:	add	x8, x8, #0xf8
  4072b4:	ldr	x9, [sp, #16]
  4072b8:	add	x8, x8, x9
  4072bc:	mov	w10, #0x0                   	// #0
  4072c0:	strb	w10, [x8]
  4072c4:	ldr	x8, [sp, #16]
  4072c8:	ldr	x9, [sp, #8]
  4072cc:	str	x8, [x9, #96]
  4072d0:	ldur	x8, [x29, #-16]
  4072d4:	ldr	x9, [sp, #8]
  4072d8:	str	x8, [x9, #80]
  4072dc:	ldur	x8, [x29, #-16]
  4072e0:	ldr	x8, [x8, #32]
  4072e4:	ldr	x9, [sp, #8]
  4072e8:	str	x8, [x9, #56]
  4072ec:	ldr	x8, [sp, #8]
  4072f0:	str	wzr, [x8, #64]
  4072f4:	ldr	x8, [sp, #8]
  4072f8:	mov	x9, xzr
  4072fc:	str	x9, [x8, #24]
  407300:	ldr	x8, [sp, #8]
  407304:	mov	w10, #0x0                   	// #0
  407308:	strh	w10, [x8, #110]
  40730c:	ldr	x8, [sp, #8]
  407310:	mov	w10, #0x3                   	// #3
  407314:	strh	w10, [x8, #112]
  407318:	ldr	x8, [sp, #8]
  40731c:	str	xzr, [x8, #32]
  407320:	ldr	x8, [sp, #8]
  407324:	str	x9, [x8, #40]
  407328:	ldr	x8, [sp, #8]
  40732c:	stur	x8, [x29, #-8]
  407330:	ldur	x0, [x29, #-8]
  407334:	ldp	x29, x30, [sp, #48]
  407338:	add	sp, sp, #0x40
  40733c:	ret
  407340:	sub	sp, sp, #0x20
  407344:	stp	x29, x30, [sp, #16]
  407348:	add	x29, sp, #0x10
  40734c:	mov	w8, #0x1                   	// #1
  407350:	str	x0, [sp, #8]
  407354:	and	w8, w1, w8
  407358:	strb	w8, [sp, #7]
  40735c:	ldr	x8, [sp, #8]
  407360:	ldrh	w9, [x8, #108]
  407364:	cmp	w9, #0xb
  407368:	b.eq	407370 <__fxstatat@plt+0x5890>  // b.none
  40736c:	bl	4018e0 <abort@plt>
  407370:	ldrb	w8, [sp, #7]
  407374:	mov	w9, #0x1                   	// #1
  407378:	mov	w10, #0x2                   	// #2
  40737c:	tst	w8, #0x1
  407380:	csel	w8, w10, w9, ne  // ne = any
  407384:	mov	w0, w8
  407388:	sxtw	x11, w0
  40738c:	ldr	x12, [sp, #8]
  407390:	str	x11, [x12, #168]
  407394:	ldp	x29, x30, [sp, #16]
  407398:	add	sp, sp, #0x20
  40739c:	ret
  4073a0:	sub	sp, sp, #0x40
  4073a4:	stp	x29, x30, [sp, #48]
  4073a8:	add	x29, sp, #0x30
  4073ac:	mov	w8, #0x1                   	// #1
  4073b0:	stur	x0, [x29, #-16]
  4073b4:	str	x1, [sp, #24]
  4073b8:	and	w8, w2, w8
  4073bc:	strb	w8, [sp, #23]
  4073c0:	ldr	x9, [sp, #24]
  4073c4:	add	x9, x9, #0x78
  4073c8:	str	x9, [sp, #8]
  4073cc:	ldr	x9, [sp, #24]
  4073d0:	ldr	x9, [x9, #88]
  4073d4:	cbnz	x9, 4073f0 <__fxstatat@plt+0x5910>
  4073d8:	ldur	x8, [x29, #-16]
  4073dc:	ldr	w9, [x8, #72]
  4073e0:	and	w9, w9, #0x1
  4073e4:	cbz	w9, 4073f0 <__fxstatat@plt+0x5910>
  4073e8:	mov	w8, #0x1                   	// #1
  4073ec:	strb	w8, [sp, #23]
  4073f0:	ldur	x8, [x29, #-16]
  4073f4:	ldr	w9, [x8, #72]
  4073f8:	and	w9, w9, #0x2
  4073fc:	cbnz	w9, 40740c <__fxstatat@plt+0x592c>
  407400:	ldrb	w8, [sp, #23]
  407404:	tbnz	w8, #0, 40740c <__fxstatat@plt+0x592c>
  407408:	b	407470 <__fxstatat@plt+0x5990>
  40740c:	ldr	x8, [sp, #24]
  407410:	ldr	x0, [x8, #48]
  407414:	ldr	x1, [sp, #8]
  407418:	bl	40e898 <__fxstatat@plt+0xcdb8>
  40741c:	cbz	w0, 40746c <__fxstatat@plt+0x598c>
  407420:	bl	401a90 <__errno_location@plt>
  407424:	ldr	w8, [x0]
  407428:	cmp	w8, #0x2
  40742c:	b.ne	407458 <__fxstatat@plt+0x5978>  // b.any
  407430:	ldr	x8, [sp, #24]
  407434:	ldr	x0, [x8, #48]
  407438:	ldr	x1, [sp, #8]
  40743c:	bl	40e8b8 <__fxstatat@plt+0xcdd8>
  407440:	cbnz	w0, 407458 <__fxstatat@plt+0x5978>
  407444:	bl	401a90 <__errno_location@plt>
  407448:	str	wzr, [x0]
  40744c:	mov	w8, #0xd                   	// #13
  407450:	sturh	w8, [x29, #-2]
  407454:	b	4075e4 <__fxstatat@plt+0x5b04>
  407458:	bl	401a90 <__errno_location@plt>
  40745c:	ldr	w8, [x0]
  407460:	ldr	x9, [sp, #24]
  407464:	str	w8, [x9, #64]
  407468:	b	4074a0 <__fxstatat@plt+0x59c0>
  40746c:	b	4074c0 <__fxstatat@plt+0x59e0>
  407470:	ldur	x8, [x29, #-16]
  407474:	ldr	w0, [x8, #44]
  407478:	ldr	x8, [sp, #24]
  40747c:	ldr	x1, [x8, #48]
  407480:	ldr	x2, [sp, #8]
  407484:	mov	w3, #0x100                 	// #256
  407488:	bl	40e8c8 <__fxstatat@plt+0xcde8>
  40748c:	cbz	w0, 4074c0 <__fxstatat@plt+0x59e0>
  407490:	bl	401a90 <__errno_location@plt>
  407494:	ldr	w8, [x0]
  407498:	ldr	x9, [sp, #24]
  40749c:	str	w8, [x9, #64]
  4074a0:	ldr	x0, [sp, #8]
  4074a4:	mov	w8, wzr
  4074a8:	mov	w1, w8
  4074ac:	mov	x2, #0x80                  	// #128
  4074b0:	bl	401850 <memset@plt>
  4074b4:	mov	w8, #0xa                   	// #10
  4074b8:	sturh	w8, [x29, #-2]
  4074bc:	b	4075e4 <__fxstatat@plt+0x5b04>
  4074c0:	ldr	x8, [sp, #8]
  4074c4:	ldr	w9, [x8, #16]
  4074c8:	and	w9, w9, #0xf000
  4074cc:	cmp	w9, #0x4, lsl #12
  4074d0:	b.ne	40759c <__fxstatat@plt+0x5abc>  // b.any
  4074d4:	ldr	x8, [sp, #8]
  4074d8:	ldr	w9, [x8, #20]
  4074dc:	cmp	w9, #0x2
  4074e0:	b.cc	4074f8 <__fxstatat@plt+0x5a18>  // b.lo, b.ul, b.last
  4074e4:	ldr	x8, [sp, #24]
  4074e8:	ldr	x8, [x8, #88]
  4074ec:	cmp	x8, #0x0
  4074f0:	cset	w9, gt
  4074f4:	tbnz	w9, #0, 407504 <__fxstatat@plt+0x5a24>
  4074f8:	mov	w8, #0xffffffff            	// #-1
  4074fc:	str	w8, [sp, #4]
  407500:	b	40752c <__fxstatat@plt+0x5a4c>
  407504:	ldr	x8, [sp, #8]
  407508:	ldr	w9, [x8, #20]
  40750c:	ldur	x8, [x29, #-16]
  407510:	ldr	w10, [x8, #72]
  407514:	mov	w11, wzr
  407518:	mov	w12, #0x2                   	// #2
  40751c:	tst	w10, #0x20
  407520:	csel	w10, w11, w12, ne  // ne = any
  407524:	subs	w9, w9, w10
  407528:	str	w9, [sp, #4]
  40752c:	ldr	w8, [sp, #4]
  407530:	ldr	x9, [sp, #24]
  407534:	str	w8, [x9, #104]
  407538:	ldr	x9, [sp, #24]
  40753c:	ldrb	w8, [x9, #248]
  407540:	cmp	w8, #0x2e
  407544:	b.ne	407590 <__fxstatat@plt+0x5ab0>  // b.any
  407548:	ldr	x8, [sp, #24]
  40754c:	ldrb	w9, [x8, #249]
  407550:	cbz	w9, 407570 <__fxstatat@plt+0x5a90>
  407554:	ldr	x8, [sp, #24]
  407558:	ldrb	w9, [x8, #249]
  40755c:	cmp	w9, #0x2e
  407560:	b.ne	407590 <__fxstatat@plt+0x5ab0>  // b.any
  407564:	ldr	x8, [sp, #24]
  407568:	ldrb	w9, [x8, #250]
  40756c:	cbnz	w9, 407590 <__fxstatat@plt+0x5ab0>
  407570:	ldr	x8, [sp, #24]
  407574:	ldr	x8, [x8, #88]
  407578:	mov	w9, #0x5                   	// #5
  40757c:	mov	w10, #0x1                   	// #1
  407580:	cmp	x8, #0x0
  407584:	csel	w9, w10, w9, eq  // eq = none
  407588:	sturh	w9, [x29, #-2]
  40758c:	b	4075e4 <__fxstatat@plt+0x5b04>
  407590:	mov	w8, #0x1                   	// #1
  407594:	sturh	w8, [x29, #-2]
  407598:	b	4075e4 <__fxstatat@plt+0x5b04>
  40759c:	ldr	x8, [sp, #8]
  4075a0:	ldr	w9, [x8, #16]
  4075a4:	and	w9, w9, #0xf000
  4075a8:	cmp	w9, #0xa, lsl #12
  4075ac:	b.ne	4075bc <__fxstatat@plt+0x5adc>  // b.any
  4075b0:	mov	w8, #0xc                   	// #12
  4075b4:	sturh	w8, [x29, #-2]
  4075b8:	b	4075e4 <__fxstatat@plt+0x5b04>
  4075bc:	ldr	x8, [sp, #8]
  4075c0:	ldr	w9, [x8, #16]
  4075c4:	and	w9, w9, #0xf000
  4075c8:	cmp	w9, #0x8, lsl #12
  4075cc:	b.ne	4075dc <__fxstatat@plt+0x5afc>  // b.any
  4075d0:	mov	w8, #0x8                   	// #8
  4075d4:	sturh	w8, [x29, #-2]
  4075d8:	b	4075e4 <__fxstatat@plt+0x5b04>
  4075dc:	mov	w8, #0x3                   	// #3
  4075e0:	sturh	w8, [x29, #-2]
  4075e4:	ldurh	w0, [x29, #-2]
  4075e8:	ldp	x29, x30, [sp, #48]
  4075ec:	add	sp, sp, #0x40
  4075f0:	ret
  4075f4:	sub	sp, sp, #0x60
  4075f8:	stp	x29, x30, [sp, #80]
  4075fc:	add	x29, sp, #0x50
  407600:	add	x8, sp, #0x18
  407604:	stur	x0, [x29, #-16]
  407608:	stur	x1, [x29, #-24]
  40760c:	stur	x2, [x29, #-32]
  407610:	mov	x9, x8
  407614:	cmp	x9, x8
  407618:	b.ne	40762c <__fxstatat@plt+0x5b4c>  // b.any
  40761c:	ldur	x8, [x29, #-16]
  407620:	ldr	x8, [x8, #64]
  407624:	str	x8, [sp]
  407628:	b	407638 <__fxstatat@plt+0x5b58>
  40762c:	adrp	x8, 40a000 <__fxstatat@plt+0x8520>
  407630:	add	x8, x8, #0x274
  407634:	str	x8, [sp]
  407638:	ldr	x8, [sp]
  40763c:	str	x8, [sp, #16]
  407640:	ldur	x8, [x29, #-32]
  407644:	ldur	x9, [x29, #-16]
  407648:	ldr	x9, [x9, #56]
  40764c:	cmp	x8, x9
  407650:	b.ls	4076d4 <__fxstatat@plt+0x5bf4>  // b.plast
  407654:	ldur	x8, [x29, #-32]
  407658:	add	x8, x8, #0x28
  40765c:	ldur	x9, [x29, #-16]
  407660:	str	x8, [x9, #56]
  407664:	ldur	x8, [x29, #-16]
  407668:	ldr	x8, [x8, #56]
  40766c:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
  407670:	cmp	x9, x8
  407674:	b.cc	40769c <__fxstatat@plt+0x5bbc>  // b.lo, b.ul, b.last
  407678:	ldur	x8, [x29, #-16]
  40767c:	ldr	x0, [x8, #16]
  407680:	ldur	x8, [x29, #-16]
  407684:	ldr	x8, [x8, #56]
  407688:	mov	x9, #0x8                   	// #8
  40768c:	mul	x1, x8, x9
  407690:	bl	401880 <realloc@plt>
  407694:	str	x0, [sp, #8]
  407698:	cbnz	x0, 4076c8 <__fxstatat@plt+0x5be8>
  40769c:	ldur	x8, [x29, #-16]
  4076a0:	ldr	x0, [x8, #16]
  4076a4:	bl	401980 <free@plt>
  4076a8:	ldur	x8, [x29, #-16]
  4076ac:	mov	x9, xzr
  4076b0:	str	x9, [x8, #16]
  4076b4:	ldur	x8, [x29, #-16]
  4076b8:	str	xzr, [x8, #56]
  4076bc:	ldur	x8, [x29, #-24]
  4076c0:	stur	x8, [x29, #-8]
  4076c4:	b	40778c <__fxstatat@plt+0x5cac>
  4076c8:	ldr	x8, [sp, #8]
  4076cc:	ldur	x9, [x29, #-16]
  4076d0:	str	x8, [x9, #16]
  4076d4:	ldur	x8, [x29, #-16]
  4076d8:	ldr	x8, [x8, #16]
  4076dc:	str	x8, [sp, #40]
  4076e0:	ldur	x8, [x29, #-24]
  4076e4:	str	x8, [sp, #32]
  4076e8:	ldr	x8, [sp, #32]
  4076ec:	cbz	x8, 407714 <__fxstatat@plt+0x5c34>
  4076f0:	ldr	x8, [sp, #32]
  4076f4:	ldr	x9, [sp, #40]
  4076f8:	add	x10, x9, #0x8
  4076fc:	str	x10, [sp, #40]
  407700:	str	x8, [x9]
  407704:	ldr	x8, [sp, #32]
  407708:	ldr	x8, [x8, #16]
  40770c:	str	x8, [sp, #32]
  407710:	b	4076e8 <__fxstatat@plt+0x5c08>
  407714:	ldur	x8, [x29, #-16]
  407718:	ldr	x0, [x8, #16]
  40771c:	ldur	x1, [x29, #-32]
  407720:	ldr	x3, [sp, #16]
  407724:	mov	x2, #0x8                   	// #8
  407728:	bl	401790 <qsort@plt>
  40772c:	ldur	x8, [x29, #-16]
  407730:	ldr	x8, [x8, #16]
  407734:	str	x8, [sp, #40]
  407738:	ldr	x8, [x8]
  40773c:	stur	x8, [x29, #-24]
  407740:	ldur	x8, [x29, #-32]
  407744:	subs	x8, x8, #0x1
  407748:	stur	x8, [x29, #-32]
  40774c:	cbz	x8, 407774 <__fxstatat@plt+0x5c94>
  407750:	ldr	x8, [sp, #40]
  407754:	ldr	x8, [x8, #8]
  407758:	ldr	x9, [sp, #40]
  40775c:	ldr	x9, [x9]
  407760:	str	x8, [x9, #16]
  407764:	ldr	x8, [sp, #40]
  407768:	add	x8, x8, #0x8
  40776c:	str	x8, [sp, #40]
  407770:	b	407740 <__fxstatat@plt+0x5c60>
  407774:	ldr	x8, [sp, #40]
  407778:	ldr	x8, [x8]
  40777c:	mov	x9, xzr
  407780:	str	x9, [x8, #16]
  407784:	ldur	x8, [x29, #-24]
  407788:	stur	x8, [x29, #-8]
  40778c:	ldur	x0, [x29, #-8]
  407790:	ldp	x29, x30, [sp, #80]
  407794:	add	sp, sp, #0x60
  407798:	ret
  40779c:	sub	sp, sp, #0x20
  4077a0:	stp	x29, x30, [sp, #16]
  4077a4:	add	x29, sp, #0x10
  4077a8:	mov	w8, #0x102                 	// #258
  4077ac:	str	x0, [sp]
  4077b0:	ldr	x9, [sp]
  4077b4:	ldr	w10, [x9, #72]
  4077b8:	and	w8, w10, w8
  4077bc:	cbz	w8, 407810 <__fxstatat@plt+0x5d30>
  4077c0:	mov	x0, #0x1f                  	// #31
  4077c4:	mov	x8, xzr
  4077c8:	mov	x1, x8
  4077cc:	adrp	x2, 409000 <__fxstatat@plt+0x7520>
  4077d0:	add	x2, x2, #0xd08
  4077d4:	adrp	x3, 409000 <__fxstatat@plt+0x7520>
  4077d8:	add	x3, x3, #0xd3c
  4077dc:	adrp	x4, 401000 <mbrtowc@plt-0x6c0>
  4077e0:	add	x4, x4, #0x980
  4077e4:	bl	40b8b4 <__fxstatat@plt+0x9dd4>
  4077e8:	ldr	x8, [sp]
  4077ec:	str	x0, [x8, #88]
  4077f0:	ldr	x8, [sp]
  4077f4:	ldr	x8, [x8, #88]
  4077f8:	cbnz	x8, 40780c <__fxstatat@plt+0x5d2c>
  4077fc:	mov	w8, wzr
  407800:	and	w8, w8, #0x1
  407804:	sturb	w8, [x29, #-1]
  407808:	b	407854 <__fxstatat@plt+0x5d74>
  40780c:	b	407848 <__fxstatat@plt+0x5d68>
  407810:	mov	x0, #0x20                  	// #32
  407814:	bl	4017f0 <malloc@plt>
  407818:	ldr	x8, [sp]
  40781c:	str	x0, [x8, #88]
  407820:	ldr	x8, [sp]
  407824:	ldr	x8, [x8, #88]
  407828:	cbnz	x8, 40783c <__fxstatat@plt+0x5d5c>
  40782c:	mov	w8, wzr
  407830:	and	w8, w8, #0x1
  407834:	sturb	w8, [x29, #-1]
  407838:	b	407854 <__fxstatat@plt+0x5d74>
  40783c:	ldr	x8, [sp]
  407840:	ldr	x0, [x8, #88]
  407844:	bl	40ae58 <__fxstatat@plt+0x9378>
  407848:	mov	w8, #0x1                   	// #1
  40784c:	and	w8, w8, #0x1
  407850:	sturb	w8, [x29, #-1]
  407854:	ldurb	w8, [x29, #-1]
  407858:	and	w0, w8, #0x1
  40785c:	ldp	x29, x30, [sp, #16]
  407860:	add	sp, sp, #0x20
  407864:	ret
  407868:	sub	sp, sp, #0x30
  40786c:	stp	x29, x30, [sp, #32]
  407870:	add	x29, sp, #0x20
  407874:	mov	w8, wzr
  407878:	mov	w9, #0x8000                	// #32768
  40787c:	mov	w10, #0x4900                	// #18688
  407880:	movk	w10, #0x8, lsl #16
  407884:	stur	x0, [x29, #-8]
  407888:	str	x1, [sp, #16]
  40788c:	ldur	x11, [x29, #-8]
  407890:	ldr	w12, [x11, #72]
  407894:	tst	w12, #0x10
  407898:	csel	w8, w9, w8, ne  // ne = any
  40789c:	orr	w8, w10, w8
  4078a0:	str	w8, [sp, #12]
  4078a4:	ldur	x11, [x29, #-8]
  4078a8:	ldr	w8, [x11, #72]
  4078ac:	and	w8, w8, #0x200
  4078b0:	cbz	w8, 4078d0 <__fxstatat@plt+0x5df0>
  4078b4:	ldur	x8, [x29, #-8]
  4078b8:	ldr	w0, [x8, #44]
  4078bc:	ldr	x1, [sp, #16]
  4078c0:	ldr	w2, [sp, #12]
  4078c4:	bl	40ce60 <__fxstatat@plt+0xb380>
  4078c8:	str	w0, [sp, #4]
  4078cc:	b	4078e0 <__fxstatat@plt+0x5e00>
  4078d0:	ldr	x0, [sp, #16]
  4078d4:	ldr	w1, [sp, #12]
  4078d8:	bl	40afc0 <__fxstatat@plt+0x94e0>
  4078dc:	str	w0, [sp, #4]
  4078e0:	ldr	w8, [sp, #4]
  4078e4:	str	w8, [sp, #8]
  4078e8:	ldr	w0, [sp, #8]
  4078ec:	ldp	x29, x30, [sp, #32]
  4078f0:	add	sp, sp, #0x30
  4078f4:	ret
  4078f8:	sub	sp, sp, #0x20
  4078fc:	stp	x29, x30, [sp, #16]
  407900:	add	x29, sp, #0x10
  407904:	str	x0, [sp, #8]
  407908:	ldr	x8, [sp, #8]
  40790c:	str	x8, [sp]
  407910:	cbz	x8, 407944 <__fxstatat@plt+0x5e64>
  407914:	ldr	x8, [sp, #8]
  407918:	ldr	x8, [x8, #16]
  40791c:	str	x8, [sp, #8]
  407920:	ldr	x8, [sp]
  407924:	ldr	x8, [x8, #24]
  407928:	cbz	x8, 407938 <__fxstatat@plt+0x5e58>
  40792c:	ldr	x8, [sp]
  407930:	ldr	x0, [x8, #24]
  407934:	bl	401890 <closedir@plt>
  407938:	ldr	x0, [sp]
  40793c:	bl	401980 <free@plt>
  407940:	b	407908 <__fxstatat@plt+0x5e28>
  407944:	ldp	x29, x30, [sp, #16]
  407948:	add	sp, sp, #0x20
  40794c:	ret
  407950:	sub	sp, sp, #0x50
  407954:	stp	x29, x30, [sp, #64]
  407958:	add	x29, sp, #0x40
  40795c:	stur	x0, [x29, #-16]
  407960:	str	wzr, [sp, #28]
  407964:	ldur	x8, [x29, #-16]
  407968:	ldr	x8, [x8]
  40796c:	cbz	x8, 4079dc <__fxstatat@plt+0x5efc>
  407970:	ldur	x8, [x29, #-16]
  407974:	ldr	x8, [x8]
  407978:	str	x8, [sp, #32]
  40797c:	ldr	x8, [sp, #32]
  407980:	ldr	x8, [x8, #88]
  407984:	cmp	x8, #0x0
  407988:	cset	w9, lt  // lt = tstop
  40798c:	tbnz	w9, #0, 4079d4 <__fxstatat@plt+0x5ef4>
  407990:	ldr	x8, [sp, #32]
  407994:	stur	x8, [x29, #-24]
  407998:	ldr	x8, [sp, #32]
  40799c:	ldr	x8, [x8, #16]
  4079a0:	cbz	x8, 4079b4 <__fxstatat@plt+0x5ed4>
  4079a4:	ldr	x8, [sp, #32]
  4079a8:	ldr	x8, [x8, #16]
  4079ac:	str	x8, [sp, #16]
  4079b0:	b	4079c0 <__fxstatat@plt+0x5ee0>
  4079b4:	ldr	x8, [sp, #32]
  4079b8:	ldr	x8, [x8, #8]
  4079bc:	str	x8, [sp, #16]
  4079c0:	ldr	x8, [sp, #16]
  4079c4:	str	x8, [sp, #32]
  4079c8:	ldur	x0, [x29, #-24]
  4079cc:	bl	401980 <free@plt>
  4079d0:	b	40797c <__fxstatat@plt+0x5e9c>
  4079d4:	ldr	x0, [sp, #32]
  4079d8:	bl	401980 <free@plt>
  4079dc:	ldur	x8, [x29, #-16]
  4079e0:	ldr	x8, [x8, #8]
  4079e4:	cbz	x8, 4079f4 <__fxstatat@plt+0x5f14>
  4079e8:	ldur	x8, [x29, #-16]
  4079ec:	ldr	x0, [x8, #8]
  4079f0:	bl	4078f8 <__fxstatat@plt+0x5e18>
  4079f4:	ldur	x8, [x29, #-16]
  4079f8:	ldr	x0, [x8, #16]
  4079fc:	bl	401980 <free@plt>
  407a00:	ldur	x8, [x29, #-16]
  407a04:	ldr	x0, [x8, #32]
  407a08:	bl	401980 <free@plt>
  407a0c:	ldur	x8, [x29, #-16]
  407a10:	ldr	w9, [x8, #72]
  407a14:	and	w9, w9, #0x200
  407a18:	cbz	w9, 407a54 <__fxstatat@plt+0x5f74>
  407a1c:	ldur	x8, [x29, #-16]
  407a20:	ldr	w9, [x8, #44]
  407a24:	mov	w10, wzr
  407a28:	cmp	w10, w9
  407a2c:	cset	w9, gt
  407a30:	tbnz	w9, #0, 407a50 <__fxstatat@plt+0x5f70>
  407a34:	ldur	x8, [x29, #-16]
  407a38:	ldr	w0, [x8, #44]
  407a3c:	bl	4018a0 <close@plt>
  407a40:	cbz	w0, 407a50 <__fxstatat@plt+0x5f70>
  407a44:	bl	401a90 <__errno_location@plt>
  407a48:	ldr	w8, [x0]
  407a4c:	str	w8, [sp, #28]
  407a50:	b	407aa4 <__fxstatat@plt+0x5fc4>
  407a54:	ldur	x8, [x29, #-16]
  407a58:	ldr	w9, [x8, #72]
  407a5c:	and	w9, w9, #0x4
  407a60:	cbnz	w9, 407aa4 <__fxstatat@plt+0x5fc4>
  407a64:	ldur	x8, [x29, #-16]
  407a68:	ldr	w0, [x8, #40]
  407a6c:	bl	401750 <fchdir@plt>
  407a70:	cbz	w0, 407a80 <__fxstatat@plt+0x5fa0>
  407a74:	bl	401a90 <__errno_location@plt>
  407a78:	ldr	w8, [x0]
  407a7c:	str	w8, [sp, #28]
  407a80:	ldur	x8, [x29, #-16]
  407a84:	ldr	w0, [x8, #40]
  407a88:	bl	4018a0 <close@plt>
  407a8c:	cbz	w0, 407aa4 <__fxstatat@plt+0x5fc4>
  407a90:	ldr	w8, [sp, #28]
  407a94:	cbnz	w8, 407aa4 <__fxstatat@plt+0x5fc4>
  407a98:	bl	401a90 <__errno_location@plt>
  407a9c:	ldr	w8, [x0]
  407aa0:	str	w8, [sp, #28]
  407aa4:	ldur	x8, [x29, #-16]
  407aa8:	add	x0, x8, #0x60
  407aac:	bl	407b14 <__fxstatat@plt+0x6034>
  407ab0:	ldur	x8, [x29, #-16]
  407ab4:	ldr	x8, [x8, #80]
  407ab8:	cbz	x8, 407ac8 <__fxstatat@plt+0x5fe8>
  407abc:	ldur	x8, [x29, #-16]
  407ac0:	ldr	x0, [x8, #80]
  407ac4:	bl	40bdbc <__fxstatat@plt+0xa2dc>
  407ac8:	ldur	x0, [x29, #-16]
  407acc:	bl	407b70 <__fxstatat@plt+0x6090>
  407ad0:	ldur	x0, [x29, #-16]
  407ad4:	bl	401980 <free@plt>
  407ad8:	ldr	w8, [sp, #28]
  407adc:	cbz	w8, 407b00 <__fxstatat@plt+0x6020>
  407ae0:	ldr	w8, [sp, #28]
  407ae4:	str	w8, [sp, #12]
  407ae8:	bl	401a90 <__errno_location@plt>
  407aec:	ldr	w8, [sp, #12]
  407af0:	str	w8, [x0]
  407af4:	mov	w9, #0xffffffff            	// #-1
  407af8:	stur	w9, [x29, #-4]
  407afc:	b	407b04 <__fxstatat@plt+0x6024>
  407b00:	stur	wzr, [x29, #-4]
  407b04:	ldur	w0, [x29, #-4]
  407b08:	ldp	x29, x30, [sp, #64]
  407b0c:	add	sp, sp, #0x50
  407b10:	ret
  407b14:	sub	sp, sp, #0x20
  407b18:	stp	x29, x30, [sp, #16]
  407b1c:	add	x29, sp, #0x10
  407b20:	str	x0, [sp, #8]
  407b24:	ldr	x0, [sp, #8]
  407b28:	bl	40cbc0 <__fxstatat@plt+0xb0e0>
  407b2c:	eor	w8, w0, #0x1
  407b30:	tbnz	w8, #0, 407b38 <__fxstatat@plt+0x6058>
  407b34:	b	407b64 <__fxstatat@plt+0x6084>
  407b38:	ldr	x0, [sp, #8]
  407b3c:	bl	40ccac <__fxstatat@plt+0xb1cc>
  407b40:	str	w0, [sp, #4]
  407b44:	ldr	w8, [sp, #4]
  407b48:	mov	w9, wzr
  407b4c:	cmp	w9, w8
  407b50:	cset	w8, gt
  407b54:	tbnz	w8, #0, 407b60 <__fxstatat@plt+0x6080>
  407b58:	ldr	w0, [sp, #4]
  407b5c:	bl	4018a0 <close@plt>
  407b60:	b	407b24 <__fxstatat@plt+0x6044>
  407b64:	ldp	x29, x30, [sp, #16]
  407b68:	add	sp, sp, #0x20
  407b6c:	ret
  407b70:	sub	sp, sp, #0x20
  407b74:	stp	x29, x30, [sp, #16]
  407b78:	add	x29, sp, #0x10
  407b7c:	mov	w8, #0x102                 	// #258
  407b80:	str	x0, [sp, #8]
  407b84:	ldr	x9, [sp, #8]
  407b88:	ldr	w10, [x9, #72]
  407b8c:	and	w8, w10, w8
  407b90:	cbz	w8, 407bb0 <__fxstatat@plt+0x60d0>
  407b94:	ldr	x8, [sp, #8]
  407b98:	ldr	x8, [x8, #88]
  407b9c:	cbz	x8, 407bac <__fxstatat@plt+0x60cc>
  407ba0:	ldr	x8, [sp, #8]
  407ba4:	ldr	x0, [x8, #88]
  407ba8:	bl	40bdbc <__fxstatat@plt+0xa2dc>
  407bac:	b	407bbc <__fxstatat@plt+0x60dc>
  407bb0:	ldr	x8, [sp, #8]
  407bb4:	ldr	x0, [x8, #88]
  407bb8:	bl	401980 <free@plt>
  407bbc:	ldp	x29, x30, [sp, #16]
  407bc0:	add	sp, sp, #0x20
  407bc4:	ret
  407bc8:	sub	sp, sp, #0x70
  407bcc:	stp	x29, x30, [sp, #96]
  407bd0:	add	x29, sp, #0x60
  407bd4:	mov	w8, #0x0                   	// #0
  407bd8:	stur	x0, [x29, #-16]
  407bdc:	ldur	x9, [x29, #-16]
  407be0:	ldr	x9, [x9]
  407be4:	str	w8, [sp, #36]
  407be8:	cbz	x9, 407bfc <__fxstatat@plt+0x611c>
  407bec:	ldur	x8, [x29, #-16]
  407bf0:	ldr	w9, [x8, #72]
  407bf4:	and	w9, w9, #0x2000
  407bf8:	cbz	w9, 407c08 <__fxstatat@plt+0x6128>
  407bfc:	mov	x8, xzr
  407c00:	stur	x8, [x29, #-8]
  407c04:	b	408518 <__fxstatat@plt+0x6a38>
  407c08:	ldur	x8, [x29, #-16]
  407c0c:	ldr	x8, [x8]
  407c10:	stur	x8, [x29, #-24]
  407c14:	ldur	x8, [x29, #-24]
  407c18:	ldrh	w9, [x8, #112]
  407c1c:	sturh	w9, [x29, #-34]
  407c20:	ldur	x8, [x29, #-24]
  407c24:	mov	w9, #0x3                   	// #3
  407c28:	strh	w9, [x8, #112]
  407c2c:	ldurh	w9, [x29, #-34]
  407c30:	cmp	w9, #0x1
  407c34:	b.ne	407c60 <__fxstatat@plt+0x6180>  // b.any
  407c38:	ldur	x0, [x29, #-16]
  407c3c:	ldur	x1, [x29, #-24]
  407c40:	mov	w8, wzr
  407c44:	and	w2, w8, #0x1
  407c48:	bl	4073a0 <__fxstatat@plt+0x58c0>
  407c4c:	ldur	x9, [x29, #-24]
  407c50:	strh	w0, [x9, #108]
  407c54:	ldur	x9, [x29, #-24]
  407c58:	stur	x9, [x29, #-8]
  407c5c:	b	408518 <__fxstatat@plt+0x6a38>
  407c60:	ldurh	w8, [x29, #-34]
  407c64:	cmp	w8, #0x2
  407c68:	b.ne	407d20 <__fxstatat@plt+0x6240>  // b.any
  407c6c:	ldur	x8, [x29, #-24]
  407c70:	ldrh	w9, [x8, #108]
  407c74:	cmp	w9, #0xc
  407c78:	b.eq	407c8c <__fxstatat@plt+0x61ac>  // b.none
  407c7c:	ldur	x8, [x29, #-24]
  407c80:	ldrh	w9, [x8, #108]
  407c84:	cmp	w9, #0xd
  407c88:	b.ne	407d20 <__fxstatat@plt+0x6240>  // b.any
  407c8c:	ldur	x0, [x29, #-16]
  407c90:	ldur	x1, [x29, #-24]
  407c94:	mov	w8, #0x1                   	// #1
  407c98:	and	w2, w8, #0x1
  407c9c:	bl	4073a0 <__fxstatat@plt+0x58c0>
  407ca0:	ldur	x9, [x29, #-24]
  407ca4:	strh	w0, [x9, #108]
  407ca8:	ldur	x9, [x29, #-24]
  407cac:	ldrh	w8, [x9, #108]
  407cb0:	cmp	w8, #0x1
  407cb4:	b.ne	407d1c <__fxstatat@plt+0x623c>  // b.any
  407cb8:	ldur	x8, [x29, #-16]
  407cbc:	ldr	w9, [x8, #72]
  407cc0:	and	w9, w9, #0x4
  407cc4:	cbnz	w9, 407d1c <__fxstatat@plt+0x623c>
  407cc8:	ldur	x0, [x29, #-16]
  407ccc:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  407cd0:	add	x1, x1, #0xf49
  407cd4:	bl	407868 <__fxstatat@plt+0x5d88>
  407cd8:	ldur	x8, [x29, #-24]
  407cdc:	str	w0, [x8, #68]
  407ce0:	cmp	w0, #0x0
  407ce4:	cset	w9, ge  // ge = tcont
  407ce8:	tbnz	w9, #0, 407d0c <__fxstatat@plt+0x622c>
  407cec:	bl	401a90 <__errno_location@plt>
  407cf0:	ldr	w8, [x0]
  407cf4:	ldur	x9, [x29, #-24]
  407cf8:	str	w8, [x9, #64]
  407cfc:	ldur	x9, [x29, #-24]
  407d00:	mov	w8, #0x7                   	// #7
  407d04:	strh	w8, [x9, #108]
  407d08:	b	407d1c <__fxstatat@plt+0x623c>
  407d0c:	ldur	x8, [x29, #-24]
  407d10:	ldrh	w9, [x8, #110]
  407d14:	orr	w9, w9, #0x2
  407d18:	strh	w9, [x8, #110]
  407d1c:	b	40818c <__fxstatat@plt+0x66ac>
  407d20:	ldur	x8, [x29, #-24]
  407d24:	ldrh	w9, [x8, #108]
  407d28:	cmp	w9, #0x1
  407d2c:	b.ne	407f20 <__fxstatat@plt+0x6440>  // b.any
  407d30:	ldurh	w8, [x29, #-34]
  407d34:	cmp	w8, #0x4
  407d38:	b.eq	407d64 <__fxstatat@plt+0x6284>  // b.none
  407d3c:	ldur	x8, [x29, #-16]
  407d40:	ldr	w9, [x8, #72]
  407d44:	and	w9, w9, #0x40
  407d48:	cbz	w9, 407dc8 <__fxstatat@plt+0x62e8>
  407d4c:	ldur	x8, [x29, #-24]
  407d50:	ldr	x8, [x8, #120]
  407d54:	ldur	x9, [x29, #-16]
  407d58:	ldr	x9, [x9, #24]
  407d5c:	cmp	x8, x9
  407d60:	b.eq	407dc8 <__fxstatat@plt+0x62e8>  // b.none
  407d64:	ldur	x8, [x29, #-24]
  407d68:	ldrh	w9, [x8, #110]
  407d6c:	and	w9, w9, #0x2
  407d70:	cbz	w9, 407d80 <__fxstatat@plt+0x62a0>
  407d74:	ldur	x8, [x29, #-24]
  407d78:	ldr	w0, [x8, #68]
  407d7c:	bl	4018a0 <close@plt>
  407d80:	ldur	x8, [x29, #-16]
  407d84:	ldr	x8, [x8, #8]
  407d88:	cbz	x8, 407da4 <__fxstatat@plt+0x62c4>
  407d8c:	ldur	x8, [x29, #-16]
  407d90:	ldr	x0, [x8, #8]
  407d94:	bl	4078f8 <__fxstatat@plt+0x5e18>
  407d98:	ldur	x8, [x29, #-16]
  407d9c:	mov	x9, xzr
  407da0:	str	x9, [x8, #8]
  407da4:	ldur	x8, [x29, #-24]
  407da8:	mov	w9, #0x6                   	// #6
  407dac:	strh	w9, [x8, #108]
  407db0:	ldur	x0, [x29, #-16]
  407db4:	ldur	x1, [x29, #-24]
  407db8:	bl	408528 <__fxstatat@plt+0x6a48>
  407dbc:	ldur	x8, [x29, #-24]
  407dc0:	stur	x8, [x29, #-8]
  407dc4:	b	408518 <__fxstatat@plt+0x6a38>
  407dc8:	ldur	x8, [x29, #-16]
  407dcc:	ldr	x8, [x8, #8]
  407dd0:	cbz	x8, 407e0c <__fxstatat@plt+0x632c>
  407dd4:	ldur	x8, [x29, #-16]
  407dd8:	ldr	w9, [x8, #72]
  407ddc:	and	w9, w9, #0x1000
  407de0:	cbz	w9, 407e0c <__fxstatat@plt+0x632c>
  407de4:	ldur	x8, [x29, #-16]
  407de8:	ldr	w9, [x8, #72]
  407dec:	and	w9, w9, #0xffffefff
  407df0:	str	w9, [x8, #72]
  407df4:	ldur	x8, [x29, #-16]
  407df8:	ldr	x0, [x8, #8]
  407dfc:	bl	4078f8 <__fxstatat@plt+0x5e18>
  407e00:	ldur	x8, [x29, #-16]
  407e04:	mov	x10, xzr
  407e08:	str	x10, [x8, #8]
  407e0c:	ldur	x8, [x29, #-16]
  407e10:	ldr	x8, [x8, #8]
  407e14:	cbz	x8, 407e90 <__fxstatat@plt+0x63b0>
  407e18:	ldur	x0, [x29, #-16]
  407e1c:	ldur	x1, [x29, #-24]
  407e20:	ldur	x8, [x29, #-24]
  407e24:	ldr	x3, [x8, #48]
  407e28:	mov	w2, #0xffffffff            	// #-1
  407e2c:	bl	40864c <__fxstatat@plt+0x6b6c>
  407e30:	cbz	w0, 407e8c <__fxstatat@plt+0x63ac>
  407e34:	bl	401a90 <__errno_location@plt>
  407e38:	ldr	w8, [x0]
  407e3c:	ldur	x9, [x29, #-24]
  407e40:	str	w8, [x9, #64]
  407e44:	ldur	x9, [x29, #-24]
  407e48:	ldrh	w8, [x9, #110]
  407e4c:	orr	w8, w8, #0x1
  407e50:	strh	w8, [x9, #110]
  407e54:	ldur	x9, [x29, #-16]
  407e58:	ldr	x9, [x9, #8]
  407e5c:	stur	x9, [x29, #-24]
  407e60:	ldur	x8, [x29, #-24]
  407e64:	cbz	x8, 407e8c <__fxstatat@plt+0x63ac>
  407e68:	ldur	x8, [x29, #-24]
  407e6c:	ldr	x8, [x8, #8]
  407e70:	ldr	x8, [x8, #48]
  407e74:	ldur	x9, [x29, #-24]
  407e78:	str	x8, [x9, #48]
  407e7c:	ldur	x8, [x29, #-24]
  407e80:	ldr	x8, [x8, #16]
  407e84:	stur	x8, [x29, #-24]
  407e88:	b	407e60 <__fxstatat@plt+0x6380>
  407e8c:	b	407f04 <__fxstatat@plt+0x6424>
  407e90:	ldur	x0, [x29, #-16]
  407e94:	mov	w1, #0x3                   	// #3
  407e98:	bl	4088f4 <__fxstatat@plt+0x6e14>
  407e9c:	ldur	x8, [x29, #-16]
  407ea0:	str	x0, [x8, #8]
  407ea4:	cbnz	x0, 407f04 <__fxstatat@plt+0x6424>
  407ea8:	ldur	x8, [x29, #-16]
  407eac:	ldr	w9, [x8, #72]
  407eb0:	and	w9, w9, #0x2000
  407eb4:	cbz	w9, 407ec4 <__fxstatat@plt+0x63e4>
  407eb8:	mov	x8, xzr
  407ebc:	stur	x8, [x29, #-8]
  407ec0:	b	408518 <__fxstatat@plt+0x6a38>
  407ec4:	ldur	x8, [x29, #-24]
  407ec8:	ldr	w9, [x8, #64]
  407ecc:	cbz	w9, 407eec <__fxstatat@plt+0x640c>
  407ed0:	ldur	x8, [x29, #-24]
  407ed4:	ldrh	w9, [x8, #108]
  407ed8:	cmp	w9, #0x4
  407edc:	b.eq	407eec <__fxstatat@plt+0x640c>  // b.none
  407ee0:	ldur	x8, [x29, #-24]
  407ee4:	mov	w9, #0x7                   	// #7
  407ee8:	strh	w9, [x8, #108]
  407eec:	ldur	x0, [x29, #-16]
  407ef0:	ldur	x1, [x29, #-24]
  407ef4:	bl	408528 <__fxstatat@plt+0x6a48>
  407ef8:	ldur	x8, [x29, #-24]
  407efc:	stur	x8, [x29, #-8]
  407f00:	b	408518 <__fxstatat@plt+0x6a38>
  407f04:	ldur	x8, [x29, #-16]
  407f08:	ldr	x8, [x8, #8]
  407f0c:	stur	x8, [x29, #-24]
  407f10:	ldur	x8, [x29, #-16]
  407f14:	mov	x9, xzr
  407f18:	str	x9, [x8, #8]
  407f1c:	b	4080f0 <__fxstatat@plt+0x6610>
  407f20:	ldur	x8, [x29, #-24]
  407f24:	stur	x8, [x29, #-32]
  407f28:	ldur	x8, [x29, #-24]
  407f2c:	ldr	x8, [x8, #16]
  407f30:	cbnz	x8, 407fb8 <__fxstatat@plt+0x64d8>
  407f34:	ldur	x8, [x29, #-24]
  407f38:	ldr	x8, [x8, #8]
  407f3c:	ldr	x8, [x8, #24]
  407f40:	cbz	x8, 407fb8 <__fxstatat@plt+0x64d8>
  407f44:	ldur	x8, [x29, #-32]
  407f48:	ldr	x8, [x8, #8]
  407f4c:	stur	x8, [x29, #-24]
  407f50:	ldur	x8, [x29, #-24]
  407f54:	ldur	x9, [x29, #-16]
  407f58:	str	x8, [x9]
  407f5c:	ldur	x8, [x29, #-16]
  407f60:	ldr	x8, [x8, #32]
  407f64:	ldur	x9, [x29, #-24]
  407f68:	ldr	x9, [x9, #72]
  407f6c:	add	x8, x8, x9
  407f70:	mov	w10, #0x0                   	// #0
  407f74:	strb	w10, [x8]
  407f78:	ldur	x0, [x29, #-16]
  407f7c:	mov	w1, #0x3                   	// #3
  407f80:	bl	4088f4 <__fxstatat@plt+0x6e14>
  407f84:	stur	x0, [x29, #-24]
  407f88:	cbnz	x0, 407fac <__fxstatat@plt+0x64cc>
  407f8c:	ldur	x8, [x29, #-16]
  407f90:	ldr	w9, [x8, #72]
  407f94:	and	w9, w9, #0x2000
  407f98:	cbz	w9, 407fa8 <__fxstatat@plt+0x64c8>
  407f9c:	mov	x8, xzr
  407fa0:	stur	x8, [x29, #-8]
  407fa4:	b	408518 <__fxstatat@plt+0x6a38>
  407fa8:	b	4082fc <__fxstatat@plt+0x681c>
  407fac:	ldur	x0, [x29, #-32]
  407fb0:	bl	401980 <free@plt>
  407fb4:	b	4080f0 <__fxstatat@plt+0x6610>
  407fb8:	ldur	x8, [x29, #-24]
  407fbc:	ldr	x8, [x8, #16]
  407fc0:	stur	x8, [x29, #-24]
  407fc4:	cbz	x8, 4082fc <__fxstatat@plt+0x681c>
  407fc8:	ldur	x8, [x29, #-24]
  407fcc:	ldur	x9, [x29, #-16]
  407fd0:	str	x8, [x9]
  407fd4:	ldur	x0, [x29, #-32]
  407fd8:	bl	401980 <free@plt>
  407fdc:	ldur	x8, [x29, #-24]
  407fe0:	ldr	x8, [x8, #88]
  407fe4:	cbnz	x8, 408030 <__fxstatat@plt+0x6550>
  407fe8:	ldur	x0, [x29, #-16]
  407fec:	bl	409598 <__fxstatat@plt+0x7ab8>
  407ff0:	cbz	w0, 408010 <__fxstatat@plt+0x6530>
  407ff4:	ldur	x8, [x29, #-16]
  407ff8:	ldr	w9, [x8, #72]
  407ffc:	orr	w9, w9, #0x2000
  408000:	str	w9, [x8, #72]
  408004:	mov	x8, xzr
  408008:	stur	x8, [x29, #-8]
  40800c:	b	408518 <__fxstatat@plt+0x6a38>
  408010:	ldur	x0, [x29, #-16]
  408014:	bl	407b70 <__fxstatat@plt+0x6090>
  408018:	ldur	x0, [x29, #-16]
  40801c:	ldur	x1, [x29, #-24]
  408020:	bl	40969c <__fxstatat@plt+0x7bbc>
  408024:	ldur	x0, [x29, #-16]
  408028:	bl	40779c <__fxstatat@plt+0x5cbc>
  40802c:	b	40818c <__fxstatat@plt+0x66ac>
  408030:	ldur	x8, [x29, #-24]
  408034:	ldrh	w9, [x8, #112]
  408038:	cmp	w9, #0x4
  40803c:	b.ne	408044 <__fxstatat@plt+0x6564>  // b.any
  408040:	b	407f20 <__fxstatat@plt+0x6440>
  408044:	ldur	x8, [x29, #-24]
  408048:	ldrh	w9, [x8, #112]
  40804c:	cmp	w9, #0x2
  408050:	b.ne	4080f0 <__fxstatat@plt+0x6610>  // b.any
  408054:	ldur	x0, [x29, #-16]
  408058:	ldur	x1, [x29, #-24]
  40805c:	mov	w8, #0x1                   	// #1
  408060:	and	w2, w8, #0x1
  408064:	bl	4073a0 <__fxstatat@plt+0x58c0>
  408068:	ldur	x9, [x29, #-24]
  40806c:	strh	w0, [x9, #108]
  408070:	ldur	x9, [x29, #-24]
  408074:	ldrh	w8, [x9, #108]
  408078:	cmp	w8, #0x1
  40807c:	b.ne	4080e4 <__fxstatat@plt+0x6604>  // b.any
  408080:	ldur	x8, [x29, #-16]
  408084:	ldr	w9, [x8, #72]
  408088:	and	w9, w9, #0x4
  40808c:	cbnz	w9, 4080e4 <__fxstatat@plt+0x6604>
  408090:	ldur	x0, [x29, #-16]
  408094:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  408098:	add	x1, x1, #0xf49
  40809c:	bl	407868 <__fxstatat@plt+0x5d88>
  4080a0:	ldur	x8, [x29, #-24]
  4080a4:	str	w0, [x8, #68]
  4080a8:	cmp	w0, #0x0
  4080ac:	cset	w9, ge  // ge = tcont
  4080b0:	tbnz	w9, #0, 4080d4 <__fxstatat@plt+0x65f4>
  4080b4:	bl	401a90 <__errno_location@plt>
  4080b8:	ldr	w8, [x0]
  4080bc:	ldur	x9, [x29, #-24]
  4080c0:	str	w8, [x9, #64]
  4080c4:	ldur	x9, [x29, #-24]
  4080c8:	mov	w8, #0x7                   	// #7
  4080cc:	strh	w8, [x9, #108]
  4080d0:	b	4080e4 <__fxstatat@plt+0x6604>
  4080d4:	ldur	x8, [x29, #-24]
  4080d8:	ldrh	w9, [x8, #110]
  4080dc:	orr	w9, w9, #0x2
  4080e0:	strh	w9, [x8, #110]
  4080e4:	ldur	x8, [x29, #-24]
  4080e8:	mov	w9, #0x3                   	// #3
  4080ec:	strh	w9, [x8, #112]
  4080f0:	ldur	x8, [x29, #-16]
  4080f4:	ldr	x8, [x8, #32]
  4080f8:	ldur	x9, [x29, #-24]
  4080fc:	ldr	x9, [x9, #8]
  408100:	ldr	x9, [x9, #56]
  408104:	ldur	x10, [x29, #-24]
  408108:	ldr	x10, [x10, #8]
  40810c:	ldr	x10, [x10, #72]
  408110:	subs	x10, x10, #0x1
  408114:	ldrb	w11, [x9, x10]
  408118:	cmp	w11, #0x2f
  40811c:	str	x8, [sp, #24]
  408120:	b.ne	40813c <__fxstatat@plt+0x665c>  // b.any
  408124:	ldur	x8, [x29, #-24]
  408128:	ldr	x8, [x8, #8]
  40812c:	ldr	x8, [x8, #72]
  408130:	subs	x8, x8, #0x1
  408134:	str	x8, [sp, #16]
  408138:	b	40814c <__fxstatat@plt+0x666c>
  40813c:	ldur	x8, [x29, #-24]
  408140:	ldr	x8, [x8, #8]
  408144:	ldr	x8, [x8, #72]
  408148:	str	x8, [sp, #16]
  40814c:	ldr	x8, [sp, #16]
  408150:	ldr	x9, [sp, #24]
  408154:	add	x8, x9, x8
  408158:	str	x8, [sp, #48]
  40815c:	ldr	x8, [sp, #48]
  408160:	add	x10, x8, #0x1
  408164:	str	x10, [sp, #48]
  408168:	mov	w11, #0x2f                  	// #47
  40816c:	strb	w11, [x8]
  408170:	ldr	x0, [sp, #48]
  408174:	ldur	x8, [x29, #-24]
  408178:	add	x1, x8, #0xf8
  40817c:	ldur	x8, [x29, #-24]
  408180:	ldr	x8, [x8, #96]
  408184:	add	x2, x8, #0x1
  408188:	bl	4016e0 <memmove@plt>
  40818c:	ldur	x8, [x29, #-24]
  408190:	ldur	x9, [x29, #-16]
  408194:	str	x8, [x9]
  408198:	ldur	x8, [x29, #-24]
  40819c:	ldrh	w10, [x8, #108]
  4081a0:	cmp	w10, #0xb
  4081a4:	b.ne	40829c <__fxstatat@plt+0x67bc>  // b.any
  4081a8:	ldur	x8, [x29, #-24]
  4081ac:	ldr	x8, [x8, #168]
  4081b0:	cmp	x8, #0x2
  4081b4:	b.ne	408288 <__fxstatat@plt+0x67a8>  // b.any
  4081b8:	ldur	x8, [x29, #-24]
  4081bc:	ldr	x8, [x8, #8]
  4081c0:	str	x8, [sp, #40]
  4081c4:	ldr	x8, [sp, #40]
  4081c8:	ldr	w9, [x8, #104]
  4081cc:	cbnz	w9, 40820c <__fxstatat@plt+0x672c>
  4081d0:	ldur	x8, [x29, #-16]
  4081d4:	ldr	w9, [x8, #72]
  4081d8:	and	w9, w9, #0x8
  4081dc:	cbz	w9, 40820c <__fxstatat@plt+0x672c>
  4081e0:	ldur	x8, [x29, #-16]
  4081e4:	ldr	w9, [x8, #72]
  4081e8:	and	w9, w9, #0x10
  4081ec:	cbz	w9, 40820c <__fxstatat@plt+0x672c>
  4081f0:	ldr	x0, [sp, #40]
  4081f4:	ldur	x8, [x29, #-16]
  4081f8:	ldr	w1, [x8, #44]
  4081fc:	bl	409780 <__fxstatat@plt+0x7ca0>
  408200:	cmp	w0, #0x2
  408204:	b.ne	40820c <__fxstatat@plt+0x672c>  // b.any
  408208:	b	408284 <__fxstatat@plt+0x67a4>
  40820c:	ldur	x0, [x29, #-16]
  408210:	ldur	x1, [x29, #-24]
  408214:	mov	w8, wzr
  408218:	and	w2, w8, #0x1
  40821c:	bl	4073a0 <__fxstatat@plt+0x58c0>
  408220:	ldur	x9, [x29, #-24]
  408224:	strh	w0, [x9, #108]
  408228:	ldur	x9, [x29, #-24]
  40822c:	ldr	w8, [x9, #136]
  408230:	and	w8, w8, #0xf000
  408234:	cmp	w8, #0x4, lsl #12
  408238:	b.ne	408284 <__fxstatat@plt+0x67a4>  // b.any
  40823c:	ldur	x8, [x29, #-24]
  408240:	ldr	x8, [x8, #88]
  408244:	cbz	x8, 408284 <__fxstatat@plt+0x67a4>
  408248:	ldr	x8, [sp, #40]
  40824c:	ldr	w9, [x8, #104]
  408250:	mov	w10, wzr
  408254:	cmp	w10, w9
  408258:	cset	w9, cs  // cs = hs, nlast
  40825c:	tbnz	w9, #0, 408284 <__fxstatat@plt+0x67a4>
  408260:	ldr	x8, [sp, #40]
  408264:	ldr	w9, [x8, #104]
  408268:	mov	w10, #0xffffffff            	// #-1
  40826c:	cmp	w9, w10
  408270:	b.eq	408284 <__fxstatat@plt+0x67a4>  // b.none
  408274:	ldr	x8, [sp, #40]
  408278:	ldr	w9, [x8, #104]
  40827c:	subs	w9, w9, #0x1
  408280:	str	w9, [x8, #104]
  408284:	b	40829c <__fxstatat@plt+0x67bc>
  408288:	ldur	x8, [x29, #-24]
  40828c:	ldr	x8, [x8, #168]
  408290:	cmp	x8, #0x1
  408294:	b.eq	40829c <__fxstatat@plt+0x67bc>  // b.none
  408298:	bl	4018e0 <abort@plt>
  40829c:	ldur	x8, [x29, #-24]
  4082a0:	ldrh	w9, [x8, #108]
  4082a4:	cmp	w9, #0x1
  4082a8:	b.ne	4082f0 <__fxstatat@plt+0x6810>  // b.any
  4082ac:	ldur	x8, [x29, #-24]
  4082b0:	ldr	x8, [x8, #88]
  4082b4:	cbnz	x8, 4082c8 <__fxstatat@plt+0x67e8>
  4082b8:	ldur	x8, [x29, #-24]
  4082bc:	ldr	x8, [x8, #120]
  4082c0:	ldur	x9, [x29, #-16]
  4082c4:	str	x8, [x9, #24]
  4082c8:	ldur	x0, [x29, #-16]
  4082cc:	ldur	x1, [x29, #-24]
  4082d0:	bl	409860 <__fxstatat@plt+0x7d80>
  4082d4:	tbnz	w0, #0, 4082f0 <__fxstatat@plt+0x6810>
  4082d8:	bl	401a90 <__errno_location@plt>
  4082dc:	mov	w8, #0xc                   	// #12
  4082e0:	str	w8, [x0]
  4082e4:	mov	x9, xzr
  4082e8:	stur	x9, [x29, #-8]
  4082ec:	b	408518 <__fxstatat@plt+0x6a38>
  4082f0:	ldur	x8, [x29, #-24]
  4082f4:	stur	x8, [x29, #-8]
  4082f8:	b	408518 <__fxstatat@plt+0x6a38>
  4082fc:	ldur	x8, [x29, #-32]
  408300:	ldr	x8, [x8, #8]
  408304:	stur	x8, [x29, #-24]
  408308:	ldur	x8, [x29, #-24]
  40830c:	ldur	x9, [x29, #-16]
  408310:	str	x8, [x9]
  408314:	ldur	x0, [x29, #-32]
  408318:	bl	401980 <free@plt>
  40831c:	ldur	x8, [x29, #-24]
  408320:	ldr	x8, [x8, #88]
  408324:	mov	x9, #0xffffffffffffffff    	// #-1
  408328:	cmp	x8, x9
  40832c:	b.ne	408354 <__fxstatat@plt+0x6874>  // b.any
  408330:	ldur	x0, [x29, #-24]
  408334:	bl	401980 <free@plt>
  408338:	bl	401a90 <__errno_location@plt>
  40833c:	str	wzr, [x0]
  408340:	ldur	x8, [x29, #-16]
  408344:	mov	x9, xzr
  408348:	str	x9, [x8]
  40834c:	stur	x9, [x29, #-8]
  408350:	b	408518 <__fxstatat@plt+0x6a38>
  408354:	ldur	x8, [x29, #-24]
  408358:	ldrh	w9, [x8, #108]
  40835c:	cmp	w9, #0xb
  408360:	b.ne	408368 <__fxstatat@plt+0x6888>  // b.any
  408364:	bl	4018e0 <abort@plt>
  408368:	ldur	x8, [x29, #-16]
  40836c:	ldr	x8, [x8, #32]
  408370:	ldur	x9, [x29, #-24]
  408374:	ldr	x9, [x9, #72]
  408378:	add	x8, x8, x9
  40837c:	mov	w10, #0x0                   	// #0
  408380:	strb	w10, [x8]
  408384:	ldur	x8, [x29, #-24]
  408388:	ldr	x8, [x8, #88]
  40838c:	cbnz	x8, 4083c0 <__fxstatat@plt+0x68e0>
  408390:	ldur	x0, [x29, #-16]
  408394:	bl	409598 <__fxstatat@plt+0x7ab8>
  408398:	cbz	w0, 4083bc <__fxstatat@plt+0x68dc>
  40839c:	bl	401a90 <__errno_location@plt>
  4083a0:	ldr	w8, [x0]
  4083a4:	ldur	x9, [x29, #-24]
  4083a8:	str	w8, [x9, #64]
  4083ac:	ldur	x9, [x29, #-16]
  4083b0:	ldr	w8, [x9, #72]
  4083b4:	orr	w8, w8, #0x2000
  4083b8:	str	w8, [x9, #72]
  4083bc:	b	4084a4 <__fxstatat@plt+0x69c4>
  4083c0:	ldur	x8, [x29, #-24]
  4083c4:	ldrh	w9, [x8, #110]
  4083c8:	and	w9, w9, #0x2
  4083cc:	cbz	w9, 408454 <__fxstatat@plt+0x6974>
  4083d0:	ldur	x8, [x29, #-16]
  4083d4:	ldr	w9, [x8, #72]
  4083d8:	and	w9, w9, #0x4
  4083dc:	cbnz	w9, 408444 <__fxstatat@plt+0x6964>
  4083e0:	ldur	x8, [x29, #-16]
  4083e4:	ldr	w9, [x8, #72]
  4083e8:	and	w9, w9, #0x200
  4083ec:	cbz	w9, 408414 <__fxstatat@plt+0x6934>
  4083f0:	ldur	x0, [x29, #-16]
  4083f4:	ldur	x8, [x29, #-24]
  4083f8:	ldr	w1, [x8, #68]
  4083fc:	mov	w9, #0x1                   	// #1
  408400:	and	w2, w9, #0x1
  408404:	bl	40999c <__fxstatat@plt+0x7ebc>
  408408:	ldr	w9, [sp, #36]
  40840c:	tbnz	w9, #0, 408424 <__fxstatat@plt+0x6944>
  408410:	b	408444 <__fxstatat@plt+0x6964>
  408414:	ldur	x8, [x29, #-24]
  408418:	ldr	w0, [x8, #68]
  40841c:	bl	401750 <fchdir@plt>
  408420:	cbz	w0, 408444 <__fxstatat@plt+0x6964>
  408424:	bl	401a90 <__errno_location@plt>
  408428:	ldr	w8, [x0]
  40842c:	ldur	x9, [x29, #-24]
  408430:	str	w8, [x9, #64]
  408434:	ldur	x9, [x29, #-16]
  408438:	ldr	w8, [x9, #72]
  40843c:	orr	w8, w8, #0x2000
  408440:	str	w8, [x9, #72]
  408444:	ldur	x8, [x29, #-24]
  408448:	ldr	w0, [x8, #68]
  40844c:	bl	4018a0 <close@plt>
  408450:	b	4084a4 <__fxstatat@plt+0x69c4>
  408454:	ldur	x8, [x29, #-24]
  408458:	ldrh	w9, [x8, #110]
  40845c:	and	w9, w9, #0x1
  408460:	cbnz	w9, 4084a4 <__fxstatat@plt+0x69c4>
  408464:	ldur	x0, [x29, #-16]
  408468:	ldur	x8, [x29, #-24]
  40846c:	ldr	x1, [x8, #8]
  408470:	mov	w2, #0xffffffff            	// #-1
  408474:	adrp	x3, 40f000 <__fxstatat@plt+0xd520>
  408478:	add	x3, x3, #0xf48
  40847c:	bl	40864c <__fxstatat@plt+0x6b6c>
  408480:	cbz	w0, 4084a4 <__fxstatat@plt+0x69c4>
  408484:	bl	401a90 <__errno_location@plt>
  408488:	ldr	w8, [x0]
  40848c:	ldur	x9, [x29, #-24]
  408490:	str	w8, [x9, #64]
  408494:	ldur	x9, [x29, #-16]
  408498:	ldr	w8, [x9, #72]
  40849c:	orr	w8, w8, #0x2000
  4084a0:	str	w8, [x9, #72]
  4084a4:	ldur	x8, [x29, #-24]
  4084a8:	ldrh	w9, [x8, #108]
  4084ac:	cmp	w9, #0x2
  4084b0:	b.eq	4084ec <__fxstatat@plt+0x6a0c>  // b.none
  4084b4:	ldur	x8, [x29, #-24]
  4084b8:	ldr	w9, [x8, #64]
  4084bc:	mov	w10, #0x6                   	// #6
  4084c0:	mov	w11, #0x7                   	// #7
  4084c4:	cmp	w9, #0x0
  4084c8:	csel	w9, w11, w10, ne  // ne = any
  4084cc:	ldur	x8, [x29, #-24]
  4084d0:	strh	w9, [x8, #108]
  4084d4:	ldur	x8, [x29, #-24]
  4084d8:	ldr	w9, [x8, #64]
  4084dc:	cbnz	w9, 4084ec <__fxstatat@plt+0x6a0c>
  4084e0:	ldur	x0, [x29, #-16]
  4084e4:	ldur	x1, [x29, #-24]
  4084e8:	bl	408528 <__fxstatat@plt+0x6a48>
  4084ec:	ldur	x8, [x29, #-16]
  4084f0:	ldr	w9, [x8, #72]
  4084f4:	and	w9, w9, #0x2000
  4084f8:	cbz	w9, 408508 <__fxstatat@plt+0x6a28>
  4084fc:	mov	x8, xzr
  408500:	str	x8, [sp, #8]
  408504:	b	408510 <__fxstatat@plt+0x6a30>
  408508:	ldur	x8, [x29, #-24]
  40850c:	str	x8, [sp, #8]
  408510:	ldr	x8, [sp, #8]
  408514:	stur	x8, [x29, #-8]
  408518:	ldur	x0, [x29, #-8]
  40851c:	ldp	x29, x30, [sp, #96]
  408520:	add	sp, sp, #0x70
  408524:	ret
  408528:	sub	sp, sp, #0x50
  40852c:	stp	x29, x30, [sp, #64]
  408530:	add	x29, sp, #0x40
  408534:	mov	w8, #0x102                 	// #258
  408538:	stur	x0, [x29, #-8]
  40853c:	stur	x1, [x29, #-16]
  408540:	ldur	x9, [x29, #-16]
  408544:	add	x9, x9, #0x78
  408548:	stur	x9, [x29, #-24]
  40854c:	ldur	x9, [x29, #-8]
  408550:	ldr	w10, [x9, #72]
  408554:	and	w8, w10, w8
  408558:	cbz	w8, 4085a0 <__fxstatat@plt+0x6ac0>
  40855c:	ldur	x8, [x29, #-24]
  408560:	ldr	x8, [x8]
  408564:	add	x1, sp, #0x10
  408568:	str	x8, [sp, #16]
  40856c:	ldur	x8, [x29, #-24]
  408570:	ldr	x8, [x8, #8]
  408574:	str	x8, [sp, #24]
  408578:	ldur	x8, [x29, #-8]
  40857c:	ldr	x0, [x8, #88]
  408580:	bl	40c804 <__fxstatat@plt+0xad24>
  408584:	str	x0, [sp, #8]
  408588:	ldr	x8, [sp, #8]
  40858c:	cbnz	x8, 408594 <__fxstatat@plt+0x6ab4>
  408590:	bl	4018e0 <abort@plt>
  408594:	ldr	x0, [sp, #8]
  408598:	bl	401980 <free@plt>
  40859c:	b	408640 <__fxstatat@plt+0x6b60>
  4085a0:	ldur	x8, [x29, #-16]
  4085a4:	ldr	x8, [x8, #8]
  4085a8:	str	x8, [sp]
  4085ac:	ldr	x8, [sp]
  4085b0:	cbz	x8, 408640 <__fxstatat@plt+0x6b60>
  4085b4:	ldr	x8, [sp]
  4085b8:	ldr	x8, [x8, #88]
  4085bc:	mov	x9, xzr
  4085c0:	cmp	x9, x8
  4085c4:	cset	w10, gt
  4085c8:	tbnz	w10, #0, 408640 <__fxstatat@plt+0x6b60>
  4085cc:	ldur	x8, [x29, #-8]
  4085d0:	ldr	x8, [x8, #88]
  4085d4:	ldr	x8, [x8, #16]
  4085d8:	cbnz	x8, 4085e0 <__fxstatat@plt+0x6b00>
  4085dc:	bl	4018e0 <abort@plt>
  4085e0:	ldur	x8, [x29, #-8]
  4085e4:	ldr	x8, [x8, #88]
  4085e8:	ldr	x8, [x8]
  4085ec:	ldur	x9, [x29, #-24]
  4085f0:	ldr	x9, [x9, #8]
  4085f4:	cmp	x8, x9
  4085f8:	b.ne	408640 <__fxstatat@plt+0x6b60>  // b.any
  4085fc:	ldur	x8, [x29, #-8]
  408600:	ldr	x8, [x8, #88]
  408604:	ldr	x8, [x8, #8]
  408608:	ldur	x9, [x29, #-24]
  40860c:	ldr	x9, [x9]
  408610:	cmp	x8, x9
  408614:	b.ne	408640 <__fxstatat@plt+0x6b60>  // b.any
  408618:	ldr	x8, [sp]
  40861c:	ldr	x8, [x8, #120]
  408620:	ldur	x9, [x29, #-8]
  408624:	ldr	x9, [x9, #88]
  408628:	str	x8, [x9, #8]
  40862c:	ldr	x8, [sp]
  408630:	ldr	x8, [x8, #128]
  408634:	ldur	x9, [x29, #-8]
  408638:	ldr	x9, [x9, #88]
  40863c:	str	x8, [x9]
  408640:	ldp	x29, x30, [sp, #64]
  408644:	add	sp, sp, #0x50
  408648:	ret
  40864c:	sub	sp, sp, #0xe0
  408650:	stp	x29, x30, [sp, #208]
  408654:	add	x29, sp, #0xd0
  408658:	sub	x8, x29, #0x28
  40865c:	str	x0, [x8, #24]
  408660:	str	x1, [x8, #16]
  408664:	stur	w2, [x29, #-28]
  408668:	str	x3, [x8]
  40866c:	ldr	x9, [x8]
  408670:	mov	w10, #0x0                   	// #0
  408674:	str	x8, [sp, #8]
  408678:	str	w10, [sp, #4]
  40867c:	cbz	x9, 4086a0 <__fxstatat@plt+0x6bc0>
  408680:	ldr	x8, [sp, #8]
  408684:	ldr	x0, [x8]
  408688:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  40868c:	add	x1, x1, #0xf48
  408690:	bl	401940 <strcmp@plt>
  408694:	cmp	w0, #0x0
  408698:	cset	w9, eq  // eq = none
  40869c:	str	w9, [sp, #4]
  4086a0:	ldr	w8, [sp, #4]
  4086a4:	and	w8, w8, #0x1
  4086a8:	sturb	w8, [x29, #-45]
  4086ac:	ldr	x9, [sp, #8]
  4086b0:	ldr	x10, [x9, #24]
  4086b4:	ldr	w8, [x10, #72]
  4086b8:	and	w8, w8, #0x4
  4086bc:	cbz	w8, 4086f8 <__fxstatat@plt+0x6c18>
  4086c0:	ldr	x8, [sp, #8]
  4086c4:	ldr	x9, [x8, #24]
  4086c8:	ldr	w10, [x9, #72]
  4086cc:	and	w10, w10, #0x200
  4086d0:	cbz	w10, 4086f0 <__fxstatat@plt+0x6c10>
  4086d4:	ldur	w8, [x29, #-28]
  4086d8:	mov	w9, wzr
  4086dc:	cmp	w9, w8
  4086e0:	cset	w8, gt
  4086e4:	tbnz	w8, #0, 4086f0 <__fxstatat@plt+0x6c10>
  4086e8:	ldur	w0, [x29, #-28]
  4086ec:	bl	4018a0 <close@plt>
  4086f0:	stur	wzr, [x29, #-4]
  4086f4:	b	4088e4 <__fxstatat@plt+0x6e04>
  4086f8:	ldur	w8, [x29, #-28]
  4086fc:	cmp	w8, #0x0
  408700:	cset	w8, ge  // ge = tcont
  408704:	tbnz	w8, #0, 408780 <__fxstatat@plt+0x6ca0>
  408708:	ldurb	w8, [x29, #-45]
  40870c:	tbnz	w8, #0, 408714 <__fxstatat@plt+0x6c34>
  408710:	b	408780 <__fxstatat@plt+0x6ca0>
  408714:	ldr	x8, [sp, #8]
  408718:	ldr	x9, [x8, #24]
  40871c:	ldr	w10, [x9, #72]
  408720:	and	w10, w10, #0x200
  408724:	cbz	w10, 408780 <__fxstatat@plt+0x6ca0>
  408728:	ldr	x8, [sp, #8]
  40872c:	ldr	x9, [x8, #24]
  408730:	add	x0, x9, #0x60
  408734:	bl	40cbc0 <__fxstatat@plt+0xb0e0>
  408738:	tbnz	w0, #0, 408780 <__fxstatat@plt+0x6ca0>
  40873c:	ldr	x8, [sp, #8]
  408740:	ldr	x9, [x8, #24]
  408744:	add	x0, x9, #0x60
  408748:	bl	40ccac <__fxstatat@plt+0xb1cc>
  40874c:	stur	w0, [x29, #-56]
  408750:	mov	w10, #0x1                   	// #1
  408754:	sturb	w10, [x29, #-45]
  408758:	ldur	w10, [x29, #-56]
  40875c:	mov	w11, wzr
  408760:	cmp	w11, w10
  408764:	cset	w10, gt
  408768:	tbnz	w10, #0, 408780 <__fxstatat@plt+0x6ca0>
  40876c:	ldur	w8, [x29, #-56]
  408770:	stur	w8, [x29, #-28]
  408774:	mov	x9, xzr
  408778:	ldr	x10, [sp, #8]
  40877c:	str	x9, [x10]
  408780:	ldur	w8, [x29, #-28]
  408784:	stur	w8, [x29, #-52]
  408788:	ldur	w8, [x29, #-28]
  40878c:	cmp	w8, #0x0
  408790:	cset	w8, ge  // ge = tcont
  408794:	tbnz	w8, #0, 4087c4 <__fxstatat@plt+0x6ce4>
  408798:	ldr	x8, [sp, #8]
  40879c:	ldr	x0, [x8, #24]
  4087a0:	ldr	x1, [x8]
  4087a4:	bl	407868 <__fxstatat@plt+0x5d88>
  4087a8:	stur	w0, [x29, #-52]
  4087ac:	cmp	w0, #0x0
  4087b0:	cset	w9, ge  // ge = tcont
  4087b4:	tbnz	w9, #0, 4087c4 <__fxstatat@plt+0x6ce4>
  4087b8:	mov	w8, #0xffffffff            	// #-1
  4087bc:	stur	w8, [x29, #-4]
  4087c0:	b	4088e4 <__fxstatat@plt+0x6e04>
  4087c4:	ldr	x8, [sp, #8]
  4087c8:	ldr	x9, [x8, #24]
  4087cc:	ldr	w10, [x9, #72]
  4087d0:	and	w10, w10, #0x2
  4087d4:	cbnz	w10, 4087fc <__fxstatat@plt+0x6d1c>
  4087d8:	ldr	x8, [sp, #8]
  4087dc:	ldr	x9, [x8]
  4087e0:	cbz	x9, 408860 <__fxstatat@plt+0x6d80>
  4087e4:	ldr	x8, [sp, #8]
  4087e8:	ldr	x0, [x8]
  4087ec:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  4087f0:	add	x1, x1, #0xf48
  4087f4:	bl	401940 <strcmp@plt>
  4087f8:	cbnz	w0, 408860 <__fxstatat@plt+0x6d80>
  4087fc:	ldur	w0, [x29, #-52]
  408800:	add	x1, sp, #0x18
  408804:	bl	40e8a8 <__fxstatat@plt+0xcdc8>
  408808:	cbz	w0, 408818 <__fxstatat@plt+0x6d38>
  40880c:	mov	w8, #0xffffffff            	// #-1
  408810:	stur	w8, [x29, #-44]
  408814:	b	4088a4 <__fxstatat@plt+0x6dc4>
  408818:	ldr	x8, [sp, #8]
  40881c:	ldr	x9, [x8, #16]
  408820:	ldr	x9, [x9, #120]
  408824:	ldr	x10, [sp, #24]
  408828:	cmp	x9, x10
  40882c:	b.ne	408848 <__fxstatat@plt+0x6d68>  // b.any
  408830:	ldr	x8, [sp, #8]
  408834:	ldr	x9, [x8, #16]
  408838:	ldr	x9, [x9, #128]
  40883c:	ldr	x10, [sp, #32]
  408840:	cmp	x9, x10
  408844:	b.eq	408860 <__fxstatat@plt+0x6d80>  // b.none
  408848:	bl	401a90 <__errno_location@plt>
  40884c:	mov	w8, #0x2                   	// #2
  408850:	str	w8, [x0]
  408854:	mov	w8, #0xffffffff            	// #-1
  408858:	stur	w8, [x29, #-44]
  40885c:	b	4088a4 <__fxstatat@plt+0x6dc4>
  408860:	ldr	x8, [sp, #8]
  408864:	ldr	x9, [x8, #24]
  408868:	ldr	w10, [x9, #72]
  40886c:	and	w10, w10, #0x200
  408870:	cbz	w10, 408898 <__fxstatat@plt+0x6db8>
  408874:	ldr	x8, [sp, #8]
  408878:	ldr	x0, [x8, #24]
  40887c:	ldur	w1, [x29, #-52]
  408880:	ldurb	w9, [x29, #-45]
  408884:	eor	w9, w9, #0x1
  408888:	and	w2, w9, #0x1
  40888c:	bl	40999c <__fxstatat@plt+0x7ebc>
  408890:	stur	wzr, [x29, #-4]
  408894:	b	4088e4 <__fxstatat@plt+0x6e04>
  408898:	ldur	w0, [x29, #-52]
  40889c:	bl	401750 <fchdir@plt>
  4088a0:	stur	w0, [x29, #-44]
  4088a4:	ldur	w8, [x29, #-28]
  4088a8:	cmp	w8, #0x0
  4088ac:	cset	w8, ge  // ge = tcont
  4088b0:	tbnz	w8, #0, 4088dc <__fxstatat@plt+0x6dfc>
  4088b4:	bl	401a90 <__errno_location@plt>
  4088b8:	ldr	w8, [x0]
  4088bc:	str	w8, [sp, #20]
  4088c0:	ldur	w0, [x29, #-52]
  4088c4:	bl	4018a0 <close@plt>
  4088c8:	ldr	w8, [sp, #20]
  4088cc:	str	w8, [sp]
  4088d0:	bl	401a90 <__errno_location@plt>
  4088d4:	ldr	w8, [sp]
  4088d8:	str	w8, [x0]
  4088dc:	ldur	w8, [x29, #-44]
  4088e0:	stur	w8, [x29, #-4]
  4088e4:	ldur	w0, [x29, #-4]
  4088e8:	ldp	x29, x30, [sp, #208]
  4088ec:	add	sp, sp, #0xe0
  4088f0:	ret
  4088f4:	sub	sp, sp, #0x100
  4088f8:	stp	x29, x30, [sp, #240]
  4088fc:	add	x29, sp, #0xf0
  408900:	sub	x8, x29, #0x28
  408904:	mov	w9, #0x0                   	// #0
  408908:	mov	w10, #0x1                   	// #1
  40890c:	str	x0, [x8, #24]
  408910:	str	w1, [x8, #20]
  408914:	ldr	x11, [x8, #24]
  408918:	ldr	x11, [x11]
  40891c:	str	x11, [sp, #112]
  408920:	ldr	x11, [sp, #112]
  408924:	ldr	x11, [x11, #24]
  408928:	cmp	x11, #0x0
  40892c:	cset	w12, ne  // ne = any
  408930:	eor	w12, w12, w10
  408934:	eor	w12, w12, w10
  408938:	and	w10, w12, w10
  40893c:	strb	w10, [sp, #111]
  408940:	strb	w9, [sp, #110]
  408944:	ldrb	w9, [sp, #111]
  408948:	str	x8, [sp, #56]
  40894c:	tbnz	w9, #0, 408954 <__fxstatat@plt+0x6e74>
  408950:	b	4089d4 <__fxstatat@plt+0x6ef4>
  408954:	ldr	x8, [sp, #112]
  408958:	ldr	x8, [x8, #24]
  40895c:	str	x8, [sp, #88]
  408960:	ldr	x0, [sp, #88]
  408964:	bl	4019f0 <dirfd@plt>
  408968:	stur	w0, [x29, #-116]
  40896c:	ldur	w9, [x29, #-116]
  408970:	cmp	w9, #0x0
  408974:	cset	w9, ge  // ge = tcont
  408978:	tbnz	w9, #0, 4089d0 <__fxstatat@plt+0x6ef0>
  40897c:	ldr	x8, [sp, #112]
  408980:	ldr	x0, [x8, #24]
  408984:	bl	401890 <closedir@plt>
  408988:	ldr	x8, [sp, #112]
  40898c:	mov	x9, xzr
  408990:	str	x9, [x8, #24]
  408994:	ldr	x8, [sp, #56]
  408998:	ldr	w9, [x8, #20]
  40899c:	cmp	w9, #0x3
  4089a0:	b.ne	4089c0 <__fxstatat@plt+0x6ee0>  // b.any
  4089a4:	ldr	x8, [sp, #112]
  4089a8:	mov	w9, #0x4                   	// #4
  4089ac:	strh	w9, [x8, #108]
  4089b0:	bl	401a90 <__errno_location@plt>
  4089b4:	ldr	w9, [x0]
  4089b8:	ldr	x8, [sp, #112]
  4089bc:	str	w9, [x8, #64]
  4089c0:	mov	x8, xzr
  4089c4:	ldr	x9, [sp, #56]
  4089c8:	str	x8, [x9, #32]
  4089cc:	b	409584 <__fxstatat@plt+0x7aa4>
  4089d0:	b	408b94 <__fxstatat@plt+0x70b4>
  4089d4:	ldr	x8, [sp, #56]
  4089d8:	ldr	x9, [x8, #24]
  4089dc:	ldr	w10, [x9, #72]
  4089e0:	and	w10, w10, #0x4
  4089e4:	cbnz	w10, 408a10 <__fxstatat@plt+0x6f30>
  4089e8:	ldr	x8, [sp, #56]
  4089ec:	ldr	x9, [x8, #24]
  4089f0:	ldr	w10, [x9, #72]
  4089f4:	and	w10, w10, #0x200
  4089f8:	cbz	w10, 408a10 <__fxstatat@plt+0x6f30>
  4089fc:	ldr	x8, [sp, #56]
  408a00:	ldr	x9, [x8, #24]
  408a04:	ldr	w10, [x9, #44]
  408a08:	str	w10, [sp, #52]
  408a0c:	b	408a18 <__fxstatat@plt+0x6f38>
  408a10:	mov	w8, #0xffffff9c            	// #-100
  408a14:	str	w8, [sp, #52]
  408a18:	ldr	w8, [sp, #52]
  408a1c:	ldr	x9, [sp, #112]
  408a20:	ldr	x1, [x9, #48]
  408a24:	ldr	x9, [sp, #56]
  408a28:	ldr	x10, [x9, #24]
  408a2c:	ldr	w11, [x10, #72]
  408a30:	and	w11, w11, #0x10
  408a34:	mov	w12, #0x0                   	// #0
  408a38:	str	w8, [sp, #48]
  408a3c:	str	x1, [sp, #40]
  408a40:	str	w12, [sp, #36]
  408a44:	cbz	w11, 408a84 <__fxstatat@plt+0x6fa4>
  408a48:	ldr	x8, [sp, #56]
  408a4c:	ldr	x9, [x8, #24]
  408a50:	ldr	w10, [x9, #72]
  408a54:	and	w10, w10, #0x1
  408a58:	mov	w11, #0x0                   	// #0
  408a5c:	str	w11, [sp, #32]
  408a60:	cbz	w10, 408a78 <__fxstatat@plt+0x6f98>
  408a64:	ldr	x8, [sp, #112]
  408a68:	ldr	x8, [x8, #88]
  408a6c:	cmp	x8, #0x0
  408a70:	cset	w9, eq  // eq = none
  408a74:	str	w9, [sp, #32]
  408a78:	ldr	w8, [sp, #32]
  408a7c:	eor	w8, w8, #0x1
  408a80:	str	w8, [sp, #36]
  408a84:	ldr	w8, [sp, #36]
  408a88:	mov	w9, #0x8000                	// #32768
  408a8c:	mov	w10, wzr
  408a90:	tst	w8, #0x1
  408a94:	csel	w2, w9, w10, ne  // ne = any
  408a98:	ldr	w0, [sp, #48]
  408a9c:	ldr	x1, [sp, #40]
  408aa0:	sub	x3, x29, #0x74
  408aa4:	bl	40cf90 <__fxstatat@plt+0xb4b0>
  408aa8:	ldr	x11, [sp, #112]
  408aac:	str	x0, [x11, #24]
  408ab0:	cbnz	x0, 408af0 <__fxstatat@plt+0x7010>
  408ab4:	ldr	x8, [sp, #56]
  408ab8:	ldr	w9, [x8, #20]
  408abc:	cmp	w9, #0x3
  408ac0:	b.ne	408ae0 <__fxstatat@plt+0x7000>  // b.any
  408ac4:	ldr	x8, [sp, #112]
  408ac8:	mov	w9, #0x4                   	// #4
  408acc:	strh	w9, [x8, #108]
  408ad0:	bl	401a90 <__errno_location@plt>
  408ad4:	ldr	w9, [x0]
  408ad8:	ldr	x8, [sp, #112]
  408adc:	str	w9, [x8, #64]
  408ae0:	mov	x8, xzr
  408ae4:	ldr	x9, [sp, #56]
  408ae8:	str	x8, [x9, #32]
  408aec:	b	409584 <__fxstatat@plt+0x7aa4>
  408af0:	ldr	x8, [sp, #112]
  408af4:	ldrh	w9, [x8, #108]
  408af8:	cmp	w9, #0xb
  408afc:	b.ne	408b24 <__fxstatat@plt+0x7044>  // b.any
  408b00:	ldr	x8, [sp, #56]
  408b04:	ldr	x0, [x8, #24]
  408b08:	ldr	x1, [sp, #112]
  408b0c:	mov	w9, wzr
  408b10:	and	w2, w9, #0x1
  408b14:	bl	4073a0 <__fxstatat@plt+0x58c0>
  408b18:	ldr	x8, [sp, #112]
  408b1c:	strh	w0, [x8, #108]
  408b20:	b	408b94 <__fxstatat@plt+0x70b4>
  408b24:	ldr	x8, [sp, #56]
  408b28:	ldr	x9, [x8, #24]
  408b2c:	ldr	w10, [x9, #72]
  408b30:	and	w10, w10, #0x100
  408b34:	cbz	w10, 408b94 <__fxstatat@plt+0x70b4>
  408b38:	ldr	x8, [sp, #56]
  408b3c:	ldr	x0, [x8, #24]
  408b40:	ldr	x1, [sp, #112]
  408b44:	bl	408528 <__fxstatat@plt+0x6a48>
  408b48:	ldr	x8, [sp, #56]
  408b4c:	ldr	x0, [x8, #24]
  408b50:	ldr	x1, [sp, #112]
  408b54:	mov	w9, wzr
  408b58:	and	w2, w9, #0x1
  408b5c:	bl	4073a0 <__fxstatat@plt+0x58c0>
  408b60:	ldr	x8, [sp, #56]
  408b64:	ldr	x10, [x8, #24]
  408b68:	ldr	x1, [sp, #112]
  408b6c:	mov	x0, x10
  408b70:	bl	409860 <__fxstatat@plt+0x7d80>
  408b74:	tbnz	w0, #0, 408b94 <__fxstatat@plt+0x70b4>
  408b78:	bl	401a90 <__errno_location@plt>
  408b7c:	mov	w8, #0xc                   	// #12
  408b80:	str	w8, [x0]
  408b84:	mov	x9, xzr
  408b88:	ldr	x10, [sp, #56]
  408b8c:	str	x9, [x10, #32]
  408b90:	b	409584 <__fxstatat@plt+0x7aa4>
  408b94:	ldr	x8, [sp, #56]
  408b98:	ldr	x9, [x8, #24]
  408b9c:	ldr	x9, [x9, #64]
  408ba0:	mov	x10, #0x86a0                	// #34464
  408ba4:	movk	x10, #0x1, lsl #16
  408ba8:	mov	x11, #0xffffffffffffffff    	// #-1
  408bac:	cmp	x9, #0x0
  408bb0:	csel	x9, x11, x10, ne  // ne = any
  408bb4:	str	x9, [sp, #96]
  408bb8:	ldrb	w12, [sp, #111]
  408bbc:	tbnz	w12, #0, 408bc4 <__fxstatat@plt+0x70e4>
  408bc0:	b	408bd0 <__fxstatat@plt+0x70f0>
  408bc4:	mov	w8, #0x1                   	// #1
  408bc8:	sturb	w8, [x29, #-69]
  408bcc:	b	408d98 <__fxstatat@plt+0x72b8>
  408bd0:	ldr	x8, [sp, #56]
  408bd4:	ldr	w9, [x8, #20]
  408bd8:	mov	w10, #0x0                   	// #0
  408bdc:	cmp	w9, #0x2
  408be0:	str	w10, [sp, #28]
  408be4:	b.eq	408c78 <__fxstatat@plt+0x7198>  // b.none
  408be8:	ldr	x8, [sp, #56]
  408bec:	ldr	x9, [x8, #24]
  408bf0:	ldr	w10, [x9, #72]
  408bf4:	and	w10, w10, #0x8
  408bf8:	mov	w11, #0x0                   	// #0
  408bfc:	str	w11, [sp, #24]
  408c00:	cbz	w10, 408c6c <__fxstatat@plt+0x718c>
  408c04:	ldr	x8, [sp, #56]
  408c08:	ldr	x9, [x8, #24]
  408c0c:	ldr	w10, [x9, #72]
  408c10:	and	w10, w10, #0x10
  408c14:	mov	w11, #0x0                   	// #0
  408c18:	str	w11, [sp, #24]
  408c1c:	cbz	w10, 408c6c <__fxstatat@plt+0x718c>
  408c20:	ldr	x8, [sp, #56]
  408c24:	ldr	x9, [x8, #24]
  408c28:	ldr	w10, [x9, #72]
  408c2c:	and	w10, w10, #0x20
  408c30:	mov	w11, #0x0                   	// #0
  408c34:	str	w11, [sp, #24]
  408c38:	cbnz	w10, 408c6c <__fxstatat@plt+0x718c>
  408c3c:	ldr	x8, [sp, #112]
  408c40:	ldr	w9, [x8, #140]
  408c44:	mov	w10, #0x0                   	// #0
  408c48:	cmp	w9, #0x2
  408c4c:	str	w10, [sp, #24]
  408c50:	b.ne	408c6c <__fxstatat@plt+0x718c>  // b.any
  408c54:	ldr	x0, [sp, #112]
  408c58:	ldur	w1, [x29, #-116]
  408c5c:	bl	409780 <__fxstatat@plt+0x7ca0>
  408c60:	cmp	w0, #0x0
  408c64:	cset	w8, ne  // ne = any
  408c68:	str	w8, [sp, #24]
  408c6c:	ldr	w8, [sp, #24]
  408c70:	eor	w8, w8, #0x1
  408c74:	str	w8, [sp, #28]
  408c78:	ldr	w8, [sp, #28]
  408c7c:	and	w8, w8, #0x1
  408c80:	sturb	w8, [x29, #-69]
  408c84:	ldurb	w8, [x29, #-69]
  408c88:	tbnz	w8, #0, 408c9c <__fxstatat@plt+0x71bc>
  408c8c:	ldr	x8, [sp, #56]
  408c90:	ldr	w9, [x8, #20]
  408c94:	cmp	w9, #0x3
  408c98:	b.ne	408d98 <__fxstatat@plt+0x72b8>  // b.any
  408c9c:	ldr	x8, [sp, #56]
  408ca0:	ldr	x9, [x8, #24]
  408ca4:	ldr	w10, [x9, #72]
  408ca8:	and	w10, w10, #0x200
  408cac:	cbz	w10, 408cc4 <__fxstatat@plt+0x71e4>
  408cb0:	ldur	w0, [x29, #-116]
  408cb4:	mov	w1, #0x406                 	// #1030
  408cb8:	mov	w2, #0x3                   	// #3
  408cbc:	bl	40d7a0 <__fxstatat@plt+0xbcc0>
  408cc0:	stur	w0, [x29, #-116]
  408cc4:	ldur	w8, [x29, #-116]
  408cc8:	cmp	w8, #0x0
  408ccc:	cset	w8, lt  // lt = tstop
  408cd0:	tbnz	w8, #0, 408cf4 <__fxstatat@plt+0x7214>
  408cd4:	ldr	x8, [sp, #56]
  408cd8:	ldr	x0, [x8, #24]
  408cdc:	ldr	x1, [sp, #112]
  408ce0:	ldur	w2, [x29, #-116]
  408ce4:	mov	x9, xzr
  408ce8:	mov	x3, x9
  408cec:	bl	40864c <__fxstatat@plt+0x6b6c>
  408cf0:	cbz	w0, 408d90 <__fxstatat@plt+0x72b0>
  408cf4:	ldurb	w8, [x29, #-69]
  408cf8:	tbnz	w8, #0, 408d00 <__fxstatat@plt+0x7220>
  408cfc:	b	408d20 <__fxstatat@plt+0x7240>
  408d00:	ldr	x8, [sp, #56]
  408d04:	ldr	w9, [x8, #20]
  408d08:	cmp	w9, #0x3
  408d0c:	b.ne	408d20 <__fxstatat@plt+0x7240>  // b.any
  408d10:	bl	401a90 <__errno_location@plt>
  408d14:	ldr	w8, [x0]
  408d18:	ldr	x9, [sp, #112]
  408d1c:	str	w8, [x9, #64]
  408d20:	ldr	x8, [sp, #112]
  408d24:	ldrh	w9, [x8, #110]
  408d28:	orr	w9, w9, #0x1
  408d2c:	strh	w9, [x8, #110]
  408d30:	mov	w9, #0x0                   	// #0
  408d34:	sturb	w9, [x29, #-69]
  408d38:	ldr	x8, [sp, #112]
  408d3c:	ldr	x0, [x8, #24]
  408d40:	bl	401890 <closedir@plt>
  408d44:	ldr	x8, [sp, #112]
  408d48:	mov	x9, xzr
  408d4c:	str	x9, [x8, #24]
  408d50:	ldr	x8, [sp, #56]
  408d54:	ldr	x9, [x8, #24]
  408d58:	ldr	w10, [x9, #72]
  408d5c:	and	w10, w10, #0x200
  408d60:	cbz	w10, 408d80 <__fxstatat@plt+0x72a0>
  408d64:	ldur	w8, [x29, #-116]
  408d68:	mov	w9, wzr
  408d6c:	cmp	w9, w8
  408d70:	cset	w8, gt
  408d74:	tbnz	w8, #0, 408d80 <__fxstatat@plt+0x72a0>
  408d78:	ldur	w0, [x29, #-116]
  408d7c:	bl	4018a0 <close@plt>
  408d80:	ldr	x8, [sp, #112]
  408d84:	mov	x9, xzr
  408d88:	str	x9, [x8, #24]
  408d8c:	b	408d98 <__fxstatat@plt+0x72b8>
  408d90:	mov	w8, #0x1                   	// #1
  408d94:	sturb	w8, [x29, #-69]
  408d98:	ldr	x8, [sp, #112]
  408d9c:	ldr	x8, [x8, #56]
  408da0:	ldr	x9, [sp, #112]
  408da4:	ldr	x9, [x9, #72]
  408da8:	subs	x9, x9, #0x1
  408dac:	ldrb	w10, [x8, x9]
  408db0:	cmp	w10, #0x2f
  408db4:	b.ne	408dcc <__fxstatat@plt+0x72ec>  // b.any
  408db8:	ldr	x8, [sp, #112]
  408dbc:	ldr	x8, [x8, #72]
  408dc0:	subs	x8, x8, #0x1
  408dc4:	str	x8, [sp, #16]
  408dc8:	b	408dd8 <__fxstatat@plt+0x72f8>
  408dcc:	ldr	x8, [sp, #112]
  408dd0:	ldr	x8, [x8, #72]
  408dd4:	str	x8, [sp, #16]
  408dd8:	ldr	x8, [sp, #16]
  408ddc:	stur	x8, [x29, #-88]
  408de0:	ldr	x8, [sp, #56]
  408de4:	ldr	x9, [x8, #24]
  408de8:	ldr	w10, [x9, #72]
  408dec:	and	w10, w10, #0x4
  408df0:	cbz	w10, 408e24 <__fxstatat@plt+0x7344>
  408df4:	ldr	x8, [sp, #56]
  408df8:	ldr	x9, [x8, #24]
  408dfc:	ldr	x9, [x9, #32]
  408e00:	ldur	x10, [x29, #-88]
  408e04:	add	x9, x9, x10
  408e08:	stur	x9, [x29, #-112]
  408e0c:	ldur	x9, [x29, #-112]
  408e10:	add	x10, x9, #0x1
  408e14:	stur	x10, [x29, #-112]
  408e18:	mov	w11, #0x2f                  	// #47
  408e1c:	strb	w11, [x9]
  408e20:	b	408e2c <__fxstatat@plt+0x734c>
  408e24:	mov	x8, xzr
  408e28:	stur	x8, [x29, #-112]
  408e2c:	ldur	x8, [x29, #-88]
  408e30:	add	x8, x8, #0x1
  408e34:	stur	x8, [x29, #-88]
  408e38:	ldr	x8, [sp, #56]
  408e3c:	ldr	x9, [x8, #24]
  408e40:	ldr	x9, [x9, #48]
  408e44:	ldur	x10, [x29, #-88]
  408e48:	subs	x9, x9, x10
  408e4c:	stur	x9, [x29, #-96]
  408e50:	ldr	x9, [sp, #112]
  408e54:	ldr	x9, [x9, #88]
  408e58:	add	x9, x9, #0x1
  408e5c:	stur	x9, [x29, #-80]
  408e60:	mov	w11, #0x0                   	// #0
  408e64:	sturb	w11, [x29, #-70]
  408e68:	mov	x9, xzr
  408e6c:	str	x9, [x8]
  408e70:	stur	x9, [x29, #-56]
  408e74:	stur	xzr, [x29, #-48]
  408e78:	ldr	x8, [sp, #112]
  408e7c:	ldr	x8, [x8, #24]
  408e80:	cbz	x8, 409364 <__fxstatat@plt+0x7884>
  408e84:	bl	401a90 <__errno_location@plt>
  408e88:	str	wzr, [x0]
  408e8c:	ldr	x8, [sp, #112]
  408e90:	ldr	x0, [x8, #24]
  408e94:	bl	401870 <readdir@plt>
  408e98:	str	x0, [sp, #72]
  408e9c:	ldr	x8, [sp, #72]
  408ea0:	cbnz	x8, 408f00 <__fxstatat@plt+0x7420>
  408ea4:	bl	401a90 <__errno_location@plt>
  408ea8:	ldr	w8, [x0]
  408eac:	cbz	w8, 408efc <__fxstatat@plt+0x741c>
  408eb0:	bl	401a90 <__errno_location@plt>
  408eb4:	ldr	w8, [x0]
  408eb8:	ldr	x9, [sp, #112]
  408ebc:	str	w8, [x9, #64]
  408ec0:	ldrb	w8, [sp, #111]
  408ec4:	mov	w10, #0x1                   	// #1
  408ec8:	str	w10, [sp, #12]
  408ecc:	tbnz	w8, #0, 408ee0 <__fxstatat@plt+0x7400>
  408ed0:	ldur	x8, [x29, #-48]
  408ed4:	cmp	x8, #0x0
  408ed8:	cset	w9, ne  // ne = any
  408edc:	str	w9, [sp, #12]
  408ee0:	ldr	w8, [sp, #12]
  408ee4:	mov	w9, #0x7                   	// #7
  408ee8:	mov	w10, #0x4                   	// #4
  408eec:	tst	w8, #0x1
  408ef0:	csel	w8, w9, w10, ne  // ne = any
  408ef4:	ldr	x11, [sp, #112]
  408ef8:	strh	w8, [x11, #108]
  408efc:	b	409364 <__fxstatat@plt+0x7884>
  408f00:	ldr	x8, [sp, #56]
  408f04:	ldr	x9, [x8, #24]
  408f08:	ldr	w10, [x9, #72]
  408f0c:	and	w10, w10, #0x20
  408f10:	cbnz	w10, 408f50 <__fxstatat@plt+0x7470>
  408f14:	ldr	x8, [sp, #72]
  408f18:	ldrb	w9, [x8, #19]
  408f1c:	cmp	w9, #0x2e
  408f20:	b.ne	408f50 <__fxstatat@plt+0x7470>  // b.any
  408f24:	ldr	x8, [sp, #72]
  408f28:	ldrb	w9, [x8, #20]
  408f2c:	cbz	w9, 408f4c <__fxstatat@plt+0x746c>
  408f30:	ldr	x8, [sp, #72]
  408f34:	ldrb	w9, [x8, #20]
  408f38:	cmp	w9, #0x2e
  408f3c:	b.ne	408f50 <__fxstatat@plt+0x7470>  // b.any
  408f40:	ldr	x8, [sp, #72]
  408f44:	ldrb	w9, [x8, #21]
  408f48:	cbnz	w9, 408f50 <__fxstatat@plt+0x7470>
  408f4c:	b	408e78 <__fxstatat@plt+0x7398>
  408f50:	ldr	x8, [sp, #72]
  408f54:	add	x0, x8, #0x13
  408f58:	bl	401710 <strlen@plt>
  408f5c:	str	x0, [sp, #80]
  408f60:	ldr	x8, [sp, #56]
  408f64:	ldr	x0, [x8, #24]
  408f68:	ldr	x9, [sp, #72]
  408f6c:	add	x1, x9, #0x13
  408f70:	ldr	x2, [sp, #80]
  408f74:	bl	407250 <__fxstatat@plt+0x5770>
  408f78:	ldr	x8, [sp, #56]
  408f7c:	str	x0, [x8, #8]
  408f80:	ldr	x9, [x8, #8]
  408f84:	cbnz	x9, 408f8c <__fxstatat@plt+0x74ac>
  408f88:	b	408fc8 <__fxstatat@plt+0x74e8>
  408f8c:	ldr	x8, [sp, #80]
  408f90:	ldur	x9, [x29, #-96]
  408f94:	cmp	x8, x9
  408f98:	b.cc	4090ac <__fxstatat@plt+0x75cc>  // b.lo, b.ul, b.last
  408f9c:	ldr	x8, [sp, #56]
  408fa0:	ldr	x9, [x8, #24]
  408fa4:	ldr	x9, [x9, #32]
  408fa8:	stur	x9, [x29, #-64]
  408fac:	ldr	x0, [x8, #24]
  408fb0:	ldr	x9, [sp, #80]
  408fb4:	ldur	x10, [x29, #-88]
  408fb8:	add	x9, x9, x10
  408fbc:	add	x1, x9, #0x1
  408fc0:	bl	40715c <__fxstatat@plt+0x567c>
  408fc4:	tbnz	w0, #0, 409048 <__fxstatat@plt+0x7568>
  408fc8:	bl	401a90 <__errno_location@plt>
  408fcc:	ldr	w8, [x0]
  408fd0:	stur	w8, [x29, #-68]
  408fd4:	ldr	x9, [sp, #56]
  408fd8:	ldr	x0, [x9, #8]
  408fdc:	bl	401980 <free@plt>
  408fe0:	ldr	x9, [sp, #56]
  408fe4:	ldr	x0, [x9]
  408fe8:	bl	4078f8 <__fxstatat@plt+0x5e18>
  408fec:	ldr	x8, [sp, #112]
  408ff0:	ldr	x0, [x8, #24]
  408ff4:	bl	401890 <closedir@plt>
  408ff8:	ldr	x8, [sp, #112]
  408ffc:	mov	x9, xzr
  409000:	str	x9, [x8, #24]
  409004:	ldr	x8, [sp, #112]
  409008:	mov	w9, #0x7                   	// #7
  40900c:	strh	w9, [x8, #108]
  409010:	ldr	x8, [sp, #56]
  409014:	ldr	x10, [x8, #24]
  409018:	ldr	w9, [x10, #72]
  40901c:	orr	w9, w9, #0x2000
  409020:	str	w9, [x10, #72]
  409024:	ldur	w9, [x29, #-68]
  409028:	str	w9, [sp, #8]
  40902c:	bl	401a90 <__errno_location@plt>
  409030:	ldr	w9, [sp, #8]
  409034:	str	w9, [x0]
  409038:	mov	x8, xzr
  40903c:	ldr	x10, [sp, #56]
  409040:	str	x8, [x10, #32]
  409044:	b	409584 <__fxstatat@plt+0x7aa4>
  409048:	ldur	x8, [x29, #-64]
  40904c:	ldr	x9, [sp, #56]
  409050:	ldr	x10, [x9, #24]
  409054:	ldr	x10, [x10, #32]
  409058:	cmp	x8, x10
  40905c:	b.eq	409094 <__fxstatat@plt+0x75b4>  // b.none
  409060:	mov	w8, #0x1                   	// #1
  409064:	sturb	w8, [x29, #-70]
  409068:	ldr	x9, [sp, #56]
  40906c:	ldr	x10, [x9, #24]
  409070:	ldr	w8, [x10, #72]
  409074:	and	w8, w8, #0x4
  409078:	cbz	w8, 409094 <__fxstatat@plt+0x75b4>
  40907c:	ldr	x8, [sp, #56]
  409080:	ldr	x9, [x8, #24]
  409084:	ldr	x9, [x9, #32]
  409088:	ldur	x10, [x29, #-88]
  40908c:	add	x9, x9, x10
  409090:	stur	x9, [x29, #-112]
  409094:	ldr	x8, [sp, #56]
  409098:	ldr	x9, [x8, #24]
  40909c:	ldr	x9, [x9, #48]
  4090a0:	ldur	x10, [x29, #-88]
  4090a4:	subs	x9, x9, x10
  4090a8:	stur	x9, [x29, #-96]
  4090ac:	ldur	x8, [x29, #-88]
  4090b0:	ldr	x9, [sp, #80]
  4090b4:	add	x8, x8, x9
  4090b8:	stur	x8, [x29, #-104]
  4090bc:	ldur	x8, [x29, #-104]
  4090c0:	ldur	x9, [x29, #-88]
  4090c4:	cmp	x8, x9
  4090c8:	b.cs	409138 <__fxstatat@plt+0x7658>  // b.hs, b.nlast
  4090cc:	ldr	x8, [sp, #56]
  4090d0:	ldr	x0, [x8, #8]
  4090d4:	bl	401980 <free@plt>
  4090d8:	ldr	x8, [sp, #56]
  4090dc:	ldr	x0, [x8]
  4090e0:	bl	4078f8 <__fxstatat@plt+0x5e18>
  4090e4:	ldr	x8, [sp, #112]
  4090e8:	ldr	x0, [x8, #24]
  4090ec:	bl	401890 <closedir@plt>
  4090f0:	ldr	x8, [sp, #112]
  4090f4:	mov	x9, xzr
  4090f8:	str	x9, [x8, #24]
  4090fc:	ldr	x8, [sp, #112]
  409100:	mov	w9, #0x7                   	// #7
  409104:	strh	w9, [x8, #108]
  409108:	ldr	x8, [sp, #56]
  40910c:	ldr	x10, [x8, #24]
  409110:	ldr	w9, [x10, #72]
  409114:	orr	w9, w9, #0x2000
  409118:	str	w9, [x10, #72]
  40911c:	bl	401a90 <__errno_location@plt>
  409120:	mov	w9, #0x24                  	// #36
  409124:	str	w9, [x0]
  409128:	mov	x8, xzr
  40912c:	ldr	x10, [sp, #56]
  409130:	str	x8, [x10, #32]
  409134:	b	409584 <__fxstatat@plt+0x7aa4>
  409138:	ldur	x8, [x29, #-80]
  40913c:	ldr	x9, [sp, #56]
  409140:	ldr	x10, [x9, #8]
  409144:	str	x8, [x10, #88]
  409148:	ldr	x8, [x9, #24]
  40914c:	ldr	x8, [x8]
  409150:	ldr	x10, [x9, #8]
  409154:	str	x8, [x10, #8]
  409158:	ldur	x8, [x29, #-104]
  40915c:	ldr	x10, [x9, #8]
  409160:	str	x8, [x10, #72]
  409164:	ldr	x8, [sp, #72]
  409168:	ldr	x8, [x8]
  40916c:	ldr	x10, [x9, #8]
  409170:	str	x8, [x10, #128]
  409174:	ldr	x8, [x9, #24]
  409178:	ldr	w11, [x8, #72]
  40917c:	and	w11, w11, #0x4
  409180:	cbz	w11, 4091b8 <__fxstatat@plt+0x76d8>
  409184:	ldr	x8, [sp, #56]
  409188:	ldr	x9, [x8, #8]
  40918c:	ldr	x9, [x9, #56]
  409190:	ldr	x10, [x8, #8]
  409194:	str	x9, [x10, #48]
  409198:	ldur	x0, [x29, #-112]
  40919c:	ldr	x9, [x8, #8]
  4091a0:	add	x1, x9, #0xf8
  4091a4:	ldr	x9, [x8, #8]
  4091a8:	ldr	x9, [x9, #96]
  4091ac:	add	x2, x9, #0x1
  4091b0:	bl	4016e0 <memmove@plt>
  4091b4:	b	4091cc <__fxstatat@plt+0x76ec>
  4091b8:	ldr	x8, [sp, #56]
  4091bc:	ldr	x9, [x8, #8]
  4091c0:	add	x9, x9, #0xf8
  4091c4:	ldr	x10, [x8, #8]
  4091c8:	str	x9, [x10, #48]
  4091cc:	ldr	x8, [sp, #56]
  4091d0:	ldr	x9, [x8, #24]
  4091d4:	ldr	x9, [x9, #64]
  4091d8:	cbz	x9, 4091f0 <__fxstatat@plt+0x7710>
  4091dc:	ldr	x8, [sp, #56]
  4091e0:	ldr	x9, [x8, #24]
  4091e4:	ldr	w10, [x9, #72]
  4091e8:	and	w10, w10, #0x400
  4091ec:	cbz	w10, 4092a4 <__fxstatat@plt+0x77c4>
  4091f0:	ldr	x8, [sp, #56]
  4091f4:	ldr	x9, [x8, #24]
  4091f8:	ldr	w10, [x9, #72]
  4091fc:	and	w10, w10, #0x10
  409200:	mov	w11, #0x0                   	// #0
  409204:	str	w11, [sp, #4]
  409208:	cbz	w10, 409254 <__fxstatat@plt+0x7774>
  40920c:	ldr	x8, [sp, #56]
  409210:	ldr	x9, [x8, #24]
  409214:	ldr	w10, [x9, #72]
  409218:	and	w10, w10, #0x8
  40921c:	mov	w11, #0x0                   	// #0
  409220:	str	w11, [sp, #4]
  409224:	cbz	w10, 409254 <__fxstatat@plt+0x7774>
  409228:	ldr	x8, [sp, #72]
  40922c:	ldrb	w9, [x8, #18]
  409230:	mov	w10, #0x0                   	// #0
  409234:	str	w10, [sp, #4]
  409238:	cbz	w9, 409254 <__fxstatat@plt+0x7774>
  40923c:	ldr	x8, [sp, #72]
  409240:	ldrb	w9, [x8, #18]
  409244:	cmp	w9, #0x4
  409248:	cset	w9, eq  // eq = none
  40924c:	eor	w9, w9, #0x1
  409250:	str	w9, [sp, #4]
  409254:	ldr	w8, [sp, #4]
  409258:	mov	w9, #0x1                   	// #1
  40925c:	and	w8, w8, w9
  409260:	strb	w8, [sp, #71]
  409264:	ldr	x10, [sp, #56]
  409268:	ldr	x11, [x10, #8]
  40926c:	mov	w8, #0xb                   	// #11
  409270:	strh	w8, [x11, #108]
  409274:	ldr	x11, [x10, #8]
  409278:	add	x0, x11, #0x78
  40927c:	ldr	x11, [sp, #72]
  409280:	ldrb	w1, [x11, #18]
  409284:	bl	409f8c <__fxstatat@plt+0x84ac>
  409288:	ldr	x10, [sp, #56]
  40928c:	ldr	x0, [x10, #8]
  409290:	ldrb	w8, [sp, #71]
  409294:	eor	w8, w8, #0x1
  409298:	and	w1, w8, #0x1
  40929c:	bl	407340 <__fxstatat@plt+0x5860>
  4092a0:	b	4092c8 <__fxstatat@plt+0x77e8>
  4092a4:	ldr	x8, [sp, #56]
  4092a8:	ldr	x0, [x8, #24]
  4092ac:	ldr	x1, [x8, #8]
  4092b0:	mov	w9, wzr
  4092b4:	and	w2, w9, #0x1
  4092b8:	bl	4073a0 <__fxstatat@plt+0x58c0>
  4092bc:	ldr	x8, [sp, #56]
  4092c0:	ldr	x10, [x8, #8]
  4092c4:	strh	w0, [x10, #108]
  4092c8:	ldr	x8, [sp, #56]
  4092cc:	ldr	x9, [x8, #8]
  4092d0:	mov	x10, xzr
  4092d4:	str	x10, [x9, #16]
  4092d8:	ldr	x9, [x8]
  4092dc:	cbnz	x9, 4092f4 <__fxstatat@plt+0x7814>
  4092e0:	ldr	x8, [sp, #56]
  4092e4:	ldr	x9, [x8, #8]
  4092e8:	stur	x9, [x29, #-56]
  4092ec:	str	x9, [x8]
  4092f0:	b	40930c <__fxstatat@plt+0x782c>
  4092f4:	ldr	x8, [sp, #56]
  4092f8:	ldr	x9, [x8, #8]
  4092fc:	ldur	x10, [x29, #-56]
  409300:	str	x9, [x10, #16]
  409304:	ldr	x9, [x8, #8]
  409308:	stur	x9, [x29, #-56]
  40930c:	ldur	x8, [x29, #-48]
  409310:	mov	x9, #0x2710                	// #10000
  409314:	cmp	x8, x9
  409318:	b.ne	409340 <__fxstatat@plt+0x7860>  // b.any
  40931c:	ldr	x8, [sp, #56]
  409320:	ldr	x9, [x8, #24]
  409324:	ldr	x9, [x9, #64]
  409328:	cbnz	x9, 409340 <__fxstatat@plt+0x7860>
  40932c:	ldr	x0, [sp, #112]
  409330:	ldur	w1, [x29, #-116]
  409334:	bl	40a038 <__fxstatat@plt+0x8558>
  409338:	and	w8, w0, #0x1
  40933c:	strb	w8, [sp, #110]
  409340:	ldur	x8, [x29, #-48]
  409344:	add	x8, x8, #0x1
  409348:	stur	x8, [x29, #-48]
  40934c:	ldr	x8, [sp, #96]
  409350:	ldur	x9, [x29, #-48]
  409354:	cmp	x8, x9
  409358:	b.hi	409360 <__fxstatat@plt+0x7880>  // b.pmore
  40935c:	b	409388 <__fxstatat@plt+0x78a8>
  409360:	b	408e78 <__fxstatat@plt+0x7398>
  409364:	ldr	x8, [sp, #112]
  409368:	ldr	x8, [x8, #24]
  40936c:	cbz	x8, 409388 <__fxstatat@plt+0x78a8>
  409370:	ldr	x8, [sp, #112]
  409374:	ldr	x0, [x8, #24]
  409378:	bl	401890 <closedir@plt>
  40937c:	ldr	x8, [sp, #112]
  409380:	mov	x9, xzr
  409384:	str	x9, [x8, #24]
  409388:	ldurb	w8, [x29, #-70]
  40938c:	tbnz	w8, #0, 409394 <__fxstatat@plt+0x78b4>
  409390:	b	4093a4 <__fxstatat@plt+0x78c4>
  409394:	ldr	x8, [sp, #56]
  409398:	ldr	x0, [x8, #24]
  40939c:	ldr	x1, [x8]
  4093a0:	bl	40a0dc <__fxstatat@plt+0x85fc>
  4093a4:	ldr	x8, [sp, #56]
  4093a8:	ldr	x9, [x8, #24]
  4093ac:	ldr	w10, [x9, #72]
  4093b0:	and	w10, w10, #0x4
  4093b4:	cbz	w10, 4093f4 <__fxstatat@plt+0x7914>
  4093b8:	ldur	x8, [x29, #-88]
  4093bc:	ldr	x9, [sp, #56]
  4093c0:	ldr	x10, [x9, #24]
  4093c4:	ldr	x10, [x10, #48]
  4093c8:	cmp	x8, x10
  4093cc:	b.eq	4093d8 <__fxstatat@plt+0x78f8>  // b.none
  4093d0:	ldur	x8, [x29, #-48]
  4093d4:	cbnz	x8, 4093e8 <__fxstatat@plt+0x7908>
  4093d8:	ldur	x8, [x29, #-112]
  4093dc:	mov	x9, #0xffffffffffffffff    	// #-1
  4093e0:	add	x8, x8, x9
  4093e4:	stur	x8, [x29, #-112]
  4093e8:	ldur	x8, [x29, #-112]
  4093ec:	mov	w9, #0x0                   	// #0
  4093f0:	strb	w9, [x8]
  4093f4:	ldrb	w8, [sp, #111]
  4093f8:	tbnz	w8, #0, 40949c <__fxstatat@plt+0x79bc>
  4093fc:	ldurb	w8, [x29, #-69]
  409400:	tbnz	w8, #0, 409408 <__fxstatat@plt+0x7928>
  409404:	b	40949c <__fxstatat@plt+0x79bc>
  409408:	ldr	x8, [sp, #56]
  40940c:	ldr	w9, [x8, #20]
  409410:	cmp	w9, #0x1
  409414:	b.eq	409420 <__fxstatat@plt+0x7940>  // b.none
  409418:	ldur	x8, [x29, #-48]
  40941c:	cbnz	x8, 40949c <__fxstatat@plt+0x79bc>
  409420:	ldr	x8, [sp, #112]
  409424:	ldr	x8, [x8, #88]
  409428:	cbnz	x8, 409440 <__fxstatat@plt+0x7960>
  40942c:	ldr	x8, [sp, #56]
  409430:	ldr	x0, [x8, #24]
  409434:	bl	409598 <__fxstatat@plt+0x7ab8>
  409438:	cbnz	w0, 409464 <__fxstatat@plt+0x7984>
  40943c:	b	40949c <__fxstatat@plt+0x79bc>
  409440:	ldr	x8, [sp, #56]
  409444:	ldr	x0, [x8, #24]
  409448:	ldr	x9, [sp, #112]
  40944c:	ldr	x1, [x9, #8]
  409450:	mov	w2, #0xffffffff            	// #-1
  409454:	adrp	x3, 40f000 <__fxstatat@plt+0xd520>
  409458:	add	x3, x3, #0xf48
  40945c:	bl	40864c <__fxstatat@plt+0x6b6c>
  409460:	cbz	w0, 40949c <__fxstatat@plt+0x79bc>
  409464:	ldr	x8, [sp, #112]
  409468:	mov	w9, #0x7                   	// #7
  40946c:	strh	w9, [x8, #108]
  409470:	ldr	x8, [sp, #56]
  409474:	ldr	x10, [x8, #24]
  409478:	ldr	w9, [x10, #72]
  40947c:	orr	w9, w9, #0x2000
  409480:	str	w9, [x10, #72]
  409484:	ldr	x0, [x8]
  409488:	bl	4078f8 <__fxstatat@plt+0x5e18>
  40948c:	mov	x8, xzr
  409490:	ldr	x10, [sp, #56]
  409494:	str	x8, [x10, #32]
  409498:	b	409584 <__fxstatat@plt+0x7aa4>
  40949c:	ldur	x8, [x29, #-48]
  4094a0:	cbnz	x8, 4094fc <__fxstatat@plt+0x7a1c>
  4094a4:	ldr	x8, [sp, #56]
  4094a8:	ldr	w9, [x8, #20]
  4094ac:	cmp	w9, #0x3
  4094b0:	b.ne	4094e0 <__fxstatat@plt+0x7a00>  // b.any
  4094b4:	ldr	x8, [sp, #112]
  4094b8:	ldrh	w9, [x8, #108]
  4094bc:	cmp	w9, #0x4
  4094c0:	b.eq	4094e0 <__fxstatat@plt+0x7a00>  // b.none
  4094c4:	ldr	x8, [sp, #112]
  4094c8:	ldrh	w9, [x8, #108]
  4094cc:	cmp	w9, #0x7
  4094d0:	b.eq	4094e0 <__fxstatat@plt+0x7a00>  // b.none
  4094d4:	ldr	x8, [sp, #112]
  4094d8:	mov	w9, #0x6                   	// #6
  4094dc:	strh	w9, [x8, #108]
  4094e0:	ldr	x8, [sp, #56]
  4094e4:	ldr	x0, [x8]
  4094e8:	bl	4078f8 <__fxstatat@plt+0x5e18>
  4094ec:	mov	x8, xzr
  4094f0:	ldr	x9, [sp, #56]
  4094f4:	str	x8, [x9, #32]
  4094f8:	b	409584 <__fxstatat@plt+0x7aa4>
  4094fc:	ldrb	w8, [sp, #110]
  409500:	tbnz	w8, #0, 409508 <__fxstatat@plt+0x7a28>
  409504:	b	409540 <__fxstatat@plt+0x7a60>
  409508:	ldr	x8, [sp, #56]
  40950c:	ldr	x9, [x8, #24]
  409510:	adrp	x10, 40a000 <__fxstatat@plt+0x8520>
  409514:	add	x10, x10, #0x200
  409518:	str	x10, [x9, #64]
  40951c:	ldr	x0, [x8, #24]
  409520:	ldr	x1, [x8]
  409524:	ldur	x2, [x29, #-48]
  409528:	bl	4075f4 <__fxstatat@plt+0x5b14>
  40952c:	ldr	x8, [sp, #56]
  409530:	str	x0, [x8]
  409534:	ldr	x9, [x8, #24]
  409538:	mov	x10, xzr
  40953c:	str	x10, [x9, #64]
  409540:	ldr	x8, [sp, #56]
  409544:	ldr	x9, [x8, #24]
  409548:	ldr	x9, [x9, #64]
  40954c:	cbz	x9, 409578 <__fxstatat@plt+0x7a98>
  409550:	ldur	x8, [x29, #-48]
  409554:	cmp	x8, #0x1
  409558:	b.ls	409578 <__fxstatat@plt+0x7a98>  // b.plast
  40955c:	ldr	x8, [sp, #56]
  409560:	ldr	x0, [x8, #24]
  409564:	ldr	x1, [x8]
  409568:	ldur	x2, [x29, #-48]
  40956c:	bl	4075f4 <__fxstatat@plt+0x5b14>
  409570:	ldr	x8, [sp, #56]
  409574:	str	x0, [x8]
  409578:	ldr	x8, [sp, #56]
  40957c:	ldr	x9, [x8]
  409580:	str	x9, [x8, #32]
  409584:	ldr	x8, [sp, #56]
  409588:	ldr	x0, [x8, #32]
  40958c:	ldp	x29, x30, [sp, #240]
  409590:	add	sp, sp, #0x100
  409594:	ret
  409598:	sub	sp, sp, #0x40
  40959c:	stp	x29, x30, [sp, #48]
  4095a0:	add	x29, sp, #0x30
  4095a4:	stur	x0, [x29, #-8]
  4095a8:	ldur	x8, [x29, #-8]
  4095ac:	ldr	w9, [x8, #72]
  4095b0:	and	w9, w9, #0x4
  4095b4:	mov	w10, #0x0                   	// #0
  4095b8:	stur	w10, [x29, #-16]
  4095bc:	cbnz	w9, 409674 <__fxstatat@plt+0x7b94>
  4095c0:	ldur	x8, [x29, #-8]
  4095c4:	ldr	w9, [x8, #72]
  4095c8:	and	w9, w9, #0x200
  4095cc:	cbz	w9, 40962c <__fxstatat@plt+0x7b4c>
  4095d0:	ldur	x0, [x29, #-8]
  4095d4:	ldur	x8, [x29, #-8]
  4095d8:	ldr	w9, [x8, #72]
  4095dc:	and	w9, w9, #0x200
  4095e0:	str	x0, [sp, #24]
  4095e4:	cbz	w9, 4095f4 <__fxstatat@plt+0x7b14>
  4095e8:	mov	w8, #0xffffff9c            	// #-100
  4095ec:	str	w8, [sp, #20]
  4095f0:	b	409600 <__fxstatat@plt+0x7b20>
  4095f4:	ldur	x8, [x29, #-8]
  4095f8:	ldr	w9, [x8, #40]
  4095fc:	str	w9, [sp, #20]
  409600:	ldr	w8, [sp, #20]
  409604:	mov	w9, wzr
  409608:	ldr	x0, [sp, #24]
  40960c:	mov	w1, w8
  409610:	mov	w8, #0x1                   	// #1
  409614:	and	w2, w8, #0x1
  409618:	str	w9, [sp, #16]
  40961c:	bl	40999c <__fxstatat@plt+0x7ebc>
  409620:	ldr	w8, [sp, #16]
  409624:	str	w8, [sp, #12]
  409628:	b	409664 <__fxstatat@plt+0x7b84>
  40962c:	ldur	x8, [x29, #-8]
  409630:	ldr	w9, [x8, #72]
  409634:	and	w9, w9, #0x200
  409638:	cbz	w9, 409648 <__fxstatat@plt+0x7b68>
  40963c:	mov	w8, #0xffffff9c            	// #-100
  409640:	str	w8, [sp, #8]
  409644:	b	409654 <__fxstatat@plt+0x7b74>
  409648:	ldur	x8, [x29, #-8]
  40964c:	ldr	w9, [x8, #40]
  409650:	str	w9, [sp, #8]
  409654:	ldr	w8, [sp, #8]
  409658:	mov	w0, w8
  40965c:	bl	401750 <fchdir@plt>
  409660:	str	w0, [sp, #12]
  409664:	ldr	w8, [sp, #12]
  409668:	cmp	w8, #0x0
  40966c:	cset	w8, ne  // ne = any
  409670:	stur	w8, [x29, #-16]
  409674:	ldur	w8, [x29, #-16]
  409678:	and	w8, w8, #0x1
  40967c:	stur	w8, [x29, #-12]
  409680:	ldur	x9, [x29, #-8]
  409684:	add	x0, x9, #0x60
  409688:	bl	407b14 <__fxstatat@plt+0x6034>
  40968c:	ldur	w0, [x29, #-12]
  409690:	ldp	x29, x30, [sp, #48]
  409694:	add	sp, sp, #0x40
  409698:	ret
  40969c:	sub	sp, sp, #0x40
  4096a0:	stp	x29, x30, [sp, #48]
  4096a4:	add	x29, sp, #0x30
  4096a8:	mov	w8, #0x2f                  	// #47
  4096ac:	stur	x0, [x29, #-8]
  4096b0:	stur	x1, [x29, #-16]
  4096b4:	ldur	x9, [x29, #-16]
  4096b8:	ldr	x9, [x9, #96]
  4096bc:	ldur	x10, [x29, #-16]
  4096c0:	str	x9, [x10, #72]
  4096c4:	str	x9, [sp, #24]
  4096c8:	ldur	x9, [x29, #-8]
  4096cc:	ldr	x0, [x9, #32]
  4096d0:	ldur	x9, [x29, #-16]
  4096d4:	add	x1, x9, #0xf8
  4096d8:	ldr	x9, [sp, #24]
  4096dc:	add	x2, x9, #0x1
  4096e0:	str	w8, [sp, #12]
  4096e4:	bl	4016e0 <memmove@plt>
  4096e8:	ldur	x9, [x29, #-16]
  4096ec:	add	x0, x9, #0xf8
  4096f0:	ldr	w1, [sp, #12]
  4096f4:	bl	4018b0 <strrchr@plt>
  4096f8:	str	x0, [sp, #16]
  4096fc:	cbz	x0, 40975c <__fxstatat@plt+0x7c7c>
  409700:	ldr	x8, [sp, #16]
  409704:	ldur	x9, [x29, #-16]
  409708:	add	x9, x9, #0xf8
  40970c:	cmp	x8, x9
  409710:	b.ne	409720 <__fxstatat@plt+0x7c40>  // b.any
  409714:	ldr	x8, [sp, #16]
  409718:	ldrb	w9, [x8, #1]
  40971c:	cbz	w9, 40975c <__fxstatat@plt+0x7c7c>
  409720:	ldr	x8, [sp, #16]
  409724:	add	x8, x8, #0x1
  409728:	str	x8, [sp, #16]
  40972c:	mov	x0, x8
  409730:	bl	401710 <strlen@plt>
  409734:	str	x0, [sp, #24]
  409738:	ldur	x8, [x29, #-16]
  40973c:	add	x0, x8, #0xf8
  409740:	ldr	x1, [sp, #16]
  409744:	ldr	x8, [sp, #24]
  409748:	add	x2, x8, #0x1
  40974c:	bl	4016e0 <memmove@plt>
  409750:	ldr	x8, [sp, #24]
  409754:	ldur	x9, [x29, #-16]
  409758:	str	x8, [x9, #96]
  40975c:	ldur	x8, [x29, #-8]
  409760:	ldr	x8, [x8, #32]
  409764:	ldur	x9, [x29, #-16]
  409768:	str	x8, [x9, #56]
  40976c:	ldur	x9, [x29, #-16]
  409770:	str	x8, [x9, #48]
  409774:	ldp	x29, x30, [sp, #48]
  409778:	add	sp, sp, #0x40
  40977c:	ret
  409780:	sub	sp, sp, #0x30
  409784:	stp	x29, x30, [sp, #32]
  409788:	add	x29, sp, #0x20
  40978c:	str	x0, [sp, #16]
  409790:	str	w1, [sp, #12]
  409794:	ldr	x0, [sp, #16]
  409798:	ldr	w1, [sp, #12]
  40979c:	bl	409da4 <__fxstatat@plt+0x82c4>
  4097a0:	str	x0, [sp]
  4097a4:	cbz	x0, 409840 <__fxstatat@plt+0x7d60>
  4097a8:	b	4097ac <__fxstatat@plt+0x7ccc>
  4097ac:	mov	x8, #0x6969                	// #26985
  4097b0:	ldr	x9, [sp]
  4097b4:	cmp	x9, x8
  4097b8:	b.eq	409840 <__fxstatat@plt+0x7d60>  // b.none
  4097bc:	b	4097c0 <__fxstatat@plt+0x7ce0>
  4097c0:	mov	x8, #0x9fa0                	// #40864
  4097c4:	ldr	x9, [sp]
  4097c8:	cmp	x9, x8
  4097cc:	b.eq	409840 <__fxstatat@plt+0x7d60>  // b.none
  4097d0:	b	4097d4 <__fxstatat@plt+0x7cf4>
  4097d4:	mov	x8, #0x4973                	// #18803
  4097d8:	movk	x8, #0x5265, lsl #16
  4097dc:	ldr	x9, [sp]
  4097e0:	cmp	x9, x8
  4097e4:	b.eq	409834 <__fxstatat@plt+0x7d54>  // b.none
  4097e8:	b	4097ec <__fxstatat@plt+0x7d0c>
  4097ec:	mov	x8, #0x414f                	// #16719
  4097f0:	movk	x8, #0x5346, lsl #16
  4097f4:	ldr	x9, [sp]
  4097f8:	cmp	x9, x8
  4097fc:	b.eq	409840 <__fxstatat@plt+0x7d60>  // b.none
  409800:	b	409804 <__fxstatat@plt+0x7d24>
  409804:	mov	x8, #0x5342                	// #21314
  409808:	movk	x8, #0x5846, lsl #16
  40980c:	ldr	x9, [sp]
  409810:	cmp	x9, x8
  409814:	b.eq	409834 <__fxstatat@plt+0x7d54>  // b.none
  409818:	b	40981c <__fxstatat@plt+0x7d3c>
  40981c:	mov	x8, #0x4d42                	// #19778
  409820:	movk	x8, #0xff53, lsl #16
  409824:	ldr	x9, [sp]
  409828:	cmp	x9, x8
  40982c:	b.eq	409840 <__fxstatat@plt+0x7d60>  // b.none
  409830:	b	409848 <__fxstatat@plt+0x7d68>
  409834:	mov	w8, #0x2                   	// #2
  409838:	stur	w8, [x29, #-4]
  40983c:	b	409850 <__fxstatat@plt+0x7d70>
  409840:	stur	wzr, [x29, #-4]
  409844:	b	409850 <__fxstatat@plt+0x7d70>
  409848:	mov	w8, #0x1                   	// #1
  40984c:	stur	w8, [x29, #-4]
  409850:	ldur	w0, [x29, #-4]
  409854:	ldp	x29, x30, [sp, #32]
  409858:	add	sp, sp, #0x30
  40985c:	ret
  409860:	sub	sp, sp, #0x40
  409864:	stp	x29, x30, [sp, #48]
  409868:	add	x29, sp, #0x30
  40986c:	mov	w8, #0x102                 	// #258
  409870:	stur	x0, [x29, #-16]
  409874:	str	x1, [sp, #24]
  409878:	ldur	x9, [x29, #-16]
  40987c:	ldr	w10, [x9, #72]
  409880:	and	w8, w10, w8
  409884:	cbz	w8, 409948 <__fxstatat@plt+0x7e68>
  409888:	ldr	x8, [sp, #24]
  40988c:	add	x8, x8, #0x78
  409890:	str	x8, [sp, #16]
  409894:	mov	x0, #0x18                  	// #24
  409898:	bl	4017f0 <malloc@plt>
  40989c:	str	x0, [sp, #8]
  4098a0:	ldr	x8, [sp, #8]
  4098a4:	cbnz	x8, 4098b8 <__fxstatat@plt+0x7dd8>
  4098a8:	mov	w8, wzr
  4098ac:	and	w8, w8, #0x1
  4098b0:	sturb	w8, [x29, #-1]
  4098b4:	b	409988 <__fxstatat@plt+0x7ea8>
  4098b8:	ldr	x8, [sp, #16]
  4098bc:	ldr	x8, [x8]
  4098c0:	ldr	x9, [sp, #8]
  4098c4:	str	x8, [x9]
  4098c8:	ldr	x8, [sp, #16]
  4098cc:	ldr	x8, [x8, #8]
  4098d0:	ldr	x9, [sp, #8]
  4098d4:	str	x8, [x9, #8]
  4098d8:	ldr	x8, [sp, #24]
  4098dc:	ldr	x9, [sp, #8]
  4098e0:	str	x8, [x9, #16]
  4098e4:	ldur	x8, [x29, #-16]
  4098e8:	ldr	x0, [x8, #88]
  4098ec:	ldr	x1, [sp, #8]
  4098f0:	bl	40c780 <__fxstatat@plt+0xaca0>
  4098f4:	str	x0, [sp]
  4098f8:	ldr	x8, [sp]
  4098fc:	ldr	x9, [sp, #8]
  409900:	cmp	x8, x9
  409904:	b.eq	409944 <__fxstatat@plt+0x7e64>  // b.none
  409908:	ldr	x0, [sp, #8]
  40990c:	bl	401980 <free@plt>
  409910:	ldr	x8, [sp]
  409914:	cbnz	x8, 409928 <__fxstatat@plt+0x7e48>
  409918:	mov	w8, wzr
  40991c:	and	w8, w8, #0x1
  409920:	sturb	w8, [x29, #-1]
  409924:	b	409988 <__fxstatat@plt+0x7ea8>
  409928:	ldr	x8, [sp]
  40992c:	ldr	x8, [x8, #16]
  409930:	ldr	x9, [sp, #24]
  409934:	str	x8, [x9]
  409938:	ldr	x8, [sp, #24]
  40993c:	mov	w10, #0x2                   	// #2
  409940:	strh	w10, [x8, #108]
  409944:	b	40997c <__fxstatat@plt+0x7e9c>
  409948:	ldur	x8, [x29, #-16]
  40994c:	ldr	x0, [x8, #88]
  409950:	ldr	x8, [sp, #24]
  409954:	add	x1, x8, #0x78
  409958:	bl	40ae80 <__fxstatat@plt+0x93a0>
  40995c:	tbnz	w0, #0, 409964 <__fxstatat@plt+0x7e84>
  409960:	b	40997c <__fxstatat@plt+0x7e9c>
  409964:	ldr	x8, [sp, #24]
  409968:	ldr	x9, [sp, #24]
  40996c:	str	x8, [x9]
  409970:	ldr	x8, [sp, #24]
  409974:	mov	w10, #0x2                   	// #2
  409978:	strh	w10, [x8, #108]
  40997c:	mov	w8, #0x1                   	// #1
  409980:	and	w8, w8, #0x1
  409984:	sturb	w8, [x29, #-1]
  409988:	ldurb	w8, [x29, #-1]
  40998c:	and	w0, w8, #0x1
  409990:	ldp	x29, x30, [sp, #48]
  409994:	add	sp, sp, #0x40
  409998:	ret
  40999c:	sub	sp, sp, #0x30
  4099a0:	stp	x29, x30, [sp, #32]
  4099a4:	add	x29, sp, #0x20
  4099a8:	stur	x0, [x29, #-8]
  4099ac:	stur	w1, [x29, #-12]
  4099b0:	and	w8, w2, #0x1
  4099b4:	sturb	w8, [x29, #-13]
  4099b8:	ldur	x9, [x29, #-8]
  4099bc:	ldr	w8, [x9, #44]
  4099c0:	str	w8, [sp, #12]
  4099c4:	ldr	w8, [sp, #12]
  4099c8:	ldur	w9, [x29, #-12]
  4099cc:	cmp	w8, w9
  4099d0:	b.ne	4099e8 <__fxstatat@plt+0x7f08>  // b.any
  4099d4:	ldr	w8, [sp, #12]
  4099d8:	mov	w9, #0xffffff9c            	// #-100
  4099dc:	cmp	w8, w9
  4099e0:	b.eq	4099e8 <__fxstatat@plt+0x7f08>  // b.none
  4099e4:	bl	4018e0 <abort@plt>
  4099e8:	ldurb	w8, [x29, #-13]
  4099ec:	tbnz	w8, #0, 4099f4 <__fxstatat@plt+0x7f14>
  4099f0:	b	409a28 <__fxstatat@plt+0x7f48>
  4099f4:	ldur	x8, [x29, #-8]
  4099f8:	add	x0, x8, #0x60
  4099fc:	ldr	w1, [sp, #12]
  409a00:	bl	40cbdc <__fxstatat@plt+0xb0fc>
  409a04:	str	w0, [sp, #8]
  409a08:	ldr	w9, [sp, #8]
  409a0c:	mov	w10, wzr
  409a10:	cmp	w10, w9
  409a14:	cset	w9, gt
  409a18:	tbnz	w9, #0, 409a24 <__fxstatat@plt+0x7f44>
  409a1c:	ldr	w0, [sp, #8]
  409a20:	bl	4018a0 <close@plt>
  409a24:	b	409a54 <__fxstatat@plt+0x7f74>
  409a28:	ldur	x8, [x29, #-8]
  409a2c:	ldr	w9, [x8, #72]
  409a30:	and	w9, w9, #0x4
  409a34:	cbnz	w9, 409a54 <__fxstatat@plt+0x7f74>
  409a38:	ldr	w8, [sp, #12]
  409a3c:	mov	w9, wzr
  409a40:	cmp	w9, w8
  409a44:	cset	w8, gt
  409a48:	tbnz	w8, #0, 409a54 <__fxstatat@plt+0x7f74>
  409a4c:	ldr	w0, [sp, #12]
  409a50:	bl	4018a0 <close@plt>
  409a54:	ldur	w8, [x29, #-12]
  409a58:	ldur	x9, [x29, #-8]
  409a5c:	str	w8, [x9, #44]
  409a60:	ldp	x29, x30, [sp, #32]
  409a64:	add	sp, sp, #0x30
  409a68:	ret
  409a6c:	sub	sp, sp, #0x30
  409a70:	stp	x29, x30, [sp, #32]
  409a74:	add	x29, sp, #0x20
  409a78:	str	x0, [sp, #16]
  409a7c:	str	x1, [sp, #8]
  409a80:	str	w2, [sp, #4]
  409a84:	ldr	w8, [sp, #4]
  409a88:	cbz	w8, 409ad4 <__fxstatat@plt+0x7ff4>
  409a8c:	ldr	w8, [sp, #4]
  409a90:	cmp	w8, #0x1
  409a94:	b.eq	409ad4 <__fxstatat@plt+0x7ff4>  // b.none
  409a98:	ldr	w8, [sp, #4]
  409a9c:	cmp	w8, #0x2
  409aa0:	b.eq	409ad4 <__fxstatat@plt+0x7ff4>  // b.none
  409aa4:	ldr	w8, [sp, #4]
  409aa8:	cmp	w8, #0x3
  409aac:	b.eq	409ad4 <__fxstatat@plt+0x7ff4>  // b.none
  409ab0:	ldr	w8, [sp, #4]
  409ab4:	cmp	w8, #0x4
  409ab8:	b.eq	409ad4 <__fxstatat@plt+0x7ff4>  // b.none
  409abc:	bl	401a90 <__errno_location@plt>
  409ac0:	mov	w8, #0x16                  	// #22
  409ac4:	str	w8, [x0]
  409ac8:	mov	w8, #0x1                   	// #1
  409acc:	stur	w8, [x29, #-4]
  409ad0:	b	409ae4 <__fxstatat@plt+0x8004>
  409ad4:	ldr	w8, [sp, #4]
  409ad8:	ldr	x9, [sp, #8]
  409adc:	strh	w8, [x9, #112]
  409ae0:	stur	wzr, [x29, #-4]
  409ae4:	ldur	w0, [x29, #-4]
  409ae8:	ldp	x29, x30, [sp, #32]
  409aec:	add	sp, sp, #0x30
  409af0:	ret
  409af4:	sub	sp, sp, #0x40
  409af8:	stp	x29, x30, [sp, #48]
  409afc:	add	x29, sp, #0x30
  409b00:	stur	x0, [x29, #-16]
  409b04:	stur	w1, [x29, #-20]
  409b08:	ldur	w8, [x29, #-20]
  409b0c:	cbz	w8, 409b34 <__fxstatat@plt+0x8054>
  409b10:	ldur	w8, [x29, #-20]
  409b14:	cmp	w8, #0x1, lsl #12
  409b18:	b.eq	409b34 <__fxstatat@plt+0x8054>  // b.none
  409b1c:	bl	401a90 <__errno_location@plt>
  409b20:	mov	w8, #0x16                  	// #22
  409b24:	str	w8, [x0]
  409b28:	mov	x9, xzr
  409b2c:	stur	x9, [x29, #-8]
  409b30:	b	409cf8 <__fxstatat@plt+0x8218>
  409b34:	ldur	x8, [x29, #-16]
  409b38:	ldr	x8, [x8]
  409b3c:	str	x8, [sp, #16]
  409b40:	bl	401a90 <__errno_location@plt>
  409b44:	str	wzr, [x0]
  409b48:	ldur	x8, [x29, #-16]
  409b4c:	ldr	w9, [x8, #72]
  409b50:	and	w9, w9, #0x2000
  409b54:	cbz	w9, 409b64 <__fxstatat@plt+0x8084>
  409b58:	mov	x8, xzr
  409b5c:	stur	x8, [x29, #-8]
  409b60:	b	409cf8 <__fxstatat@plt+0x8218>
  409b64:	ldr	x8, [sp, #16]
  409b68:	ldrh	w9, [x8, #108]
  409b6c:	cmp	w9, #0x9
  409b70:	b.ne	409b84 <__fxstatat@plt+0x80a4>  // b.any
  409b74:	ldr	x8, [sp, #16]
  409b78:	ldr	x8, [x8, #16]
  409b7c:	stur	x8, [x29, #-8]
  409b80:	b	409cf8 <__fxstatat@plt+0x8218>
  409b84:	ldr	x8, [sp, #16]
  409b88:	ldrh	w9, [x8, #108]
  409b8c:	cmp	w9, #0x1
  409b90:	b.eq	409ba0 <__fxstatat@plt+0x80c0>  // b.none
  409b94:	mov	x8, xzr
  409b98:	stur	x8, [x29, #-8]
  409b9c:	b	409cf8 <__fxstatat@plt+0x8218>
  409ba0:	ldur	x8, [x29, #-16]
  409ba4:	ldr	x8, [x8, #8]
  409ba8:	cbz	x8, 409bb8 <__fxstatat@plt+0x80d8>
  409bac:	ldur	x8, [x29, #-16]
  409bb0:	ldr	x0, [x8, #8]
  409bb4:	bl	4078f8 <__fxstatat@plt+0x5e18>
  409bb8:	ldur	w8, [x29, #-20]
  409bbc:	cmp	w8, #0x1, lsl #12
  409bc0:	b.ne	409be0 <__fxstatat@plt+0x8100>  // b.any
  409bc4:	ldur	x8, [x29, #-16]
  409bc8:	ldr	w9, [x8, #72]
  409bcc:	orr	w9, w9, #0x1000
  409bd0:	str	w9, [x8, #72]
  409bd4:	mov	w9, #0x2                   	// #2
  409bd8:	stur	w9, [x29, #-20]
  409bdc:	b	409be8 <__fxstatat@plt+0x8108>
  409be0:	mov	w8, #0x1                   	// #1
  409be4:	stur	w8, [x29, #-20]
  409be8:	ldr	x8, [sp, #16]
  409bec:	ldr	x8, [x8, #88]
  409bf0:	cbnz	x8, 409c18 <__fxstatat@plt+0x8138>
  409bf4:	ldr	x8, [sp, #16]
  409bf8:	ldr	x8, [x8, #48]
  409bfc:	ldrb	w9, [x8]
  409c00:	cmp	w9, #0x2f
  409c04:	b.eq	409c18 <__fxstatat@plt+0x8138>  // b.none
  409c08:	ldur	x8, [x29, #-16]
  409c0c:	ldr	w9, [x8, #72]
  409c10:	and	w9, w9, #0x4
  409c14:	cbz	w9, 409c34 <__fxstatat@plt+0x8154>
  409c18:	ldur	x0, [x29, #-16]
  409c1c:	ldur	w1, [x29, #-20]
  409c20:	bl	4088f4 <__fxstatat@plt+0x6e14>
  409c24:	ldur	x8, [x29, #-16]
  409c28:	str	x0, [x8, #8]
  409c2c:	stur	x0, [x29, #-8]
  409c30:	b	409cf8 <__fxstatat@plt+0x8218>
  409c34:	ldur	x0, [x29, #-16]
  409c38:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  409c3c:	add	x1, x1, #0xf49
  409c40:	bl	407868 <__fxstatat@plt+0x5d88>
  409c44:	str	w0, [sp, #12]
  409c48:	cmp	w0, #0x0
  409c4c:	cset	w8, ge  // ge = tcont
  409c50:	tbnz	w8, #0, 409c68 <__fxstatat@plt+0x8188>
  409c54:	ldur	x8, [x29, #-16]
  409c58:	mov	x9, xzr
  409c5c:	str	x9, [x8, #8]
  409c60:	stur	x9, [x29, #-8]
  409c64:	b	409cf8 <__fxstatat@plt+0x8218>
  409c68:	ldur	x0, [x29, #-16]
  409c6c:	ldur	w1, [x29, #-20]
  409c70:	bl	4088f4 <__fxstatat@plt+0x6e14>
  409c74:	ldur	x8, [x29, #-16]
  409c78:	str	x0, [x8, #8]
  409c7c:	ldur	x8, [x29, #-16]
  409c80:	ldr	w9, [x8, #72]
  409c84:	and	w9, w9, #0x200
  409c88:	cbz	w9, 409ca4 <__fxstatat@plt+0x81c4>
  409c8c:	ldur	x0, [x29, #-16]
  409c90:	ldr	w1, [sp, #12]
  409c94:	mov	w8, #0x1                   	// #1
  409c98:	and	w2, w8, #0x1
  409c9c:	bl	40999c <__fxstatat@plt+0x7ebc>
  409ca0:	b	409cec <__fxstatat@plt+0x820c>
  409ca4:	ldr	w0, [sp, #12]
  409ca8:	bl	401750 <fchdir@plt>
  409cac:	cbz	w0, 409ce4 <__fxstatat@plt+0x8204>
  409cb0:	bl	401a90 <__errno_location@plt>
  409cb4:	ldr	w8, [x0]
  409cb8:	str	w8, [sp, #8]
  409cbc:	ldr	w0, [sp, #12]
  409cc0:	bl	4018a0 <close@plt>
  409cc4:	ldr	w8, [sp, #8]
  409cc8:	str	w8, [sp, #4]
  409ccc:	bl	401a90 <__errno_location@plt>
  409cd0:	ldr	w8, [sp, #4]
  409cd4:	str	w8, [x0]
  409cd8:	mov	x9, xzr
  409cdc:	stur	x9, [x29, #-8]
  409ce0:	b	409cf8 <__fxstatat@plt+0x8218>
  409ce4:	ldr	w0, [sp, #12]
  409ce8:	bl	4018a0 <close@plt>
  409cec:	ldur	x8, [x29, #-16]
  409cf0:	ldr	x8, [x8, #8]
  409cf4:	stur	x8, [x29, #-8]
  409cf8:	ldur	x0, [x29, #-8]
  409cfc:	ldp	x29, x30, [sp, #48]
  409d00:	add	sp, sp, #0x40
  409d04:	ret
  409d08:	sub	sp, sp, #0x20
  409d0c:	str	x0, [sp, #24]
  409d10:	str	x1, [sp, #16]
  409d14:	ldr	x8, [sp, #24]
  409d18:	str	x8, [sp, #8]
  409d1c:	ldr	x8, [sp, #8]
  409d20:	ldr	x8, [x8, #8]
  409d24:	ldr	x9, [sp, #16]
  409d28:	udiv	x10, x8, x9
  409d2c:	mul	x9, x10, x9
  409d30:	subs	x0, x8, x9
  409d34:	add	sp, sp, #0x20
  409d38:	ret
  409d3c:	sub	sp, sp, #0x30
  409d40:	str	x0, [sp, #40]
  409d44:	str	x1, [sp, #32]
  409d48:	ldr	x8, [sp, #40]
  409d4c:	str	x8, [sp, #24]
  409d50:	ldr	x8, [sp, #32]
  409d54:	str	x8, [sp, #16]
  409d58:	ldr	x8, [sp, #24]
  409d5c:	ldr	x8, [x8, #8]
  409d60:	ldr	x9, [sp, #16]
  409d64:	ldr	x9, [x9, #8]
  409d68:	mov	w10, #0x0                   	// #0
  409d6c:	cmp	x8, x9
  409d70:	str	w10, [sp, #12]
  409d74:	b.ne	409d94 <__fxstatat@plt+0x82b4>  // b.any
  409d78:	ldr	x8, [sp, #24]
  409d7c:	ldr	x8, [x8]
  409d80:	ldr	x9, [sp, #16]
  409d84:	ldr	x9, [x9]
  409d88:	cmp	x8, x9
  409d8c:	cset	w10, eq  // eq = none
  409d90:	str	w10, [sp, #12]
  409d94:	ldr	w8, [sp, #12]
  409d98:	and	w0, w8, #0x1
  409d9c:	add	sp, sp, #0x30
  409da0:	ret
  409da4:	sub	sp, sp, #0xd0
  409da8:	stp	x29, x30, [sp, #192]
  409dac:	add	x29, sp, #0xc0
  409db0:	stur	x0, [x29, #-16]
  409db4:	stur	w1, [x29, #-20]
  409db8:	ldur	x8, [x29, #-16]
  409dbc:	ldr	x8, [x8, #80]
  409dc0:	stur	x8, [x29, #-32]
  409dc4:	ldur	x8, [x29, #-32]
  409dc8:	ldr	x8, [x8, #80]
  409dcc:	stur	x8, [x29, #-40]
  409dd0:	ldur	x8, [x29, #-32]
  409dd4:	ldr	w9, [x8, #72]
  409dd8:	and	w9, w9, #0x200
  409ddc:	cbnz	w9, 409de8 <__fxstatat@plt+0x8308>
  409de0:	stur	xzr, [x29, #-8]
  409de4:	b	409f00 <__fxstatat@plt+0x8420>
  409de8:	ldur	x8, [x29, #-40]
  409dec:	cbnz	x8, 409e24 <__fxstatat@plt+0x8344>
  409df0:	mov	x0, #0xd                   	// #13
  409df4:	mov	x8, xzr
  409df8:	mov	x1, x8
  409dfc:	adrp	x2, 409000 <__fxstatat@plt+0x7520>
  409e00:	add	x2, x2, #0xf10
  409e04:	adrp	x3, 409000 <__fxstatat@plt+0x7520>
  409e08:	add	x3, x3, #0xf4c
  409e0c:	adrp	x4, 401000 <mbrtowc@plt-0x6c0>
  409e10:	add	x4, x4, #0x980
  409e14:	bl	40b8b4 <__fxstatat@plt+0x9dd4>
  409e18:	ldur	x8, [x29, #-32]
  409e1c:	str	x0, [x8, #80]
  409e20:	stur	x0, [x29, #-40]
  409e24:	ldur	x8, [x29, #-40]
  409e28:	cbz	x8, 409e60 <__fxstatat@plt+0x8380>
  409e2c:	ldur	x8, [x29, #-16]
  409e30:	ldr	x8, [x8, #120]
  409e34:	add	x1, sp, #0x8
  409e38:	str	x8, [sp, #8]
  409e3c:	ldur	x0, [x29, #-40]
  409e40:	bl	40b424 <__fxstatat@plt+0x9944>
  409e44:	stur	x0, [x29, #-48]
  409e48:	ldur	x8, [x29, #-48]
  409e4c:	cbz	x8, 409e60 <__fxstatat@plt+0x8380>
  409e50:	ldur	x8, [x29, #-48]
  409e54:	ldr	x8, [x8, #8]
  409e58:	stur	x8, [x29, #-8]
  409e5c:	b	409f00 <__fxstatat@plt+0x8420>
  409e60:	ldur	w8, [x29, #-20]
  409e64:	cmp	w8, #0x0
  409e68:	cset	w8, lt  // lt = tstop
  409e6c:	tbnz	w8, #0, 409e80 <__fxstatat@plt+0x83a0>
  409e70:	ldur	w0, [x29, #-20]
  409e74:	add	x1, sp, #0x18
  409e78:	bl	401840 <fstatfs@plt>
  409e7c:	cbz	w0, 409e88 <__fxstatat@plt+0x83a8>
  409e80:	stur	xzr, [x29, #-8]
  409e84:	b	409f00 <__fxstatat@plt+0x8420>
  409e88:	ldur	x8, [x29, #-40]
  409e8c:	cbz	x8, 409ef8 <__fxstatat@plt+0x8418>
  409e90:	mov	x0, #0x10                  	// #16
  409e94:	bl	4017f0 <malloc@plt>
  409e98:	str	x0, [sp]
  409e9c:	ldr	x8, [sp]
  409ea0:	cbz	x8, 409ef8 <__fxstatat@plt+0x8418>
  409ea4:	ldur	x8, [x29, #-16]
  409ea8:	ldr	x8, [x8, #120]
  409eac:	ldr	x9, [sp]
  409eb0:	str	x8, [x9]
  409eb4:	ldr	x8, [sp, #24]
  409eb8:	ldr	x9, [sp]
  409ebc:	str	x8, [x9, #8]
  409ec0:	ldur	x0, [x29, #-40]
  409ec4:	ldr	x1, [sp]
  409ec8:	bl	40c780 <__fxstatat@plt+0xaca0>
  409ecc:	stur	x0, [x29, #-48]
  409ed0:	ldur	x8, [x29, #-48]
  409ed4:	cbz	x8, 409ef0 <__fxstatat@plt+0x8410>
  409ed8:	ldur	x8, [x29, #-48]
  409edc:	ldr	x9, [sp]
  409ee0:	cmp	x8, x9
  409ee4:	b.eq	409eec <__fxstatat@plt+0x840c>  // b.none
  409ee8:	bl	4018e0 <abort@plt>
  409eec:	b	409ef8 <__fxstatat@plt+0x8418>
  409ef0:	ldr	x0, [sp]
  409ef4:	bl	401980 <free@plt>
  409ef8:	ldr	x8, [sp, #24]
  409efc:	stur	x8, [x29, #-8]
  409f00:	ldur	x0, [x29, #-8]
  409f04:	ldp	x29, x30, [sp, #192]
  409f08:	add	sp, sp, #0xd0
  409f0c:	ret
  409f10:	sub	sp, sp, #0x20
  409f14:	str	x0, [sp, #24]
  409f18:	str	x1, [sp, #16]
  409f1c:	ldr	x8, [sp, #24]
  409f20:	str	x8, [sp, #8]
  409f24:	ldr	x8, [sp, #8]
  409f28:	ldr	x8, [x8]
  409f2c:	str	x8, [sp]
  409f30:	ldr	x8, [sp]
  409f34:	ldr	x9, [sp, #16]
  409f38:	udiv	x10, x8, x9
  409f3c:	mul	x9, x10, x9
  409f40:	subs	x0, x8, x9
  409f44:	add	sp, sp, #0x20
  409f48:	ret
  409f4c:	sub	sp, sp, #0x20
  409f50:	str	x0, [sp, #24]
  409f54:	str	x1, [sp, #16]
  409f58:	ldr	x8, [sp, #24]
  409f5c:	str	x8, [sp, #8]
  409f60:	ldr	x8, [sp, #16]
  409f64:	str	x8, [sp]
  409f68:	ldr	x8, [sp, #8]
  409f6c:	ldr	x8, [x8]
  409f70:	ldr	x9, [sp]
  409f74:	ldr	x9, [x9]
  409f78:	cmp	x8, x9
  409f7c:	cset	w10, eq  // eq = none
  409f80:	and	w0, w10, #0x1
  409f84:	add	sp, sp, #0x20
  409f88:	ret
  409f8c:	sub	sp, sp, #0x20
  409f90:	str	x0, [sp, #24]
  409f94:	str	w1, [sp, #20]
  409f98:	ldr	w8, [sp, #20]
  409f9c:	subs	w8, w8, #0x1
  409fa0:	mov	w9, w8
  409fa4:	ubfx	x9, x9, #0, #32
  409fa8:	cmp	x9, #0xb
  409fac:	str	x9, [sp, #8]
  409fb0:	b.hi	40a020 <__fxstatat@plt+0x8540>  // b.pmore
  409fb4:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  409fb8:	add	x8, x8, #0xf18
  409fbc:	ldr	x11, [sp, #8]
  409fc0:	ldrsw	x10, [x8, x11, lsl #2]
  409fc4:	add	x9, x8, x10
  409fc8:	br	x9
  409fcc:	mov	w8, #0x6000                	// #24576
  409fd0:	str	w8, [sp, #16]
  409fd4:	b	40a024 <__fxstatat@plt+0x8544>
  409fd8:	mov	w8, #0x2000                	// #8192
  409fdc:	str	w8, [sp, #16]
  409fe0:	b	40a024 <__fxstatat@plt+0x8544>
  409fe4:	mov	w8, #0x4000                	// #16384
  409fe8:	str	w8, [sp, #16]
  409fec:	b	40a024 <__fxstatat@plt+0x8544>
  409ff0:	mov	w8, #0x1000                	// #4096
  409ff4:	str	w8, [sp, #16]
  409ff8:	b	40a024 <__fxstatat@plt+0x8544>
  409ffc:	mov	w8, #0xa000                	// #40960
  40a000:	str	w8, [sp, #16]
  40a004:	b	40a024 <__fxstatat@plt+0x8544>
  40a008:	mov	w8, #0x8000                	// #32768
  40a00c:	str	w8, [sp, #16]
  40a010:	b	40a024 <__fxstatat@plt+0x8544>
  40a014:	mov	w8, #0xc000                	// #49152
  40a018:	str	w8, [sp, #16]
  40a01c:	b	40a024 <__fxstatat@plt+0x8544>
  40a020:	str	wzr, [sp, #16]
  40a024:	ldr	w8, [sp, #16]
  40a028:	ldr	x9, [sp, #24]
  40a02c:	str	w8, [x9, #16]
  40a030:	add	sp, sp, #0x20
  40a034:	ret
  40a038:	sub	sp, sp, #0x40
  40a03c:	stp	x29, x30, [sp, #48]
  40a040:	add	x29, sp, #0x30
  40a044:	mov	x8, #0x6969                	// #26985
  40a048:	stur	x0, [x29, #-16]
  40a04c:	stur	w1, [x29, #-20]
  40a050:	ldur	x0, [x29, #-16]
  40a054:	ldur	w1, [x29, #-20]
  40a058:	str	x8, [sp, #16]
  40a05c:	bl	409da4 <__fxstatat@plt+0x82c4>
  40a060:	ldr	x8, [sp, #16]
  40a064:	cmp	x0, x8
  40a068:	str	x0, [sp, #8]
  40a06c:	b.eq	40a0ac <__fxstatat@plt+0x85cc>  // b.none
  40a070:	b	40a074 <__fxstatat@plt+0x8594>
  40a074:	mov	x8, #0x1994                	// #6548
  40a078:	movk	x8, #0x102, lsl #16
  40a07c:	ldr	x9, [sp, #8]
  40a080:	cmp	x9, x8
  40a084:	b.eq	40a0ac <__fxstatat@plt+0x85cc>  // b.none
  40a088:	b	40a08c <__fxstatat@plt+0x85ac>
  40a08c:	mov	x8, #0x4d42                	// #19778
  40a090:	movk	x8, #0xff53, lsl #16
  40a094:	ldr	x9, [sp, #8]
  40a098:	cmp	x9, x8
  40a09c:	cset	w10, eq  // eq = none
  40a0a0:	eor	w10, w10, #0x1
  40a0a4:	tbnz	w10, #0, 40a0bc <__fxstatat@plt+0x85dc>
  40a0a8:	b	40a0ac <__fxstatat@plt+0x85cc>
  40a0ac:	mov	w8, wzr
  40a0b0:	and	w8, w8, #0x1
  40a0b4:	sturb	w8, [x29, #-1]
  40a0b8:	b	40a0c8 <__fxstatat@plt+0x85e8>
  40a0bc:	mov	w8, #0x1                   	// #1
  40a0c0:	and	w8, w8, #0x1
  40a0c4:	sturb	w8, [x29, #-1]
  40a0c8:	ldurb	w8, [x29, #-1]
  40a0cc:	and	w0, w8, #0x1
  40a0d0:	ldp	x29, x30, [sp, #48]
  40a0d4:	add	sp, sp, #0x40
  40a0d8:	ret
  40a0dc:	sub	sp, sp, #0x30
  40a0e0:	str	x0, [sp, #40]
  40a0e4:	str	x1, [sp, #32]
  40a0e8:	ldr	x8, [sp, #40]
  40a0ec:	ldr	x8, [x8, #32]
  40a0f0:	str	x8, [sp, #16]
  40a0f4:	ldr	x8, [sp, #40]
  40a0f8:	ldr	x8, [x8, #8]
  40a0fc:	str	x8, [sp, #24]
  40a100:	ldr	x8, [sp, #24]
  40a104:	cbz	x8, 40a160 <__fxstatat@plt+0x8680>
  40a108:	ldr	x8, [sp, #24]
  40a10c:	ldr	x8, [x8, #48]
  40a110:	ldr	x9, [sp, #24]
  40a114:	add	x9, x9, #0xf8
  40a118:	cmp	x8, x9
  40a11c:	b.eq	40a144 <__fxstatat@plt+0x8664>  // b.none
  40a120:	ldr	x8, [sp, #16]
  40a124:	ldr	x9, [sp, #24]
  40a128:	ldr	x9, [x9, #48]
  40a12c:	ldr	x10, [sp, #24]
  40a130:	ldr	x10, [x10, #56]
  40a134:	subs	x9, x9, x10
  40a138:	add	x8, x8, x9
  40a13c:	ldr	x9, [sp, #24]
  40a140:	str	x8, [x9, #48]
  40a144:	ldr	x8, [sp, #16]
  40a148:	ldr	x9, [sp, #24]
  40a14c:	str	x8, [x9, #56]
  40a150:	ldr	x8, [sp, #24]
  40a154:	ldr	x8, [x8, #16]
  40a158:	str	x8, [sp, #24]
  40a15c:	b	40a100 <__fxstatat@plt+0x8620>
  40a160:	ldr	x8, [sp, #32]
  40a164:	str	x8, [sp, #24]
  40a168:	ldr	x8, [sp, #24]
  40a16c:	ldr	x8, [x8, #88]
  40a170:	cmp	x8, #0x0
  40a174:	cset	w9, lt  // lt = tstop
  40a178:	tbnz	w9, #0, 40a1f8 <__fxstatat@plt+0x8718>
  40a17c:	ldr	x8, [sp, #24]
  40a180:	ldr	x8, [x8, #48]
  40a184:	ldr	x9, [sp, #24]
  40a188:	add	x9, x9, #0xf8
  40a18c:	cmp	x8, x9
  40a190:	b.eq	40a1b8 <__fxstatat@plt+0x86d8>  // b.none
  40a194:	ldr	x8, [sp, #16]
  40a198:	ldr	x9, [sp, #24]
  40a19c:	ldr	x9, [x9, #48]
  40a1a0:	ldr	x10, [sp, #24]
  40a1a4:	ldr	x10, [x10, #56]
  40a1a8:	subs	x9, x9, x10
  40a1ac:	add	x8, x8, x9
  40a1b0:	ldr	x9, [sp, #24]
  40a1b4:	str	x8, [x9, #48]
  40a1b8:	ldr	x8, [sp, #16]
  40a1bc:	ldr	x9, [sp, #24]
  40a1c0:	str	x8, [x9, #56]
  40a1c4:	ldr	x8, [sp, #24]
  40a1c8:	ldr	x8, [x8, #16]
  40a1cc:	cbz	x8, 40a1e0 <__fxstatat@plt+0x8700>
  40a1d0:	ldr	x8, [sp, #24]
  40a1d4:	ldr	x8, [x8, #16]
  40a1d8:	str	x8, [sp, #8]
  40a1dc:	b	40a1ec <__fxstatat@plt+0x870c>
  40a1e0:	ldr	x8, [sp, #24]
  40a1e4:	ldr	x8, [x8, #8]
  40a1e8:	str	x8, [sp, #8]
  40a1ec:	ldr	x8, [sp, #8]
  40a1f0:	str	x8, [sp, #24]
  40a1f4:	b	40a168 <__fxstatat@plt+0x8688>
  40a1f8:	add	sp, sp, #0x30
  40a1fc:	ret
  40a200:	sub	sp, sp, #0x20
  40a204:	str	x0, [sp, #24]
  40a208:	str	x1, [sp, #16]
  40a20c:	ldr	x8, [sp, #24]
  40a210:	ldr	x8, [x8]
  40a214:	ldr	x8, [x8, #128]
  40a218:	ldr	x9, [sp, #16]
  40a21c:	ldr	x9, [x9]
  40a220:	ldr	x9, [x9, #128]
  40a224:	cmp	x8, x9
  40a228:	b.cs	40a238 <__fxstatat@plt+0x8758>  // b.hs, b.nlast
  40a22c:	mov	w8, #0xffffffff            	// #-1
  40a230:	str	w8, [sp, #12]
  40a234:	b	40a264 <__fxstatat@plt+0x8784>
  40a238:	ldr	x8, [sp, #16]
  40a23c:	ldr	x8, [x8]
  40a240:	ldr	x8, [x8, #128]
  40a244:	ldr	x9, [sp, #24]
  40a248:	ldr	x9, [x9]
  40a24c:	ldr	x9, [x9, #128]
  40a250:	mov	w10, wzr
  40a254:	mov	w11, #0x1                   	// #1
  40a258:	cmp	x8, x9
  40a25c:	csel	w10, w11, w10, cc  // cc = lo, ul, last
  40a260:	str	w10, [sp, #12]
  40a264:	ldr	w8, [sp, #12]
  40a268:	mov	w0, w8
  40a26c:	add	sp, sp, #0x20
  40a270:	ret
  40a274:	sub	sp, sp, #0x30
  40a278:	stp	x29, x30, [sp, #32]
  40a27c:	add	x29, sp, #0x20
  40a280:	stur	x0, [x29, #-8]
  40a284:	str	x1, [sp, #16]
  40a288:	ldur	x8, [x29, #-8]
  40a28c:	str	x8, [sp, #8]
  40a290:	ldr	x8, [sp, #16]
  40a294:	str	x8, [sp]
  40a298:	ldr	x8, [sp, #8]
  40a29c:	ldr	x8, [x8]
  40a2a0:	ldr	x8, [x8, #80]
  40a2a4:	ldr	x8, [x8, #64]
  40a2a8:	ldr	x0, [sp, #8]
  40a2ac:	ldr	x1, [sp]
  40a2b0:	blr	x8
  40a2b4:	ldp	x29, x30, [sp, #32]
  40a2b8:	add	sp, sp, #0x30
  40a2bc:	ret
  40a2c0:	sub	sp, sp, #0x50
  40a2c4:	stp	x29, x30, [sp, #64]
  40a2c8:	add	x29, sp, #0x40
  40a2cc:	stur	x0, [x29, #-16]
  40a2d0:	stur	x1, [x29, #-24]
  40a2d4:	str	x2, [sp, #32]
  40a2d8:	str	x3, [sp, #24]
  40a2dc:	ldur	x8, [x29, #-16]
  40a2e0:	cbnz	x8, 40a2ec <__fxstatat@plt+0x880c>
  40a2e4:	add	x8, sp, #0xc
  40a2e8:	stur	x8, [x29, #-16]
  40a2ec:	ldur	x0, [x29, #-16]
  40a2f0:	ldur	x1, [x29, #-24]
  40a2f4:	ldr	x2, [sp, #32]
  40a2f8:	ldr	x3, [sp, #24]
  40a2fc:	bl	4016c0 <mbrtowc@plt>
  40a300:	str	x0, [sp, #16]
  40a304:	ldr	x8, [sp, #16]
  40a308:	mov	x9, #0xfffffffffffffffe    	// #-2
  40a30c:	cmp	x9, x8
  40a310:	b.hi	40a350 <__fxstatat@plt+0x8870>  // b.pmore
  40a314:	ldr	x8, [sp, #32]
  40a318:	cbz	x8, 40a350 <__fxstatat@plt+0x8870>
  40a31c:	mov	w8, wzr
  40a320:	mov	w0, w8
  40a324:	bl	40b0ec <__fxstatat@plt+0x960c>
  40a328:	tbnz	w0, #0, 40a350 <__fxstatat@plt+0x8870>
  40a32c:	ldur	x8, [x29, #-24]
  40a330:	ldrb	w9, [x8]
  40a334:	strb	w9, [sp, #11]
  40a338:	ldrb	w9, [sp, #11]
  40a33c:	ldur	x8, [x29, #-16]
  40a340:	str	w9, [x8]
  40a344:	mov	x8, #0x1                   	// #1
  40a348:	stur	x8, [x29, #-8]
  40a34c:	b	40a358 <__fxstatat@plt+0x8878>
  40a350:	ldr	x8, [sp, #16]
  40a354:	stur	x8, [x29, #-8]
  40a358:	ldur	x0, [x29, #-8]
  40a35c:	ldp	x29, x30, [sp, #64]
  40a360:	add	sp, sp, #0x50
  40a364:	ret
  40a368:	stp	x29, x30, [sp, #-32]!
  40a36c:	str	x28, [sp, #16]
  40a370:	mov	x29, sp
  40a374:	sub	sp, sp, #0x1, lsl #12
  40a378:	sub	sp, sp, #0x10
  40a37c:	mov	w8, #0xffffff9c            	// #-100
  40a380:	stur	w0, [x29, #-8]
  40a384:	stur	x1, [x29, #-16]
  40a388:	stur	x2, [x29, #-24]
  40a38c:	ldur	w9, [x29, #-8]
  40a390:	cmp	w9, w8
  40a394:	b.eq	40a3a8 <__fxstatat@plt+0x88c8>  // b.none
  40a398:	ldur	x8, [x29, #-16]
  40a39c:	ldrb	w9, [x8]
  40a3a0:	cmp	w9, #0x2f
  40a3a4:	b.ne	40a3bc <__fxstatat@plt+0x88dc>  // b.any
  40a3a8:	ldur	x0, [x29, #-16]
  40a3ac:	ldur	x1, [x29, #-24]
  40a3b0:	bl	405c14 <__fxstatat@plt+0x4134>
  40a3b4:	stur	w0, [x29, #-4]
  40a3b8:	b	40a5b0 <__fxstatat@plt+0x8ad0>
  40a3bc:	ldur	w1, [x29, #-8]
  40a3c0:	ldur	x2, [x29, #-16]
  40a3c4:	add	x0, sp, #0x20
  40a3c8:	bl	40dea0 <__fxstatat@plt+0xc3c0>
  40a3cc:	str	x0, [sp, #24]
  40a3d0:	ldr	x8, [sp, #24]
  40a3d4:	cbz	x8, 40a490 <__fxstatat@plt+0x89b0>
  40a3d8:	ldr	x0, [sp, #24]
  40a3dc:	ldur	x1, [x29, #-24]
  40a3e0:	bl	405c14 <__fxstatat@plt+0x4134>
  40a3e4:	str	w0, [sp, #20]
  40a3e8:	bl	401a90 <__errno_location@plt>
  40a3ec:	ldr	w8, [x0]
  40a3f0:	str	w8, [sp, #16]
  40a3f4:	ldr	x9, [sp, #24]
  40a3f8:	add	x10, sp, #0x20
  40a3fc:	cmp	x9, x10
  40a400:	b.eq	40a40c <__fxstatat@plt+0x892c>  // b.none
  40a404:	ldr	x0, [sp, #24]
  40a408:	bl	401980 <free@plt>
  40a40c:	ldr	w8, [sp, #20]
  40a410:	mov	w9, #0xffffffff            	// #-1
  40a414:	cmp	w9, w8
  40a418:	b.eq	40a428 <__fxstatat@plt+0x8948>  // b.none
  40a41c:	ldr	w8, [sp, #20]
  40a420:	stur	w8, [x29, #-4]
  40a424:	b	40a5b0 <__fxstatat@plt+0x8ad0>
  40a428:	ldr	w8, [sp, #16]
  40a42c:	cmp	w8, #0x14
  40a430:	b.eq	40a490 <__fxstatat@plt+0x89b0>  // b.none
  40a434:	ldr	w8, [sp, #16]
  40a438:	cmp	w8, #0x2
  40a43c:	b.eq	40a490 <__fxstatat@plt+0x89b0>  // b.none
  40a440:	ldr	w8, [sp, #16]
  40a444:	cmp	w8, #0x1
  40a448:	b.eq	40a490 <__fxstatat@plt+0x89b0>  // b.none
  40a44c:	ldr	w8, [sp, #16]
  40a450:	cmp	w8, #0xd
  40a454:	b.eq	40a490 <__fxstatat@plt+0x89b0>  // b.none
  40a458:	ldr	w8, [sp, #16]
  40a45c:	cmp	w8, #0x26
  40a460:	b.eq	40a490 <__fxstatat@plt+0x89b0>  // b.none
  40a464:	ldr	w8, [sp, #16]
  40a468:	cmp	w8, #0x5f
  40a46c:	b.eq	40a490 <__fxstatat@plt+0x89b0>  // b.none
  40a470:	ldr	w8, [sp, #16]
  40a474:	str	w8, [sp, #12]
  40a478:	bl	401a90 <__errno_location@plt>
  40a47c:	ldr	w8, [sp, #12]
  40a480:	str	w8, [x0]
  40a484:	ldr	w9, [sp, #20]
  40a488:	stur	w9, [x29, #-4]
  40a48c:	b	40a5b0 <__fxstatat@plt+0x8ad0>
  40a490:	sub	x0, x29, #0x28
  40a494:	bl	40d054 <__fxstatat@plt+0xb574>
  40a498:	cbz	w0, 40a4a8 <__fxstatat@plt+0x89c8>
  40a49c:	bl	401a90 <__errno_location@plt>
  40a4a0:	ldr	w0, [x0]
  40a4a4:	bl	40cdb8 <__fxstatat@plt+0xb2d8>
  40a4a8:	ldur	w8, [x29, #-8]
  40a4ac:	mov	w9, wzr
  40a4b0:	cmp	w9, w8
  40a4b4:	cset	w8, gt
  40a4b8:	tbnz	w8, #0, 40a4ec <__fxstatat@plt+0x8a0c>
  40a4bc:	ldur	w8, [x29, #-8]
  40a4c0:	ldur	w9, [x29, #-40]
  40a4c4:	cmp	w8, w9
  40a4c8:	b.ne	40a4ec <__fxstatat@plt+0x8a0c>  // b.any
  40a4cc:	sub	x0, x29, #0x28
  40a4d0:	bl	40d148 <__fxstatat@plt+0xb668>
  40a4d4:	bl	401a90 <__errno_location@plt>
  40a4d8:	mov	w8, #0x9                   	// #9
  40a4dc:	str	w8, [x0]
  40a4e0:	mov	w8, #0xffffffff            	// #-1
  40a4e4:	stur	w8, [x29, #-4]
  40a4e8:	b	40a5b0 <__fxstatat@plt+0x8ad0>
  40a4ec:	ldur	w0, [x29, #-8]
  40a4f0:	bl	401750 <fchdir@plt>
  40a4f4:	cbz	w0, 40a52c <__fxstatat@plt+0x8a4c>
  40a4f8:	bl	401a90 <__errno_location@plt>
  40a4fc:	ldr	w8, [x0]
  40a500:	stur	w8, [x29, #-44]
  40a504:	sub	x0, x29, #0x28
  40a508:	bl	40d148 <__fxstatat@plt+0xb668>
  40a50c:	ldur	w8, [x29, #-44]
  40a510:	str	w8, [sp, #8]
  40a514:	bl	401a90 <__errno_location@plt>
  40a518:	ldr	w8, [sp, #8]
  40a51c:	str	w8, [x0]
  40a520:	mov	w9, #0xffffffff            	// #-1
  40a524:	stur	w9, [x29, #-4]
  40a528:	b	40a5b0 <__fxstatat@plt+0x8ad0>
  40a52c:	ldur	x0, [x29, #-16]
  40a530:	ldur	x1, [x29, #-24]
  40a534:	bl	405c14 <__fxstatat@plt+0x4134>
  40a538:	stur	w0, [x29, #-48]
  40a53c:	ldur	w8, [x29, #-48]
  40a540:	mov	w9, #0xffffffff            	// #-1
  40a544:	cmp	w8, w9
  40a548:	b.ne	40a55c <__fxstatat@plt+0x8a7c>  // b.any
  40a54c:	bl	401a90 <__errno_location@plt>
  40a550:	ldr	w8, [x0]
  40a554:	str	w8, [sp, #4]
  40a558:	b	40a564 <__fxstatat@plt+0x8a84>
  40a55c:	mov	w8, wzr
  40a560:	str	w8, [sp, #4]
  40a564:	ldr	w8, [sp, #4]
  40a568:	stur	w8, [x29, #-44]
  40a56c:	sub	x0, x29, #0x28
  40a570:	bl	40d0ec <__fxstatat@plt+0xb60c>
  40a574:	cbz	w0, 40a584 <__fxstatat@plt+0x8aa4>
  40a578:	bl	401a90 <__errno_location@plt>
  40a57c:	ldr	w0, [x0]
  40a580:	bl	40ce0c <__fxstatat@plt+0xb32c>
  40a584:	sub	x0, x29, #0x28
  40a588:	bl	40d148 <__fxstatat@plt+0xb668>
  40a58c:	ldur	w8, [x29, #-44]
  40a590:	cbz	w8, 40a5a8 <__fxstatat@plt+0x8ac8>
  40a594:	ldur	w8, [x29, #-44]
  40a598:	str	w8, [sp]
  40a59c:	bl	401a90 <__errno_location@plt>
  40a5a0:	ldr	w8, [sp]
  40a5a4:	str	w8, [x0]
  40a5a8:	ldur	w8, [x29, #-48]
  40a5ac:	stur	w8, [x29, #-4]
  40a5b0:	ldur	w0, [x29, #-4]
  40a5b4:	add	sp, sp, #0x1, lsl #12
  40a5b8:	add	sp, sp, #0x10
  40a5bc:	ldr	x28, [sp, #16]
  40a5c0:	ldp	x29, x30, [sp], #32
  40a5c4:	ret
  40a5c8:	stp	x29, x30, [sp, #-32]!
  40a5cc:	str	x28, [sp, #16]
  40a5d0:	mov	x29, sp
  40a5d4:	sub	sp, sp, #0x1, lsl #12
  40a5d8:	sub	sp, sp, #0x10
  40a5dc:	mov	w8, #0xffffff9c            	// #-100
  40a5e0:	stur	w0, [x29, #-8]
  40a5e4:	stur	x1, [x29, #-16]
  40a5e8:	stur	x2, [x29, #-24]
  40a5ec:	ldur	w9, [x29, #-8]
  40a5f0:	cmp	w9, w8
  40a5f4:	b.eq	40a608 <__fxstatat@plt+0x8b28>  // b.none
  40a5f8:	ldur	x8, [x29, #-16]
  40a5fc:	ldrb	w9, [x8]
  40a600:	cmp	w9, #0x2f
  40a604:	b.ne	40a61c <__fxstatat@plt+0x8b3c>  // b.any
  40a608:	ldur	x0, [x29, #-16]
  40a60c:	ldur	x1, [x29, #-24]
  40a610:	bl	405c54 <__fxstatat@plt+0x4174>
  40a614:	stur	w0, [x29, #-4]
  40a618:	b	40a810 <__fxstatat@plt+0x8d30>
  40a61c:	ldur	w1, [x29, #-8]
  40a620:	ldur	x2, [x29, #-16]
  40a624:	add	x0, sp, #0x20
  40a628:	bl	40dea0 <__fxstatat@plt+0xc3c0>
  40a62c:	str	x0, [sp, #24]
  40a630:	ldr	x8, [sp, #24]
  40a634:	cbz	x8, 40a6f0 <__fxstatat@plt+0x8c10>
  40a638:	ldr	x0, [sp, #24]
  40a63c:	ldur	x1, [x29, #-24]
  40a640:	bl	405c54 <__fxstatat@plt+0x4174>
  40a644:	str	w0, [sp, #20]
  40a648:	bl	401a90 <__errno_location@plt>
  40a64c:	ldr	w8, [x0]
  40a650:	str	w8, [sp, #16]
  40a654:	ldr	x9, [sp, #24]
  40a658:	add	x10, sp, #0x20
  40a65c:	cmp	x9, x10
  40a660:	b.eq	40a66c <__fxstatat@plt+0x8b8c>  // b.none
  40a664:	ldr	x0, [sp, #24]
  40a668:	bl	401980 <free@plt>
  40a66c:	ldr	w8, [sp, #20]
  40a670:	mov	w9, #0xffffffff            	// #-1
  40a674:	cmp	w9, w8
  40a678:	b.eq	40a688 <__fxstatat@plt+0x8ba8>  // b.none
  40a67c:	ldr	w8, [sp, #20]
  40a680:	stur	w8, [x29, #-4]
  40a684:	b	40a810 <__fxstatat@plt+0x8d30>
  40a688:	ldr	w8, [sp, #16]
  40a68c:	cmp	w8, #0x14
  40a690:	b.eq	40a6f0 <__fxstatat@plt+0x8c10>  // b.none
  40a694:	ldr	w8, [sp, #16]
  40a698:	cmp	w8, #0x2
  40a69c:	b.eq	40a6f0 <__fxstatat@plt+0x8c10>  // b.none
  40a6a0:	ldr	w8, [sp, #16]
  40a6a4:	cmp	w8, #0x1
  40a6a8:	b.eq	40a6f0 <__fxstatat@plt+0x8c10>  // b.none
  40a6ac:	ldr	w8, [sp, #16]
  40a6b0:	cmp	w8, #0xd
  40a6b4:	b.eq	40a6f0 <__fxstatat@plt+0x8c10>  // b.none
  40a6b8:	ldr	w8, [sp, #16]
  40a6bc:	cmp	w8, #0x26
  40a6c0:	b.eq	40a6f0 <__fxstatat@plt+0x8c10>  // b.none
  40a6c4:	ldr	w8, [sp, #16]
  40a6c8:	cmp	w8, #0x5f
  40a6cc:	b.eq	40a6f0 <__fxstatat@plt+0x8c10>  // b.none
  40a6d0:	ldr	w8, [sp, #16]
  40a6d4:	str	w8, [sp, #12]
  40a6d8:	bl	401a90 <__errno_location@plt>
  40a6dc:	ldr	w8, [sp, #12]
  40a6e0:	str	w8, [x0]
  40a6e4:	ldr	w9, [sp, #20]
  40a6e8:	stur	w9, [x29, #-4]
  40a6ec:	b	40a810 <__fxstatat@plt+0x8d30>
  40a6f0:	sub	x0, x29, #0x28
  40a6f4:	bl	40d054 <__fxstatat@plt+0xb574>
  40a6f8:	cbz	w0, 40a708 <__fxstatat@plt+0x8c28>
  40a6fc:	bl	401a90 <__errno_location@plt>
  40a700:	ldr	w0, [x0]
  40a704:	bl	40cdb8 <__fxstatat@plt+0xb2d8>
  40a708:	ldur	w8, [x29, #-8]
  40a70c:	mov	w9, wzr
  40a710:	cmp	w9, w8
  40a714:	cset	w8, gt
  40a718:	tbnz	w8, #0, 40a74c <__fxstatat@plt+0x8c6c>
  40a71c:	ldur	w8, [x29, #-8]
  40a720:	ldur	w9, [x29, #-40]
  40a724:	cmp	w8, w9
  40a728:	b.ne	40a74c <__fxstatat@plt+0x8c6c>  // b.any
  40a72c:	sub	x0, x29, #0x28
  40a730:	bl	40d148 <__fxstatat@plt+0xb668>
  40a734:	bl	401a90 <__errno_location@plt>
  40a738:	mov	w8, #0x9                   	// #9
  40a73c:	str	w8, [x0]
  40a740:	mov	w8, #0xffffffff            	// #-1
  40a744:	stur	w8, [x29, #-4]
  40a748:	b	40a810 <__fxstatat@plt+0x8d30>
  40a74c:	ldur	w0, [x29, #-8]
  40a750:	bl	401750 <fchdir@plt>
  40a754:	cbz	w0, 40a78c <__fxstatat@plt+0x8cac>
  40a758:	bl	401a90 <__errno_location@plt>
  40a75c:	ldr	w8, [x0]
  40a760:	stur	w8, [x29, #-44]
  40a764:	sub	x0, x29, #0x28
  40a768:	bl	40d148 <__fxstatat@plt+0xb668>
  40a76c:	ldur	w8, [x29, #-44]
  40a770:	str	w8, [sp, #8]
  40a774:	bl	401a90 <__errno_location@plt>
  40a778:	ldr	w8, [sp, #8]
  40a77c:	str	w8, [x0]
  40a780:	mov	w9, #0xffffffff            	// #-1
  40a784:	stur	w9, [x29, #-4]
  40a788:	b	40a810 <__fxstatat@plt+0x8d30>
  40a78c:	ldur	x0, [x29, #-16]
  40a790:	ldur	x1, [x29, #-24]
  40a794:	bl	405c54 <__fxstatat@plt+0x4174>
  40a798:	stur	w0, [x29, #-48]
  40a79c:	ldur	w8, [x29, #-48]
  40a7a0:	mov	w9, #0xffffffff            	// #-1
  40a7a4:	cmp	w8, w9
  40a7a8:	b.ne	40a7bc <__fxstatat@plt+0x8cdc>  // b.any
  40a7ac:	bl	401a90 <__errno_location@plt>
  40a7b0:	ldr	w8, [x0]
  40a7b4:	str	w8, [sp, #4]
  40a7b8:	b	40a7c4 <__fxstatat@plt+0x8ce4>
  40a7bc:	mov	w8, wzr
  40a7c0:	str	w8, [sp, #4]
  40a7c4:	ldr	w8, [sp, #4]
  40a7c8:	stur	w8, [x29, #-44]
  40a7cc:	sub	x0, x29, #0x28
  40a7d0:	bl	40d0ec <__fxstatat@plt+0xb60c>
  40a7d4:	cbz	w0, 40a7e4 <__fxstatat@plt+0x8d04>
  40a7d8:	bl	401a90 <__errno_location@plt>
  40a7dc:	ldr	w0, [x0]
  40a7e0:	bl	40ce0c <__fxstatat@plt+0xb32c>
  40a7e4:	sub	x0, x29, #0x28
  40a7e8:	bl	40d148 <__fxstatat@plt+0xb668>
  40a7ec:	ldur	w8, [x29, #-44]
  40a7f0:	cbz	w8, 40a808 <__fxstatat@plt+0x8d28>
  40a7f4:	ldur	w8, [x29, #-44]
  40a7f8:	str	w8, [sp]
  40a7fc:	bl	401a90 <__errno_location@plt>
  40a800:	ldr	w8, [sp]
  40a804:	str	w8, [x0]
  40a808:	ldur	w8, [x29, #-48]
  40a80c:	stur	w8, [x29, #-4]
  40a810:	ldur	w0, [x29, #-4]
  40a814:	add	sp, sp, #0x1, lsl #12
  40a818:	add	sp, sp, #0x10
  40a81c:	ldr	x28, [sp, #16]
  40a820:	ldp	x29, x30, [sp], #32
  40a824:	ret
  40a828:	stp	x29, x30, [sp, #-32]!
  40a82c:	str	x28, [sp, #16]
  40a830:	mov	x29, sp
  40a834:	sub	sp, sp, #0x1, lsl #12
  40a838:	sub	sp, sp, #0x10
  40a83c:	mov	w8, #0xffffff9c            	// #-100
  40a840:	stur	w0, [x29, #-8]
  40a844:	stur	x1, [x29, #-16]
  40a848:	stur	x2, [x29, #-24]
  40a84c:	ldur	w9, [x29, #-8]
  40a850:	cmp	w9, w8
  40a854:	b.eq	40a868 <__fxstatat@plt+0x8d88>  // b.none
  40a858:	ldur	x8, [x29, #-16]
  40a85c:	ldrb	w9, [x8]
  40a860:	cmp	w9, #0x2f
  40a864:	b.ne	40a87c <__fxstatat@plt+0x8d9c>  // b.any
  40a868:	ldur	x0, [x29, #-16]
  40a86c:	ldur	x1, [x29, #-24]
  40a870:	bl	405cd4 <__fxstatat@plt+0x41f4>
  40a874:	stur	w0, [x29, #-4]
  40a878:	b	40aa70 <__fxstatat@plt+0x8f90>
  40a87c:	ldur	w1, [x29, #-8]
  40a880:	ldur	x2, [x29, #-16]
  40a884:	add	x0, sp, #0x20
  40a888:	bl	40dea0 <__fxstatat@plt+0xc3c0>
  40a88c:	str	x0, [sp, #24]
  40a890:	ldr	x8, [sp, #24]
  40a894:	cbz	x8, 40a950 <__fxstatat@plt+0x8e70>
  40a898:	ldr	x0, [sp, #24]
  40a89c:	ldur	x1, [x29, #-24]
  40a8a0:	bl	405cd4 <__fxstatat@plt+0x41f4>
  40a8a4:	str	w0, [sp, #20]
  40a8a8:	bl	401a90 <__errno_location@plt>
  40a8ac:	ldr	w8, [x0]
  40a8b0:	str	w8, [sp, #16]
  40a8b4:	ldr	x9, [sp, #24]
  40a8b8:	add	x10, sp, #0x20
  40a8bc:	cmp	x9, x10
  40a8c0:	b.eq	40a8cc <__fxstatat@plt+0x8dec>  // b.none
  40a8c4:	ldr	x0, [sp, #24]
  40a8c8:	bl	401980 <free@plt>
  40a8cc:	ldr	w8, [sp, #20]
  40a8d0:	mov	w9, #0xffffffff            	// #-1
  40a8d4:	cmp	w9, w8
  40a8d8:	b.eq	40a8e8 <__fxstatat@plt+0x8e08>  // b.none
  40a8dc:	ldr	w8, [sp, #20]
  40a8e0:	stur	w8, [x29, #-4]
  40a8e4:	b	40aa70 <__fxstatat@plt+0x8f90>
  40a8e8:	ldr	w8, [sp, #16]
  40a8ec:	cmp	w8, #0x14
  40a8f0:	b.eq	40a950 <__fxstatat@plt+0x8e70>  // b.none
  40a8f4:	ldr	w8, [sp, #16]
  40a8f8:	cmp	w8, #0x2
  40a8fc:	b.eq	40a950 <__fxstatat@plt+0x8e70>  // b.none
  40a900:	ldr	w8, [sp, #16]
  40a904:	cmp	w8, #0x1
  40a908:	b.eq	40a950 <__fxstatat@plt+0x8e70>  // b.none
  40a90c:	ldr	w8, [sp, #16]
  40a910:	cmp	w8, #0xd
  40a914:	b.eq	40a950 <__fxstatat@plt+0x8e70>  // b.none
  40a918:	ldr	w8, [sp, #16]
  40a91c:	cmp	w8, #0x26
  40a920:	b.eq	40a950 <__fxstatat@plt+0x8e70>  // b.none
  40a924:	ldr	w8, [sp, #16]
  40a928:	cmp	w8, #0x5f
  40a92c:	b.eq	40a950 <__fxstatat@plt+0x8e70>  // b.none
  40a930:	ldr	w8, [sp, #16]
  40a934:	str	w8, [sp, #12]
  40a938:	bl	401a90 <__errno_location@plt>
  40a93c:	ldr	w8, [sp, #12]
  40a940:	str	w8, [x0]
  40a944:	ldr	w9, [sp, #20]
  40a948:	stur	w9, [x29, #-4]
  40a94c:	b	40aa70 <__fxstatat@plt+0x8f90>
  40a950:	sub	x0, x29, #0x28
  40a954:	bl	40d054 <__fxstatat@plt+0xb574>
  40a958:	cbz	w0, 40a968 <__fxstatat@plt+0x8e88>
  40a95c:	bl	401a90 <__errno_location@plt>
  40a960:	ldr	w0, [x0]
  40a964:	bl	40cdb8 <__fxstatat@plt+0xb2d8>
  40a968:	ldur	w8, [x29, #-8]
  40a96c:	mov	w9, wzr
  40a970:	cmp	w9, w8
  40a974:	cset	w8, gt
  40a978:	tbnz	w8, #0, 40a9ac <__fxstatat@plt+0x8ecc>
  40a97c:	ldur	w8, [x29, #-8]
  40a980:	ldur	w9, [x29, #-40]
  40a984:	cmp	w8, w9
  40a988:	b.ne	40a9ac <__fxstatat@plt+0x8ecc>  // b.any
  40a98c:	sub	x0, x29, #0x28
  40a990:	bl	40d148 <__fxstatat@plt+0xb668>
  40a994:	bl	401a90 <__errno_location@plt>
  40a998:	mov	w8, #0x9                   	// #9
  40a99c:	str	w8, [x0]
  40a9a0:	mov	w8, #0xffffffff            	// #-1
  40a9a4:	stur	w8, [x29, #-4]
  40a9a8:	b	40aa70 <__fxstatat@plt+0x8f90>
  40a9ac:	ldur	w0, [x29, #-8]
  40a9b0:	bl	401750 <fchdir@plt>
  40a9b4:	cbz	w0, 40a9ec <__fxstatat@plt+0x8f0c>
  40a9b8:	bl	401a90 <__errno_location@plt>
  40a9bc:	ldr	w8, [x0]
  40a9c0:	stur	w8, [x29, #-44]
  40a9c4:	sub	x0, x29, #0x28
  40a9c8:	bl	40d148 <__fxstatat@plt+0xb668>
  40a9cc:	ldur	w8, [x29, #-44]
  40a9d0:	str	w8, [sp, #8]
  40a9d4:	bl	401a90 <__errno_location@plt>
  40a9d8:	ldr	w8, [sp, #8]
  40a9dc:	str	w8, [x0]
  40a9e0:	mov	w9, #0xffffffff            	// #-1
  40a9e4:	stur	w9, [x29, #-4]
  40a9e8:	b	40aa70 <__fxstatat@plt+0x8f90>
  40a9ec:	ldur	x0, [x29, #-16]
  40a9f0:	ldur	x1, [x29, #-24]
  40a9f4:	bl	405cd4 <__fxstatat@plt+0x41f4>
  40a9f8:	stur	w0, [x29, #-48]
  40a9fc:	ldur	w8, [x29, #-48]
  40aa00:	mov	w9, #0xffffffff            	// #-1
  40aa04:	cmp	w8, w9
  40aa08:	b.ne	40aa1c <__fxstatat@plt+0x8f3c>  // b.any
  40aa0c:	bl	401a90 <__errno_location@plt>
  40aa10:	ldr	w8, [x0]
  40aa14:	str	w8, [sp, #4]
  40aa18:	b	40aa24 <__fxstatat@plt+0x8f44>
  40aa1c:	mov	w8, wzr
  40aa20:	str	w8, [sp, #4]
  40aa24:	ldr	w8, [sp, #4]
  40aa28:	stur	w8, [x29, #-44]
  40aa2c:	sub	x0, x29, #0x28
  40aa30:	bl	40d0ec <__fxstatat@plt+0xb60c>
  40aa34:	cbz	w0, 40aa44 <__fxstatat@plt+0x8f64>
  40aa38:	bl	401a90 <__errno_location@plt>
  40aa3c:	ldr	w0, [x0]
  40aa40:	bl	40ce0c <__fxstatat@plt+0xb32c>
  40aa44:	sub	x0, x29, #0x28
  40aa48:	bl	40d148 <__fxstatat@plt+0xb668>
  40aa4c:	ldur	w8, [x29, #-44]
  40aa50:	cbz	w8, 40aa68 <__fxstatat@plt+0x8f88>
  40aa54:	ldur	w8, [x29, #-44]
  40aa58:	str	w8, [sp]
  40aa5c:	bl	401a90 <__errno_location@plt>
  40aa60:	ldr	w8, [sp]
  40aa64:	str	w8, [x0]
  40aa68:	ldur	w8, [x29, #-48]
  40aa6c:	stur	w8, [x29, #-4]
  40aa70:	ldur	w0, [x29, #-4]
  40aa74:	add	sp, sp, #0x1, lsl #12
  40aa78:	add	sp, sp, #0x10
  40aa7c:	ldr	x28, [sp, #16]
  40aa80:	ldp	x29, x30, [sp], #32
  40aa84:	ret
  40aa88:	stp	x29, x30, [sp, #-32]!
  40aa8c:	str	x28, [sp, #16]
  40aa90:	mov	x29, sp
  40aa94:	sub	sp, sp, #0x1, lsl #12
  40aa98:	sub	sp, sp, #0x10
  40aa9c:	mov	w8, #0xffffff9c            	// #-100
  40aaa0:	stur	w0, [x29, #-8]
  40aaa4:	stur	x1, [x29, #-16]
  40aaa8:	stur	x2, [x29, #-24]
  40aaac:	ldur	w9, [x29, #-8]
  40aab0:	cmp	w9, w8
  40aab4:	b.eq	40aac8 <__fxstatat@plt+0x8fe8>  // b.none
  40aab8:	ldur	x8, [x29, #-16]
  40aabc:	ldrb	w9, [x8]
  40aac0:	cmp	w9, #0x2f
  40aac4:	b.ne	40aadc <__fxstatat@plt+0x8ffc>  // b.any
  40aac8:	ldur	x0, [x29, #-16]
  40aacc:	ldur	x1, [x29, #-24]
  40aad0:	bl	405d14 <__fxstatat@plt+0x4234>
  40aad4:	stur	w0, [x29, #-4]
  40aad8:	b	40acd0 <__fxstatat@plt+0x91f0>
  40aadc:	ldur	w1, [x29, #-8]
  40aae0:	ldur	x2, [x29, #-16]
  40aae4:	add	x0, sp, #0x20
  40aae8:	bl	40dea0 <__fxstatat@plt+0xc3c0>
  40aaec:	str	x0, [sp, #24]
  40aaf0:	ldr	x8, [sp, #24]
  40aaf4:	cbz	x8, 40abb0 <__fxstatat@plt+0x90d0>
  40aaf8:	ldr	x0, [sp, #24]
  40aafc:	ldur	x1, [x29, #-24]
  40ab00:	bl	405d14 <__fxstatat@plt+0x4234>
  40ab04:	str	w0, [sp, #20]
  40ab08:	bl	401a90 <__errno_location@plt>
  40ab0c:	ldr	w8, [x0]
  40ab10:	str	w8, [sp, #16]
  40ab14:	ldr	x9, [sp, #24]
  40ab18:	add	x10, sp, #0x20
  40ab1c:	cmp	x9, x10
  40ab20:	b.eq	40ab2c <__fxstatat@plt+0x904c>  // b.none
  40ab24:	ldr	x0, [sp, #24]
  40ab28:	bl	401980 <free@plt>
  40ab2c:	ldr	w8, [sp, #20]
  40ab30:	mov	w9, #0xffffffff            	// #-1
  40ab34:	cmp	w9, w8
  40ab38:	b.eq	40ab48 <__fxstatat@plt+0x9068>  // b.none
  40ab3c:	ldr	w8, [sp, #20]
  40ab40:	stur	w8, [x29, #-4]
  40ab44:	b	40acd0 <__fxstatat@plt+0x91f0>
  40ab48:	ldr	w8, [sp, #16]
  40ab4c:	cmp	w8, #0x14
  40ab50:	b.eq	40abb0 <__fxstatat@plt+0x90d0>  // b.none
  40ab54:	ldr	w8, [sp, #16]
  40ab58:	cmp	w8, #0x2
  40ab5c:	b.eq	40abb0 <__fxstatat@plt+0x90d0>  // b.none
  40ab60:	ldr	w8, [sp, #16]
  40ab64:	cmp	w8, #0x1
  40ab68:	b.eq	40abb0 <__fxstatat@plt+0x90d0>  // b.none
  40ab6c:	ldr	w8, [sp, #16]
  40ab70:	cmp	w8, #0xd
  40ab74:	b.eq	40abb0 <__fxstatat@plt+0x90d0>  // b.none
  40ab78:	ldr	w8, [sp, #16]
  40ab7c:	cmp	w8, #0x26
  40ab80:	b.eq	40abb0 <__fxstatat@plt+0x90d0>  // b.none
  40ab84:	ldr	w8, [sp, #16]
  40ab88:	cmp	w8, #0x5f
  40ab8c:	b.eq	40abb0 <__fxstatat@plt+0x90d0>  // b.none
  40ab90:	ldr	w8, [sp, #16]
  40ab94:	str	w8, [sp, #12]
  40ab98:	bl	401a90 <__errno_location@plt>
  40ab9c:	ldr	w8, [sp, #12]
  40aba0:	str	w8, [x0]
  40aba4:	ldr	w9, [sp, #20]
  40aba8:	stur	w9, [x29, #-4]
  40abac:	b	40acd0 <__fxstatat@plt+0x91f0>
  40abb0:	sub	x0, x29, #0x28
  40abb4:	bl	40d054 <__fxstatat@plt+0xb574>
  40abb8:	cbz	w0, 40abc8 <__fxstatat@plt+0x90e8>
  40abbc:	bl	401a90 <__errno_location@plt>
  40abc0:	ldr	w0, [x0]
  40abc4:	bl	40cdb8 <__fxstatat@plt+0xb2d8>
  40abc8:	ldur	w8, [x29, #-8]
  40abcc:	mov	w9, wzr
  40abd0:	cmp	w9, w8
  40abd4:	cset	w8, gt
  40abd8:	tbnz	w8, #0, 40ac0c <__fxstatat@plt+0x912c>
  40abdc:	ldur	w8, [x29, #-8]
  40abe0:	ldur	w9, [x29, #-40]
  40abe4:	cmp	w8, w9
  40abe8:	b.ne	40ac0c <__fxstatat@plt+0x912c>  // b.any
  40abec:	sub	x0, x29, #0x28
  40abf0:	bl	40d148 <__fxstatat@plt+0xb668>
  40abf4:	bl	401a90 <__errno_location@plt>
  40abf8:	mov	w8, #0x9                   	// #9
  40abfc:	str	w8, [x0]
  40ac00:	mov	w8, #0xffffffff            	// #-1
  40ac04:	stur	w8, [x29, #-4]
  40ac08:	b	40acd0 <__fxstatat@plt+0x91f0>
  40ac0c:	ldur	w0, [x29, #-8]
  40ac10:	bl	401750 <fchdir@plt>
  40ac14:	cbz	w0, 40ac4c <__fxstatat@plt+0x916c>
  40ac18:	bl	401a90 <__errno_location@plt>
  40ac1c:	ldr	w8, [x0]
  40ac20:	stur	w8, [x29, #-44]
  40ac24:	sub	x0, x29, #0x28
  40ac28:	bl	40d148 <__fxstatat@plt+0xb668>
  40ac2c:	ldur	w8, [x29, #-44]
  40ac30:	str	w8, [sp, #8]
  40ac34:	bl	401a90 <__errno_location@plt>
  40ac38:	ldr	w8, [sp, #8]
  40ac3c:	str	w8, [x0]
  40ac40:	mov	w9, #0xffffffff            	// #-1
  40ac44:	stur	w9, [x29, #-4]
  40ac48:	b	40acd0 <__fxstatat@plt+0x91f0>
  40ac4c:	ldur	x0, [x29, #-16]
  40ac50:	ldur	x1, [x29, #-24]
  40ac54:	bl	405d14 <__fxstatat@plt+0x4234>
  40ac58:	stur	w0, [x29, #-48]
  40ac5c:	ldur	w8, [x29, #-48]
  40ac60:	mov	w9, #0xffffffff            	// #-1
  40ac64:	cmp	w8, w9
  40ac68:	b.ne	40ac7c <__fxstatat@plt+0x919c>  // b.any
  40ac6c:	bl	401a90 <__errno_location@plt>
  40ac70:	ldr	w8, [x0]
  40ac74:	str	w8, [sp, #4]
  40ac78:	b	40ac84 <__fxstatat@plt+0x91a4>
  40ac7c:	mov	w8, wzr
  40ac80:	str	w8, [sp, #4]
  40ac84:	ldr	w8, [sp, #4]
  40ac88:	stur	w8, [x29, #-44]
  40ac8c:	sub	x0, x29, #0x28
  40ac90:	bl	40d0ec <__fxstatat@plt+0xb60c>
  40ac94:	cbz	w0, 40aca4 <__fxstatat@plt+0x91c4>
  40ac98:	bl	401a90 <__errno_location@plt>
  40ac9c:	ldr	w0, [x0]
  40aca0:	bl	40ce0c <__fxstatat@plt+0xb32c>
  40aca4:	sub	x0, x29, #0x28
  40aca8:	bl	40d148 <__fxstatat@plt+0xb668>
  40acac:	ldur	w8, [x29, #-44]
  40acb0:	cbz	w8, 40acc8 <__fxstatat@plt+0x91e8>
  40acb4:	ldur	w8, [x29, #-44]
  40acb8:	str	w8, [sp]
  40acbc:	bl	401a90 <__errno_location@plt>
  40acc0:	ldr	w8, [sp]
  40acc4:	str	w8, [x0]
  40acc8:	ldur	w8, [x29, #-48]
  40accc:	stur	w8, [x29, #-4]
  40acd0:	ldur	w0, [x29, #-4]
  40acd4:	add	sp, sp, #0x1, lsl #12
  40acd8:	add	sp, sp, #0x10
  40acdc:	ldr	x28, [sp, #16]
  40ace0:	ldp	x29, x30, [sp], #32
  40ace4:	ret
  40ace8:	sub	sp, sp, #0x40
  40acec:	stp	x29, x30, [sp, #48]
  40acf0:	add	x29, sp, #0x30
  40acf4:	stur	x0, [x29, #-16]
  40acf8:	str	x1, [sp, #24]
  40acfc:	ldur	x8, [x29, #-16]
  40ad00:	str	x8, [sp, #16]
  40ad04:	ldr	x8, [sp, #24]
  40ad08:	str	x8, [sp, #8]
  40ad0c:	ldr	x8, [sp, #16]
  40ad10:	ldr	x9, [sp, #8]
  40ad14:	cmp	x8, x9
  40ad18:	b.ne	40ad24 <__fxstatat@plt+0x9244>  // b.any
  40ad1c:	stur	wzr, [x29, #-4]
  40ad20:	b	40ad88 <__fxstatat@plt+0x92a8>
  40ad24:	ldr	x8, [sp, #16]
  40ad28:	ldrb	w0, [x8]
  40ad2c:	bl	40e738 <__fxstatat@plt+0xcc58>
  40ad30:	strb	w0, [sp, #7]
  40ad34:	ldr	x8, [sp, #8]
  40ad38:	ldrb	w0, [x8]
  40ad3c:	bl	40e738 <__fxstatat@plt+0xcc58>
  40ad40:	strb	w0, [sp, #6]
  40ad44:	ldrb	w9, [sp, #7]
  40ad48:	cbnz	w9, 40ad50 <__fxstatat@plt+0x9270>
  40ad4c:	b	40ad78 <__fxstatat@plt+0x9298>
  40ad50:	ldr	x8, [sp, #16]
  40ad54:	add	x8, x8, #0x1
  40ad58:	str	x8, [sp, #16]
  40ad5c:	ldr	x8, [sp, #8]
  40ad60:	add	x8, x8, #0x1
  40ad64:	str	x8, [sp, #8]
  40ad68:	ldrb	w8, [sp, #7]
  40ad6c:	ldrb	w9, [sp, #6]
  40ad70:	cmp	w8, w9
  40ad74:	b.eq	40ad24 <__fxstatat@plt+0x9244>  // b.none
  40ad78:	ldrb	w8, [sp, #7]
  40ad7c:	ldrb	w9, [sp, #6]
  40ad80:	subs	w8, w8, w9
  40ad84:	stur	w8, [x29, #-4]
  40ad88:	ldur	w0, [x29, #-4]
  40ad8c:	ldp	x29, x30, [sp, #48]
  40ad90:	add	sp, sp, #0x40
  40ad94:	ret
  40ad98:	sub	sp, sp, #0x30
  40ad9c:	stp	x29, x30, [sp, #32]
  40ada0:	add	x29, sp, #0x20
  40ada4:	str	x0, [sp, #16]
  40ada8:	ldr	x0, [sp, #16]
  40adac:	bl	4017b0 <__fpending@plt>
  40adb0:	cmp	x0, #0x0
  40adb4:	cset	w8, ne  // ne = any
  40adb8:	mov	w9, #0x1                   	// #1
  40adbc:	and	w8, w8, w9
  40adc0:	strb	w8, [sp, #15]
  40adc4:	ldr	x0, [sp, #16]
  40adc8:	str	w9, [sp, #8]
  40adcc:	bl	401760 <ferror_unlocked@plt>
  40add0:	cmp	w0, #0x0
  40add4:	cset	w8, ne  // ne = any
  40add8:	ldr	w9, [sp, #8]
  40addc:	and	w8, w8, w9
  40ade0:	strb	w8, [sp, #14]
  40ade4:	ldr	x0, [sp, #16]
  40ade8:	bl	40d6cc <__fxstatat@plt+0xbbec>
  40adec:	cmp	w0, #0x0
  40adf0:	cset	w8, ne  // ne = any
  40adf4:	and	w8, w8, #0x1
  40adf8:	strb	w8, [sp, #13]
  40adfc:	ldrb	w8, [sp, #14]
  40ae00:	tbnz	w8, #0, 40ae28 <__fxstatat@plt+0x9348>
  40ae04:	ldrb	w8, [sp, #13]
  40ae08:	tbnz	w8, #0, 40ae10 <__fxstatat@plt+0x9330>
  40ae0c:	b	40ae44 <__fxstatat@plt+0x9364>
  40ae10:	ldrb	w8, [sp, #15]
  40ae14:	tbnz	w8, #0, 40ae28 <__fxstatat@plt+0x9348>
  40ae18:	bl	401a90 <__errno_location@plt>
  40ae1c:	ldr	w8, [x0]
  40ae20:	cmp	w8, #0x9
  40ae24:	b.eq	40ae44 <__fxstatat@plt+0x9364>  // b.none
  40ae28:	ldrb	w8, [sp, #13]
  40ae2c:	tbnz	w8, #0, 40ae38 <__fxstatat@plt+0x9358>
  40ae30:	bl	401a90 <__errno_location@plt>
  40ae34:	str	wzr, [x0]
  40ae38:	mov	w8, #0xffffffff            	// #-1
  40ae3c:	stur	w8, [x29, #-4]
  40ae40:	b	40ae48 <__fxstatat@plt+0x9368>
  40ae44:	stur	wzr, [x29, #-4]
  40ae48:	ldur	w0, [x29, #-4]
  40ae4c:	ldp	x29, x30, [sp, #32]
  40ae50:	add	sp, sp, #0x30
  40ae54:	ret
  40ae58:	sub	sp, sp, #0x10
  40ae5c:	mov	w8, #0xf616                	// #62998
  40ae60:	movk	w8, #0x95, lsl #16
  40ae64:	str	x0, [sp, #8]
  40ae68:	ldr	x9, [sp, #8]
  40ae6c:	str	xzr, [x9, #16]
  40ae70:	ldr	x9, [sp, #8]
  40ae74:	str	w8, [x9, #24]
  40ae78:	add	sp, sp, #0x10
  40ae7c:	ret
  40ae80:	sub	sp, sp, #0x30
  40ae84:	stp	x29, x30, [sp, #32]
  40ae88:	add	x29, sp, #0x20
  40ae8c:	mov	w8, #0xf616                	// #62998
  40ae90:	movk	w8, #0x95, lsl #16
  40ae94:	str	x0, [sp, #16]
  40ae98:	str	x1, [sp, #8]
  40ae9c:	ldr	x9, [sp, #16]
  40aea0:	ldr	w10, [x9, #24]
  40aea4:	cmp	w10, w8
  40aea8:	b.ne	40aeb0 <__fxstatat@plt+0x93d0>  // b.any
  40aeac:	b	40aed0 <__fxstatat@plt+0x93f0>
  40aeb0:	adrp	x0, 40f000 <__fxstatat@plt+0xd520>
  40aeb4:	add	x0, x0, #0xf4b
  40aeb8:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  40aebc:	add	x1, x1, #0xf63
  40aec0:	mov	w2, #0x3c                  	// #60
  40aec4:	adrp	x3, 40f000 <__fxstatat@plt+0xd520>
  40aec8:	add	x3, x3, #0xf75
  40aecc:	bl	401a80 <__assert_fail@plt>
  40aed0:	ldr	x8, [sp, #16]
  40aed4:	ldr	x8, [x8, #16]
  40aed8:	cbz	x8, 40af1c <__fxstatat@plt+0x943c>
  40aedc:	ldr	x8, [sp, #8]
  40aee0:	ldr	x8, [x8, #8]
  40aee4:	ldr	x9, [sp, #16]
  40aee8:	ldr	x9, [x9]
  40aeec:	cmp	x8, x9
  40aef0:	b.ne	40af1c <__fxstatat@plt+0x943c>  // b.any
  40aef4:	ldr	x8, [sp, #8]
  40aef8:	ldr	x8, [x8]
  40aefc:	ldr	x9, [sp, #16]
  40af00:	ldr	x9, [x9, #8]
  40af04:	cmp	x8, x9
  40af08:	b.ne	40af1c <__fxstatat@plt+0x943c>  // b.any
  40af0c:	mov	w8, #0x1                   	// #1
  40af10:	and	w8, w8, #0x1
  40af14:	sturb	w8, [x29, #-1]
  40af18:	b	40af84 <__fxstatat@plt+0x94a4>
  40af1c:	ldr	x8, [sp, #16]
  40af20:	ldr	x9, [x8, #16]
  40af24:	add	x9, x9, #0x1
  40af28:	str	x9, [x8, #16]
  40af2c:	mov	x0, x9
  40af30:	bl	40af98 <__fxstatat@plt+0x94b8>
  40af34:	tbnz	w0, #0, 40af3c <__fxstatat@plt+0x945c>
  40af38:	b	40af78 <__fxstatat@plt+0x9498>
  40af3c:	ldr	x8, [sp, #16]
  40af40:	ldr	x8, [x8, #16]
  40af44:	cbnz	x8, 40af58 <__fxstatat@plt+0x9478>
  40af48:	mov	w8, #0x1                   	// #1
  40af4c:	and	w8, w8, #0x1
  40af50:	sturb	w8, [x29, #-1]
  40af54:	b	40af84 <__fxstatat@plt+0x94a4>
  40af58:	ldr	x8, [sp, #8]
  40af5c:	ldr	x8, [x8]
  40af60:	ldr	x9, [sp, #16]
  40af64:	str	x8, [x9, #8]
  40af68:	ldr	x8, [sp, #8]
  40af6c:	ldr	x8, [x8, #8]
  40af70:	ldr	x9, [sp, #16]
  40af74:	str	x8, [x9]
  40af78:	mov	w8, wzr
  40af7c:	and	w8, w8, #0x1
  40af80:	sturb	w8, [x29, #-1]
  40af84:	ldurb	w8, [x29, #-1]
  40af88:	and	w0, w8, #0x1
  40af8c:	ldp	x29, x30, [sp, #32]
  40af90:	add	sp, sp, #0x30
  40af94:	ret
  40af98:	sub	sp, sp, #0x10
  40af9c:	str	x0, [sp, #8]
  40afa0:	ldr	x8, [sp, #8]
  40afa4:	ldr	x9, [sp, #8]
  40afa8:	subs	x9, x9, #0x1
  40afac:	tst	x8, x9
  40afb0:	cset	w10, eq  // eq = none
  40afb4:	and	w0, w10, #0x1
  40afb8:	add	sp, sp, #0x10
  40afbc:	ret
  40afc0:	sub	sp, sp, #0x120
  40afc4:	stp	x29, x30, [sp, #256]
  40afc8:	str	x28, [sp, #272]
  40afcc:	add	x29, sp, #0x100
  40afd0:	str	q7, [sp, #144]
  40afd4:	str	q6, [sp, #128]
  40afd8:	str	q5, [sp, #112]
  40afdc:	str	q4, [sp, #96]
  40afe0:	str	q3, [sp, #80]
  40afe4:	str	q2, [sp, #64]
  40afe8:	str	q1, [sp, #48]
  40afec:	str	q0, [sp, #32]
  40aff0:	stur	x7, [x29, #-56]
  40aff4:	stur	x6, [x29, #-64]
  40aff8:	stur	x5, [x29, #-72]
  40affc:	stur	x4, [x29, #-80]
  40b000:	stur	x3, [x29, #-88]
  40b004:	stur	x2, [x29, #-96]
  40b008:	stur	x0, [x29, #-8]
  40b00c:	stur	w1, [x29, #-12]
  40b010:	mov	w8, wzr
  40b014:	stur	w8, [x29, #-16]
  40b018:	ldurb	w8, [x29, #-12]
  40b01c:	tbz	w8, #6, 40b0c8 <__fxstatat@plt+0x95e8>
  40b020:	b	40b024 <__fxstatat@plt+0x9544>
  40b024:	mov	w8, #0xffffff80            	// #-128
  40b028:	stur	w8, [x29, #-20]
  40b02c:	mov	w8, #0xffffffd0            	// #-48
  40b030:	stur	w8, [x29, #-24]
  40b034:	add	x9, x29, #0x20
  40b038:	stur	x9, [x29, #-48]
  40b03c:	add	x9, sp, #0x20
  40b040:	add	x9, x9, #0x80
  40b044:	stur	x9, [x29, #-32]
  40b048:	sub	x9, x29, #0x60
  40b04c:	add	x9, x9, #0x30
  40b050:	stur	x9, [x29, #-40]
  40b054:	sub	x9, x29, #0x30
  40b058:	add	x9, x9, #0x18
  40b05c:	ldur	w8, [x29, #-24]
  40b060:	mov	w10, w8
  40b064:	str	x9, [sp, #24]
  40b068:	str	w10, [sp, #20]
  40b06c:	tbz	w8, #31, 40b0a4 <__fxstatat@plt+0x95c4>
  40b070:	b	40b074 <__fxstatat@plt+0x9594>
  40b074:	ldr	w8, [sp, #20]
  40b078:	add	w9, w8, #0x8
  40b07c:	ldr	x10, [sp, #24]
  40b080:	str	w9, [x10]
  40b084:	subs	w9, w9, #0x0
  40b088:	b.gt	40b0a4 <__fxstatat@plt+0x95c4>
  40b08c:	b	40b090 <__fxstatat@plt+0x95b0>
  40b090:	ldur	x8, [x29, #-40]
  40b094:	ldr	w9, [sp, #20]
  40b098:	add	x8, x8, w9, sxtw
  40b09c:	str	x8, [sp, #8]
  40b0a0:	b	40b0b8 <__fxstatat@plt+0x95d8>
  40b0a4:	ldur	x8, [x29, #-48]
  40b0a8:	add	x9, x8, #0x8
  40b0ac:	stur	x9, [x29, #-48]
  40b0b0:	str	x8, [sp, #8]
  40b0b4:	b	40b0b8 <__fxstatat@plt+0x95d8>
  40b0b8:	ldr	x8, [sp, #8]
  40b0bc:	ldr	w9, [x8]
  40b0c0:	stur	w9, [x29, #-16]
  40b0c4:	b	40b0c8 <__fxstatat@plt+0x95e8>
  40b0c8:	ldur	x0, [x29, #-8]
  40b0cc:	ldur	w1, [x29, #-12]
  40b0d0:	ldur	w2, [x29, #-16]
  40b0d4:	bl	401800 <open@plt>
  40b0d8:	bl	40d190 <__fxstatat@plt+0xb6b0>
  40b0dc:	ldr	x28, [sp, #272]
  40b0e0:	ldp	x29, x30, [sp, #256]
  40b0e4:	add	sp, sp, #0x120
  40b0e8:	ret
  40b0ec:	sub	sp, sp, #0x20
  40b0f0:	stp	x29, x30, [sp, #16]
  40b0f4:	add	x29, sp, #0x10
  40b0f8:	mov	w8, #0x1                   	// #1
  40b0fc:	mov	x9, xzr
  40b100:	stur	w0, [x29, #-4]
  40b104:	sturb	w8, [x29, #-5]
  40b108:	ldur	w0, [x29, #-4]
  40b10c:	mov	x1, x9
  40b110:	bl	401ad0 <setlocale@plt>
  40b114:	str	x0, [sp]
  40b118:	ldr	x9, [sp]
  40b11c:	cbz	x9, 40b150 <__fxstatat@plt+0x9670>
  40b120:	ldr	x0, [sp]
  40b124:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  40b128:	add	x1, x1, #0xfb8
  40b12c:	bl	401940 <strcmp@plt>
  40b130:	cbz	w0, 40b148 <__fxstatat@plt+0x9668>
  40b134:	ldr	x0, [sp]
  40b138:	adrp	x1, 40f000 <__fxstatat@plt+0xd520>
  40b13c:	add	x1, x1, #0xfba
  40b140:	bl	401940 <strcmp@plt>
  40b144:	cbnz	w0, 40b150 <__fxstatat@plt+0x9670>
  40b148:	mov	w8, #0x0                   	// #0
  40b14c:	sturb	w8, [x29, #-5]
  40b150:	ldurb	w8, [x29, #-5]
  40b154:	and	w0, w8, #0x1
  40b158:	ldp	x29, x30, [sp, #16]
  40b15c:	add	sp, sp, #0x20
  40b160:	ret
  40b164:	sub	sp, sp, #0x10
  40b168:	str	x0, [sp, #8]
  40b16c:	ldr	x8, [sp, #8]
  40b170:	ldr	x0, [x8, #16]
  40b174:	add	sp, sp, #0x10
  40b178:	ret
  40b17c:	sub	sp, sp, #0x10
  40b180:	str	x0, [sp, #8]
  40b184:	ldr	x8, [sp, #8]
  40b188:	ldr	x0, [x8, #24]
  40b18c:	add	sp, sp, #0x10
  40b190:	ret
  40b194:	sub	sp, sp, #0x10
  40b198:	str	x0, [sp, #8]
  40b19c:	ldr	x8, [sp, #8]
  40b1a0:	ldr	x0, [x8, #32]
  40b1a4:	add	sp, sp, #0x10
  40b1a8:	ret
  40b1ac:	sub	sp, sp, #0x30
  40b1b0:	str	x0, [sp, #40]
  40b1b4:	str	xzr, [sp, #24]
  40b1b8:	ldr	x8, [sp, #40]
  40b1bc:	ldr	x8, [x8]
  40b1c0:	str	x8, [sp, #32]
  40b1c4:	ldr	x8, [sp, #32]
  40b1c8:	ldr	x9, [sp, #40]
  40b1cc:	ldr	x9, [x9, #8]
  40b1d0:	cmp	x8, x9
  40b1d4:	b.cs	40b240 <__fxstatat@plt+0x9760>  // b.hs, b.nlast
  40b1d8:	ldr	x8, [sp, #32]
  40b1dc:	ldr	x8, [x8]
  40b1e0:	cbz	x8, 40b230 <__fxstatat@plt+0x9750>
  40b1e4:	ldr	x8, [sp, #32]
  40b1e8:	str	x8, [sp, #16]
  40b1ec:	mov	x8, #0x1                   	// #1
  40b1f0:	str	x8, [sp, #8]
  40b1f4:	ldr	x8, [sp, #16]
  40b1f8:	ldr	x8, [x8, #8]
  40b1fc:	str	x8, [sp, #16]
  40b200:	ldr	x8, [sp, #16]
  40b204:	cbz	x8, 40b218 <__fxstatat@plt+0x9738>
  40b208:	ldr	x8, [sp, #8]
  40b20c:	add	x8, x8, #0x1
  40b210:	str	x8, [sp, #8]
  40b214:	b	40b1f4 <__fxstatat@plt+0x9714>
  40b218:	ldr	x8, [sp, #8]
  40b21c:	ldr	x9, [sp, #24]
  40b220:	cmp	x8, x9
  40b224:	b.ls	40b230 <__fxstatat@plt+0x9750>  // b.plast
  40b228:	ldr	x8, [sp, #8]
  40b22c:	str	x8, [sp, #24]
  40b230:	ldr	x8, [sp, #32]
  40b234:	add	x8, x8, #0x10
  40b238:	str	x8, [sp, #32]
  40b23c:	b	40b1c4 <__fxstatat@plt+0x96e4>
  40b240:	ldr	x0, [sp, #24]
  40b244:	add	sp, sp, #0x30
  40b248:	ret
  40b24c:	sub	sp, sp, #0x30
  40b250:	str	x0, [sp, #32]
  40b254:	str	xzr, [sp, #16]
  40b258:	str	xzr, [sp, #8]
  40b25c:	ldr	x8, [sp, #32]
  40b260:	ldr	x8, [x8]
  40b264:	str	x8, [sp, #24]
  40b268:	ldr	x8, [sp, #24]
  40b26c:	ldr	x9, [sp, #32]
  40b270:	ldr	x9, [x9, #8]
  40b274:	cmp	x8, x9
  40b278:	b.cs	40b2dc <__fxstatat@plt+0x97fc>  // b.hs, b.nlast
  40b27c:	ldr	x8, [sp, #24]
  40b280:	ldr	x8, [x8]
  40b284:	cbz	x8, 40b2cc <__fxstatat@plt+0x97ec>
  40b288:	ldr	x8, [sp, #24]
  40b28c:	str	x8, [sp]
  40b290:	ldr	x8, [sp, #16]
  40b294:	add	x8, x8, #0x1
  40b298:	str	x8, [sp, #16]
  40b29c:	ldr	x8, [sp, #8]
  40b2a0:	add	x8, x8, #0x1
  40b2a4:	str	x8, [sp, #8]
  40b2a8:	ldr	x8, [sp]
  40b2ac:	ldr	x8, [x8, #8]
  40b2b0:	str	x8, [sp]
  40b2b4:	ldr	x8, [sp]
  40b2b8:	cbz	x8, 40b2cc <__fxstatat@plt+0x97ec>
  40b2bc:	ldr	x8, [sp, #8]
  40b2c0:	add	x8, x8, #0x1
  40b2c4:	str	x8, [sp, #8]
  40b2c8:	b	40b2a8 <__fxstatat@plt+0x97c8>
  40b2cc:	ldr	x8, [sp, #24]
  40b2d0:	add	x8, x8, #0x10
  40b2d4:	str	x8, [sp, #24]
  40b2d8:	b	40b268 <__fxstatat@plt+0x9788>
  40b2dc:	ldr	x8, [sp, #16]
  40b2e0:	ldr	x9, [sp, #32]
  40b2e4:	ldr	x9, [x9, #24]
  40b2e8:	cmp	x8, x9
  40b2ec:	b.ne	40b314 <__fxstatat@plt+0x9834>  // b.any
  40b2f0:	ldr	x8, [sp, #8]
  40b2f4:	ldr	x9, [sp, #32]
  40b2f8:	ldr	x9, [x9, #32]
  40b2fc:	cmp	x8, x9
  40b300:	b.ne	40b314 <__fxstatat@plt+0x9834>  // b.any
  40b304:	mov	w8, #0x1                   	// #1
  40b308:	and	w8, w8, #0x1
  40b30c:	strb	w8, [sp, #47]
  40b310:	b	40b320 <__fxstatat@plt+0x9840>
  40b314:	mov	w8, wzr
  40b318:	and	w8, w8, #0x1
  40b31c:	strb	w8, [sp, #47]
  40b320:	ldrb	w8, [sp, #47]
  40b324:	and	w0, w8, #0x1
  40b328:	add	sp, sp, #0x30
  40b32c:	ret
  40b330:	sub	sp, sp, #0x70
  40b334:	stp	x29, x30, [sp, #96]
  40b338:	add	x29, sp, #0x60
  40b33c:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  40b340:	add	x8, x8, #0xfc0
  40b344:	adrp	x9, 40f000 <__fxstatat@plt+0xd520>
  40b348:	add	x9, x9, #0xfd8
  40b34c:	mov	x10, #0x4059000000000000    	// #4636737291354636288
  40b350:	fmov	d0, x10
  40b354:	adrp	x10, 40f000 <__fxstatat@plt+0xd520>
  40b358:	add	x10, x10, #0xff0
  40b35c:	adrp	x11, 410000 <__fxstatat@plt+0xe520>
  40b360:	add	x11, x11, #0x11
  40b364:	stur	x0, [x29, #-8]
  40b368:	stur	x1, [x29, #-16]
  40b36c:	ldur	x0, [x29, #-8]
  40b370:	str	x8, [sp, #40]
  40b374:	str	x9, [sp, #32]
  40b378:	str	d0, [sp, #24]
  40b37c:	str	x10, [sp, #16]
  40b380:	str	x11, [sp, #8]
  40b384:	bl	40b194 <__fxstatat@plt+0x96b4>
  40b388:	stur	x0, [x29, #-24]
  40b38c:	ldur	x0, [x29, #-8]
  40b390:	bl	40b164 <__fxstatat@plt+0x9684>
  40b394:	stur	x0, [x29, #-32]
  40b398:	ldur	x0, [x29, #-8]
  40b39c:	bl	40b17c <__fxstatat@plt+0x969c>
  40b3a0:	stur	x0, [x29, #-40]
  40b3a4:	ldur	x0, [x29, #-8]
  40b3a8:	bl	40b1ac <__fxstatat@plt+0x96cc>
  40b3ac:	str	x0, [sp, #48]
  40b3b0:	ldur	x0, [x29, #-16]
  40b3b4:	ldur	x2, [x29, #-24]
  40b3b8:	ldr	x1, [sp, #40]
  40b3bc:	bl	401ac0 <fprintf@plt>
  40b3c0:	ldur	x8, [x29, #-16]
  40b3c4:	ldur	x2, [x29, #-32]
  40b3c8:	mov	x0, x8
  40b3cc:	ldr	x1, [sp, #32]
  40b3d0:	bl	401ac0 <fprintf@plt>
  40b3d4:	ldur	x8, [x29, #-16]
  40b3d8:	ldur	x2, [x29, #-40]
  40b3dc:	ldur	x9, [x29, #-40]
  40b3e0:	ucvtf	d0, x9
  40b3e4:	ldr	d1, [sp, #24]
  40b3e8:	fmul	d0, d1, d0
  40b3ec:	ldur	x9, [x29, #-32]
  40b3f0:	ucvtf	d2, x9
  40b3f4:	fdiv	d0, d0, d2
  40b3f8:	mov	x0, x8
  40b3fc:	ldr	x1, [sp, #16]
  40b400:	bl	401ac0 <fprintf@plt>
  40b404:	ldur	x8, [x29, #-16]
  40b408:	ldr	x2, [sp, #48]
  40b40c:	mov	x0, x8
  40b410:	ldr	x1, [sp, #8]
  40b414:	bl	401ac0 <fprintf@plt>
  40b418:	ldp	x29, x30, [sp, #96]
  40b41c:	add	sp, sp, #0x70
  40b420:	ret
  40b424:	sub	sp, sp, #0x40
  40b428:	stp	x29, x30, [sp, #48]
  40b42c:	add	x29, sp, #0x30
  40b430:	stur	x0, [x29, #-16]
  40b434:	str	x1, [sp, #24]
  40b438:	ldur	x0, [x29, #-16]
  40b43c:	ldr	x1, [sp, #24]
  40b440:	bl	40b4dc <__fxstatat@plt+0x99fc>
  40b444:	str	x0, [sp, #16]
  40b448:	ldr	x8, [sp, #16]
  40b44c:	ldr	x8, [x8]
  40b450:	cbnz	x8, 40b460 <__fxstatat@plt+0x9980>
  40b454:	mov	x8, xzr
  40b458:	stur	x8, [x29, #-8]
  40b45c:	b	40b4cc <__fxstatat@plt+0x99ec>
  40b460:	ldr	x8, [sp, #16]
  40b464:	str	x8, [sp, #8]
  40b468:	ldr	x8, [sp, #8]
  40b46c:	cbz	x8, 40b4c4 <__fxstatat@plt+0x99e4>
  40b470:	ldr	x8, [sp, #24]
  40b474:	ldr	x9, [sp, #8]
  40b478:	ldr	x9, [x9]
  40b47c:	cmp	x8, x9
  40b480:	b.eq	40b4a4 <__fxstatat@plt+0x99c4>  // b.none
  40b484:	ldur	x8, [x29, #-16]
  40b488:	ldr	x8, [x8, #56]
  40b48c:	ldr	x0, [sp, #24]
  40b490:	ldr	x9, [sp, #8]
  40b494:	ldr	x1, [x9]
  40b498:	blr	x8
  40b49c:	tbnz	w0, #0, 40b4a4 <__fxstatat@plt+0x99c4>
  40b4a0:	b	40b4b4 <__fxstatat@plt+0x99d4>
  40b4a4:	ldr	x8, [sp, #8]
  40b4a8:	ldr	x8, [x8]
  40b4ac:	stur	x8, [x29, #-8]
  40b4b0:	b	40b4cc <__fxstatat@plt+0x99ec>
  40b4b4:	ldr	x8, [sp, #8]
  40b4b8:	ldr	x8, [x8, #8]
  40b4bc:	str	x8, [sp, #8]
  40b4c0:	b	40b468 <__fxstatat@plt+0x9988>
  40b4c4:	mov	x8, xzr
  40b4c8:	stur	x8, [x29, #-8]
  40b4cc:	ldur	x0, [x29, #-8]
  40b4d0:	ldp	x29, x30, [sp, #48]
  40b4d4:	add	sp, sp, #0x40
  40b4d8:	ret
  40b4dc:	sub	sp, sp, #0x30
  40b4e0:	stp	x29, x30, [sp, #32]
  40b4e4:	add	x29, sp, #0x20
  40b4e8:	stur	x0, [x29, #-8]
  40b4ec:	str	x1, [sp, #16]
  40b4f0:	ldur	x8, [x29, #-8]
  40b4f4:	ldr	x8, [x8, #48]
  40b4f8:	ldr	x0, [sp, #16]
  40b4fc:	ldur	x9, [x29, #-8]
  40b500:	ldr	x1, [x9, #16]
  40b504:	blr	x8
  40b508:	str	x0, [sp, #8]
  40b50c:	ldr	x8, [sp, #8]
  40b510:	ldur	x9, [x29, #-8]
  40b514:	ldr	x9, [x9, #16]
  40b518:	cmp	x8, x9
  40b51c:	b.cc	40b524 <__fxstatat@plt+0x9a44>  // b.lo, b.ul, b.last
  40b520:	bl	4018e0 <abort@plt>
  40b524:	ldur	x8, [x29, #-8]
  40b528:	ldr	x8, [x8]
  40b52c:	ldr	x9, [sp, #8]
  40b530:	mov	x10, #0x10                  	// #16
  40b534:	mul	x9, x10, x9
  40b538:	add	x0, x8, x9
  40b53c:	ldp	x29, x30, [sp, #32]
  40b540:	add	sp, sp, #0x30
  40b544:	ret
  40b548:	sub	sp, sp, #0x30
  40b54c:	stp	x29, x30, [sp, #32]
  40b550:	add	x29, sp, #0x20
  40b554:	str	x0, [sp, #16]
  40b558:	ldr	x8, [sp, #16]
  40b55c:	ldr	x8, [x8, #32]
  40b560:	cbnz	x8, 40b570 <__fxstatat@plt+0x9a90>
  40b564:	mov	x8, xzr
  40b568:	stur	x8, [x29, #-8]
  40b56c:	b	40b5c0 <__fxstatat@plt+0x9ae0>
  40b570:	ldr	x8, [sp, #16]
  40b574:	ldr	x8, [x8]
  40b578:	str	x8, [sp, #8]
  40b57c:	ldr	x8, [sp, #8]
  40b580:	ldr	x9, [sp, #16]
  40b584:	ldr	x9, [x9, #8]
  40b588:	cmp	x8, x9
  40b58c:	b.cc	40b594 <__fxstatat@plt+0x9ab4>  // b.lo, b.ul, b.last
  40b590:	bl	4018e0 <abort@plt>
  40b594:	ldr	x8, [sp, #8]
  40b598:	ldr	x8, [x8]
  40b59c:	cbz	x8, 40b5b0 <__fxstatat@plt+0x9ad0>
  40b5a0:	ldr	x8, [sp, #8]
  40b5a4:	ldr	x8, [x8]
  40b5a8:	stur	x8, [x29, #-8]
  40b5ac:	b	40b5c0 <__fxstatat@plt+0x9ae0>
  40b5b0:	ldr	x8, [sp, #8]
  40b5b4:	add	x8, x8, #0x10
  40b5b8:	str	x8, [sp, #8]
  40b5bc:	b	40b57c <__fxstatat@plt+0x9a9c>
  40b5c0:	ldur	x0, [x29, #-8]
  40b5c4:	ldp	x29, x30, [sp, #32]
  40b5c8:	add	sp, sp, #0x30
  40b5cc:	ret
  40b5d0:	sub	sp, sp, #0x40
  40b5d4:	stp	x29, x30, [sp, #48]
  40b5d8:	add	x29, sp, #0x30
  40b5dc:	stur	x0, [x29, #-16]
  40b5e0:	str	x1, [sp, #24]
  40b5e4:	ldur	x0, [x29, #-16]
  40b5e8:	ldr	x1, [sp, #24]
  40b5ec:	bl	40b4dc <__fxstatat@plt+0x99fc>
  40b5f0:	str	x0, [sp, #16]
  40b5f4:	ldr	x8, [sp, #16]
  40b5f8:	str	x8, [sp, #8]
  40b5fc:	ldr	x8, [sp, #8]
  40b600:	ldr	x8, [x8]
  40b604:	ldr	x9, [sp, #24]
  40b608:	cmp	x8, x9
  40b60c:	b.ne	40b630 <__fxstatat@plt+0x9b50>  // b.any
  40b610:	ldr	x8, [sp, #8]
  40b614:	ldr	x8, [x8, #8]
  40b618:	cbz	x8, 40b630 <__fxstatat@plt+0x9b50>
  40b61c:	ldr	x8, [sp, #8]
  40b620:	ldr	x8, [x8, #8]
  40b624:	ldr	x8, [x8]
  40b628:	stur	x8, [x29, #-8]
  40b62c:	b	40b688 <__fxstatat@plt+0x9ba8>
  40b630:	ldr	x8, [sp, #8]
  40b634:	ldr	x8, [x8, #8]
  40b638:	str	x8, [sp, #8]
  40b63c:	ldr	x8, [sp, #8]
  40b640:	cbnz	x8, 40b5fc <__fxstatat@plt+0x9b1c>
  40b644:	ldr	x8, [sp, #16]
  40b648:	add	x8, x8, #0x10
  40b64c:	str	x8, [sp, #16]
  40b650:	ldur	x9, [x29, #-16]
  40b654:	ldr	x9, [x9, #8]
  40b658:	cmp	x8, x9
  40b65c:	b.cs	40b680 <__fxstatat@plt+0x9ba0>  // b.hs, b.nlast
  40b660:	ldr	x8, [sp, #16]
  40b664:	ldr	x8, [x8]
  40b668:	cbz	x8, 40b67c <__fxstatat@plt+0x9b9c>
  40b66c:	ldr	x8, [sp, #16]
  40b670:	ldr	x8, [x8]
  40b674:	stur	x8, [x29, #-8]
  40b678:	b	40b688 <__fxstatat@plt+0x9ba8>
  40b67c:	b	40b644 <__fxstatat@plt+0x9b64>
  40b680:	mov	x8, xzr
  40b684:	stur	x8, [x29, #-8]
  40b688:	ldur	x0, [x29, #-8]
  40b68c:	ldp	x29, x30, [sp, #48]
  40b690:	add	sp, sp, #0x40
  40b694:	ret
  40b698:	sub	sp, sp, #0x40
  40b69c:	str	x0, [sp, #48]
  40b6a0:	str	x1, [sp, #40]
  40b6a4:	str	x2, [sp, #32]
  40b6a8:	str	xzr, [sp, #24]
  40b6ac:	ldr	x8, [sp, #48]
  40b6b0:	ldr	x8, [x8]
  40b6b4:	str	x8, [sp, #16]
  40b6b8:	ldr	x8, [sp, #16]
  40b6bc:	ldr	x9, [sp, #48]
  40b6c0:	ldr	x9, [x9, #8]
  40b6c4:	cmp	x8, x9
  40b6c8:	b.cs	40b74c <__fxstatat@plt+0x9c6c>  // b.hs, b.nlast
  40b6cc:	ldr	x8, [sp, #16]
  40b6d0:	ldr	x8, [x8]
  40b6d4:	cbz	x8, 40b73c <__fxstatat@plt+0x9c5c>
  40b6d8:	ldr	x8, [sp, #16]
  40b6dc:	str	x8, [sp, #8]
  40b6e0:	ldr	x8, [sp, #8]
  40b6e4:	cbz	x8, 40b73c <__fxstatat@plt+0x9c5c>
  40b6e8:	ldr	x8, [sp, #24]
  40b6ec:	ldr	x9, [sp, #32]
  40b6f0:	cmp	x8, x9
  40b6f4:	b.cc	40b704 <__fxstatat@plt+0x9c24>  // b.lo, b.ul, b.last
  40b6f8:	ldr	x8, [sp, #24]
  40b6fc:	str	x8, [sp, #56]
  40b700:	b	40b754 <__fxstatat@plt+0x9c74>
  40b704:	ldr	x8, [sp, #8]
  40b708:	ldr	x8, [x8]
  40b70c:	ldr	x9, [sp, #40]
  40b710:	ldr	x10, [sp, #24]
  40b714:	add	x11, x10, #0x1
  40b718:	str	x11, [sp, #24]
  40b71c:	mov	x11, #0x8                   	// #8
  40b720:	mul	x10, x11, x10
  40b724:	add	x9, x9, x10
  40b728:	str	x8, [x9]
  40b72c:	ldr	x8, [sp, #8]
  40b730:	ldr	x8, [x8, #8]
  40b734:	str	x8, [sp, #8]
  40b738:	b	40b6e0 <__fxstatat@plt+0x9c00>
  40b73c:	ldr	x8, [sp, #16]
  40b740:	add	x8, x8, #0x10
  40b744:	str	x8, [sp, #16]
  40b748:	b	40b6b8 <__fxstatat@plt+0x9bd8>
  40b74c:	ldr	x8, [sp, #24]
  40b750:	str	x8, [sp, #56]
  40b754:	ldr	x0, [sp, #56]
  40b758:	add	sp, sp, #0x40
  40b75c:	ret
  40b760:	sub	sp, sp, #0x50
  40b764:	stp	x29, x30, [sp, #64]
  40b768:	add	x29, sp, #0x40
  40b76c:	stur	x0, [x29, #-16]
  40b770:	stur	x1, [x29, #-24]
  40b774:	str	x2, [sp, #32]
  40b778:	str	xzr, [sp, #24]
  40b77c:	ldur	x8, [x29, #-16]
  40b780:	ldr	x8, [x8]
  40b784:	str	x8, [sp, #16]
  40b788:	ldr	x8, [sp, #16]
  40b78c:	ldur	x9, [x29, #-16]
  40b790:	ldr	x9, [x9, #8]
  40b794:	cmp	x8, x9
  40b798:	b.cs	40b808 <__fxstatat@plt+0x9d28>  // b.hs, b.nlast
  40b79c:	ldr	x8, [sp, #16]
  40b7a0:	ldr	x8, [x8]
  40b7a4:	cbz	x8, 40b7f8 <__fxstatat@plt+0x9d18>
  40b7a8:	ldr	x8, [sp, #16]
  40b7ac:	str	x8, [sp, #8]
  40b7b0:	ldr	x8, [sp, #8]
  40b7b4:	cbz	x8, 40b7f8 <__fxstatat@plt+0x9d18>
  40b7b8:	ldur	x8, [x29, #-24]
  40b7bc:	ldr	x9, [sp, #8]
  40b7c0:	ldr	x0, [x9]
  40b7c4:	ldr	x1, [sp, #32]
  40b7c8:	blr	x8
  40b7cc:	tbnz	w0, #0, 40b7dc <__fxstatat@plt+0x9cfc>
  40b7d0:	ldr	x8, [sp, #24]
  40b7d4:	stur	x8, [x29, #-8]
  40b7d8:	b	40b810 <__fxstatat@plt+0x9d30>
  40b7dc:	ldr	x8, [sp, #24]
  40b7e0:	add	x8, x8, #0x1
  40b7e4:	str	x8, [sp, #24]
  40b7e8:	ldr	x8, [sp, #8]
  40b7ec:	ldr	x8, [x8, #8]
  40b7f0:	str	x8, [sp, #8]
  40b7f4:	b	40b7b0 <__fxstatat@plt+0x9cd0>
  40b7f8:	ldr	x8, [sp, #16]
  40b7fc:	add	x8, x8, #0x10
  40b800:	str	x8, [sp, #16]
  40b804:	b	40b788 <__fxstatat@plt+0x9ca8>
  40b808:	ldr	x8, [sp, #24]
  40b80c:	stur	x8, [x29, #-8]
  40b810:	ldur	x0, [x29, #-8]
  40b814:	ldp	x29, x30, [sp, #64]
  40b818:	add	sp, sp, #0x50
  40b81c:	ret
  40b820:	sub	sp, sp, #0x20
  40b824:	str	x0, [sp, #24]
  40b828:	str	x1, [sp, #16]
  40b82c:	str	xzr, [sp, #8]
  40b830:	ldr	x8, [sp, #24]
  40b834:	ldrb	w9, [x8]
  40b838:	strb	w9, [sp, #7]
  40b83c:	cbz	w9, 40b87c <__fxstatat@plt+0x9d9c>
  40b840:	ldr	x8, [sp, #8]
  40b844:	mov	x9, #0x1f                  	// #31
  40b848:	mul	x8, x8, x9
  40b84c:	ldrb	w10, [sp, #7]
  40b850:	mov	w9, w10
  40b854:	add	x8, x8, x9
  40b858:	ldr	x9, [sp, #16]
  40b85c:	udiv	x11, x8, x9
  40b860:	mul	x9, x11, x9
  40b864:	subs	x8, x8, x9
  40b868:	str	x8, [sp, #8]
  40b86c:	ldr	x8, [sp, #24]
  40b870:	add	x8, x8, #0x1
  40b874:	str	x8, [sp, #24]
  40b878:	b	40b830 <__fxstatat@plt+0x9d50>
  40b87c:	ldr	x0, [sp, #8]
  40b880:	add	sp, sp, #0x20
  40b884:	ret
  40b888:	sub	sp, sp, #0x10
  40b88c:	adrp	x8, 410000 <__fxstatat@plt+0xe520>
  40b890:	add	x8, x8, #0x2c
  40b894:	str	x0, [sp, #8]
  40b898:	ldr	x9, [sp, #8]
  40b89c:	ldr	q0, [x8]
  40b8a0:	str	q0, [x9]
  40b8a4:	ldr	w10, [x8, #16]
  40b8a8:	str	w10, [x9, #16]
  40b8ac:	add	sp, sp, #0x10
  40b8b0:	ret
  40b8b4:	sub	sp, sp, #0x50
  40b8b8:	stp	x29, x30, [sp, #64]
  40b8bc:	add	x29, sp, #0x40
  40b8c0:	stur	x0, [x29, #-16]
  40b8c4:	stur	x1, [x29, #-24]
  40b8c8:	str	x2, [sp, #32]
  40b8cc:	str	x3, [sp, #24]
  40b8d0:	str	x4, [sp, #16]
  40b8d4:	ldr	x8, [sp, #32]
  40b8d8:	cbnz	x8, 40b8e8 <__fxstatat@plt+0x9e08>
  40b8dc:	adrp	x8, 40b000 <__fxstatat@plt+0x9520>
  40b8e0:	add	x8, x8, #0xa28
  40b8e4:	str	x8, [sp, #32]
  40b8e8:	ldr	x8, [sp, #24]
  40b8ec:	cbnz	x8, 40b8fc <__fxstatat@plt+0x9e1c>
  40b8f0:	adrp	x8, 40b000 <__fxstatat@plt+0x9520>
  40b8f4:	add	x8, x8, #0xa70
  40b8f8:	str	x8, [sp, #24]
  40b8fc:	mov	x0, #0x50                  	// #80
  40b900:	bl	4017f0 <malloc@plt>
  40b904:	str	x0, [sp, #8]
  40b908:	ldr	x8, [sp, #8]
  40b90c:	cbnz	x8, 40b91c <__fxstatat@plt+0x9e3c>
  40b910:	mov	x8, xzr
  40b914:	stur	x8, [x29, #-8]
  40b918:	b	40ba18 <__fxstatat@plt+0x9f38>
  40b91c:	ldur	x8, [x29, #-24]
  40b920:	cbnz	x8, 40b930 <__fxstatat@plt+0x9e50>
  40b924:	adrp	x8, 410000 <__fxstatat@plt+0xe520>
  40b928:	add	x8, x8, #0x2c
  40b92c:	stur	x8, [x29, #-24]
  40b930:	ldur	x8, [x29, #-24]
  40b934:	ldr	x9, [sp, #8]
  40b938:	str	x8, [x9, #40]
  40b93c:	ldr	x0, [sp, #8]
  40b940:	bl	40ba98 <__fxstatat@plt+0x9fb8>
  40b944:	tbnz	w0, #0, 40b94c <__fxstatat@plt+0x9e6c>
  40b948:	b	40ba08 <__fxstatat@plt+0x9f28>
  40b94c:	ldur	x0, [x29, #-16]
  40b950:	ldur	x1, [x29, #-24]
  40b954:	bl	40bc08 <__fxstatat@plt+0xa128>
  40b958:	ldr	x8, [sp, #8]
  40b95c:	str	x0, [x8, #16]
  40b960:	ldr	x8, [sp, #8]
  40b964:	ldr	x8, [x8, #16]
  40b968:	cbnz	x8, 40b970 <__fxstatat@plt+0x9e90>
  40b96c:	b	40ba08 <__fxstatat@plt+0x9f28>
  40b970:	ldr	x8, [sp, #8]
  40b974:	ldr	x0, [x8, #16]
  40b978:	mov	x1, #0x10                  	// #16
  40b97c:	bl	401860 <calloc@plt>
  40b980:	ldr	x8, [sp, #8]
  40b984:	str	x0, [x8]
  40b988:	ldr	x8, [sp, #8]
  40b98c:	ldr	x8, [x8]
  40b990:	cbnz	x8, 40b998 <__fxstatat@plt+0x9eb8>
  40b994:	b	40ba08 <__fxstatat@plt+0x9f28>
  40b998:	ldr	x8, [sp, #8]
  40b99c:	ldr	x8, [x8]
  40b9a0:	ldr	x9, [sp, #8]
  40b9a4:	mov	x10, #0x10                  	// #16
  40b9a8:	ldr	x9, [x9, #16]
  40b9ac:	mul	x9, x10, x9
  40b9b0:	add	x8, x8, x9
  40b9b4:	ldr	x9, [sp, #8]
  40b9b8:	str	x8, [x9, #8]
  40b9bc:	ldr	x8, [sp, #8]
  40b9c0:	mov	x9, xzr
  40b9c4:	str	xzr, [x8, #24]
  40b9c8:	ldr	x8, [sp, #8]
  40b9cc:	str	xzr, [x8, #32]
  40b9d0:	ldr	x8, [sp, #32]
  40b9d4:	ldr	x10, [sp, #8]
  40b9d8:	str	x8, [x10, #48]
  40b9dc:	ldr	x8, [sp, #24]
  40b9e0:	ldr	x10, [sp, #8]
  40b9e4:	str	x8, [x10, #56]
  40b9e8:	ldr	x8, [sp, #16]
  40b9ec:	ldr	x10, [sp, #8]
  40b9f0:	str	x8, [x10, #64]
  40b9f4:	ldr	x8, [sp, #8]
  40b9f8:	str	x9, [x8, #72]
  40b9fc:	ldr	x8, [sp, #8]
  40ba00:	stur	x8, [x29, #-8]
  40ba04:	b	40ba18 <__fxstatat@plt+0x9f38>
  40ba08:	ldr	x0, [sp, #8]
  40ba0c:	bl	401980 <free@plt>
  40ba10:	mov	x8, xzr
  40ba14:	stur	x8, [x29, #-8]
  40ba18:	ldur	x0, [x29, #-8]
  40ba1c:	ldp	x29, x30, [sp, #64]
  40ba20:	add	sp, sp, #0x50
  40ba24:	ret
  40ba28:	sub	sp, sp, #0x30
  40ba2c:	stp	x29, x30, [sp, #32]
  40ba30:	add	x29, sp, #0x20
  40ba34:	mov	w8, #0x3                   	// #3
  40ba38:	stur	x0, [x29, #-8]
  40ba3c:	str	x1, [sp, #16]
  40ba40:	ldur	x0, [x29, #-8]
  40ba44:	mov	w1, w8
  40ba48:	bl	40e150 <__fxstatat@plt+0xc670>
  40ba4c:	str	x0, [sp, #8]
  40ba50:	ldr	x9, [sp, #8]
  40ba54:	ldr	x10, [sp, #16]
  40ba58:	udiv	x11, x9, x10
  40ba5c:	mul	x10, x11, x10
  40ba60:	subs	x0, x9, x10
  40ba64:	ldp	x29, x30, [sp, #32]
  40ba68:	add	sp, sp, #0x30
  40ba6c:	ret
  40ba70:	sub	sp, sp, #0x10
  40ba74:	str	x0, [sp, #8]
  40ba78:	str	x1, [sp]
  40ba7c:	ldr	x8, [sp, #8]
  40ba80:	ldr	x9, [sp]
  40ba84:	cmp	x8, x9
  40ba88:	cset	w10, eq  // eq = none
  40ba8c:	and	w0, w10, #0x1
  40ba90:	add	sp, sp, #0x10
  40ba94:	ret
  40ba98:	sub	sp, sp, #0x20
  40ba9c:	adrp	x8, 410000 <__fxstatat@plt+0xe520>
  40baa0:	add	x8, x8, #0x2c
  40baa4:	str	x0, [sp, #16]
  40baa8:	ldr	x9, [sp, #16]
  40baac:	ldr	x9, [x9, #40]
  40bab0:	str	x9, [sp, #8]
  40bab4:	ldr	x9, [sp, #8]
  40bab8:	cmp	x9, x8
  40babc:	b.ne	40bad0 <__fxstatat@plt+0x9ff0>  // b.any
  40bac0:	mov	w8, #0x1                   	// #1
  40bac4:	and	w8, w8, #0x1
  40bac8:	strb	w8, [sp, #31]
  40bacc:	b	40bbf8 <__fxstatat@plt+0xa118>
  40bad0:	mov	w8, #0xcccd                	// #52429
  40bad4:	movk	w8, #0x3dcc, lsl #16
  40bad8:	fmov	s0, w8
  40badc:	str	s0, [sp, #4]
  40bae0:	ldr	s0, [sp, #4]
  40bae4:	ldr	x9, [sp, #8]
  40bae8:	ldr	s1, [x9, #8]
  40baec:	fcmp	s0, s1
  40baf0:	cset	w8, mi  // mi = first
  40baf4:	tbnz	w8, #0, 40bafc <__fxstatat@plt+0xa01c>
  40baf8:	b	40bbdc <__fxstatat@plt+0xa0fc>
  40bafc:	ldr	x8, [sp, #8]
  40bb00:	ldr	s0, [x8, #8]
  40bb04:	ldr	s1, [sp, #4]
  40bb08:	fmov	s2, #1.000000000000000000e+00
  40bb0c:	fsub	s1, s2, s1
  40bb10:	fcmp	s0, s1
  40bb14:	cset	w9, mi  // mi = first
  40bb18:	tbnz	w9, #0, 40bb20 <__fxstatat@plt+0xa040>
  40bb1c:	b	40bbdc <__fxstatat@plt+0xa0fc>
  40bb20:	ldr	s0, [sp, #4]
  40bb24:	fmov	s1, #1.000000000000000000e+00
  40bb28:	fadd	s0, s1, s0
  40bb2c:	ldr	x8, [sp, #8]
  40bb30:	ldr	s1, [x8, #12]
  40bb34:	fcmp	s0, s1
  40bb38:	cset	w9, mi  // mi = first
  40bb3c:	tbnz	w9, #0, 40bb44 <__fxstatat@plt+0xa064>
  40bb40:	b	40bbdc <__fxstatat@plt+0xa0fc>
  40bb44:	ldr	x8, [sp, #8]
  40bb48:	ldr	s0, [x8]
  40bb4c:	fmov	s1, wzr
  40bb50:	fcmp	s1, s0
  40bb54:	cset	w9, ls  // ls = plast
  40bb58:	tbnz	w9, #0, 40bb60 <__fxstatat@plt+0xa080>
  40bb5c:	b	40bbdc <__fxstatat@plt+0xa0fc>
  40bb60:	ldr	x8, [sp, #8]
  40bb64:	ldr	s0, [x8]
  40bb68:	ldr	s1, [sp, #4]
  40bb6c:	fadd	s0, s0, s1
  40bb70:	ldr	x8, [sp, #8]
  40bb74:	ldr	s1, [x8, #4]
  40bb78:	fcmp	s0, s1
  40bb7c:	cset	w9, mi  // mi = first
  40bb80:	tbnz	w9, #0, 40bb88 <__fxstatat@plt+0xa0a8>
  40bb84:	b	40bbdc <__fxstatat@plt+0xa0fc>
  40bb88:	ldr	x8, [sp, #8]
  40bb8c:	ldr	s0, [x8, #4]
  40bb90:	fmov	s1, #1.000000000000000000e+00
  40bb94:	fcmp	s0, s1
  40bb98:	cset	w9, ls  // ls = plast
  40bb9c:	tbnz	w9, #0, 40bba4 <__fxstatat@plt+0xa0c4>
  40bba0:	b	40bbdc <__fxstatat@plt+0xa0fc>
  40bba4:	ldr	x8, [sp, #8]
  40bba8:	ldr	s0, [x8]
  40bbac:	ldr	s1, [sp, #4]
  40bbb0:	fadd	s0, s0, s1
  40bbb4:	ldr	x8, [sp, #8]
  40bbb8:	ldr	s1, [x8, #8]
  40bbbc:	fcmp	s0, s1
  40bbc0:	cset	w9, mi  // mi = first
  40bbc4:	tbnz	w9, #0, 40bbcc <__fxstatat@plt+0xa0ec>
  40bbc8:	b	40bbdc <__fxstatat@plt+0xa0fc>
  40bbcc:	mov	w8, #0x1                   	// #1
  40bbd0:	and	w8, w8, #0x1
  40bbd4:	strb	w8, [sp, #31]
  40bbd8:	b	40bbf8 <__fxstatat@plt+0xa118>
  40bbdc:	ldr	x8, [sp, #16]
  40bbe0:	adrp	x9, 410000 <__fxstatat@plt+0xe520>
  40bbe4:	add	x9, x9, #0x2c
  40bbe8:	str	x9, [x8, #40]
  40bbec:	mov	w10, wzr
  40bbf0:	and	w10, w10, #0x1
  40bbf4:	strb	w10, [sp, #31]
  40bbf8:	ldrb	w8, [sp, #31]
  40bbfc:	and	w0, w8, #0x1
  40bc00:	add	sp, sp, #0x20
  40bc04:	ret
  40bc08:	sub	sp, sp, #0x30
  40bc0c:	stp	x29, x30, [sp, #32]
  40bc10:	add	x29, sp, #0x20
  40bc14:	str	x0, [sp, #16]
  40bc18:	str	x1, [sp, #8]
  40bc1c:	ldr	x8, [sp, #8]
  40bc20:	ldrb	w9, [x8, #16]
  40bc24:	tbnz	w9, #0, 40bc70 <__fxstatat@plt+0xa190>
  40bc28:	ldr	x8, [sp, #16]
  40bc2c:	ucvtf	s0, x8
  40bc30:	ldr	x8, [sp, #8]
  40bc34:	ldr	s1, [x8, #8]
  40bc38:	fdiv	s0, s0, s1
  40bc3c:	str	s0, [sp, #4]
  40bc40:	ldr	s0, [sp, #4]
  40bc44:	mov	w9, #0x5f800000            	// #1602224128
  40bc48:	fmov	s1, w9
  40bc4c:	fcmp	s1, s0
  40bc50:	cset	w9, ls  // ls = plast
  40bc54:	tbnz	w9, #0, 40bc5c <__fxstatat@plt+0xa17c>
  40bc58:	b	40bc64 <__fxstatat@plt+0xa184>
  40bc5c:	stur	xzr, [x29, #-8]
  40bc60:	b	40bc9c <__fxstatat@plt+0xa1bc>
  40bc64:	ldr	s0, [sp, #4]
  40bc68:	fcvtzu	x8, s0
  40bc6c:	str	x8, [sp, #16]
  40bc70:	ldr	x0, [sp, #16]
  40bc74:	bl	40c9c4 <__fxstatat@plt+0xaee4>
  40bc78:	str	x0, [sp, #16]
  40bc7c:	ldr	x8, [sp, #16]
  40bc80:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
  40bc84:	cmp	x9, x8
  40bc88:	b.cs	40bc94 <__fxstatat@plt+0xa1b4>  // b.hs, b.nlast
  40bc8c:	stur	xzr, [x29, #-8]
  40bc90:	b	40bc9c <__fxstatat@plt+0xa1bc>
  40bc94:	ldr	x8, [sp, #16]
  40bc98:	stur	x8, [x29, #-8]
  40bc9c:	ldur	x0, [x29, #-8]
  40bca0:	ldp	x29, x30, [sp, #32]
  40bca4:	add	sp, sp, #0x30
  40bca8:	ret
  40bcac:	sub	sp, sp, #0x30
  40bcb0:	stp	x29, x30, [sp, #32]
  40bcb4:	add	x29, sp, #0x20
  40bcb8:	stur	x0, [x29, #-8]
  40bcbc:	ldur	x8, [x29, #-8]
  40bcc0:	ldr	x8, [x8]
  40bcc4:	str	x8, [sp, #16]
  40bcc8:	ldr	x8, [sp, #16]
  40bccc:	ldur	x9, [x29, #-8]
  40bcd0:	ldr	x9, [x9, #8]
  40bcd4:	cmp	x8, x9
  40bcd8:	b.cs	40bda0 <__fxstatat@plt+0xa2c0>  // b.hs, b.nlast
  40bcdc:	ldr	x8, [sp, #16]
  40bce0:	ldr	x8, [x8]
  40bce4:	cbz	x8, 40bd90 <__fxstatat@plt+0xa2b0>
  40bce8:	ldr	x8, [sp, #16]
  40bcec:	ldr	x8, [x8, #8]
  40bcf0:	str	x8, [sp, #8]
  40bcf4:	ldr	x8, [sp, #8]
  40bcf8:	cbz	x8, 40bd5c <__fxstatat@plt+0xa27c>
  40bcfc:	ldur	x8, [x29, #-8]
  40bd00:	ldr	x8, [x8, #64]
  40bd04:	cbz	x8, 40bd1c <__fxstatat@plt+0xa23c>
  40bd08:	ldur	x8, [x29, #-8]
  40bd0c:	ldr	x8, [x8, #64]
  40bd10:	ldr	x9, [sp, #8]
  40bd14:	ldr	x0, [x9]
  40bd18:	blr	x8
  40bd1c:	ldr	x8, [sp, #8]
  40bd20:	mov	x9, xzr
  40bd24:	str	x9, [x8]
  40bd28:	ldr	x8, [sp, #8]
  40bd2c:	ldr	x8, [x8, #8]
  40bd30:	str	x8, [sp]
  40bd34:	ldur	x8, [x29, #-8]
  40bd38:	ldr	x8, [x8, #72]
  40bd3c:	ldr	x9, [sp, #8]
  40bd40:	str	x8, [x9, #8]
  40bd44:	ldr	x8, [sp, #8]
  40bd48:	ldur	x9, [x29, #-8]
  40bd4c:	str	x8, [x9, #72]
  40bd50:	ldr	x8, [sp]
  40bd54:	str	x8, [sp, #8]
  40bd58:	b	40bcf4 <__fxstatat@plt+0xa214>
  40bd5c:	ldur	x8, [x29, #-8]
  40bd60:	ldr	x8, [x8, #64]
  40bd64:	cbz	x8, 40bd7c <__fxstatat@plt+0xa29c>
  40bd68:	ldur	x8, [x29, #-8]
  40bd6c:	ldr	x8, [x8, #64]
  40bd70:	ldr	x9, [sp, #16]
  40bd74:	ldr	x0, [x9]
  40bd78:	blr	x8
  40bd7c:	ldr	x8, [sp, #16]
  40bd80:	mov	x9, xzr
  40bd84:	str	x9, [x8]
  40bd88:	ldr	x8, [sp, #16]
  40bd8c:	str	x9, [x8, #8]
  40bd90:	ldr	x8, [sp, #16]
  40bd94:	add	x8, x8, #0x10
  40bd98:	str	x8, [sp, #16]
  40bd9c:	b	40bcc8 <__fxstatat@plt+0xa1e8>
  40bda0:	ldur	x8, [x29, #-8]
  40bda4:	str	xzr, [x8, #24]
  40bda8:	ldur	x8, [x29, #-8]
  40bdac:	str	xzr, [x8, #32]
  40bdb0:	ldp	x29, x30, [sp, #32]
  40bdb4:	add	sp, sp, #0x30
  40bdb8:	ret
  40bdbc:	sub	sp, sp, #0x30
  40bdc0:	stp	x29, x30, [sp, #32]
  40bdc4:	add	x29, sp, #0x20
  40bdc8:	stur	x0, [x29, #-8]
  40bdcc:	ldur	x8, [x29, #-8]
  40bdd0:	ldr	x8, [x8, #64]
  40bdd4:	cbz	x8, 40be54 <__fxstatat@plt+0xa374>
  40bdd8:	ldur	x8, [x29, #-8]
  40bddc:	ldr	x8, [x8, #32]
  40bde0:	cbz	x8, 40be54 <__fxstatat@plt+0xa374>
  40bde4:	ldur	x8, [x29, #-8]
  40bde8:	ldr	x8, [x8]
  40bdec:	str	x8, [sp, #16]
  40bdf0:	ldr	x8, [sp, #16]
  40bdf4:	ldur	x9, [x29, #-8]
  40bdf8:	ldr	x9, [x9, #8]
  40bdfc:	cmp	x8, x9
  40be00:	b.cs	40be54 <__fxstatat@plt+0xa374>  // b.hs, b.nlast
  40be04:	ldr	x8, [sp, #16]
  40be08:	ldr	x8, [x8]
  40be0c:	cbz	x8, 40be44 <__fxstatat@plt+0xa364>
  40be10:	ldr	x8, [sp, #16]
  40be14:	str	x8, [sp, #8]
  40be18:	ldr	x8, [sp, #8]
  40be1c:	cbz	x8, 40be44 <__fxstatat@plt+0xa364>
  40be20:	ldur	x8, [x29, #-8]
  40be24:	ldr	x8, [x8, #64]
  40be28:	ldr	x9, [sp, #8]
  40be2c:	ldr	x0, [x9]
  40be30:	blr	x8
  40be34:	ldr	x8, [sp, #8]
  40be38:	ldr	x8, [x8, #8]
  40be3c:	str	x8, [sp, #8]
  40be40:	b	40be18 <__fxstatat@plt+0xa338>
  40be44:	ldr	x8, [sp, #16]
  40be48:	add	x8, x8, #0x10
  40be4c:	str	x8, [sp, #16]
  40be50:	b	40bdf0 <__fxstatat@plt+0xa310>
  40be54:	ldur	x8, [x29, #-8]
  40be58:	ldr	x8, [x8]
  40be5c:	str	x8, [sp, #16]
  40be60:	ldr	x8, [sp, #16]
  40be64:	ldur	x9, [x29, #-8]
  40be68:	ldr	x9, [x9, #8]
  40be6c:	cmp	x8, x9
  40be70:	b.cs	40beb8 <__fxstatat@plt+0xa3d8>  // b.hs, b.nlast
  40be74:	ldr	x8, [sp, #16]
  40be78:	ldr	x8, [x8, #8]
  40be7c:	str	x8, [sp, #8]
  40be80:	ldr	x8, [sp, #8]
  40be84:	cbz	x8, 40bea8 <__fxstatat@plt+0xa3c8>
  40be88:	ldr	x8, [sp, #8]
  40be8c:	ldr	x8, [x8, #8]
  40be90:	str	x8, [sp]
  40be94:	ldr	x0, [sp, #8]
  40be98:	bl	401980 <free@plt>
  40be9c:	ldr	x8, [sp]
  40bea0:	str	x8, [sp, #8]
  40bea4:	b	40be80 <__fxstatat@plt+0xa3a0>
  40bea8:	ldr	x8, [sp, #16]
  40beac:	add	x8, x8, #0x10
  40beb0:	str	x8, [sp, #16]
  40beb4:	b	40be60 <__fxstatat@plt+0xa380>
  40beb8:	ldur	x8, [x29, #-8]
  40bebc:	ldr	x8, [x8, #72]
  40bec0:	str	x8, [sp, #8]
  40bec4:	ldr	x8, [sp, #8]
  40bec8:	cbz	x8, 40beec <__fxstatat@plt+0xa40c>
  40becc:	ldr	x8, [sp, #8]
  40bed0:	ldr	x8, [x8, #8]
  40bed4:	str	x8, [sp]
  40bed8:	ldr	x0, [sp, #8]
  40bedc:	bl	401980 <free@plt>
  40bee0:	ldr	x8, [sp]
  40bee4:	str	x8, [sp, #8]
  40bee8:	b	40bec4 <__fxstatat@plt+0xa3e4>
  40beec:	ldur	x8, [x29, #-8]
  40bef0:	ldr	x0, [x8]
  40bef4:	bl	401980 <free@plt>
  40bef8:	ldur	x0, [x29, #-8]
  40befc:	bl	401980 <free@plt>
  40bf00:	ldp	x29, x30, [sp, #32]
  40bf04:	add	sp, sp, #0x30
  40bf08:	ret
  40bf0c:	sub	sp, sp, #0x90
  40bf10:	stp	x29, x30, [sp, #128]
  40bf14:	add	x29, sp, #0x80
  40bf18:	stur	x0, [x29, #-16]
  40bf1c:	stur	x1, [x29, #-24]
  40bf20:	ldur	x0, [x29, #-24]
  40bf24:	ldur	x8, [x29, #-16]
  40bf28:	ldr	x1, [x8, #40]
  40bf2c:	bl	40bc08 <__fxstatat@plt+0xa128>
  40bf30:	str	x0, [sp, #8]
  40bf34:	ldr	x8, [sp, #8]
  40bf38:	cbnz	x8, 40bf4c <__fxstatat@plt+0xa46c>
  40bf3c:	mov	w8, wzr
  40bf40:	and	w8, w8, #0x1
  40bf44:	sturb	w8, [x29, #-1]
  40bf48:	b	40c11c <__fxstatat@plt+0xa63c>
  40bf4c:	ldr	x8, [sp, #8]
  40bf50:	ldur	x9, [x29, #-16]
  40bf54:	ldr	x9, [x9, #16]
  40bf58:	cmp	x8, x9
  40bf5c:	b.ne	40bf70 <__fxstatat@plt+0xa490>  // b.any
  40bf60:	mov	w8, #0x1                   	// #1
  40bf64:	and	w8, w8, #0x1
  40bf68:	sturb	w8, [x29, #-1]
  40bf6c:	b	40c11c <__fxstatat@plt+0xa63c>
  40bf70:	add	x8, sp, #0x18
  40bf74:	str	x8, [sp, #16]
  40bf78:	ldr	x0, [sp, #8]
  40bf7c:	mov	x1, #0x10                  	// #16
  40bf80:	bl	401860 <calloc@plt>
  40bf84:	ldr	x8, [sp, #16]
  40bf88:	str	x0, [x8]
  40bf8c:	ldr	x8, [sp, #16]
  40bf90:	ldr	x8, [x8]
  40bf94:	cbnz	x8, 40bfa8 <__fxstatat@plt+0xa4c8>
  40bf98:	mov	w8, wzr
  40bf9c:	and	w8, w8, #0x1
  40bfa0:	sturb	w8, [x29, #-1]
  40bfa4:	b	40c11c <__fxstatat@plt+0xa63c>
  40bfa8:	ldr	x8, [sp, #8]
  40bfac:	ldr	x9, [sp, #16]
  40bfb0:	mov	x10, #0x10                  	// #16
  40bfb4:	str	x8, [x9, #16]
  40bfb8:	ldr	x8, [sp, #16]
  40bfbc:	ldr	x8, [x8]
  40bfc0:	ldr	x9, [sp, #8]
  40bfc4:	mul	x9, x10, x9
  40bfc8:	add	x8, x8, x9
  40bfcc:	ldr	x9, [sp, #16]
  40bfd0:	str	x8, [x9, #8]
  40bfd4:	ldr	x8, [sp, #16]
  40bfd8:	str	xzr, [x8, #24]
  40bfdc:	ldr	x8, [sp, #16]
  40bfe0:	str	xzr, [x8, #32]
  40bfe4:	ldur	x8, [x29, #-16]
  40bfe8:	ldr	x8, [x8, #40]
  40bfec:	ldr	x9, [sp, #16]
  40bff0:	str	x8, [x9, #40]
  40bff4:	ldur	x8, [x29, #-16]
  40bff8:	ldr	x8, [x8, #48]
  40bffc:	ldr	x9, [sp, #16]
  40c000:	str	x8, [x9, #48]
  40c004:	ldur	x8, [x29, #-16]
  40c008:	ldr	x8, [x8, #56]
  40c00c:	ldr	x9, [sp, #16]
  40c010:	str	x8, [x9, #56]
  40c014:	ldur	x8, [x29, #-16]
  40c018:	ldr	x8, [x8, #64]
  40c01c:	ldr	x9, [sp, #16]
  40c020:	str	x8, [x9, #64]
  40c024:	ldur	x8, [x29, #-16]
  40c028:	ldr	x8, [x8, #72]
  40c02c:	ldr	x9, [sp, #16]
  40c030:	str	x8, [x9, #72]
  40c034:	ldr	x0, [sp, #16]
  40c038:	ldur	x1, [x29, #-16]
  40c03c:	mov	w11, wzr
  40c040:	and	w2, w11, #0x1
  40c044:	bl	40c130 <__fxstatat@plt+0xa650>
  40c048:	tbnz	w0, #0, 40c050 <__fxstatat@plt+0xa570>
  40c04c:	b	40c0bc <__fxstatat@plt+0xa5dc>
  40c050:	ldur	x8, [x29, #-16]
  40c054:	ldr	x0, [x8]
  40c058:	bl	401980 <free@plt>
  40c05c:	ldr	x8, [sp, #16]
  40c060:	ldr	x8, [x8]
  40c064:	ldur	x9, [x29, #-16]
  40c068:	str	x8, [x9]
  40c06c:	ldr	x8, [sp, #16]
  40c070:	ldr	x8, [x8, #8]
  40c074:	ldur	x9, [x29, #-16]
  40c078:	str	x8, [x9, #8]
  40c07c:	ldr	x8, [sp, #16]
  40c080:	ldr	x8, [x8, #16]
  40c084:	ldur	x9, [x29, #-16]
  40c088:	str	x8, [x9, #16]
  40c08c:	ldr	x8, [sp, #16]
  40c090:	ldr	x8, [x8, #24]
  40c094:	ldur	x9, [x29, #-16]
  40c098:	str	x8, [x9, #24]
  40c09c:	ldr	x8, [sp, #16]
  40c0a0:	ldr	x8, [x8, #72]
  40c0a4:	ldur	x9, [x29, #-16]
  40c0a8:	str	x8, [x9, #72]
  40c0ac:	mov	w10, #0x1                   	// #1
  40c0b0:	and	w10, w10, #0x1
  40c0b4:	sturb	w10, [x29, #-1]
  40c0b8:	b	40c11c <__fxstatat@plt+0xa63c>
  40c0bc:	ldr	x8, [sp, #16]
  40c0c0:	ldr	x8, [x8, #72]
  40c0c4:	ldur	x9, [x29, #-16]
  40c0c8:	str	x8, [x9, #72]
  40c0cc:	ldur	x0, [x29, #-16]
  40c0d0:	ldr	x1, [sp, #16]
  40c0d4:	mov	w10, #0x1                   	// #1
  40c0d8:	and	w2, w10, #0x1
  40c0dc:	bl	40c130 <__fxstatat@plt+0xa650>
  40c0e0:	tbnz	w0, #0, 40c0e8 <__fxstatat@plt+0xa608>
  40c0e4:	b	40c100 <__fxstatat@plt+0xa620>
  40c0e8:	ldur	x0, [x29, #-16]
  40c0ec:	ldr	x1, [sp, #16]
  40c0f0:	mov	w8, wzr
  40c0f4:	and	w2, w8, #0x1
  40c0f8:	bl	40c130 <__fxstatat@plt+0xa650>
  40c0fc:	tbnz	w0, #0, 40c104 <__fxstatat@plt+0xa624>
  40c100:	bl	4018e0 <abort@plt>
  40c104:	ldr	x8, [sp, #16]
  40c108:	ldr	x0, [x8]
  40c10c:	bl	401980 <free@plt>
  40c110:	mov	w9, wzr
  40c114:	and	w9, w9, #0x1
  40c118:	sturb	w9, [x29, #-1]
  40c11c:	ldurb	w8, [x29, #-1]
  40c120:	and	w0, w8, #0x1
  40c124:	ldp	x29, x30, [sp, #128]
  40c128:	add	sp, sp, #0x90
  40c12c:	ret
  40c130:	sub	sp, sp, #0x60
  40c134:	stp	x29, x30, [sp, #80]
  40c138:	add	x29, sp, #0x50
  40c13c:	stur	x0, [x29, #-16]
  40c140:	stur	x1, [x29, #-24]
  40c144:	and	w8, w2, #0x1
  40c148:	sturb	w8, [x29, #-25]
  40c14c:	ldur	x9, [x29, #-24]
  40c150:	ldr	x9, [x9]
  40c154:	str	x9, [sp, #40]
  40c158:	ldr	x8, [sp, #40]
  40c15c:	ldur	x9, [x29, #-24]
  40c160:	ldr	x9, [x9, #8]
  40c164:	cmp	x8, x9
  40c168:	b.cs	40c2f0 <__fxstatat@plt+0xa810>  // b.hs, b.nlast
  40c16c:	ldr	x8, [sp, #40]
  40c170:	ldr	x8, [x8]
  40c174:	cbz	x8, 40c2e0 <__fxstatat@plt+0xa800>
  40c178:	ldr	x8, [sp, #40]
  40c17c:	ldr	x8, [x8, #8]
  40c180:	str	x8, [sp, #32]
  40c184:	ldr	x8, [sp, #32]
  40c188:	cbz	x8, 40c214 <__fxstatat@plt+0xa734>
  40c18c:	ldr	x8, [sp, #32]
  40c190:	ldr	x8, [x8]
  40c194:	str	x8, [sp, #16]
  40c198:	ldur	x0, [x29, #-16]
  40c19c:	ldr	x1, [sp, #16]
  40c1a0:	bl	40b4dc <__fxstatat@plt+0x99fc>
  40c1a4:	str	x0, [sp, #8]
  40c1a8:	ldr	x8, [sp, #32]
  40c1ac:	ldr	x8, [x8, #8]
  40c1b0:	str	x8, [sp, #24]
  40c1b4:	ldr	x8, [sp, #8]
  40c1b8:	ldr	x8, [x8]
  40c1bc:	cbz	x8, 40c1e0 <__fxstatat@plt+0xa700>
  40c1c0:	ldr	x8, [sp, #8]
  40c1c4:	ldr	x8, [x8, #8]
  40c1c8:	ldr	x9, [sp, #32]
  40c1cc:	str	x8, [x9, #8]
  40c1d0:	ldr	x8, [sp, #32]
  40c1d4:	ldr	x9, [sp, #8]
  40c1d8:	str	x8, [x9, #8]
  40c1dc:	b	40c208 <__fxstatat@plt+0xa728>
  40c1e0:	ldr	x8, [sp, #16]
  40c1e4:	ldr	x9, [sp, #8]
  40c1e8:	str	x8, [x9]
  40c1ec:	ldur	x8, [x29, #-16]
  40c1f0:	ldr	x9, [x8, #24]
  40c1f4:	add	x9, x9, #0x1
  40c1f8:	str	x9, [x8, #24]
  40c1fc:	ldur	x0, [x29, #-16]
  40c200:	ldr	x1, [sp, #32]
  40c204:	bl	40cb18 <__fxstatat@plt+0xb038>
  40c208:	ldr	x8, [sp, #24]
  40c20c:	str	x8, [sp, #32]
  40c210:	b	40c184 <__fxstatat@plt+0xa6a4>
  40c214:	ldr	x8, [sp, #40]
  40c218:	ldr	x8, [x8]
  40c21c:	str	x8, [sp, #16]
  40c220:	ldr	x8, [sp, #40]
  40c224:	mov	x9, xzr
  40c228:	str	x9, [x8, #8]
  40c22c:	ldurb	w10, [x29, #-25]
  40c230:	tbnz	w10, #0, 40c238 <__fxstatat@plt+0xa758>
  40c234:	b	40c23c <__fxstatat@plt+0xa75c>
  40c238:	b	40c2e0 <__fxstatat@plt+0xa800>
  40c23c:	ldur	x0, [x29, #-16]
  40c240:	ldr	x1, [sp, #16]
  40c244:	bl	40b4dc <__fxstatat@plt+0x99fc>
  40c248:	str	x0, [sp, #8]
  40c24c:	ldr	x8, [sp, #8]
  40c250:	ldr	x8, [x8]
  40c254:	cbz	x8, 40c2a8 <__fxstatat@plt+0xa7c8>
  40c258:	ldur	x0, [x29, #-16]
  40c25c:	bl	40c728 <__fxstatat@plt+0xac48>
  40c260:	str	x0, [sp]
  40c264:	ldr	x8, [sp]
  40c268:	cbnz	x8, 40c27c <__fxstatat@plt+0xa79c>
  40c26c:	mov	w8, wzr
  40c270:	and	w8, w8, #0x1
  40c274:	sturb	w8, [x29, #-1]
  40c278:	b	40c2fc <__fxstatat@plt+0xa81c>
  40c27c:	ldr	x8, [sp, #16]
  40c280:	ldr	x9, [sp]
  40c284:	str	x8, [x9]
  40c288:	ldr	x8, [sp, #8]
  40c28c:	ldr	x8, [x8, #8]
  40c290:	ldr	x9, [sp]
  40c294:	str	x8, [x9, #8]
  40c298:	ldr	x8, [sp]
  40c29c:	ldr	x9, [sp, #8]
  40c2a0:	str	x8, [x9, #8]
  40c2a4:	b	40c2c4 <__fxstatat@plt+0xa7e4>
  40c2a8:	ldr	x8, [sp, #16]
  40c2ac:	ldr	x9, [sp, #8]
  40c2b0:	str	x8, [x9]
  40c2b4:	ldur	x8, [x29, #-16]
  40c2b8:	ldr	x9, [x8, #24]
  40c2bc:	add	x9, x9, #0x1
  40c2c0:	str	x9, [x8, #24]
  40c2c4:	ldr	x8, [sp, #40]
  40c2c8:	mov	x9, xzr
  40c2cc:	str	x9, [x8]
  40c2d0:	ldur	x8, [x29, #-24]
  40c2d4:	ldr	x9, [x8, #24]
  40c2d8:	subs	x9, x9, #0x1
  40c2dc:	str	x9, [x8, #24]
  40c2e0:	ldr	x8, [sp, #40]
  40c2e4:	add	x8, x8, #0x10
  40c2e8:	str	x8, [sp, #40]
  40c2ec:	b	40c158 <__fxstatat@plt+0xa678>
  40c2f0:	mov	w8, #0x1                   	// #1
  40c2f4:	and	w8, w8, #0x1
  40c2f8:	sturb	w8, [x29, #-1]
  40c2fc:	ldurb	w8, [x29, #-1]
  40c300:	and	w0, w8, #0x1
  40c304:	ldp	x29, x30, [sp, #80]
  40c308:	add	sp, sp, #0x60
  40c30c:	ret
  40c310:	sub	sp, sp, #0x60
  40c314:	stp	x29, x30, [sp, #80]
  40c318:	add	x29, sp, #0x50
  40c31c:	stur	x0, [x29, #-16]
  40c320:	stur	x1, [x29, #-24]
  40c324:	stur	x2, [x29, #-32]
  40c328:	ldur	x8, [x29, #-24]
  40c32c:	cbnz	x8, 40c334 <__fxstatat@plt+0xa854>
  40c330:	bl	4018e0 <abort@plt>
  40c334:	ldur	x0, [x29, #-16]
  40c338:	ldur	x1, [x29, #-24]
  40c33c:	add	x2, sp, #0x20
  40c340:	mov	w8, wzr
  40c344:	and	w3, w8, #0x1
  40c348:	bl	40c570 <__fxstatat@plt+0xaa90>
  40c34c:	str	x0, [sp, #40]
  40c350:	cbz	x0, 40c370 <__fxstatat@plt+0xa890>
  40c354:	ldur	x8, [x29, #-32]
  40c358:	cbz	x8, 40c368 <__fxstatat@plt+0xa888>
  40c35c:	ldr	x8, [sp, #40]
  40c360:	ldur	x9, [x29, #-32]
  40c364:	str	x8, [x9]
  40c368:	stur	wzr, [x29, #-4]
  40c36c:	b	40c560 <__fxstatat@plt+0xaa80>
  40c370:	ldur	x8, [x29, #-16]
  40c374:	ldr	x8, [x8, #24]
  40c378:	ucvtf	s0, x8
  40c37c:	ldur	x8, [x29, #-16]
  40c380:	ldr	x8, [x8, #40]
  40c384:	ldr	s1, [x8, #8]
  40c388:	ldur	x8, [x29, #-16]
  40c38c:	ldr	x8, [x8, #16]
  40c390:	ucvtf	s2, x8
  40c394:	fmul	s1, s1, s2
  40c398:	fcmp	s0, s1
  40c39c:	cset	w9, gt
  40c3a0:	tbnz	w9, #0, 40c3a8 <__fxstatat@plt+0xa8c8>
  40c3a4:	b	40c4bc <__fxstatat@plt+0xa9dc>
  40c3a8:	ldur	x0, [x29, #-16]
  40c3ac:	bl	40ba98 <__fxstatat@plt+0x9fb8>
  40c3b0:	ldur	x8, [x29, #-16]
  40c3b4:	ldr	x8, [x8, #24]
  40c3b8:	ucvtf	s0, x8
  40c3bc:	ldur	x8, [x29, #-16]
  40c3c0:	ldr	x8, [x8, #40]
  40c3c4:	ldr	s1, [x8, #8]
  40c3c8:	ldur	x8, [x29, #-16]
  40c3cc:	ldr	x8, [x8, #16]
  40c3d0:	ucvtf	s2, x8
  40c3d4:	fmul	s1, s1, s2
  40c3d8:	fcmp	s0, s1
  40c3dc:	cset	w9, gt
  40c3e0:	tbnz	w9, #0, 40c3e8 <__fxstatat@plt+0xa908>
  40c3e4:	b	40c4bc <__fxstatat@plt+0xa9dc>
  40c3e8:	ldur	x8, [x29, #-16]
  40c3ec:	ldr	x8, [x8, #40]
  40c3f0:	str	x8, [sp, #24]
  40c3f4:	ldr	x8, [sp, #24]
  40c3f8:	ldrb	w9, [x8, #16]
  40c3fc:	tbnz	w9, #0, 40c404 <__fxstatat@plt+0xa924>
  40c400:	b	40c424 <__fxstatat@plt+0xa944>
  40c404:	ldur	x8, [x29, #-16]
  40c408:	ldr	x8, [x8, #16]
  40c40c:	ucvtf	s0, x8
  40c410:	ldr	x8, [sp, #24]
  40c414:	ldr	s1, [x8, #12]
  40c418:	fmul	s0, s0, s1
  40c41c:	str	s0, [sp, #4]
  40c420:	b	40c44c <__fxstatat@plt+0xa96c>
  40c424:	ldur	x8, [x29, #-16]
  40c428:	ldr	x8, [x8, #16]
  40c42c:	ucvtf	s0, x8
  40c430:	ldr	x8, [sp, #24]
  40c434:	ldr	s1, [x8, #12]
  40c438:	fmul	s0, s0, s1
  40c43c:	ldr	x8, [sp, #24]
  40c440:	ldr	s1, [x8, #8]
  40c444:	fmul	s0, s0, s1
  40c448:	str	s0, [sp, #4]
  40c44c:	ldr	s0, [sp, #4]
  40c450:	str	s0, [sp, #20]
  40c454:	ldr	s0, [sp, #20]
  40c458:	mov	w8, #0x5f800000            	// #1602224128
  40c45c:	fmov	s1, w8
  40c460:	fcmp	s1, s0
  40c464:	cset	w8, ls  // ls = plast
  40c468:	tbnz	w8, #0, 40c470 <__fxstatat@plt+0xa990>
  40c46c:	b	40c47c <__fxstatat@plt+0xa99c>
  40c470:	mov	w8, #0xffffffff            	// #-1
  40c474:	stur	w8, [x29, #-4]
  40c478:	b	40c560 <__fxstatat@plt+0xaa80>
  40c47c:	ldur	x0, [x29, #-16]
  40c480:	ldr	s0, [sp, #20]
  40c484:	fcvtzu	x1, s0
  40c488:	bl	40bf0c <__fxstatat@plt+0xa42c>
  40c48c:	tbnz	w0, #0, 40c49c <__fxstatat@plt+0xa9bc>
  40c490:	mov	w8, #0xffffffff            	// #-1
  40c494:	stur	w8, [x29, #-4]
  40c498:	b	40c560 <__fxstatat@plt+0xaa80>
  40c49c:	ldur	x0, [x29, #-16]
  40c4a0:	ldur	x1, [x29, #-24]
  40c4a4:	add	x2, sp, #0x20
  40c4a8:	mov	w8, wzr
  40c4ac:	and	w3, w8, #0x1
  40c4b0:	bl	40c570 <__fxstatat@plt+0xaa90>
  40c4b4:	cbz	x0, 40c4bc <__fxstatat@plt+0xa9dc>
  40c4b8:	bl	4018e0 <abort@plt>
  40c4bc:	ldr	x8, [sp, #32]
  40c4c0:	ldr	x8, [x8]
  40c4c4:	cbz	x8, 40c52c <__fxstatat@plt+0xaa4c>
  40c4c8:	ldur	x0, [x29, #-16]
  40c4cc:	bl	40c728 <__fxstatat@plt+0xac48>
  40c4d0:	str	x0, [sp, #8]
  40c4d4:	ldr	x8, [sp, #8]
  40c4d8:	cbnz	x8, 40c4e8 <__fxstatat@plt+0xaa08>
  40c4dc:	mov	w8, #0xffffffff            	// #-1
  40c4e0:	stur	w8, [x29, #-4]
  40c4e4:	b	40c560 <__fxstatat@plt+0xaa80>
  40c4e8:	ldur	x8, [x29, #-24]
  40c4ec:	ldr	x9, [sp, #8]
  40c4f0:	str	x8, [x9]
  40c4f4:	ldr	x8, [sp, #32]
  40c4f8:	ldr	x8, [x8, #8]
  40c4fc:	ldr	x9, [sp, #8]
  40c500:	str	x8, [x9, #8]
  40c504:	ldr	x8, [sp, #8]
  40c508:	ldr	x9, [sp, #32]
  40c50c:	str	x8, [x9, #8]
  40c510:	ldur	x8, [x29, #-16]
  40c514:	ldr	x9, [x8, #32]
  40c518:	add	x9, x9, #0x1
  40c51c:	str	x9, [x8, #32]
  40c520:	mov	w10, #0x1                   	// #1
  40c524:	stur	w10, [x29, #-4]
  40c528:	b	40c560 <__fxstatat@plt+0xaa80>
  40c52c:	ldur	x8, [x29, #-24]
  40c530:	ldr	x9, [sp, #32]
  40c534:	str	x8, [x9]
  40c538:	ldur	x8, [x29, #-16]
  40c53c:	ldr	x9, [x8, #32]
  40c540:	add	x9, x9, #0x1
  40c544:	str	x9, [x8, #32]
  40c548:	ldur	x8, [x29, #-16]
  40c54c:	ldr	x9, [x8, #24]
  40c550:	add	x9, x9, #0x1
  40c554:	str	x9, [x8, #24]
  40c558:	mov	w10, #0x1                   	// #1
  40c55c:	stur	w10, [x29, #-4]
  40c560:	ldur	w0, [x29, #-4]
  40c564:	ldp	x29, x30, [sp, #80]
  40c568:	add	sp, sp, #0x60
  40c56c:	ret
  40c570:	sub	sp, sp, #0x70
  40c574:	stp	x29, x30, [sp, #96]
  40c578:	add	x29, sp, #0x60
  40c57c:	stur	x0, [x29, #-16]
  40c580:	stur	x1, [x29, #-24]
  40c584:	stur	x2, [x29, #-32]
  40c588:	and	w8, w3, #0x1
  40c58c:	sturb	w8, [x29, #-33]
  40c590:	ldur	x0, [x29, #-16]
  40c594:	ldur	x1, [x29, #-24]
  40c598:	bl	40b4dc <__fxstatat@plt+0x99fc>
  40c59c:	str	x0, [sp, #48]
  40c5a0:	ldr	x9, [sp, #48]
  40c5a4:	ldur	x10, [x29, #-32]
  40c5a8:	str	x9, [x10]
  40c5ac:	ldr	x9, [sp, #48]
  40c5b0:	ldr	x9, [x9]
  40c5b4:	cbnz	x9, 40c5c4 <__fxstatat@plt+0xaae4>
  40c5b8:	mov	x8, xzr
  40c5bc:	stur	x8, [x29, #-8]
  40c5c0:	b	40c718 <__fxstatat@plt+0xac38>
  40c5c4:	ldur	x8, [x29, #-24]
  40c5c8:	ldr	x9, [sp, #48]
  40c5cc:	ldr	x9, [x9]
  40c5d0:	cmp	x8, x9
  40c5d4:	b.eq	40c5f8 <__fxstatat@plt+0xab18>  // b.none
  40c5d8:	ldur	x8, [x29, #-16]
  40c5dc:	ldr	x8, [x8, #56]
  40c5e0:	ldur	x0, [x29, #-24]
  40c5e4:	ldr	x9, [sp, #48]
  40c5e8:	ldr	x1, [x9]
  40c5ec:	blr	x8
  40c5f0:	tbnz	w0, #0, 40c5f8 <__fxstatat@plt+0xab18>
  40c5f4:	b	40c660 <__fxstatat@plt+0xab80>
  40c5f8:	ldr	x8, [sp, #48]
  40c5fc:	ldr	x8, [x8]
  40c600:	str	x8, [sp, #32]
  40c604:	ldurb	w9, [x29, #-33]
  40c608:	tbnz	w9, #0, 40c610 <__fxstatat@plt+0xab30>
  40c60c:	b	40c654 <__fxstatat@plt+0xab74>
  40c610:	ldr	x8, [sp, #48]
  40c614:	ldr	x8, [x8, #8]
  40c618:	cbz	x8, 40c648 <__fxstatat@plt+0xab68>
  40c61c:	ldr	x8, [sp, #48]
  40c620:	ldr	x8, [x8, #8]
  40c624:	str	x8, [sp, #24]
  40c628:	ldr	x8, [sp, #48]
  40c62c:	ldr	x9, [sp, #24]
  40c630:	ldr	q0, [x9]
  40c634:	str	q0, [x8]
  40c638:	ldur	x0, [x29, #-16]
  40c63c:	ldr	x1, [sp, #24]
  40c640:	bl	40cb18 <__fxstatat@plt+0xb038>
  40c644:	b	40c654 <__fxstatat@plt+0xab74>
  40c648:	ldr	x8, [sp, #48]
  40c64c:	mov	x9, xzr
  40c650:	str	x9, [x8]
  40c654:	ldr	x8, [sp, #32]
  40c658:	stur	x8, [x29, #-8]
  40c65c:	b	40c718 <__fxstatat@plt+0xac38>
  40c660:	ldr	x8, [sp, #48]
  40c664:	str	x8, [sp, #40]
  40c668:	ldr	x8, [sp, #40]
  40c66c:	ldr	x8, [x8, #8]
  40c670:	cbz	x8, 40c710 <__fxstatat@plt+0xac30>
  40c674:	ldur	x8, [x29, #-24]
  40c678:	ldr	x9, [sp, #40]
  40c67c:	ldr	x9, [x9, #8]
  40c680:	ldr	x9, [x9]
  40c684:	cmp	x8, x9
  40c688:	b.eq	40c6b0 <__fxstatat@plt+0xabd0>  // b.none
  40c68c:	ldur	x8, [x29, #-16]
  40c690:	ldr	x8, [x8, #56]
  40c694:	ldur	x0, [x29, #-24]
  40c698:	ldr	x9, [sp, #40]
  40c69c:	ldr	x9, [x9, #8]
  40c6a0:	ldr	x1, [x9]
  40c6a4:	blr	x8
  40c6a8:	tbnz	w0, #0, 40c6b0 <__fxstatat@plt+0xabd0>
  40c6ac:	b	40c700 <__fxstatat@plt+0xac20>
  40c6b0:	ldr	x8, [sp, #40]
  40c6b4:	ldr	x8, [x8, #8]
  40c6b8:	ldr	x8, [x8]
  40c6bc:	str	x8, [sp, #16]
  40c6c0:	ldurb	w9, [x29, #-33]
  40c6c4:	tbnz	w9, #0, 40c6cc <__fxstatat@plt+0xabec>
  40c6c8:	b	40c6f4 <__fxstatat@plt+0xac14>
  40c6cc:	ldr	x8, [sp, #40]
  40c6d0:	ldr	x8, [x8, #8]
  40c6d4:	str	x8, [sp, #8]
  40c6d8:	ldr	x8, [sp, #8]
  40c6dc:	ldr	x8, [x8, #8]
  40c6e0:	ldr	x9, [sp, #40]
  40c6e4:	str	x8, [x9, #8]
  40c6e8:	ldur	x0, [x29, #-16]
  40c6ec:	ldr	x1, [sp, #8]
  40c6f0:	bl	40cb18 <__fxstatat@plt+0xb038>
  40c6f4:	ldr	x8, [sp, #16]
  40c6f8:	stur	x8, [x29, #-8]
  40c6fc:	b	40c718 <__fxstatat@plt+0xac38>
  40c700:	ldr	x8, [sp, #40]
  40c704:	ldr	x8, [x8, #8]
  40c708:	str	x8, [sp, #40]
  40c70c:	b	40c668 <__fxstatat@plt+0xab88>
  40c710:	mov	x8, xzr
  40c714:	stur	x8, [x29, #-8]
  40c718:	ldur	x0, [x29, #-8]
  40c71c:	ldp	x29, x30, [sp, #96]
  40c720:	add	sp, sp, #0x70
  40c724:	ret
  40c728:	sub	sp, sp, #0x20
  40c72c:	stp	x29, x30, [sp, #16]
  40c730:	add	x29, sp, #0x10
  40c734:	str	x0, [sp, #8]
  40c738:	ldr	x8, [sp, #8]
  40c73c:	ldr	x8, [x8, #72]
  40c740:	cbz	x8, 40c764 <__fxstatat@plt+0xac84>
  40c744:	ldr	x8, [sp, #8]
  40c748:	ldr	x8, [x8, #72]
  40c74c:	str	x8, [sp]
  40c750:	ldr	x8, [sp]
  40c754:	ldr	x8, [x8, #8]
  40c758:	ldr	x9, [sp, #8]
  40c75c:	str	x8, [x9, #72]
  40c760:	b	40c770 <__fxstatat@plt+0xac90>
  40c764:	mov	x0, #0x10                  	// #16
  40c768:	bl	4017f0 <malloc@plt>
  40c76c:	str	x0, [sp]
  40c770:	ldr	x0, [sp]
  40c774:	ldp	x29, x30, [sp, #16]
  40c778:	add	sp, sp, #0x20
  40c77c:	ret
  40c780:	sub	sp, sp, #0x40
  40c784:	stp	x29, x30, [sp, #48]
  40c788:	add	x29, sp, #0x30
  40c78c:	mov	w8, #0xffffffff            	// #-1
  40c790:	add	x2, sp, #0x18
  40c794:	stur	x0, [x29, #-8]
  40c798:	stur	x1, [x29, #-16]
  40c79c:	ldur	x0, [x29, #-8]
  40c7a0:	ldur	x1, [x29, #-16]
  40c7a4:	str	w8, [sp, #16]
  40c7a8:	bl	40c310 <__fxstatat@plt+0xa830>
  40c7ac:	str	w0, [sp, #20]
  40c7b0:	ldr	w8, [sp, #20]
  40c7b4:	ldr	w9, [sp, #16]
  40c7b8:	cmp	w8, w9
  40c7bc:	b.ne	40c7cc <__fxstatat@plt+0xacec>  // b.any
  40c7c0:	mov	x8, xzr
  40c7c4:	str	x8, [sp, #8]
  40c7c8:	b	40c7f0 <__fxstatat@plt+0xad10>
  40c7cc:	ldr	w8, [sp, #20]
  40c7d0:	cbnz	w8, 40c7e0 <__fxstatat@plt+0xad00>
  40c7d4:	ldr	x8, [sp, #24]
  40c7d8:	str	x8, [sp]
  40c7dc:	b	40c7e8 <__fxstatat@plt+0xad08>
  40c7e0:	ldur	x8, [x29, #-16]
  40c7e4:	str	x8, [sp]
  40c7e8:	ldr	x8, [sp]
  40c7ec:	str	x8, [sp, #8]
  40c7f0:	ldr	x8, [sp, #8]
  40c7f4:	mov	x0, x8
  40c7f8:	ldp	x29, x30, [sp, #48]
  40c7fc:	add	sp, sp, #0x40
  40c800:	ret
  40c804:	sub	sp, sp, #0x60
  40c808:	stp	x29, x30, [sp, #80]
  40c80c:	add	x29, sp, #0x50
  40c810:	add	x2, sp, #0x28
  40c814:	stur	x0, [x29, #-16]
  40c818:	stur	x1, [x29, #-24]
  40c81c:	ldur	x0, [x29, #-16]
  40c820:	ldur	x1, [x29, #-24]
  40c824:	mov	w8, #0x1                   	// #1
  40c828:	and	w3, w8, #0x1
  40c82c:	bl	40c570 <__fxstatat@plt+0xaa90>
  40c830:	stur	x0, [x29, #-32]
  40c834:	ldur	x9, [x29, #-32]
  40c838:	cbnz	x9, 40c848 <__fxstatat@plt+0xad68>
  40c83c:	mov	x8, xzr
  40c840:	stur	x8, [x29, #-8]
  40c844:	b	40c9b4 <__fxstatat@plt+0xaed4>
  40c848:	ldur	x8, [x29, #-16]
  40c84c:	ldr	x9, [x8, #32]
  40c850:	subs	x9, x9, #0x1
  40c854:	str	x9, [x8, #32]
  40c858:	ldr	x8, [sp, #40]
  40c85c:	ldr	x8, [x8]
  40c860:	cbnz	x8, 40c9ac <__fxstatat@plt+0xaecc>
  40c864:	ldur	x8, [x29, #-16]
  40c868:	ldr	x9, [x8, #24]
  40c86c:	subs	x9, x9, #0x1
  40c870:	str	x9, [x8, #24]
  40c874:	ldur	x8, [x29, #-16]
  40c878:	ldr	x8, [x8, #24]
  40c87c:	ucvtf	s0, x8
  40c880:	ldur	x8, [x29, #-16]
  40c884:	ldr	x8, [x8, #40]
  40c888:	ldr	s1, [x8]
  40c88c:	ldur	x8, [x29, #-16]
  40c890:	ldr	x8, [x8, #16]
  40c894:	ucvtf	s2, x8
  40c898:	fmul	s1, s1, s2
  40c89c:	fcmp	s0, s1
  40c8a0:	cset	w10, mi  // mi = first
  40c8a4:	tbnz	w10, #0, 40c8ac <__fxstatat@plt+0xadcc>
  40c8a8:	b	40c9ac <__fxstatat@plt+0xaecc>
  40c8ac:	ldur	x0, [x29, #-16]
  40c8b0:	bl	40ba98 <__fxstatat@plt+0x9fb8>
  40c8b4:	ldur	x8, [x29, #-16]
  40c8b8:	ldr	x8, [x8, #24]
  40c8bc:	ucvtf	s0, x8
  40c8c0:	ldur	x8, [x29, #-16]
  40c8c4:	ldr	x8, [x8, #40]
  40c8c8:	ldr	s1, [x8]
  40c8cc:	ldur	x8, [x29, #-16]
  40c8d0:	ldr	x8, [x8, #16]
  40c8d4:	ucvtf	s2, x8
  40c8d8:	fmul	s1, s1, s2
  40c8dc:	fcmp	s0, s1
  40c8e0:	cset	w9, mi  // mi = first
  40c8e4:	tbnz	w9, #0, 40c8ec <__fxstatat@plt+0xae0c>
  40c8e8:	b	40c9ac <__fxstatat@plt+0xaecc>
  40c8ec:	ldur	x8, [x29, #-16]
  40c8f0:	ldr	x8, [x8, #40]
  40c8f4:	str	x8, [sp, #32]
  40c8f8:	ldr	x8, [sp, #32]
  40c8fc:	ldrb	w9, [x8, #16]
  40c900:	tbnz	w9, #0, 40c908 <__fxstatat@plt+0xae28>
  40c904:	b	40c928 <__fxstatat@plt+0xae48>
  40c908:	ldur	x8, [x29, #-16]
  40c90c:	ldr	x8, [x8, #16]
  40c910:	ucvtf	s0, x8
  40c914:	ldr	x8, [sp, #32]
  40c918:	ldr	s1, [x8, #4]
  40c91c:	fmul	s0, s0, s1
  40c920:	str	s0, [sp, #4]
  40c924:	b	40c950 <__fxstatat@plt+0xae70>
  40c928:	ldur	x8, [x29, #-16]
  40c92c:	ldr	x8, [x8, #16]
  40c930:	ucvtf	s0, x8
  40c934:	ldr	x8, [sp, #32]
  40c938:	ldr	s1, [x8, #4]
  40c93c:	fmul	s0, s0, s1
  40c940:	ldr	x8, [sp, #32]
  40c944:	ldr	s1, [x8, #8]
  40c948:	fmul	s0, s0, s1
  40c94c:	str	s0, [sp, #4]
  40c950:	ldr	s0, [sp, #4]
  40c954:	fcvtzu	x8, s0
  40c958:	str	x8, [sp, #24]
  40c95c:	ldur	x0, [x29, #-16]
  40c960:	ldr	x1, [sp, #24]
  40c964:	bl	40bf0c <__fxstatat@plt+0xa42c>
  40c968:	tbnz	w0, #0, 40c9ac <__fxstatat@plt+0xaecc>
  40c96c:	ldur	x8, [x29, #-16]
  40c970:	ldr	x8, [x8, #72]
  40c974:	str	x8, [sp, #16]
  40c978:	ldr	x8, [sp, #16]
  40c97c:	cbz	x8, 40c9a0 <__fxstatat@plt+0xaec0>
  40c980:	ldr	x8, [sp, #16]
  40c984:	ldr	x8, [x8, #8]
  40c988:	str	x8, [sp, #8]
  40c98c:	ldr	x0, [sp, #16]
  40c990:	bl	401980 <free@plt>
  40c994:	ldr	x8, [sp, #8]
  40c998:	str	x8, [sp, #16]
  40c99c:	b	40c978 <__fxstatat@plt+0xae98>
  40c9a0:	ldur	x8, [x29, #-16]
  40c9a4:	mov	x9, xzr
  40c9a8:	str	x9, [x8, #72]
  40c9ac:	ldur	x8, [x29, #-32]
  40c9b0:	stur	x8, [x29, #-8]
  40c9b4:	ldur	x0, [x29, #-8]
  40c9b8:	ldp	x29, x30, [sp, #80]
  40c9bc:	add	sp, sp, #0x60
  40c9c0:	ret
  40c9c4:	sub	sp, sp, #0x20
  40c9c8:	stp	x29, x30, [sp, #16]
  40c9cc:	add	x29, sp, #0x10
  40c9d0:	str	x0, [sp, #8]
  40c9d4:	ldr	x8, [sp, #8]
  40c9d8:	cmp	x8, #0xa
  40c9dc:	b.cs	40c9e8 <__fxstatat@plt+0xaf08>  // b.hs, b.nlast
  40c9e0:	mov	x8, #0xa                   	// #10
  40c9e4:	str	x8, [sp, #8]
  40c9e8:	ldr	x8, [sp, #8]
  40c9ec:	orr	x8, x8, #0x1
  40c9f0:	str	x8, [sp, #8]
  40c9f4:	ldr	x8, [sp, #8]
  40c9f8:	mov	x9, #0xffffffffffffffff    	// #-1
  40c9fc:	mov	w10, #0x0                   	// #0
  40ca00:	cmp	x9, x8
  40ca04:	str	w10, [sp, #4]
  40ca08:	b.eq	40ca1c <__fxstatat@plt+0xaf3c>  // b.none
  40ca0c:	ldr	x0, [sp, #8]
  40ca10:	bl	40ca48 <__fxstatat@plt+0xaf68>
  40ca14:	eor	w8, w0, #0x1
  40ca18:	str	w8, [sp, #4]
  40ca1c:	ldr	w8, [sp, #4]
  40ca20:	tbnz	w8, #0, 40ca28 <__fxstatat@plt+0xaf48>
  40ca24:	b	40ca38 <__fxstatat@plt+0xaf58>
  40ca28:	ldr	x8, [sp, #8]
  40ca2c:	add	x8, x8, #0x2
  40ca30:	str	x8, [sp, #8]
  40ca34:	b	40c9f4 <__fxstatat@plt+0xaf14>
  40ca38:	ldr	x0, [sp, #8]
  40ca3c:	ldp	x29, x30, [sp, #16]
  40ca40:	add	sp, sp, #0x20
  40ca44:	ret
  40ca48:	sub	sp, sp, #0x20
  40ca4c:	mov	x8, #0x3                   	// #3
  40ca50:	str	x0, [sp, #24]
  40ca54:	str	x8, [sp, #16]
  40ca58:	ldr	x8, [sp, #16]
  40ca5c:	ldr	x9, [sp, #16]
  40ca60:	mul	x8, x8, x9
  40ca64:	str	x8, [sp, #8]
  40ca68:	ldr	x8, [sp, #8]
  40ca6c:	ldr	x9, [sp, #24]
  40ca70:	mov	w10, #0x0                   	// #0
  40ca74:	cmp	x8, x9
  40ca78:	str	w10, [sp, #4]
  40ca7c:	b.cs	40caa0 <__fxstatat@plt+0xafc0>  // b.hs, b.nlast
  40ca80:	ldr	x8, [sp, #24]
  40ca84:	ldr	x9, [sp, #16]
  40ca88:	udiv	x10, x8, x9
  40ca8c:	mul	x9, x10, x9
  40ca90:	subs	x8, x8, x9
  40ca94:	cmp	x8, #0x0
  40ca98:	cset	w11, ne  // ne = any
  40ca9c:	str	w11, [sp, #4]
  40caa0:	ldr	w8, [sp, #4]
  40caa4:	tbnz	w8, #0, 40caac <__fxstatat@plt+0xafcc>
  40caa8:	b	40cae0 <__fxstatat@plt+0xb000>
  40caac:	ldr	x8, [sp, #16]
  40cab0:	add	x8, x8, #0x1
  40cab4:	str	x8, [sp, #16]
  40cab8:	ldr	x8, [sp, #16]
  40cabc:	mov	x9, #0x4                   	// #4
  40cac0:	mul	x8, x9, x8
  40cac4:	ldr	x9, [sp, #8]
  40cac8:	add	x8, x9, x8
  40cacc:	str	x8, [sp, #8]
  40cad0:	ldr	x8, [sp, #16]
  40cad4:	add	x8, x8, #0x1
  40cad8:	str	x8, [sp, #16]
  40cadc:	b	40ca68 <__fxstatat@plt+0xaf88>
  40cae0:	ldr	x8, [sp, #24]
  40cae4:	ldr	x9, [sp, #16]
  40cae8:	udiv	x10, x8, x9
  40caec:	mul	x9, x10, x9
  40caf0:	subs	x8, x8, x9
  40caf4:	mov	w11, wzr
  40caf8:	mov	w12, #0x1                   	// #1
  40cafc:	cmp	x8, #0x0
  40cb00:	csel	w11, w12, w11, ne  // ne = any
  40cb04:	cmp	w11, #0x0
  40cb08:	cset	w11, ne  // ne = any
  40cb0c:	and	w0, w11, #0x1
  40cb10:	add	sp, sp, #0x20
  40cb14:	ret
  40cb18:	sub	sp, sp, #0x10
  40cb1c:	mov	x8, xzr
  40cb20:	str	x0, [sp, #8]
  40cb24:	str	x1, [sp]
  40cb28:	ldr	x9, [sp]
  40cb2c:	str	x8, [x9]
  40cb30:	ldr	x8, [sp, #8]
  40cb34:	ldr	x8, [x8, #72]
  40cb38:	ldr	x9, [sp]
  40cb3c:	str	x8, [x9, #8]
  40cb40:	ldr	x8, [sp]
  40cb44:	ldr	x9, [sp, #8]
  40cb48:	str	x8, [x9, #72]
  40cb4c:	add	sp, sp, #0x10
  40cb50:	ret
  40cb54:	sub	sp, sp, #0x10
  40cb58:	mov	w8, #0x1                   	// #1
  40cb5c:	str	x0, [sp, #8]
  40cb60:	str	w1, [sp, #4]
  40cb64:	ldr	x9, [sp, #8]
  40cb68:	strb	w8, [x9, #28]
  40cb6c:	ldr	x9, [sp, #8]
  40cb70:	str	wzr, [x9, #20]
  40cb74:	ldr	x9, [sp, #8]
  40cb78:	str	wzr, [x9, #24]
  40cb7c:	str	wzr, [sp]
  40cb80:	ldr	w8, [sp]
  40cb84:	cmp	w8, #0x4
  40cb88:	b.ge	40cbac <__fxstatat@plt+0xb0cc>  // b.tcont
  40cb8c:	ldr	w8, [sp, #4]
  40cb90:	ldr	x9, [sp, #8]
  40cb94:	ldrsw	x10, [sp]
  40cb98:	str	w8, [x9, x10, lsl #2]
  40cb9c:	ldr	w8, [sp]
  40cba0:	add	w8, w8, #0x1
  40cba4:	str	w8, [sp]
  40cba8:	b	40cb80 <__fxstatat@plt+0xb0a0>
  40cbac:	ldr	w8, [sp, #4]
  40cbb0:	ldr	x9, [sp, #8]
  40cbb4:	str	w8, [x9, #16]
  40cbb8:	add	sp, sp, #0x10
  40cbbc:	ret
  40cbc0:	sub	sp, sp, #0x10
  40cbc4:	str	x0, [sp, #8]
  40cbc8:	ldr	x8, [sp, #8]
  40cbcc:	ldrb	w9, [x8, #28]
  40cbd0:	and	w0, w9, #0x1
  40cbd4:	add	sp, sp, #0x10
  40cbd8:	ret
  40cbdc:	sub	sp, sp, #0x20
  40cbe0:	mov	w8, #0x4                   	// #4
  40cbe4:	str	x0, [sp, #24]
  40cbe8:	str	w1, [sp, #20]
  40cbec:	ldr	x9, [sp, #24]
  40cbf0:	ldr	w10, [x9, #20]
  40cbf4:	ldr	x9, [sp, #24]
  40cbf8:	ldrb	w11, [x9, #28]
  40cbfc:	eor	w11, w11, #0x1
  40cc00:	and	w11, w11, #0x1
  40cc04:	add	w10, w10, w11
  40cc08:	udiv	w11, w10, w8
  40cc0c:	mul	w8, w11, w8
  40cc10:	subs	w8, w10, w8
  40cc14:	str	w8, [sp, #16]
  40cc18:	ldr	x9, [sp, #24]
  40cc1c:	ldr	w8, [sp, #16]
  40cc20:	mov	w12, w8
  40cc24:	ldr	w8, [x9, x12, lsl #2]
  40cc28:	str	w8, [sp, #12]
  40cc2c:	ldr	w8, [sp, #20]
  40cc30:	ldr	x9, [sp, #24]
  40cc34:	ldr	w10, [sp, #16]
  40cc38:	mov	w12, w10
  40cc3c:	str	w8, [x9, x12, lsl #2]
  40cc40:	ldr	w8, [sp, #16]
  40cc44:	ldr	x9, [sp, #24]
  40cc48:	str	w8, [x9, #20]
  40cc4c:	ldr	w8, [sp, #16]
  40cc50:	ldr	x9, [sp, #24]
  40cc54:	ldr	w10, [x9, #24]
  40cc58:	cmp	w8, w10
  40cc5c:	b.ne	40cc94 <__fxstatat@plt+0xb1b4>  // b.any
  40cc60:	ldr	x8, [sp, #24]
  40cc64:	ldr	w9, [x8, #24]
  40cc68:	ldr	x8, [sp, #24]
  40cc6c:	ldrb	w10, [x8, #28]
  40cc70:	eor	w10, w10, #0x1
  40cc74:	and	w10, w10, #0x1
  40cc78:	add	w9, w9, w10
  40cc7c:	mov	w10, #0x4                   	// #4
  40cc80:	udiv	w11, w9, w10
  40cc84:	mul	w10, w11, w10
  40cc88:	subs	w9, w9, w10
  40cc8c:	ldr	x8, [sp, #24]
  40cc90:	str	w9, [x8, #24]
  40cc94:	ldr	x8, [sp, #24]
  40cc98:	mov	w9, #0x0                   	// #0
  40cc9c:	strb	w9, [x8, #28]
  40cca0:	ldr	w0, [sp, #12]
  40cca4:	add	sp, sp, #0x20
  40cca8:	ret
  40ccac:	sub	sp, sp, #0x20
  40ccb0:	stp	x29, x30, [sp, #16]
  40ccb4:	add	x29, sp, #0x10
  40ccb8:	str	x0, [sp, #8]
  40ccbc:	ldr	x0, [sp, #8]
  40ccc0:	bl	40cbc0 <__fxstatat@plt+0xb0e0>
  40ccc4:	tbnz	w0, #0, 40cccc <__fxstatat@plt+0xb1ec>
  40ccc8:	b	40ccd0 <__fxstatat@plt+0xb1f0>
  40cccc:	bl	4018e0 <abort@plt>
  40ccd0:	ldr	x8, [sp, #8]
  40ccd4:	ldr	x9, [sp, #8]
  40ccd8:	ldr	w10, [x9, #20]
  40ccdc:	mov	w9, w10
  40cce0:	ldr	w10, [x8, x9, lsl #2]
  40cce4:	str	w10, [sp, #4]
  40cce8:	ldr	x8, [sp, #8]
  40ccec:	ldr	w10, [x8, #16]
  40ccf0:	ldr	x8, [sp, #8]
  40ccf4:	ldr	x9, [sp, #8]
  40ccf8:	ldr	w11, [x9, #20]
  40ccfc:	mov	w9, w11
  40cd00:	str	w10, [x8, x9, lsl #2]
  40cd04:	ldr	x8, [sp, #8]
  40cd08:	ldr	w10, [x8, #20]
  40cd0c:	ldr	x8, [sp, #8]
  40cd10:	ldr	w11, [x8, #24]
  40cd14:	cmp	w10, w11
  40cd18:	b.ne	40cd2c <__fxstatat@plt+0xb24c>  // b.any
  40cd1c:	ldr	x8, [sp, #8]
  40cd20:	mov	w9, #0x1                   	// #1
  40cd24:	strb	w9, [x8, #28]
  40cd28:	b	40cd54 <__fxstatat@plt+0xb274>
  40cd2c:	ldr	x8, [sp, #8]
  40cd30:	ldr	w9, [x8, #20]
  40cd34:	mov	w10, #0x4                   	// #4
  40cd38:	add	w9, w9, #0x4
  40cd3c:	subs	w9, w9, #0x1
  40cd40:	udiv	w11, w9, w10
  40cd44:	mul	w10, w11, w10
  40cd48:	subs	w9, w9, w10
  40cd4c:	ldr	x8, [sp, #8]
  40cd50:	str	w9, [x8, #20]
  40cd54:	ldr	w0, [sp, #4]
  40cd58:	ldp	x29, x30, [sp, #16]
  40cd5c:	add	sp, sp, #0x20
  40cd60:	ret
  40cd64:	sub	sp, sp, #0x20
  40cd68:	stp	x29, x30, [sp, #16]
  40cd6c:	add	x29, sp, #0x10
  40cd70:	mov	w0, #0xe                   	// #14
  40cd74:	bl	4017e0 <nl_langinfo@plt>
  40cd78:	str	x0, [sp, #8]
  40cd7c:	ldr	x8, [sp, #8]
  40cd80:	cbnz	x8, 40cd90 <__fxstatat@plt+0xb2b0>
  40cd84:	adrp	x8, 40f000 <__fxstatat@plt+0xd520>
  40cd88:	add	x8, x8, #0x20f
  40cd8c:	str	x8, [sp, #8]
  40cd90:	ldr	x8, [sp, #8]
  40cd94:	ldrb	w9, [x8]
  40cd98:	cbnz	w9, 40cda8 <__fxstatat@plt+0xb2c8>
  40cd9c:	adrp	x8, 410000 <__fxstatat@plt+0xe520>
  40cda0:	add	x8, x8, #0x40
  40cda4:	str	x8, [sp, #8]
  40cda8:	ldr	x0, [sp, #8]
  40cdac:	ldp	x29, x30, [sp, #16]
  40cdb0:	add	sp, sp, #0x20
  40cdb4:	ret
  40cdb8:	sub	sp, sp, #0x30
  40cdbc:	stp	x29, x30, [sp, #32]
  40cdc0:	add	x29, sp, #0x20
  40cdc4:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  40cdc8:	add	x8, x8, #0x230
  40cdcc:	adrp	x9, 410000 <__fxstatat@plt+0xe520>
  40cdd0:	add	x9, x9, #0x46
  40cdd4:	stur	w0, [x29, #-4]
  40cdd8:	ldr	w0, [x8]
  40cddc:	ldur	w1, [x29, #-4]
  40cde0:	stur	w0, [x29, #-8]
  40cde4:	mov	x0, x9
  40cde8:	stur	w1, [x29, #-12]
  40cdec:	bl	401ab0 <gettext@plt>
  40cdf0:	ldur	w10, [x29, #-8]
  40cdf4:	str	x0, [sp, #8]
  40cdf8:	mov	w0, w10
  40cdfc:	ldur	w1, [x29, #-12]
  40ce00:	ldr	x2, [sp, #8]
  40ce04:	bl	401740 <error@plt>
  40ce08:	bl	4018e0 <abort@plt>
  40ce0c:	sub	sp, sp, #0x30
  40ce10:	stp	x29, x30, [sp, #32]
  40ce14:	add	x29, sp, #0x20
  40ce18:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  40ce1c:	add	x8, x8, #0x230
  40ce20:	adrp	x9, 410000 <__fxstatat@plt+0xe520>
  40ce24:	add	x9, x9, #0x71
  40ce28:	stur	w0, [x29, #-4]
  40ce2c:	ldr	w0, [x8]
  40ce30:	ldur	w1, [x29, #-4]
  40ce34:	stur	w0, [x29, #-8]
  40ce38:	mov	x0, x9
  40ce3c:	stur	w1, [x29, #-12]
  40ce40:	bl	401ab0 <gettext@plt>
  40ce44:	ldur	w10, [x29, #-8]
  40ce48:	str	x0, [sp, #8]
  40ce4c:	mov	w0, w10
  40ce50:	ldur	w1, [x29, #-12]
  40ce54:	ldr	x2, [sp, #8]
  40ce58:	bl	401740 <error@plt>
  40ce5c:	bl	4018e0 <abort@plt>
  40ce60:	sub	sp, sp, #0x120
  40ce64:	stp	x29, x30, [sp, #256]
  40ce68:	str	x28, [sp, #272]
  40ce6c:	add	x29, sp, #0x100
  40ce70:	str	q7, [sp, #144]
  40ce74:	str	q6, [sp, #128]
  40ce78:	str	q5, [sp, #112]
  40ce7c:	str	q4, [sp, #96]
  40ce80:	str	q3, [sp, #80]
  40ce84:	str	q2, [sp, #64]
  40ce88:	str	q1, [sp, #48]
  40ce8c:	str	q0, [sp, #32]
  40ce90:	stur	x7, [x29, #-64]
  40ce94:	stur	x6, [x29, #-72]
  40ce98:	stur	x5, [x29, #-80]
  40ce9c:	stur	x4, [x29, #-88]
  40cea0:	stur	x3, [x29, #-96]
  40cea4:	stur	w0, [x29, #-4]
  40cea8:	stur	x1, [x29, #-16]
  40ceac:	stur	w2, [x29, #-20]
  40ceb0:	mov	w8, wzr
  40ceb4:	stur	w8, [x29, #-24]
  40ceb8:	ldurb	w8, [x29, #-20]
  40cebc:	tbz	w8, #6, 40cf68 <__fxstatat@plt+0xb488>
  40cec0:	b	40cec4 <__fxstatat@plt+0xb3e4>
  40cec4:	mov	w8, #0xffffff80            	// #-128
  40cec8:	stur	w8, [x29, #-28]
  40cecc:	mov	w8, #0xffffffd8            	// #-40
  40ced0:	stur	w8, [x29, #-32]
  40ced4:	add	x9, x29, #0x20
  40ced8:	stur	x9, [x29, #-56]
  40cedc:	add	x9, sp, #0x20
  40cee0:	add	x9, x9, #0x80
  40cee4:	stur	x9, [x29, #-40]
  40cee8:	sub	x9, x29, #0x60
  40ceec:	add	x9, x9, #0x28
  40cef0:	stur	x9, [x29, #-48]
  40cef4:	sub	x9, x29, #0x38
  40cef8:	add	x9, x9, #0x18
  40cefc:	ldur	w8, [x29, #-32]
  40cf00:	mov	w10, w8
  40cf04:	str	x9, [sp, #24]
  40cf08:	str	w10, [sp, #20]
  40cf0c:	tbz	w8, #31, 40cf44 <__fxstatat@plt+0xb464>
  40cf10:	b	40cf14 <__fxstatat@plt+0xb434>
  40cf14:	ldr	w8, [sp, #20]
  40cf18:	add	w9, w8, #0x8
  40cf1c:	ldr	x10, [sp, #24]
  40cf20:	str	w9, [x10]
  40cf24:	subs	w9, w9, #0x0
  40cf28:	b.gt	40cf44 <__fxstatat@plt+0xb464>
  40cf2c:	b	40cf30 <__fxstatat@plt+0xb450>
  40cf30:	ldur	x8, [x29, #-48]
  40cf34:	ldr	w9, [sp, #20]
  40cf38:	add	x8, x8, w9, sxtw
  40cf3c:	str	x8, [sp, #8]
  40cf40:	b	40cf58 <__fxstatat@plt+0xb478>
  40cf44:	ldur	x8, [x29, #-56]
  40cf48:	add	x9, x8, #0x8
  40cf4c:	stur	x9, [x29, #-56]
  40cf50:	str	x8, [sp, #8]
  40cf54:	b	40cf58 <__fxstatat@plt+0xb478>
  40cf58:	ldr	x8, [sp, #8]
  40cf5c:	ldr	w9, [x8]
  40cf60:	stur	w9, [x29, #-24]
  40cf64:	b	40cf68 <__fxstatat@plt+0xb488>
  40cf68:	ldur	w0, [x29, #-4]
  40cf6c:	ldur	x1, [x29, #-16]
  40cf70:	ldur	w2, [x29, #-20]
  40cf74:	ldur	w3, [x29, #-24]
  40cf78:	bl	401a60 <openat@plt>
  40cf7c:	bl	40d190 <__fxstatat@plt+0xb6b0>
  40cf80:	ldr	x28, [sp, #272]
  40cf84:	ldp	x29, x30, [sp, #256]
  40cf88:	add	sp, sp, #0x120
  40cf8c:	ret
  40cf90:	sub	sp, sp, #0x50
  40cf94:	stp	x29, x30, [sp, #64]
  40cf98:	add	x29, sp, #0x40
  40cf9c:	mov	w8, #0x4900                	// #18688
  40cfa0:	movk	w8, #0x8, lsl #16
  40cfa4:	stur	w0, [x29, #-12]
  40cfa8:	stur	x1, [x29, #-24]
  40cfac:	stur	w2, [x29, #-28]
  40cfb0:	str	x3, [sp, #24]
  40cfb4:	ldur	w9, [x29, #-28]
  40cfb8:	orr	w8, w8, w9
  40cfbc:	str	w8, [sp, #20]
  40cfc0:	ldur	w0, [x29, #-12]
  40cfc4:	ldur	x1, [x29, #-24]
  40cfc8:	ldr	w2, [sp, #20]
  40cfcc:	bl	40ce60 <__fxstatat@plt+0xb380>
  40cfd0:	str	w0, [sp, #16]
  40cfd4:	ldr	w8, [sp, #16]
  40cfd8:	cmp	w8, #0x0
  40cfdc:	cset	w8, ge  // ge = tcont
  40cfe0:	tbnz	w8, #0, 40cff0 <__fxstatat@plt+0xb510>
  40cfe4:	mov	x8, xzr
  40cfe8:	stur	x8, [x29, #-8]
  40cfec:	b	40d044 <__fxstatat@plt+0xb564>
  40cff0:	ldr	w0, [sp, #16]
  40cff4:	bl	4018d0 <fdopendir@plt>
  40cff8:	str	x0, [sp, #8]
  40cffc:	ldr	x8, [sp, #8]
  40d000:	cbz	x8, 40d014 <__fxstatat@plt+0xb534>
  40d004:	ldr	w8, [sp, #16]
  40d008:	ldr	x9, [sp, #24]
  40d00c:	str	w8, [x9]
  40d010:	b	40d03c <__fxstatat@plt+0xb55c>
  40d014:	bl	401a90 <__errno_location@plt>
  40d018:	ldr	w8, [x0]
  40d01c:	str	w8, [sp, #4]
  40d020:	ldr	w0, [sp, #16]
  40d024:	bl	4018a0 <close@plt>
  40d028:	ldr	w8, [sp, #4]
  40d02c:	str	w8, [sp]
  40d030:	bl	401a90 <__errno_location@plt>
  40d034:	ldr	w8, [sp]
  40d038:	str	w8, [x0]
  40d03c:	ldr	x8, [sp, #8]
  40d040:	stur	x8, [x29, #-8]
  40d044:	ldur	x0, [x29, #-8]
  40d048:	ldp	x29, x30, [sp, #64]
  40d04c:	add	sp, sp, #0x50
  40d050:	ret
  40d054:	sub	sp, sp, #0x20
  40d058:	stp	x29, x30, [sp, #16]
  40d05c:	add	x29, sp, #0x10
  40d060:	mov	x8, xzr
  40d064:	adrp	x9, 40f000 <__fxstatat@plt+0xd520>
  40d068:	add	x9, x9, #0xf49
  40d06c:	mov	w1, #0x80000               	// #524288
  40d070:	str	x0, [sp]
  40d074:	ldr	x10, [sp]
  40d078:	str	x8, [x10, #8]
  40d07c:	mov	x0, x9
  40d080:	bl	40afc0 <__fxstatat@plt+0x94e0>
  40d084:	ldr	x8, [sp]
  40d088:	str	w0, [x8]
  40d08c:	ldr	x8, [sp]
  40d090:	ldr	w11, [x8]
  40d094:	cmp	w11, #0x0
  40d098:	cset	w11, ge  // ge = tcont
  40d09c:	tbnz	w11, #0, 40d0d8 <__fxstatat@plt+0xb5f8>
  40d0a0:	mov	x8, xzr
  40d0a4:	mov	x0, x8
  40d0a8:	mov	x1, x8
  40d0ac:	bl	401700 <getcwd@plt>
  40d0b0:	ldr	x8, [sp]
  40d0b4:	str	x0, [x8, #8]
  40d0b8:	ldr	x8, [sp]
  40d0bc:	ldr	x8, [x8, #8]
  40d0c0:	mov	w9, #0xffffffff            	// #-1
  40d0c4:	mov	w10, wzr
  40d0c8:	cmp	x8, #0x0
  40d0cc:	csel	w9, w10, w9, ne  // ne = any
  40d0d0:	stur	w9, [x29, #-4]
  40d0d4:	b	40d0dc <__fxstatat@plt+0xb5fc>
  40d0d8:	stur	wzr, [x29, #-4]
  40d0dc:	ldur	w0, [x29, #-4]
  40d0e0:	ldp	x29, x30, [sp, #16]
  40d0e4:	add	sp, sp, #0x20
  40d0e8:	ret
  40d0ec:	sub	sp, sp, #0x20
  40d0f0:	stp	x29, x30, [sp, #16]
  40d0f4:	add	x29, sp, #0x10
  40d0f8:	mov	w8, wzr
  40d0fc:	str	x0, [sp]
  40d100:	ldr	x9, [sp]
  40d104:	ldr	w10, [x9]
  40d108:	cmp	w8, w10
  40d10c:	cset	w8, gt
  40d110:	tbnz	w8, #0, 40d128 <__fxstatat@plt+0xb648>
  40d114:	ldr	x8, [sp]
  40d118:	ldr	w0, [x8]
  40d11c:	bl	401750 <fchdir@plt>
  40d120:	stur	w0, [x29, #-4]
  40d124:	b	40d138 <__fxstatat@plt+0xb658>
  40d128:	ldr	x8, [sp]
  40d12c:	ldr	x0, [x8, #8]
  40d130:	bl	40d20c <__fxstatat@plt+0xb72c>
  40d134:	stur	w0, [x29, #-4]
  40d138:	ldur	w0, [x29, #-4]
  40d13c:	ldp	x29, x30, [sp, #16]
  40d140:	add	sp, sp, #0x20
  40d144:	ret
  40d148:	sub	sp, sp, #0x20
  40d14c:	stp	x29, x30, [sp, #16]
  40d150:	add	x29, sp, #0x10
  40d154:	str	x0, [sp, #8]
  40d158:	ldr	x8, [sp, #8]
  40d15c:	ldr	w9, [x8]
  40d160:	cmp	w9, #0x0
  40d164:	cset	w9, lt  // lt = tstop
  40d168:	tbnz	w9, #0, 40d178 <__fxstatat@plt+0xb698>
  40d16c:	ldr	x8, [sp, #8]
  40d170:	ldr	w0, [x8]
  40d174:	bl	4018a0 <close@plt>
  40d178:	ldr	x8, [sp, #8]
  40d17c:	ldr	x0, [x8, #8]
  40d180:	bl	401980 <free@plt>
  40d184:	ldp	x29, x30, [sp, #16]
  40d188:	add	sp, sp, #0x20
  40d18c:	ret
  40d190:	sub	sp, sp, #0x20
  40d194:	stp	x29, x30, [sp, #16]
  40d198:	add	x29, sp, #0x10
  40d19c:	mov	w8, wzr
  40d1a0:	stur	w0, [x29, #-4]
  40d1a4:	ldur	w9, [x29, #-4]
  40d1a8:	cmp	w8, w9
  40d1ac:	cset	w8, gt
  40d1b0:	tbnz	w8, #0, 40d1fc <__fxstatat@plt+0xb71c>
  40d1b4:	ldur	w8, [x29, #-4]
  40d1b8:	cmp	w8, #0x2
  40d1bc:	b.gt	40d1fc <__fxstatat@plt+0xb71c>
  40d1c0:	ldur	w0, [x29, #-4]
  40d1c4:	bl	40e7d0 <__fxstatat@plt+0xccf0>
  40d1c8:	str	w0, [sp, #8]
  40d1cc:	bl	401a90 <__errno_location@plt>
  40d1d0:	ldr	w8, [x0]
  40d1d4:	str	w8, [sp, #4]
  40d1d8:	ldur	w0, [x29, #-4]
  40d1dc:	bl	4018a0 <close@plt>
  40d1e0:	ldr	w8, [sp, #4]
  40d1e4:	str	w8, [sp]
  40d1e8:	bl	401a90 <__errno_location@plt>
  40d1ec:	ldr	w8, [sp]
  40d1f0:	str	w8, [x0]
  40d1f4:	ldr	w9, [sp, #8]
  40d1f8:	stur	w9, [x29, #-4]
  40d1fc:	ldur	w0, [x29, #-4]
  40d200:	ldp	x29, x30, [sp, #16]
  40d204:	add	sp, sp, #0x20
  40d208:	ret
  40d20c:	sub	sp, sp, #0x90
  40d210:	stp	x29, x30, [sp, #128]
  40d214:	add	x29, sp, #0x80
  40d218:	adrp	x8, 410000 <__fxstatat@plt+0xe520>
  40d21c:	add	x8, x8, #0xa7
  40d220:	adrp	x9, 410000 <__fxstatat@plt+0xe520>
  40d224:	add	x9, x9, #0xb8
  40d228:	stur	x0, [x29, #-16]
  40d22c:	ldur	x0, [x29, #-16]
  40d230:	str	x8, [sp, #24]
  40d234:	str	x9, [sp, #16]
  40d238:	bl	401970 <chdir@plt>
  40d23c:	stur	w0, [x29, #-20]
  40d240:	ldur	w10, [x29, #-20]
  40d244:	cbz	w10, 40d258 <__fxstatat@plt+0xb778>
  40d248:	bl	401a90 <__errno_location@plt>
  40d24c:	ldr	w8, [x0]
  40d250:	cmp	w8, #0x24
  40d254:	b.eq	40d264 <__fxstatat@plt+0xb784>  // b.none
  40d258:	ldur	w8, [x29, #-20]
  40d25c:	stur	w8, [x29, #-4]
  40d260:	b	40d550 <__fxstatat@plt+0xba70>
  40d264:	ldur	x0, [x29, #-16]
  40d268:	bl	401710 <strlen@plt>
  40d26c:	stur	x0, [x29, #-32]
  40d270:	ldur	x8, [x29, #-16]
  40d274:	ldur	x9, [x29, #-32]
  40d278:	add	x8, x8, x9
  40d27c:	stur	x8, [x29, #-40]
  40d280:	sub	x0, x29, #0x2c
  40d284:	bl	40d560 <__fxstatat@plt+0xba80>
  40d288:	ldur	x8, [x29, #-32]
  40d28c:	mov	x9, xzr
  40d290:	cmp	x9, x8
  40d294:	cset	w10, cs  // cs = hs, nlast
  40d298:	tbnz	w10, #0, 40d2a0 <__fxstatat@plt+0xb7c0>
  40d29c:	b	40d2b8 <__fxstatat@plt+0xb7d8>
  40d2a0:	adrp	x0, 410000 <__fxstatat@plt+0xe520>
  40d2a4:	add	x0, x0, #0x9f
  40d2a8:	ldr	x1, [sp, #24]
  40d2ac:	mov	w2, #0x7e                  	// #126
  40d2b0:	ldr	x3, [sp, #16]
  40d2b4:	bl	401a80 <__assert_fail@plt>
  40d2b8:	ldur	x8, [x29, #-32]
  40d2bc:	mov	x9, #0x1000                	// #4096
  40d2c0:	cmp	x9, x8
  40d2c4:	b.hi	40d2cc <__fxstatat@plt+0xb7ec>  // b.pmore
  40d2c8:	b	40d2e4 <__fxstatat@plt+0xb804>
  40d2cc:	adrp	x0, 410000 <__fxstatat@plt+0xe520>
  40d2d0:	add	x0, x0, #0xcf
  40d2d4:	ldr	x1, [sp, #24]
  40d2d8:	mov	w2, #0x7f                  	// #127
  40d2dc:	ldr	x3, [sp, #16]
  40d2e0:	bl	401a80 <__assert_fail@plt>
  40d2e4:	ldur	x0, [x29, #-16]
  40d2e8:	adrp	x1, 410000 <__fxstatat@plt+0xe520>
  40d2ec:	add	x1, x1, #0x170
  40d2f0:	bl	4019a0 <strspn@plt>
  40d2f4:	stur	x0, [x29, #-56]
  40d2f8:	ldur	x8, [x29, #-56]
  40d2fc:	cmp	x8, #0x2
  40d300:	b.ne	40d390 <__fxstatat@plt+0xb8b0>  // b.any
  40d304:	ldur	x8, [x29, #-16]
  40d308:	add	x0, x8, #0x3
  40d30c:	ldur	x8, [x29, #-40]
  40d310:	ldur	x9, [x29, #-16]
  40d314:	add	x9, x9, #0x3
  40d318:	subs	x2, x8, x9
  40d31c:	mov	w1, #0x2f                  	// #47
  40d320:	bl	401a10 <memchr@plt>
  40d324:	str	x0, [sp, #56]
  40d328:	ldr	x8, [sp, #56]
  40d32c:	cbnz	x8, 40d348 <__fxstatat@plt+0xb868>
  40d330:	bl	401a90 <__errno_location@plt>
  40d334:	mov	w8, #0x24                  	// #36
  40d338:	str	w8, [x0]
  40d33c:	mov	w8, #0xffffffff            	// #-1
  40d340:	stur	w8, [x29, #-4]
  40d344:	b	40d550 <__fxstatat@plt+0xba70>
  40d348:	ldr	x8, [sp, #56]
  40d34c:	mov	w9, #0x0                   	// #0
  40d350:	strb	w9, [x8]
  40d354:	ldur	x1, [x29, #-16]
  40d358:	sub	x0, x29, #0x2c
  40d35c:	bl	40d57c <__fxstatat@plt+0xba9c>
  40d360:	stur	w0, [x29, #-60]
  40d364:	ldr	x8, [sp, #56]
  40d368:	mov	w9, #0x2f                  	// #47
  40d36c:	strb	w9, [x8]
  40d370:	ldur	w9, [x29, #-60]
  40d374:	cbz	w9, 40d37c <__fxstatat@plt+0xb89c>
  40d378:	b	40d520 <__fxstatat@plt+0xba40>
  40d37c:	ldr	x8, [sp, #56]
  40d380:	add	x0, x8, #0x1
  40d384:	bl	40d5ec <__fxstatat@plt+0xbb0c>
  40d388:	stur	x0, [x29, #-16]
  40d38c:	b	40d3c0 <__fxstatat@plt+0xb8e0>
  40d390:	ldur	x8, [x29, #-56]
  40d394:	cbz	x8, 40d3c0 <__fxstatat@plt+0xb8e0>
  40d398:	sub	x0, x29, #0x2c
  40d39c:	adrp	x1, 410000 <__fxstatat@plt+0xe520>
  40d3a0:	add	x1, x1, #0x170
  40d3a4:	bl	40d57c <__fxstatat@plt+0xba9c>
  40d3a8:	cbz	w0, 40d3b0 <__fxstatat@plt+0xb8d0>
  40d3ac:	b	40d520 <__fxstatat@plt+0xba40>
  40d3b0:	ldur	x8, [x29, #-56]
  40d3b4:	ldur	x9, [x29, #-16]
  40d3b8:	add	x8, x9, x8
  40d3bc:	stur	x8, [x29, #-16]
  40d3c0:	ldur	x8, [x29, #-16]
  40d3c4:	ldrb	w9, [x8]
  40d3c8:	cmp	w9, #0x2f
  40d3cc:	b.eq	40d3d4 <__fxstatat@plt+0xb8f4>  // b.none
  40d3d0:	b	40d3ec <__fxstatat@plt+0xb90c>
  40d3d4:	adrp	x0, 410000 <__fxstatat@plt+0xe520>
  40d3d8:	add	x0, x0, #0xdb
  40d3dc:	ldr	x1, [sp, #24]
  40d3e0:	mov	w2, #0xa2                  	// #162
  40d3e4:	ldr	x3, [sp, #16]
  40d3e8:	bl	401a80 <__assert_fail@plt>
  40d3ec:	ldur	x8, [x29, #-16]
  40d3f0:	ldur	x9, [x29, #-40]
  40d3f4:	cmp	x8, x9
  40d3f8:	b.hi	40d400 <__fxstatat@plt+0xb920>  // b.pmore
  40d3fc:	b	40d418 <__fxstatat@plt+0xb938>
  40d400:	adrp	x0, 410000 <__fxstatat@plt+0xe520>
  40d404:	add	x0, x0, #0xe7
  40d408:	ldr	x1, [sp, #24]
  40d40c:	mov	w2, #0xa3                  	// #163
  40d410:	ldr	x3, [sp, #16]
  40d414:	bl	401a80 <__assert_fail@plt>
  40d418:	ldur	x8, [x29, #-40]
  40d41c:	ldur	x9, [x29, #-16]
  40d420:	subs	x8, x8, x9
  40d424:	mov	x9, #0x1000                	// #4096
  40d428:	cmp	x9, x8
  40d42c:	b.gt	40d4dc <__fxstatat@plt+0xb9fc>
  40d430:	ldur	x0, [x29, #-16]
  40d434:	mov	w1, #0x2f                  	// #47
  40d438:	mov	x2, #0x1000                	// #4096
  40d43c:	bl	4019b0 <memrchr@plt>
  40d440:	str	x0, [sp, #40]
  40d444:	ldr	x8, [sp, #40]
  40d448:	cbnz	x8, 40d464 <__fxstatat@plt+0xb984>
  40d44c:	bl	401a90 <__errno_location@plt>
  40d450:	mov	w8, #0x24                  	// #36
  40d454:	str	w8, [x0]
  40d458:	mov	w8, #0xffffffff            	// #-1
  40d45c:	stur	w8, [x29, #-4]
  40d460:	b	40d550 <__fxstatat@plt+0xba70>
  40d464:	ldr	x8, [sp, #40]
  40d468:	mov	w9, #0x0                   	// #0
  40d46c:	strb	w9, [x8]
  40d470:	ldr	x8, [sp, #40]
  40d474:	ldur	x10, [x29, #-16]
  40d478:	subs	x8, x8, x10
  40d47c:	cmp	x8, #0x1, lsl #12
  40d480:	b.ge	40d488 <__fxstatat@plt+0xb9a8>  // b.tcont
  40d484:	b	40d4a0 <__fxstatat@plt+0xb9c0>
  40d488:	adrp	x0, 410000 <__fxstatat@plt+0xe520>
  40d48c:	add	x0, x0, #0xf6
  40d490:	ldr	x1, [sp, #24]
  40d494:	mov	w2, #0xb3                  	// #179
  40d498:	ldr	x3, [sp, #16]
  40d49c:	bl	401a80 <__assert_fail@plt>
  40d4a0:	ldur	x1, [x29, #-16]
  40d4a4:	sub	x0, x29, #0x2c
  40d4a8:	bl	40d57c <__fxstatat@plt+0xba9c>
  40d4ac:	str	w0, [sp, #52]
  40d4b0:	ldr	x8, [sp, #40]
  40d4b4:	mov	w9, #0x2f                  	// #47
  40d4b8:	strb	w9, [x8]
  40d4bc:	ldr	w9, [sp, #52]
  40d4c0:	cbz	w9, 40d4c8 <__fxstatat@plt+0xb9e8>
  40d4c4:	b	40d520 <__fxstatat@plt+0xba40>
  40d4c8:	ldr	x8, [sp, #40]
  40d4cc:	add	x0, x8, #0x1
  40d4d0:	bl	40d5ec <__fxstatat@plt+0xbb0c>
  40d4d4:	stur	x0, [x29, #-16]
  40d4d8:	b	40d418 <__fxstatat@plt+0xb938>
  40d4dc:	ldur	x8, [x29, #-16]
  40d4e0:	ldur	x9, [x29, #-40]
  40d4e4:	cmp	x8, x9
  40d4e8:	b.cs	40d500 <__fxstatat@plt+0xba20>  // b.hs, b.nlast
  40d4ec:	ldur	x1, [x29, #-16]
  40d4f0:	sub	x0, x29, #0x2c
  40d4f4:	bl	40d57c <__fxstatat@plt+0xba9c>
  40d4f8:	cbz	w0, 40d500 <__fxstatat@plt+0xba20>
  40d4fc:	b	40d520 <__fxstatat@plt+0xba40>
  40d500:	sub	x0, x29, #0x2c
  40d504:	bl	40d628 <__fxstatat@plt+0xbb48>
  40d508:	cbz	w0, 40d510 <__fxstatat@plt+0xba30>
  40d50c:	b	40d520 <__fxstatat@plt+0xba40>
  40d510:	sub	x0, x29, #0x2c
  40d514:	bl	40d650 <__fxstatat@plt+0xbb70>
  40d518:	stur	wzr, [x29, #-4]
  40d51c:	b	40d550 <__fxstatat@plt+0xba70>
  40d520:	bl	401a90 <__errno_location@plt>
  40d524:	ldr	w8, [x0]
  40d528:	str	w8, [sp, #36]
  40d52c:	sub	x0, x29, #0x2c
  40d530:	bl	40d650 <__fxstatat@plt+0xbb70>
  40d534:	ldr	w8, [sp, #36]
  40d538:	str	w8, [sp, #12]
  40d53c:	bl	401a90 <__errno_location@plt>
  40d540:	ldr	w8, [sp, #12]
  40d544:	str	w8, [x0]
  40d548:	mov	w9, #0xffffffff            	// #-1
  40d54c:	stur	w9, [x29, #-4]
  40d550:	ldur	w0, [x29, #-4]
  40d554:	ldp	x29, x30, [sp, #128]
  40d558:	add	sp, sp, #0x90
  40d55c:	ret
  40d560:	sub	sp, sp, #0x10
  40d564:	mov	w8, #0xffffff9c            	// #-100
  40d568:	str	x0, [sp, #8]
  40d56c:	ldr	x9, [sp, #8]
  40d570:	str	w8, [x9]
  40d574:	add	sp, sp, #0x10
  40d578:	ret
  40d57c:	sub	sp, sp, #0x30
  40d580:	stp	x29, x30, [sp, #32]
  40d584:	add	x29, sp, #0x20
  40d588:	mov	w2, #0x4900                	// #18688
  40d58c:	str	x0, [sp, #16]
  40d590:	str	x1, [sp, #8]
  40d594:	ldr	x8, [sp, #16]
  40d598:	ldr	w0, [x8]
  40d59c:	ldr	x1, [sp, #8]
  40d5a0:	bl	401a60 <openat@plt>
  40d5a4:	str	w0, [sp, #4]
  40d5a8:	ldr	w9, [sp, #4]
  40d5ac:	cmp	w9, #0x0
  40d5b0:	cset	w9, ge  // ge = tcont
  40d5b4:	tbnz	w9, #0, 40d5c4 <__fxstatat@plt+0xbae4>
  40d5b8:	mov	w8, #0xffffffff            	// #-1
  40d5bc:	stur	w8, [x29, #-4]
  40d5c0:	b	40d5dc <__fxstatat@plt+0xbafc>
  40d5c4:	ldr	x0, [sp, #16]
  40d5c8:	bl	40d650 <__fxstatat@plt+0xbb70>
  40d5cc:	ldr	w8, [sp, #4]
  40d5d0:	ldr	x9, [sp, #16]
  40d5d4:	str	w8, [x9]
  40d5d8:	stur	wzr, [x29, #-4]
  40d5dc:	ldur	w0, [x29, #-4]
  40d5e0:	ldp	x29, x30, [sp, #32]
  40d5e4:	add	sp, sp, #0x30
  40d5e8:	ret
  40d5ec:	sub	sp, sp, #0x20
  40d5f0:	stp	x29, x30, [sp, #16]
  40d5f4:	add	x29, sp, #0x10
  40d5f8:	adrp	x1, 410000 <__fxstatat@plt+0xe520>
  40d5fc:	add	x1, x1, #0x170
  40d600:	str	x0, [sp, #8]
  40d604:	ldr	x0, [sp, #8]
  40d608:	bl	4019a0 <strspn@plt>
  40d60c:	str	x0, [sp]
  40d610:	ldr	x8, [sp, #8]
  40d614:	ldr	x9, [sp]
  40d618:	add	x0, x8, x9
  40d61c:	ldp	x29, x30, [sp, #16]
  40d620:	add	sp, sp, #0x20
  40d624:	ret
  40d628:	sub	sp, sp, #0x20
  40d62c:	stp	x29, x30, [sp, #16]
  40d630:	add	x29, sp, #0x10
  40d634:	str	x0, [sp, #8]
  40d638:	ldr	x8, [sp, #8]
  40d63c:	ldr	w0, [x8]
  40d640:	bl	401750 <fchdir@plt>
  40d644:	ldp	x29, x30, [sp, #16]
  40d648:	add	sp, sp, #0x20
  40d64c:	ret
  40d650:	sub	sp, sp, #0x20
  40d654:	stp	x29, x30, [sp, #16]
  40d658:	add	x29, sp, #0x10
  40d65c:	mov	w8, wzr
  40d660:	str	x0, [sp, #8]
  40d664:	ldr	x9, [sp, #8]
  40d668:	ldr	w10, [x9]
  40d66c:	cmp	w8, w10
  40d670:	cset	w8, gt
  40d674:	tbnz	w8, #0, 40d6c0 <__fxstatat@plt+0xbbe0>
  40d678:	ldr	x8, [sp, #8]
  40d67c:	ldr	w0, [x8]
  40d680:	bl	4018a0 <close@plt>
  40d684:	cmp	w0, #0x0
  40d688:	cset	w9, ne  // ne = any
  40d68c:	and	w9, w9, #0x1
  40d690:	strb	w9, [sp, #7]
  40d694:	ldrb	w9, [sp, #7]
  40d698:	tbnz	w9, #0, 40d6a0 <__fxstatat@plt+0xbbc0>
  40d69c:	b	40d6c0 <__fxstatat@plt+0xbbe0>
  40d6a0:	adrp	x0, 410000 <__fxstatat@plt+0xe520>
  40d6a4:	add	x0, x0, #0x109
  40d6a8:	adrp	x1, 410000 <__fxstatat@plt+0xe520>
  40d6ac:	add	x1, x1, #0xa7
  40d6b0:	mov	w2, #0x40                  	// #64
  40d6b4:	adrp	x3, 410000 <__fxstatat@plt+0xe520>
  40d6b8:	add	x3, x3, #0x116
  40d6bc:	bl	401a80 <__assert_fail@plt>
  40d6c0:	ldp	x29, x30, [sp, #16]
  40d6c4:	add	sp, sp, #0x20
  40d6c8:	ret
  40d6cc:	sub	sp, sp, #0x30
  40d6d0:	stp	x29, x30, [sp, #32]
  40d6d4:	add	x29, sp, #0x20
  40d6d8:	str	x0, [sp, #16]
  40d6dc:	str	wzr, [sp, #12]
  40d6e0:	str	wzr, [sp, #4]
  40d6e4:	ldr	x0, [sp, #16]
  40d6e8:	bl	4017c0 <fileno@plt>
  40d6ec:	str	w0, [sp, #8]
  40d6f0:	ldr	w8, [sp, #8]
  40d6f4:	cmp	w8, #0x0
  40d6f8:	cset	w8, ge  // ge = tcont
  40d6fc:	tbnz	w8, #0, 40d710 <__fxstatat@plt+0xbc30>
  40d700:	ldr	x0, [sp, #16]
  40d704:	bl	4017d0 <fclose@plt>
  40d708:	stur	w0, [x29, #-4]
  40d70c:	b	40d790 <__fxstatat@plt+0xbcb0>
  40d710:	ldr	x0, [sp, #16]
  40d714:	bl	401a40 <__freading@plt>
  40d718:	cbz	w0, 40d740 <__fxstatat@plt+0xbc60>
  40d71c:	ldr	x0, [sp, #16]
  40d720:	bl	4017c0 <fileno@plt>
  40d724:	mov	x8, xzr
  40d728:	mov	x1, x8
  40d72c:	mov	w2, #0x1                   	// #1
  40d730:	bl	4017a0 <lseek@plt>
  40d734:	mov	x8, #0xffffffffffffffff    	// #-1
  40d738:	cmp	x0, x8
  40d73c:	b.eq	40d758 <__fxstatat@plt+0xbc78>  // b.none
  40d740:	ldr	x0, [sp, #16]
  40d744:	bl	40dd38 <__fxstatat@plt+0xc258>
  40d748:	cbz	w0, 40d758 <__fxstatat@plt+0xbc78>
  40d74c:	bl	401a90 <__errno_location@plt>
  40d750:	ldr	w8, [x0]
  40d754:	str	w8, [sp, #12]
  40d758:	ldr	x0, [sp, #16]
  40d75c:	bl	4017d0 <fclose@plt>
  40d760:	str	w0, [sp, #4]
  40d764:	ldr	w8, [sp, #12]
  40d768:	cbz	w8, 40d788 <__fxstatat@plt+0xbca8>
  40d76c:	ldr	w8, [sp, #12]
  40d770:	str	w8, [sp]
  40d774:	bl	401a90 <__errno_location@plt>
  40d778:	ldr	w8, [sp]
  40d77c:	str	w8, [x0]
  40d780:	mov	w9, #0xffffffff            	// #-1
  40d784:	str	w9, [sp, #4]
  40d788:	ldr	w8, [sp, #4]
  40d78c:	stur	w8, [x29, #-4]
  40d790:	ldur	w0, [x29, #-4]
  40d794:	ldp	x29, x30, [sp, #32]
  40d798:	add	sp, sp, #0x30
  40d79c:	ret
  40d7a0:	sub	sp, sp, #0x180
  40d7a4:	stp	x29, x30, [sp, #352]
  40d7a8:	str	x28, [sp, #368]
  40d7ac:	add	x29, sp, #0x160
  40d7b0:	str	q7, [sp, #224]
  40d7b4:	str	q6, [sp, #208]
  40d7b8:	str	q5, [sp, #192]
  40d7bc:	str	q4, [sp, #176]
  40d7c0:	str	q3, [sp, #160]
  40d7c4:	str	q2, [sp, #144]
  40d7c8:	str	q1, [sp, #128]
  40d7cc:	str	q0, [sp, #112]
  40d7d0:	stur	x7, [x29, #-72]
  40d7d4:	stur	x6, [x29, #-80]
  40d7d8:	stur	x5, [x29, #-88]
  40d7dc:	stur	x4, [x29, #-96]
  40d7e0:	stur	x3, [x29, #-104]
  40d7e4:	stur	x2, [x29, #-112]
  40d7e8:	stur	w0, [x29, #-4]
  40d7ec:	stur	w1, [x29, #-8]
  40d7f0:	mov	w8, #0xffffffff            	// #-1
  40d7f4:	stur	w8, [x29, #-44]
  40d7f8:	mov	w8, #0xffffff80            	// #-128
  40d7fc:	stur	w8, [x29, #-12]
  40d800:	mov	w8, #0xffffffd0            	// #-48
  40d804:	stur	w8, [x29, #-16]
  40d808:	add	x9, sp, #0x70
  40d80c:	add	x9, x9, #0x80
  40d810:	stur	x9, [x29, #-24]
  40d814:	sub	x9, x29, #0x70
  40d818:	add	x9, x9, #0x30
  40d81c:	stur	x9, [x29, #-32]
  40d820:	add	x9, x29, #0x20
  40d824:	stur	x9, [x29, #-40]
  40d828:	ldur	w8, [x29, #-8]
  40d82c:	mov	w10, w8
  40d830:	str	w10, [sp, #108]
  40d834:	cbz	w8, 40d84c <__fxstatat@plt+0xbd6c>
  40d838:	b	40d83c <__fxstatat@plt+0xbd5c>
  40d83c:	ldr	w8, [sp, #108]
  40d840:	subs	w9, w8, #0x406
  40d844:	b.eq	40d8d0 <__fxstatat@plt+0xbdf0>  // b.none
  40d848:	b	40d954 <__fxstatat@plt+0xbe74>
  40d84c:	sub	x8, x29, #0x28
  40d850:	add	x8, x8, #0x18
  40d854:	ldur	w9, [x29, #-16]
  40d858:	mov	w10, w9
  40d85c:	str	x8, [sp, #96]
  40d860:	str	w10, [sp, #92]
  40d864:	tbz	w9, #31, 40d89c <__fxstatat@plt+0xbdbc>
  40d868:	b	40d86c <__fxstatat@plt+0xbd8c>
  40d86c:	ldr	w8, [sp, #92]
  40d870:	add	w9, w8, #0x8
  40d874:	ldr	x10, [sp, #96]
  40d878:	str	w9, [x10]
  40d87c:	subs	w9, w9, #0x0
  40d880:	b.gt	40d89c <__fxstatat@plt+0xbdbc>
  40d884:	b	40d888 <__fxstatat@plt+0xbda8>
  40d888:	ldur	x8, [x29, #-32]
  40d88c:	ldr	w9, [sp, #92]
  40d890:	add	x8, x8, w9, sxtw
  40d894:	str	x8, [sp, #80]
  40d898:	b	40d8b0 <__fxstatat@plt+0xbdd0>
  40d89c:	ldur	x8, [x29, #-40]
  40d8a0:	add	x9, x8, #0x8
  40d8a4:	stur	x9, [x29, #-40]
  40d8a8:	str	x8, [sp, #80]
  40d8ac:	b	40d8b0 <__fxstatat@plt+0xbdd0>
  40d8b0:	ldr	x8, [sp, #80]
  40d8b4:	ldr	w9, [x8]
  40d8b8:	stur	w9, [x29, #-48]
  40d8bc:	ldur	w0, [x29, #-4]
  40d8c0:	ldur	w1, [x29, #-48]
  40d8c4:	bl	40db98 <__fxstatat@plt+0xc0b8>
  40d8c8:	stur	w0, [x29, #-44]
  40d8cc:	b	40db84 <__fxstatat@plt+0xc0a4>
  40d8d0:	sub	x8, x29, #0x28
  40d8d4:	add	x8, x8, #0x18
  40d8d8:	ldur	w9, [x29, #-16]
  40d8dc:	mov	w10, w9
  40d8e0:	str	x8, [sp, #72]
  40d8e4:	str	w10, [sp, #68]
  40d8e8:	tbz	w9, #31, 40d920 <__fxstatat@plt+0xbe40>
  40d8ec:	b	40d8f0 <__fxstatat@plt+0xbe10>
  40d8f0:	ldr	w8, [sp, #68]
  40d8f4:	add	w9, w8, #0x8
  40d8f8:	ldr	x10, [sp, #72]
  40d8fc:	str	w9, [x10]
  40d900:	subs	w9, w9, #0x0
  40d904:	b.gt	40d920 <__fxstatat@plt+0xbe40>
  40d908:	b	40d90c <__fxstatat@plt+0xbe2c>
  40d90c:	ldur	x8, [x29, #-32]
  40d910:	ldr	w9, [sp, #68]
  40d914:	add	x8, x8, w9, sxtw
  40d918:	str	x8, [sp, #56]
  40d91c:	b	40d934 <__fxstatat@plt+0xbe54>
  40d920:	ldur	x8, [x29, #-40]
  40d924:	add	x9, x8, #0x8
  40d928:	stur	x9, [x29, #-40]
  40d92c:	str	x8, [sp, #56]
  40d930:	b	40d934 <__fxstatat@plt+0xbe54>
  40d934:	ldr	x8, [sp, #56]
  40d938:	ldr	w9, [x8]
  40d93c:	stur	w9, [x29, #-52]
  40d940:	ldur	w0, [x29, #-4]
  40d944:	ldur	w1, [x29, #-52]
  40d948:	bl	40dbd4 <__fxstatat@plt+0xc0f4>
  40d94c:	stur	w0, [x29, #-44]
  40d950:	b	40db84 <__fxstatat@plt+0xc0a4>
  40d954:	ldur	w8, [x29, #-8]
  40d958:	mov	w9, w8
  40d95c:	str	w9, [sp, #52]
  40d960:	cbz	w8, 40da70 <__fxstatat@plt+0xbf90>
  40d964:	b	40d968 <__fxstatat@plt+0xbe88>
  40d968:	ldr	w8, [sp, #52]
  40d96c:	subs	w9, w8, #0x1
  40d970:	b.eq	40da5c <__fxstatat@plt+0xbf7c>  // b.none
  40d974:	b	40d978 <__fxstatat@plt+0xbe98>
  40d978:	ldr	w8, [sp, #52]
  40d97c:	subs	w9, w8, #0x2
  40d980:	b.eq	40da70 <__fxstatat@plt+0xbf90>  // b.none
  40d984:	b	40d988 <__fxstatat@plt+0xbea8>
  40d988:	ldr	w8, [sp, #52]
  40d98c:	subs	w9, w8, #0x3
  40d990:	b.eq	40da5c <__fxstatat@plt+0xbf7c>  // b.none
  40d994:	b	40d998 <__fxstatat@plt+0xbeb8>
  40d998:	ldr	w8, [sp, #52]
  40d99c:	subs	w9, w8, #0x4
  40d9a0:	b.eq	40da70 <__fxstatat@plt+0xbf90>  // b.none
  40d9a4:	b	40d9a8 <__fxstatat@plt+0xbec8>
  40d9a8:	ldr	w8, [sp, #52]
  40d9ac:	subs	w9, w8, #0x8
  40d9b0:	b.eq	40da70 <__fxstatat@plt+0xbf90>  // b.none
  40d9b4:	b	40d9b8 <__fxstatat@plt+0xbed8>
  40d9b8:	ldr	w8, [sp, #52]
  40d9bc:	subs	w9, w8, #0x9
  40d9c0:	b.eq	40da5c <__fxstatat@plt+0xbf7c>  // b.none
  40d9c4:	b	40d9c8 <__fxstatat@plt+0xbee8>
  40d9c8:	ldr	w8, [sp, #52]
  40d9cc:	subs	w9, w8, #0xa
  40d9d0:	b.eq	40da70 <__fxstatat@plt+0xbf90>  // b.none
  40d9d4:	b	40d9d8 <__fxstatat@plt+0xbef8>
  40d9d8:	ldr	w8, [sp, #52]
  40d9dc:	subs	w9, w8, #0xb
  40d9e0:	b.eq	40da5c <__fxstatat@plt+0xbf7c>  // b.none
  40d9e4:	b	40d9e8 <__fxstatat@plt+0xbf08>
  40d9e8:	ldr	w8, [sp, #52]
  40d9ec:	subs	w9, w8, #0x400
  40d9f0:	b.eq	40da70 <__fxstatat@plt+0xbf90>  // b.none
  40d9f4:	b	40d9f8 <__fxstatat@plt+0xbf18>
  40d9f8:	ldr	w8, [sp, #52]
  40d9fc:	subs	w9, w8, #0x401
  40da00:	b.eq	40da5c <__fxstatat@plt+0xbf7c>  // b.none
  40da04:	b	40da08 <__fxstatat@plt+0xbf28>
  40da08:	ldr	w8, [sp, #52]
  40da0c:	subs	w9, w8, #0x402
  40da10:	b.eq	40da70 <__fxstatat@plt+0xbf90>  // b.none
  40da14:	b	40da18 <__fxstatat@plt+0xbf38>
  40da18:	ldr	w8, [sp, #52]
  40da1c:	subs	w9, w8, #0x406
  40da20:	subs	w9, w9, #0x2
  40da24:	b.cc	40da70 <__fxstatat@plt+0xbf90>  // b.lo, b.ul, b.last
  40da28:	b	40da2c <__fxstatat@plt+0xbf4c>
  40da2c:	ldr	w8, [sp, #52]
  40da30:	subs	w9, w8, #0x408
  40da34:	b.eq	40da5c <__fxstatat@plt+0xbf7c>  // b.none
  40da38:	b	40da3c <__fxstatat@plt+0xbf5c>
  40da3c:	ldr	w8, [sp, #52]
  40da40:	subs	w9, w8, #0x409
  40da44:	b.eq	40da70 <__fxstatat@plt+0xbf90>  // b.none
  40da48:	b	40da4c <__fxstatat@plt+0xbf6c>
  40da4c:	ldr	w8, [sp, #52]
  40da50:	subs	w9, w8, #0x40a
  40da54:	b.ne	40daf8 <__fxstatat@plt+0xc018>  // b.any
  40da58:	b	40da5c <__fxstatat@plt+0xbf7c>
  40da5c:	ldur	w0, [x29, #-4]
  40da60:	ldur	w1, [x29, #-8]
  40da64:	bl	4019c0 <fcntl@plt>
  40da68:	stur	w0, [x29, #-44]
  40da6c:	b	40db80 <__fxstatat@plt+0xc0a0>
  40da70:	sub	x8, x29, #0x28
  40da74:	add	x8, x8, #0x18
  40da78:	ldur	w9, [x29, #-16]
  40da7c:	mov	w10, w9
  40da80:	str	x8, [sp, #40]
  40da84:	str	w10, [sp, #36]
  40da88:	tbz	w9, #31, 40dac0 <__fxstatat@plt+0xbfe0>
  40da8c:	b	40da90 <__fxstatat@plt+0xbfb0>
  40da90:	ldr	w8, [sp, #36]
  40da94:	add	w9, w8, #0x8
  40da98:	ldr	x10, [sp, #40]
  40da9c:	str	w9, [x10]
  40daa0:	subs	w9, w9, #0x0
  40daa4:	b.gt	40dac0 <__fxstatat@plt+0xbfe0>
  40daa8:	b	40daac <__fxstatat@plt+0xbfcc>
  40daac:	ldur	x8, [x29, #-32]
  40dab0:	ldr	w9, [sp, #36]
  40dab4:	add	x8, x8, w9, sxtw
  40dab8:	str	x8, [sp, #24]
  40dabc:	b	40dad4 <__fxstatat@plt+0xbff4>
  40dac0:	ldur	x8, [x29, #-40]
  40dac4:	add	x9, x8, #0x8
  40dac8:	stur	x9, [x29, #-40]
  40dacc:	str	x8, [sp, #24]
  40dad0:	b	40dad4 <__fxstatat@plt+0xbff4>
  40dad4:	ldr	x8, [sp, #24]
  40dad8:	ldr	w9, [x8]
  40dadc:	stur	w9, [x29, #-56]
  40dae0:	ldur	w0, [x29, #-4]
  40dae4:	ldur	w1, [x29, #-8]
  40dae8:	ldur	w2, [x29, #-56]
  40daec:	bl	4019c0 <fcntl@plt>
  40daf0:	stur	w0, [x29, #-44]
  40daf4:	b	40db80 <__fxstatat@plt+0xc0a0>
  40daf8:	sub	x8, x29, #0x28
  40dafc:	add	x8, x8, #0x18
  40db00:	ldur	w9, [x29, #-16]
  40db04:	mov	w10, w9
  40db08:	str	x8, [sp, #16]
  40db0c:	str	w10, [sp, #12]
  40db10:	tbz	w9, #31, 40db48 <__fxstatat@plt+0xc068>
  40db14:	b	40db18 <__fxstatat@plt+0xc038>
  40db18:	ldr	w8, [sp, #12]
  40db1c:	add	w9, w8, #0x8
  40db20:	ldr	x10, [sp, #16]
  40db24:	str	w9, [x10]
  40db28:	subs	w9, w9, #0x0
  40db2c:	b.gt	40db48 <__fxstatat@plt+0xc068>
  40db30:	b	40db34 <__fxstatat@plt+0xc054>
  40db34:	ldur	x8, [x29, #-32]
  40db38:	ldr	w9, [sp, #12]
  40db3c:	add	x8, x8, w9, sxtw
  40db40:	str	x8, [sp]
  40db44:	b	40db5c <__fxstatat@plt+0xc07c>
  40db48:	ldur	x8, [x29, #-40]
  40db4c:	add	x9, x8, #0x8
  40db50:	stur	x9, [x29, #-40]
  40db54:	str	x8, [sp]
  40db58:	b	40db5c <__fxstatat@plt+0xc07c>
  40db5c:	ldr	x8, [sp]
  40db60:	ldr	x8, [x8]
  40db64:	stur	x8, [x29, #-64]
  40db68:	ldur	w0, [x29, #-4]
  40db6c:	ldur	w1, [x29, #-8]
  40db70:	ldur	x2, [x29, #-64]
  40db74:	bl	4019c0 <fcntl@plt>
  40db78:	stur	w0, [x29, #-44]
  40db7c:	b	40db80 <__fxstatat@plt+0xc0a0>
  40db80:	b	40db84 <__fxstatat@plt+0xc0a4>
  40db84:	ldur	w0, [x29, #-44]
  40db88:	ldr	x28, [sp, #368]
  40db8c:	ldp	x29, x30, [sp, #352]
  40db90:	add	sp, sp, #0x180
  40db94:	ret
  40db98:	sub	sp, sp, #0x20
  40db9c:	stp	x29, x30, [sp, #16]
  40dba0:	add	x29, sp, #0x10
  40dba4:	mov	w8, wzr
  40dba8:	stur	w0, [x29, #-4]
  40dbac:	str	w1, [sp, #8]
  40dbb0:	ldur	w0, [x29, #-4]
  40dbb4:	ldr	w2, [sp, #8]
  40dbb8:	mov	w1, w8
  40dbbc:	bl	4019c0 <fcntl@plt>
  40dbc0:	str	w0, [sp, #4]
  40dbc4:	ldr	w0, [sp, #4]
  40dbc8:	ldp	x29, x30, [sp, #16]
  40dbcc:	add	sp, sp, #0x20
  40dbd0:	ret
  40dbd4:	sub	sp, sp, #0x40
  40dbd8:	stp	x29, x30, [sp, #48]
  40dbdc:	add	x29, sp, #0x30
  40dbe0:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  40dbe4:	add	x8, x8, #0x468
  40dbe8:	mov	w9, wzr
  40dbec:	stur	w0, [x29, #-4]
  40dbf0:	stur	w1, [x29, #-8]
  40dbf4:	ldr	w10, [x8]
  40dbf8:	cmp	w9, w10
  40dbfc:	cset	w9, gt
  40dc00:	str	x8, [sp, #16]
  40dc04:	tbnz	w9, #0, 40dc80 <__fxstatat@plt+0xc1a0>
  40dc08:	ldur	w0, [x29, #-4]
  40dc0c:	ldur	w2, [x29, #-8]
  40dc10:	mov	w1, #0x406                 	// #1030
  40dc14:	bl	4019c0 <fcntl@plt>
  40dc18:	stur	w0, [x29, #-12]
  40dc1c:	ldur	w8, [x29, #-12]
  40dc20:	mov	w9, wzr
  40dc24:	cmp	w9, w8
  40dc28:	cset	w8, le
  40dc2c:	tbnz	w8, #0, 40dc40 <__fxstatat@plt+0xc160>
  40dc30:	bl	401a90 <__errno_location@plt>
  40dc34:	ldr	w8, [x0]
  40dc38:	cmp	w8, #0x16
  40dc3c:	b.eq	40dc50 <__fxstatat@plt+0xc170>  // b.none
  40dc40:	mov	w8, #0x1                   	// #1
  40dc44:	ldr	x9, [sp, #16]
  40dc48:	str	w8, [x9]
  40dc4c:	b	40dc7c <__fxstatat@plt+0xc19c>
  40dc50:	ldur	w0, [x29, #-4]
  40dc54:	ldur	w1, [x29, #-8]
  40dc58:	bl	40db98 <__fxstatat@plt+0xc0b8>
  40dc5c:	stur	w0, [x29, #-12]
  40dc60:	ldur	w8, [x29, #-12]
  40dc64:	cmp	w8, #0x0
  40dc68:	cset	w8, lt  // lt = tstop
  40dc6c:	tbnz	w8, #0, 40dc7c <__fxstatat@plt+0xc19c>
  40dc70:	mov	w8, #0xffffffff            	// #-1
  40dc74:	ldr	x9, [sp, #16]
  40dc78:	str	w8, [x9]
  40dc7c:	b	40dc90 <__fxstatat@plt+0xc1b0>
  40dc80:	ldur	w0, [x29, #-4]
  40dc84:	ldur	w1, [x29, #-8]
  40dc88:	bl	40db98 <__fxstatat@plt+0xc0b8>
  40dc8c:	stur	w0, [x29, #-12]
  40dc90:	ldur	w8, [x29, #-12]
  40dc94:	mov	w9, wzr
  40dc98:	cmp	w9, w8
  40dc9c:	cset	w8, gt
  40dca0:	tbnz	w8, #0, 40dd28 <__fxstatat@plt+0xc248>
  40dca4:	ldr	x8, [sp, #16]
  40dca8:	ldr	w9, [x8]
  40dcac:	mov	w10, #0xffffffff            	// #-1
  40dcb0:	cmp	w9, w10
  40dcb4:	b.ne	40dd28 <__fxstatat@plt+0xc248>  // b.any
  40dcb8:	ldur	w0, [x29, #-12]
  40dcbc:	mov	w1, #0x1                   	// #1
  40dcc0:	bl	4019c0 <fcntl@plt>
  40dcc4:	stur	w0, [x29, #-16]
  40dcc8:	ldur	w8, [x29, #-16]
  40dccc:	cmp	w8, #0x0
  40dcd0:	cset	w8, lt  // lt = tstop
  40dcd4:	tbnz	w8, #0, 40dcf8 <__fxstatat@plt+0xc218>
  40dcd8:	ldur	w0, [x29, #-12]
  40dcdc:	ldur	w8, [x29, #-16]
  40dce0:	orr	w2, w8, #0x1
  40dce4:	mov	w1, #0x2                   	// #2
  40dce8:	bl	4019c0 <fcntl@plt>
  40dcec:	mov	w8, #0xffffffff            	// #-1
  40dcf0:	cmp	w0, w8
  40dcf4:	b.ne	40dd28 <__fxstatat@plt+0xc248>  // b.any
  40dcf8:	bl	401a90 <__errno_location@plt>
  40dcfc:	ldr	w8, [x0]
  40dd00:	stur	w8, [x29, #-20]
  40dd04:	ldur	w0, [x29, #-12]
  40dd08:	bl	4018a0 <close@plt>
  40dd0c:	ldur	w8, [x29, #-20]
  40dd10:	str	w8, [sp, #12]
  40dd14:	bl	401a90 <__errno_location@plt>
  40dd18:	ldr	w8, [sp, #12]
  40dd1c:	str	w8, [x0]
  40dd20:	mov	w9, #0xffffffff            	// #-1
  40dd24:	stur	w9, [x29, #-12]
  40dd28:	ldur	w0, [x29, #-12]
  40dd2c:	ldp	x29, x30, [sp, #48]
  40dd30:	add	sp, sp, #0x40
  40dd34:	ret
  40dd38:	sub	sp, sp, #0x20
  40dd3c:	stp	x29, x30, [sp, #16]
  40dd40:	add	x29, sp, #0x10
  40dd44:	str	x0, [sp]
  40dd48:	ldr	x8, [sp]
  40dd4c:	cbz	x8, 40dd5c <__fxstatat@plt+0xc27c>
  40dd50:	ldr	x0, [sp]
  40dd54:	bl	401a40 <__freading@plt>
  40dd58:	cbnz	w0, 40dd6c <__fxstatat@plt+0xc28c>
  40dd5c:	ldr	x0, [sp]
  40dd60:	bl	4019d0 <fflush@plt>
  40dd64:	stur	w0, [x29, #-4]
  40dd68:	b	40dd80 <__fxstatat@plt+0xc2a0>
  40dd6c:	ldr	x0, [sp]
  40dd70:	bl	40dd90 <__fxstatat@plt+0xc2b0>
  40dd74:	ldr	x0, [sp]
  40dd78:	bl	4019d0 <fflush@plt>
  40dd7c:	stur	w0, [x29, #-4]
  40dd80:	ldur	w0, [x29, #-4]
  40dd84:	ldp	x29, x30, [sp, #16]
  40dd88:	add	sp, sp, #0x20
  40dd8c:	ret
  40dd90:	sub	sp, sp, #0x20
  40dd94:	stp	x29, x30, [sp, #16]
  40dd98:	add	x29, sp, #0x10
  40dd9c:	str	x0, [sp, #8]
  40dda0:	ldr	x8, [sp, #8]
  40dda4:	ldr	w9, [x8]
  40dda8:	and	w9, w9, #0x100
  40ddac:	cbz	w9, 40ddc4 <__fxstatat@plt+0xc2e4>
  40ddb0:	ldr	x0, [sp, #8]
  40ddb4:	mov	x8, xzr
  40ddb8:	mov	x1, x8
  40ddbc:	mov	w2, #0x1                   	// #1
  40ddc0:	bl	40ddd0 <__fxstatat@plt+0xc2f0>
  40ddc4:	ldp	x29, x30, [sp, #16]
  40ddc8:	add	sp, sp, #0x20
  40ddcc:	ret
  40ddd0:	sub	sp, sp, #0x40
  40ddd4:	stp	x29, x30, [sp, #48]
  40ddd8:	add	x29, sp, #0x30
  40dddc:	stur	x0, [x29, #-16]
  40dde0:	str	x1, [sp, #24]
  40dde4:	str	w2, [sp, #20]
  40dde8:	ldur	x8, [x29, #-16]
  40ddec:	ldr	x8, [x8, #16]
  40ddf0:	ldur	x9, [x29, #-16]
  40ddf4:	ldr	x9, [x9, #8]
  40ddf8:	cmp	x8, x9
  40ddfc:	b.ne	40de7c <__fxstatat@plt+0xc39c>  // b.any
  40de00:	ldur	x8, [x29, #-16]
  40de04:	ldr	x8, [x8, #40]
  40de08:	ldur	x9, [x29, #-16]
  40de0c:	ldr	x9, [x9, #32]
  40de10:	cmp	x8, x9
  40de14:	b.ne	40de7c <__fxstatat@plt+0xc39c>  // b.any
  40de18:	ldur	x8, [x29, #-16]
  40de1c:	ldr	x8, [x8, #72]
  40de20:	cbnz	x8, 40de7c <__fxstatat@plt+0xc39c>
  40de24:	ldur	x0, [x29, #-16]
  40de28:	bl	4017c0 <fileno@plt>
  40de2c:	ldr	x1, [sp, #24]
  40de30:	ldr	w2, [sp, #20]
  40de34:	bl	4017a0 <lseek@plt>
  40de38:	str	x0, [sp, #8]
  40de3c:	ldr	x8, [sp, #8]
  40de40:	mov	x9, #0xffffffffffffffff    	// #-1
  40de44:	cmp	x8, x9
  40de48:	b.ne	40de58 <__fxstatat@plt+0xc378>  // b.any
  40de4c:	mov	w8, #0xffffffff            	// #-1
  40de50:	stur	w8, [x29, #-4]
  40de54:	b	40de90 <__fxstatat@plt+0xc3b0>
  40de58:	ldur	x8, [x29, #-16]
  40de5c:	ldr	w9, [x8]
  40de60:	and	w9, w9, #0xffffffef
  40de64:	str	w9, [x8]
  40de68:	ldr	x8, [sp, #8]
  40de6c:	ldur	x10, [x29, #-16]
  40de70:	str	x8, [x10, #144]
  40de74:	stur	wzr, [x29, #-4]
  40de78:	b	40de90 <__fxstatat@plt+0xc3b0>
  40de7c:	ldur	x0, [x29, #-16]
  40de80:	ldr	x1, [sp, #24]
  40de84:	ldr	w2, [sp, #20]
  40de88:	bl	401960 <fseeko@plt>
  40de8c:	stur	w0, [x29, #-4]
  40de90:	ldur	w0, [x29, #-4]
  40de94:	ldp	x29, x30, [sp, #48]
  40de98:	add	sp, sp, #0x40
  40de9c:	ret
  40dea0:	sub	sp, sp, #0x80
  40dea4:	stp	x29, x30, [sp, #112]
  40dea8:	add	x29, sp, #0x70
  40deac:	adrp	x8, 421000 <__fxstatat@plt+0x1f520>
  40deb0:	add	x8, x8, #0x46c
  40deb4:	stur	x0, [x29, #-16]
  40deb8:	stur	w1, [x29, #-20]
  40debc:	stur	x2, [x29, #-32]
  40dec0:	ldur	x9, [x29, #-16]
  40dec4:	stur	x9, [x29, #-40]
  40dec8:	ldur	x9, [x29, #-32]
  40decc:	ldrb	w10, [x9]
  40ded0:	str	x8, [sp, #16]
  40ded4:	cbnz	w10, 40def0 <__fxstatat@plt+0xc410>
  40ded8:	ldur	x8, [x29, #-16]
  40dedc:	mov	w9, #0x0                   	// #0
  40dee0:	strb	w9, [x8]
  40dee4:	ldur	x8, [x29, #-16]
  40dee8:	stur	x8, [x29, #-8]
  40deec:	b	40e014 <__fxstatat@plt+0xc534>
  40def0:	ldr	x8, [sp, #16]
  40def4:	ldr	w9, [x8]
  40def8:	cbnz	w9, 40df80 <__fxstatat@plt+0xc4a0>
  40defc:	adrp	x0, 410000 <__fxstatat@plt+0xe520>
  40df00:	add	x0, x0, #0x13b
  40df04:	mov	w1, #0x4900                	// #18688
  40df08:	bl	401800 <open@plt>
  40df0c:	stur	w0, [x29, #-48]
  40df10:	ldur	w8, [x29, #-48]
  40df14:	cmp	w8, #0x0
  40df18:	cset	w8, ge  // ge = tcont
  40df1c:	tbnz	w8, #0, 40df30 <__fxstatat@plt+0xc450>
  40df20:	mov	w8, #0xffffffff            	// #-1
  40df24:	ldr	x9, [sp, #16]
  40df28:	str	w8, [x9]
  40df2c:	b	40df80 <__fxstatat@plt+0xc4a0>
  40df30:	ldur	w2, [x29, #-48]
  40df34:	add	x8, sp, #0x20
  40df38:	mov	x0, x8
  40df3c:	adrp	x1, 410000 <__fxstatat@plt+0xe520>
  40df40:	add	x1, x1, #0x149
  40df44:	str	x8, [sp, #8]
  40df48:	bl	401770 <sprintf@plt>
  40df4c:	ldr	x8, [sp, #8]
  40df50:	mov	x0, x8
  40df54:	mov	w9, wzr
  40df58:	mov	w1, w9
  40df5c:	bl	401900 <access@plt>
  40df60:	mov	w9, #0x1                   	// #1
  40df64:	mov	w10, #0xffffffff            	// #-1
  40df68:	cmp	w0, #0x0
  40df6c:	csel	w9, w10, w9, ne  // ne = any
  40df70:	ldr	x8, [sp, #16]
  40df74:	str	w9, [x8]
  40df78:	ldur	w0, [x29, #-48]
  40df7c:	bl	4018a0 <close@plt>
  40df80:	ldr	x8, [sp, #16]
  40df84:	ldr	w9, [x8]
  40df88:	cmp	w9, #0x0
  40df8c:	cset	w9, ge  // ge = tcont
  40df90:	tbnz	w9, #0, 40dfa0 <__fxstatat@plt+0xc4c0>
  40df94:	mov	x8, xzr
  40df98:	stur	x8, [x29, #-8]
  40df9c:	b	40e014 <__fxstatat@plt+0xc534>
  40dfa0:	ldur	x0, [x29, #-32]
  40dfa4:	bl	401710 <strlen@plt>
  40dfa8:	add	x8, x0, #0x1b
  40dfac:	str	x8, [sp, #24]
  40dfb0:	ldr	x8, [sp, #24]
  40dfb4:	mov	x9, #0xfc0                 	// #4032
  40dfb8:	cmp	x9, x8
  40dfbc:	b.cs	40dfe0 <__fxstatat@plt+0xc500>  // b.hs, b.nlast
  40dfc0:	ldr	x0, [sp, #24]
  40dfc4:	bl	4017f0 <malloc@plt>
  40dfc8:	stur	x0, [x29, #-40]
  40dfcc:	ldur	x8, [x29, #-40]
  40dfd0:	cbnz	x8, 40dfe0 <__fxstatat@plt+0xc500>
  40dfd4:	mov	x8, xzr
  40dfd8:	stur	x8, [x29, #-8]
  40dfdc:	b	40e014 <__fxstatat@plt+0xc534>
  40dfe0:	ldur	x0, [x29, #-40]
  40dfe4:	ldur	w2, [x29, #-20]
  40dfe8:	adrp	x1, 410000 <__fxstatat@plt+0xe520>
  40dfec:	add	x1, x1, #0x160
  40dff0:	bl	401770 <sprintf@plt>
  40dff4:	stur	w0, [x29, #-44]
  40dff8:	ldur	x8, [x29, #-40]
  40dffc:	ldursw	x9, [x29, #-44]
  40e000:	add	x0, x8, x9
  40e004:	ldur	x1, [x29, #-32]
  40e008:	bl	4019e0 <strcpy@plt>
  40e00c:	ldur	x8, [x29, #-40]
  40e010:	stur	x8, [x29, #-8]
  40e014:	ldur	x0, [x29, #-8]
  40e018:	ldp	x29, x30, [sp, #112]
  40e01c:	add	sp, sp, #0x80
  40e020:	ret
  40e024:	sub	sp, sp, #0x10
  40e028:	mov	w8, #0x40                  	// #64
  40e02c:	str	x0, [sp, #8]
  40e030:	str	w1, [sp, #4]
  40e034:	ldr	x9, [sp, #8]
  40e038:	ldr	w10, [sp, #4]
  40e03c:	mov	w11, w10
  40e040:	lsl	x9, x9, x11
  40e044:	ldr	x11, [sp, #8]
  40e048:	ldr	w10, [sp, #4]
  40e04c:	subs	w8, w8, w10
  40e050:	mov	w12, w8
  40e054:	lsr	x11, x11, x12
  40e058:	orr	x0, x9, x11
  40e05c:	add	sp, sp, #0x10
  40e060:	ret
  40e064:	sub	sp, sp, #0x10
  40e068:	mov	w8, #0x40                  	// #64
  40e06c:	str	x0, [sp, #8]
  40e070:	str	w1, [sp, #4]
  40e074:	ldr	x9, [sp, #8]
  40e078:	ldr	w10, [sp, #4]
  40e07c:	mov	w11, w10
  40e080:	lsr	x9, x9, x11
  40e084:	ldr	x11, [sp, #8]
  40e088:	ldr	w10, [sp, #4]
  40e08c:	subs	w8, w8, w10
  40e090:	mov	w12, w8
  40e094:	lsl	x11, x11, x12
  40e098:	orr	x0, x9, x11
  40e09c:	add	sp, sp, #0x10
  40e0a0:	ret
  40e0a4:	sub	sp, sp, #0x10
  40e0a8:	mov	w8, #0x20                  	// #32
  40e0ac:	str	w0, [sp, #12]
  40e0b0:	str	w1, [sp, #8]
  40e0b4:	ldr	w9, [sp, #12]
  40e0b8:	ldr	w10, [sp, #8]
  40e0bc:	lsl	w9, w9, w10
  40e0c0:	ldr	w10, [sp, #12]
  40e0c4:	ldr	w11, [sp, #8]
  40e0c8:	subs	w8, w8, w11
  40e0cc:	lsr	w8, w10, w8
  40e0d0:	orr	w0, w9, w8
  40e0d4:	add	sp, sp, #0x10
  40e0d8:	ret
  40e0dc:	sub	sp, sp, #0x10
  40e0e0:	mov	w8, #0x20                  	// #32
  40e0e4:	str	w0, [sp, #12]
  40e0e8:	str	w1, [sp, #8]
  40e0ec:	ldr	w9, [sp, #12]
  40e0f0:	ldr	w10, [sp, #8]
  40e0f4:	lsr	w9, w9, w10
  40e0f8:	ldr	w10, [sp, #12]
  40e0fc:	ldr	w11, [sp, #8]
  40e100:	subs	w8, w8, w11
  40e104:	lsl	w8, w10, w8
  40e108:	orr	w0, w9, w8
  40e10c:	add	sp, sp, #0x10
  40e110:	ret
  40e114:	sub	sp, sp, #0x10
  40e118:	mov	x8, #0x40                  	// #64
  40e11c:	str	x0, [sp, #8]
  40e120:	str	w1, [sp, #4]
  40e124:	ldr	x9, [sp, #8]
  40e128:	ldr	w10, [sp, #4]
  40e12c:	mov	w11, w10
  40e130:	lsl	x9, x9, x11
  40e134:	ldr	x11, [sp, #8]
  40e138:	ldrsw	x12, [sp, #4]
  40e13c:	subs	x8, x8, x12
  40e140:	lsr	x8, x11, x8
  40e144:	orr	x0, x9, x8
  40e148:	add	sp, sp, #0x10
  40e14c:	ret
  40e150:	sub	sp, sp, #0x10
  40e154:	mov	x8, #0x40                  	// #64
  40e158:	str	x0, [sp, #8]
  40e15c:	str	w1, [sp, #4]
  40e160:	ldr	x9, [sp, #8]
  40e164:	ldr	w10, [sp, #4]
  40e168:	mov	w11, w10
  40e16c:	lsr	x9, x9, x11
  40e170:	ldr	x11, [sp, #8]
  40e174:	ldrsw	x12, [sp, #4]
  40e178:	subs	x8, x8, x12
  40e17c:	lsl	x8, x11, x8
  40e180:	orr	x0, x9, x8
  40e184:	add	sp, sp, #0x10
  40e188:	ret
  40e18c:	sub	sp, sp, #0x10
  40e190:	mov	w8, #0x10                  	// #16
  40e194:	strh	w0, [sp, #14]
  40e198:	str	w1, [sp, #8]
  40e19c:	ldrh	w9, [sp, #14]
  40e1a0:	ldr	w10, [sp, #8]
  40e1a4:	lsl	w9, w9, w10
  40e1a8:	ldrh	w10, [sp, #14]
  40e1ac:	ldr	w11, [sp, #8]
  40e1b0:	subs	w8, w8, w11
  40e1b4:	asr	w8, w10, w8
  40e1b8:	orr	w8, w9, w8
  40e1bc:	and	w8, w8, #0xffff
  40e1c0:	mov	w0, w8
  40e1c4:	add	sp, sp, #0x10
  40e1c8:	ret
  40e1cc:	sub	sp, sp, #0x10
  40e1d0:	mov	w8, #0x10                  	// #16
  40e1d4:	strh	w0, [sp, #14]
  40e1d8:	str	w1, [sp, #8]
  40e1dc:	ldrh	w9, [sp, #14]
  40e1e0:	ldr	w10, [sp, #8]
  40e1e4:	asr	w9, w9, w10
  40e1e8:	ldrh	w10, [sp, #14]
  40e1ec:	ldr	w11, [sp, #8]
  40e1f0:	subs	w8, w8, w11
  40e1f4:	lsl	w8, w10, w8
  40e1f8:	orr	w8, w9, w8
  40e1fc:	and	w8, w8, #0xffff
  40e200:	mov	w0, w8
  40e204:	add	sp, sp, #0x10
  40e208:	ret
  40e20c:	sub	sp, sp, #0x10
  40e210:	mov	w8, #0x8                   	// #8
  40e214:	strb	w0, [sp, #15]
  40e218:	str	w1, [sp, #8]
  40e21c:	ldrb	w9, [sp, #15]
  40e220:	ldr	w10, [sp, #8]
  40e224:	lsl	w9, w9, w10
  40e228:	ldrb	w10, [sp, #15]
  40e22c:	ldr	w11, [sp, #8]
  40e230:	subs	w8, w8, w11
  40e234:	asr	w8, w10, w8
  40e238:	orr	w8, w9, w8
  40e23c:	and	w8, w8, #0xff
  40e240:	mov	w0, w8
  40e244:	add	sp, sp, #0x10
  40e248:	ret
  40e24c:	sub	sp, sp, #0x10
  40e250:	mov	w8, #0x8                   	// #8
  40e254:	strb	w0, [sp, #15]
  40e258:	str	w1, [sp, #8]
  40e25c:	ldrb	w9, [sp, #15]
  40e260:	ldr	w10, [sp, #8]
  40e264:	asr	w9, w9, w10
  40e268:	ldrb	w10, [sp, #15]
  40e26c:	ldr	w11, [sp, #8]
  40e270:	subs	w8, w8, w11
  40e274:	lsl	w8, w10, w8
  40e278:	orr	w8, w9, w8
  40e27c:	and	w8, w8, #0xff
  40e280:	mov	w0, w8
  40e284:	add	sp, sp, #0x10
  40e288:	ret
  40e28c:	sub	sp, sp, #0x10
  40e290:	str	w0, [sp, #8]
  40e294:	ldr	w8, [sp, #8]
  40e298:	subs	w9, w8, #0x30
  40e29c:	cmp	w9, #0x9
  40e2a0:	str	w8, [sp, #4]
  40e2a4:	b.ls	40e2dc <__fxstatat@plt+0xc7fc>  // b.plast
  40e2a8:	b	40e2ac <__fxstatat@plt+0xc7cc>
  40e2ac:	ldr	w8, [sp, #4]
  40e2b0:	subs	w9, w8, #0x41
  40e2b4:	cmp	w9, #0x19
  40e2b8:	b.ls	40e2dc <__fxstatat@plt+0xc7fc>  // b.plast
  40e2bc:	b	40e2c0 <__fxstatat@plt+0xc7e0>
  40e2c0:	ldr	w8, [sp, #4]
  40e2c4:	subs	w9, w8, #0x61
  40e2c8:	cmp	w9, #0x19
  40e2cc:	cset	w9, ls  // ls = plast
  40e2d0:	eor	w9, w9, #0x1
  40e2d4:	tbnz	w9, #0, 40e2ec <__fxstatat@plt+0xc80c>
  40e2d8:	b	40e2dc <__fxstatat@plt+0xc7fc>
  40e2dc:	mov	w8, #0x1                   	// #1
  40e2e0:	and	w8, w8, #0x1
  40e2e4:	strb	w8, [sp, #15]
  40e2e8:	b	40e2f8 <__fxstatat@plt+0xc818>
  40e2ec:	mov	w8, wzr
  40e2f0:	and	w8, w8, #0x1
  40e2f4:	strb	w8, [sp, #15]
  40e2f8:	ldrb	w8, [sp, #15]
  40e2fc:	and	w0, w8, #0x1
  40e300:	add	sp, sp, #0x10
  40e304:	ret
  40e308:	sub	sp, sp, #0x10
  40e30c:	str	w0, [sp, #8]
  40e310:	ldr	w8, [sp, #8]
  40e314:	subs	w9, w8, #0x41
  40e318:	cmp	w9, #0x19
  40e31c:	str	w8, [sp, #4]
  40e320:	b.ls	40e344 <__fxstatat@plt+0xc864>  // b.plast
  40e324:	b	40e328 <__fxstatat@plt+0xc848>
  40e328:	ldr	w8, [sp, #4]
  40e32c:	subs	w9, w8, #0x61
  40e330:	cmp	w9, #0x19
  40e334:	cset	w9, ls  // ls = plast
  40e338:	eor	w9, w9, #0x1
  40e33c:	tbnz	w9, #0, 40e354 <__fxstatat@plt+0xc874>
  40e340:	b	40e344 <__fxstatat@plt+0xc864>
  40e344:	mov	w8, #0x1                   	// #1
  40e348:	and	w8, w8, #0x1
  40e34c:	strb	w8, [sp, #15]
  40e350:	b	40e360 <__fxstatat@plt+0xc880>
  40e354:	mov	w8, wzr
  40e358:	and	w8, w8, #0x1
  40e35c:	strb	w8, [sp, #15]
  40e360:	ldrb	w8, [sp, #15]
  40e364:	and	w0, w8, #0x1
  40e368:	add	sp, sp, #0x10
  40e36c:	ret
  40e370:	sub	sp, sp, #0x10
  40e374:	str	w0, [sp, #8]
  40e378:	ldr	w8, [sp, #8]
  40e37c:	subs	w8, w8, #0x0
  40e380:	cmp	w8, #0x7f
  40e384:	cset	w8, ls  // ls = plast
  40e388:	eor	w8, w8, #0x1
  40e38c:	tbnz	w8, #0, 40e3a4 <__fxstatat@plt+0xc8c4>
  40e390:	b	40e394 <__fxstatat@plt+0xc8b4>
  40e394:	mov	w8, #0x1                   	// #1
  40e398:	and	w8, w8, #0x1
  40e39c:	strb	w8, [sp, #15]
  40e3a0:	b	40e3b0 <__fxstatat@plt+0xc8d0>
  40e3a4:	mov	w8, wzr
  40e3a8:	and	w8, w8, #0x1
  40e3ac:	strb	w8, [sp, #15]
  40e3b0:	ldrb	w8, [sp, #15]
  40e3b4:	and	w0, w8, #0x1
  40e3b8:	add	sp, sp, #0x10
  40e3bc:	ret
  40e3c0:	sub	sp, sp, #0x10
  40e3c4:	str	w0, [sp, #12]
  40e3c8:	ldr	w8, [sp, #12]
  40e3cc:	mov	w9, #0x1                   	// #1
  40e3d0:	cmp	w8, #0x20
  40e3d4:	str	w9, [sp, #8]
  40e3d8:	b.eq	40e3ec <__fxstatat@plt+0xc90c>  // b.none
  40e3dc:	ldr	w8, [sp, #12]
  40e3e0:	cmp	w8, #0x9
  40e3e4:	cset	w8, eq  // eq = none
  40e3e8:	str	w8, [sp, #8]
  40e3ec:	ldr	w8, [sp, #8]
  40e3f0:	and	w0, w8, #0x1
  40e3f4:	add	sp, sp, #0x10
  40e3f8:	ret
  40e3fc:	sub	sp, sp, #0x10
  40e400:	str	w0, [sp, #8]
  40e404:	ldr	w8, [sp, #8]
  40e408:	subs	w9, w8, #0x0
  40e40c:	cmp	w9, #0x1f
  40e410:	str	w8, [sp, #4]
  40e414:	b.ls	40e434 <__fxstatat@plt+0xc954>  // b.plast
  40e418:	b	40e41c <__fxstatat@plt+0xc93c>
  40e41c:	ldr	w8, [sp, #4]
  40e420:	cmp	w8, #0x7f
  40e424:	cset	w9, eq  // eq = none
  40e428:	eor	w9, w9, #0x1
  40e42c:	tbnz	w9, #0, 40e444 <__fxstatat@plt+0xc964>
  40e430:	b	40e434 <__fxstatat@plt+0xc954>
  40e434:	mov	w8, #0x1                   	// #1
  40e438:	and	w8, w8, #0x1
  40e43c:	strb	w8, [sp, #15]
  40e440:	b	40e450 <__fxstatat@plt+0xc970>
  40e444:	mov	w8, wzr
  40e448:	and	w8, w8, #0x1
  40e44c:	strb	w8, [sp, #15]
  40e450:	ldrb	w8, [sp, #15]
  40e454:	and	w0, w8, #0x1
  40e458:	add	sp, sp, #0x10
  40e45c:	ret
  40e460:	sub	sp, sp, #0x10
  40e464:	str	w0, [sp, #8]
  40e468:	ldr	w8, [sp, #8]
  40e46c:	subs	w8, w8, #0x30
  40e470:	cmp	w8, #0x9
  40e474:	cset	w8, ls  // ls = plast
  40e478:	eor	w8, w8, #0x1
  40e47c:	tbnz	w8, #0, 40e494 <__fxstatat@plt+0xc9b4>
  40e480:	b	40e484 <__fxstatat@plt+0xc9a4>
  40e484:	mov	w8, #0x1                   	// #1
  40e488:	and	w8, w8, #0x1
  40e48c:	strb	w8, [sp, #15]
  40e490:	b	40e4a0 <__fxstatat@plt+0xc9c0>
  40e494:	mov	w8, wzr
  40e498:	and	w8, w8, #0x1
  40e49c:	strb	w8, [sp, #15]
  40e4a0:	ldrb	w8, [sp, #15]
  40e4a4:	and	w0, w8, #0x1
  40e4a8:	add	sp, sp, #0x10
  40e4ac:	ret
  40e4b0:	sub	sp, sp, #0x10
  40e4b4:	str	w0, [sp, #8]
  40e4b8:	ldr	w8, [sp, #8]
  40e4bc:	subs	w8, w8, #0x21
  40e4c0:	cmp	w8, #0x5d
  40e4c4:	cset	w8, ls  // ls = plast
  40e4c8:	eor	w8, w8, #0x1
  40e4cc:	tbnz	w8, #0, 40e4e4 <__fxstatat@plt+0xca04>
  40e4d0:	b	40e4d4 <__fxstatat@plt+0xc9f4>
  40e4d4:	mov	w8, #0x1                   	// #1
  40e4d8:	and	w8, w8, #0x1
  40e4dc:	strb	w8, [sp, #15]
  40e4e0:	b	40e4f0 <__fxstatat@plt+0xca10>
  40e4e4:	mov	w8, wzr
  40e4e8:	and	w8, w8, #0x1
  40e4ec:	strb	w8, [sp, #15]
  40e4f0:	ldrb	w8, [sp, #15]
  40e4f4:	and	w0, w8, #0x1
  40e4f8:	add	sp, sp, #0x10
  40e4fc:	ret
  40e500:	sub	sp, sp, #0x10
  40e504:	str	w0, [sp, #8]
  40e508:	ldr	w8, [sp, #8]
  40e50c:	subs	w8, w8, #0x61
  40e510:	cmp	w8, #0x19
  40e514:	cset	w8, ls  // ls = plast
  40e518:	eor	w8, w8, #0x1
  40e51c:	tbnz	w8, #0, 40e534 <__fxstatat@plt+0xca54>
  40e520:	b	40e524 <__fxstatat@plt+0xca44>
  40e524:	mov	w8, #0x1                   	// #1
  40e528:	and	w8, w8, #0x1
  40e52c:	strb	w8, [sp, #15]
  40e530:	b	40e540 <__fxstatat@plt+0xca60>
  40e534:	mov	w8, wzr
  40e538:	and	w8, w8, #0x1
  40e53c:	strb	w8, [sp, #15]
  40e540:	ldrb	w8, [sp, #15]
  40e544:	and	w0, w8, #0x1
  40e548:	add	sp, sp, #0x10
  40e54c:	ret
  40e550:	sub	sp, sp, #0x10
  40e554:	str	w0, [sp, #8]
  40e558:	ldr	w8, [sp, #8]
  40e55c:	subs	w8, w8, #0x20
  40e560:	cmp	w8, #0x5e
  40e564:	cset	w8, ls  // ls = plast
  40e568:	eor	w8, w8, #0x1
  40e56c:	tbnz	w8, #0, 40e584 <__fxstatat@plt+0xcaa4>
  40e570:	b	40e574 <__fxstatat@plt+0xca94>
  40e574:	mov	w8, #0x1                   	// #1
  40e578:	and	w8, w8, #0x1
  40e57c:	strb	w8, [sp, #15]
  40e580:	b	40e590 <__fxstatat@plt+0xcab0>
  40e584:	mov	w8, wzr
  40e588:	and	w8, w8, #0x1
  40e58c:	strb	w8, [sp, #15]
  40e590:	ldrb	w8, [sp, #15]
  40e594:	and	w0, w8, #0x1
  40e598:	add	sp, sp, #0x10
  40e59c:	ret
  40e5a0:	sub	sp, sp, #0x10
  40e5a4:	str	w0, [sp, #8]
  40e5a8:	ldr	w8, [sp, #8]
  40e5ac:	subs	w8, w8, #0x21
  40e5b0:	mov	w9, w8
  40e5b4:	ubfx	x9, x9, #0, #32
  40e5b8:	cmp	x9, #0x5d
  40e5bc:	str	x9, [sp]
  40e5c0:	b.hi	40e5ec <__fxstatat@plt+0xcb0c>  // b.pmore
  40e5c4:	adrp	x8, 410000 <__fxstatat@plt+0xe520>
  40e5c8:	add	x8, x8, #0x174
  40e5cc:	ldr	x11, [sp]
  40e5d0:	ldrsw	x10, [x8, x11, lsl #2]
  40e5d4:	add	x9, x8, x10
  40e5d8:	br	x9
  40e5dc:	mov	w8, #0x1                   	// #1
  40e5e0:	and	w8, w8, #0x1
  40e5e4:	strb	w8, [sp, #15]
  40e5e8:	b	40e5f8 <__fxstatat@plt+0xcb18>
  40e5ec:	mov	w8, wzr
  40e5f0:	and	w8, w8, #0x1
  40e5f4:	strb	w8, [sp, #15]
  40e5f8:	ldrb	w8, [sp, #15]
  40e5fc:	and	w0, w8, #0x1
  40e600:	add	sp, sp, #0x10
  40e604:	ret
  40e608:	sub	sp, sp, #0x10
  40e60c:	str	w0, [sp, #8]
  40e610:	ldr	w8, [sp, #8]
  40e614:	subs	w9, w8, #0x9
  40e618:	cmp	w9, #0x4
  40e61c:	str	w8, [sp, #4]
  40e620:	b.ls	40e640 <__fxstatat@plt+0xcb60>  // b.plast
  40e624:	b	40e628 <__fxstatat@plt+0xcb48>
  40e628:	ldr	w8, [sp, #4]
  40e62c:	cmp	w8, #0x20
  40e630:	cset	w9, eq  // eq = none
  40e634:	eor	w9, w9, #0x1
  40e638:	tbnz	w9, #0, 40e650 <__fxstatat@plt+0xcb70>
  40e63c:	b	40e640 <__fxstatat@plt+0xcb60>
  40e640:	mov	w8, #0x1                   	// #1
  40e644:	and	w8, w8, #0x1
  40e648:	strb	w8, [sp, #15]
  40e64c:	b	40e65c <__fxstatat@plt+0xcb7c>
  40e650:	mov	w8, wzr
  40e654:	and	w8, w8, #0x1
  40e658:	strb	w8, [sp, #15]
  40e65c:	ldrb	w8, [sp, #15]
  40e660:	and	w0, w8, #0x1
  40e664:	add	sp, sp, #0x10
  40e668:	ret
  40e66c:	sub	sp, sp, #0x10
  40e670:	str	w0, [sp, #8]
  40e674:	ldr	w8, [sp, #8]
  40e678:	subs	w8, w8, #0x41
  40e67c:	cmp	w8, #0x19
  40e680:	cset	w8, ls  // ls = plast
  40e684:	eor	w8, w8, #0x1
  40e688:	tbnz	w8, #0, 40e6a0 <__fxstatat@plt+0xcbc0>
  40e68c:	b	40e690 <__fxstatat@plt+0xcbb0>
  40e690:	mov	w8, #0x1                   	// #1
  40e694:	and	w8, w8, #0x1
  40e698:	strb	w8, [sp, #15]
  40e69c:	b	40e6ac <__fxstatat@plt+0xcbcc>
  40e6a0:	mov	w8, wzr
  40e6a4:	and	w8, w8, #0x1
  40e6a8:	strb	w8, [sp, #15]
  40e6ac:	ldrb	w8, [sp, #15]
  40e6b0:	and	w0, w8, #0x1
  40e6b4:	add	sp, sp, #0x10
  40e6b8:	ret
  40e6bc:	sub	sp, sp, #0x10
  40e6c0:	str	w0, [sp, #8]
  40e6c4:	ldr	w8, [sp, #8]
  40e6c8:	subs	w9, w8, #0x30
  40e6cc:	cmp	w9, #0x9
  40e6d0:	str	w8, [sp, #4]
  40e6d4:	b.ls	40e70c <__fxstatat@plt+0xcc2c>  // b.plast
  40e6d8:	b	40e6dc <__fxstatat@plt+0xcbfc>
  40e6dc:	ldr	w8, [sp, #4]
  40e6e0:	subs	w9, w8, #0x41
  40e6e4:	cmp	w9, #0x5
  40e6e8:	b.ls	40e70c <__fxstatat@plt+0xcc2c>  // b.plast
  40e6ec:	b	40e6f0 <__fxstatat@plt+0xcc10>
  40e6f0:	ldr	w8, [sp, #4]
  40e6f4:	subs	w9, w8, #0x61
  40e6f8:	cmp	w9, #0x5
  40e6fc:	cset	w9, ls  // ls = plast
  40e700:	eor	w9, w9, #0x1
  40e704:	tbnz	w9, #0, 40e71c <__fxstatat@plt+0xcc3c>
  40e708:	b	40e70c <__fxstatat@plt+0xcc2c>
  40e70c:	mov	w8, #0x1                   	// #1
  40e710:	and	w8, w8, #0x1
  40e714:	strb	w8, [sp, #15]
  40e718:	b	40e728 <__fxstatat@plt+0xcc48>
  40e71c:	mov	w8, wzr
  40e720:	and	w8, w8, #0x1
  40e724:	strb	w8, [sp, #15]
  40e728:	ldrb	w8, [sp, #15]
  40e72c:	and	w0, w8, #0x1
  40e730:	add	sp, sp, #0x10
  40e734:	ret
  40e738:	sub	sp, sp, #0x10
  40e73c:	str	w0, [sp, #8]
  40e740:	ldr	w8, [sp, #8]
  40e744:	subs	w8, w8, #0x41
  40e748:	cmp	w8, #0x19
  40e74c:	cset	w8, ls  // ls = plast
  40e750:	eor	w8, w8, #0x1
  40e754:	tbnz	w8, #0, 40e770 <__fxstatat@plt+0xcc90>
  40e758:	b	40e75c <__fxstatat@plt+0xcc7c>
  40e75c:	ldr	w8, [sp, #8]
  40e760:	subs	w8, w8, #0x41
  40e764:	add	w8, w8, #0x61
  40e768:	str	w8, [sp, #12]
  40e76c:	b	40e778 <__fxstatat@plt+0xcc98>
  40e770:	ldr	w8, [sp, #8]
  40e774:	str	w8, [sp, #12]
  40e778:	ldr	w0, [sp, #12]
  40e77c:	add	sp, sp, #0x10
  40e780:	ret
  40e784:	sub	sp, sp, #0x10
  40e788:	str	w0, [sp, #8]
  40e78c:	ldr	w8, [sp, #8]
  40e790:	subs	w8, w8, #0x61
  40e794:	cmp	w8, #0x19
  40e798:	cset	w8, ls  // ls = plast
  40e79c:	eor	w8, w8, #0x1
  40e7a0:	tbnz	w8, #0, 40e7bc <__fxstatat@plt+0xccdc>
  40e7a4:	b	40e7a8 <__fxstatat@plt+0xccc8>
  40e7a8:	ldr	w8, [sp, #8]
  40e7ac:	subs	w8, w8, #0x61
  40e7b0:	add	w8, w8, #0x41
  40e7b4:	str	w8, [sp, #12]
  40e7b8:	b	40e7c4 <__fxstatat@plt+0xcce4>
  40e7bc:	ldr	w8, [sp, #8]
  40e7c0:	str	w8, [sp, #12]
  40e7c4:	ldr	w0, [sp, #12]
  40e7c8:	add	sp, sp, #0x10
  40e7cc:	ret
  40e7d0:	sub	sp, sp, #0x20
  40e7d4:	stp	x29, x30, [sp, #16]
  40e7d8:	add	x29, sp, #0x10
  40e7dc:	mov	w8, wzr
  40e7e0:	mov	w2, #0x3                   	// #3
  40e7e4:	stur	w0, [x29, #-4]
  40e7e8:	ldur	w0, [x29, #-4]
  40e7ec:	mov	w1, w8
  40e7f0:	bl	40d7a0 <__fxstatat@plt+0xbcc0>
  40e7f4:	ldp	x29, x30, [sp, #16]
  40e7f8:	add	sp, sp, #0x20
  40e7fc:	ret
  40e800:	stp	x29, x30, [sp, #-64]!
  40e804:	mov	x29, sp
  40e808:	stp	x19, x20, [sp, #16]
  40e80c:	adrp	x20, 420000 <__fxstatat@plt+0x1e520>
  40e810:	add	x20, x20, #0xdf0
  40e814:	stp	x21, x22, [sp, #32]
  40e818:	adrp	x21, 420000 <__fxstatat@plt+0x1e520>
  40e81c:	add	x21, x21, #0xde8
  40e820:	sub	x20, x20, x21
  40e824:	mov	w22, w0
  40e828:	stp	x23, x24, [sp, #48]
  40e82c:	mov	x23, x1
  40e830:	mov	x24, x2
  40e834:	bl	401688 <mbrtowc@plt-0x38>
  40e838:	cmp	xzr, x20, asr #3
  40e83c:	b.eq	40e868 <__fxstatat@plt+0xcd88>  // b.none
  40e840:	asr	x20, x20, #3
  40e844:	mov	x19, #0x0                   	// #0
  40e848:	ldr	x3, [x21, x19, lsl #3]
  40e84c:	mov	x2, x24
  40e850:	add	x19, x19, #0x1
  40e854:	mov	x1, x23
  40e858:	mov	w0, w22
  40e85c:	blr	x3
  40e860:	cmp	x20, x19
  40e864:	b.ne	40e848 <__fxstatat@plt+0xcd68>  // b.any
  40e868:	ldp	x19, x20, [sp, #16]
  40e86c:	ldp	x21, x22, [sp, #32]
  40e870:	ldp	x23, x24, [sp, #48]
  40e874:	ldp	x29, x30, [sp], #64
  40e878:	ret
  40e87c:	nop
  40e880:	ret
  40e884:	nop
  40e888:	adrp	x2, 421000 <__fxstatat@plt+0x1f520>
  40e88c:	mov	x1, #0x0                   	// #0
  40e890:	ldr	x2, [x2, #544]
  40e894:	b	401780 <__cxa_atexit@plt>
  40e898:	mov	x2, x1
  40e89c:	mov	x1, x0
  40e8a0:	mov	w0, #0x0                   	// #0
  40e8a4:	b	401aa0 <__xstat@plt>
  40e8a8:	mov	x2, x1
  40e8ac:	mov	w1, w0
  40e8b0:	mov	w0, #0x0                   	// #0
  40e8b4:	b	401a20 <__fxstat@plt>
  40e8b8:	mov	x2, x1
  40e8bc:	mov	x1, x0
  40e8c0:	mov	w0, #0x0                   	// #0
  40e8c4:	b	401a00 <__lxstat@plt>
  40e8c8:	mov	x4, x1
  40e8cc:	mov	x5, x2
  40e8d0:	mov	w1, w0
  40e8d4:	mov	x2, x4
  40e8d8:	mov	w0, #0x0                   	// #0
  40e8dc:	mov	w4, w3
  40e8e0:	mov	x3, x5
  40e8e4:	b	401ae0 <__fxstatat@plt>

Disassembly of section .fini:

000000000040e8e8 <.fini>:
  40e8e8:	stp	x29, x30, [sp, #-16]!
  40e8ec:	mov	x29, sp
  40e8f0:	ldp	x29, x30, [sp], #16
  40e8f4:	ret
