INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/Add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/imports/Desktop/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/imports/Desktop/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/mux2to1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sim_1/imports/CSE 100L/test_addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_add
