#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 15 22:29:39 2023
# Process ID: 15056
# Current directory: E:/Škola/DE1/digitalni-elektronika/06-counter/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7124 E:\Škola\DE1\digitalni-elektronika\06-counter\counter\counter.xpr
# Log file: E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado.log
# Journal file: E:/Škola/DE1/digitalni-elektronika/06-counter/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.207 ; gain = 0.000
update_compile_order -fileset sources_1
set_property used_in_simulation true [get_files  E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.srcs/sources_1/new/top.vhd]
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto dd79ce9a17f444bbabb135ef85ca3c04 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dd79ce9a17f444bbabb135ef85ca3c04 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=1000000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=12)\]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1111.207 ; gain = 0.000
# run 800ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.207 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1111.207 ; gain = 0.000
set_property top clock_enable [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top_arch behavioral [get_filesets sim_1]
set_property top_file E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock_enable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj clock_enable_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto dd79ce9a17f444bbabb135ef85ca3c04 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clock_enable_behav xil_defaultlib.clock_enable -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dd79ce9a17f444bbabb135ef85ca3c04 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clock_enable_behav xil_defaultlib.clock_enable -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable
Built simulation snapshot clock_enable_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.sim/sim_1/behav/xsim/xsim.dir/clock_enable_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Škola/DE1/digitalni-elektronika/06-counter/counter/counter.sim/sim_1/behav/xsim/xsim.dir/clock_enable_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 15 22:54:22 2023. For additional details about this file, please refer to the WebTalk help file at D:/Programy/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 15 22:54:22 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.000 ; gain = 9.195
close_sim
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Škola/DE1/digitalni-elektronika/06-counter/counter/vivado_pid15056.debug)
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 22:54:59 2023...
