INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kanish/System_Design_through_FPGA/Vivado/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kanish/System_Design_through_FPGA/Vivado/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tb
