#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jun 27 20:56:32 2025
# Process ID: 22804
# Current directory: D:/WorkSpace/Vivado/HDMI_AXI_LAB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36644 D:\WorkSpace\Vivado\HDMI_AXI_LAB\HDMI_AXI_LAB.xpr
# Log file: D:/WorkSpace/Vivado/HDMI_AXI_LAB/vivado.log
# Journal file: D:/WorkSpace/Vivado/HDMI_AXI_LAB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 868.195 ; gain = 157.184
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:user:HDMI_AXI_LITE:1.0 - HDMI_AXI_LITE_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <HDMI_AXI_LITE> from BD file <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd>
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 37 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project HDMI_AXI_LAB
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
report_ip_status -name ip_status
current_project HDMI_AXI_LITE_v1_0_project
current_project HDMI_AXI_LAB
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 36 to revision 37
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ui/bd_62883782.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.832 ; gain = 325.410
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 27 21:28:02 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 21:28:02 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 2697.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 2697.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2856.020 ; gain = 774.805
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project HDMI_AXI_LITE_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
set_property core_revision 38 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project HDMI_AXI_LAB
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 37 to revision 38
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2864.816 ; gain = 2.062
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
current_project HDMI_AXI_LITE_v1_0_project
current_project HDMI_AXI_LAB
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 27 21:39:07 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 21:39:07 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 27 23:19:39 2025...
