vendor_name = ModelSim
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Waveform5.vwf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fibonacci_test.hex
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.qip
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/reg8.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/prog1.hex
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux8_4.qip
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux8_4.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/pll1.qip
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/pll1.v
source_file = 1, Inputs.vwf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom2.qip
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom2.v
source_file = 1, microinstruction_rom.hex
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/reg16.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.qip
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/testbench.bdf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Waveform.vwf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/shifter.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/carry_block.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Waveform4.vwf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block_1.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/DATA.qip
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/DATA.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/DATA.hex
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Waveform6.vwf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block2.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_u1i1.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/mux_tsc.tdf
design_name = uc1
instance = comp, \C_OUT~output , C_OUT~output, uc1, 1
instance = comp, \PC[10]~output , PC[10]~output, uc1, 1
instance = comp, \PC[9]~output , PC[9]~output, uc1, 1
instance = comp, \PC[8]~output , PC[8]~output, uc1, 1
instance = comp, \PC[7]~output , PC[7]~output, uc1, 1
instance = comp, \PC[6]~output , PC[6]~output, uc1, 1
instance = comp, \PC[5]~output , PC[5]~output, uc1, 1
instance = comp, \PC[4]~output , PC[4]~output, uc1, 1
instance = comp, \PC[3]~output , PC[3]~output, uc1, 1
instance = comp, \PC[2]~output , PC[2]~output, uc1, 1
instance = comp, \PC[1]~output , PC[1]~output, uc1, 1
instance = comp, \PC[0]~output , PC[0]~output, uc1, 1
instance = comp, \Aposmux[15]~output , Aposmux[15]~output, uc1, 1
instance = comp, \Aposmux[14]~output , Aposmux[14]~output, uc1, 1
instance = comp, \Aposmux[13]~output , Aposmux[13]~output, uc1, 1
instance = comp, \Aposmux[12]~output , Aposmux[12]~output, uc1, 1
instance = comp, \Aposmux[11]~output , Aposmux[11]~output, uc1, 1
instance = comp, \Aposmux[10]~output , Aposmux[10]~output, uc1, 1
instance = comp, \Aposmux[9]~output , Aposmux[9]~output, uc1, 1
instance = comp, \Aposmux[8]~output , Aposmux[8]~output, uc1, 1
instance = comp, \Aposmux[7]~output , Aposmux[7]~output, uc1, 1
instance = comp, \Aposmux[6]~output , Aposmux[6]~output, uc1, 1
instance = comp, \Aposmux[5]~output , Aposmux[5]~output, uc1, 1
instance = comp, \Aposmux[4]~output , Aposmux[4]~output, uc1, 1
instance = comp, \Aposmux[3]~output , Aposmux[3]~output, uc1, 1
instance = comp, \Aposmux[2]~output , Aposmux[2]~output, uc1, 1
instance = comp, \Aposmux[1]~output , Aposmux[1]~output, uc1, 1
instance = comp, \Aposmux[0]~output , Aposmux[0]~output, uc1, 1
instance = comp, \DATA[15]~output , DATA[15]~output, uc1, 1
instance = comp, \DATA[14]~output , DATA[14]~output, uc1, 1
instance = comp, \DATA[13]~output , DATA[13]~output, uc1, 1
instance = comp, \DATA[12]~output , DATA[12]~output, uc1, 1
instance = comp, \DATA[11]~output , DATA[11]~output, uc1, 1
instance = comp, \DATA[10]~output , DATA[10]~output, uc1, 1
instance = comp, \DATA[9]~output , DATA[9]~output, uc1, 1
instance = comp, \DATA[8]~output , DATA[8]~output, uc1, 1
instance = comp, \DATA[7]~output , DATA[7]~output, uc1, 1
instance = comp, \DATA[6]~output , DATA[6]~output, uc1, 1
instance = comp, \DATA[5]~output , DATA[5]~output, uc1, 1
instance = comp, \DATA[4]~output , DATA[4]~output, uc1, 1
instance = comp, \DATA[3]~output , DATA[3]~output, uc1, 1
instance = comp, \DATA[2]~output , DATA[2]~output, uc1, 1
instance = comp, \DATA[1]~output , DATA[1]~output, uc1, 1
instance = comp, \DATA[0]~output , DATA[0]~output, uc1, 1
instance = comp, \Koutput[15]~output , Koutput[15]~output, uc1, 1
instance = comp, \Koutput[14]~output , Koutput[14]~output, uc1, 1
instance = comp, \Koutput[13]~output , Koutput[13]~output, uc1, 1
instance = comp, \Koutput[12]~output , Koutput[12]~output, uc1, 1
instance = comp, \Koutput[11]~output , Koutput[11]~output, uc1, 1
instance = comp, \Koutput[10]~output , Koutput[10]~output, uc1, 1
instance = comp, \Koutput[9]~output , Koutput[9]~output, uc1, 1
instance = comp, \Koutput[8]~output , Koutput[8]~output, uc1, 1
instance = comp, \Koutput[7]~output , Koutput[7]~output, uc1, 1
instance = comp, \Koutput[6]~output , Koutput[6]~output, uc1, 1
instance = comp, \Koutput[5]~output , Koutput[5]~output, uc1, 1
instance = comp, \Koutput[4]~output , Koutput[4]~output, uc1, 1
instance = comp, \Koutput[3]~output , Koutput[3]~output, uc1, 1
instance = comp, \Koutput[2]~output , Koutput[2]~output, uc1, 1
instance = comp, \Koutput[1]~output , Koutput[1]~output, uc1, 1
instance = comp, \Koutput[0]~output , Koutput[0]~output, uc1, 1
instance = comp, \OPCODE_out[15]~output , OPCODE_out[15]~output, uc1, 1
instance = comp, \OPCODE_out[14]~output , OPCODE_out[14]~output, uc1, 1
instance = comp, \OPCODE_out[13]~output , OPCODE_out[13]~output, uc1, 1
instance = comp, \OPCODE_out[12]~output , OPCODE_out[12]~output, uc1, 1
instance = comp, \OPCODE_out[11]~output , OPCODE_out[11]~output, uc1, 1
instance = comp, \OPCODE_out[10]~output , OPCODE_out[10]~output, uc1, 1
instance = comp, \OPCODE_out[9]~output , OPCODE_out[9]~output, uc1, 1
instance = comp, \OPCODE_out[8]~output , OPCODE_out[8]~output, uc1, 1
instance = comp, \OPCODE_out[7]~output , OPCODE_out[7]~output, uc1, 1
instance = comp, \OPCODE_out[6]~output , OPCODE_out[6]~output, uc1, 1
instance = comp, \OPCODE_out[5]~output , OPCODE_out[5]~output, uc1, 1
instance = comp, \OPCODE_out[4]~output , OPCODE_out[4]~output, uc1, 1
instance = comp, \OPCODE_out[3]~output , OPCODE_out[3]~output, uc1, 1
instance = comp, \OPCODE_out[2]~output , OPCODE_out[2]~output, uc1, 1
instance = comp, \OPCODE_out[1]~output , OPCODE_out[1]~output, uc1, 1
instance = comp, \OPCODE_out[0]~output , OPCODE_out[0]~output, uc1, 1
instance = comp, \WR_out[15]~output , WR_out[15]~output, uc1, 1
instance = comp, \WR_out[14]~output , WR_out[14]~output, uc1, 1
instance = comp, \WR_out[13]~output , WR_out[13]~output, uc1, 1
instance = comp, \WR_out[12]~output , WR_out[12]~output, uc1, 1
instance = comp, \WR_out[11]~output , WR_out[11]~output, uc1, 1
instance = comp, \WR_out[10]~output , WR_out[10]~output, uc1, 1
instance = comp, \WR_out[9]~output , WR_out[9]~output, uc1, 1
instance = comp, \WR_out[8]~output , WR_out[8]~output, uc1, 1
instance = comp, \WR_out[7]~output , WR_out[7]~output, uc1, 1
instance = comp, \WR_out[6]~output , WR_out[6]~output, uc1, 1
instance = comp, \WR_out[5]~output , WR_out[5]~output, uc1, 1
instance = comp, \WR_out[4]~output , WR_out[4]~output, uc1, 1
instance = comp, \WR_out[3]~output , WR_out[3]~output, uc1, 1
instance = comp, \WR_out[2]~output , WR_out[2]~output, uc1, 1
instance = comp, \WR_out[1]~output , WR_out[1]~output, uc1, 1
instance = comp, \WR_out[0]~output , WR_out[0]~output, uc1, 1
instance = comp, \clk_k~input , clk_k~input, uc1, 1
instance = comp, \clk_pc~input , clk_pc~input, uc1, 1
instance = comp, \clk_pc~inputclkctrl , clk_pc~inputclkctrl, uc1, 1
instance = comp, \inst4|PC[0]~11 , inst4|PC[0]~11, uc1, 1
instance = comp, \clk_k~inputclkctrl , clk_k~inputclkctrl, uc1, 1
instance = comp, \inst4|PC[1]~13 , inst4|PC[1]~13, uc1, 1
instance = comp, \inst4|PC[2]~15 , inst4|PC[2]~15, uc1, 1
instance = comp, \inst4|PC[3]~17 , inst4|PC[3]~17, uc1, 1
instance = comp, \inst4|PC[4]~19 , inst4|PC[4]~19, uc1, 1
instance = comp, \inst4|PC[5]~21 , inst4|PC[5]~21, uc1, 1
instance = comp, \inst4|PC[6]~23 , inst4|PC[6]~23, uc1, 1
instance = comp, \inst4|PC[7]~25 , inst4|PC[7]~25, uc1, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0 , inst|altsyncram_component|auto_generated|ram_block1a0, uc1, 1
instance = comp, \nRST~input , nRST~input, uc1, 1
instance = comp, \nRST~inputclkctrl , nRST~inputclkctrl, uc1, 1
instance = comp, \clk_reg~input , clk_reg~input, uc1, 1
instance = comp, \clk_reg~inputclkctrl , clk_reg~inputclkctrl, uc1, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a2 , inst|altsyncram_component|auto_generated|ram_block1a2, uc1, 1
instance = comp, \inst1|WideOr14~0 , inst1|WideOr14~0, uc1, 1
instance = comp, \inst1|WideOr14~1 , inst1|WideOr14~1, uc1, 1
instance = comp, \inst1|WideOr14~2 , inst1|WideOr14~2, uc1, 1
instance = comp, \inst1|WideOr0~0 , inst1|WideOr0~0, uc1, 1
instance = comp, \inst1|WideOr0~2 , inst1|WideOr0~2, uc1, 1
instance = comp, \inst1|WideOr10~0 , inst1|WideOr10~0, uc1, 1
instance = comp, \inst1|WideOr0~3 , inst1|WideOr0~3, uc1, 1
instance = comp, \inst1|WideOr0~1 , inst1|WideOr0~1, uc1, 1
instance = comp, \inst1|WideOr0~4 , inst1|WideOr0~4, uc1, 1
instance = comp, \inst1|WideOr0~4clkctrl , inst1|WideOr0~4clkctrl, uc1, 1
instance = comp, \inst1|MW , inst1|MW, uc1, 1
instance = comp, \inst1|WideOr12~0 , inst1|WideOr12~0, uc1, 1
instance = comp, \inst1|MR , inst1|MR, uc1, 1
instance = comp, \inst2|block2|W_MEM_OUT[0]~0 , inst2|block2|W_MEM_OUT[0]~0, uc1, 1
instance = comp, \inst2|block2|W_MEM_OUT[0] , inst2|block2|W_MEM_OUT[0], uc1, 1
instance = comp, \inst1|WideOr14~1clkctrl , inst1|WideOr14~1clkctrl, uc1, 1
instance = comp, \inst1|Dadd[0] , inst1|Dadd[0], uc1, 1
instance = comp, \inst1|Dadd[1] , inst1|Dadd[1], uc1, 1
instance = comp, \inst1|Dadd[2] , inst1|Dadd[2], uc1, 1
instance = comp, \inst1|Dadd[3] , inst1|Dadd[3], uc1, 1
instance = comp, \inst1|Dadd[4] , inst1|Dadd[4], uc1, 1
instance = comp, \inst1|Dadd[5] , inst1|Dadd[5], uc1, 1
instance = comp, \inst1|Dadd[6] , inst1|Dadd[6], uc1, 1
instance = comp, \inst1|Dadd[7] , inst1|Dadd[7], uc1, 1
instance = comp, \inst1|Dadd[8] , inst1|Dadd[8], uc1, 1
instance = comp, \inst1|Dadd[9] , inst1|Dadd[9], uc1, 1
instance = comp, \~GND , ~GND, uc1, 1
instance = comp, \inst12|altsyncram_component|auto_generated|ram_block1a0 , inst12|altsyncram_component|auto_generated|ram_block1a0, uc1, 1
instance = comp, \inst1|WideOr5~1 , inst1|WideOr5~1, uc1, 1
instance = comp, \inst1|WideOr5~0 , inst1|WideOr5~0, uc1, 1
instance = comp, \inst1|WideOr7~0 , inst1|WideOr7~0, uc1, 1
instance = comp, \inst1|WideOr5~2 , inst1|WideOr5~2, uc1, 1
instance = comp, \inst1|ALUC[1] , inst1|ALUC[1], uc1, 1
instance = comp, \inst1|ALUC~0 , inst1|ALUC~0, uc1, 1
instance = comp, \inst1|ALUC~1 , inst1|ALUC~1, uc1, 1
instance = comp, \inst1|ALUC[3] , inst1|ALUC[3], uc1, 1
instance = comp, \PI0[0]~input , PI0[0]~input, uc1, 1
instance = comp, \PI1[0]~input , PI1[0]~input, uc1, 1
instance = comp, \inst2|block3|Mux17~7 , inst2|block3|Mux17~7, uc1, 1
instance = comp, \inst1|WideOr16~0 , inst1|WideOr16~0, uc1, 1
instance = comp, \inst1|Selector14~1 , inst1|Selector14~1, uc1, 1
instance = comp, \inst1|Selector14~0 , inst1|Selector14~0, uc1, 1
instance = comp, \inst1|Selector14~2 , inst1|Selector14~2, uc1, 1
instance = comp, \inst1|Selector14~3 , inst1|Selector14~3, uc1, 1
instance = comp, \inst1|Sel_C[0] , inst1|Sel_C[0], uc1, 1
instance = comp, \inst2|block2|SEL_REG~2 , inst2|block2|SEL_REG~2, uc1, 1
instance = comp, \inst2|block2|SEL_REG[0] , inst2|block2|SEL_REG[0], uc1, 1
instance = comp, \inst1|WideOr19~0 , inst1|WideOr19~0, uc1, 1
instance = comp, \inst1|Selector19~2 , inst1|Selector19~2, uc1, 1
instance = comp, \inst1|Sel_C[4] , inst1|Sel_C[4], uc1, 1
instance = comp, \inst2|block2|SEL_REG~1 , inst2|block2|SEL_REG~1, uc1, 1
instance = comp, \inst2|block2|SEL_REG[4] , inst2|block2|SEL_REG[4], uc1, 1
instance = comp, \inst1|Selector17~2 , inst1|Selector17~2, uc1, 1
instance = comp, \inst1|Sel_C[2] , inst1|Sel_C[2], uc1, 1
instance = comp, \inst2|block2|SEL_REG~5 , inst2|block2|SEL_REG~5, uc1, 1
instance = comp, \inst2|block2|SEL_REG[2] , inst2|block2|SEL_REG[2], uc1, 1
instance = comp, \inst1|WideOr19~1 , inst1|WideOr19~1, uc1, 1
instance = comp, \inst1|Sel_C[5] , inst1|Sel_C[5], uc1, 1
instance = comp, \inst2|block2|SEL_REG~3 , inst2|block2|SEL_REG~3, uc1, 1
instance = comp, \inst2|block2|SEL_REG[5] , inst2|block2|SEL_REG[5], uc1, 1
instance = comp, \inst1|Selector18~2 , inst1|Selector18~2, uc1, 1
instance = comp, \inst1|Sel_C[3] , inst1|Sel_C[3], uc1, 1
instance = comp, \inst2|block2|SEL_REG~4 , inst2|block2|SEL_REG~4, uc1, 1
instance = comp, \inst2|block2|SEL_REG[3] , inst2|block2|SEL_REG[3], uc1, 1
instance = comp, \inst2|Decoder0~8 , inst2|Decoder0~8, uc1, 1
instance = comp, \inst1|Selector16~2 , inst1|Selector16~2, uc1, 1
instance = comp, \inst1|Sel_C[1] , inst1|Sel_C[1], uc1, 1
instance = comp, \inst2|block2|SEL_REG~0 , inst2|block2|SEL_REG~0, uc1, 1
instance = comp, \inst2|block2|SEL_REG[1] , inst2|block2|SEL_REG[1], uc1, 1
instance = comp, \inst2|Decoder0~9 , inst2|Decoder0~9, uc1, 1
instance = comp, \inst2|r25[0] , inst2|r25[0], uc1, 1
instance = comp, \inst2|Decoder0~12 , inst2|Decoder0~12, uc1, 1
instance = comp, \inst2|r27[0] , inst2|r27[0], uc1, 1
instance = comp, \inst2|Decoder0~10 , inst2|Decoder0~10, uc1, 1
instance = comp, \inst2|r26[0] , inst2|r26[0], uc1, 1
instance = comp, \inst2|Decoder0~11 , inst2|Decoder0~11, uc1, 1
instance = comp, \inst2|r24[0] , inst2|r24[0], uc1, 1
instance = comp, \inst2|block3|Mux17~0 , inst2|block3|Mux17~0, uc1, 1
instance = comp, \inst2|block3|Mux17~1 , inst2|block3|Mux17~1, uc1, 1
instance = comp, \inst2|Decoder0~18 , inst2|Decoder0~18, uc1, 1
instance = comp, \inst2|Decoder0~22 , inst2|Decoder0~22, uc1, 1
instance = comp, \inst2|r19[0] , inst2|r19[0], uc1, 1
instance = comp, \inst2|Decoder0~19 , inst2|Decoder0~19, uc1, 1
instance = comp, \inst2|r17[0] , inst2|r17[0], uc1, 1
instance = comp, \inst2|Decoder0~21 , inst2|Decoder0~21, uc1, 1
instance = comp, \inst2|r16[0] , inst2|r16[0], uc1, 1
instance = comp, \inst2|Decoder0~20 , inst2|Decoder0~20, uc1, 1
instance = comp, \inst2|r18[0] , inst2|r18[0], uc1, 1
instance = comp, \inst2|block3|Mux17~4 , inst2|block3|Mux17~4, uc1, 1
instance = comp, \inst2|block3|Mux17~5 , inst2|block3|Mux17~5, uc1, 1
instance = comp, \inst2|Decoder0~13 , inst2|Decoder0~13, uc1, 1
instance = comp, \inst2|Decoder0~17 , inst2|Decoder0~17, uc1, 1
instance = comp, \inst2|r23[0] , inst2|r23[0], uc1, 1
instance = comp, \inst2|Decoder0~14 , inst2|Decoder0~14, uc1, 1
instance = comp, \inst2|r22[0] , inst2|r22[0], uc1, 1
instance = comp, \inst2|Decoder0~15 , inst2|Decoder0~15, uc1, 1
instance = comp, \inst2|r21[0] , inst2|r21[0], uc1, 1
instance = comp, \inst2|Decoder0~16 , inst2|Decoder0~16, uc1, 1
instance = comp, \inst2|r20[0] , inst2|r20[0], uc1, 1
instance = comp, \inst2|block3|Mux17~2 , inst2|block3|Mux17~2, uc1, 1
instance = comp, \inst2|block3|Mux17~3 , inst2|block3|Mux17~3, uc1, 1
instance = comp, \inst2|block3|Mux17~6 , inst2|block3|Mux17~6, uc1, 1
instance = comp, \inst2|block3|Mux17~8 , inst2|block3|Mux17~8, uc1, 1
instance = comp, \inst2|Decoder0~25 , inst2|Decoder0~25, uc1, 1
instance = comp, \inst2|Decoder0~38 , inst2|Decoder0~38, uc1, 1
instance = comp, \inst2|r15[0] , inst2|r15[0], uc1, 1
instance = comp, \inst2|Decoder0~27 , inst2|Decoder0~27, uc1, 1
instance = comp, \inst2|Decoder0~35 , inst2|Decoder0~35, uc1, 1
instance = comp, \inst2|r11[0] , inst2|r11[0], uc1, 1
instance = comp, \inst2|Decoder0~37 , inst2|Decoder0~37, uc1, 1
instance = comp, \inst2|r3[0] , inst2|r3[0], uc1, 1
instance = comp, \inst2|Decoder0~36 , inst2|Decoder0~36, uc1, 1
instance = comp, \inst2|r7[0] , inst2|r7[0], uc1, 1
instance = comp, \inst2|block3|Mux17~16 , inst2|block3|Mux17~16, uc1, 1
instance = comp, \inst2|block3|Mux17~17 , inst2|block3|Mux17~17, uc1, 1
instance = comp, \inst2|Decoder0~28 , inst2|Decoder0~28, uc1, 1
instance = comp, \inst2|r9[0] , inst2|r9[0], uc1, 1
instance = comp, \inst2|Decoder0~31 , inst2|Decoder0~31, uc1, 1
instance = comp, \inst2|r13[0] , inst2|r13[0], uc1, 1
instance = comp, \inst2|Decoder0~29 , inst2|Decoder0~29, uc1, 1
instance = comp, \inst2|r5[0] , inst2|r5[0], uc1, 1
instance = comp, \inst2|Decoder0~30 , inst2|Decoder0~30, uc1, 1
instance = comp, \inst2|r1[0] , inst2|r1[0], uc1, 1
instance = comp, \inst2|block3|Mux17~11 , inst2|block3|Mux17~11, uc1, 1
instance = comp, \inst2|block3|Mux17~12 , inst2|block3|Mux17~12, uc1, 1
instance = comp, \inst2|Decoder0~32 , inst2|Decoder0~32, uc1, 1
instance = comp, \inst2|r4[0] , inst2|r4[0], uc1, 1
instance = comp, \inst2|Decoder0~34 , inst2|Decoder0~34, uc1, 1
instance = comp, \inst2|r12[0] , inst2|r12[0], uc1, 1
instance = comp, \inst2|Decoder0~6 , inst2|Decoder0~6, uc1, 1
instance = comp, \inst2|Decoder0~33 , inst2|Decoder0~33, uc1, 1
instance = comp, \inst2|r8[0] , inst2|r8[0], uc1, 1
instance = comp, \inst2|Decoder0~7 , inst2|Decoder0~7, uc1, 1
instance = comp, \inst2|Decoder0~7clkctrl , inst2|Decoder0~7clkctrl, uc1, 1
instance = comp, \inst2|r0[0] , inst2|r0[0], uc1, 1
instance = comp, \inst2|block3|Mux17~13 , inst2|block3|Mux17~13, uc1, 1
instance = comp, \inst2|block3|Mux17~14 , inst2|block3|Mux17~14, uc1, 1
instance = comp, \inst2|block3|Mux17~15 , inst2|block3|Mux17~15, uc1, 1
instance = comp, \inst2|Decoder0~26 , inst2|Decoder0~26, uc1, 1
instance = comp, \inst2|r14[0] , inst2|r14[0], uc1, 1
instance = comp, \inst2|Decoder0~39 , inst2|Decoder0~39, uc1, 1
instance = comp, \inst2|r6[0] , inst2|r6[0], uc1, 1
instance = comp, \inst2|Decoder0~4 , inst2|Decoder0~4, uc1, 1
instance = comp, \inst2|Decoder0~24 , inst2|Decoder0~24, uc1, 1
instance = comp, \inst2|r2[0] , inst2|r2[0], uc1, 1
instance = comp, \inst2|Decoder0~23 , inst2|Decoder0~23, uc1, 1
instance = comp, \inst2|r10[0] , inst2|r10[0], uc1, 1
instance = comp, \inst2|block3|Mux17~9 , inst2|block3|Mux17~9, uc1, 1
instance = comp, \inst2|block3|Mux17~10 , inst2|block3|Mux17~10, uc1, 1
instance = comp, \inst2|block3|Mux17~18 , inst2|block3|Mux17~18, uc1, 1
instance = comp, \inst2|block3|Mux17~19 , inst2|block3|Mux17~19, uc1, 1
instance = comp, \inst2|block3|Mux33~0 , inst2|block3|Mux33~0, uc1, 1
instance = comp, \inst2|block3|Data_A[0] , inst2|block3|Data_A[0], uc1, 1
instance = comp, \inst1|WideOr10~1 , inst1|WideOr10~1, uc1, 1
instance = comp, \inst1|WideOr10~2 , inst1|WideOr10~2, uc1, 1
instance = comp, \inst1|KMux , inst1|KMux, uc1, 1
instance = comp, \inst6|k_out[7]~1 , inst6|k_out[7]~1, uc1, 1
instance = comp, \inst6|k_out[0] , inst6|k_out[0], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[0]~15 , inst3|LPM_MUX_component|auto_generated|result_node[0]~15, uc1, 1
instance = comp, \inst1|WideOr16~1 , inst1|WideOr16~1, uc1, 1
instance = comp, \inst1|WideOr16~2 , inst1|WideOr16~2, uc1, 1
instance = comp, \inst1|WideOr3~2 , inst1|WideOr3~2, uc1, 1
instance = comp, \inst1|WideOr16~3 , inst1|WideOr16~3, uc1, 1
instance = comp, \inst1|WideOr16~4 , inst1|WideOr16~4, uc1, 1
instance = comp, \inst1|Sel_B[1] , inst1|Sel_B[1], uc1, 1
instance = comp, \inst2|block3|Mux0~0 , inst2|block3|Mux0~0, uc1, 1
instance = comp, \inst5|Mux0~5 , inst5|Mux0~5, uc1, 1
instance = comp, \inst5|Mux0~6 , inst5|Mux0~6, uc1, 1
instance = comp, \inst1|WideOr3~4 , inst1|WideOr3~4, uc1, 1
instance = comp, \inst1|WideOr3~3 , inst1|WideOr3~3, uc1, 1
instance = comp, \inst1|WideOr3~7 , inst1|WideOr3~7, uc1, 1
instance = comp, \inst1|WideOr3~5 , inst1|WideOr3~5, uc1, 1
instance = comp, \inst1|WideOr3~6 , inst1|WideOr3~6, uc1, 1
instance = comp, \inst1|ALUC[2] , inst1|ALUC[2], uc1, 1
instance = comp, \inst5|Add0~0 , inst5|Add0~0, uc1, 1
instance = comp, \inst8|WideOr0~0 , inst8|WideOr0~0, uc1, 1
instance = comp, \inst8|cy~0 , inst8|cy~0, uc1, 1
instance = comp, \inst8|cy , inst8|cy, uc1, 1
instance = comp, \inst5|Add1~0 , inst5|Add1~0, uc1, 1
instance = comp, \inst5|Mux0~2 , inst5|Mux0~2, uc1, 1
instance = comp, \inst5|Mux0~3 , inst5|Mux0~3, uc1, 1
instance = comp, \inst5|Mux0~4 , inst5|Mux0~4, uc1, 1
instance = comp, \inst5|Mux16~0 , inst5|Mux16~0, uc1, 1
instance = comp, \inst5|Mux16~0clkctrl , inst5|Mux16~0clkctrl, uc1, 1
instance = comp, \inst5|z[0] , inst5|z[0], uc1, 1
instance = comp, \inst2|block2|DATA~18 , inst2|block2|DATA~18, uc1, 1
instance = comp, \inst2|block2|DATA[12]~1 , inst2|block2|DATA[12]~1, uc1, 1
instance = comp, \inst2|block2|DATA[12]~2 , inst2|block2|DATA[12]~2, uc1, 1
instance = comp, \inst2|block2|DATA[12]~3 , inst2|block2|DATA[12]~3, uc1, 1
instance = comp, \inst2|block2|DATA[0] , inst2|block2|DATA[0], uc1, 1
instance = comp, \inst2|Decoder0~5 , inst2|Decoder0~5, uc1, 1
instance = comp, \inst2|Decoder0~5clkctrl , inst2|Decoder0~5clkctrl, uc1, 1
instance = comp, \inst2|Working_register[0] , inst2|Working_register[0], uc1, 1
instance = comp, \inst12|altsyncram_component|auto_generated|ram_block1a7 , inst12|altsyncram_component|auto_generated|ram_block1a7, uc1, 1
instance = comp, \inst2|r0[15] , inst2|r0[15], uc1, 1
instance = comp, \inst2|block3|Mux15~0 , inst2|block3|Mux15~0, uc1, 1
instance = comp, \inst6|k_out[12]~0 , inst6|k_out[12]~0, uc1, 1
instance = comp, \inst6|k_out[15] , inst6|k_out[15], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[15]~0 , inst3|LPM_MUX_component|auto_generated|result_node[15]~0, uc1, 1
instance = comp, \inst5|Mux15~0 , inst5|Mux15~0, uc1, 1
instance = comp, \inst5|Mux15~1 , inst5|Mux15~1, uc1, 1
instance = comp, \inst5|Mux15~5 , inst5|Mux15~5, uc1, 1
instance = comp, \inst5|Mux15~3 , inst5|Mux15~3, uc1, 1
instance = comp, \inst6|k_out[14] , inst6|k_out[14], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[14]~1 , inst3|LPM_MUX_component|auto_generated|result_node[14]~1, uc1, 1
instance = comp, \inst5|Mux14~0 , inst5|Mux14~0, uc1, 1
instance = comp, \inst5|Mux14~1 , inst5|Mux14~1, uc1, 1
instance = comp, \inst5|z~97 , inst5|z~97, uc1, 1
instance = comp, \inst6|k_out[13] , inst6|k_out[13], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[13]~2 , inst3|LPM_MUX_component|auto_generated|result_node[13]~2, uc1, 1
instance = comp, \inst5|Mux15~2 , inst5|Mux15~2, uc1, 1
instance = comp, \inst5|z~99 , inst5|z~99, uc1, 1
instance = comp, \inst6|k_out[12] , inst6|k_out[12], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[12]~3 , inst3|LPM_MUX_component|auto_generated|result_node[12]~3, uc1, 1
instance = comp, \inst5|Mux12~0 , inst5|Mux12~0, uc1, 1
instance = comp, \inst5|Mux12~1 , inst5|Mux12~1, uc1, 1
instance = comp, \inst5|z~100 , inst5|z~100, uc1, 1
instance = comp, \inst6|k_out[11] , inst6|k_out[11], uc1, 1
instance = comp, \inst5|z~103 , inst5|z~103, uc1, 1
instance = comp, \inst5|z~102 , inst5|z~102, uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[11]~4 , inst3|LPM_MUX_component|auto_generated|result_node[11]~4, uc1, 1
instance = comp, \inst6|k_out[10] , inst6|k_out[10], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[10]~5 , inst3|LPM_MUX_component|auto_generated|result_node[10]~5, uc1, 1
instance = comp, \inst5|Mux10~0 , inst5|Mux10~0, uc1, 1
instance = comp, \inst5|Mux10~1 , inst5|Mux10~1, uc1, 1
instance = comp, \inst5|Mux10~3 , inst5|Mux10~3, uc1, 1
instance = comp, \inst6|k_out[9] , inst6|k_out[9], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[9]~6 , inst3|LPM_MUX_component|auto_generated|result_node[9]~6, uc1, 1
instance = comp, \inst6|k_out[8] , inst6|k_out[8], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[8]~7 , inst3|LPM_MUX_component|auto_generated|result_node[8]~7, uc1, 1
instance = comp, \inst6|k_out[7] , inst6|k_out[7], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[7]~8 , inst3|LPM_MUX_component|auto_generated|result_node[7]~8, uc1, 1
instance = comp, \inst5|Mux7~0 , inst5|Mux7~0, uc1, 1
instance = comp, \inst5|Mux7~1 , inst5|Mux7~1, uc1, 1
instance = comp, \inst6|k_out[6] , inst6|k_out[6], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[6]~9 , inst3|LPM_MUX_component|auto_generated|result_node[6]~9, uc1, 1
instance = comp, \inst5|Mux6~0 , inst5|Mux6~0, uc1, 1
instance = comp, \inst5|Mux6~1 , inst5|Mux6~1, uc1, 1
instance = comp, \inst5|z~109 , inst5|z~109, uc1, 1
instance = comp, \inst5|z~108 , inst5|z~108, uc1, 1
instance = comp, \inst6|k_out[5] , inst6|k_out[5], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[5]~10 , inst3|LPM_MUX_component|auto_generated|result_node[5]~10, uc1, 1
instance = comp, \inst6|k_out[4] , inst6|k_out[4], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[4]~11 , inst3|LPM_MUX_component|auto_generated|result_node[4]~11, uc1, 1
instance = comp, \inst5|Mux4~0 , inst5|Mux4~0, uc1, 1
instance = comp, \inst5|Mux4~1 , inst5|Mux4~1, uc1, 1
instance = comp, \inst5|z~112 , inst5|z~112, uc1, 1
instance = comp, \inst6|k_out[3] , inst6|k_out[3], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[3]~12 , inst3|LPM_MUX_component|auto_generated|result_node[3]~12, uc1, 1
instance = comp, \inst5|Mux3~0 , inst5|Mux3~0, uc1, 1
instance = comp, \inst5|Mux3~1 , inst5|Mux3~1, uc1, 1
instance = comp, \inst5|z~115 , inst5|z~115, uc1, 1
instance = comp, \inst5|z~114 , inst5|z~114, uc1, 1
instance = comp, \inst6|k_out[2] , inst6|k_out[2], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[2]~13 , inst3|LPM_MUX_component|auto_generated|result_node[2]~13, uc1, 1
instance = comp, \inst6|k_out[1] , inst6|k_out[1], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[1]~14 , inst3|LPM_MUX_component|auto_generated|result_node[1]~14, uc1, 1
instance = comp, \inst5|z~118 , inst5|z~118, uc1, 1
instance = comp, \inst5|Add0~2 , inst5|Add0~2, uc1, 1
instance = comp, \inst5|Mux1~2 , inst5|Mux1~2, uc1, 1
instance = comp, \inst5|z~119 , inst5|z~119, uc1, 1
instance = comp, \inst5|Add1~2 , inst5|Add1~2, uc1, 1
instance = comp, \inst5|Mux1~3 , inst5|Mux1~3, uc1, 1
instance = comp, \inst5|Mux1~0 , inst5|Mux1~0, uc1, 1
instance = comp, \inst5|Mux1~1 , inst5|Mux1~1, uc1, 1
instance = comp, \inst5|Mux1~4 , inst5|Mux1~4, uc1, 1
instance = comp, \inst5|z[1] , inst5|z[1], uc1, 1
instance = comp, \inst2|block2|DATA~17 , inst2|block2|DATA~17, uc1, 1
instance = comp, \inst2|block2|DATA[1] , inst2|block2|DATA[1], uc1, 1
instance = comp, \inst2|Working_register[1] , inst2|Working_register[1], uc1, 1
instance = comp, \inst2|r0[1] , inst2|r0[1], uc1, 1
instance = comp, \inst2|block3|Mux1~0 , inst2|block3|Mux1~0, uc1, 1
instance = comp, \inst5|Add0~4 , inst5|Add0~4, uc1, 1
instance = comp, \inst5|z~116 , inst5|z~116, uc1, 1
instance = comp, \inst5|Mux2~2 , inst5|Mux2~2, uc1, 1
instance = comp, \inst5|z~117 , inst5|z~117, uc1, 1
instance = comp, \inst5|Add1~4 , inst5|Add1~4, uc1, 1
instance = comp, \inst5|Mux2~3 , inst5|Mux2~3, uc1, 1
instance = comp, \inst5|Mux2~0 , inst5|Mux2~0, uc1, 1
instance = comp, \inst5|Mux2~1 , inst5|Mux2~1, uc1, 1
instance = comp, \inst5|Mux2~4 , inst5|Mux2~4, uc1, 1
instance = comp, \inst5|z[2] , inst5|z[2], uc1, 1
instance = comp, \inst2|block2|DATA~16 , inst2|block2|DATA~16, uc1, 1
instance = comp, \inst2|block2|DATA[2] , inst2|block2|DATA[2], uc1, 1
instance = comp, \inst2|Working_register[2] , inst2|Working_register[2], uc1, 1
instance = comp, \inst2|r0[2] , inst2|r0[2], uc1, 1
instance = comp, \inst2|block3|Mux2~0 , inst2|block3|Mux2~0, uc1, 1
instance = comp, \inst5|Add0~6 , inst5|Add0~6, uc1, 1
instance = comp, \inst5|Mux3~2 , inst5|Mux3~2, uc1, 1
instance = comp, \inst5|Add1~6 , inst5|Add1~6, uc1, 1
instance = comp, \inst5|Mux3~3 , inst5|Mux3~3, uc1, 1
instance = comp, \inst5|Mux3~4 , inst5|Mux3~4, uc1, 1
instance = comp, \inst5|z[3] , inst5|z[3], uc1, 1
instance = comp, \inst2|block2|DATA~15 , inst2|block2|DATA~15, uc1, 1
instance = comp, \inst2|block2|DATA[3] , inst2|block2|DATA[3], uc1, 1
instance = comp, \inst2|Working_register[3] , inst2|Working_register[3], uc1, 1
instance = comp, \inst2|r0[3] , inst2|r0[3], uc1, 1
instance = comp, \inst2|block3|Mux3~0 , inst2|block3|Mux3~0, uc1, 1
instance = comp, \inst5|Add0~8 , inst5|Add0~8, uc1, 1
instance = comp, \inst5|Mux4~2 , inst5|Mux4~2, uc1, 1
instance = comp, \inst5|z~113 , inst5|z~113, uc1, 1
instance = comp, \inst5|Add1~8 , inst5|Add1~8, uc1, 1
instance = comp, \inst5|Mux4~3 , inst5|Mux4~3, uc1, 1
instance = comp, \inst5|Mux4~4 , inst5|Mux4~4, uc1, 1
instance = comp, \inst5|z[4] , inst5|z[4], uc1, 1
instance = comp, \inst2|block2|DATA~14 , inst2|block2|DATA~14, uc1, 1
instance = comp, \inst2|block2|DATA[4] , inst2|block2|DATA[4], uc1, 1
instance = comp, \inst2|Working_register[4] , inst2|Working_register[4], uc1, 1
instance = comp, \inst2|r0[4] , inst2|r0[4], uc1, 1
instance = comp, \inst2|block3|Mux4~0 , inst2|block3|Mux4~0, uc1, 1
instance = comp, \inst5|Add0~10 , inst5|Add0~10, uc1, 1
instance = comp, \inst5|z~110 , inst5|z~110, uc1, 1
instance = comp, \inst5|Mux5~2 , inst5|Mux5~2, uc1, 1
instance = comp, \inst5|Add1~10 , inst5|Add1~10, uc1, 1
instance = comp, \inst5|z~111 , inst5|z~111, uc1, 1
instance = comp, \inst5|Mux5~3 , inst5|Mux5~3, uc1, 1
instance = comp, \inst5|Mux5~0 , inst5|Mux5~0, uc1, 1
instance = comp, \inst5|Mux5~1 , inst5|Mux5~1, uc1, 1
instance = comp, \inst5|Mux5~4 , inst5|Mux5~4, uc1, 1
instance = comp, \inst5|z[5] , inst5|z[5], uc1, 1
instance = comp, \inst2|block2|DATA~13 , inst2|block2|DATA~13, uc1, 1
instance = comp, \inst2|block2|DATA[5] , inst2|block2|DATA[5], uc1, 1
instance = comp, \inst2|Working_register[5] , inst2|Working_register[5], uc1, 1
instance = comp, \inst2|r0[5] , inst2|r0[5], uc1, 1
instance = comp, \inst2|block3|Mux5~0 , inst2|block3|Mux5~0, uc1, 1
instance = comp, \inst5|Add0~12 , inst5|Add0~12, uc1, 1
instance = comp, \inst5|Mux6~2 , inst5|Mux6~2, uc1, 1
instance = comp, \inst5|Add1~12 , inst5|Add1~12, uc1, 1
instance = comp, \inst5|Mux6~3 , inst5|Mux6~3, uc1, 1
instance = comp, \inst5|Mux6~4 , inst5|Mux6~4, uc1, 1
instance = comp, \inst5|z[6] , inst5|z[6], uc1, 1
instance = comp, \inst2|block2|DATA~12 , inst2|block2|DATA~12, uc1, 1
instance = comp, \inst2|block2|DATA[6] , inst2|block2|DATA[6], uc1, 1
instance = comp, \inst2|r0[6] , inst2|r0[6], uc1, 1
instance = comp, \inst2|Working_register[6] , inst2|Working_register[6], uc1, 1
instance = comp, \inst2|block3|Mux6~0 , inst2|block3|Mux6~0, uc1, 1
instance = comp, \inst5|Add0~14 , inst5|Add0~14, uc1, 1
instance = comp, \inst5|Add1~14 , inst5|Add1~14, uc1, 1
instance = comp, \inst5|z~106 , inst5|z~106, uc1, 1
instance = comp, \inst5|Mux7~2 , inst5|Mux7~2, uc1, 1
instance = comp, \inst5|z~107 , inst5|z~107, uc1, 1
instance = comp, \inst5|Mux7~3 , inst5|Mux7~3, uc1, 1
instance = comp, \inst5|Mux7~4 , inst5|Mux7~4, uc1, 1
instance = comp, \inst5|z[7] , inst5|z[7], uc1, 1
instance = comp, \inst2|block2|DATA~11 , inst2|block2|DATA~11, uc1, 1
instance = comp, \inst2|block2|DATA[7] , inst2|block2|DATA[7], uc1, 1
instance = comp, \inst2|Working_register[7] , inst2|Working_register[7], uc1, 1
instance = comp, \inst2|r0[7] , inst2|r0[7], uc1, 1
instance = comp, \inst2|block3|Mux7~0 , inst2|block3|Mux7~0, uc1, 1
instance = comp, \inst5|Add0~16 , inst5|Add0~16, uc1, 1
instance = comp, \inst5|z~104 , inst5|z~104, uc1, 1
instance = comp, \inst5|Mux8~2 , inst5|Mux8~2, uc1, 1
instance = comp, \inst5|z~105 , inst5|z~105, uc1, 1
instance = comp, \inst5|Add1~16 , inst5|Add1~16, uc1, 1
instance = comp, \inst5|Mux8~3 , inst5|Mux8~3, uc1, 1
instance = comp, \inst5|Mux8~0 , inst5|Mux8~0, uc1, 1
instance = comp, \inst5|Mux8~1 , inst5|Mux8~1, uc1, 1
instance = comp, \inst5|Mux8~4 , inst5|Mux8~4, uc1, 1
instance = comp, \inst5|z[8] , inst5|z[8], uc1, 1
instance = comp, \inst2|block2|DATA~10 , inst2|block2|DATA~10, uc1, 1
instance = comp, \inst2|block2|DATA[8] , inst2|block2|DATA[8], uc1, 1
instance = comp, \inst2|Working_register[8] , inst2|Working_register[8], uc1, 1
instance = comp, \inst2|r0[8] , inst2|r0[8], uc1, 1
instance = comp, \inst2|block3|Mux8~0 , inst2|block3|Mux8~0, uc1, 1
instance = comp, \inst5|Add0~18 , inst5|Add0~18, uc1, 1
instance = comp, \inst5|Mux9~3 , inst5|Mux9~3, uc1, 1
instance = comp, \inst5|Add1~18 , inst5|Add1~18, uc1, 1
instance = comp, \inst5|Mux9~4 , inst5|Mux9~4, uc1, 1
instance = comp, \inst5|Mux9~0 , inst5|Mux9~0, uc1, 1
instance = comp, \inst5|Mux9~1 , inst5|Mux9~1, uc1, 1
instance = comp, \inst5|Mux9~2 , inst5|Mux9~2, uc1, 1
instance = comp, \inst5|z[9] , inst5|z[9], uc1, 1
instance = comp, \inst2|block2|DATA~9 , inst2|block2|DATA~9, uc1, 1
instance = comp, \inst2|block2|DATA[9] , inst2|block2|DATA[9], uc1, 1
instance = comp, \inst2|Working_register[9] , inst2|Working_register[9], uc1, 1
instance = comp, \inst2|r0[9] , inst2|r0[9], uc1, 1
instance = comp, \inst2|block3|Mux9~0 , inst2|block3|Mux9~0, uc1, 1
instance = comp, \inst5|Add0~20 , inst5|Add0~20, uc1, 1
instance = comp, \inst5|Add1~20 , inst5|Add1~20, uc1, 1
instance = comp, \inst5|Mux10~4 , inst5|Mux10~4, uc1, 1
instance = comp, \inst5|Mux10~2 , inst5|Mux10~2, uc1, 1
instance = comp, \inst5|z[10] , inst5|z[10], uc1, 1
instance = comp, \inst2|block2|DATA~8 , inst2|block2|DATA~8, uc1, 1
instance = comp, \inst2|block2|DATA[10] , inst2|block2|DATA[10], uc1, 1
instance = comp, \inst2|Working_register[10] , inst2|Working_register[10], uc1, 1
instance = comp, \inst2|r0[10] , inst2|r0[10], uc1, 1
instance = comp, \inst2|block3|Mux10~0 , inst2|block3|Mux10~0, uc1, 1
instance = comp, \inst5|Add0~22 , inst5|Add0~22, uc1, 1
instance = comp, \inst5|Mux11~2 , inst5|Mux11~2, uc1, 1
instance = comp, \inst5|Add1~22 , inst5|Add1~22, uc1, 1
instance = comp, \inst5|Mux11~3 , inst5|Mux11~3, uc1, 1
instance = comp, \inst5|Mux11~0 , inst5|Mux11~0, uc1, 1
instance = comp, \inst5|Mux11~1 , inst5|Mux11~1, uc1, 1
instance = comp, \inst5|Mux11~4 , inst5|Mux11~4, uc1, 1
instance = comp, \inst5|z[11] , inst5|z[11], uc1, 1
instance = comp, \inst2|block2|DATA~7 , inst2|block2|DATA~7, uc1, 1
instance = comp, \inst2|block2|DATA[11] , inst2|block2|DATA[11], uc1, 1
instance = comp, \inst2|Working_register[11] , inst2|Working_register[11], uc1, 1
instance = comp, \inst2|r0[11] , inst2|r0[11], uc1, 1
instance = comp, \inst2|block3|Mux11~0 , inst2|block3|Mux11~0, uc1, 1
instance = comp, \inst5|Add0~24 , inst5|Add0~24, uc1, 1
instance = comp, \inst5|Mux12~2 , inst5|Mux12~2, uc1, 1
instance = comp, \inst5|z~101 , inst5|z~101, uc1, 1
instance = comp, \inst5|Add1~24 , inst5|Add1~24, uc1, 1
instance = comp, \inst5|Mux12~3 , inst5|Mux12~3, uc1, 1
instance = comp, \inst5|Mux12~4 , inst5|Mux12~4, uc1, 1
instance = comp, \inst5|z[12] , inst5|z[12], uc1, 1
instance = comp, \inst2|block2|DATA~6 , inst2|block2|DATA~6, uc1, 1
instance = comp, \inst2|block2|DATA[12] , inst2|block2|DATA[12], uc1, 1
instance = comp, \inst2|Working_register[12] , inst2|Working_register[12], uc1, 1
instance = comp, \inst2|r0[12] , inst2|r0[12], uc1, 1
instance = comp, \inst2|block3|Mux12~0 , inst2|block3|Mux12~0, uc1, 1
instance = comp, \inst5|Add0~26 , inst5|Add0~26, uc1, 1
instance = comp, \inst5|z~98 , inst5|z~98, uc1, 1
instance = comp, \inst5|Mux13~2 , inst5|Mux13~2, uc1, 1
instance = comp, \inst5|Add1~26 , inst5|Add1~26, uc1, 1
instance = comp, \inst5|Mux13~3 , inst5|Mux13~3, uc1, 1
instance = comp, \inst5|Mux13~0 , inst5|Mux13~0, uc1, 1
instance = comp, \inst5|Mux13~1 , inst5|Mux13~1, uc1, 1
instance = comp, \inst5|Mux13~4 , inst5|Mux13~4, uc1, 1
instance = comp, \inst5|z[13] , inst5|z[13], uc1, 1
instance = comp, \inst2|block2|DATA~5 , inst2|block2|DATA~5, uc1, 1
instance = comp, \inst2|block2|DATA[13] , inst2|block2|DATA[13], uc1, 1
instance = comp, \inst2|Working_register[13] , inst2|Working_register[13], uc1, 1
instance = comp, \inst2|r0[13] , inst2|r0[13], uc1, 1
instance = comp, \inst2|block3|Mux13~0 , inst2|block3|Mux13~0, uc1, 1
instance = comp, \inst5|Add0~28 , inst5|Add0~28, uc1, 1
instance = comp, \inst5|Add1~28 , inst5|Add1~28, uc1, 1
instance = comp, \inst5|z~96 , inst5|z~96, uc1, 1
instance = comp, \inst5|Mux14~2 , inst5|Mux14~2, uc1, 1
instance = comp, \inst5|Mux14~3 , inst5|Mux14~3, uc1, 1
instance = comp, \inst5|Mux14~4 , inst5|Mux14~4, uc1, 1
instance = comp, \inst5|z[14] , inst5|z[14], uc1, 1
instance = comp, \inst2|block2|DATA~4 , inst2|block2|DATA~4, uc1, 1
instance = comp, \inst2|block2|DATA[14] , inst2|block2|DATA[14], uc1, 1
instance = comp, \inst2|Working_register[14] , inst2|Working_register[14], uc1, 1
instance = comp, \inst2|r0[14] , inst2|r0[14], uc1, 1
instance = comp, \inst2|block3|Mux14~0 , inst2|block3|Mux14~0, uc1, 1
instance = comp, \inst5|Add0~30 , inst5|Add0~30, uc1, 1
instance = comp, \inst5|Add1~30 , inst5|Add1~30, uc1, 1
instance = comp, \inst5|Mux15~4 , inst5|Mux15~4, uc1, 1
instance = comp, \inst5|Mux15~6 , inst5|Mux15~6, uc1, 1
instance = comp, \inst5|z[15] , inst5|z[15], uc1, 1
instance = comp, \inst2|block2|DATA~0 , inst2|block2|DATA~0, uc1, 1
instance = comp, \inst2|block2|DATA[15] , inst2|block2|DATA[15], uc1, 1
instance = comp, \inst2|Working_register[15] , inst2|Working_register[15], uc1, 1
instance = comp, \inst4|always0~0 , inst4|always0~0, uc1, 1
instance = comp, \inst1|WideOr7~5 , inst1|WideOr7~5, uc1, 1
instance = comp, \inst1|WideOr24~0 , inst1|WideOr24~0, uc1, 1
instance = comp, \inst1|WideOr24~1 , inst1|WideOr24~1, uc1, 1
instance = comp, \inst1|Type[6] , inst1|Type[6], uc1, 1
instance = comp, \inst4|always0~4 , inst4|always0~4, uc1, 1
instance = comp, \inst4|always0~3 , inst4|always0~3, uc1, 1
instance = comp, \inst4|always0~2 , inst4|always0~2, uc1, 1
instance = comp, \inst4|always0~1 , inst4|always0~1, uc1, 1
instance = comp, \inst4|always0~5 , inst4|always0~5, uc1, 1
instance = comp, \inst4|always0~6 , inst4|always0~6, uc1, 1
instance = comp, \inst4|PC[7] , inst4|PC[7], uc1, 1
instance = comp, \inst4|PC[6] , inst4|PC[6], uc1, 1
instance = comp, \inst4|PC[5] , inst4|PC[5], uc1, 1
instance = comp, \inst4|PC[4] , inst4|PC[4], uc1, 1
instance = comp, \inst4|PC[3] , inst4|PC[3], uc1, 1
instance = comp, \inst4|PC[2] , inst4|PC[2], uc1, 1
instance = comp, \inst4|PC[1] , inst4|PC[1], uc1, 1
instance = comp, \inst4|PC[0] , inst4|PC[0], uc1, 1
instance = comp, \inst1|WideOr7~2 , inst1|WideOr7~2, uc1, 1
instance = comp, \inst1|WideOr7~3 , inst1|WideOr7~3, uc1, 1
instance = comp, \inst1|WideOr7~1 , inst1|WideOr7~1, uc1, 1
instance = comp, \inst1|WideOr7~4 , inst1|WideOr7~4, uc1, 1
instance = comp, \inst1|WideOr7~6 , inst1|WideOr7~6, uc1, 1
instance = comp, \inst1|ALUC[0] , inst1|ALUC[0], uc1, 1
instance = comp, \inst5|Add0~32 , inst5|Add0~32, uc1, 1
instance = comp, \inst5|Add1~32 , inst5|Add1~32, uc1, 1
instance = comp, \inst5|Mux17~0 , inst5|Mux17~0, uc1, 1
instance = comp, \inst5|Mux17~1 , inst5|Mux17~1, uc1, 1
instance = comp, \inst5|Mux18~0 , inst5|Mux18~0, uc1, 1
instance = comp, \inst5|cy_out , inst5|cy_out, uc1, 1
instance = comp, \inst4|PC[8]~27 , inst4|PC[8]~27, uc1, 1
instance = comp, \inst4|PC[8] , inst4|PC[8], uc1, 1
instance = comp, \inst4|PC[9]~29 , inst4|PC[9]~29, uc1, 1
instance = comp, \inst4|PC[9] , inst4|PC[9], uc1, 1
instance = comp, \inst4|PC[10]~31 , inst4|PC[10]~31, uc1, 1
instance = comp, \inst4|PC[10] , inst4|PC[10], uc1, 1
instance = comp, \PI0[15]~input , PI0[15]~input, uc1, 1
instance = comp, \PI0[14]~input , PI0[14]~input, uc1, 1
instance = comp, \PI0[13]~input , PI0[13]~input, uc1, 1
instance = comp, \PI0[12]~input , PI0[12]~input, uc1, 1
instance = comp, \PI0[11]~input , PI0[11]~input, uc1, 1
instance = comp, \PI0[10]~input , PI0[10]~input, uc1, 1
instance = comp, \PI0[9]~input , PI0[9]~input, uc1, 1
instance = comp, \PI0[8]~input , PI0[8]~input, uc1, 1
instance = comp, \PI0[7]~input , PI0[7]~input, uc1, 1
instance = comp, \PI0[6]~input , PI0[6]~input, uc1, 1
instance = comp, \PI0[5]~input , PI0[5]~input, uc1, 1
instance = comp, \PI0[4]~input , PI0[4]~input, uc1, 1
instance = comp, \PI0[3]~input , PI0[3]~input, uc1, 1
instance = comp, \PI0[2]~input , PI0[2]~input, uc1, 1
instance = comp, \PI0[1]~input , PI0[1]~input, uc1, 1
instance = comp, \PI1[15]~input , PI1[15]~input, uc1, 1
instance = comp, \PI1[14]~input , PI1[14]~input, uc1, 1
instance = comp, \PI1[13]~input , PI1[13]~input, uc1, 1
instance = comp, \PI1[12]~input , PI1[12]~input, uc1, 1
instance = comp, \PI1[11]~input , PI1[11]~input, uc1, 1
instance = comp, \PI1[10]~input , PI1[10]~input, uc1, 1
instance = comp, \PI1[9]~input , PI1[9]~input, uc1, 1
instance = comp, \PI1[8]~input , PI1[8]~input, uc1, 1
instance = comp, \PI1[7]~input , PI1[7]~input, uc1, 1
instance = comp, \PI1[6]~input , PI1[6]~input, uc1, 1
instance = comp, \PI1[5]~input , PI1[5]~input, uc1, 1
instance = comp, \PI1[4]~input , PI1[4]~input, uc1, 1
instance = comp, \PI1[3]~input , PI1[3]~input, uc1, 1
instance = comp, \PI1[2]~input , PI1[2]~input, uc1, 1
instance = comp, \PI1[1]~input , PI1[1]~input, uc1, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
