INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krystufek/Desktop/projects/traffic/traffic.srcs/sim_1/new/tb_smart_tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_smart_tlc'
