#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Wed Apr  3 14:38:06 2024
# Process ID: 35397
# Current directory: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_1_0_synth_1
# Command line: vivado -log design_1_RNI_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_RNI_1_0.tcl
# Log file: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_1_0_synth_1/design_1_RNI_1_0.vds
# Journal file: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_1_0_synth_1/vivado.jou
# Running On: GRAMS-NSOC, OS: Linux, CPU Frequency: 3817.949 MHz, CPU Physical cores: 4, Host memory: 16712 MB
#-----------------------------------------------------------
source design_1_RNI_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1336.371 ; gain = 0.023 ; free physical = 2954 ; free virtual = 9323
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mohr0901/Documents/PMC/B_RNI_HLS/output/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_RNI_1_0
Command: synth_design -top design_1_RNI_1_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35502
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2043.766 ; gain = 377.801 ; free physical = 1977 ; free virtual = 8344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_RNI_1_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_RNI_1_0/synth/design_1_RNI_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'RNI' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI.v:9]
INFO: [Synth 8-6157] synthesizing module 'RNI_control_s_axi' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI_control_s_axi.v:195]
INFO: [Synth 8-6155] done synthesizing module 'RNI_control_s_axi' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'RNI_regslice_both' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RNI_regslice_both' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'RNI_regslice_both__parameterized0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RNI_regslice_both__parameterized0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'RNI_regslice_both__parameterized1' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RNI_regslice_both__parameterized1' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'RNI_regslice_both__parameterized2' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RNI_regslice_both__parameterized2' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'RNI_regslice_both__parameterized3' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RNI_regslice_both__parameterized3' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RNI' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RNI_1_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_RNI_1_0/synth/design_1_RNI_1_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/adad/hdl/verilog/RNI_control_s_axi.v:252]
WARNING: [Synth 8-7129] Port WDATA[31] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module RNI_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module RNI_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2117.672 ; gain = 451.707 ; free physical = 1874 ; free virtual = 8241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2135.484 ; gain = 469.520 ; free physical = 1875 ; free virtual = 8243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2135.484 ; gain = 469.520 ; free physical = 1875 ; free virtual = 8243
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.484 ; gain = 0.000 ; free physical = 1873 ; free virtual = 8241
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_RNI_1_0/constraints/RNI_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_RNI_1_0/constraints/RNI_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.234 ; gain = 0.000 ; free physical = 1861 ; free virtual = 8229
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2277.234 ; gain = 0.000 ; free physical = 1861 ; free virtual = 8229
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1860 ; free virtual = 8228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1860 ; free virtual = 8228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1860 ; free virtual = 8228
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'RNI_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'RNI_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'RNI_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'RNI_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1859 ; free virtual = 8228
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_output_stream_V_keep_V_U' (RNI_regslice_both__parameterized0) to 'inst/regslice_both_output_stream_V_strb_V_U'
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_output_stream_V_keep_V_U' (RNI_regslice_both__parameterized0) to 'inst/regslice_both_output_stream_V_last_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 42    
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 14    
	   4 Input    2 Bit        Muxes := 12    
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[20] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[19] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[18] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[17] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[16] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[15] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[14] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[13] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[12] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[11] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[10] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[9] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[8] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[6] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[5] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[4] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[3] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[2] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[3] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[2] in module RNI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[1] in module RNI is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module RNI.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module RNI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1863 ; free virtual = 8232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1851 ; free virtual = 8220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1843 ; free virtual = 8212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1843 ; free virtual = 8212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1849 ; free virtual = 8218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1849 ; free virtual = 8218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1849 ; free virtual = 8218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1849 ; free virtual = 8218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1849 ; free virtual = 8218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1849 ; free virtual = 8218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     4|
|3     |LUT3 |    20|
|4     |LUT4 |    13|
|5     |LUT5 |    17|
|6     |LUT6 |    16|
|7     |FDRE |    68|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1849 ; free virtual = 8218
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2277.234 ; gain = 469.520 ; free physical = 1849 ; free virtual = 8218
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2277.234 ; gain = 611.270 ; free physical = 1849 ; free virtual = 8218
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2277.234 ; gain = 0.000 ; free physical = 2118 ; free virtual = 8487
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.234 ; gain = 0.000 ; free physical = 2120 ; free virtual = 8489
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7440c9fc
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2277.234 ; gain = 940.863 ; free physical = 2120 ; free virtual = 8489
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1809.432; main = 1496.170; forked = 361.806
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3210.695; main = 2277.238; forked = 965.473
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_1_0_synth_1/design_1_RNI_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_RNI_1_0, cache-ID = 9ded53b9809507ca
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_1_0_synth_1/design_1_RNI_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_RNI_1_0_utilization_synth.rpt -pb design_1_RNI_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 14:38:49 2024...
