{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654986967460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654986967460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 15:36:07 2022 " "Processing started: Sat Jun 11 15:36:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654986967460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654986967460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TopLevel -c TopLevel " "Command: quartus_sta TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654986967461 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654986967538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654986967688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654986967688 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1654986967725 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1654986967725 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "128 " "The Timing Analyzer is analyzing 128 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654986967965 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654986968013 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654986968013 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654986968018 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IF:PC1\|ProgCtr\[0\] IF:PC1\|ProgCtr\[0\] " "create_clock -period 1.000 -name IF:PC1\|ProgCtr\[0\] IF:PC1\|ProgCtr\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654986968018 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654986968018 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~0  from: datab  to: combout " "Cell: PC1\|instructionMemory~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~10  from: datab  to: combout " "Cell: PC1\|instructionMemory~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~15  from: datab  to: combout " "Cell: PC1\|instructionMemory~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~16  from: dataa  to: combout " "Cell: PC1\|instructionMemory~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~17  from: datab  to: combout " "Cell: PC1\|instructionMemory~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~18  from: datab  to: combout " "Cell: PC1\|instructionMemory~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~1  from: datab  to: combout " "Cell: PC1\|instructionMemory~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~20  from: dataa  to: combout " "Cell: PC1\|instructionMemory~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~21  from: datab  to: combout " "Cell: PC1\|instructionMemory~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~22  from: dataa  to: combout " "Cell: PC1\|instructionMemory~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~23  from: datab  to: combout " "Cell: PC1\|instructionMemory~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~25  from: dataa  to: combout " "Cell: PC1\|instructionMemory~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~26  from: dataa  to: combout " "Cell: PC1\|instructionMemory~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~28  from: datab  to: combout " "Cell: PC1\|instructionMemory~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~29  from: datab  to: combout " "Cell: PC1\|instructionMemory~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~2  from: datab  to: combout " "Cell: PC1\|instructionMemory~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~30  from: dataa  to: combout " "Cell: PC1\|instructionMemory~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~31  from: datab  to: combout " "Cell: PC1\|instructionMemory~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~33  from: datab  to: combout " "Cell: PC1\|instructionMemory~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~34  from: datab  to: combout " "Cell: PC1\|instructionMemory~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~35  from: datab  to: combout " "Cell: PC1\|instructionMemory~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~36  from: datab  to: combout " "Cell: PC1\|instructionMemory~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~38  from: dataa  to: combout " "Cell: PC1\|instructionMemory~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~39  from: dataa  to: combout " "Cell: PC1\|instructionMemory~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~40  from: dataa  to: combout " "Cell: PC1\|instructionMemory~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~42  from: datac  to: combout " "Cell: PC1\|instructionMemory~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~43  from: dataa  to: combout " "Cell: PC1\|instructionMemory~43  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~44  from: dataa  to: combout " "Cell: PC1\|instructionMemory~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~4  from: datab  to: combout " "Cell: PC1\|instructionMemory~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~5  from: datab  to: combout " "Cell: PC1\|instructionMemory~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~6  from: datab  to: combout " "Cell: PC1\|instructionMemory~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~8  from: dataa  to: combout " "Cell: PC1\|instructionMemory~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~9  from: dataa  to: combout " "Cell: PC1\|instructionMemory~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986968028 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654986968028 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654986968034 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654986968036 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654986968038 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "Timing Analyzer" 0 0 1654986968045 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654986969117 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654986969117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.654 " "Worst-case setup slack is -12.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.654          -23915.817 Clk  " "  -12.654          -23915.817 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.577           -1093.273 IF:PC1\|ProgCtr\[0\]  " "   -9.577           -1093.273 IF:PC1\|ProgCtr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654986969119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.855 " "Worst-case hold slack is -0.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855             -23.230 IF:PC1\|ProgCtr\[0\]  " "   -0.855             -23.230 IF:PC1\|ProgCtr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 Clk  " "    0.342               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654986969156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654986969158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654986969160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846           -3502.286 Clk  " "   -2.846           -3502.286 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.128            -846.753 IF:PC1\|ProgCtr\[0\]  " "   -1.128            -846.753 IF:PC1\|ProgCtr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654986969163 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "Timing Analyzer" 0 0 1654986969224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654986969249 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654986969571 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~0  from: datab  to: combout " "Cell: PC1\|instructionMemory~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~10  from: datab  to: combout " "Cell: PC1\|instructionMemory~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~15  from: datab  to: combout " "Cell: PC1\|instructionMemory~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~16  from: dataa  to: combout " "Cell: PC1\|instructionMemory~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~17  from: datab  to: combout " "Cell: PC1\|instructionMemory~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~18  from: datab  to: combout " "Cell: PC1\|instructionMemory~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~1  from: datab  to: combout " "Cell: PC1\|instructionMemory~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~20  from: dataa  to: combout " "Cell: PC1\|instructionMemory~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~21  from: datab  to: combout " "Cell: PC1\|instructionMemory~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~22  from: dataa  to: combout " "Cell: PC1\|instructionMemory~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~23  from: datab  to: combout " "Cell: PC1\|instructionMemory~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~25  from: dataa  to: combout " "Cell: PC1\|instructionMemory~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~26  from: dataa  to: combout " "Cell: PC1\|instructionMemory~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~28  from: datab  to: combout " "Cell: PC1\|instructionMemory~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~29  from: datab  to: combout " "Cell: PC1\|instructionMemory~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~2  from: datab  to: combout " "Cell: PC1\|instructionMemory~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~30  from: dataa  to: combout " "Cell: PC1\|instructionMemory~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~31  from: datab  to: combout " "Cell: PC1\|instructionMemory~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~33  from: datab  to: combout " "Cell: PC1\|instructionMemory~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~34  from: datab  to: combout " "Cell: PC1\|instructionMemory~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~35  from: datab  to: combout " "Cell: PC1\|instructionMemory~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~36  from: datab  to: combout " "Cell: PC1\|instructionMemory~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~38  from: dataa  to: combout " "Cell: PC1\|instructionMemory~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~39  from: dataa  to: combout " "Cell: PC1\|instructionMemory~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~40  from: dataa  to: combout " "Cell: PC1\|instructionMemory~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~42  from: datac  to: combout " "Cell: PC1\|instructionMemory~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~43  from: dataa  to: combout " "Cell: PC1\|instructionMemory~43  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~44  from: dataa  to: combout " "Cell: PC1\|instructionMemory~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~4  from: datab  to: combout " "Cell: PC1\|instructionMemory~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~5  from: datab  to: combout " "Cell: PC1\|instructionMemory~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~6  from: datab  to: combout " "Cell: PC1\|instructionMemory~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~8  from: dataa  to: combout " "Cell: PC1\|instructionMemory~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~9  from: dataa  to: combout " "Cell: PC1\|instructionMemory~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969702 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654986969702 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654986969705 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654986969781 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654986969781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.769 " "Worst-case setup slack is -11.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.769          -22128.878 Clk  " "  -11.769          -22128.878 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.969           -1024.216 IF:PC1\|ProgCtr\[0\]  " "   -8.969           -1024.216 IF:PC1\|ProgCtr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654986969783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.786 " "Worst-case hold slack is -0.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786             -21.599 IF:PC1\|ProgCtr\[0\]  " "   -0.786             -21.599 IF:PC1\|ProgCtr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 Clk  " "    0.327               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654986969814 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654986969816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654986969818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846           -3505.561 Clk  " "   -2.846           -3505.561 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.002            -741.696 IF:PC1\|ProgCtr\[0\]  " "   -1.002            -741.696 IF:PC1\|ProgCtr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986969821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654986969821 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "Timing Analyzer" 0 0 1654986969883 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~0  from: datab  to: combout " "Cell: PC1\|instructionMemory~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~10  from: datab  to: combout " "Cell: PC1\|instructionMemory~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~15  from: datab  to: combout " "Cell: PC1\|instructionMemory~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~16  from: dataa  to: combout " "Cell: PC1\|instructionMemory~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~17  from: datab  to: combout " "Cell: PC1\|instructionMemory~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~18  from: datab  to: combout " "Cell: PC1\|instructionMemory~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~1  from: datab  to: combout " "Cell: PC1\|instructionMemory~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~20  from: dataa  to: combout " "Cell: PC1\|instructionMemory~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~21  from: datab  to: combout " "Cell: PC1\|instructionMemory~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~22  from: dataa  to: combout " "Cell: PC1\|instructionMemory~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~23  from: datab  to: combout " "Cell: PC1\|instructionMemory~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~25  from: dataa  to: combout " "Cell: PC1\|instructionMemory~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~26  from: dataa  to: combout " "Cell: PC1\|instructionMemory~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~28  from: datab  to: combout " "Cell: PC1\|instructionMemory~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~29  from: datab  to: combout " "Cell: PC1\|instructionMemory~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~2  from: datab  to: combout " "Cell: PC1\|instructionMemory~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~30  from: dataa  to: combout " "Cell: PC1\|instructionMemory~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~31  from: datab  to: combout " "Cell: PC1\|instructionMemory~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~33  from: datab  to: combout " "Cell: PC1\|instructionMemory~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~34  from: datab  to: combout " "Cell: PC1\|instructionMemory~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~35  from: datab  to: combout " "Cell: PC1\|instructionMemory~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~36  from: datab  to: combout " "Cell: PC1\|instructionMemory~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~38  from: dataa  to: combout " "Cell: PC1\|instructionMemory~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~39  from: dataa  to: combout " "Cell: PC1\|instructionMemory~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~40  from: dataa  to: combout " "Cell: PC1\|instructionMemory~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~42  from: datac  to: combout " "Cell: PC1\|instructionMemory~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~43  from: dataa  to: combout " "Cell: PC1\|instructionMemory~43  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~44  from: dataa  to: combout " "Cell: PC1\|instructionMemory~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~4  from: datab  to: combout " "Cell: PC1\|instructionMemory~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~5  from: datab  to: combout " "Cell: PC1\|instructionMemory~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~6  from: datab  to: combout " "Cell: PC1\|instructionMemory~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~8  from: dataa  to: combout " "Cell: PC1\|instructionMemory~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~9  from: dataa  to: combout " "Cell: PC1\|instructionMemory~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986969972 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654986969972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654986969974 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654986970005 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654986970005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.394 " "Worst-case setup slack is -6.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986970007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986970007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.394          -11966.791 Clk  " "   -6.394          -11966.791 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986970007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.722            -535.035 IF:PC1\|ProgCtr\[0\]  " "   -4.722            -535.035 IF:PC1\|ProgCtr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986970007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654986970007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.502 " "Worst-case hold slack is -0.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986970041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986970041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502             -14.241 IF:PC1\|ProgCtr\[0\]  " "   -0.502             -14.241 IF:PC1\|ProgCtr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986970041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 Clk  " "    0.167               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986970041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654986970041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654986970046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654986970050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986970054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986970054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846           -1464.014 Clk  " "   -2.846           -1464.014 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986970054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.336            -145.238 IF:PC1\|ProgCtr\[0\]  " "   -0.336            -145.238 IF:PC1\|ProgCtr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654986970054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654986970054 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1654986970446 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1654986970446 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~0  from: datab  to: combout " "Cell: PC1\|instructionMemory~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~10  from: datab  to: combout " "Cell: PC1\|instructionMemory~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~15  from: datab  to: combout " "Cell: PC1\|instructionMemory~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~16  from: dataa  to: combout " "Cell: PC1\|instructionMemory~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~17  from: datab  to: combout " "Cell: PC1\|instructionMemory~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~18  from: datab  to: combout " "Cell: PC1\|instructionMemory~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~1  from: datab  to: combout " "Cell: PC1\|instructionMemory~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~20  from: dataa  to: combout " "Cell: PC1\|instructionMemory~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~21  from: datab  to: combout " "Cell: PC1\|instructionMemory~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~22  from: dataa  to: combout " "Cell: PC1\|instructionMemory~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~23  from: datab  to: combout " "Cell: PC1\|instructionMemory~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~25  from: dataa  to: combout " "Cell: PC1\|instructionMemory~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~26  from: dataa  to: combout " "Cell: PC1\|instructionMemory~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~28  from: datab  to: combout " "Cell: PC1\|instructionMemory~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~29  from: datab  to: combout " "Cell: PC1\|instructionMemory~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~2  from: datab  to: combout " "Cell: PC1\|instructionMemory~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~30  from: dataa  to: combout " "Cell: PC1\|instructionMemory~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~31  from: datab  to: combout " "Cell: PC1\|instructionMemory~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~33  from: datab  to: combout " "Cell: PC1\|instructionMemory~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~34  from: datab  to: combout " "Cell: PC1\|instructionMemory~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~35  from: datab  to: combout " "Cell: PC1\|instructionMemory~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~36  from: datab  to: combout " "Cell: PC1\|instructionMemory~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~38  from: dataa  to: combout " "Cell: PC1\|instructionMemory~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~39  from: dataa  to: combout " "Cell: PC1\|instructionMemory~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~40  from: dataa  to: combout " "Cell: PC1\|instructionMemory~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~42  from: datac  to: combout " "Cell: PC1\|instructionMemory~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~43  from: dataa  to: combout " "Cell: PC1\|instructionMemory~43  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~44  from: dataa  to: combout " "Cell: PC1\|instructionMemory~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~4  from: datab  to: combout " "Cell: PC1\|instructionMemory~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~5  from: datab  to: combout " "Cell: PC1\|instructionMemory~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~6  from: datab  to: combout " "Cell: PC1\|instructionMemory~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~8  from: dataa  to: combout " "Cell: PC1\|instructionMemory~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC1\|instructionMemory~9  from: dataa  to: combout " "Cell: PC1\|instructionMemory~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654986970513 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654986970513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654986970515 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654986970518 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654986970518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5113 " "Peak virtual memory: 5113 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654986970565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 15:36:10 2022 " "Processing ended: Sat Jun 11 15:36:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654986970565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654986970565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654986970565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654986970565 ""}
