// Seed: 3688632906
module module_0 (
    id_1
);
  output wire id_1;
  wire  id_2;
  logic id_3;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd66,
    parameter id_3 = 32'd70,
    parameter id_6 = 32'd84
) ();
  logic id_1;
  logic [7:0] _id_2, _id_3, id_4, id_5, _id_6;
  wire id_7;
  initial id_4[1/1 : id_6][1] <= -1;
  reg id_8;
  module_0 modCall_1 (id_7);
  always id_8 <= "";
  wire id_9, id_10;
  wire id_11[id_2 : id_3];
  assign id_3 = id_3;
  wire id_12;
  id_13 :
  assert property (@(posedge id_8) id_7) id_8 <= id_3;
  assign id_10 = 1'b0;
  assign id_5  = id_3 ? id_7 : id_5;
  struct packed {logic id_14;} id_15;
  ;
  logic id_16 = id_15.id_14;
endmodule
