FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VCC\G";
2"VCC\G";
3"GND\G";
4"UN$1$AD7243$I2$REFIN";
5"PULSE2_ANAL";
6"COMP1_THRESH";
7"PULSE1_ANAL";
8"GND\G";
9"DATA_RDY";
10"LE";
11"CLK";
12"DATA";
13"VCC\G";
14"UN$1$AD96687$I1$Q1";
15"UN$1$AD96687$I1$Q1$1";
16"UN$1$AD96687$I1$Q2";
17"DGT";
18"LO*";
19"TRIG1_OUT_P";
20"TRIG1_OUT_N";
21"TRIG2_OUT_P";
22"TRIG2_OUT_N";
23"UN$1$AD96687$I1$Q2$1";
24"GT";
25"DGT_GATE";
26"VEE\G";
27"GND\G";
28"COMP2_THRESH";
29"VEE\G";
30"UN$1$AD96687$I1$GND1";
31"UN$1$CSMD0805$I8$B";
32"UN$1$AD7243$I2$VDD";
33"VCC\G";
34"UN$1$CSMD0805$I9$B";
35"VEE\G";
36"UN$1$AD7243$I2$VSS";
%"AD96687"
"1","(-150,2950)","0","misc","I1";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,425,125,-300";
"IN_N2"28;
"IN_N1"6;
"IN_P2"5;
"IN_P1"7;
"LE2* \B"0;
"LE1* \B"0;
"VS+"13;
"VS-"29;
"GND2"30;
"GND1"30;
"LE2"0;
"LE1"0;
"Q2* \B"23;
"Q1* \B"15;
"Q2"16;
"Q1"14;
%"CSMD0805"
"1","(-2375,4200)","0","capacitors","I10";
;
VALUE"1UF"
PACKTYPE"0805"
VOLTAGE"25V"
PART_NAME"CSMD0805"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"32;
"A<0>"0;
%"CSMD0805"
"1","(-2400,4125)","0","capacitors","I11";
;
VALUE"1UF"
VOLTAGE"25V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"36;
"A<0>"0;
%"INPORT"
"1","(-3000,4025)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"INPORT"
"1","(-3000,3950)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"11;
%"INPORT"
"1","(-3000,3850)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"10;
%"INPORT"
"1","(-3000,3750)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"TRIGGER_LOGIC"
"1","(2400,3025)","0","tubii_tk2_lib","I16";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"TRIG2_OUT_N \B"
VHDL_MODE"OUT"22;
"TRIG2_OUT_P"
VHDL_MODE"OUT"21;
"TRIG1_OUT_N \B"
VHDL_MODE"OUT"20;
"TRIG1_OUT_P"
VHDL_MODE"OUT"19;
"GT"
VHDL_MODE"IN"24;
"DGT_GATE"
VHDL_MODE"IN"25;
"LO* \B"
VHDL_MODE"IN"18;
"OVER_THRESH1_P"
VHDL_MODE"IN"14;
"OVER_THRESH1_N \B"
VHDL_MODE"IN"15;
"OVER_THRESH2_P"
VHDL_MODE"IN"16;
"OVER_THRESH2_N \B"
VHDL_MODE"IN"23;
"POSNEG1_P"
VHDL_MODE"IN"0;
"POSNEG1_N \B"
VHDL_MODE"IN"0;
"POSNEG2_P"
VHDL_MODE"IN"0;
"POSNEG2_N \B"
VHDL_MODE"IN"0;
%"INPORT"
"1","(475,2450)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"24;
%"INPORT"
"1","(475,2275)","0","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"18;
%"MC10H131"
"1","(1525,1600)","0","ecl","I19";
;
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225"
CDS_LIB"ecl";
"VEE"26;
"CC"0;
"D2"0;
"D1"0;
"CE2* \B"0;
"CE1* \B"0;
"S2"0;
"S1"17;
"R2"0;
"R1"24;
"Q2* \B"0;
"Q1* \B"0;
"Q2"0;
"Q1"25;
"GND2"27;
"GND1"27;
%"AD7243"
"1","(-1800,3850)","0","misc","I2";
;
CDS_LMAN_SYM_OUTLINE"-300,425,300,-550"
PART_NAME"AD7243"
TITLE"AD7243"
ABBREV"AD7243"
CDS_LIB"misc";
"AGND"3;
"REFIN"4;
"REFOUT"4;
"DGND"3;
"ROFS"4;
"SDIN"12;
"SCLK"11;
"SYNC* \B"10;
"VSS"36;
"VDD"32;
"DCEN"8;
"VOUT"6;
"SDO"0;
"LDAC* \B"9;
"CLR* \B"2;
"BNCP"1;
%"INPORT"
"1","(450,1725)","0","standard","I20";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"17;
%"CSMD0603"
"1","(1450,2200)","0","capacitors","I21";
;
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"26;
"A<0>"27;
%"OUTPORT"
"1","(4250,3250)","0","standard","I22";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"19;
%"OUTPORT"
"1","(4250,3150)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"20;
%"OUTPORT"
"1","(4250,2800)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"OUTPORT"
"1","(4250,2725)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"22;
%"TESTPOINT_L"
"1","(925,3800)","1","misc","I26";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"15;
%"TESTPOINT_L"
"1","(1100,3800)","1","misc","I27";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"14;
%"TESTPOINT_L"
"1","(925,3025)","1","misc","I28";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"23;
%"TESTPOINT_L"
"1","(1125,3050)","1","misc","I29";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"16;
%"TESTPOINT_L"
"1","(-1000,4150)","1","misc","I3";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"6;
%"INPORT"
"1","(-950,3100)","0","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"INPORT"
"1","(-975,2800)","0","standard","I31";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"TESTPOINT_L"
"1","(-2000,2500)","5","misc","I4";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"31;
%"TESTPOINT_L"
"1","(-2000,2400)","1","misc","I5";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"34;
%"TESTPOINT_L"
"1","(-1900,2450)","4","misc","I6";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"28;
%"TESTPOINT_L"
"1","(-1350,2225)","5","misc","I7";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"28;
%"CSMD0805"
"1","(-2250,2800)","0","capacitors","I8";
;
VALUE"1UF"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"25V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"31;
"A<0>"33;
%"CSMD0805"
"1","(-2250,2150)","0","capacitors","I9";
;
VOLTAGE"25V"
VALUE"1UF"
PACKTYPE"0805"
PART_NAME"CSMD0805"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"34;
"A<0>"35;
END.
