INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Projects/ecgr-3183-final-project/ecgr-3183-final-project.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_tb
