// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2023 MediaTek Inc.
 * Author: Wendy-ST Lin <wendy-st.lin@mediatek.com>
 */
#include <dt-bindings/interconnect/mtk,mmqos.h>
#include <dt-bindings/interconnect/mtk,emi.h>
#include <dt-bindings/memory/mt6899-larb-port.h>
#include <linux/module.h>
#include <linux/of_platform.h>
#include "mmqos-mtk.h"
static const struct mtk_node_desc node_descs_mt6899[] = {
	DEFINE_MNODE(common0,
		SLAVE_COMMON(0), 0, false, 0x0, MMQOS_NO_LINK), //DISP
	DEFINE_MNODE(common1,
		SLAVE_COMMON(1), 0, false, 0x0, MMQOS_NO_LINK), //MDP
	//bus_sel TBD
	DEFINE_MNODE(common0_port0,
		MASTER_COMMON_PORT(0, 0), 0, false, 0x2, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port1,
		MASTER_COMMON_PORT(0, 1), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port2,
		MASTER_COMMON_PORT(0, 2), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port3,
		MASTER_COMMON_PORT(0, 3), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port4,
		MASTER_COMMON_PORT(0, 4), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port5,
		MASTER_COMMON_PORT(0, 5), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port6,
		MASTER_COMMON_PORT(0, 6), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port7,
		MASTER_COMMON_PORT(0, 7), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(common1_port0,
		MASTER_COMMON_PORT(1, 0), 0, false, 0x11, SLAVE_COMMON(1)),
	DEFINE_MNODE(common1_port1,
		MASTER_COMMON_PORT(1, 1), 0, false, 0x12, SLAVE_COMMON(1)),
	DEFINE_MNODE(common1_port2,
		MASTER_COMMON_PORT(1, 2), 0, false, 0x12, SLAVE_COMMON(1)),
	DEFINE_MNODE(common1_port3,
		MASTER_COMMON_PORT(1, 3), 0, false, 0x11, SLAVE_COMMON(1)),
	DEFINE_MNODE(common1_port4,
		MASTER_COMMON_PORT(1, 4), 0, false, 0x12, SLAVE_COMMON(1)),
	DEFINE_MNODE(common1_port5,
		MASTER_COMMON_PORT(1, 5), 0, false, 0x11, SLAVE_COMMON(1)),
	DEFINE_MNODE(common1_port6,
		MASTER_COMMON_PORT(1, 6), 0, false, 0x11, SLAVE_COMMON(1)),
	DEFINE_MNODE(common1_port7,
		MASTER_COMMON_PORT(1, 7), 0, false, 0x11, SLAVE_COMMON(1)),
	/* SMI DISP COMMON */
	DEFINE_MNODE(DISP_larb0,  SLAVE_LARB(0),  0,   false, 0x0, MASTER_COMMON_PORT(0, 0)),
	DEFINE_MNODE(MML_larb2,   SLAVE_LARB(2),  0,   false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(DISP_larb1,  SLAVE_LARB(1),  0,   false, 0x0, MASTER_COMMON_PORT(0, 1)),
	DEFINE_MNODE(DISP_larb33, SLAVE_LARB(33), 0,   false, 0x0, MASTER_COMMON_PORT(0, 1)),
	DEFINE_MNODE(VDEC_larb5,  SLAVE_LARB(5),  0x7, false, 0x0, MASTER_COMMON_PORT(0, 2)), // vdec read
	DEFINE_MNODE(VDEC_larb41, SLAVE_LARB(41), 0x8, true,  0x0, MASTER_COMMON_PORT(0, 2)), // vdec write
	DEFINE_MNODE(VENC_larb7,  SLAVE_LARB(7),  0x7, false, 0x0, MASTER_COMMON_PORT(0, 3)), // venc read
	DEFINE_MNODE(VENC_larb42, SLAVE_LARB(42), 0x8, true,  0x0, MASTER_COMMON_PORT(0, 3)), // venc read
	DEFINE_MNODE(IMG_larb11,  SLAVE_LARB(11), 0x7, true,  0x0, MASTER_COMMON_PORT(0, 4)), // img write
	DEFINE_MNODE(IMG_larb28,  SLAVE_LARB(28), 0x6, false, 0x0, MASTER_COMMON_PORT(0, 4)), // img read
	DEFINE_MNODE(CAM_larb16,  SLAVE_LARB(16), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb34,  SLAVE_LARB(34), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb37,  SLAVE_LARB(37), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb25,  SLAVE_LARB(25), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb19,  SLAVE_LARB(19), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb13,  SLAVE_LARB(13), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb14,  SLAVE_LARB(14), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb29,  SLAVE_LARB(29), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	/* SMI MDP COMMON */
	DEFINE_MNODE(DISP_larb20, SLAVE_LARB(20), 0,   false, 0x0, MASTER_COMMON_PORT(1, 0)),
	DEFINE_MNODE(DISP_larb32, SLAVE_LARB(32), 0,   false, 0x0, MASTER_COMMON_PORT(1, 0)),
	DEFINE_MNODE(DISP_larb21, SLAVE_LARB(21), 0,   false, 0x0, MASTER_COMMON_PORT(1, 1)),
	DEFINE_MNODE(MML_larb3,   SLAVE_LARB(3),  0,   false, 0x0, MASTER_COMMON_PORT(1, 2)),
	DEFINE_MNODE(MML_larb39,  SLAVE_LARB(39), 0,   false, 0x0, MASTER_COMMON_PORT(1, 1)), //mml link to disp
	DEFINE_MNODE(VDEC_larb4,  SLAVE_LARB(4),  0x7, false, 0x0, MASTER_COMMON_PORT(1, 3)), //vdec read
	DEFINE_MNODE(VDEC_larb40, SLAVE_LARB(40), 0x8, true,  0x0, MASTER_COMMON_PORT(1, 3)), //vdec write
	DEFINE_MNODE(VENC_larb8,  SLAVE_LARB(8),  0x7, false, 0x0, MASTER_COMMON_PORT(1, 4)), // venc read
	DEFINE_MNODE(VENC_larb43, SLAVE_LARB(43), 0x8, true,  0x0, MASTER_COMMON_PORT(1, 4)), // venc write
	DEFINE_MNODE(IMG_larb15,  SLAVE_LARB(15), 0x7, true,  0x0, MASTER_COMMON_PORT(1, 5)), // img write
	DEFINE_MNODE(IMG_larb9,   SLAVE_LARB(9),  0x6, false, 0x0, MASTER_COMMON_PORT(1, 5)), // img read
	DEFINE_MNODE(CAM_larb13,  SLAVE_LARB(13), 0,   false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb36,  SLAVE_LARB(36), 0,   false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb17,  SLAVE_LARB(17), 0,   false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb35,  SLAVE_LARB(35), 0,   false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb26,  SLAVE_LARB(26), 0,   false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb27,  SLAVE_LARB(27), 0,   false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb14,  SLAVE_LARB(14), 0,   false, 0x0, MASTER_COMMON_PORT(1, 7)),
	DEFINE_MNODE(CAM_larb29,  SLAVE_LARB(29), 0,   false, 0x0, MASTER_COMMON_PORT(1, 7)),
	DEFINE_MNODE(CAM_larb30,  SLAVE_LARB(30), 0,   false, 0x0, MASTER_COMMON_PORT(1, 7)), //CCU
	/* LARB0 */
	DEFINE_MNODE(disp_ovl_rdma0_hdr_larb0_0,
		MASTER_LARB_PORT(M4U_L0_P0_OVL_RDMA0_HDR),         7, false, 0x0, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl_rdma0_0_larb0_1,
		MASTER_LARB_PORT(M4U_L0_P1_OVL_RDMA0_0),           8, false, 0x0, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl_rdma2_hdr_larb0_2,
		MASTER_LARB_PORT(M4U_L0_P2_OVL_RDMA2_HDR),         7, false, 0x0, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl_rdma2_0_larb0_3,
		MASTER_LARB_PORT(M4U_L0_P3_OVL_RDMA2_0),           8, false, 0x0, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_disp_fake0_larb0_4,
		MASTER_LARB_PORT(M4U_L0_P4_DISP_FAKE0),            8, false, 0x0, SLAVE_LARB(0)),
	/* LARB1 */
	DEFINE_MNODE(disp_ovl_rdma0_1_larb1_0,
		MASTER_LARB_PORT(M4U_L1_P0_OVL_RDMA0_1),           8, false, 0x0, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_ovl_rdma2_1_larb1_1,
		MASTER_LARB_PORT(M4U_L1_P1_OVL_RDMA2_1),           8, false, 0x0, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_disp_wdma2_larb1_2,
		MASTER_LARB_PORT(M4U_L1_P2_DISP_WDMA2),            9, true,  0x0, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_disp_fake1_larb1_3,
		MASTER_LARB_PORT(M4U_L1_P3_DISP_FAKE1),            8, false, 0x0, SLAVE_LARB(1)),
	/* LARB2 */
	DEFINE_MNODE(mdp_rdma0_larb2_0,
		MASTER_LARB_PORT(M4U_L2_P0_MDP_RDMA0),             8, false, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wrot0_larb2_1,
		MASTER_LARB_PORT(M4U_L2_P1_MDP_WROT0),             7, true,  0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rrot0_larb2_2,
		MASTER_LARB_PORT(M4U_L2_P2_MDP_RROT0),             1, false, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rrot0_2nd_larb2_3,
		MASTER_LARB_PORT(M4U_L2_P3_MDP_RROT0_2ND),         1, false, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rdma2_larb2_4,
		MASTER_LARB_PORT(M4U_L2_P4_MDP_RDMA2),             8, false, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wrot2_larb2_5,
		MASTER_LARB_PORT(M4U_L2_P5_MDP_WROT2),             7, true,  0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_fg0_larb2_6,
		MASTER_LARB_PORT(M4U_L2_P6_MDP_FG0),               7, false, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_fake_eng0_larb2_7,
		MASTER_LARB_PORT(M4U_L2_P7_MDP_FAKE_ENG0),         8, false, 0x0, SLAVE_LARB(2)),
	/* LARB3 */
	DEFINE_MNODE(mdp_rdma0_larb3_0,
		MASTER_LARB_PORT(M4U_L3_P0_MDP_RDMA0),             8, false, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_wrot0_larb3_1,
		MASTER_LARB_PORT(M4U_L3_P1_MDP_WROT0),             7, true,  0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_rrot0_larb3_2,
		MASTER_LARB_PORT(M4U_L3_P2_MDP_RROT0),             1, false, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_rrot0_2nd_larb3_3,
		MASTER_LARB_PORT(M4U_L3_P3_MDP_RROT0_2ND),         1, false, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_rdma2_larb3_4,
		MASTER_LARB_PORT(M4U_L3_P4_MDP_RDMA2),             8, false, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_wrot2_larb3_5,
		MASTER_LARB_PORT(M4U_L3_P5_MDP_WROT2),             7, true,  0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_fg0_larb3_6,
		MASTER_LARB_PORT(M4U_L3_P6_MDP_FG0),               7, false, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_fake_eng0_larb3_7,
		MASTER_LARB_PORT(M4U_L3_P7_MDP_FAKE_ENG0),         8, false, 0x0, SLAVE_LARB(3)),
	/* LARB7 */
	DEFINE_MNODE(vnec_rcpu_larb7_0,
		MASTER_LARB_PORT(M4U_L7_P0_VENC_RCPU_U0),          7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_rec_larb7_1,
		MASTER_LARB_PORT(M4U_L7_P1_VENC_REC_U0),           8, true,  0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_bsdma_larb7_2,
		MASTER_LARB_PORT(M4U_L7_P2_VENC_BSDMA_U0),         8, true,  0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sv_comv_larb7_3,
		MASTER_LARB_PORT(M4U_L7_P3_VENC_SV_COMV_U0),       8, true,  0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_rd_comv_larb7_4,
		MASTER_LARB_PORT(M4U_L7_P4_VENC_RD_COMV_U0),       7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_rdma_larb7_5,
		MASTER_LARB_PORT(M4U_L7_P5_VENC_NBM_RDMA_U0),      7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_rdma_lite_larb7_6,
		MASTER_LARB_PORT(M4U_L7_P6_VENC_NBM_RDMA_LITE_U0), 5, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_y_rdma_larb7_7,
		MASTER_LARB_PORT(M4U_L7_P7_JPGENC_Y_RDMA_U0),      7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_c_rdma_larb7_8,
		MASTER_LARB_PORT(M4U_L7_P8_JPGENC_C_RDMA_U0),      7, false,  0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_q_table_larb7_9,
		MASTER_LARB_PORT(M4U_L7_P9_JPGENC_Q_TABLE_U0),     7, false,  0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sub_w_luma_larb7_10,
		MASTER_LARB_PORT(M4U_L7_P10_VENC_SUB_W_LUMA_U0),   8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_fcs_nbm_rdma_larb7_11,
		MASTER_LARB_PORT(M4U_L7_P11_VENC_FCS_NBM_RDMA_U0), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_larb7_12,
		MASTER_LARB_PORT(M4U_L7_P12_VENC_EC_WPP_BSDMA_U0), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ec_wpp_rdma_larb7_13,
		MASTER_LARB_PORT(M4U_L7_P13_VENC_EC_WPP_RDMA_U0),  7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_db_sysram_wdma_larb7_14,
		MASTER_LARB_PORT(M4U_L7_P14_VENC_DB_SYSRAM_WDMA_U0),  8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_db_sysram_rdma_larb7_15,
		MASTER_LARB_PORT(M4U_L7_P15_VENC_DB_SYSRAM_RDMA_U0),  7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_bsdma_larb7_16,
		MASTER_LARB_PORT(M4U_L7_P16_JPGENC_BSDMA_U0),         8, true,  0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_wdma_0_larb7_17,
		MASTER_LARB_PORT(M4U_L7_P17_JPGDEC_WDMA_0_U0),        8, true,  0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_bsdma_0_larb7_18,
		MASTER_LARB_PORT(M4U_L7_P18_JPGDEC_BSDMA_0_U0),       7, false,  0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_wdma_larb7_19,
		MASTER_LARB_PORT(M4U_L7_P19_VENC_NBM_WDMA_U0),        8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_wdma_lite_larb7_20,
		MASTER_LARB_PORT(M4U_L7_P20_VENC_NBM_WDMA_LITE_U0),   6, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_cur_luma_larb7_21,
		MASTER_LARB_PORT(M4U_L7_P21_VENC_CUR_LUMA_U0),        7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_cur_chroma_larb7_22,
		MASTER_LARB_PORT(M4U_L7_P22_VENC_CUR_CHROMA_U0),      7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ref_luma_larb7_23,
		MASTER_LARB_PORT(M4U_L7_P23_VENC_REF_LUMA_U0),        7, false,  0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ref_chroma_larb7_24,
		MASTER_LARB_PORT(M4U_L7_P24_VENC_REF_CHROMA_U0),      7, false,  0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sub_r_luma_larb7_25,
		MASTER_LARB_PORT(M4U_L7_P25_VENC_SUB_R_LUMA_U0),      7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_fcs_nbm_wdma_larb7_26,
		MASTER_LARB_PORT(M4U_L7_P26_VENC_FCS_NBM_WDMA_U0),    8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_wdma_1_larb7_27,
		MASTER_LARB_PORT(M4U_L7_P27_JPGDEC_WDMA_1_U0),        8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_bsdma_1_larb7_28,
		MASTER_LARB_PORT(M4U_L7_P28_JPGDEC_BSDMA_1_U0),       7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_huff_offset_1_larb7_29,
		MASTER_LARB_PORT(M4U_L7_P29_JPGDEC_HUFF_OFFSET_1_U0), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_huff_offset_0_larb7_30,
		MASTER_LARB_PORT(M4U_L7_P30_JPGDEC_HUFF_OFFSET_0_U0), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_sysram_larb7_31,
		MASTER_LARB_PORT(M4U_L7_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0), 8, true, 0x0, SLAVE_LARB(7)),
	/* LARB8 */
	DEFINE_MNODE(vnec_rcpu_larb8_0,
		MASTER_LARB_PORT(M4U_L8_P0_VENC_RCPU_U0),          7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_rec_larb8_1,
		MASTER_LARB_PORT(M4U_L8_P1_VENC_REC_U0),           8, true,  0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_bsdma_larb8_2,
		MASTER_LARB_PORT(M4U_L8_P2_VENC_BSDMA_U0),         8, true,  0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_sv_comv_larb8_3,
		MASTER_LARB_PORT(M4U_L8_P3_VENC_SV_COMV_U0),       8, true,  0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_rd_comv_larb8_4,
		MASTER_LARB_PORT(M4U_L8_P4_VENC_RD_COMV_U0),       7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_rdma_larb8_5,
		MASTER_LARB_PORT(M4U_L8_P5_VENC_NBM_RDMA_U0),      7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_rdma_lite_larb8_6,
		MASTER_LARB_PORT(M4U_L8_P6_VENC_NBM_RDMA_LITE_U0), 5, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_y_rdma_larb8_7,
		MASTER_LARB_PORT(M4U_L8_P7_JPGENC_Y_RDMA_U0),      7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_c_rdma_larb8_8,
		MASTER_LARB_PORT(M4U_L8_P8_JPGENC_C_RDMA_U0),      7, false,  0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_q_table_larb8_9,
		MASTER_LARB_PORT(M4U_L8_P9_JPGENC_Q_TABLE_U0),     7, false,  0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_sub_w_luma_larb8_10,
		MASTER_LARB_PORT(M4U_L8_P10_VENC_SUB_W_LUMA_U0),   8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_fcs_nbm_rdma_larb8_11,
		MASTER_LARB_PORT(M4U_L8_P11_VENC_FCS_NBM_RDMA_U0), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_larb8_12,
		MASTER_LARB_PORT(M4U_L8_P12_VENC_EC_WPP_BSDMA_U0), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ec_wpp_rdma_larb8_13,
		MASTER_LARB_PORT(M4U_L8_P13_VENC_EC_WPP_RDMA_U0),  7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_db_sysram_wdma_larb8_14,
		MASTER_LARB_PORT(M4U_L8_P14_VENC_DB_SYSRAM_WDMA_U0),  8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_db_sysram_rdma_larb8_15,
		MASTER_LARB_PORT(M4U_L8_P15_VENC_DB_SYSRAM_RDMA_U0),  7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_bsdma_larb8_16,
		MASTER_LARB_PORT(M4U_L8_P16_JPGENC_BSDMA_U0),         8, true,  0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_wdma_0_larb8_17,
		MASTER_LARB_PORT(M4U_L8_P17_JPGDEC_WDMA_0_U0),        8, true,  0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_bsdma_0_larb8_18,
		MASTER_LARB_PORT(M4U_L8_P18_JPGDEC_BSDMA_0_U0),       7, false,  0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_wdma_larb8_19,
		MASTER_LARB_PORT(M4U_L8_P19_VENC_NBM_WDMA_U0),        8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_wdma_lite_larb8_20,
		MASTER_LARB_PORT(M4U_L8_P20_VENC_NBM_WDMA_LITE_U0),   6, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_cur_luma_larb8_21,
		MASTER_LARB_PORT(M4U_L8_P21_VENC_CUR_LUMA_U0),        7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_cur_chroma_larb8_22,
		MASTER_LARB_PORT(M4U_L8_P22_VENC_CUR_CHROMA_U0),      7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ref_luma_larb8_23,
		MASTER_LARB_PORT(M4U_L8_P23_VENC_REF_LUMA_U0),        7, false,  0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ref_chroma_larb8_24,
		MASTER_LARB_PORT(M4U_L8_P24_VENC_REF_CHROMA_U0),      7, false,  0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_sub_r_luma_larb8_25,
		MASTER_LARB_PORT(M4U_L8_P25_VENC_SUB_R_LUMA_U0),      7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_fcs_nbm_wdma_larb8_26,
		MASTER_LARB_PORT(M4U_L8_P26_VENC_FCS_NBM_WDMA_U0),    8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_wdma_1_larb8_27,
		MASTER_LARB_PORT(M4U_L8_P27_JPGDEC_WDMA_1_U0),        8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_bsdma_1_larb8_28,
		MASTER_LARB_PORT(M4U_L8_P28_JPGDEC_BSDMA_1_U0),       7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_huff_offset_1_larb8_29,
		MASTER_LARB_PORT(M4U_L8_P29_JPGDEC_HUFF_OFFSET_1_U0), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_huff_offset_0_larb8_30,
		MASTER_LARB_PORT(M4U_L8_P30_JPGDEC_HUFF_OFFSET_0_U0), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_sysram_larb8_31,
		MASTER_LARB_PORT(M4U_L8_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0), 8, true, 0x0, SLAVE_LARB(8)),
	/* LARB13 */
	DEFINE_MNODE(camsv_b_cqi_e1_larb13_0,
		MASTER_LARB_PORT(M4U_L13_P0_CAMSV_B_CQI_E1),       8, false, 0x0, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_b0_wdma_larb13_1,
		MASTER_LARB_PORT(M4U_L13_P1_CAMSV_B0_WDMA),        9, true,  0x0, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_b1_wdma_larb13_2,
		MASTER_LARB_PORT(M4U_L13_P2_CAMSV_B1_WDMA),        9, true,  0x0, SLAVE_LARB(13)),
	/* LARB14 */
	DEFINE_MNODE(camsv_cqi_e0_larb14_0,
		MASTER_LARB_PORT(M4U_L14_P0_CAMSV_A_CQI_E1),       8, false, 0x0, SLAVE_LARB(14)),
	DEFINE_MNODE(camsv_a0_wdma_larb14_1,
		MASTER_LARB_PORT(M4U_L14_P1_CAMSV_A0_WDMA),        9, true,  0x0, SLAVE_LARB(14)),
	DEFINE_MNODE(camsv_a1_wdma_larb14_2,
		MASTER_LARB_PORT(M4U_L14_P2_CAMSV_A1_WDMA),        9, true,  0x0, SLAVE_LARB(14)),
	/* LARB16 */
	DEFINE_MNODE(cqi_r1_larb16_0,
		MASTER_LARB_PORT(M4U_L16_P0_CQI_R1),               8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(cqi_r5_larb16_1,
		MASTER_LARB_PORT(M4U_L16_P1_CQI_R5),               8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(rawi_r2_larb16_2,
		MASTER_LARB_PORT(M4U_L16_P2_RAWI_R2),              8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(rawi_r3_larb16_3,
		MASTER_LARB_PORT(M4U_L16_P3_RAWI_R3),              8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(rawi_r4_larb16_4,
		MASTER_LARB_PORT(M4U_L16_P4_RAWI_R4),              8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(rawi_r5_larb16_5,
		MASTER_LARB_PORT(M4U_L16_P5_RAWI_R5),              8, false,  0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(bpci_r1_larb16_6,
		MASTER_LARB_PORT(M4U_L16_P6_BPCI_R1),              8, false,  0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(bpci_r3_larb16_7,
		MASTER_LARB_PORT(M4U_L16_P7_BPCI_R3),              8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(grmgi_r1_larb16_8,
		MASTER_LARB_PORT(M4U_L16_P8_GRMGI_R1),             8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(lsci_r1_larb16_9,
		MASTER_LARB_PORT(M4U_L16_P9_LSCI_R1),              8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(imgo_r1_larb16_10,
		MASTER_LARB_PORT(M4U_L16_P10_IMGO_R1),             9, true, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(imgo_r2_larb16_11,
		MASTER_LARB_PORT(M4U_L16_P11_IMGO_R2),             9, true,  0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(drzb2no_r1_larb16_12,
		MASTER_LARB_PORT(M4U_L16_P12_DRZB2NO_R1),          9, true,  0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(drzb2nbo_r1_larb16_13,
		MASTER_LARB_PORT(M4U_L16_P13_DRZB2NBO_R1),         9, true,  0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(gmpo_r1_larb16_14,
		MASTER_LARB_PORT(M4U_L16_P14_GMPO_R1),             9, true,  0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(drzb2nco_r1_larb16_15,
		MASTER_LARB_PORT(M4U_L16_P15_DRZB2NCO_R1),         9, true,  0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(awbo_r1_larb16_16,
		MASTER_LARB_PORT(M4U_L16_P16_AWBO_R1),             9, true, 0x0, SLAVE_LARB(16)),
	/* LARB17 */
	DEFINE_MNODE(yuvo_r1_larb17_0,
		MASTER_LARB_PORT(M4U_L17_P0_YUVO_R1),              9, true,  0x0, SLAVE_LARB(17)),
	DEFINE_MNODE(yuvo_r3_larb17_1,
		MASTER_LARB_PORT(M4U_L17_P1_YUVO_R3),              9, true,  0x0, SLAVE_LARB(17)),
	DEFINE_MNODE(yuvo_r2_larb17_2,
		MASTER_LARB_PORT(M4U_L17_P2_YUVO_R2),              9, true,  0x0, SLAVE_LARB(17)),
	DEFINE_MNODE(drzh2no_r1_larb17_3,
		MASTER_LARB_PORT(M4U_L17_P3_DRZH2NO_R1),           9, true,  0x0, SLAVE_LARB(17)),
	DEFINE_MNODE(yuvo_r4_larb17_4,
		MASTER_LARB_PORT(M4U_L17_P4_YUVO_R4),              9, true,  0x0, SLAVE_LARB(17)),
	DEFINE_MNODE(drzh1no_r1_larb17_5,
		MASTER_LARB_PORT(M4U_L17_P5_DRZH1NO_R1),           9, true,  0x0, SLAVE_LARB(17)),
	/* LARB19 */
	DEFINE_MNODE(dvs_rd_larb19_4,
		MASTER_LARB_PORT(M4U_L19_P4_DVS_RD_DPE),           8, false, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(dvs_wt_larb19_5,
		MASTER_LARB_PORT(M4U_L19_P5_DVS_WT_DPE),           9, true,  0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(dvp_rd_larb19_6,
		MASTER_LARB_PORT(M4U_L19_P6_DVP_RD_DPE),           8, false, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(dvp_wt_larb19_7,
		MASTER_LARB_PORT(M4U_L19_P7_DVP_WT_DPE),           9, true,  0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(dvgf_rd_larb19_10,
		MASTER_LARB_PORT(M4U_L19_P10_DVGF_RD_DPE),         8, false, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(dvgf_wt_larb19_11,
		MASTER_LARB_PORT(M4U_L19_P11_DVGF_WT_DPE),         9, true,  0x0, SLAVE_LARB(19)),
	/* LARB20 */
	DEFINE_MNODE(ovl_rdma1_hdr_larb20_0,
		MASTER_LARB_PORT(M4U_L20_P0_OVL_RDMA1_HDR),        7, false, 0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma1_0_larb20_1,
		MASTER_LARB_PORT(M4U_L20_P1_OVL_RDMA1_0),          8, false,  0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma3_hdr_larb20_2,
		MASTER_LARB_PORT(M4U_L20_P2_OVL_RDMA3_HDR),        7, false, 0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma3_0_larb20_3,
		MASTER_LARB_PORT(M4U_L20_P3_OVL_RDMA3_0),          8, false,  0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma4_hdr_larb20_4,
		MASTER_LARB_PORT(M4U_L20_P4_OVL_RDMA4_HDR),        7, false, 0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma4_0_larb20_5,
		MASTER_LARB_PORT(M4U_L20_P5_OVL_RDMA4_0),          8, false,  0x0, SLAVE_LARB(20)),
	/* LARB21 */
	DEFINE_MNODE(ovl_rdma1_1_larb21_0,
		MASTER_LARB_PORT(M4U_L21_P0_OVL_RDMA1_1),          8, false, 0x0, SLAVE_LARB(21)),
	DEFINE_MNODE(ovl_rdma3_1_larb21_1,
		MASTER_LARB_PORT(M4U_L21_P1_OVL_RDMA3_1),          8, false, 0x0, SLAVE_LARB(21)),
	DEFINE_MNODE(ovl_rdma4_1_larb21_2,
		MASTER_LARB_PORT(M4U_L21_P2_OVL_RDMA4_1),          8, false, 0x0, SLAVE_LARB(21)),
	DEFINE_MNODE(disp_wdma0_larb21_3,
		MASTER_LARB_PORT(M4U_L21_P3_DISP_WDMA0),           9, true,  0x0, SLAVE_LARB(21)),
	DEFINE_MNODE(disp_ufbc_wdma0_larb21_4,
		MASTER_LARB_PORT(M4U_L21_P4_DISP_UFBC_WDMA0),      9, true,  0x0, SLAVE_LARB(21)),
	/* LARB25 */
	DEFINE_MNODE(cqi_m0_larb25_0,
		MASTER_LARB_PORT(M4U_L25_P0_CQI_M1_MRAW0),         8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(imgo_m0_larb25_1,
		MASTER_LARB_PORT(M4U_L25_P1_IMGO_M1_MRAW0),        9, true,  0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(cqi_m2_larb25_2,
		MASTER_LARB_PORT(M4U_L25_P2_CQI_M1_MRAW2),         8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(imgo_m2_larb25_3,
		MASTER_LARB_PORT(M4U_L25_P3_IMGO_M1_MRAW2),        9, true,  0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(smir0_a_larb25_4,
		MASTER_LARB_PORT(M4U_L25_P4_SMIR0_PDA_A),          8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(smir1_a_larb25_5,
		MASTER_LARB_PORT(M4U_L25_P5_SMIR1_PDA_A),          8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(smir2_a_larb25_6,
		MASTER_LARB_PORT(M4U_L25_P6_SMIR2_PDA_A),          8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(smir3_a_larb25_7,
		MASTER_LARB_PORT(M4U_L25_P7_SMIR3_PDA_A),          8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(smir4_a_larb25_8,
		MASTER_LARB_PORT(M4U_L25_P8_SMIR4_PDA_A),          8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(smiw_a_larb25_9,
		MASTER_LARB_PORT(M4U_L25_P9_SMIW_PDA_A),           9, true,  0x0, SLAVE_LARB(25)),
	/* LARB26 */
	DEFINE_MNODE(cqi_m1_larb26_0,
		MASTER_LARB_PORT(M4U_L26_P0_CQI_M1_MRAW1),         8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(imgo_m1_larb26_1,
		MASTER_LARB_PORT(M4U_L26_P1_IMGO_M1_MRAW1),        9, true,  0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(cqi_m3_larb26_2,
		MASTER_LARB_PORT(M4U_L26_P2_CQI_M1_MRAW3),         8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(imgo_m3_larb26_3,
		MASTER_LARB_PORT(M4U_L26_P3_IMGO_M1_MRAW3),        9, true,  0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(smir0_b_larb26_4,
		MASTER_LARB_PORT(M4U_L26_P4_SMIR0_PDA_B),          8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(smir1_b_larb26_5,
		MASTER_LARB_PORT(M4U_L26_P5_SMIR1_PDA_B),          8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(smir2_b_larb26_6,
		MASTER_LARB_PORT(M4U_L26_P6_SMIR2_PDA_B),          8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(smir3_b_larb26_7,
		MASTER_LARB_PORT(M4U_L26_P7_SMIR3_PDA_B),          8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(smir4_b_larb26_8,
		MASTER_LARB_PORT(M4U_L26_P8_SMIR4_PDA_B),          8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(smiw_b_larb26_9,
		MASTER_LARB_PORT(M4U_L26_P9_SMIW_PDA_B),           9, true,  0x0, SLAVE_LARB(26)),
	/* LARB27 */
	DEFINE_MNODE(ipui_i1_larb27_0,
		MASTER_LARB_PORT(M4U_L27_P0_IPUI_I1_ADLRD),        8, false, 0x0, SLAVE_LARB(27)),
	DEFINE_MNODE(rootcq_cqi_e1_larb27_1,
		MASTER_LARB_PORT(M4U_L27_P1_ROOTCQ_CQI_E1_ROOTCQ), 8, false, 0x0, SLAVE_LARB(27)),
	DEFINE_MNODE(ipuo_o1_larb27_2,
		MASTER_LARB_PORT(M4U_L27_P2_IPUO_O1_ADLWR),        9, true,  0x0, SLAVE_LARB(27)),
	DEFINE_MNODE(camsv_a1_wdma_larb27_5,
		MASTER_LARB_PORT(M4U_L27_P5_CAMSV_A1_WDMA_CAMSV_A_DEMUX), 9, true, 0x0, SLAVE_LARB(27)),
	DEFINE_MNODE(camsv_b1_wdma_larb27_6,
		MASTER_LARB_PORT(M4U_L27_P6_CAMSV_B1_WDMA_CAMSV_B_DEMUX), 9, true, 0x0, SLAVE_LARB(27)),
	/* LARB29 */
	DEFINE_MNODE(camsv_c_cqi_e1_larb29_0,
		MASTER_LARB_PORT(M4U_L29_P0_CAMSV_C_CQI_E1),       8, false, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_d_cqi_e1_larb29_1,
		MASTER_LARB_PORT(M4U_L29_P1_CAMSV_D_CQI_E1),       8, false, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_e_cqi_e1_larb29_2,
		MASTER_LARB_PORT(M4U_L29_P2_CAMSV_E_CQI_E1),       8, false, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_f_cqi_e1_larb29_3,
		MASTER_LARB_PORT(M4U_L29_P3_CAMSV_F_CQI_E1),       8, false, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_c_wdma_larb29_4,
		MASTER_LARB_PORT(M4U_L29_P4_CAMSV_C_WDMA),         9, true,  0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_d_wdma_larb29_5,
		MASTER_LARB_PORT(M4U_L29_P5_CAMSV_D_WDMA),         9, true,  0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_e_wdma_larb29_6,
		MASTER_LARB_PORT(M4U_L29_P6_CAMSV_E_WDMA),         9, true,  0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_f_wdma_larb29_7,
		MASTER_LARB_PORT(M4U_L29_P7_CAMSV_F_WDMA),         9, true,  0x0, SLAVE_LARB(29)),
	/* LARB30 */
	DEFINE_MNODE(ccui_larb30_0,
		MASTER_LARB_PORT(M4U_L30_P0_CCUI),                 7, false, 0x0, SLAVE_LARB(30)),
	DEFINE_MNODE(ccuo_larb30_1,
		MASTER_LARB_PORT(M4U_L30_P1_CCUO),                 8, true,  0x0, SLAVE_LARB(30)),
	DEFINE_MNODE(ccui2_larb30_2,
		MASTER_LARB_PORT(M4U_L30_P2_CCUI2),                7, false, 0x0, SLAVE_LARB(30)),
	DEFINE_MNODE(ccuo2_larb30_3,
		MASTER_LARB_PORT(M4U_L30_P3_CCUO2),                8, true,  0x0, SLAVE_LARB(30)),
	/* LARB32 */
	DEFINE_MNODE(disp_postmask0_larb32_0,
		MASTER_LARB_PORT(M4U_L32_P0_DISP_POSTMASK0),       9, true,  0x0, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_postmask1_larb32_1,
		MASTER_LARB_PORT(M4U_L32_P1_DISP_POSTMASK1),       9, true,  0x0, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_gamma0_larb32_2,
		MASTER_LARB_PORT(M4U_L32_P2_DISP_GAMMA0),          8, false, 0x0, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_gamma1_larb32_3,
		MASTER_LARB_PORT(M4U_L32_P3_DISP_GAMMA1),          8, false, 0x0, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_mdp_rdma0_larb32_4,
		MASTER_LARB_PORT(M4U_L32_P4_DISP_MDP_RDMA0),       9, true,  0x0, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_oddmr0_dmrr_larb32_5,
		MASTER_LARB_PORT(M4U_L32_P5_DISP_ODDMR0_DMRR),     8, false, 0x0, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_oddmr0_odr_larb32_6,
		MASTER_LARB_PORT(M4U_L32_P6_DISP_ODDMR0_ODR),      8, false, 0x0, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_oddmr0_odw_larb32_7,
		MASTER_LARB_PORT(M4U_L32_P7_DISP_ODDMR0_ODW),      9, true,  0x0, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_wdma1_larb32_8,
		MASTER_LARB_PORT(M4U_L32_P8_DISP_WDMA1),           9, true,  0x0, SLAVE_LARB(32)),
	/* LARB33 */
	DEFINE_MNODE(disp1_disp_dsi0_larb33_0,
		MASTER_LARB_PORT(M4U_L33_P0_DISP1_DISP_DSI0),      8, false, 0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_disp_dsi1_larb33_1,
		MASTER_LARB_PORT(M4U_L33_P1_DISP1_DISP_DSI1),      8, false, 0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_disp_dsi2_larb33_2,
		MASTER_LARB_PORT(M4U_L33_P2_DISP1_DISP_DSI2),      8, false, 0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_mdp_rdma0_larb33_3,
		MASTER_LARB_PORT(M4U_L33_P3_DISP1_MDP_RDMA0),      8, false, 0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_gdma_larb33_4,
		MASTER_LARB_PORT(M4U_L33_P4_DISP1_GDMA),           8, false, 0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_wdma0_larb33_5,
		MASTER_LARB_PORT(M4U_L33_P5_DISP1_WDMA0),          9, true,  0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_wdma1_larb33_6,
		MASTER_LARB_PORT(M4U_L33_P6_DISP1_WDMA1),          9, true,  0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_wdma2_larb33_7,
		MASTER_LARB_PORT(M4U_L33_P7_DISP1_WDMA2),          9, true,  0x0, SLAVE_LARB(33)),
	/* LARB34 */
	DEFINE_MNODE(yuvo_r1_larb34_0,
		MASTER_LARB_PORT(M4U_L34_P0_YUVO_R1),              9, true,  0x0, SLAVE_LARB(34)),
	DEFINE_MNODE(yuvo_r3_larb34_1,
		MASTER_LARB_PORT(M4U_L34_P1_YUVO_R3),              9, true,  0x0, SLAVE_LARB(34)),
	DEFINE_MNODE(yuvo_r2_larb34_2,
		MASTER_LARB_PORT(M4U_L34_P2_YUVO_R2),              9, true,  0x0, SLAVE_LARB(34)),
	DEFINE_MNODE(drzh2no_r1_larb34_3,
		MASTER_LARB_PORT(M4U_L34_P3_DRZH2NO_R1),           9, true,  0x0, SLAVE_LARB(34)),
	DEFINE_MNODE(yuvo_r4_larb34_4,
		MASTER_LARB_PORT(M4U_L34_P4_YUVO_R4),              9, true,  0x0, SLAVE_LARB(34)),
	DEFINE_MNODE(drzh1no_r1_larb34_5,
		MASTER_LARB_PORT(M4U_L34_P5_DRZH1NO_R1),           9, true,  0x0, SLAVE_LARB(34)),
	/* LARB35 */
	DEFINE_MNODE(yuvo_r1_larb35_0,
		MASTER_LARB_PORT(M4U_L35_P0_YUVO_R1),              9, true,  0x0, SLAVE_LARB(35)),
	DEFINE_MNODE(yuvo_r3_larb35_1,
		MASTER_LARB_PORT(M4U_L35_P1_YUVO_R3),              9, true,  0x0, SLAVE_LARB(35)),
	DEFINE_MNODE(yuvo_r2_larb35_2,
		MASTER_LARB_PORT(M4U_L35_P2_YUVO_R2),              9, true,  0x0, SLAVE_LARB(35)),
	DEFINE_MNODE(drzh2no_r1_larb35_3,
		MASTER_LARB_PORT(M4U_L35_P3_DRZH2NO_R1),           9, true,  0x0, SLAVE_LARB(35)),
	DEFINE_MNODE(yuvo_r4_larb35_4,
		MASTER_LARB_PORT(M4U_L35_P4_YUVO_R4),              9, true,  0x0, SLAVE_LARB(35)),
	DEFINE_MNODE(drzh1no_r1_larb35_5,
		MASTER_LARB_PORT(M4U_L35_P5_DRZH1NO_R1),           9, true,  0x0, SLAVE_LARB(35)),
	/* LARB36 */
	DEFINE_MNODE(cqi_r1_larb36_0,
		MASTER_LARB_PORT(M4U_L36_P0_CQI_R1),               8, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(cqi_r5_larb36_1,
		MASTER_LARB_PORT(M4U_L36_P1_CQI_R5),               8, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(rawi_r2_larb36_2,
		MASTER_LARB_PORT(M4U_L36_P2_RAWI_R2),              8, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(rawi_r3_larb36_3,
		MASTER_LARB_PORT(M4U_L36_P3_RAWI_R3),              8, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(rawi_r4_larb36_4,
		MASTER_LARB_PORT(M4U_L36_P4_RAWI_R4),              8, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(rawi_r5_larb36_5,
		MASTER_LARB_PORT(M4U_L36_P5_RAWI_R5),              8, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(bpci_r1_larb36_6,
		MASTER_LARB_PORT(M4U_L36_P6_BPCI_R1),              8, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(bpci_r3_larb36_7,
		MASTER_LARB_PORT(M4U_L36_P7_BPCI_R3),              8, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(grmgi_r1_larb36_8,
		MASTER_LARB_PORT(M4U_L36_P8_GRMGI_R1),             8, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(lsci_r1_larb36_9,
		MASTER_LARB_PORT(M4U_L36_P9_LSCI_R1),              8, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(imgo_r1_larb36_10,
		MASTER_LARB_PORT(M4U_L36_P10_IMGO_R1),             9, true,  0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(imgo_r2_larb36_11,
		MASTER_LARB_PORT(M4U_L36_P11_IMGO_R2),             9, true,  0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(drzb2no_r1_larb36_12,
		MASTER_LARB_PORT(M4U_L36_P12_DRZB2NO_R1),          9, true,  0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(drzb2nbo_r1_larb36_13,
		MASTER_LARB_PORT(M4U_L36_P13_DRZB2NBO_R1),         9, true,  0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(gmpo_r1_larb36_14,
		MASTER_LARB_PORT(M4U_L36_P14_GMPO_R1),             9, true,  0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(drzb2nco_r1_larb36_15,
		MASTER_LARB_PORT(M4U_L36_P15_DRZB2NCO_R1),         9, true,  0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(awbo_r1_larb36_16,
		MASTER_LARB_PORT(M4U_L36_P16_AWBO_R1),             9, true,  0x0, SLAVE_LARB(36)),
	/* LARB37 */
	DEFINE_MNODE(cqi_r1_larb37_0,
		MASTER_LARB_PORT(M4U_L37_P0_CQI_R1),               8, false, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(cqi_r5_larb37_1,
		MASTER_LARB_PORT(M4U_L37_P1_CQI_R5),               8, false, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(rawi_r2_larb37_2,
		MASTER_LARB_PORT(M4U_L37_P2_RAWI_R2),              8, false, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(rawi_r3_larb37_3,
		MASTER_LARB_PORT(M4U_L37_P3_RAWI_R3),              8, false, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(rawi_r4_larb37_4,
		MASTER_LARB_PORT(M4U_L37_P4_RAWI_R4),              8, false, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(rawi_r5_larb37_5,
		MASTER_LARB_PORT(M4U_L37_P5_RAWI_R5),              8, false, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(bpci_r1_larb37_6,
		MASTER_LARB_PORT(M4U_L37_P6_BPCI_R1),              8, false, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(bpci_r3_larb37_7,
		MASTER_LARB_PORT(M4U_L37_P7_BPCI_R3),              8, false, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(grmgi_r1_larb37_8,
		MASTER_LARB_PORT(M4U_L37_P8_GRMGI_R1),             8, false, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(lsci_r1_larb37_9,
		MASTER_LARB_PORT(M4U_L37_P9_LSCI_R1),              8, false, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(imgo_r1_larb37_10,
		MASTER_LARB_PORT(M4U_L37_P10_IMGO_R1),             9, true,  0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(imgo_r2_larb37_11,
		MASTER_LARB_PORT(M4U_L37_P11_IMGO_R2),             9, true,  0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(drzb2no_r1_larb37_12,
		MASTER_LARB_PORT(M4U_L37_P12_DRZB2NO_R1),          9, true,  0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(drzb2nbo_r1_larb37_13,
		MASTER_LARB_PORT(M4U_L37_P13_DRZB2NBO_R1),         9, true,  0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(gmpo_r1_larb37_14,
		MASTER_LARB_PORT(M4U_L37_P14_GMPO_R1),             9, true,  0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(drzb2nco_r1_larb37_15,
		MASTER_LARB_PORT(M4U_L37_P15_DRZB2NCO_R1),         9, true,  0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(awbo_r1_larb37_16,
		MASTER_LARB_PORT(M4U_L37_P16_AWBO_R1),             9, true,  0x0, SLAVE_LARB(37)),
	/* LARB39 */
	DEFINE_MNODE(mdp_rdma0_larb3_0,
		MASTER_LARB_PORT(MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 39, 0)),         8, false, 0x0, SLAVE_LARB(39)),
	DEFINE_MNODE(mdp_wrot0_larb3_1,
		MASTER_LARB_PORT(MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 39, 1)),         7, true,  0x0, SLAVE_LARB(39)),
	DEFINE_MNODE(mdp_rrot0_larb3_2,
		MASTER_LARB_PORT(MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 39, 2)),         1, false, 0x0, SLAVE_LARB(39)),
	DEFINE_MNODE(mdp_rrot0_2nd_larb3_3,
		MASTER_LARB_PORT(MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 39, 3)),         1, false, 0x0, SLAVE_LARB(39)),
	DEFINE_MNODE(mdp_rdma2_larb3_4,
		MASTER_LARB_PORT(MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 39, 4)),         8, false, 0x0, SLAVE_LARB(39)),
	DEFINE_MNODE(mdp_wrot2_larb3_5,
		MASTER_LARB_PORT(MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 39, 5)),         7, true,  0x0, SLAVE_LARB(39)),
	DEFINE_MNODE(mdp_fg0_larb3_6,
		MASTER_LARB_PORT(MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 39, 6)),         7, false, 0x0, SLAVE_LARB(39)),
	DEFINE_MNODE(mdp_fake_eng0_larb3_7,
		MASTER_LARB_PORT(MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 39, 7)),         8, false, 0x0, SLAVE_LARB(39)),
};
static const char * const comm_muxes_mt6899[] = { "mm", "mdp" };
static const char * const comm_icc_path_names_mt6899[] = { "icc-bw", "icc-bw" };
static const char * const comm_icc_hrt_path_names_mt6899[] = { "icc-hrt-bw", "icc-hrt-bw" };
static const struct mtk_mmqos_desc mmqos_desc_mt6899 = {
	.nodes = node_descs_mt6899,
	.num_nodes = ARRAY_SIZE(node_descs_mt6899),
	.comm_muxes = comm_muxes_mt6899,
	.comm_icc_path_names = comm_icc_path_names_mt6899,
	.comm_icc_hrt_path_names = comm_icc_hrt_path_names_mt6899,
	.max_ratio = 64,
	.hrt = {
		.hrt_bw = {6038, 0, 0},
		.hrt_total_bw = 34132, /* Use DRAMC API 8533*2(channel)*2(io width)*/
		.md_speech_bw = { 6038, 5413},
		.hrt_ratio = {1000, 860, 880, 880}, /* MD, CAM, DISP, MML */
		.blocking = true,
		.emi_ratio = 700,
	},
	.comm_port_hrt_types = {
		{ HRT_DISP, HRT_DISP, HRT_NONE, HRT_NONE, HRT_NONE,
			HRT_CAM, HRT_NONE, HRT_NONE,},
		{ HRT_DISP, HRT_DISP, HRT_NONE, HRT_NONE, HRT_NONE,
			HRT_NONE, HRT_CAM, HRT_CAM,},
	},
	.report_bw_larbs = {SLAVE_LARB(11), SLAVE_LARB(28),
			SLAVE_LARB(9), SLAVE_LARB(15),
			SLAVE_LARB(7), SLAVE_LARB(42),
			SLAVE_LARB(5), SLAVE_LARB(41),
			SLAVE_LARB(4), SLAVE_LARB(40),
			SLAVE_LARB(8), SLAVE_LARB(43),},
	.report_bw_real_larbs = {SLAVE_LARB(11), SLAVE_LARB(28),
			SLAVE_LARB(9), SLAVE_LARB(15),
			SLAVE_LARB(7), SLAVE_LARB(42),
			SLAVE_LARB(5), SLAVE_LARB(41),
			SLAVE_LARB(4), SLAVE_LARB(40),
			SLAVE_LARB(8), SLAVE_LARB(43),},
	.freq_mode = BY_VMMRC,
};
static const struct of_device_id mtk_mmqos_mt6899_of_ids[] = {
	{
		.compatible = "mediatek,mt6899-mmqos",
		.data = &mmqos_desc_mt6899,
	},
	{}
};
MODULE_DEVICE_TABLE(of, mtk_mmqos_mt6899_of_ids);
static struct platform_driver mtk_mmqos_mt6899_driver = {
	.probe = mtk_mmqos_v2_probe,
	.remove = mtk_mmqos_remove,
	.driver = {
		.name = "mtk-mt6899-mmqos",
		.of_match_table = mtk_mmqos_mt6899_of_ids,
	},
};
module_platform_driver(mtk_mmqos_mt6899_driver);
MODULE_LICENSE("GPL");
