{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496656601589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496656601594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 06:56:41 2017 " "Processing started: Mon Jun 05 06:56:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496656601594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496656601594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496656601594 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1496656602053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-mecanismo " "Found design unit 1: Controller-mecanismo" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496656602663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496656602663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496656602663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller " "Elaborating entity \"Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496656602734 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MI_rd Controller.vhd(11) " "VHDL Signal Declaration warning at Controller.vhd(11): used implicit default value for signal \"MI_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496656602737 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_PC Controller.vhd(282) " "Inferred latch for \"load_PC\" at Controller.vhd(282)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602737 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seletor\[0\] Controller.vhd(272) " "Inferred latch for \"seletor\[0\]\" at Controller.vhd(272)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602737 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seletor\[1\] Controller.vhd(272) " "Inferred latch for \"seletor\[1\]\" at Controller.vhd(272)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602737 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seletor\[2\] Controller.vhd(272) " "Inferred latch for \"seletor\[2\]\" at Controller.vhd(272)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seletor\[3\] Controller.vhd(272) " "Inferred latch for \"seletor\[3\]\" at Controller.vhd(272)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selMUX_data Controller.vhd(268) " "Inferred latch for \"selMUX_data\" at Controller.vhd(268)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rq_addr\[0\] Controller.vhd(264) " "Inferred latch for \"RF_rq_addr\[0\]\" at Controller.vhd(264)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rq_addr\[1\] Controller.vhd(264) " "Inferred latch for \"RF_rq_addr\[1\]\" at Controller.vhd(264)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rq_addr\[2\] Controller.vhd(264) " "Inferred latch for \"RF_rq_addr\[2\]\" at Controller.vhd(264)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rq_addr\[3\] Controller.vhd(264) " "Inferred latch for \"RF_rq_addr\[3\]\" at Controller.vhd(264)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rp_addr\[0\] Controller.vhd(257) " "Inferred latch for \"RF_rp_addr\[0\]\" at Controller.vhd(257)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rp_addr\[1\] Controller.vhd(257) " "Inferred latch for \"RF_rp_addr\[1\]\" at Controller.vhd(257)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rp_addr\[2\] Controller.vhd(257) " "Inferred latch for \"RF_rp_addr\[2\]\" at Controller.vhd(257)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rp_addr\[3\] Controller.vhd(257) " "Inferred latch for \"RF_rp_addr\[3\]\" at Controller.vhd(257)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rq_rd Controller.vhd(253) " "Inferred latch for \"RF_rq_rd\" at Controller.vhd(253)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rp_rd Controller.vhd(246) " "Inferred latch for \"RF_rp_rd\" at Controller.vhd(246)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602997 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[0\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[0\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602997 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[1\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[1\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602998 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[2\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[2\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602998 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[3\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[3\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602998 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[4\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[4\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602998 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[5\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[5\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602998 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[6\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[6\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602999 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[7\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[7\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602999 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_wr Controller.vhd(237) " "Inferred latch for \"RF_W_wr\" at Controller.vhd(237)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602999 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_addr\[0\] Controller.vhd(229) " "Inferred latch for \"RF_W_addr\[0\]\" at Controller.vhd(229)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602999 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_addr\[1\] Controller.vhd(229) " "Inferred latch for \"RF_W_addr\[1\]\" at Controller.vhd(229)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602999 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_addr\[2\] Controller.vhd(229) " "Inferred latch for \"RF_W_addr\[2\]\" at Controller.vhd(229)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603002 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_addr\[3\] Controller.vhd(229) " "Inferred latch for \"RF_W_addr\[3\]\" at Controller.vhd(229)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603002 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_sel\[0\] Controller.vhd(222) " "Inferred latch for \"RF_sel\[0\]\" at Controller.vhd(222)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603002 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_sel\[1\] Controller.vhd(222) " "Inferred latch for \"RF_sel\[1\]\" at Controller.vhd(222)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603002 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_wr Controller.vhd(220) " "Inferred latch for \"D_wr\" at Controller.vhd(220)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603002 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_rd Controller.vhd(218) " "Inferred latch for \"D_rd\" at Controller.vhd(218)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603003 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[0\] Controller.vhd(216) " "Inferred latch for \"D_addr\[0\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603003 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[1\] Controller.vhd(216) " "Inferred latch for \"D_addr\[1\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603003 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[2\] Controller.vhd(216) " "Inferred latch for \"D_addr\[2\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603004 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[3\] Controller.vhd(216) " "Inferred latch for \"D_addr\[3\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603004 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[4\] Controller.vhd(216) " "Inferred latch for \"D_addr\[4\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603004 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[5\] Controller.vhd(216) " "Inferred latch for \"D_addr\[5\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603004 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[6\] Controller.vhd(216) " "Inferred latch for \"D_addr\[6\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603009 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[7\] Controller.vhd(216) " "Inferred latch for \"D_addr\[7\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603010 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1_out\[0\] Controller.vhd(199) " "Inferred latch for \"disp1_out\[0\]\" at Controller.vhd(199)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603010 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1_out\[1\] Controller.vhd(199) " "Inferred latch for \"disp1_out\[1\]\" at Controller.vhd(199)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603010 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1_out\[2\] Controller.vhd(199) " "Inferred latch for \"disp1_out\[2\]\" at Controller.vhd(199)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603010 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1_out\[3\] Controller.vhd(199) " "Inferred latch for \"disp1_out\[3\]\" at Controller.vhd(199)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603010 "|Controller"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_rp_addr\[0\]\$latch " "Latch RF_rp_addr\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496656611221 ""}  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496656611221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_rp_addr\[1\]\$latch " "Latch RF_rp_addr\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496656611222 ""}  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496656611222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_rp_addr\[2\]\$latch " "Latch RF_rp_addr\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496656611222 ""}  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496656611222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_rp_addr\[3\]\$latch " "Latch RF_rp_addr\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496656611222 ""}  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496656611222 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_wr VCC " "Pin \"RF_W_wr\" is stuck at VCC" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496656611562 "|Controller|RF_W_wr"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_rp_rd VCC " "Pin \"RF_rp_rd\" is stuck at VCC" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496656611562 "|Controller|RF_rp_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_rq_rd VCC " "Pin \"RF_rq_rd\" is stuck at VCC" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496656611562 "|Controller|RF_rq_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_rd VCC " "Pin \"D_rd\" is stuck at VCC" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496656611562 "|Controller|D_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_wr VCC " "Pin \"D_wr\" is stuck at VCC" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496656611562 "|Controller|D_wr"} { "Warning" "WMLS_MLS_STUCK_PIN" "MI_rd GND " "Pin \"MI_rd\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496656611562 "|Controller|MI_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "load_PC VCC " "Pin \"load_PC\" is stuck at VCC" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496656611562 "|Controller|load_PC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1496656611562 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496656617615 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496656617615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496656621204 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496656621204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496656621204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496656621204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496656624143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 06:57:04 2017 " "Processing ended: Mon Jun 05 06:57:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496656624143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496656624143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496656624143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496656624143 ""}
