;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @710, #208
	DJN <101, <-106
	SUB @-127, 100
	SPL -120, -605
	SPL -120, -605
	ADD 270, 60
	SLT 12, @200
	SUB 12, @16
	SUB @-127, 100
	MOV -171, -20
	MOV -171, -20
	MOV -171, -20
	SUB 12, @1
	SLT 12, @200
	MOV -171, -20
	CMP -207, <-120
	MOV -7, <-20
	SUB @-147, 120
	SUB @-147, 120
	SUB -1, <-20
	DJN -1, @-20
	CMP @-127, 100
	CMP @-127, 100
	SUB 12, @10
	SUB #270, <0
	JMZ <-121, 105
	SUB @-127, 100
	SUB @-207, @-120
	SUB #270, <0
	SPL 20, <12
	SPL 20, <12
	SPL 20, <12
	SUB @-127, 100
	SUB #72, 270
	SUB @-207, @-120
	SUB #12, @200
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB #270, <0
	SUB 12, @10
	SUB #270, <0
	SUB #270, <0
	SLT 52, 200
	SUB 12, @1
	CMP -207, <-120
	ADD 30, 9
	SLT <0, @-80
	SLT <0, @-80
	SUB 210, 31
	JMN 0, #0
	JMN 0, #0
	JMZ @-50, 9
	ADD 30, 9
	SUB 210, 31
	SUB 310, 831
	ADD 1, 800
	SLT <0, @-80
	SUB 210, 31
	SLT <0, @-80
	SUB 310, 831
	SUB @121, 103
	SUB 210, 31
	SUB @121, 103
	SUB 12, @10
	SUB 12, @10
	SUB @0, @2
	SUB @127, 106
	SUB @121, 103
	SLT 20, @12
	SUB @121, 106
	SUB -207, <-120
	SLT <0, @0
	SUB @-127, 100
	CMP @12, @10
	SUB @121, 106
	SUB 210, 31
	DAT #210, #31
	ADD @-127, 100
	SUB 210, 31
	SUB @12, @10
	CMP -207, <-120
	ADD #270, <1
	DAT #121, #103
	SUB 210, 31
	SUB 210, 31
	ADD 30, 9
	MOV -5, <-20
	MOV -5, <-20
	MOV -7, <-20
	MOV -5, <-20
	MOV -7, <-20
	MOV -1, <-20
