
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 2)  (142 531)  (142 531)  routing T_3_33.span4_vert_2 <X> T_3_33.lc_trk_g0_2
 (6 3)  (144 530)  (144 530)  routing T_3_33.span4_vert_2 <X> T_3_33.lc_trk_g0_2
 (7 3)  (145 530)  (145 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_2 lc_trk_g0_2
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_2 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (6 11)  (144 538)  (144 538)  routing T_3_33.span12_vert_10 <X> T_3_33.lc_trk_g1_2
 (7 11)  (145 538)  (145 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (10 11)  (158 538)  (158 538)  routing T_3_33.lc_trk_g0_2 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g1_2 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (10 4)  (212 532)  (212 532)  routing T_4_33.lc_trk_g0_7 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_1 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (10 5)  (212 533)  (212 533)  routing T_4_33.lc_trk_g0_7 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (5 6)  (197 535)  (197 535)  routing T_4_33.span4_horz_r_7 <X> T_4_33.lc_trk_g0_7
 (7 6)  (199 535)  (199 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (200 534)  (200 534)  routing T_4_33.span4_horz_r_7 <X> T_4_33.lc_trk_g0_7
 (4 8)  (196 536)  (196 536)  routing T_4_33.span4_vert_8 <X> T_4_33.lc_trk_g1_0
 (5 8)  (197 536)  (197 536)  routing T_4_33.span4_horz_r_9 <X> T_4_33.lc_trk_g1_1
 (7 8)  (199 536)  (199 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (200 536)  (200 536)  routing T_4_33.span4_horz_r_9 <X> T_4_33.lc_trk_g1_1
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (4 9)  (196 537)  (196 537)  routing T_4_33.span4_vert_8 <X> T_4_33.lc_trk_g1_0
 (6 9)  (198 537)  (198 537)  routing T_4_33.span4_vert_8 <X> T_4_33.lc_trk_g1_0
 (7 9)  (199 537)  (199 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (212 539)  (212 539)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (213 539)  (213 539)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (214 539)  (214 539)  routing T_4_33.lc_trk_g1_0 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (197 540)  (197 540)  routing T_4_33.span4_horz_r_5 <X> T_4_33.lc_trk_g1_5
 (7 12)  (199 540)  (199 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (200 541)  (200 541)  routing T_4_33.span4_horz_r_5 <X> T_4_33.lc_trk_g1_5
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (4 2)  (250 531)  (250 531)  routing T_5_33.span4_horz_r_10 <X> T_5_33.lc_trk_g0_2
 (17 2)  (239 531)  (239 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (5 3)  (251 530)  (251 530)  routing T_5_33.span4_horz_r_10 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (11 4)  (267 532)  (267 532)  routing T_5_33.lc_trk_g1_0 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (11 5)  (267 533)  (267 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (239 533)  (239 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (4 8)  (250 536)  (250 536)  routing T_5_33.span4_vert_8 <X> T_5_33.lc_trk_g1_0
 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0

 (4 9)  (250 537)  (250 537)  routing T_5_33.span4_vert_8 <X> T_5_33.lc_trk_g1_0
 (6 9)  (252 537)  (252 537)  routing T_5_33.span4_vert_8 <X> T_5_33.lc_trk_g1_0
 (7 9)  (253 537)  (253 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0


IO_Tile_6_33

 (4 0)  (304 528)  (304 528)  routing T_6_33.span4_vert_0 <X> T_6_33.lc_trk_g0_0
 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (6 1)  (306 529)  (306 529)  routing T_6_33.span4_vert_0 <X> T_6_33.lc_trk_g0_0
 (7 1)  (307 529)  (307 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 1)  (293 529)  (293 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (5 2)  (305 531)  (305 531)  routing T_6_33.span4_vert_19 <X> T_6_33.lc_trk_g0_3
 (6 2)  (306 531)  (306 531)  routing T_6_33.span4_vert_19 <X> T_6_33.lc_trk_g0_3
 (7 2)  (307 531)  (307 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (11 2)  (321 531)  (321 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (12 2)  (322 531)  (322 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (12 4)  (322 532)  (322 532)  routing T_6_33.lc_trk_g1_1 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (10 5)  (320 533)  (320 533)  routing T_6_33.lc_trk_g0_3 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (321 533)  (321 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (5 8)  (305 536)  (305 536)  routing T_6_33.span4_horz_r_9 <X> T_6_33.lc_trk_g1_1
 (7 8)  (307 536)  (307 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (308 536)  (308 536)  routing T_6_33.span4_horz_r_9 <X> T_6_33.lc_trk_g1_1
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (293 537)  (293 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (12 10)  (322 539)  (322 539)  routing T_6_33.lc_trk_g1_2 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (6 11)  (306 538)  (306 538)  routing T_6_33.span12_vert_10 <X> T_6_33.lc_trk_g1_2
 (7 11)  (307 538)  (307 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (11 11)  (321 538)  (321 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (322 538)  (322 538)  routing T_6_33.lc_trk_g1_2 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (17 14)  (293 543)  (293 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 1)  (347 529)  (347 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (11 2)  (375 531)  (375 531)  routing T_7_33.span4_vert_7 <X> T_7_33.span4_horz_l_13
 (12 2)  (376 531)  (376 531)  routing T_7_33.span4_vert_7 <X> T_7_33.span4_horz_l_13
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (10 4)  (374 532)  (374 532)  routing T_7_33.lc_trk_g1_4 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (375 532)  (375 532)  routing T_7_33.lc_trk_g1_4 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_5 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g1_5 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (347 532)  (347 532)  IOB_0 IO Functioning bit
 (11 5)  (375 533)  (375 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (347 533)  (347 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (11 6)  (375 535)  (375 535)  routing T_7_33.span4_vert_13 <X> T_7_33.span4_horz_l_14
 (12 6)  (376 535)  (376 535)  routing T_7_33.span4_vert_13 <X> T_7_33.span4_horz_l_14
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (4 10)  (358 539)  (358 539)  routing T_7_33.span4_vert_10 <X> T_7_33.lc_trk_g1_2
 (12 10)  (376 539)  (376 539)  routing T_7_33.lc_trk_g1_2 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (4 11)  (358 538)  (358 538)  routing T_7_33.span4_vert_10 <X> T_7_33.lc_trk_g1_2
 (6 11)  (360 538)  (360 538)  routing T_7_33.span4_vert_10 <X> T_7_33.lc_trk_g1_2
 (7 11)  (361 538)  (361 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g1_2 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (359 540)  (359 540)  routing T_7_33.span4_horz_r_5 <X> T_7_33.lc_trk_g1_5
 (7 12)  (361 540)  (361 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (11 12)  (375 540)  (375 540)  routing T_7_33.span4_vert_19 <X> T_7_33.span4_horz_l_15
 (12 12)  (376 540)  (376 540)  routing T_7_33.span4_vert_19 <X> T_7_33.span4_horz_l_15
 (4 13)  (358 541)  (358 541)  routing T_7_33.span4_horz_r_4 <X> T_7_33.lc_trk_g1_4
 (5 13)  (359 541)  (359 541)  routing T_7_33.span4_horz_r_4 <X> T_7_33.lc_trk_g1_4
 (7 13)  (361 541)  (361 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (8 13)  (362 541)  (362 541)  routing T_7_33.span4_horz_r_5 <X> T_7_33.lc_trk_g1_5
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (11 2)  (429 531)  (429 531)  routing T_8_33.span4_horz_r_1 <X> T_8_33.span4_horz_l_13
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g0_6 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g0_6 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (4 7)  (412 534)  (412 534)  routing T_8_33.span4_horz_r_6 <X> T_8_33.lc_trk_g0_6
 (5 7)  (413 534)  (413 534)  routing T_8_33.span4_horz_r_6 <X> T_8_33.lc_trk_g0_6
 (7 7)  (415 534)  (415 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_2 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (6 11)  (414 538)  (414 538)  routing T_8_33.span12_vert_10 <X> T_8_33.lc_trk_g1_2
 (7 11)  (415 538)  (415 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g1_2 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (11 0)  (525 528)  (525 528)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_l_12
 (12 0)  (526 528)  (526 528)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_l_12
 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (11 2)  (525 531)  (525 531)  routing T_10_33.span4_vert_7 <X> T_10_33.span4_horz_l_13
 (12 2)  (526 531)  (526 531)  routing T_10_33.span4_vert_7 <X> T_10_33.span4_horz_l_13
 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (11 6)  (579 535)  (579 535)  routing T_11_33.span4_vert_13 <X> T_11_33.span4_horz_l_14
 (12 6)  (580 535)  (580 535)  routing T_11_33.span4_vert_13 <X> T_11_33.span4_horz_l_14


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (11 2)  (633 531)  (633 531)  routing T_12_33.span4_vert_7 <X> T_12_33.span4_horz_l_13
 (12 2)  (634 531)  (634 531)  routing T_12_33.span4_vert_7 <X> T_12_33.span4_horz_l_13
 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 2)  (735 531)  (735 531)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_5

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 4)  (735 532)  (735 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_8

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 2)  (788 531)  (788 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_4

 (3 3)  (789 530)  (789 530)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_3

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (3 5)  (789 533)  (789 533)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_6

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 0)  (843 528)  (843 528)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_2

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (3 3)  (955 530)  (955 530)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_3

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (16 8)  (986 536)  (986 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (1005 537)  (1005 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (16 9)  (986 537)  (986 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (987 537)  (987 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (1 11)  (1007 538)  (1007 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (13 13)  (1017 541)  (1017 541)  routing T_19_33.span4_vert_19 <X> T_19_33.span4_horz_r_3
 (14 13)  (1018 541)  (1018 541)  routing T_19_33.span4_vert_19 <X> T_19_33.span4_horz_r_3
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 2)  (1053 531)  (1053 531)  routing T_20_33.span4_vert_35 <X> T_20_33.lc_trk_g0_3
 (6 2)  (1054 531)  (1054 531)  routing T_20_33.span4_vert_35 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1056 531)  (1056 531)  routing T_20_33.span4_vert_35 <X> T_20_33.lc_trk_g0_3
 (17 2)  (1041 531)  (1041 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (10 4)  (1068 532)  (1068 532)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1069 532)  (1069 532)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_4 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (1072 532)  (1072 532)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.fabout
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 fabout
 (17 4)  (1041 532)  (1041 532)  IOB_0 IO Functioning bit
 (4 5)  (1052 533)  (1052 533)  routing T_20_33.span4_vert_28 <X> T_20_33.lc_trk_g0_4
 (5 5)  (1053 533)  (1053 533)  routing T_20_33.span4_vert_28 <X> T_20_33.lc_trk_g0_4
 (6 5)  (1054 533)  (1054 533)  routing T_20_33.span4_vert_28 <X> T_20_33.lc_trk_g0_4
 (7 5)  (1055 533)  (1055 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_28 lc_trk_g0_4
 (10 5)  (1068 533)  (1068 533)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1069 533)  (1069 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1072 533)  (1072 533)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.fabout
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (3 9)  (1063 537)  (1063 537)  IO control bit: BIOUP_IE_0

 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (6 11)  (1054 538)  (1054 538)  routing T_20_33.span12_vert_10 <X> T_20_33.lc_trk_g1_2
 (7 11)  (1055 538)  (1055 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (4 14)  (1052 543)  (1052 543)  routing T_20_33.span4_vert_6 <X> T_20_33.lc_trk_g1_6
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (6 15)  (1054 542)  (1054 542)  routing T_20_33.span4_vert_6 <X> T_20_33.lc_trk_g1_6
 (7 15)  (1055 542)  (1055 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_6 lc_trk_g1_6


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0

 (11 7)  (1231 534)  (1231 534)  routing T_23_33.span4_horz_l_14 <X> T_23_33.span4_vert_37
 (14 7)  (1234 534)  (1234 534)  routing T_23_33.span4_horz_l_14 <X> T_23_33.span4_horz_r_2
 (14 13)  (1234 541)  (1234 541)  routing T_23_33.span4_horz_l_15 <X> T_23_33.span4_horz_r_3


IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (13 7)  (1287 534)  (1287 534)  routing T_24_33.span4_vert_37 <X> T_24_33.span4_horz_r_2


IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 2)  (1311 531)  (1311 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (13 7)  (1341 534)  (1341 534)  routing T_25_33.span4_vert_13 <X> T_25_33.span4_horz_r_2
 (14 7)  (1342 534)  (1342 534)  routing T_25_33.span4_vert_13 <X> T_25_33.span4_horz_r_2
 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (5 3)  (1365 530)  (1365 530)  routing T_26_33.span4_vert_18 <X> T_26_33.lc_trk_g0_2
 (6 3)  (1366 530)  (1366 530)  routing T_26_33.span4_vert_18 <X> T_26_33.lc_trk_g0_2
 (7 3)  (1367 530)  (1367 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (0 9)  (1371 537)  (1371 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (10 11)  (1380 538)  (1380 538)  routing T_26_33.lc_trk_g0_2 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit
 (4 15)  (1364 542)  (1364 542)  routing T_26_33.span4_horz_r_6 <X> T_26_33.lc_trk_g1_6
 (5 15)  (1365 542)  (1365 542)  routing T_26_33.span4_horz_r_6 <X> T_26_33.lc_trk_g1_6
 (7 15)  (1367 542)  (1367 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (13 1)  (1437 529)  (1437 529)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_r_0
 (14 1)  (1438 529)  (1438 529)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_r_0
 (5 2)  (1419 531)  (1419 531)  routing T_27_33.span4_vert_19 <X> T_27_33.lc_trk_g0_3
 (6 2)  (1420 531)  (1420 531)  routing T_27_33.span4_vert_19 <X> T_27_33.lc_trk_g0_3
 (7 2)  (1421 531)  (1421 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_6 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (10 5)  (1434 533)  (1434 533)  routing T_27_33.lc_trk_g0_3 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_6 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (4 6)  (1418 535)  (1418 535)  routing T_27_33.span4_horz_r_14 <X> T_27_33.lc_trk_g0_6
 (14 6)  (1438 535)  (1438 535)  routing T_27_33.span4_horz_l_14 <X> T_27_33.span4_vert_13
 (5 7)  (1419 534)  (1419 534)  routing T_27_33.span4_horz_r_14 <X> T_27_33.lc_trk_g0_6
 (7 7)  (1421 534)  (1421 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (14 13)  (1438 541)  (1438 541)  routing T_27_33.span4_horz_l_15 <X> T_27_33.span4_horz_r_3


IO_Tile_28_33

 (4 0)  (1472 528)  (1472 528)  routing T_28_33.span4_vert_40 <X> T_28_33.lc_trk_g0_0
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (4 1)  (1472 529)  (1472 529)  routing T_28_33.span4_vert_40 <X> T_28_33.lc_trk_g0_0
 (5 1)  (1473 529)  (1473 529)  routing T_28_33.span4_vert_40 <X> T_28_33.lc_trk_g0_0
 (6 1)  (1474 529)  (1474 529)  routing T_28_33.span4_vert_40 <X> T_28_33.lc_trk_g0_0
 (7 1)  (1475 529)  (1475 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1476 531)  (1476 531)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (8 3)  (1476 530)  (1476 530)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (13 7)  (1491 534)  (1491 534)  routing T_28_33.span4_vert_13 <X> T_28_33.span4_horz_r_2
 (14 7)  (1492 534)  (1492 534)  routing T_28_33.span4_vert_13 <X> T_28_33.span4_horz_r_2
 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (5 0)  (1527 528)  (1527 528)  routing T_29_33.span4_vert_41 <X> T_29_33.lc_trk_g0_1
 (6 0)  (1528 528)  (1528 528)  routing T_29_33.span4_vert_41 <X> T_29_33.lc_trk_g0_1
 (7 0)  (1529 528)  (1529 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (1530 528)  (1530 528)  routing T_29_33.span4_vert_41 <X> T_29_33.lc_trk_g0_1
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (8 1)  (1530 529)  (1530 529)  routing T_29_33.span4_vert_41 <X> T_29_33.lc_trk_g0_1
 (5 2)  (1527 531)  (1527 531)  routing T_29_33.span4_vert_19 <X> T_29_33.lc_trk_g0_3
 (6 2)  (1528 531)  (1528 531)  routing T_29_33.span4_vert_19 <X> T_29_33.lc_trk_g0_3
 (7 2)  (1529 531)  (1529 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (10 5)  (1542 533)  (1542 533)  routing T_29_33.lc_trk_g0_3 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1515 533)  (1515 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (4 6)  (1526 535)  (1526 535)  routing T_29_33.span4_vert_14 <X> T_29_33.lc_trk_g0_6
 (4 7)  (1526 534)  (1526 534)  routing T_29_33.span4_vert_14 <X> T_29_33.lc_trk_g0_6
 (6 7)  (1528 534)  (1528 534)  routing T_29_33.span4_vert_14 <X> T_29_33.lc_trk_g0_6
 (7 7)  (1529 534)  (1529 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_14 lc_trk_g0_6
 (3 9)  (1537 537)  (1537 537)  IO control bit: IOUP_IE_0

 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1542 539)  (1542 539)  routing T_29_33.lc_trk_g0_6 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (10 11)  (1542 538)  (1542 538)  routing T_29_33.lc_trk_g0_6 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (5 14)  (1527 543)  (1527 543)  routing T_29_33.span4_vert_39 <X> T_29_33.lc_trk_g1_7
 (6 14)  (1528 543)  (1528 543)  routing T_29_33.span4_vert_39 <X> T_29_33.lc_trk_g1_7
 (7 14)  (1529 543)  (1529 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_39 lc_trk_g1_7
 (8 14)  (1530 543)  (1530 543)  routing T_29_33.span4_vert_39 <X> T_29_33.lc_trk_g1_7
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (5 0)  (1581 528)  (1581 528)  routing T_30_33.span4_vert_17 <X> T_30_33.lc_trk_g0_1
 (6 0)  (1582 528)  (1582 528)  routing T_30_33.span4_vert_17 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (13 1)  (1599 529)  (1599 529)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_r_0
 (14 1)  (1600 529)  (1600 529)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_r_0
 (5 3)  (1581 530)  (1581 530)  routing T_30_33.span4_vert_18 <X> T_30_33.lc_trk_g0_2
 (6 3)  (1582 530)  (1582 530)  routing T_30_33.span4_vert_18 <X> T_30_33.lc_trk_g0_2
 (7 3)  (1583 530)  (1583 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (12 4)  (1598 532)  (1598 532)  routing T_30_33.lc_trk_g1_7 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1599 532)  (1599 532)  routing T_30_33.lc_trk_g1_7 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1569 532)  (1569 532)  IOB_0 IO Functioning bit
 (11 5)  (1597 533)  (1597 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1598 533)  (1598 533)  routing T_30_33.lc_trk_g1_7 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (16 8)  (1568 536)  (1568 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (10 11)  (1596 538)  (1596 538)  routing T_30_33.lc_trk_g0_2 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1580 540)  (1580 540)  routing T_30_33.span4_horz_r_12 <X> T_30_33.lc_trk_g1_4
 (5 13)  (1581 541)  (1581 541)  routing T_30_33.span4_horz_r_12 <X> T_30_33.lc_trk_g1_4
 (7 13)  (1583 541)  (1583 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (5 14)  (1581 543)  (1581 543)  routing T_30_33.span4_horz_r_15 <X> T_30_33.lc_trk_g1_7
 (7 14)  (1583 543)  (1583 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1584 543)  (1584 543)  routing T_30_33.span4_horz_r_15 <X> T_30_33.lc_trk_g1_7
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (4 4)  (1634 532)  (1634 532)  routing T_31_33.span4_vert_12 <X> T_31_33.lc_trk_g0_4
 (10 4)  (1650 532)  (1650 532)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1651 532)  (1651 532)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g0_4 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1623 532)  (1623 532)  IOB_0 IO Functioning bit
 (4 5)  (1634 533)  (1634 533)  routing T_31_33.span4_vert_12 <X> T_31_33.lc_trk_g0_4
 (6 5)  (1636 533)  (1636 533)  routing T_31_33.span4_vert_12 <X> T_31_33.lc_trk_g0_4
 (7 5)  (1637 533)  (1637 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
 (11 5)  (1651 533)  (1651 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (17 9)  (1623 537)  (1623 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (6 10)  (1636 539)  (1636 539)  routing T_31_33.span4_vert_3 <X> T_31_33.lc_trk_g1_3
 (7 10)  (1637 539)  (1637 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_3 lc_trk_g1_3
 (8 10)  (1638 539)  (1638 539)  routing T_31_33.span4_vert_3 <X> T_31_33.lc_trk_g1_3
 (11 10)  (1651 539)  (1651 539)  routing T_31_33.lc_trk_g1_3 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (10 11)  (1650 538)  (1650 538)  routing T_31_33.lc_trk_g1_3 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1651 538)  (1651 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1634 541)  (1634 541)  routing T_31_33.span4_horz_r_4 <X> T_31_33.lc_trk_g1_4
 (5 13)  (1635 541)  (1635 541)  routing T_31_33.span4_horz_r_4 <X> T_31_33.lc_trk_g1_4
 (7 13)  (1637 541)  (1637 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (4 14)  (1634 543)  (1634 543)  routing T_31_33.span4_horz_r_14 <X> T_31_33.lc_trk_g1_6
 (17 14)  (1623 543)  (1623 543)  IOB_1 IO Functioning bit
 (5 15)  (1635 542)  (1635 542)  routing T_31_33.span4_horz_r_14 <X> T_31_33.lc_trk_g1_6
 (7 15)  (1637 542)  (1637 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_10_32

 (19 7)  (511 519)  (511 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_16_32

 (3 4)  (819 516)  (819 516)  routing T_16_32.sp12_v_b_0 <X> T_16_32.sp12_h_r_0
 (3 5)  (819 517)  (819 517)  routing T_16_32.sp12_v_b_0 <X> T_16_32.sp12_h_r_0


LogicTile_23_32

 (6 4)  (1204 516)  (1204 516)  routing T_23_32.sp4_v_t_37 <X> T_23_32.sp4_v_b_3
 (5 5)  (1203 517)  (1203 517)  routing T_23_32.sp4_v_t_37 <X> T_23_32.sp4_v_b_3
 (3 12)  (1201 524)  (1201 524)  routing T_23_32.sp12_v_b_1 <X> T_23_32.sp12_h_r_1
 (3 13)  (1201 525)  (1201 525)  routing T_23_32.sp12_v_b_1 <X> T_23_32.sp12_h_r_1


LogicTile_24_32

 (4 2)  (1256 514)  (1256 514)  routing T_24_32.sp4_v_b_0 <X> T_24_32.sp4_v_t_37


LogicTile_26_32

 (2 12)  (1350 524)  (1350 524)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 14)  (1367 526)  (1367 526)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_27_32

 (19 1)  (1421 513)  (1421 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_28_32

 (11 6)  (1467 518)  (1467 518)  routing T_28_32.sp4_v_b_2 <X> T_28_32.sp4_v_t_40
 (12 7)  (1468 519)  (1468 519)  routing T_28_32.sp4_v_b_2 <X> T_28_32.sp4_v_t_40


LogicTile_29_32

 (12 3)  (1522 515)  (1522 515)  routing T_29_32.sp4_h_l_39 <X> T_29_32.sp4_v_t_39
 (10 7)  (1520 519)  (1520 519)  routing T_29_32.sp4_h_l_46 <X> T_29_32.sp4_v_t_41


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_h_r_0 <X> T_7_31.sp12_v_b_0
 (3 1)  (345 497)  (345 497)  routing T_7_31.sp12_h_r_0 <X> T_7_31.sp12_v_b_0


LogicTile_12_31

 (3 0)  (603 496)  (603 496)  routing T_12_31.sp12_h_r_0 <X> T_12_31.sp12_v_b_0
 (3 1)  (603 497)  (603 497)  routing T_12_31.sp12_h_r_0 <X> T_12_31.sp12_v_b_0


LogicTile_16_31

 (3 12)  (819 508)  (819 508)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1
 (3 13)  (819 509)  (819 509)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1


LogicTile_17_31

 (8 1)  (882 497)  (882 497)  routing T_17_31.sp4_h_r_1 <X> T_17_31.sp4_v_b_1


LogicTile_18_31

 (19 13)  (947 509)  (947 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_31

 (3 0)  (985 496)  (985 496)  routing T_19_31.sp12_v_t_23 <X> T_19_31.sp12_v_b_0
 (3 2)  (985 498)  (985 498)  routing T_19_31.sp12_v_t_23 <X> T_19_31.sp12_h_l_23


LogicTile_20_31

 (9 7)  (1045 503)  (1045 503)  routing T_20_31.sp4_v_b_8 <X> T_20_31.sp4_v_t_41
 (10 7)  (1046 503)  (1046 503)  routing T_20_31.sp4_v_b_8 <X> T_20_31.sp4_v_t_41
 (11 14)  (1047 510)  (1047 510)  routing T_20_31.sp4_v_b_3 <X> T_20_31.sp4_v_t_46
 (13 14)  (1049 510)  (1049 510)  routing T_20_31.sp4_v_b_3 <X> T_20_31.sp4_v_t_46


LogicTile_24_31

 (19 0)  (1271 496)  (1271 496)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 2)  (1255 498)  (1255 498)  routing T_24_31.sp12_h_r_0 <X> T_24_31.sp12_h_l_23
 (3 3)  (1255 499)  (1255 499)  routing T_24_31.sp12_h_r_0 <X> T_24_31.sp12_h_l_23


RAM_Tile_25_31

 (8 8)  (1314 504)  (1314 504)  routing T_25_31.sp4_v_b_7 <X> T_25_31.sp4_h_r_7
 (9 8)  (1315 504)  (1315 504)  routing T_25_31.sp4_v_b_7 <X> T_25_31.sp4_h_r_7


LogicTile_27_31

 (2 14)  (1404 510)  (1404 510)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_31

 (3 4)  (1459 500)  (1459 500)  routing T_28_31.sp12_v_b_0 <X> T_28_31.sp12_h_r_0
 (3 5)  (1459 501)  (1459 501)  routing T_28_31.sp12_v_b_0 <X> T_28_31.sp12_h_r_0


LogicTile_29_31

 (4 5)  (1514 501)  (1514 501)  routing T_29_31.sp4_h_l_42 <X> T_29_31.sp4_h_r_3
 (6 5)  (1516 501)  (1516 501)  routing T_29_31.sp4_h_l_42 <X> T_29_31.sp4_h_r_3


LogicTile_30_31

 (9 0)  (1573 496)  (1573 496)  routing T_30_31.sp4_h_l_47 <X> T_30_31.sp4_h_r_1
 (10 0)  (1574 496)  (1574 496)  routing T_30_31.sp4_h_l_47 <X> T_30_31.sp4_h_r_1
 (3 2)  (1567 498)  (1567 498)  routing T_30_31.sp12_v_t_23 <X> T_30_31.sp12_h_l_23


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 497)  (1739 497)  routing T_33_31.span4_horz_25 <X> T_33_31.span4_vert_b_0
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (11 4)  (1737 500)  (1737 500)  routing T_33_31.lc_trk_g1_0 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 500)  (1743 500)  IOB_0 IO Functioning bit
 (11 5)  (1737 501)  (1737 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 501)  (1743 501)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 502)  (1730 502)  routing T_33_31.span4_horz_38 <X> T_33_31.lc_trk_g0_6
 (5 7)  (1731 503)  (1731 503)  routing T_33_31.span4_horz_38 <X> T_33_31.lc_trk_g0_6
 (6 7)  (1732 503)  (1732 503)  routing T_33_31.span4_horz_38 <X> T_33_31.lc_trk_g0_6
 (7 7)  (1733 503)  (1733 503)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_38 lc_trk_g0_6
 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0

 (6 9)  (1732 505)  (1732 505)  routing T_33_31.span12_horz_8 <X> T_33_31.lc_trk_g1_0
 (7 9)  (1733 505)  (1733 505)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0


IO_Tile_0_30

 (6 0)  (11 480)  (11 480)  routing T_0_30.span4_horz_9 <X> T_0_30.lc_trk_g0_1
 (7 0)  (10 480)  (10 480)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (9 480)  (9 480)  routing T_0_30.span4_horz_9 <X> T_0_30.lc_trk_g0_1
 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 481)  (9 481)  routing T_0_30.span4_horz_9 <X> T_0_30.lc_trk_g0_1
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (10 4)  (7 484)  (7 484)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_3 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (10 5)  (7 485)  (7 485)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 485)  (6 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g1_3 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (6 6)  (11 486)  (11 486)  routing T_0_30.span12_horz_15 <X> T_0_30.lc_trk_g0_7
 (7 6)  (10 486)  (10 486)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (6 10)  (11 490)  (11 490)  routing T_0_30.span12_horz_19 <X> T_0_30.lc_trk_g1_3
 (7 10)  (10 490)  (10 490)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_19 lc_trk_g1_3
 (10 10)  (7 490)  (7 490)  routing T_0_30.lc_trk_g1_5 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 490)  (6 490)  routing T_0_30.lc_trk_g1_5 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (8 11)  (9 491)  (9 491)  routing T_0_30.span12_horz_19 <X> T_0_30.lc_trk_g1_3
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (11 492)  (11 492)  routing T_0_30.span4_horz_5 <X> T_0_30.lc_trk_g1_5
 (7 12)  (10 492)  (10 492)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_5 lc_trk_g1_5
 (8 12)  (9 492)  (9 492)  routing T_0_30.span4_horz_5 <X> T_0_30.lc_trk_g1_5
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 1)  (75 481)  (75 481)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_v_b_0


LogicTile_3_30

 (3 3)  (129 483)  (129 483)  routing T_3_30.sp12_v_b_0 <X> T_3_30.sp12_h_l_23


LogicTile_4_30

 (3 1)  (183 481)  (183 481)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_v_b_0
 (13 7)  (193 487)  (193 487)  routing T_4_30.sp4_v_b_0 <X> T_4_30.sp4_h_l_40
 (5 14)  (185 494)  (185 494)  routing T_4_30.sp4_v_b_9 <X> T_4_30.sp4_h_l_44


LogicTile_5_30

 (3 3)  (237 483)  (237 483)  routing T_5_30.sp12_v_b_0 <X> T_5_30.sp12_h_l_23


LogicTile_6_30

 (4 10)  (292 490)  (292 490)  routing T_6_30.sp4_h_r_6 <X> T_6_30.sp4_v_t_43
 (5 11)  (293 491)  (293 491)  routing T_6_30.sp4_h_r_6 <X> T_6_30.sp4_v_t_43


LogicTile_7_30

 (4 2)  (346 482)  (346 482)  routing T_7_30.sp4_h_r_0 <X> T_7_30.sp4_v_t_37
 (5 3)  (347 483)  (347 483)  routing T_7_30.sp4_h_r_0 <X> T_7_30.sp4_v_t_37
 (4 10)  (346 490)  (346 490)  routing T_7_30.sp4_v_b_6 <X> T_7_30.sp4_v_t_43


LogicTile_10_30

 (4 11)  (496 491)  (496 491)  routing T_10_30.sp4_v_b_1 <X> T_10_30.sp4_h_l_43


LogicTile_11_30

 (4 2)  (550 482)  (550 482)  routing T_11_30.sp4_v_b_0 <X> T_11_30.sp4_v_t_37
 (4 3)  (550 483)  (550 483)  routing T_11_30.sp4_v_b_7 <X> T_11_30.sp4_h_l_37


LogicTile_14_30

 (3 0)  (711 480)  (711 480)  routing T_14_30.sp12_h_r_0 <X> T_14_30.sp12_v_b_0
 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_r_0 <X> T_14_30.sp12_v_b_0


LogicTile_16_30

 (3 4)  (819 484)  (819 484)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_h_r_0
 (3 5)  (819 485)  (819 485)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_h_r_0
 (3 12)  (819 492)  (819 492)  routing T_16_30.sp12_v_b_1 <X> T_16_30.sp12_h_r_1
 (3 13)  (819 493)  (819 493)  routing T_16_30.sp12_v_b_1 <X> T_16_30.sp12_h_r_1


LogicTile_19_30

 (6 8)  (988 488)  (988 488)  routing T_19_30.sp4_h_r_1 <X> T_19_30.sp4_v_b_6
 (4 10)  (986 490)  (986 490)  routing T_19_30.sp4_v_b_10 <X> T_19_30.sp4_v_t_43
 (6 10)  (988 490)  (988 490)  routing T_19_30.sp4_v_b_10 <X> T_19_30.sp4_v_t_43


LogicTile_20_30

 (19 13)  (1055 493)  (1055 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_30

 (2 4)  (1146 484)  (1146 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_25_30

 (6 2)  (1312 482)  (1312 482)  routing T_25_30.sp4_h_l_42 <X> T_25_30.sp4_v_t_37
 (19 7)  (1325 487)  (1325 487)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_t_7


LogicTile_26_30

 (3 2)  (1351 482)  (1351 482)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_h_l_23
 (3 3)  (1351 483)  (1351 483)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_h_l_23
 (9 11)  (1357 491)  (1357 491)  routing T_26_30.sp4_v_b_11 <X> T_26_30.sp4_v_t_42
 (10 11)  (1358 491)  (1358 491)  routing T_26_30.sp4_v_b_11 <X> T_26_30.sp4_v_t_42


LogicTile_27_30

 (4 0)  (1406 480)  (1406 480)  routing T_27_30.sp4_v_t_37 <X> T_27_30.sp4_v_b_0
 (12 8)  (1414 488)  (1414 488)  routing T_27_30.sp4_v_b_2 <X> T_27_30.sp4_h_r_8
 (11 9)  (1413 489)  (1413 489)  routing T_27_30.sp4_v_b_2 <X> T_27_30.sp4_h_r_8
 (13 9)  (1415 489)  (1415 489)  routing T_27_30.sp4_v_b_2 <X> T_27_30.sp4_h_r_8
 (4 10)  (1406 490)  (1406 490)  routing T_27_30.sp4_v_b_10 <X> T_27_30.sp4_v_t_43
 (6 10)  (1408 490)  (1408 490)  routing T_27_30.sp4_v_b_10 <X> T_27_30.sp4_v_t_43


LogicTile_28_30

 (4 2)  (1460 482)  (1460 482)  routing T_28_30.sp4_v_b_4 <X> T_28_30.sp4_v_t_37
 (6 2)  (1462 482)  (1462 482)  routing T_28_30.sp4_v_b_4 <X> T_28_30.sp4_v_t_37
 (3 13)  (1459 493)  (1459 493)  routing T_28_30.sp12_h_l_22 <X> T_28_30.sp12_h_r_1


LogicTile_29_30

 (12 0)  (1522 480)  (1522 480)  routing T_29_30.sp4_v_b_2 <X> T_29_30.sp4_h_r_2
 (11 1)  (1521 481)  (1521 481)  routing T_29_30.sp4_v_b_2 <X> T_29_30.sp4_h_r_2
 (6 6)  (1516 486)  (1516 486)  routing T_29_30.sp4_v_b_0 <X> T_29_30.sp4_v_t_38
 (5 7)  (1515 487)  (1515 487)  routing T_29_30.sp4_v_b_0 <X> T_29_30.sp4_v_t_38
 (6 10)  (1516 490)  (1516 490)  routing T_29_30.sp4_v_b_3 <X> T_29_30.sp4_v_t_43
 (5 11)  (1515 491)  (1515 491)  routing T_29_30.sp4_v_b_3 <X> T_29_30.sp4_v_t_43


LogicTile_30_30

 (9 7)  (1573 487)  (1573 487)  routing T_30_30.sp4_v_b_8 <X> T_30_30.sp4_v_t_41
 (10 7)  (1574 487)  (1574 487)  routing T_30_30.sp4_v_b_8 <X> T_30_30.sp4_v_t_41
 (9 11)  (1573 491)  (1573 491)  routing T_30_30.sp4_v_b_11 <X> T_30_30.sp4_v_t_42
 (10 11)  (1574 491)  (1574 491)  routing T_30_30.sp4_v_b_11 <X> T_30_30.sp4_v_t_42


LogicTile_31_30

 (10 3)  (1628 483)  (1628 483)  routing T_31_30.sp4_h_l_45 <X> T_31_30.sp4_v_t_36


LogicTile_32_30

 (3 2)  (1675 482)  (1675 482)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23
 (3 3)  (1675 483)  (1675 483)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23


IO_Tile_33_30

 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (1731 482)  (1731 482)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g0_3
 (7 2)  (1733 482)  (1733 482)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 482)  (1734 482)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g0_3
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (12 4)  (1738 484)  (1738 484)  routing T_33_30.lc_trk_g1_1 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 484)  (1743 484)  IOB_0 IO Functioning bit
 (10 5)  (1736 485)  (1736 485)  routing T_33_30.lc_trk_g0_3 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 485)  (1737 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 488)  (1732 488)  routing T_33_30.span12_horz_9 <X> T_33_30.lc_trk_g1_1
 (7 8)  (1733 488)  (1733 488)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 489)  (1743 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 490)  (1736 490)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 490)  (1737 490)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 490)  (1738 490)  routing T_33_30.lc_trk_g1_4 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 490)  (1739 490)  routing T_33_30.lc_trk_g1_4 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (10 11)  (1736 491)  (1736 491)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 491)  (1737 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 493)  (1730 493)  routing T_33_30.span4_vert_b_4 <X> T_33_30.lc_trk_g1_4
 (5 13)  (1731 493)  (1731 493)  routing T_33_30.span4_vert_b_4 <X> T_33_30.lc_trk_g1_4
 (7 13)  (1733 493)  (1733 493)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (5 14)  (1731 494)  (1731 494)  routing T_33_30.span4_horz_39 <X> T_33_30.lc_trk_g1_7
 (6 14)  (1732 494)  (1732 494)  routing T_33_30.span4_horz_39 <X> T_33_30.lc_trk_g1_7
 (7 14)  (1733 494)  (1733 494)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 494)  (1734 494)  routing T_33_30.span4_horz_39 <X> T_33_30.lc_trk_g1_7
 (17 14)  (1743 494)  (1743 494)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_3_29

 (13 2)  (139 466)  (139 466)  routing T_3_29.sp4_h_r_2 <X> T_3_29.sp4_v_t_39
 (12 3)  (138 467)  (138 467)  routing T_3_29.sp4_h_r_2 <X> T_3_29.sp4_v_t_39


LogicTile_4_29

 (3 0)  (183 464)  (183 464)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_v_b_0
 (3 4)  (183 468)  (183 468)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_h_r_0
 (19 9)  (199 473)  (199 473)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (13 10)  (193 474)  (193 474)  routing T_4_29.sp4_h_r_8 <X> T_4_29.sp4_v_t_45
 (12 11)  (192 475)  (192 475)  routing T_4_29.sp4_h_r_8 <X> T_4_29.sp4_v_t_45


LogicTile_5_29

 (3 0)  (237 464)  (237 464)  routing T_5_29.sp12_v_t_23 <X> T_5_29.sp12_v_b_0
 (3 4)  (237 468)  (237 468)  routing T_5_29.sp12_v_t_23 <X> T_5_29.sp12_h_r_0
 (13 10)  (247 474)  (247 474)  routing T_5_29.sp4_h_r_8 <X> T_5_29.sp4_v_t_45
 (12 11)  (246 475)  (246 475)  routing T_5_29.sp4_h_r_8 <X> T_5_29.sp4_v_t_45


LogicTile_6_29

 (6 2)  (294 466)  (294 466)  routing T_6_29.sp4_v_b_9 <X> T_6_29.sp4_v_t_37
 (5 3)  (293 467)  (293 467)  routing T_6_29.sp4_v_b_9 <X> T_6_29.sp4_v_t_37
 (8 11)  (296 475)  (296 475)  routing T_6_29.sp4_h_r_1 <X> T_6_29.sp4_v_t_42
 (9 11)  (297 475)  (297 475)  routing T_6_29.sp4_h_r_1 <X> T_6_29.sp4_v_t_42
 (10 11)  (298 475)  (298 475)  routing T_6_29.sp4_h_r_1 <X> T_6_29.sp4_v_t_42


LogicTile_7_29

 (3 0)  (345 464)  (345 464)  routing T_7_29.sp12_v_t_23 <X> T_7_29.sp12_v_b_0
 (12 2)  (354 466)  (354 466)  routing T_7_29.sp4_v_b_2 <X> T_7_29.sp4_h_l_39
 (9 11)  (351 475)  (351 475)  routing T_7_29.sp4_v_b_7 <X> T_7_29.sp4_v_t_42
 (9 15)  (351 479)  (351 479)  routing T_7_29.sp4_v_b_10 <X> T_7_29.sp4_v_t_47


RAM_Tile_8_29

 (11 11)  (407 475)  (407 475)  routing T_8_29.sp4_h_r_0 <X> T_8_29.sp4_h_l_45
 (13 11)  (409 475)  (409 475)  routing T_8_29.sp4_h_r_0 <X> T_8_29.sp4_h_l_45


LogicTile_9_29

 (12 10)  (450 474)  (450 474)  routing T_9_29.sp4_v_b_8 <X> T_9_29.sp4_h_l_45


LogicTile_10_29

 (8 2)  (500 466)  (500 466)  routing T_10_29.sp4_h_r_1 <X> T_10_29.sp4_h_l_36
 (9 3)  (501 467)  (501 467)  routing T_10_29.sp4_v_b_1 <X> T_10_29.sp4_v_t_36


LogicTile_12_29

 (4 3)  (604 467)  (604 467)  routing T_12_29.sp4_v_b_7 <X> T_12_29.sp4_h_l_37
 (8 11)  (608 475)  (608 475)  routing T_12_29.sp4_h_r_1 <X> T_12_29.sp4_v_t_42
 (9 11)  (609 475)  (609 475)  routing T_12_29.sp4_h_r_1 <X> T_12_29.sp4_v_t_42
 (10 11)  (610 475)  (610 475)  routing T_12_29.sp4_h_r_1 <X> T_12_29.sp4_v_t_42


LogicTile_13_29

 (8 1)  (662 465)  (662 465)  routing T_13_29.sp4_h_r_1 <X> T_13_29.sp4_v_b_1
 (2 8)  (656 472)  (656 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_29

 (8 1)  (716 465)  (716 465)  routing T_14_29.sp4_h_r_1 <X> T_14_29.sp4_v_b_1
 (8 2)  (716 466)  (716 466)  routing T_14_29.sp4_h_r_5 <X> T_14_29.sp4_h_l_36
 (10 2)  (718 466)  (718 466)  routing T_14_29.sp4_h_r_5 <X> T_14_29.sp4_h_l_36


LogicTile_15_29

 (8 5)  (770 469)  (770 469)  routing T_15_29.sp4_h_r_4 <X> T_15_29.sp4_v_b_4


LogicTile_16_29

 (3 1)  (819 465)  (819 465)  routing T_16_29.sp12_h_l_23 <X> T_16_29.sp12_v_b_0
 (9 2)  (825 466)  (825 466)  routing T_16_29.sp4_v_b_1 <X> T_16_29.sp4_h_l_36
 (4 4)  (820 468)  (820 468)  routing T_16_29.sp4_h_l_44 <X> T_16_29.sp4_v_b_3
 (6 4)  (822 468)  (822 468)  routing T_16_29.sp4_h_l_44 <X> T_16_29.sp4_v_b_3
 (5 5)  (821 469)  (821 469)  routing T_16_29.sp4_h_l_44 <X> T_16_29.sp4_v_b_3
 (5 8)  (821 472)  (821 472)  routing T_16_29.sp4_v_b_0 <X> T_16_29.sp4_h_r_6
 (11 8)  (827 472)  (827 472)  routing T_16_29.sp4_h_r_3 <X> T_16_29.sp4_v_b_8
 (4 9)  (820 473)  (820 473)  routing T_16_29.sp4_v_b_0 <X> T_16_29.sp4_h_r_6
 (6 9)  (822 473)  (822 473)  routing T_16_29.sp4_v_b_0 <X> T_16_29.sp4_h_r_6


LogicTile_17_29

 (8 2)  (882 466)  (882 466)  routing T_17_29.sp4_h_r_1 <X> T_17_29.sp4_h_l_36
 (19 15)  (893 479)  (893 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_29

 (8 2)  (936 466)  (936 466)  routing T_18_29.sp4_h_r_1 <X> T_18_29.sp4_h_l_36
 (5 5)  (933 469)  (933 469)  routing T_18_29.sp4_h_r_3 <X> T_18_29.sp4_v_b_3
 (8 5)  (936 469)  (936 469)  routing T_18_29.sp4_h_r_4 <X> T_18_29.sp4_v_b_4
 (12 6)  (940 470)  (940 470)  routing T_18_29.sp4_v_b_5 <X> T_18_29.sp4_h_l_40
 (19 13)  (947 477)  (947 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_29

 (8 6)  (990 470)  (990 470)  routing T_19_29.sp4_v_t_41 <X> T_19_29.sp4_h_l_41
 (9 6)  (991 470)  (991 470)  routing T_19_29.sp4_v_t_41 <X> T_19_29.sp4_h_l_41
 (4 13)  (986 477)  (986 477)  routing T_19_29.sp4_v_t_41 <X> T_19_29.sp4_h_r_9
 (19 13)  (1001 477)  (1001 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (1001 479)  (1001 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_29

 (5 11)  (1041 475)  (1041 475)  routing T_20_29.sp4_h_l_43 <X> T_20_29.sp4_v_t_43


LogicTile_22_29

 (8 6)  (1152 470)  (1152 470)  routing T_22_29.sp4_h_r_4 <X> T_22_29.sp4_h_l_41


LogicTile_23_29

 (4 4)  (1202 468)  (1202 468)  routing T_23_29.sp4_h_l_44 <X> T_23_29.sp4_v_b_3
 (6 4)  (1204 468)  (1204 468)  routing T_23_29.sp4_h_l_44 <X> T_23_29.sp4_v_b_3
 (5 5)  (1203 469)  (1203 469)  routing T_23_29.sp4_h_l_44 <X> T_23_29.sp4_v_b_3


RAM_Tile_25_29

 (8 4)  (1314 468)  (1314 468)  routing T_25_29.sp4_v_b_4 <X> T_25_29.sp4_h_r_4
 (9 4)  (1315 468)  (1315 468)  routing T_25_29.sp4_v_b_4 <X> T_25_29.sp4_h_r_4


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 1)  (1351 465)  (1351 465)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (8 6)  (1356 470)  (1356 470)  routing T_26_29.sp4_v_t_41 <X> T_26_29.sp4_h_l_41
 (9 6)  (1357 470)  (1357 470)  routing T_26_29.sp4_v_t_41 <X> T_26_29.sp4_h_l_41


LogicTile_27_29

 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23
 (5 4)  (1407 468)  (1407 468)  routing T_27_29.sp4_v_b_9 <X> T_27_29.sp4_h_r_3
 (4 5)  (1406 469)  (1406 469)  routing T_27_29.sp4_v_b_9 <X> T_27_29.sp4_h_r_3
 (6 5)  (1408 469)  (1408 469)  routing T_27_29.sp4_v_b_9 <X> T_27_29.sp4_h_r_3


LogicTile_28_29

 (19 4)  (1475 468)  (1475 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (13 14)  (1469 478)  (1469 478)  routing T_28_29.sp4_v_b_11 <X> T_28_29.sp4_v_t_46


LogicTile_29_29

 (12 0)  (1522 464)  (1522 464)  routing T_29_29.sp4_v_b_2 <X> T_29_29.sp4_h_r_2
 (4 1)  (1514 465)  (1514 465)  routing T_29_29.sp4_h_l_41 <X> T_29_29.sp4_h_r_0
 (6 1)  (1516 465)  (1516 465)  routing T_29_29.sp4_h_l_41 <X> T_29_29.sp4_h_r_0
 (11 1)  (1521 465)  (1521 465)  routing T_29_29.sp4_v_b_2 <X> T_29_29.sp4_h_r_2
 (3 2)  (1513 466)  (1513 466)  routing T_29_29.sp12_v_t_23 <X> T_29_29.sp12_h_l_23


LogicTile_30_29

 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_h_l_23
 (9 3)  (1573 467)  (1573 467)  routing T_30_29.sp4_v_b_5 <X> T_30_29.sp4_v_t_36
 (10 3)  (1574 467)  (1574 467)  routing T_30_29.sp4_v_b_5 <X> T_30_29.sp4_v_t_36


LogicTile_31_29

 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23
 (5 7)  (1623 471)  (1623 471)  routing T_31_29.sp4_h_l_38 <X> T_31_29.sp4_v_t_38


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 468)  (1731 468)  routing T_33_29.span4_horz_37 <X> T_33_29.lc_trk_g0_5
 (6 4)  (1732 468)  (1732 468)  routing T_33_29.span4_horz_37 <X> T_33_29.lc_trk_g0_5
 (7 4)  (1733 468)  (1733 468)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_37 lc_trk_g0_5
 (8 4)  (1734 468)  (1734 468)  routing T_33_29.span4_horz_37 <X> T_33_29.lc_trk_g0_5
 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 474)  (1736 474)  routing T_33_29.lc_trk_g1_7 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 474)  (1737 474)  routing T_33_29.lc_trk_g1_7 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 474)  (1739 474)  routing T_33_29.lc_trk_g0_5 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (10 11)  (1736 475)  (1736 475)  routing T_33_29.lc_trk_g1_7 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 475)  (1737 475)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (5 14)  (1731 478)  (1731 478)  routing T_33_29.span4_horz_39 <X> T_33_29.lc_trk_g1_7
 (6 14)  (1732 478)  (1732 478)  routing T_33_29.span4_horz_39 <X> T_33_29.lc_trk_g1_7
 (7 14)  (1733 478)  (1733 478)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 478)  (1734 478)  routing T_33_29.span4_horz_39 <X> T_33_29.lc_trk_g1_7
 (17 14)  (1743 478)  (1743 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (5 4)  (12 452)  (12 452)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g0_5
 (7 4)  (10 452)  (10 452)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 452)  (7 452)  routing T_0_28.lc_trk_g0_5 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 452)  (5 452)  routing T_0_28.lc_trk_g1_5 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 452)  (4 452)  routing T_0_28.lc_trk_g1_5 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (8 5)  (9 453)  (9 453)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g0_5
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 453)  (0 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (4 7)  (13 455)  (13 455)  routing T_0_28.span4_vert_b_6 <X> T_0_28.lc_trk_g0_6
 (5 7)  (12 455)  (12 455)  routing T_0_28.span4_vert_b_6 <X> T_0_28.lc_trk_g0_6
 (7 7)  (10 455)  (10 455)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 458)  (7 458)  routing T_0_28.lc_trk_g0_6 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 458)  (5 458)  routing T_0_28.lc_trk_g1_4 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 458)  (4 458)  routing T_0_28.lc_trk_g1_4 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (10 11)  (7 459)  (7 459)  routing T_0_28.lc_trk_g0_6 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (11 460)  (11 460)  routing T_0_28.span12_horz_13 <X> T_0_28.lc_trk_g1_5
 (7 12)  (10 460)  (10 460)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_13 lc_trk_g1_5
 (4 13)  (13 461)  (13 461)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g1_4
 (5 13)  (12 461)  (12 461)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g1_4
 (7 13)  (10 461)  (10 461)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_4_28

 (3 5)  (183 453)  (183 453)  routing T_4_28.sp12_h_l_23 <X> T_4_28.sp12_h_r_0


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0
 (3 5)  (291 453)  (291 453)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_h_r_0
 (3 10)  (291 458)  (291 458)  routing T_6_28.sp12_h_r_1 <X> T_6_28.sp12_h_l_22
 (3 11)  (291 459)  (291 459)  routing T_6_28.sp12_h_r_1 <X> T_6_28.sp12_h_l_22


LogicTile_12_28

 (3 1)  (603 449)  (603 449)  routing T_12_28.sp12_h_l_23 <X> T_12_28.sp12_v_b_0


LogicTile_13_28

 (11 8)  (665 456)  (665 456)  routing T_13_28.sp4_h_r_3 <X> T_13_28.sp4_v_b_8


LogicTile_14_28

 (2 8)  (710 456)  (710 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 15)  (727 463)  (727 463)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_28

 (3 1)  (819 449)  (819 449)  routing T_16_28.sp12_h_l_23 <X> T_16_28.sp12_v_b_0


LogicTile_17_28

 (4 4)  (878 452)  (878 452)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (6 4)  (880 452)  (880 452)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (5 5)  (879 453)  (879 453)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3


LogicTile_18_28

 (3 11)  (931 459)  (931 459)  routing T_18_28.sp12_v_b_1 <X> T_18_28.sp12_h_l_22


LogicTile_23_28

 (11 12)  (1209 460)  (1209 460)  routing T_23_28.sp4_v_t_38 <X> T_23_28.sp4_v_b_11
 (13 12)  (1211 460)  (1211 460)  routing T_23_28.sp4_v_t_38 <X> T_23_28.sp4_v_b_11


LogicTile_24_28

 (3 3)  (1255 451)  (1255 451)  routing T_24_28.sp12_v_b_0 <X> T_24_28.sp12_h_l_23


RAM_Tile_25_28

 (19 4)  (1325 452)  (1325 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_28_28

 (11 2)  (1467 450)  (1467 450)  routing T_28_28.sp4_v_b_11 <X> T_28_28.sp4_v_t_39
 (12 3)  (1468 451)  (1468 451)  routing T_28_28.sp4_v_b_11 <X> T_28_28.sp4_v_t_39


LogicTile_29_28

 (5 8)  (1515 456)  (1515 456)  routing T_29_28.sp4_v_b_6 <X> T_29_28.sp4_h_r_6
 (6 9)  (1516 457)  (1516 457)  routing T_29_28.sp4_v_b_6 <X> T_29_28.sp4_h_r_6


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit
 (12 12)  (1738 460)  (1738 460)  routing T_33_28.span4_horz_43 <X> T_33_28.span4_vert_t_15


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 434)  (13 434)  routing T_0_27.span4_horz_10 <X> T_0_27.lc_trk_g0_2
 (4 3)  (13 435)  (13 435)  routing T_0_27.span4_horz_10 <X> T_0_27.lc_trk_g0_2
 (6 3)  (11 435)  (11 435)  routing T_0_27.span4_horz_10 <X> T_0_27.lc_trk_g0_2
 (7 3)  (10 435)  (10 435)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (10 4)  (7 436)  (7 436)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (10 5)  (7 437)  (7 437)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 437)  (6 437)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g0_2 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 438)  (12 438)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 439)  (9 439)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (6 8)  (11 440)  (11 440)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_9 lc_trk_g1_1
 (8 8)  (9 440)  (9 440)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (16 8)  (1 440)  (1 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (8 9)  (9 441)  (9 441)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit
 (4 15)  (13 447)  (13 447)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g1_6
 (5 15)  (12 447)  (12 447)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g1_6
 (7 15)  (10 447)  (10 447)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_2_27

 (3 5)  (75 437)  (75 437)  routing T_2_27.sp12_h_l_23 <X> T_2_27.sp12_h_r_0


LogicTile_3_27

 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0
 (3 5)  (183 437)  (183 437)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_h_r_0
 (5 14)  (185 446)  (185 446)  routing T_4_27.sp4_v_b_9 <X> T_4_27.sp4_h_l_44
 (8 14)  (188 446)  (188 446)  routing T_4_27.sp4_h_r_2 <X> T_4_27.sp4_h_l_47
 (10 14)  (190 446)  (190 446)  routing T_4_27.sp4_h_r_2 <X> T_4_27.sp4_h_l_47


LogicTile_6_27

 (3 0)  (291 432)  (291 432)  routing T_6_27.sp12_v_t_23 <X> T_6_27.sp12_v_b_0
 (3 5)  (291 437)  (291 437)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_h_r_0
 (10 13)  (298 445)  (298 445)  routing T_6_27.sp4_h_r_5 <X> T_6_27.sp4_v_b_10
 (19 15)  (307 447)  (307 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_h_r_0 <X> T_7_27.sp12_v_b_0
 (3 1)  (345 433)  (345 433)  routing T_7_27.sp12_h_r_0 <X> T_7_27.sp12_v_b_0


RAM_Tile_8_27

 (12 2)  (408 434)  (408 434)  routing T_8_27.sp4_h_r_11 <X> T_8_27.sp4_h_l_39
 (13 3)  (409 435)  (409 435)  routing T_8_27.sp4_h_r_11 <X> T_8_27.sp4_h_l_39


LogicTile_9_27

 (4 4)  (442 436)  (442 436)  routing T_9_27.sp4_h_l_38 <X> T_9_27.sp4_v_b_3
 (5 5)  (443 437)  (443 437)  routing T_9_27.sp4_h_l_38 <X> T_9_27.sp4_v_b_3


LogicTile_10_27

 (11 7)  (503 439)  (503 439)  routing T_10_27.sp4_h_r_5 <X> T_10_27.sp4_h_l_40
 (10 13)  (502 445)  (502 445)  routing T_10_27.sp4_h_r_5 <X> T_10_27.sp4_v_b_10


LogicTile_11_27

 (2 0)  (548 432)  (548 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_12_27

 (11 0)  (611 432)  (611 432)  routing T_12_27.sp4_h_r_9 <X> T_12_27.sp4_v_b_2
 (10 5)  (610 437)  (610 437)  routing T_12_27.sp4_h_r_11 <X> T_12_27.sp4_v_b_4
 (2 8)  (602 440)  (602 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 14)  (612 446)  (612 446)  routing T_12_27.sp4_v_b_11 <X> T_12_27.sp4_h_l_46


LogicTile_13_27

 (11 8)  (665 440)  (665 440)  routing T_13_27.sp4_h_r_3 <X> T_13_27.sp4_v_b_8
 (2 12)  (656 444)  (656 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_14_27

 (3 1)  (711 433)  (711 433)  routing T_14_27.sp12_h_l_23 <X> T_14_27.sp12_v_b_0
 (13 4)  (721 436)  (721 436)  routing T_14_27.sp4_h_l_40 <X> T_14_27.sp4_v_b_5
 (12 5)  (720 437)  (720 437)  routing T_14_27.sp4_h_l_40 <X> T_14_27.sp4_v_b_5
 (2 8)  (710 440)  (710 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_27

 (3 4)  (765 436)  (765 436)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (4 4)  (766 436)  (766 436)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3
 (6 4)  (768 436)  (768 436)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (5 5)  (767 437)  (767 437)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3


LogicTile_16_27

 (13 12)  (829 444)  (829 444)  routing T_16_27.sp4_h_l_46 <X> T_16_27.sp4_v_b_11
 (12 13)  (828 445)  (828 445)  routing T_16_27.sp4_h_l_46 <X> T_16_27.sp4_v_b_11
 (4 15)  (820 447)  (820 447)  routing T_16_27.sp4_h_r_1 <X> T_16_27.sp4_h_l_44
 (6 15)  (822 447)  (822 447)  routing T_16_27.sp4_h_r_1 <X> T_16_27.sp4_h_l_44


LogicTile_17_27

 (8 1)  (882 433)  (882 433)  routing T_17_27.sp4_h_r_1 <X> T_17_27.sp4_v_b_1
 (8 5)  (882 437)  (882 437)  routing T_17_27.sp4_v_t_36 <X> T_17_27.sp4_v_b_4
 (10 5)  (884 437)  (884 437)  routing T_17_27.sp4_v_t_36 <X> T_17_27.sp4_v_b_4
 (6 7)  (880 439)  (880 439)  routing T_17_27.sp4_h_r_3 <X> T_17_27.sp4_h_l_38
 (4 12)  (878 444)  (878 444)  routing T_17_27.sp4_h_l_44 <X> T_17_27.sp4_v_b_9
 (5 13)  (879 445)  (879 445)  routing T_17_27.sp4_h_l_44 <X> T_17_27.sp4_v_b_9
 (19 13)  (893 445)  (893 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (893 447)  (893 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_27

 (6 8)  (934 440)  (934 440)  routing T_18_27.sp4_h_r_1 <X> T_18_27.sp4_v_b_6
 (19 13)  (947 445)  (947 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (947 447)  (947 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_27

 (3 0)  (985 432)  (985 432)  routing T_19_27.sp12_v_t_23 <X> T_19_27.sp12_v_b_0
 (3 2)  (985 434)  (985 434)  routing T_19_27.sp12_v_t_23 <X> T_19_27.sp12_h_l_23
 (19 13)  (1001 445)  (1001 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_27

 (4 6)  (1040 438)  (1040 438)  routing T_20_27.sp4_v_b_7 <X> T_20_27.sp4_v_t_38
 (6 6)  (1042 438)  (1042 438)  routing T_20_27.sp4_v_b_7 <X> T_20_27.sp4_v_t_38
 (11 10)  (1047 442)  (1047 442)  routing T_20_27.sp4_h_l_38 <X> T_20_27.sp4_v_t_45


LogicTile_28_27

 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


LogicTile_30_27

 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_v_b_0 <X> T_30_27.sp12_h_l_23


LogicTile_31_27

 (3 2)  (1621 434)  (1621 434)  routing T_31_27.sp12_v_t_23 <X> T_31_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 434)  (1731 434)  routing T_33_27.span4_vert_b_11 <X> T_33_27.lc_trk_g0_3
 (7 2)  (1733 434)  (1733 434)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 434)  (1734 434)  routing T_33_27.span4_vert_b_11 <X> T_33_27.lc_trk_g0_3
 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (12 11)  (1738 443)  (1738 443)  routing T_33_27.lc_trk_g0_3 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_3_26

 (3 14)  (129 430)  (129 430)  routing T_3_26.sp12_h_r_1 <X> T_3_26.sp12_v_t_22
 (3 15)  (129 431)  (129 431)  routing T_3_26.sp12_h_r_1 <X> T_3_26.sp12_v_t_22


LogicTile_4_26

 (4 2)  (184 418)  (184 418)  routing T_4_26.sp4_h_r_6 <X> T_4_26.sp4_v_t_37
 (6 2)  (186 418)  (186 418)  routing T_4_26.sp4_h_r_6 <X> T_4_26.sp4_v_t_37
 (5 3)  (185 419)  (185 419)  routing T_4_26.sp4_h_r_6 <X> T_4_26.sp4_v_t_37


LogicTile_5_26

 (0 2)  (234 418)  (234 418)  routing T_5_26.glb_netwk_2 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (2 2)  (236 418)  (236 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (235 420)  (235 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (234 421)  (234 421)  routing T_5_26.glb_netwk_3 <X> T_5_26.wire_logic_cluster/lc_7/cen
 (22 7)  (256 423)  (256 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 8)  (260 424)  (260 424)  routing T_5_26.lc_trk_g2_4 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 424)  (261 424)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 424)  (263 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 424)  (264 424)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 424)  (265 424)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 424)  (266 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 424)  (267 424)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 424)  (268 424)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 424)  (269 424)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.input_2_4
 (36 8)  (270 424)  (270 424)  LC_4 Logic Functioning bit
 (37 8)  (271 424)  (271 424)  LC_4 Logic Functioning bit
 (38 8)  (272 424)  (272 424)  LC_4 Logic Functioning bit
 (40 8)  (274 424)  (274 424)  LC_4 Logic Functioning bit
 (41 8)  (275 424)  (275 424)  LC_4 Logic Functioning bit
 (42 8)  (276 424)  (276 424)  LC_4 Logic Functioning bit
 (43 8)  (277 424)  (277 424)  LC_4 Logic Functioning bit
 (45 8)  (279 424)  (279 424)  LC_4 Logic Functioning bit
 (28 9)  (262 425)  (262 425)  routing T_5_26.lc_trk_g2_4 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 425)  (263 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 425)  (264 425)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 425)  (265 425)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 425)  (266 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (267 425)  (267 425)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.input_2_4
 (34 9)  (268 425)  (268 425)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.input_2_4
 (35 9)  (269 425)  (269 425)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.input_2_4
 (36 9)  (270 425)  (270 425)  LC_4 Logic Functioning bit
 (37 9)  (271 425)  (271 425)  LC_4 Logic Functioning bit
 (38 9)  (272 425)  (272 425)  LC_4 Logic Functioning bit
 (39 9)  (273 425)  (273 425)  LC_4 Logic Functioning bit
 (40 9)  (274 425)  (274 425)  LC_4 Logic Functioning bit
 (41 9)  (275 425)  (275 425)  LC_4 Logic Functioning bit
 (42 9)  (276 425)  (276 425)  LC_4 Logic Functioning bit
 (43 9)  (277 425)  (277 425)  LC_4 Logic Functioning bit
 (44 9)  (278 425)  (278 425)  LC_4 Logic Functioning bit
 (15 11)  (249 427)  (249 427)  routing T_5_26.sp4_v_t_33 <X> T_5_26.lc_trk_g2_4
 (16 11)  (250 427)  (250 427)  routing T_5_26.sp4_v_t_33 <X> T_5_26.lc_trk_g2_4
 (17 11)  (251 427)  (251 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (0 14)  (234 430)  (234 430)  routing T_5_26.glb_netwk_6 <X> T_5_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 430)  (235 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (256 430)  (256 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (234 431)  (234 431)  routing T_5_26.glb_netwk_6 <X> T_5_26.wire_logic_cluster/lc_7/s_r
 (22 15)  (256 431)  (256 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (257 431)  (257 431)  routing T_5_26.sp4_v_b_46 <X> T_5_26.lc_trk_g3_6
 (24 15)  (258 431)  (258 431)  routing T_5_26.sp4_v_b_46 <X> T_5_26.lc_trk_g3_6


LogicTile_6_26

 (17 0)  (305 416)  (305 416)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (306 416)  (306 416)  routing T_6_26.bnr_op_1 <X> T_6_26.lc_trk_g0_1
 (18 1)  (306 417)  (306 417)  routing T_6_26.bnr_op_1 <X> T_6_26.lc_trk_g0_1
 (37 6)  (325 422)  (325 422)  LC_3 Logic Functioning bit
 (39 6)  (327 422)  (327 422)  LC_3 Logic Functioning bit
 (40 6)  (328 422)  (328 422)  LC_3 Logic Functioning bit
 (42 6)  (330 422)  (330 422)  LC_3 Logic Functioning bit
 (29 7)  (317 423)  (317 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (324 423)  (324 423)  LC_3 Logic Functioning bit
 (38 7)  (326 423)  (326 423)  LC_3 Logic Functioning bit
 (41 7)  (329 423)  (329 423)  LC_3 Logic Functioning bit
 (43 7)  (331 423)  (331 423)  LC_3 Logic Functioning bit
 (53 7)  (341 423)  (341 423)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (3 14)  (291 430)  (291 430)  routing T_6_26.sp12_h_r_1 <X> T_6_26.sp12_v_t_22
 (16 14)  (304 430)  (304 430)  routing T_6_26.sp12_v_t_10 <X> T_6_26.lc_trk_g3_5
 (17 14)  (305 430)  (305 430)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (31 14)  (319 430)  (319 430)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 430)  (320 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 430)  (321 430)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 430)  (322 430)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (40 14)  (328 430)  (328 430)  LC_7 Logic Functioning bit
 (41 14)  (329 430)  (329 430)  LC_7 Logic Functioning bit
 (42 14)  (330 430)  (330 430)  LC_7 Logic Functioning bit
 (43 14)  (331 430)  (331 430)  LC_7 Logic Functioning bit
 (46 14)  (334 430)  (334 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (3 15)  (291 431)  (291 431)  routing T_6_26.sp12_h_r_1 <X> T_6_26.sp12_v_t_22
 (40 15)  (328 431)  (328 431)  LC_7 Logic Functioning bit
 (41 15)  (329 431)  (329 431)  LC_7 Logic Functioning bit
 (42 15)  (330 431)  (330 431)  LC_7 Logic Functioning bit
 (43 15)  (331 431)  (331 431)  LC_7 Logic Functioning bit


LogicTile_7_26

 (14 3)  (356 419)  (356 419)  routing T_7_26.sp4_h_r_4 <X> T_7_26.lc_trk_g0_4
 (15 3)  (357 419)  (357 419)  routing T_7_26.sp4_h_r_4 <X> T_7_26.lc_trk_g0_4
 (16 3)  (358 419)  (358 419)  routing T_7_26.sp4_h_r_4 <X> T_7_26.lc_trk_g0_4
 (17 3)  (359 419)  (359 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (4 10)  (346 426)  (346 426)  routing T_7_26.sp4_v_b_10 <X> T_7_26.sp4_v_t_43
 (6 10)  (348 426)  (348 426)  routing T_7_26.sp4_v_b_10 <X> T_7_26.sp4_v_t_43
 (31 10)  (373 426)  (373 426)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 426)  (374 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (382 426)  (382 426)  LC_5 Logic Functioning bit
 (41 10)  (383 426)  (383 426)  LC_5 Logic Functioning bit
 (42 10)  (384 426)  (384 426)  LC_5 Logic Functioning bit
 (43 10)  (385 426)  (385 426)  LC_5 Logic Functioning bit
 (51 10)  (393 426)  (393 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (40 11)  (382 427)  (382 427)  LC_5 Logic Functioning bit
 (41 11)  (383 427)  (383 427)  LC_5 Logic Functioning bit
 (42 11)  (384 427)  (384 427)  LC_5 Logic Functioning bit
 (43 11)  (385 427)  (385 427)  LC_5 Logic Functioning bit


RAM_Tile_8_26

 (3 14)  (399 430)  (399 430)  routing T_8_26.sp12_h_r_1 <X> T_8_26.sp12_v_t_22
 (3 15)  (399 431)  (399 431)  routing T_8_26.sp12_h_r_1 <X> T_8_26.sp12_v_t_22


LogicTile_9_26

 (0 2)  (438 418)  (438 418)  routing T_9_26.glb_netwk_2 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (2 2)  (440 418)  (440 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (439 420)  (439 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (438 421)  (438 421)  routing T_9_26.glb_netwk_3 <X> T_9_26.wire_logic_cluster/lc_7/cen
 (26 6)  (464 422)  (464 422)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 422)  (465 422)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 422)  (466 422)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 422)  (467 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 422)  (468 422)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 422)  (470 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 422)  (471 422)  routing T_9_26.lc_trk_g2_0 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 422)  (474 422)  LC_3 Logic Functioning bit
 (37 6)  (475 422)  (475 422)  LC_3 Logic Functioning bit
 (38 6)  (476 422)  (476 422)  LC_3 Logic Functioning bit
 (39 6)  (477 422)  (477 422)  LC_3 Logic Functioning bit
 (40 6)  (478 422)  (478 422)  LC_3 Logic Functioning bit
 (41 6)  (479 422)  (479 422)  LC_3 Logic Functioning bit
 (43 6)  (481 422)  (481 422)  LC_3 Logic Functioning bit
 (45 6)  (483 422)  (483 422)  LC_3 Logic Functioning bit
 (22 7)  (460 423)  (460 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (464 423)  (464 423)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 423)  (465 423)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 423)  (467 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 423)  (468 423)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 423)  (470 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (471 423)  (471 423)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.input_2_3
 (35 7)  (473 423)  (473 423)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.input_2_3
 (36 7)  (474 423)  (474 423)  LC_3 Logic Functioning bit
 (37 7)  (475 423)  (475 423)  LC_3 Logic Functioning bit
 (38 7)  (476 423)  (476 423)  LC_3 Logic Functioning bit
 (39 7)  (477 423)  (477 423)  LC_3 Logic Functioning bit
 (40 7)  (478 423)  (478 423)  LC_3 Logic Functioning bit
 (41 7)  (479 423)  (479 423)  LC_3 Logic Functioning bit
 (42 7)  (480 423)  (480 423)  LC_3 Logic Functioning bit
 (43 7)  (481 423)  (481 423)  LC_3 Logic Functioning bit
 (44 7)  (482 423)  (482 423)  LC_3 Logic Functioning bit
 (22 8)  (460 424)  (460 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (461 424)  (461 424)  routing T_9_26.sp4_v_t_30 <X> T_9_26.lc_trk_g2_3
 (24 8)  (462 424)  (462 424)  routing T_9_26.sp4_v_t_30 <X> T_9_26.lc_trk_g2_3
 (15 9)  (453 425)  (453 425)  routing T_9_26.sp4_v_t_29 <X> T_9_26.lc_trk_g2_0
 (16 9)  (454 425)  (454 425)  routing T_9_26.sp4_v_t_29 <X> T_9_26.lc_trk_g2_0
 (17 9)  (455 425)  (455 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 12)  (464 428)  (464 428)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 428)  (465 428)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 428)  (467 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 428)  (468 428)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 428)  (470 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 428)  (471 428)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 428)  (474 428)  LC_6 Logic Functioning bit
 (37 12)  (475 428)  (475 428)  LC_6 Logic Functioning bit
 (38 12)  (476 428)  (476 428)  LC_6 Logic Functioning bit
 (40 12)  (478 428)  (478 428)  LC_6 Logic Functioning bit
 (41 12)  (479 428)  (479 428)  LC_6 Logic Functioning bit
 (42 12)  (480 428)  (480 428)  LC_6 Logic Functioning bit
 (43 12)  (481 428)  (481 428)  LC_6 Logic Functioning bit
 (45 12)  (483 428)  (483 428)  LC_6 Logic Functioning bit
 (46 12)  (484 428)  (484 428)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (464 429)  (464 429)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 429)  (465 429)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 429)  (466 429)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 429)  (467 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 429)  (468 429)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 429)  (469 429)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 429)  (470 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (471 429)  (471 429)  routing T_9_26.lc_trk_g2_0 <X> T_9_26.input_2_6
 (36 13)  (474 429)  (474 429)  LC_6 Logic Functioning bit
 (37 13)  (475 429)  (475 429)  LC_6 Logic Functioning bit
 (38 13)  (476 429)  (476 429)  LC_6 Logic Functioning bit
 (39 13)  (477 429)  (477 429)  LC_6 Logic Functioning bit
 (40 13)  (478 429)  (478 429)  LC_6 Logic Functioning bit
 (41 13)  (479 429)  (479 429)  LC_6 Logic Functioning bit
 (42 13)  (480 429)  (480 429)  LC_6 Logic Functioning bit
 (43 13)  (481 429)  (481 429)  LC_6 Logic Functioning bit
 (44 13)  (482 429)  (482 429)  LC_6 Logic Functioning bit
 (0 14)  (438 430)  (438 430)  routing T_9_26.glb_netwk_6 <X> T_9_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 430)  (439 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (460 430)  (460 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (438 431)  (438 431)  routing T_9_26.glb_netwk_6 <X> T_9_26.wire_logic_cluster/lc_7/s_r


LogicTile_10_26

 (8 3)  (500 419)  (500 419)  routing T_10_26.sp4_h_r_1 <X> T_10_26.sp4_v_t_36
 (9 3)  (501 419)  (501 419)  routing T_10_26.sp4_h_r_1 <X> T_10_26.sp4_v_t_36
 (21 4)  (513 420)  (513 420)  routing T_10_26.lft_op_3 <X> T_10_26.lc_trk_g1_3
 (22 4)  (514 420)  (514 420)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 420)  (516 420)  routing T_10_26.lft_op_3 <X> T_10_26.lc_trk_g1_3
 (37 4)  (529 420)  (529 420)  LC_2 Logic Functioning bit
 (39 4)  (531 420)  (531 420)  LC_2 Logic Functioning bit
 (40 4)  (532 420)  (532 420)  LC_2 Logic Functioning bit
 (42 4)  (534 420)  (534 420)  LC_2 Logic Functioning bit
 (26 5)  (518 421)  (518 421)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 421)  (519 421)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 421)  (521 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 421)  (528 421)  LC_2 Logic Functioning bit
 (38 5)  (530 421)  (530 421)  LC_2 Logic Functioning bit
 (41 5)  (533 421)  (533 421)  LC_2 Logic Functioning bit
 (43 5)  (535 421)  (535 421)  LC_2 Logic Functioning bit
 (51 5)  (543 421)  (543 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 14)  (495 430)  (495 430)  routing T_10_26.sp12_h_r_1 <X> T_10_26.sp12_v_t_22
 (3 15)  (495 431)  (495 431)  routing T_10_26.sp12_h_r_1 <X> T_10_26.sp12_v_t_22


LogicTile_11_26

 (31 0)  (577 416)  (577 416)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 416)  (578 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 416)  (579 416)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (40 0)  (586 416)  (586 416)  LC_0 Logic Functioning bit
 (41 0)  (587 416)  (587 416)  LC_0 Logic Functioning bit
 (42 0)  (588 416)  (588 416)  LC_0 Logic Functioning bit
 (43 0)  (589 416)  (589 416)  LC_0 Logic Functioning bit
 (40 1)  (586 417)  (586 417)  LC_0 Logic Functioning bit
 (41 1)  (587 417)  (587 417)  LC_0 Logic Functioning bit
 (42 1)  (588 417)  (588 417)  LC_0 Logic Functioning bit
 (43 1)  (589 417)  (589 417)  LC_0 Logic Functioning bit
 (46 1)  (592 417)  (592 417)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (4 2)  (550 418)  (550 418)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_37
 (5 3)  (551 419)  (551 419)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_37
 (22 4)  (568 420)  (568 420)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 420)  (570 420)  routing T_11_26.bot_op_3 <X> T_11_26.lc_trk_g1_3
 (16 10)  (562 426)  (562 426)  routing T_11_26.sp4_v_b_37 <X> T_11_26.lc_trk_g2_5
 (17 10)  (563 426)  (563 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 426)  (564 426)  routing T_11_26.sp4_v_b_37 <X> T_11_26.lc_trk_g2_5
 (8 11)  (554 427)  (554 427)  routing T_11_26.sp4_h_r_7 <X> T_11_26.sp4_v_t_42
 (9 11)  (555 427)  (555 427)  routing T_11_26.sp4_h_r_7 <X> T_11_26.sp4_v_t_42
 (18 11)  (564 427)  (564 427)  routing T_11_26.sp4_v_b_37 <X> T_11_26.lc_trk_g2_5
 (37 12)  (583 428)  (583 428)  LC_6 Logic Functioning bit
 (39 12)  (585 428)  (585 428)  LC_6 Logic Functioning bit
 (40 12)  (586 428)  (586 428)  LC_6 Logic Functioning bit
 (42 12)  (588 428)  (588 428)  LC_6 Logic Functioning bit
 (26 13)  (572 429)  (572 429)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 429)  (573 429)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 429)  (575 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (582 429)  (582 429)  LC_6 Logic Functioning bit
 (38 13)  (584 429)  (584 429)  LC_6 Logic Functioning bit
 (41 13)  (587 429)  (587 429)  LC_6 Logic Functioning bit
 (43 13)  (589 429)  (589 429)  LC_6 Logic Functioning bit
 (46 13)  (592 429)  (592 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (36 14)  (582 430)  (582 430)  LC_7 Logic Functioning bit
 (37 14)  (583 430)  (583 430)  LC_7 Logic Functioning bit
 (38 14)  (584 430)  (584 430)  LC_7 Logic Functioning bit
 (39 14)  (585 430)  (585 430)  LC_7 Logic Functioning bit
 (40 14)  (586 430)  (586 430)  LC_7 Logic Functioning bit
 (41 14)  (587 430)  (587 430)  LC_7 Logic Functioning bit
 (42 14)  (588 430)  (588 430)  LC_7 Logic Functioning bit
 (43 14)  (589 430)  (589 430)  LC_7 Logic Functioning bit
 (47 14)  (593 430)  (593 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (36 15)  (582 431)  (582 431)  LC_7 Logic Functioning bit
 (37 15)  (583 431)  (583 431)  LC_7 Logic Functioning bit
 (38 15)  (584 431)  (584 431)  LC_7 Logic Functioning bit
 (39 15)  (585 431)  (585 431)  LC_7 Logic Functioning bit
 (40 15)  (586 431)  (586 431)  LC_7 Logic Functioning bit
 (41 15)  (587 431)  (587 431)  LC_7 Logic Functioning bit
 (42 15)  (588 431)  (588 431)  LC_7 Logic Functioning bit
 (43 15)  (589 431)  (589 431)  LC_7 Logic Functioning bit


LogicTile_12_26

 (22 2)  (622 418)  (622 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (626 418)  (626 418)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 418)  (628 418)  routing T_12_26.lc_trk_g2_0 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 418)  (629 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 418)  (631 418)  routing T_12_26.lc_trk_g2_4 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 418)  (632 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 418)  (633 418)  routing T_12_26.lc_trk_g2_4 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 418)  (636 418)  LC_1 Logic Functioning bit
 (37 2)  (637 418)  (637 418)  LC_1 Logic Functioning bit
 (38 2)  (638 418)  (638 418)  LC_1 Logic Functioning bit
 (39 2)  (639 418)  (639 418)  LC_1 Logic Functioning bit
 (41 2)  (641 418)  (641 418)  LC_1 Logic Functioning bit
 (43 2)  (643 418)  (643 418)  LC_1 Logic Functioning bit
 (46 2)  (646 418)  (646 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (21 3)  (621 419)  (621 419)  routing T_12_26.sp4_r_v_b_31 <X> T_12_26.lc_trk_g0_7
 (26 3)  (626 419)  (626 419)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 419)  (629 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 419)  (636 419)  LC_1 Logic Functioning bit
 (38 3)  (638 419)  (638 419)  LC_1 Logic Functioning bit
 (19 6)  (619 422)  (619 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (621 422)  (621 422)  routing T_12_26.sp4_v_b_15 <X> T_12_26.lc_trk_g1_7
 (22 6)  (622 422)  (622 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (623 422)  (623 422)  routing T_12_26.sp4_v_b_15 <X> T_12_26.lc_trk_g1_7
 (21 7)  (621 423)  (621 423)  routing T_12_26.sp4_v_b_15 <X> T_12_26.lc_trk_g1_7
 (14 9)  (614 425)  (614 425)  routing T_12_26.sp4_r_v_b_32 <X> T_12_26.lc_trk_g2_0
 (17 9)  (617 425)  (617 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 10)  (626 426)  (626 426)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 426)  (627 426)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 426)  (629 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 426)  (630 426)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 426)  (632 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 426)  (633 426)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 426)  (634 426)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 426)  (636 426)  LC_5 Logic Functioning bit
 (38 10)  (638 426)  (638 426)  LC_5 Logic Functioning bit
 (51 10)  (651 426)  (651 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (614 427)  (614 427)  routing T_12_26.sp4_r_v_b_36 <X> T_12_26.lc_trk_g2_4
 (17 11)  (617 427)  (617 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (626 427)  (626 427)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 427)  (629 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 427)  (630 427)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 427)  (636 427)  LC_5 Logic Functioning bit
 (37 11)  (637 427)  (637 427)  LC_5 Logic Functioning bit
 (38 11)  (638 427)  (638 427)  LC_5 Logic Functioning bit
 (39 11)  (639 427)  (639 427)  LC_5 Logic Functioning bit
 (41 11)  (641 427)  (641 427)  LC_5 Logic Functioning bit
 (43 11)  (643 427)  (643 427)  LC_5 Logic Functioning bit
 (17 12)  (617 428)  (617 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (618 429)  (618 429)  routing T_12_26.sp4_r_v_b_41 <X> T_12_26.lc_trk_g3_1


LogicTile_13_26

 (15 6)  (669 422)  (669 422)  routing T_13_26.sp4_v_b_21 <X> T_13_26.lc_trk_g1_5
 (16 6)  (670 422)  (670 422)  routing T_13_26.sp4_v_b_21 <X> T_13_26.lc_trk_g1_5
 (17 6)  (671 422)  (671 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (680 422)  (680 422)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 422)  (681 422)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 422)  (683 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 422)  (684 422)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 422)  (685 422)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 422)  (686 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 422)  (687 422)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 422)  (688 422)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 422)  (690 422)  LC_3 Logic Functioning bit
 (38 6)  (692 422)  (692 422)  LC_3 Logic Functioning bit
 (41 6)  (695 422)  (695 422)  LC_3 Logic Functioning bit
 (43 6)  (697 422)  (697 422)  LC_3 Logic Functioning bit
 (47 6)  (701 422)  (701 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (680 423)  (680 423)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 423)  (682 423)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 423)  (683 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 423)  (685 423)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 423)  (691 423)  LC_3 Logic Functioning bit
 (39 7)  (693 423)  (693 423)  LC_3 Logic Functioning bit
 (41 7)  (695 423)  (695 423)  LC_3 Logic Functioning bit
 (43 7)  (697 423)  (697 423)  LC_3 Logic Functioning bit
 (22 10)  (676 426)  (676 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (21 14)  (675 430)  (675 430)  routing T_13_26.sp4_v_t_18 <X> T_13_26.lc_trk_g3_7
 (22 14)  (676 430)  (676 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (677 430)  (677 430)  routing T_13_26.sp4_v_t_18 <X> T_13_26.lc_trk_g3_7


LogicTile_14_26

 (19 2)  (727 418)  (727 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (14 10)  (722 426)  (722 426)  routing T_14_26.sp4_v_b_36 <X> T_14_26.lc_trk_g2_4
 (14 11)  (722 427)  (722 427)  routing T_14_26.sp4_v_b_36 <X> T_14_26.lc_trk_g2_4
 (16 11)  (724 427)  (724 427)  routing T_14_26.sp4_v_b_36 <X> T_14_26.lc_trk_g2_4
 (17 11)  (725 427)  (725 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (8 12)  (716 428)  (716 428)  routing T_14_26.sp4_v_b_4 <X> T_14_26.sp4_h_r_10
 (9 12)  (717 428)  (717 428)  routing T_14_26.sp4_v_b_4 <X> T_14_26.sp4_h_r_10
 (10 12)  (718 428)  (718 428)  routing T_14_26.sp4_v_b_4 <X> T_14_26.sp4_h_r_10
 (14 13)  (722 429)  (722 429)  routing T_14_26.sp12_v_b_16 <X> T_14_26.lc_trk_g3_0
 (16 13)  (724 429)  (724 429)  routing T_14_26.sp12_v_b_16 <X> T_14_26.lc_trk_g3_0
 (17 13)  (725 429)  (725 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 14)  (730 430)  (730 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (736 430)  (736 430)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 430)  (737 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 430)  (738 430)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 430)  (739 430)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 430)  (740 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 430)  (741 430)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 430)  (742 430)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 430)  (744 430)  LC_7 Logic Functioning bit
 (38 14)  (746 430)  (746 430)  LC_7 Logic Functioning bit
 (41 14)  (749 430)  (749 430)  LC_7 Logic Functioning bit
 (43 14)  (751 430)  (751 430)  LC_7 Logic Functioning bit
 (48 14)  (756 430)  (756 430)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (21 15)  (729 431)  (729 431)  routing T_14_26.sp4_r_v_b_47 <X> T_14_26.lc_trk_g3_7
 (27 15)  (735 431)  (735 431)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 431)  (736 431)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 431)  (737 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 431)  (739 431)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 431)  (745 431)  LC_7 Logic Functioning bit
 (39 15)  (747 431)  (747 431)  LC_7 Logic Functioning bit
 (41 15)  (749 431)  (749 431)  LC_7 Logic Functioning bit
 (43 15)  (751 431)  (751 431)  LC_7 Logic Functioning bit


LogicTile_16_26

 (26 0)  (842 416)  (842 416)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 416)  (844 416)  routing T_16_26.lc_trk_g2_5 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 416)  (845 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 416)  (846 416)  routing T_16_26.lc_trk_g2_5 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 416)  (848 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 416)  (849 416)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 416)  (850 416)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 416)  (852 416)  LC_0 Logic Functioning bit
 (38 0)  (854 416)  (854 416)  LC_0 Logic Functioning bit
 (41 0)  (857 416)  (857 416)  LC_0 Logic Functioning bit
 (43 0)  (859 416)  (859 416)  LC_0 Logic Functioning bit
 (46 0)  (862 416)  (862 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (842 417)  (842 417)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 417)  (844 417)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 417)  (845 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 417)  (847 417)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 417)  (852 417)  LC_0 Logic Functioning bit
 (38 1)  (854 417)  (854 417)  LC_0 Logic Functioning bit
 (40 1)  (856 417)  (856 417)  LC_0 Logic Functioning bit
 (42 1)  (858 417)  (858 417)  LC_0 Logic Functioning bit
 (16 2)  (832 418)  (832 418)  routing T_16_26.sp4_v_b_5 <X> T_16_26.lc_trk_g0_5
 (17 2)  (833 418)  (833 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (834 418)  (834 418)  routing T_16_26.sp4_v_b_5 <X> T_16_26.lc_trk_g0_5
 (22 3)  (838 419)  (838 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (839 419)  (839 419)  routing T_16_26.sp4_v_b_22 <X> T_16_26.lc_trk_g0_6
 (24 3)  (840 419)  (840 419)  routing T_16_26.sp4_v_b_22 <X> T_16_26.lc_trk_g0_6
 (26 4)  (842 420)  (842 420)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 420)  (844 420)  routing T_16_26.lc_trk_g2_1 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 420)  (845 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 420)  (847 420)  routing T_16_26.lc_trk_g0_5 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 420)  (848 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 420)  (852 420)  LC_2 Logic Functioning bit
 (38 4)  (854 420)  (854 420)  LC_2 Logic Functioning bit
 (41 4)  (857 420)  (857 420)  LC_2 Logic Functioning bit
 (43 4)  (859 420)  (859 420)  LC_2 Logic Functioning bit
 (27 5)  (843 421)  (843 421)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 421)  (844 421)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 421)  (845 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 421)  (852 421)  LC_2 Logic Functioning bit
 (38 5)  (854 421)  (854 421)  LC_2 Logic Functioning bit
 (40 5)  (856 421)  (856 421)  LC_2 Logic Functioning bit
 (42 5)  (858 421)  (858 421)  LC_2 Logic Functioning bit
 (51 5)  (867 421)  (867 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (842 422)  (842 422)  routing T_16_26.lc_trk_g0_5 <X> T_16_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 422)  (843 422)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 422)  (844 422)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 422)  (845 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 422)  (847 422)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 422)  (848 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 422)  (849 422)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 422)  (852 422)  LC_3 Logic Functioning bit
 (38 6)  (854 422)  (854 422)  LC_3 Logic Functioning bit
 (52 6)  (868 422)  (868 422)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (29 7)  (845 423)  (845 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 423)  (852 423)  LC_3 Logic Functioning bit
 (37 7)  (853 423)  (853 423)  LC_3 Logic Functioning bit
 (38 7)  (854 423)  (854 423)  LC_3 Logic Functioning bit
 (39 7)  (855 423)  (855 423)  LC_3 Logic Functioning bit
 (41 7)  (857 423)  (857 423)  LC_3 Logic Functioning bit
 (43 7)  (859 423)  (859 423)  LC_3 Logic Functioning bit
 (15 8)  (831 424)  (831 424)  routing T_16_26.sp4_h_r_33 <X> T_16_26.lc_trk_g2_1
 (16 8)  (832 424)  (832 424)  routing T_16_26.sp4_h_r_33 <X> T_16_26.lc_trk_g2_1
 (17 8)  (833 424)  (833 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (834 424)  (834 424)  routing T_16_26.sp4_h_r_33 <X> T_16_26.lc_trk_g2_1
 (26 8)  (842 424)  (842 424)  routing T_16_26.lc_trk_g0_6 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 424)  (844 424)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 424)  (845 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 424)  (846 424)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 424)  (848 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 424)  (849 424)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 424)  (850 424)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 424)  (852 424)  LC_4 Logic Functioning bit
 (38 8)  (854 424)  (854 424)  LC_4 Logic Functioning bit
 (41 8)  (857 424)  (857 424)  LC_4 Logic Functioning bit
 (43 8)  (859 424)  (859 424)  LC_4 Logic Functioning bit
 (47 8)  (863 424)  (863 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (842 425)  (842 425)  routing T_16_26.lc_trk_g0_6 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 425)  (845 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 425)  (846 425)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 425)  (847 425)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 425)  (852 425)  LC_4 Logic Functioning bit
 (38 9)  (854 425)  (854 425)  LC_4 Logic Functioning bit
 (40 9)  (856 425)  (856 425)  LC_4 Logic Functioning bit
 (42 9)  (858 425)  (858 425)  LC_4 Logic Functioning bit
 (16 10)  (832 426)  (832 426)  routing T_16_26.sp12_v_b_21 <X> T_16_26.lc_trk_g2_5
 (17 10)  (833 426)  (833 426)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (838 426)  (838 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (839 426)  (839 426)  routing T_16_26.sp12_v_b_23 <X> T_16_26.lc_trk_g2_7
 (25 10)  (841 426)  (841 426)  routing T_16_26.sp4_v_b_38 <X> T_16_26.lc_trk_g2_6
 (17 11)  (833 427)  (833 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (834 427)  (834 427)  routing T_16_26.sp12_v_b_21 <X> T_16_26.lc_trk_g2_5
 (21 11)  (837 427)  (837 427)  routing T_16_26.sp12_v_b_23 <X> T_16_26.lc_trk_g2_7
 (22 11)  (838 427)  (838 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 427)  (839 427)  routing T_16_26.sp4_v_b_38 <X> T_16_26.lc_trk_g2_6
 (25 11)  (841 427)  (841 427)  routing T_16_26.sp4_v_b_38 <X> T_16_26.lc_trk_g2_6
 (12 12)  (828 428)  (828 428)  routing T_16_26.sp4_v_b_5 <X> T_16_26.sp4_h_r_11
 (17 12)  (833 428)  (833 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (838 428)  (838 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 428)  (839 428)  routing T_16_26.sp12_v_b_19 <X> T_16_26.lc_trk_g3_3
 (25 12)  (841 428)  (841 428)  routing T_16_26.sp4_h_r_34 <X> T_16_26.lc_trk_g3_2
 (27 12)  (843 428)  (843 428)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 428)  (844 428)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 428)  (845 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 428)  (846 428)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 428)  (848 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 428)  (849 428)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 428)  (850 428)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 428)  (852 428)  LC_6 Logic Functioning bit
 (38 12)  (854 428)  (854 428)  LC_6 Logic Functioning bit
 (41 12)  (857 428)  (857 428)  LC_6 Logic Functioning bit
 (43 12)  (859 428)  (859 428)  LC_6 Logic Functioning bit
 (52 12)  (868 428)  (868 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (827 429)  (827 429)  routing T_16_26.sp4_v_b_5 <X> T_16_26.sp4_h_r_11
 (13 13)  (829 429)  (829 429)  routing T_16_26.sp4_v_b_5 <X> T_16_26.sp4_h_r_11
 (21 13)  (837 429)  (837 429)  routing T_16_26.sp12_v_b_19 <X> T_16_26.lc_trk_g3_3
 (22 13)  (838 429)  (838 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 429)  (839 429)  routing T_16_26.sp4_h_r_34 <X> T_16_26.lc_trk_g3_2
 (24 13)  (840 429)  (840 429)  routing T_16_26.sp4_h_r_34 <X> T_16_26.lc_trk_g3_2
 (26 13)  (842 429)  (842 429)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 429)  (843 429)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 429)  (844 429)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 429)  (845 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 429)  (846 429)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 429)  (847 429)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 429)  (852 429)  LC_6 Logic Functioning bit
 (38 13)  (854 429)  (854 429)  LC_6 Logic Functioning bit
 (40 13)  (856 429)  (856 429)  LC_6 Logic Functioning bit
 (42 13)  (858 429)  (858 429)  LC_6 Logic Functioning bit
 (15 14)  (831 430)  (831 430)  routing T_16_26.sp4_v_t_32 <X> T_16_26.lc_trk_g3_5
 (16 14)  (832 430)  (832 430)  routing T_16_26.sp4_v_t_32 <X> T_16_26.lc_trk_g3_5
 (17 14)  (833 430)  (833 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 15)  (838 431)  (838 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (839 431)  (839 431)  routing T_16_26.sp12_v_b_14 <X> T_16_26.lc_trk_g3_6


LogicTile_17_26

 (21 6)  (895 422)  (895 422)  routing T_17_26.sp12_h_l_4 <X> T_17_26.lc_trk_g1_7
 (22 6)  (896 422)  (896 422)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (898 422)  (898 422)  routing T_17_26.sp12_h_l_4 <X> T_17_26.lc_trk_g1_7
 (25 6)  (899 422)  (899 422)  routing T_17_26.sp4_h_l_11 <X> T_17_26.lc_trk_g1_6
 (26 6)  (900 422)  (900 422)  routing T_17_26.lc_trk_g1_6 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 422)  (901 422)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 422)  (902 422)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 422)  (903 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 422)  (905 422)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 422)  (906 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 422)  (908 422)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 422)  (910 422)  LC_3 Logic Functioning bit
 (38 6)  (912 422)  (912 422)  LC_3 Logic Functioning bit
 (47 6)  (921 422)  (921 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (895 423)  (895 423)  routing T_17_26.sp12_h_l_4 <X> T_17_26.lc_trk_g1_7
 (22 7)  (896 423)  (896 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (897 423)  (897 423)  routing T_17_26.sp4_h_l_11 <X> T_17_26.lc_trk_g1_6
 (24 7)  (898 423)  (898 423)  routing T_17_26.sp4_h_l_11 <X> T_17_26.lc_trk_g1_6
 (25 7)  (899 423)  (899 423)  routing T_17_26.sp4_h_l_11 <X> T_17_26.lc_trk_g1_6
 (26 7)  (900 423)  (900 423)  routing T_17_26.lc_trk_g1_6 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 423)  (901 423)  routing T_17_26.lc_trk_g1_6 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 423)  (903 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 423)  (905 423)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 423)  (910 423)  LC_3 Logic Functioning bit
 (37 7)  (911 423)  (911 423)  LC_3 Logic Functioning bit
 (38 7)  (912 423)  (912 423)  LC_3 Logic Functioning bit
 (39 7)  (913 423)  (913 423)  LC_3 Logic Functioning bit
 (41 7)  (915 423)  (915 423)  LC_3 Logic Functioning bit
 (43 7)  (917 423)  (917 423)  LC_3 Logic Functioning bit
 (17 12)  (891 428)  (891 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (892 429)  (892 429)  routing T_17_26.sp4_r_v_b_41 <X> T_17_26.lc_trk_g3_1


LogicTile_18_26

 (22 8)  (950 424)  (950 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (951 424)  (951 424)  routing T_18_26.sp12_v_b_19 <X> T_18_26.lc_trk_g2_3
 (27 8)  (955 424)  (955 424)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 424)  (956 424)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 424)  (957 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 424)  (958 424)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 424)  (960 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 424)  (961 424)  routing T_18_26.lc_trk_g2_3 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 424)  (964 424)  LC_4 Logic Functioning bit
 (38 8)  (966 424)  (966 424)  LC_4 Logic Functioning bit
 (51 8)  (979 424)  (979 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (949 425)  (949 425)  routing T_18_26.sp12_v_b_19 <X> T_18_26.lc_trk_g2_3
 (26 9)  (954 425)  (954 425)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 425)  (955 425)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 425)  (956 425)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 425)  (957 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 425)  (958 425)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 425)  (959 425)  routing T_18_26.lc_trk_g2_3 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 425)  (964 425)  LC_4 Logic Functioning bit
 (37 9)  (965 425)  (965 425)  LC_4 Logic Functioning bit
 (38 9)  (966 425)  (966 425)  LC_4 Logic Functioning bit
 (39 9)  (967 425)  (967 425)  LC_4 Logic Functioning bit
 (41 9)  (969 425)  (969 425)  LC_4 Logic Functioning bit
 (43 9)  (971 425)  (971 425)  LC_4 Logic Functioning bit
 (21 12)  (949 428)  (949 428)  routing T_18_26.sp4_h_r_35 <X> T_18_26.lc_trk_g3_3
 (22 12)  (950 428)  (950 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (951 428)  (951 428)  routing T_18_26.sp4_h_r_35 <X> T_18_26.lc_trk_g3_3
 (24 12)  (952 428)  (952 428)  routing T_18_26.sp4_h_r_35 <X> T_18_26.lc_trk_g3_3
 (25 14)  (953 430)  (953 430)  routing T_18_26.sp4_v_b_38 <X> T_18_26.lc_trk_g3_6
 (4 15)  (932 431)  (932 431)  routing T_18_26.sp4_v_b_4 <X> T_18_26.sp4_h_l_44
 (22 15)  (950 431)  (950 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 431)  (951 431)  routing T_18_26.sp4_v_b_38 <X> T_18_26.lc_trk_g3_6
 (25 15)  (953 431)  (953 431)  routing T_18_26.sp4_v_b_38 <X> T_18_26.lc_trk_g3_6


LogicTile_19_26

 (6 12)  (988 428)  (988 428)  routing T_19_26.sp4_v_t_43 <X> T_19_26.sp4_v_b_9
 (5 13)  (987 429)  (987 429)  routing T_19_26.sp4_v_t_43 <X> T_19_26.sp4_v_b_9
 (10 15)  (992 431)  (992 431)  routing T_19_26.sp4_h_l_40 <X> T_19_26.sp4_v_t_47


LogicTile_20_26

 (3 15)  (1039 431)  (1039 431)  routing T_20_26.sp12_h_l_22 <X> T_20_26.sp12_v_t_22


LogicTile_23_26

 (15 5)  (1213 421)  (1213 421)  routing T_23_26.bot_op_0 <X> T_23_26.lc_trk_g1_0
 (17 5)  (1215 421)  (1215 421)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (37 6)  (1235 422)  (1235 422)  LC_3 Logic Functioning bit
 (39 6)  (1237 422)  (1237 422)  LC_3 Logic Functioning bit
 (40 6)  (1238 422)  (1238 422)  LC_3 Logic Functioning bit
 (42 6)  (1240 422)  (1240 422)  LC_3 Logic Functioning bit
 (46 6)  (1244 422)  (1244 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (1225 423)  (1225 423)  routing T_23_26.lc_trk_g1_0 <X> T_23_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 423)  (1227 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (1234 423)  (1234 423)  LC_3 Logic Functioning bit
 (38 7)  (1236 423)  (1236 423)  LC_3 Logic Functioning bit
 (41 7)  (1239 423)  (1239 423)  LC_3 Logic Functioning bit
 (43 7)  (1241 423)  (1241 423)  LC_3 Logic Functioning bit


LogicTile_24_26

 (32 0)  (1284 416)  (1284 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 416)  (1286 416)  routing T_24_26.lc_trk_g1_0 <X> T_24_26.wire_logic_cluster/lc_0/in_3
 (40 0)  (1292 416)  (1292 416)  LC_0 Logic Functioning bit
 (41 0)  (1293 416)  (1293 416)  LC_0 Logic Functioning bit
 (42 0)  (1294 416)  (1294 416)  LC_0 Logic Functioning bit
 (43 0)  (1295 416)  (1295 416)  LC_0 Logic Functioning bit
 (46 0)  (1298 416)  (1298 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (40 1)  (1292 417)  (1292 417)  LC_0 Logic Functioning bit
 (41 1)  (1293 417)  (1293 417)  LC_0 Logic Functioning bit
 (42 1)  (1294 417)  (1294 417)  LC_0 Logic Functioning bit
 (43 1)  (1295 417)  (1295 417)  LC_0 Logic Functioning bit
 (15 5)  (1267 421)  (1267 421)  routing T_24_26.bot_op_0 <X> T_24_26.lc_trk_g1_0
 (17 5)  (1269 421)  (1269 421)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (2 8)  (1254 424)  (1254 424)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_26_26

 (3 3)  (1351 419)  (1351 419)  routing T_26_26.sp12_v_b_0 <X> T_26_26.sp12_h_l_23
 (15 5)  (1363 421)  (1363 421)  routing T_26_26.bot_op_0 <X> T_26_26.lc_trk_g1_0
 (17 5)  (1365 421)  (1365 421)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (37 14)  (1385 430)  (1385 430)  LC_7 Logic Functioning bit
 (39 14)  (1387 430)  (1387 430)  LC_7 Logic Functioning bit
 (40 14)  (1388 430)  (1388 430)  LC_7 Logic Functioning bit
 (42 14)  (1390 430)  (1390 430)  LC_7 Logic Functioning bit
 (12 15)  (1360 431)  (1360 431)  routing T_26_26.sp4_h_l_46 <X> T_26_26.sp4_v_t_46
 (27 15)  (1375 431)  (1375 431)  routing T_26_26.lc_trk_g1_0 <X> T_26_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 431)  (1377 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (1384 431)  (1384 431)  LC_7 Logic Functioning bit
 (38 15)  (1386 431)  (1386 431)  LC_7 Logic Functioning bit
 (41 15)  (1389 431)  (1389 431)  LC_7 Logic Functioning bit
 (43 15)  (1391 431)  (1391 431)  LC_7 Logic Functioning bit
 (46 15)  (1394 431)  (1394 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_27_26

 (5 0)  (1407 416)  (1407 416)  routing T_27_26.sp4_v_t_37 <X> T_27_26.sp4_h_r_0
 (22 1)  (1424 417)  (1424 417)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1426 417)  (1426 417)  routing T_27_26.bot_op_2 <X> T_27_26.lc_trk_g0_2
 (11 2)  (1413 418)  (1413 418)  routing T_27_26.sp4_h_l_44 <X> T_27_26.sp4_v_t_39
 (15 5)  (1417 421)  (1417 421)  routing T_27_26.bot_op_0 <X> T_27_26.lc_trk_g1_0
 (17 5)  (1419 421)  (1419 421)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (37 6)  (1439 422)  (1439 422)  LC_3 Logic Functioning bit
 (39 6)  (1441 422)  (1441 422)  LC_3 Logic Functioning bit
 (40 6)  (1442 422)  (1442 422)  LC_3 Logic Functioning bit
 (42 6)  (1444 422)  (1444 422)  LC_3 Logic Functioning bit
 (46 6)  (1448 422)  (1448 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (1429 423)  (1429 423)  routing T_27_26.lc_trk_g1_0 <X> T_27_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (1431 423)  (1431 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (1438 423)  (1438 423)  LC_3 Logic Functioning bit
 (38 7)  (1440 423)  (1440 423)  LC_3 Logic Functioning bit
 (41 7)  (1443 423)  (1443 423)  LC_3 Logic Functioning bit
 (43 7)  (1445 423)  (1445 423)  LC_3 Logic Functioning bit
 (37 8)  (1439 424)  (1439 424)  LC_4 Logic Functioning bit
 (39 8)  (1441 424)  (1441 424)  LC_4 Logic Functioning bit
 (40 8)  (1442 424)  (1442 424)  LC_4 Logic Functioning bit
 (42 8)  (1444 424)  (1444 424)  LC_4 Logic Functioning bit
 (46 8)  (1448 424)  (1448 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (1428 425)  (1428 425)  routing T_27_26.lc_trk_g0_2 <X> T_27_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (1431 425)  (1431 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (1438 425)  (1438 425)  LC_4 Logic Functioning bit
 (38 9)  (1440 425)  (1440 425)  LC_4 Logic Functioning bit
 (41 9)  (1443 425)  (1443 425)  LC_4 Logic Functioning bit
 (43 9)  (1445 425)  (1445 425)  LC_4 Logic Functioning bit
 (14 12)  (1416 428)  (1416 428)  routing T_27_26.rgt_op_0 <X> T_27_26.lc_trk_g3_0
 (31 12)  (1433 428)  (1433 428)  routing T_27_26.lc_trk_g3_4 <X> T_27_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (1434 428)  (1434 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1435 428)  (1435 428)  routing T_27_26.lc_trk_g3_4 <X> T_27_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (1436 428)  (1436 428)  routing T_27_26.lc_trk_g3_4 <X> T_27_26.wire_logic_cluster/lc_6/in_3
 (40 12)  (1442 428)  (1442 428)  LC_6 Logic Functioning bit
 (41 12)  (1443 428)  (1443 428)  LC_6 Logic Functioning bit
 (42 12)  (1444 428)  (1444 428)  LC_6 Logic Functioning bit
 (43 12)  (1445 428)  (1445 428)  LC_6 Logic Functioning bit
 (51 12)  (1453 428)  (1453 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (1417 429)  (1417 429)  routing T_27_26.rgt_op_0 <X> T_27_26.lc_trk_g3_0
 (17 13)  (1419 429)  (1419 429)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (40 13)  (1442 429)  (1442 429)  LC_6 Logic Functioning bit
 (41 13)  (1443 429)  (1443 429)  LC_6 Logic Functioning bit
 (42 13)  (1444 429)  (1444 429)  LC_6 Logic Functioning bit
 (43 13)  (1445 429)  (1445 429)  LC_6 Logic Functioning bit
 (14 14)  (1416 430)  (1416 430)  routing T_27_26.rgt_op_4 <X> T_27_26.lc_trk_g3_4
 (37 14)  (1439 430)  (1439 430)  LC_7 Logic Functioning bit
 (39 14)  (1441 430)  (1441 430)  LC_7 Logic Functioning bit
 (40 14)  (1442 430)  (1442 430)  LC_7 Logic Functioning bit
 (42 14)  (1444 430)  (1444 430)  LC_7 Logic Functioning bit
 (10 15)  (1412 431)  (1412 431)  routing T_27_26.sp4_h_l_40 <X> T_27_26.sp4_v_t_47
 (15 15)  (1417 431)  (1417 431)  routing T_27_26.rgt_op_4 <X> T_27_26.lc_trk_g3_4
 (17 15)  (1419 431)  (1419 431)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (1429 431)  (1429 431)  routing T_27_26.lc_trk_g3_0 <X> T_27_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (1430 431)  (1430 431)  routing T_27_26.lc_trk_g3_0 <X> T_27_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (1431 431)  (1431 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (1438 431)  (1438 431)  LC_7 Logic Functioning bit
 (38 15)  (1440 431)  (1440 431)  LC_7 Logic Functioning bit
 (41 15)  (1443 431)  (1443 431)  LC_7 Logic Functioning bit
 (43 15)  (1445 431)  (1445 431)  LC_7 Logic Functioning bit
 (46 15)  (1448 431)  (1448 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_28_26

 (29 0)  (1485 416)  (1485 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1486 416)  (1486 416)  routing T_28_26.lc_trk_g0_5 <X> T_28_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 416)  (1488 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1489 416)  (1489 416)  routing T_28_26.lc_trk_g3_0 <X> T_28_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (1490 416)  (1490 416)  routing T_28_26.lc_trk_g3_0 <X> T_28_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (1491 416)  (1491 416)  routing T_28_26.lc_trk_g3_7 <X> T_28_26.input_2_0
 (36 0)  (1492 416)  (1492 416)  LC_0 Logic Functioning bit
 (38 0)  (1494 416)  (1494 416)  LC_0 Logic Functioning bit
 (39 0)  (1495 416)  (1495 416)  LC_0 Logic Functioning bit
 (40 0)  (1496 416)  (1496 416)  LC_0 Logic Functioning bit
 (41 0)  (1497 416)  (1497 416)  LC_0 Logic Functioning bit
 (42 0)  (1498 416)  (1498 416)  LC_0 Logic Functioning bit
 (43 0)  (1499 416)  (1499 416)  LC_0 Logic Functioning bit
 (45 0)  (1501 416)  (1501 416)  LC_0 Logic Functioning bit
 (22 1)  (1478 417)  (1478 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1481 417)  (1481 417)  routing T_28_26.sp4_r_v_b_33 <X> T_28_26.lc_trk_g0_2
 (26 1)  (1482 417)  (1482 417)  routing T_28_26.lc_trk_g0_2 <X> T_28_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 417)  (1485 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1488 417)  (1488 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1489 417)  (1489 417)  routing T_28_26.lc_trk_g3_7 <X> T_28_26.input_2_0
 (34 1)  (1490 417)  (1490 417)  routing T_28_26.lc_trk_g3_7 <X> T_28_26.input_2_0
 (35 1)  (1491 417)  (1491 417)  routing T_28_26.lc_trk_g3_7 <X> T_28_26.input_2_0
 (36 1)  (1492 417)  (1492 417)  LC_0 Logic Functioning bit
 (37 1)  (1493 417)  (1493 417)  LC_0 Logic Functioning bit
 (38 1)  (1494 417)  (1494 417)  LC_0 Logic Functioning bit
 (39 1)  (1495 417)  (1495 417)  LC_0 Logic Functioning bit
 (40 1)  (1496 417)  (1496 417)  LC_0 Logic Functioning bit
 (41 1)  (1497 417)  (1497 417)  LC_0 Logic Functioning bit
 (42 1)  (1498 417)  (1498 417)  LC_0 Logic Functioning bit
 (43 1)  (1499 417)  (1499 417)  LC_0 Logic Functioning bit
 (44 1)  (1500 417)  (1500 417)  LC_0 Logic Functioning bit
 (0 2)  (1456 418)  (1456 418)  routing T_28_26.glb_netwk_2 <X> T_28_26.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 418)  (1458 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (15 2)  (1471 418)  (1471 418)  routing T_28_26.sp4_h_r_13 <X> T_28_26.lc_trk_g0_5
 (16 2)  (1472 418)  (1472 418)  routing T_28_26.sp4_h_r_13 <X> T_28_26.lc_trk_g0_5
 (17 2)  (1473 418)  (1473 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1474 418)  (1474 418)  routing T_28_26.sp4_h_r_13 <X> T_28_26.lc_trk_g0_5
 (1 4)  (1457 420)  (1457 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1456 421)  (1456 421)  routing T_28_26.glb_netwk_3 <X> T_28_26.wire_logic_cluster/lc_7/cen
 (29 8)  (1485 424)  (1485 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 424)  (1486 424)  routing T_28_26.lc_trk_g0_5 <X> T_28_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 424)  (1488 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1489 424)  (1489 424)  routing T_28_26.lc_trk_g3_0 <X> T_28_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (1490 424)  (1490 424)  routing T_28_26.lc_trk_g3_0 <X> T_28_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (1491 424)  (1491 424)  routing T_28_26.lc_trk_g3_7 <X> T_28_26.input_2_4
 (36 8)  (1492 424)  (1492 424)  LC_4 Logic Functioning bit
 (38 8)  (1494 424)  (1494 424)  LC_4 Logic Functioning bit
 (39 8)  (1495 424)  (1495 424)  LC_4 Logic Functioning bit
 (40 8)  (1496 424)  (1496 424)  LC_4 Logic Functioning bit
 (41 8)  (1497 424)  (1497 424)  LC_4 Logic Functioning bit
 (42 8)  (1498 424)  (1498 424)  LC_4 Logic Functioning bit
 (43 8)  (1499 424)  (1499 424)  LC_4 Logic Functioning bit
 (45 8)  (1501 424)  (1501 424)  LC_4 Logic Functioning bit
 (26 9)  (1482 425)  (1482 425)  routing T_28_26.lc_trk_g0_2 <X> T_28_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 425)  (1485 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (1488 425)  (1488 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1489 425)  (1489 425)  routing T_28_26.lc_trk_g3_7 <X> T_28_26.input_2_4
 (34 9)  (1490 425)  (1490 425)  routing T_28_26.lc_trk_g3_7 <X> T_28_26.input_2_4
 (35 9)  (1491 425)  (1491 425)  routing T_28_26.lc_trk_g3_7 <X> T_28_26.input_2_4
 (36 9)  (1492 425)  (1492 425)  LC_4 Logic Functioning bit
 (37 9)  (1493 425)  (1493 425)  LC_4 Logic Functioning bit
 (38 9)  (1494 425)  (1494 425)  LC_4 Logic Functioning bit
 (39 9)  (1495 425)  (1495 425)  LC_4 Logic Functioning bit
 (40 9)  (1496 425)  (1496 425)  LC_4 Logic Functioning bit
 (41 9)  (1497 425)  (1497 425)  LC_4 Logic Functioning bit
 (42 9)  (1498 425)  (1498 425)  LC_4 Logic Functioning bit
 (43 9)  (1499 425)  (1499 425)  LC_4 Logic Functioning bit
 (44 9)  (1500 425)  (1500 425)  LC_4 Logic Functioning bit
 (14 13)  (1470 429)  (1470 429)  routing T_28_26.sp4_r_v_b_40 <X> T_28_26.lc_trk_g3_0
 (17 13)  (1473 429)  (1473 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1456 430)  (1456 430)  routing T_28_26.glb_netwk_6 <X> T_28_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 430)  (1457 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (1478 430)  (1478 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1479 430)  (1479 430)  routing T_28_26.sp12_v_t_12 <X> T_28_26.lc_trk_g3_7
 (0 15)  (1456 431)  (1456 431)  routing T_28_26.glb_netwk_6 <X> T_28_26.wire_logic_cluster/lc_7/s_r


LogicTile_29_26

 (11 2)  (1521 418)  (1521 418)  routing T_29_26.sp4_v_b_6 <X> T_29_26.sp4_v_t_39
 (13 2)  (1523 418)  (1523 418)  routing T_29_26.sp4_v_b_6 <X> T_29_26.sp4_v_t_39
 (5 3)  (1515 419)  (1515 419)  routing T_29_26.sp4_h_l_37 <X> T_29_26.sp4_v_t_37
 (5 7)  (1515 423)  (1515 423)  routing T_29_26.sp4_h_l_38 <X> T_29_26.sp4_v_t_38


LogicTile_30_26

 (11 10)  (1575 426)  (1575 426)  routing T_30_26.sp4_h_l_38 <X> T_30_26.sp4_v_t_45
 (12 15)  (1576 431)  (1576 431)  routing T_30_26.sp4_h_l_46 <X> T_30_26.sp4_v_t_46


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (5 0)  (12 400)  (12 400)  routing T_0_25.span4_vert_b_9 <X> T_0_25.lc_trk_g0_1
 (7 0)  (10 400)  (10 400)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 400)  (9 400)  routing T_0_25.span4_vert_b_9 <X> T_0_25.lc_trk_g0_1
 (11 0)  (6 400)  (6 400)  routing T_0_25.span4_horz_1 <X> T_0_25.span4_vert_t_12
 (12 0)  (5 400)  (5 400)  routing T_0_25.span4_horz_1 <X> T_0_25.span4_vert_t_12
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 402)  (6 402)  routing T_0_25.span4_horz_7 <X> T_0_25.span4_vert_t_13
 (12 2)  (5 402)  (5 402)  routing T_0_25.span4_horz_7 <X> T_0_25.span4_vert_t_13
 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (11 5)  (6 405)  (6 405)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (11 6)  (6 406)  (6 406)  routing T_0_25.span4_horz_13 <X> T_0_25.span4_vert_t_14
 (12 6)  (5 406)  (5 406)  routing T_0_25.span4_horz_13 <X> T_0_25.span4_vert_t_14
 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 410)  (9 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (10 10)  (7 410)  (7 410)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 410)  (6 410)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (10 11)  (7 411)  (7 411)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (12 413)  (12 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (6 13)  (11 413)  (11 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (7 13)  (10 413)  (10 413)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (5 14)  (12 414)  (12 414)  routing T_0_25.span4_horz_47 <X> T_0_25.lc_trk_g1_7
 (6 14)  (11 414)  (11 414)  routing T_0_25.span4_horz_47 <X> T_0_25.lc_trk_g1_7
 (7 14)  (10 414)  (10 414)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_47 lc_trk_g1_7
 (8 14)  (9 414)  (9 414)  routing T_0_25.span4_horz_47 <X> T_0_25.lc_trk_g1_7
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit
 (8 15)  (9 415)  (9 415)  routing T_0_25.span4_horz_47 <X> T_0_25.lc_trk_g1_7


LogicTile_1_25

 (8 14)  (26 414)  (26 414)  routing T_1_25.sp4_h_r_2 <X> T_1_25.sp4_h_l_47
 (10 14)  (28 414)  (28 414)  routing T_1_25.sp4_h_r_2 <X> T_1_25.sp4_h_l_47


LogicTile_2_25

 (3 5)  (75 405)  (75 405)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_h_r_0


LogicTile_3_25

 (6 3)  (132 403)  (132 403)  routing T_3_25.sp4_h_r_0 <X> T_3_25.sp4_h_l_37
 (5 14)  (131 414)  (131 414)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_h_l_44


LogicTile_4_25

 (9 2)  (189 402)  (189 402)  routing T_4_25.sp4_h_r_10 <X> T_4_25.sp4_h_l_36
 (10 2)  (190 402)  (190 402)  routing T_4_25.sp4_h_r_10 <X> T_4_25.sp4_h_l_36
 (8 10)  (188 410)  (188 410)  routing T_4_25.sp4_h_r_7 <X> T_4_25.sp4_h_l_42
 (3 14)  (183 414)  (183 414)  routing T_4_25.sp12_h_r_1 <X> T_4_25.sp12_v_t_22
 (3 15)  (183 415)  (183 415)  routing T_4_25.sp12_h_r_1 <X> T_4_25.sp12_v_t_22


LogicTile_5_25

 (12 2)  (246 402)  (246 402)  routing T_5_25.sp4_v_b_2 <X> T_5_25.sp4_h_l_39
 (31 2)  (265 402)  (265 402)  routing T_5_25.lc_trk_g0_4 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 402)  (266 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (274 402)  (274 402)  LC_1 Logic Functioning bit
 (41 2)  (275 402)  (275 402)  LC_1 Logic Functioning bit
 (42 2)  (276 402)  (276 402)  LC_1 Logic Functioning bit
 (43 2)  (277 402)  (277 402)  LC_1 Logic Functioning bit
 (46 2)  (280 402)  (280 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (248 403)  (248 403)  routing T_5_25.top_op_4 <X> T_5_25.lc_trk_g0_4
 (15 3)  (249 403)  (249 403)  routing T_5_25.top_op_4 <X> T_5_25.lc_trk_g0_4
 (17 3)  (251 403)  (251 403)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (40 3)  (274 403)  (274 403)  LC_1 Logic Functioning bit
 (41 3)  (275 403)  (275 403)  LC_1 Logic Functioning bit
 (42 3)  (276 403)  (276 403)  LC_1 Logic Functioning bit
 (43 3)  (277 403)  (277 403)  LC_1 Logic Functioning bit
 (3 4)  (237 404)  (237 404)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_h_r_0
 (15 8)  (249 408)  (249 408)  routing T_5_25.rgt_op_1 <X> T_5_25.lc_trk_g2_1
 (17 8)  (251 408)  (251 408)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (252 408)  (252 408)  routing T_5_25.rgt_op_1 <X> T_5_25.lc_trk_g2_1
 (32 8)  (266 408)  (266 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 408)  (267 408)  routing T_5_25.lc_trk_g2_1 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (40 8)  (274 408)  (274 408)  LC_4 Logic Functioning bit
 (41 8)  (275 408)  (275 408)  LC_4 Logic Functioning bit
 (42 8)  (276 408)  (276 408)  LC_4 Logic Functioning bit
 (43 8)  (277 408)  (277 408)  LC_4 Logic Functioning bit
 (46 8)  (280 408)  (280 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (40 9)  (274 409)  (274 409)  LC_4 Logic Functioning bit
 (41 9)  (275 409)  (275 409)  LC_4 Logic Functioning bit
 (42 9)  (276 409)  (276 409)  LC_4 Logic Functioning bit
 (43 9)  (277 409)  (277 409)  LC_4 Logic Functioning bit
 (7 10)  (241 410)  (241 410)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (241 411)  (241 411)  Column buffer control bit: LH_colbuf_cntl_2

 (4 14)  (238 414)  (238 414)  routing T_5_25.sp4_h_r_9 <X> T_5_25.sp4_v_t_44
 (11 14)  (245 414)  (245 414)  routing T_5_25.sp4_v_b_8 <X> T_5_25.sp4_v_t_46
 (5 15)  (239 415)  (239 415)  routing T_5_25.sp4_h_r_9 <X> T_5_25.sp4_v_t_44
 (7 15)  (241 415)  (241 415)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (246 415)  (246 415)  routing T_5_25.sp4_v_b_8 <X> T_5_25.sp4_v_t_46


LogicTile_6_25

 (0 2)  (288 402)  (288 402)  routing T_6_25.glb_netwk_2 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (2 2)  (290 402)  (290 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (27 2)  (315 402)  (315 402)  routing T_6_25.lc_trk_g3_1 <X> T_6_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 402)  (316 402)  routing T_6_25.lc_trk_g3_1 <X> T_6_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 402)  (317 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 402)  (319 402)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 402)  (320 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 402)  (322 402)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 402)  (323 402)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.input_2_1
 (36 2)  (324 402)  (324 402)  LC_1 Logic Functioning bit
 (37 2)  (325 402)  (325 402)  LC_1 Logic Functioning bit
 (38 2)  (326 402)  (326 402)  LC_1 Logic Functioning bit
 (39 2)  (327 402)  (327 402)  LC_1 Logic Functioning bit
 (40 2)  (328 402)  (328 402)  LC_1 Logic Functioning bit
 (41 2)  (329 402)  (329 402)  LC_1 Logic Functioning bit
 (42 2)  (330 402)  (330 402)  LC_1 Logic Functioning bit
 (43 2)  (331 402)  (331 402)  LC_1 Logic Functioning bit
 (45 2)  (333 402)  (333 402)  LC_1 Logic Functioning bit
 (26 3)  (314 403)  (314 403)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 403)  (316 403)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 403)  (317 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 403)  (319 403)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 403)  (320 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (321 403)  (321 403)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.input_2_1
 (34 3)  (322 403)  (322 403)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.input_2_1
 (36 3)  (324 403)  (324 403)  LC_1 Logic Functioning bit
 (37 3)  (325 403)  (325 403)  LC_1 Logic Functioning bit
 (38 3)  (326 403)  (326 403)  LC_1 Logic Functioning bit
 (39 3)  (327 403)  (327 403)  LC_1 Logic Functioning bit
 (41 3)  (329 403)  (329 403)  LC_1 Logic Functioning bit
 (42 3)  (330 403)  (330 403)  LC_1 Logic Functioning bit
 (43 3)  (331 403)  (331 403)  LC_1 Logic Functioning bit
 (44 3)  (332 403)  (332 403)  LC_1 Logic Functioning bit
 (1 4)  (289 404)  (289 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 405)  (288 405)  routing T_6_25.glb_netwk_3 <X> T_6_25.wire_logic_cluster/lc_7/cen
 (22 6)  (310 406)  (310 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (22 8)  (310 408)  (310 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (7 10)  (295 410)  (295 410)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (295 411)  (295 411)  Column buffer control bit: LH_colbuf_cntl_2

 (17 12)  (305 412)  (305 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (306 413)  (306 413)  routing T_6_25.sp4_r_v_b_41 <X> T_6_25.lc_trk_g3_1
 (0 14)  (288 414)  (288 414)  routing T_6_25.glb_netwk_6 <X> T_6_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 414)  (289 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (292 414)  (292 414)  routing T_6_25.sp4_h_r_3 <X> T_6_25.sp4_v_t_44
 (6 14)  (294 414)  (294 414)  routing T_6_25.sp4_h_r_3 <X> T_6_25.sp4_v_t_44
 (14 14)  (302 414)  (302 414)  routing T_6_25.sp4_h_r_44 <X> T_6_25.lc_trk_g3_4
 (0 15)  (288 415)  (288 415)  routing T_6_25.glb_netwk_6 <X> T_6_25.wire_logic_cluster/lc_7/s_r
 (5 15)  (293 415)  (293 415)  routing T_6_25.sp4_h_r_3 <X> T_6_25.sp4_v_t_44
 (7 15)  (295 415)  (295 415)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (302 415)  (302 415)  routing T_6_25.sp4_h_r_44 <X> T_6_25.lc_trk_g3_4
 (15 15)  (303 415)  (303 415)  routing T_6_25.sp4_h_r_44 <X> T_6_25.lc_trk_g3_4
 (16 15)  (304 415)  (304 415)  routing T_6_25.sp4_h_r_44 <X> T_6_25.lc_trk_g3_4
 (17 15)  (305 415)  (305 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_7_25

 (15 0)  (357 400)  (357 400)  routing T_7_25.sp4_h_r_1 <X> T_7_25.lc_trk_g0_1
 (16 0)  (358 400)  (358 400)  routing T_7_25.sp4_h_r_1 <X> T_7_25.lc_trk_g0_1
 (17 0)  (359 400)  (359 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (360 401)  (360 401)  routing T_7_25.sp4_h_r_1 <X> T_7_25.lc_trk_g0_1
 (0 2)  (342 402)  (342 402)  routing T_7_25.glb_netwk_2 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (2 2)  (344 402)  (344 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (21 2)  (363 402)  (363 402)  routing T_7_25.sp4_v_b_7 <X> T_7_25.lc_trk_g0_7
 (22 2)  (364 402)  (364 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (365 402)  (365 402)  routing T_7_25.sp4_v_b_7 <X> T_7_25.lc_trk_g0_7
 (27 2)  (369 402)  (369 402)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 402)  (370 402)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 402)  (371 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 402)  (374 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 402)  (376 402)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 402)  (377 402)  routing T_7_25.lc_trk_g0_7 <X> T_7_25.input_2_1
 (36 2)  (378 402)  (378 402)  LC_1 Logic Functioning bit
 (37 2)  (379 402)  (379 402)  LC_1 Logic Functioning bit
 (38 2)  (380 402)  (380 402)  LC_1 Logic Functioning bit
 (40 2)  (382 402)  (382 402)  LC_1 Logic Functioning bit
 (41 2)  (383 402)  (383 402)  LC_1 Logic Functioning bit
 (42 2)  (384 402)  (384 402)  LC_1 Logic Functioning bit
 (43 2)  (385 402)  (385 402)  LC_1 Logic Functioning bit
 (45 2)  (387 402)  (387 402)  LC_1 Logic Functioning bit
 (29 3)  (371 403)  (371 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 403)  (373 403)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 403)  (374 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (377 403)  (377 403)  routing T_7_25.lc_trk_g0_7 <X> T_7_25.input_2_1
 (36 3)  (378 403)  (378 403)  LC_1 Logic Functioning bit
 (37 3)  (379 403)  (379 403)  LC_1 Logic Functioning bit
 (38 3)  (380 403)  (380 403)  LC_1 Logic Functioning bit
 (39 3)  (381 403)  (381 403)  LC_1 Logic Functioning bit
 (40 3)  (382 403)  (382 403)  LC_1 Logic Functioning bit
 (41 3)  (383 403)  (383 403)  LC_1 Logic Functioning bit
 (42 3)  (384 403)  (384 403)  LC_1 Logic Functioning bit
 (43 3)  (385 403)  (385 403)  LC_1 Logic Functioning bit
 (44 3)  (386 403)  (386 403)  LC_1 Logic Functioning bit
 (1 4)  (343 404)  (343 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (363 404)  (363 404)  routing T_7_25.sp4_v_b_11 <X> T_7_25.lc_trk_g1_3
 (22 4)  (364 404)  (364 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (365 404)  (365 404)  routing T_7_25.sp4_v_b_11 <X> T_7_25.lc_trk_g1_3
 (0 5)  (342 405)  (342 405)  routing T_7_25.glb_netwk_3 <X> T_7_25.wire_logic_cluster/lc_7/cen
 (21 5)  (363 405)  (363 405)  routing T_7_25.sp4_v_b_11 <X> T_7_25.lc_trk_g1_3
 (7 10)  (349 410)  (349 410)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (349 411)  (349 411)  Column buffer control bit: LH_colbuf_cntl_2

 (15 12)  (357 412)  (357 412)  routing T_7_25.sp4_v_t_28 <X> T_7_25.lc_trk_g3_1
 (16 12)  (358 412)  (358 412)  routing T_7_25.sp4_v_t_28 <X> T_7_25.lc_trk_g3_1
 (17 12)  (359 412)  (359 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (0 14)  (342 414)  (342 414)  routing T_7_25.glb_netwk_6 <X> T_7_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 414)  (343 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 415)  (342 415)  routing T_7_25.glb_netwk_6 <X> T_7_25.wire_logic_cluster/lc_7/s_r
 (4 15)  (346 415)  (346 415)  routing T_7_25.sp4_h_r_1 <X> T_7_25.sp4_h_l_44
 (6 15)  (348 415)  (348 415)  routing T_7_25.sp4_h_r_1 <X> T_7_25.sp4_h_l_44
 (7 15)  (349 415)  (349 415)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (350 415)  (350 415)  routing T_7_25.sp4_v_b_7 <X> T_7_25.sp4_v_t_47
 (10 15)  (352 415)  (352 415)  routing T_7_25.sp4_v_b_7 <X> T_7_25.sp4_v_t_47


RAM_Tile_8_25

 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0
 (9 14)  (405 414)  (405 414)  routing T_8_25.sp4_h_r_7 <X> T_8_25.sp4_h_l_47
 (10 14)  (406 414)  (406 414)  routing T_8_25.sp4_h_r_7 <X> T_8_25.sp4_h_l_47


LogicTile_9_25

 (5 4)  (443 404)  (443 404)  routing T_9_25.sp4_v_b_9 <X> T_9_25.sp4_h_r_3
 (4 5)  (442 405)  (442 405)  routing T_9_25.sp4_v_b_9 <X> T_9_25.sp4_h_r_3
 (6 5)  (444 405)  (444 405)  routing T_9_25.sp4_v_b_9 <X> T_9_25.sp4_h_r_3
 (11 6)  (449 406)  (449 406)  routing T_9_25.sp4_v_b_9 <X> T_9_25.sp4_v_t_40
 (13 6)  (451 406)  (451 406)  routing T_9_25.sp4_v_b_9 <X> T_9_25.sp4_v_t_40
 (22 6)  (460 406)  (460 406)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (462 406)  (462 406)  routing T_9_25.bot_op_7 <X> T_9_25.lc_trk_g1_7
 (31 6)  (469 406)  (469 406)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 406)  (470 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 406)  (472 406)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (40 6)  (478 406)  (478 406)  LC_3 Logic Functioning bit
 (41 6)  (479 406)  (479 406)  LC_3 Logic Functioning bit
 (42 6)  (480 406)  (480 406)  LC_3 Logic Functioning bit
 (43 6)  (481 406)  (481 406)  LC_3 Logic Functioning bit
 (31 7)  (469 407)  (469 407)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (40 7)  (478 407)  (478 407)  LC_3 Logic Functioning bit
 (41 7)  (479 407)  (479 407)  LC_3 Logic Functioning bit
 (42 7)  (480 407)  (480 407)  LC_3 Logic Functioning bit
 (43 7)  (481 407)  (481 407)  LC_3 Logic Functioning bit
 (47 7)  (485 407)  (485 407)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (31 8)  (469 408)  (469 408)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 408)  (470 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 408)  (471 408)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 408)  (472 408)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (40 8)  (478 408)  (478 408)  LC_4 Logic Functioning bit
 (41 8)  (479 408)  (479 408)  LC_4 Logic Functioning bit
 (42 8)  (480 408)  (480 408)  LC_4 Logic Functioning bit
 (43 8)  (481 408)  (481 408)  LC_4 Logic Functioning bit
 (31 9)  (469 409)  (469 409)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (40 9)  (478 409)  (478 409)  LC_4 Logic Functioning bit
 (41 9)  (479 409)  (479 409)  LC_4 Logic Functioning bit
 (42 9)  (480 409)  (480 409)  LC_4 Logic Functioning bit
 (43 9)  (481 409)  (481 409)  LC_4 Logic Functioning bit
 (46 9)  (484 409)  (484 409)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (442 410)  (442 410)  routing T_9_25.sp4_v_b_6 <X> T_9_25.sp4_v_t_43
 (7 10)  (445 410)  (445 410)  Column buffer control bit: LH_colbuf_cntl_3

 (13 10)  (451 410)  (451 410)  routing T_9_25.sp4_h_r_8 <X> T_9_25.sp4_v_t_45
 (7 11)  (445 411)  (445 411)  Column buffer control bit: LH_colbuf_cntl_2

 (12 11)  (450 411)  (450 411)  routing T_9_25.sp4_h_r_8 <X> T_9_25.sp4_v_t_45
 (5 14)  (443 414)  (443 414)  routing T_9_25.sp4_v_b_9 <X> T_9_25.sp4_h_l_44
 (25 14)  (463 414)  (463 414)  routing T_9_25.rgt_op_6 <X> T_9_25.lc_trk_g3_6
 (7 15)  (445 415)  (445 415)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (460 415)  (460 415)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 415)  (462 415)  routing T_9_25.rgt_op_6 <X> T_9_25.lc_trk_g3_6


LogicTile_10_25

 (0 2)  (492 402)  (492 402)  routing T_10_25.glb_netwk_2 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (2 2)  (494 402)  (494 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (493 404)  (493 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (492 405)  (492 405)  routing T_10_25.glb_netwk_3 <X> T_10_25.wire_logic_cluster/lc_7/cen
 (19 6)  (511 406)  (511 406)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (22 6)  (514 406)  (514 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (517 406)  (517 406)  routing T_10_25.sp4_h_r_14 <X> T_10_25.lc_trk_g1_6
 (22 7)  (514 407)  (514 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 407)  (515 407)  routing T_10_25.sp4_h_r_14 <X> T_10_25.lc_trk_g1_6
 (24 7)  (516 407)  (516 407)  routing T_10_25.sp4_h_r_14 <X> T_10_25.lc_trk_g1_6
 (2 8)  (494 408)  (494 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (7 10)  (499 410)  (499 410)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (506 410)  (506 410)  routing T_10_25.sp4_h_r_36 <X> T_10_25.lc_trk_g2_4
 (22 10)  (514 410)  (514 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (7 11)  (499 411)  (499 411)  Column buffer control bit: LH_colbuf_cntl_2

 (15 11)  (507 411)  (507 411)  routing T_10_25.sp4_h_r_36 <X> T_10_25.lc_trk_g2_4
 (16 11)  (508 411)  (508 411)  routing T_10_25.sp4_h_r_36 <X> T_10_25.lc_trk_g2_4
 (17 11)  (509 411)  (509 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (513 411)  (513 411)  routing T_10_25.sp4_r_v_b_39 <X> T_10_25.lc_trk_g2_7
 (26 12)  (518 412)  (518 412)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 412)  (520 412)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 412)  (521 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 412)  (522 412)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 412)  (523 412)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 412)  (524 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 412)  (526 412)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 412)  (527 412)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.input_2_6
 (36 12)  (528 412)  (528 412)  LC_6 Logic Functioning bit
 (37 12)  (529 412)  (529 412)  LC_6 Logic Functioning bit
 (38 12)  (530 412)  (530 412)  LC_6 Logic Functioning bit
 (39 12)  (531 412)  (531 412)  LC_6 Logic Functioning bit
 (40 12)  (532 412)  (532 412)  LC_6 Logic Functioning bit
 (41 12)  (533 412)  (533 412)  LC_6 Logic Functioning bit
 (42 12)  (534 412)  (534 412)  LC_6 Logic Functioning bit
 (43 12)  (535 412)  (535 412)  LC_6 Logic Functioning bit
 (45 12)  (537 412)  (537 412)  LC_6 Logic Functioning bit
 (26 13)  (518 413)  (518 413)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 413)  (519 413)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 413)  (521 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 413)  (522 413)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 413)  (523 413)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 413)  (524 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (525 413)  (525 413)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.input_2_6
 (36 13)  (528 413)  (528 413)  LC_6 Logic Functioning bit
 (37 13)  (529 413)  (529 413)  LC_6 Logic Functioning bit
 (38 13)  (530 413)  (530 413)  LC_6 Logic Functioning bit
 (39 13)  (531 413)  (531 413)  LC_6 Logic Functioning bit
 (41 13)  (533 413)  (533 413)  LC_6 Logic Functioning bit
 (42 13)  (534 413)  (534 413)  LC_6 Logic Functioning bit
 (43 13)  (535 413)  (535 413)  LC_6 Logic Functioning bit
 (44 13)  (536 413)  (536 413)  LC_6 Logic Functioning bit
 (0 14)  (492 414)  (492 414)  routing T_10_25.glb_netwk_6 <X> T_10_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 414)  (493 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 415)  (492 415)  routing T_10_25.glb_netwk_6 <X> T_10_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (499 415)  (499 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_25

 (0 2)  (546 402)  (546 402)  routing T_11_25.glb_netwk_2 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (2 2)  (548 402)  (548 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (4 2)  (550 402)  (550 402)  routing T_11_25.sp4_h_r_6 <X> T_11_25.sp4_v_t_37
 (6 2)  (552 402)  (552 402)  routing T_11_25.sp4_h_r_6 <X> T_11_25.sp4_v_t_37
 (9 2)  (555 402)  (555 402)  routing T_11_25.sp4_h_r_10 <X> T_11_25.sp4_h_l_36
 (10 2)  (556 402)  (556 402)  routing T_11_25.sp4_h_r_10 <X> T_11_25.sp4_h_l_36
 (5 3)  (551 403)  (551 403)  routing T_11_25.sp4_h_r_6 <X> T_11_25.sp4_v_t_37
 (22 3)  (568 403)  (568 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 403)  (569 403)  routing T_11_25.sp4_h_r_6 <X> T_11_25.lc_trk_g0_6
 (24 3)  (570 403)  (570 403)  routing T_11_25.sp4_h_r_6 <X> T_11_25.lc_trk_g0_6
 (25 3)  (571 403)  (571 403)  routing T_11_25.sp4_h_r_6 <X> T_11_25.lc_trk_g0_6
 (1 4)  (547 404)  (547 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (25 4)  (571 404)  (571 404)  routing T_11_25.sp4_h_r_10 <X> T_11_25.lc_trk_g1_2
 (0 5)  (546 405)  (546 405)  routing T_11_25.glb_netwk_3 <X> T_11_25.wire_logic_cluster/lc_7/cen
 (22 5)  (568 405)  (568 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (569 405)  (569 405)  routing T_11_25.sp4_h_r_10 <X> T_11_25.lc_trk_g1_2
 (24 5)  (570 405)  (570 405)  routing T_11_25.sp4_h_r_10 <X> T_11_25.lc_trk_g1_2
 (27 6)  (573 406)  (573 406)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 406)  (574 406)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 406)  (575 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 406)  (576 406)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 406)  (577 406)  routing T_11_25.lc_trk_g0_6 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 406)  (578 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (581 406)  (581 406)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.input_2_3
 (36 6)  (582 406)  (582 406)  LC_3 Logic Functioning bit
 (37 6)  (583 406)  (583 406)  LC_3 Logic Functioning bit
 (38 6)  (584 406)  (584 406)  LC_3 Logic Functioning bit
 (40 6)  (586 406)  (586 406)  LC_3 Logic Functioning bit
 (41 6)  (587 406)  (587 406)  LC_3 Logic Functioning bit
 (42 6)  (588 406)  (588 406)  LC_3 Logic Functioning bit
 (43 6)  (589 406)  (589 406)  LC_3 Logic Functioning bit
 (45 6)  (591 406)  (591 406)  LC_3 Logic Functioning bit
 (22 7)  (568 407)  (568 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (571 407)  (571 407)  routing T_11_25.sp4_r_v_b_30 <X> T_11_25.lc_trk_g1_6
 (26 7)  (572 407)  (572 407)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 407)  (573 407)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 407)  (575 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 407)  (576 407)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 407)  (577 407)  routing T_11_25.lc_trk_g0_6 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 407)  (578 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (580 407)  (580 407)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.input_2_3
 (35 7)  (581 407)  (581 407)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.input_2_3
 (36 7)  (582 407)  (582 407)  LC_3 Logic Functioning bit
 (37 7)  (583 407)  (583 407)  LC_3 Logic Functioning bit
 (38 7)  (584 407)  (584 407)  LC_3 Logic Functioning bit
 (39 7)  (585 407)  (585 407)  LC_3 Logic Functioning bit
 (40 7)  (586 407)  (586 407)  LC_3 Logic Functioning bit
 (41 7)  (587 407)  (587 407)  LC_3 Logic Functioning bit
 (42 7)  (588 407)  (588 407)  LC_3 Logic Functioning bit
 (43 7)  (589 407)  (589 407)  LC_3 Logic Functioning bit
 (44 7)  (590 407)  (590 407)  LC_3 Logic Functioning bit
 (7 10)  (553 410)  (553 410)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (553 411)  (553 411)  Column buffer control bit: LH_colbuf_cntl_2

 (0 14)  (546 414)  (546 414)  routing T_11_25.glb_netwk_6 <X> T_11_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 414)  (547 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (567 414)  (567 414)  routing T_11_25.sp4_v_t_26 <X> T_11_25.lc_trk_g3_7
 (22 14)  (568 414)  (568 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 414)  (569 414)  routing T_11_25.sp4_v_t_26 <X> T_11_25.lc_trk_g3_7
 (0 15)  (546 415)  (546 415)  routing T_11_25.glb_netwk_6 <X> T_11_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (553 415)  (553 415)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (567 415)  (567 415)  routing T_11_25.sp4_v_t_26 <X> T_11_25.lc_trk_g3_7


LogicTile_12_25

 (8 10)  (608 410)  (608 410)  routing T_12_25.sp4_h_r_7 <X> T_12_25.sp4_h_l_42


LogicTile_13_25

 (3 0)  (657 400)  (657 400)  routing T_13_25.sp12_h_r_0 <X> T_13_25.sp12_v_b_0
 (3 1)  (657 401)  (657 401)  routing T_13_25.sp12_h_r_0 <X> T_13_25.sp12_v_b_0
 (4 4)  (658 404)  (658 404)  routing T_13_25.sp4_h_l_44 <X> T_13_25.sp4_v_b_3
 (6 4)  (660 404)  (660 404)  routing T_13_25.sp4_h_l_44 <X> T_13_25.sp4_v_b_3
 (5 5)  (659 405)  (659 405)  routing T_13_25.sp4_h_l_44 <X> T_13_25.sp4_v_b_3
 (8 7)  (662 407)  (662 407)  routing T_13_25.sp4_v_b_1 <X> T_13_25.sp4_v_t_41
 (10 7)  (664 407)  (664 407)  routing T_13_25.sp4_v_b_1 <X> T_13_25.sp4_v_t_41


LogicTile_14_25

 (3 0)  (711 400)  (711 400)  routing T_14_25.sp12_h_r_0 <X> T_14_25.sp12_v_b_0
 (3 1)  (711 401)  (711 401)  routing T_14_25.sp12_h_r_0 <X> T_14_25.sp12_v_b_0
 (2 4)  (710 404)  (710 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_25

 (4 0)  (766 400)  (766 400)  routing T_15_25.sp4_v_t_41 <X> T_15_25.sp4_v_b_0
 (6 0)  (768 400)  (768 400)  routing T_15_25.sp4_v_t_41 <X> T_15_25.sp4_v_b_0
 (3 4)  (765 404)  (765 404)  routing T_15_25.sp12_v_b_0 <X> T_15_25.sp12_h_r_0
 (8 4)  (770 404)  (770 404)  routing T_15_25.sp4_v_b_10 <X> T_15_25.sp4_h_r_4
 (9 4)  (771 404)  (771 404)  routing T_15_25.sp4_v_b_10 <X> T_15_25.sp4_h_r_4
 (10 4)  (772 404)  (772 404)  routing T_15_25.sp4_v_b_10 <X> T_15_25.sp4_h_r_4
 (3 5)  (765 405)  (765 405)  routing T_15_25.sp12_v_b_0 <X> T_15_25.sp12_h_r_0
 (6 8)  (768 408)  (768 408)  routing T_15_25.sp4_h_r_1 <X> T_15_25.sp4_v_b_6
 (4 11)  (766 411)  (766 411)  routing T_15_25.sp4_v_b_1 <X> T_15_25.sp4_h_l_43
 (8 12)  (770 412)  (770 412)  routing T_15_25.sp4_v_b_10 <X> T_15_25.sp4_h_r_10
 (9 12)  (771 412)  (771 412)  routing T_15_25.sp4_v_b_10 <X> T_15_25.sp4_h_r_10
 (8 14)  (770 414)  (770 414)  routing T_15_25.sp4_v_t_41 <X> T_15_25.sp4_h_l_47
 (9 14)  (771 414)  (771 414)  routing T_15_25.sp4_v_t_41 <X> T_15_25.sp4_h_l_47
 (10 14)  (772 414)  (772 414)  routing T_15_25.sp4_v_t_41 <X> T_15_25.sp4_h_l_47
 (9 15)  (771 415)  (771 415)  routing T_15_25.sp4_v_b_10 <X> T_15_25.sp4_v_t_47


LogicTile_16_25

 (4 2)  (820 402)  (820 402)  routing T_16_25.sp4_v_b_0 <X> T_16_25.sp4_v_t_37
 (19 5)  (835 405)  (835 405)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (838 405)  (838 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (3 6)  (819 406)  (819 406)  routing T_16_25.sp12_v_b_0 <X> T_16_25.sp12_v_t_23
 (3 10)  (819 410)  (819 410)  routing T_16_25.sp12_v_t_22 <X> T_16_25.sp12_h_l_22
 (8 10)  (824 410)  (824 410)  routing T_16_25.sp4_h_r_7 <X> T_16_25.sp4_h_l_42
 (27 10)  (843 410)  (843 410)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 410)  (844 410)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 410)  (845 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 410)  (846 410)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 410)  (847 410)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 410)  (848 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 410)  (849 410)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 410)  (850 410)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 410)  (852 410)  LC_5 Logic Functioning bit
 (37 10)  (853 410)  (853 410)  LC_5 Logic Functioning bit
 (38 10)  (854 410)  (854 410)  LC_5 Logic Functioning bit
 (39 10)  (855 410)  (855 410)  LC_5 Logic Functioning bit
 (41 10)  (857 410)  (857 410)  LC_5 Logic Functioning bit
 (43 10)  (859 410)  (859 410)  LC_5 Logic Functioning bit
 (52 10)  (868 410)  (868 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (842 411)  (842 411)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 411)  (843 411)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 411)  (845 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 411)  (847 411)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 411)  (852 411)  LC_5 Logic Functioning bit
 (38 11)  (854 411)  (854 411)  LC_5 Logic Functioning bit
 (19 13)  (835 413)  (835 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (15 14)  (831 414)  (831 414)  routing T_16_25.sp12_v_t_2 <X> T_16_25.lc_trk_g3_5
 (17 14)  (833 414)  (833 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (834 414)  (834 414)  routing T_16_25.sp12_v_t_2 <X> T_16_25.lc_trk_g3_5
 (21 14)  (837 414)  (837 414)  routing T_16_25.sp12_v_b_7 <X> T_16_25.lc_trk_g3_7
 (22 14)  (838 414)  (838 414)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 414)  (840 414)  routing T_16_25.sp12_v_b_7 <X> T_16_25.lc_trk_g3_7
 (18 15)  (834 415)  (834 415)  routing T_16_25.sp12_v_t_2 <X> T_16_25.lc_trk_g3_5
 (21 15)  (837 415)  (837 415)  routing T_16_25.sp12_v_b_7 <X> T_16_25.lc_trk_g3_7


LogicTile_17_25

 (3 1)  (877 401)  (877 401)  routing T_17_25.sp12_h_l_23 <X> T_17_25.sp12_v_b_0
 (8 1)  (882 401)  (882 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1
 (9 1)  (883 401)  (883 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1
 (10 1)  (884 401)  (884 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1
 (26 2)  (900 402)  (900 402)  routing T_17_25.lc_trk_g2_5 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 402)  (903 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 402)  (904 402)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 402)  (905 402)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 402)  (906 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 402)  (907 402)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 402)  (910 402)  LC_1 Logic Functioning bit
 (38 2)  (912 402)  (912 402)  LC_1 Logic Functioning bit
 (41 2)  (915 402)  (915 402)  LC_1 Logic Functioning bit
 (43 2)  (917 402)  (917 402)  LC_1 Logic Functioning bit
 (46 2)  (920 402)  (920 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (896 403)  (896 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 403)  (899 403)  routing T_17_25.sp4_r_v_b_30 <X> T_17_25.lc_trk_g0_6
 (28 3)  (902 403)  (902 403)  routing T_17_25.lc_trk_g2_5 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 403)  (903 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 403)  (904 403)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (37 3)  (911 403)  (911 403)  LC_1 Logic Functioning bit
 (39 3)  (913 403)  (913 403)  LC_1 Logic Functioning bit
 (41 3)  (915 403)  (915 403)  LC_1 Logic Functioning bit
 (43 3)  (917 403)  (917 403)  LC_1 Logic Functioning bit
 (17 10)  (891 410)  (891 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (14 11)  (888 411)  (888 411)  routing T_17_25.sp4_h_l_17 <X> T_17_25.lc_trk_g2_4
 (15 11)  (889 411)  (889 411)  routing T_17_25.sp4_h_l_17 <X> T_17_25.lc_trk_g2_4
 (16 11)  (890 411)  (890 411)  routing T_17_25.sp4_h_l_17 <X> T_17_25.lc_trk_g2_4
 (17 11)  (891 411)  (891 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4


LogicTile_18_25

 (19 0)  (947 400)  (947 400)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 4)  (947 404)  (947 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 6)  (954 406)  (954 406)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 406)  (955 406)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 406)  (956 406)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 406)  (957 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 406)  (959 406)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 406)  (960 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 406)  (961 406)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 406)  (962 406)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 406)  (964 406)  LC_3 Logic Functioning bit
 (38 6)  (966 406)  (966 406)  LC_3 Logic Functioning bit
 (41 6)  (969 406)  (969 406)  LC_3 Logic Functioning bit
 (43 6)  (971 406)  (971 406)  LC_3 Logic Functioning bit
 (51 6)  (979 406)  (979 406)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (27 7)  (955 407)  (955 407)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 407)  (956 407)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 407)  (957 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 407)  (959 407)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 407)  (964 407)  LC_3 Logic Functioning bit
 (38 7)  (966 407)  (966 407)  LC_3 Logic Functioning bit
 (40 7)  (968 407)  (968 407)  LC_3 Logic Functioning bit
 (42 7)  (970 407)  (970 407)  LC_3 Logic Functioning bit
 (15 12)  (943 412)  (943 412)  routing T_18_25.sp4_h_r_33 <X> T_18_25.lc_trk_g3_1
 (16 12)  (944 412)  (944 412)  routing T_18_25.sp4_h_r_33 <X> T_18_25.lc_trk_g3_1
 (17 12)  (945 412)  (945 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 412)  (946 412)  routing T_18_25.sp4_h_r_33 <X> T_18_25.lc_trk_g3_1
 (21 14)  (949 414)  (949 414)  routing T_18_25.sp4_h_l_34 <X> T_18_25.lc_trk_g3_7
 (22 14)  (950 414)  (950 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (951 414)  (951 414)  routing T_18_25.sp4_h_l_34 <X> T_18_25.lc_trk_g3_7
 (24 14)  (952 414)  (952 414)  routing T_18_25.sp4_h_l_34 <X> T_18_25.lc_trk_g3_7
 (17 15)  (945 415)  (945 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (949 415)  (949 415)  routing T_18_25.sp4_h_l_34 <X> T_18_25.lc_trk_g3_7


LogicTile_19_25



LogicTile_20_25

 (3 0)  (1039 400)  (1039 400)  routing T_20_25.sp12_v_t_23 <X> T_20_25.sp12_v_b_0
 (4 15)  (1040 415)  (1040 415)  routing T_20_25.sp4_v_b_4 <X> T_20_25.sp4_h_l_44


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25

 (26 0)  (1224 400)  (1224 400)  routing T_23_25.lc_trk_g3_5 <X> T_23_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 400)  (1225 400)  routing T_23_25.lc_trk_g1_4 <X> T_23_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 400)  (1227 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 400)  (1228 400)  routing T_23_25.lc_trk_g1_4 <X> T_23_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 400)  (1229 400)  routing T_23_25.lc_trk_g3_6 <X> T_23_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 400)  (1230 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 400)  (1231 400)  routing T_23_25.lc_trk_g3_6 <X> T_23_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 400)  (1232 400)  routing T_23_25.lc_trk_g3_6 <X> T_23_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 400)  (1234 400)  LC_0 Logic Functioning bit
 (37 0)  (1235 400)  (1235 400)  LC_0 Logic Functioning bit
 (38 0)  (1236 400)  (1236 400)  LC_0 Logic Functioning bit
 (39 0)  (1237 400)  (1237 400)  LC_0 Logic Functioning bit
 (40 0)  (1238 400)  (1238 400)  LC_0 Logic Functioning bit
 (41 0)  (1239 400)  (1239 400)  LC_0 Logic Functioning bit
 (42 0)  (1240 400)  (1240 400)  LC_0 Logic Functioning bit
 (43 0)  (1241 400)  (1241 400)  LC_0 Logic Functioning bit
 (45 0)  (1243 400)  (1243 400)  LC_0 Logic Functioning bit
 (27 1)  (1225 401)  (1225 401)  routing T_23_25.lc_trk_g3_5 <X> T_23_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 401)  (1226 401)  routing T_23_25.lc_trk_g3_5 <X> T_23_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 401)  (1227 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 401)  (1229 401)  routing T_23_25.lc_trk_g3_6 <X> T_23_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 401)  (1230 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1232 401)  (1232 401)  routing T_23_25.lc_trk_g1_1 <X> T_23_25.input_2_0
 (36 1)  (1234 401)  (1234 401)  LC_0 Logic Functioning bit
 (37 1)  (1235 401)  (1235 401)  LC_0 Logic Functioning bit
 (38 1)  (1236 401)  (1236 401)  LC_0 Logic Functioning bit
 (39 1)  (1237 401)  (1237 401)  LC_0 Logic Functioning bit
 (40 1)  (1238 401)  (1238 401)  LC_0 Logic Functioning bit
 (41 1)  (1239 401)  (1239 401)  LC_0 Logic Functioning bit
 (42 1)  (1240 401)  (1240 401)  LC_0 Logic Functioning bit
 (44 1)  (1242 401)  (1242 401)  LC_0 Logic Functioning bit
 (0 2)  (1198 402)  (1198 402)  routing T_23_25.glb_netwk_2 <X> T_23_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 402)  (1200 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (1199 404)  (1199 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (1213 404)  (1213 404)  routing T_23_25.sp4_h_r_1 <X> T_23_25.lc_trk_g1_1
 (16 4)  (1214 404)  (1214 404)  routing T_23_25.sp4_h_r_1 <X> T_23_25.lc_trk_g1_1
 (17 4)  (1215 404)  (1215 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (0 5)  (1198 405)  (1198 405)  routing T_23_25.glb_netwk_3 <X> T_23_25.wire_logic_cluster/lc_7/cen
 (18 5)  (1216 405)  (1216 405)  routing T_23_25.sp4_h_r_1 <X> T_23_25.lc_trk_g1_1
 (14 6)  (1212 406)  (1212 406)  routing T_23_25.sp4_v_b_4 <X> T_23_25.lc_trk_g1_4
 (16 7)  (1214 407)  (1214 407)  routing T_23_25.sp4_v_b_4 <X> T_23_25.lc_trk_g1_4
 (17 7)  (1215 407)  (1215 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (13 9)  (1211 409)  (1211 409)  routing T_23_25.sp4_v_t_38 <X> T_23_25.sp4_h_r_8
 (7 10)  (1205 410)  (1205 410)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (1205 411)  (1205 411)  Column buffer control bit: LH_colbuf_cntl_2

 (8 12)  (1206 412)  (1206 412)  routing T_23_25.sp4_v_b_4 <X> T_23_25.sp4_h_r_10
 (9 12)  (1207 412)  (1207 412)  routing T_23_25.sp4_v_b_4 <X> T_23_25.sp4_h_r_10
 (10 12)  (1208 412)  (1208 412)  routing T_23_25.sp4_v_b_4 <X> T_23_25.sp4_h_r_10
 (0 14)  (1198 414)  (1198 414)  routing T_23_25.glb_netwk_6 <X> T_23_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 414)  (1199 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (1213 414)  (1213 414)  routing T_23_25.sp4_v_t_32 <X> T_23_25.lc_trk_g3_5
 (16 14)  (1214 414)  (1214 414)  routing T_23_25.sp4_v_t_32 <X> T_23_25.lc_trk_g3_5
 (17 14)  (1215 414)  (1215 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (1198 415)  (1198 415)  routing T_23_25.glb_netwk_6 <X> T_23_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1205 415)  (1205 415)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1220 415)  (1220 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1221 415)  (1221 415)  routing T_23_25.sp4_v_b_46 <X> T_23_25.lc_trk_g3_6
 (24 15)  (1222 415)  (1222 415)  routing T_23_25.sp4_v_b_46 <X> T_23_25.lc_trk_g3_6


LogicTile_24_25

 (26 0)  (1278 400)  (1278 400)  routing T_24_25.lc_trk_g3_5 <X> T_24_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (1281 400)  (1281 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 400)  (1282 400)  routing T_24_25.lc_trk_g0_5 <X> T_24_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 400)  (1283 400)  routing T_24_25.lc_trk_g0_7 <X> T_24_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 400)  (1284 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 400)  (1287 400)  routing T_24_25.lc_trk_g0_4 <X> T_24_25.input_2_0
 (36 0)  (1288 400)  (1288 400)  LC_0 Logic Functioning bit
 (38 0)  (1290 400)  (1290 400)  LC_0 Logic Functioning bit
 (39 0)  (1291 400)  (1291 400)  LC_0 Logic Functioning bit
 (40 0)  (1292 400)  (1292 400)  LC_0 Logic Functioning bit
 (41 0)  (1293 400)  (1293 400)  LC_0 Logic Functioning bit
 (42 0)  (1294 400)  (1294 400)  LC_0 Logic Functioning bit
 (43 0)  (1295 400)  (1295 400)  LC_0 Logic Functioning bit
 (45 0)  (1297 400)  (1297 400)  LC_0 Logic Functioning bit
 (27 1)  (1279 401)  (1279 401)  routing T_24_25.lc_trk_g3_5 <X> T_24_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 401)  (1280 401)  routing T_24_25.lc_trk_g3_5 <X> T_24_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 401)  (1281 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 401)  (1283 401)  routing T_24_25.lc_trk_g0_7 <X> T_24_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 401)  (1284 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (1288 401)  (1288 401)  LC_0 Logic Functioning bit
 (37 1)  (1289 401)  (1289 401)  LC_0 Logic Functioning bit
 (38 1)  (1290 401)  (1290 401)  LC_0 Logic Functioning bit
 (39 1)  (1291 401)  (1291 401)  LC_0 Logic Functioning bit
 (40 1)  (1292 401)  (1292 401)  LC_0 Logic Functioning bit
 (41 1)  (1293 401)  (1293 401)  LC_0 Logic Functioning bit
 (42 1)  (1294 401)  (1294 401)  LC_0 Logic Functioning bit
 (43 1)  (1295 401)  (1295 401)  LC_0 Logic Functioning bit
 (44 1)  (1296 401)  (1296 401)  LC_0 Logic Functioning bit
 (0 2)  (1252 402)  (1252 402)  routing T_24_25.glb_netwk_2 <X> T_24_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 402)  (1254 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (1266 402)  (1266 402)  routing T_24_25.sp4_h_l_1 <X> T_24_25.lc_trk_g0_4
 (15 2)  (1267 402)  (1267 402)  routing T_24_25.sp4_h_r_21 <X> T_24_25.lc_trk_g0_5
 (16 2)  (1268 402)  (1268 402)  routing T_24_25.sp4_h_r_21 <X> T_24_25.lc_trk_g0_5
 (17 2)  (1269 402)  (1269 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1270 402)  (1270 402)  routing T_24_25.sp4_h_r_21 <X> T_24_25.lc_trk_g0_5
 (21 2)  (1273 402)  (1273 402)  routing T_24_25.sp4_h_l_10 <X> T_24_25.lc_trk_g0_7
 (22 2)  (1274 402)  (1274 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1275 402)  (1275 402)  routing T_24_25.sp4_h_l_10 <X> T_24_25.lc_trk_g0_7
 (24 2)  (1276 402)  (1276 402)  routing T_24_25.sp4_h_l_10 <X> T_24_25.lc_trk_g0_7
 (15 3)  (1267 403)  (1267 403)  routing T_24_25.sp4_h_l_1 <X> T_24_25.lc_trk_g0_4
 (16 3)  (1268 403)  (1268 403)  routing T_24_25.sp4_h_l_1 <X> T_24_25.lc_trk_g0_4
 (17 3)  (1269 403)  (1269 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (1270 403)  (1270 403)  routing T_24_25.sp4_h_r_21 <X> T_24_25.lc_trk_g0_5
 (21 3)  (1273 403)  (1273 403)  routing T_24_25.sp4_h_l_10 <X> T_24_25.lc_trk_g0_7
 (1 4)  (1253 404)  (1253 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (1255 404)  (1255 404)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_r_0
 (0 5)  (1252 405)  (1252 405)  routing T_24_25.glb_netwk_3 <X> T_24_25.wire_logic_cluster/lc_7/cen
 (3 5)  (1255 405)  (1255 405)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_r_0
 (7 10)  (1259 410)  (1259 410)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (1259 411)  (1259 411)  Column buffer control bit: LH_colbuf_cntl_2

 (0 14)  (1252 414)  (1252 414)  routing T_24_25.glb_netwk_6 <X> T_24_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 414)  (1253 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (1269 414)  (1269 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1252 415)  (1252 415)  routing T_24_25.glb_netwk_6 <X> T_24_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1259 415)  (1259 415)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1270 415)  (1270 415)  routing T_24_25.sp4_r_v_b_45 <X> T_24_25.lc_trk_g3_5


RAM_Tile_25_25

 (3 2)  (1309 402)  (1309 402)  routing T_25_25.sp12_v_t_23 <X> T_25_25.sp12_h_l_23
 (2 12)  (1308 412)  (1308 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_26_25

 (26 0)  (1374 400)  (1374 400)  routing T_26_25.lc_trk_g3_5 <X> T_26_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (1376 400)  (1376 400)  routing T_26_25.lc_trk_g2_7 <X> T_26_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 400)  (1377 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1378 400)  (1378 400)  routing T_26_25.lc_trk_g2_7 <X> T_26_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 400)  (1380 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 400)  (1381 400)  routing T_26_25.lc_trk_g2_1 <X> T_26_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 400)  (1384 400)  LC_0 Logic Functioning bit
 (38 0)  (1386 400)  (1386 400)  LC_0 Logic Functioning bit
 (39 0)  (1387 400)  (1387 400)  LC_0 Logic Functioning bit
 (40 0)  (1388 400)  (1388 400)  LC_0 Logic Functioning bit
 (41 0)  (1389 400)  (1389 400)  LC_0 Logic Functioning bit
 (42 0)  (1390 400)  (1390 400)  LC_0 Logic Functioning bit
 (43 0)  (1391 400)  (1391 400)  LC_0 Logic Functioning bit
 (45 0)  (1393 400)  (1393 400)  LC_0 Logic Functioning bit
 (27 1)  (1375 401)  (1375 401)  routing T_26_25.lc_trk_g3_5 <X> T_26_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (1376 401)  (1376 401)  routing T_26_25.lc_trk_g3_5 <X> T_26_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 401)  (1377 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1378 401)  (1378 401)  routing T_26_25.lc_trk_g2_7 <X> T_26_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (1380 401)  (1380 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1382 401)  (1382 401)  routing T_26_25.lc_trk_g1_1 <X> T_26_25.input_2_0
 (36 1)  (1384 401)  (1384 401)  LC_0 Logic Functioning bit
 (37 1)  (1385 401)  (1385 401)  LC_0 Logic Functioning bit
 (38 1)  (1386 401)  (1386 401)  LC_0 Logic Functioning bit
 (39 1)  (1387 401)  (1387 401)  LC_0 Logic Functioning bit
 (40 1)  (1388 401)  (1388 401)  LC_0 Logic Functioning bit
 (41 1)  (1389 401)  (1389 401)  LC_0 Logic Functioning bit
 (42 1)  (1390 401)  (1390 401)  LC_0 Logic Functioning bit
 (43 1)  (1391 401)  (1391 401)  LC_0 Logic Functioning bit
 (44 1)  (1392 401)  (1392 401)  LC_0 Logic Functioning bit
 (0 2)  (1348 402)  (1348 402)  routing T_26_25.glb_netwk_2 <X> T_26_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 402)  (1350 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23
 (1 4)  (1349 404)  (1349 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (1365 404)  (1365 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (0 5)  (1348 405)  (1348 405)  routing T_26_25.glb_netwk_3 <X> T_26_25.wire_logic_cluster/lc_7/cen
 (17 8)  (1365 408)  (1365 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (7 10)  (1355 410)  (1355 410)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (1370 410)  (1370 410)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1371 410)  (1371 410)  routing T_26_25.sp12_v_t_12 <X> T_26_25.lc_trk_g2_7
 (7 11)  (1355 411)  (1355 411)  Column buffer control bit: LH_colbuf_cntl_2

 (0 14)  (1348 414)  (1348 414)  routing T_26_25.glb_netwk_6 <X> T_26_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 414)  (1349 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (1363 414)  (1363 414)  routing T_26_25.sp4_h_r_45 <X> T_26_25.lc_trk_g3_5
 (16 14)  (1364 414)  (1364 414)  routing T_26_25.sp4_h_r_45 <X> T_26_25.lc_trk_g3_5
 (17 14)  (1365 414)  (1365 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1366 414)  (1366 414)  routing T_26_25.sp4_h_r_45 <X> T_26_25.lc_trk_g3_5
 (0 15)  (1348 415)  (1348 415)  routing T_26_25.glb_netwk_6 <X> T_26_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1355 415)  (1355 415)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1366 415)  (1366 415)  routing T_26_25.sp4_h_r_45 <X> T_26_25.lc_trk_g3_5
 (19 15)  (1367 415)  (1367 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_27_25

 (27 0)  (1429 400)  (1429 400)  routing T_27_25.lc_trk_g3_0 <X> T_27_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (1430 400)  (1430 400)  routing T_27_25.lc_trk_g3_0 <X> T_27_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1431 400)  (1431 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1433 400)  (1433 400)  routing T_27_25.lc_trk_g1_4 <X> T_27_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1434 400)  (1434 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1436 400)  (1436 400)  routing T_27_25.lc_trk_g1_4 <X> T_27_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (1438 400)  (1438 400)  LC_0 Logic Functioning bit
 (37 0)  (1439 400)  (1439 400)  LC_0 Logic Functioning bit
 (38 0)  (1440 400)  (1440 400)  LC_0 Logic Functioning bit
 (39 0)  (1441 400)  (1441 400)  LC_0 Logic Functioning bit
 (40 0)  (1442 400)  (1442 400)  LC_0 Logic Functioning bit
 (41 0)  (1443 400)  (1443 400)  LC_0 Logic Functioning bit
 (42 0)  (1444 400)  (1444 400)  LC_0 Logic Functioning bit
 (43 0)  (1445 400)  (1445 400)  LC_0 Logic Functioning bit
 (45 0)  (1447 400)  (1447 400)  LC_0 Logic Functioning bit
 (26 1)  (1428 401)  (1428 401)  routing T_27_25.lc_trk_g2_2 <X> T_27_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (1430 401)  (1430 401)  routing T_27_25.lc_trk_g2_2 <X> T_27_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1431 401)  (1431 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1434 401)  (1434 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1436 401)  (1436 401)  routing T_27_25.lc_trk_g1_1 <X> T_27_25.input_2_0
 (36 1)  (1438 401)  (1438 401)  LC_0 Logic Functioning bit
 (37 1)  (1439 401)  (1439 401)  LC_0 Logic Functioning bit
 (38 1)  (1440 401)  (1440 401)  LC_0 Logic Functioning bit
 (39 1)  (1441 401)  (1441 401)  LC_0 Logic Functioning bit
 (40 1)  (1442 401)  (1442 401)  LC_0 Logic Functioning bit
 (41 1)  (1443 401)  (1443 401)  LC_0 Logic Functioning bit
 (43 1)  (1445 401)  (1445 401)  LC_0 Logic Functioning bit
 (44 1)  (1446 401)  (1446 401)  LC_0 Logic Functioning bit
 (0 2)  (1402 402)  (1402 402)  routing T_27_25.glb_netwk_2 <X> T_27_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 402)  (1404 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (9 2)  (1411 402)  (1411 402)  routing T_27_25.sp4_v_b_1 <X> T_27_25.sp4_h_l_36
 (1 4)  (1403 404)  (1403 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (8 4)  (1410 404)  (1410 404)  routing T_27_25.sp4_h_l_45 <X> T_27_25.sp4_h_r_4
 (10 4)  (1412 404)  (1412 404)  routing T_27_25.sp4_h_l_45 <X> T_27_25.sp4_h_r_4
 (16 4)  (1418 404)  (1418 404)  routing T_27_25.sp4_v_b_9 <X> T_27_25.lc_trk_g1_1
 (17 4)  (1419 404)  (1419 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1420 404)  (1420 404)  routing T_27_25.sp4_v_b_9 <X> T_27_25.lc_trk_g1_1
 (27 4)  (1429 404)  (1429 404)  routing T_27_25.lc_trk_g3_0 <X> T_27_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (1430 404)  (1430 404)  routing T_27_25.lc_trk_g3_0 <X> T_27_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1431 404)  (1431 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1433 404)  (1433 404)  routing T_27_25.lc_trk_g1_4 <X> T_27_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (1434 404)  (1434 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1436 404)  (1436 404)  routing T_27_25.lc_trk_g1_4 <X> T_27_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (1438 404)  (1438 404)  LC_2 Logic Functioning bit
 (37 4)  (1439 404)  (1439 404)  LC_2 Logic Functioning bit
 (38 4)  (1440 404)  (1440 404)  LC_2 Logic Functioning bit
 (39 4)  (1441 404)  (1441 404)  LC_2 Logic Functioning bit
 (40 4)  (1442 404)  (1442 404)  LC_2 Logic Functioning bit
 (41 4)  (1443 404)  (1443 404)  LC_2 Logic Functioning bit
 (42 4)  (1444 404)  (1444 404)  LC_2 Logic Functioning bit
 (43 4)  (1445 404)  (1445 404)  LC_2 Logic Functioning bit
 (45 4)  (1447 404)  (1447 404)  LC_2 Logic Functioning bit
 (0 5)  (1402 405)  (1402 405)  routing T_27_25.glb_netwk_3 <X> T_27_25.wire_logic_cluster/lc_7/cen
 (18 5)  (1420 405)  (1420 405)  routing T_27_25.sp4_v_b_9 <X> T_27_25.lc_trk_g1_1
 (26 5)  (1428 405)  (1428 405)  routing T_27_25.lc_trk_g2_2 <X> T_27_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (1430 405)  (1430 405)  routing T_27_25.lc_trk_g2_2 <X> T_27_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1431 405)  (1431 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (1434 405)  (1434 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1436 405)  (1436 405)  routing T_27_25.lc_trk_g1_1 <X> T_27_25.input_2_2
 (36 5)  (1438 405)  (1438 405)  LC_2 Logic Functioning bit
 (37 5)  (1439 405)  (1439 405)  LC_2 Logic Functioning bit
 (38 5)  (1440 405)  (1440 405)  LC_2 Logic Functioning bit
 (39 5)  (1441 405)  (1441 405)  LC_2 Logic Functioning bit
 (40 5)  (1442 405)  (1442 405)  LC_2 Logic Functioning bit
 (41 5)  (1443 405)  (1443 405)  LC_2 Logic Functioning bit
 (43 5)  (1445 405)  (1445 405)  LC_2 Logic Functioning bit
 (44 5)  (1446 405)  (1446 405)  LC_2 Logic Functioning bit
 (14 7)  (1416 407)  (1416 407)  routing T_27_25.sp4_h_r_4 <X> T_27_25.lc_trk_g1_4
 (15 7)  (1417 407)  (1417 407)  routing T_27_25.sp4_h_r_4 <X> T_27_25.lc_trk_g1_4
 (16 7)  (1418 407)  (1418 407)  routing T_27_25.sp4_h_r_4 <X> T_27_25.lc_trk_g1_4
 (17 7)  (1419 407)  (1419 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (25 8)  (1427 408)  (1427 408)  routing T_27_25.sp4_h_r_34 <X> T_27_25.lc_trk_g2_2
 (27 8)  (1429 408)  (1429 408)  routing T_27_25.lc_trk_g3_0 <X> T_27_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (1430 408)  (1430 408)  routing T_27_25.lc_trk_g3_0 <X> T_27_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1431 408)  (1431 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1433 408)  (1433 408)  routing T_27_25.lc_trk_g1_4 <X> T_27_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (1434 408)  (1434 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1436 408)  (1436 408)  routing T_27_25.lc_trk_g1_4 <X> T_27_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (1438 408)  (1438 408)  LC_4 Logic Functioning bit
 (37 8)  (1439 408)  (1439 408)  LC_4 Logic Functioning bit
 (38 8)  (1440 408)  (1440 408)  LC_4 Logic Functioning bit
 (39 8)  (1441 408)  (1441 408)  LC_4 Logic Functioning bit
 (40 8)  (1442 408)  (1442 408)  LC_4 Logic Functioning bit
 (41 8)  (1443 408)  (1443 408)  LC_4 Logic Functioning bit
 (42 8)  (1444 408)  (1444 408)  LC_4 Logic Functioning bit
 (43 8)  (1445 408)  (1445 408)  LC_4 Logic Functioning bit
 (45 8)  (1447 408)  (1447 408)  LC_4 Logic Functioning bit
 (22 9)  (1424 409)  (1424 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1425 409)  (1425 409)  routing T_27_25.sp4_h_r_34 <X> T_27_25.lc_trk_g2_2
 (24 9)  (1426 409)  (1426 409)  routing T_27_25.sp4_h_r_34 <X> T_27_25.lc_trk_g2_2
 (26 9)  (1428 409)  (1428 409)  routing T_27_25.lc_trk_g2_2 <X> T_27_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1430 409)  (1430 409)  routing T_27_25.lc_trk_g2_2 <X> T_27_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1431 409)  (1431 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (1434 409)  (1434 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1436 409)  (1436 409)  routing T_27_25.lc_trk_g1_1 <X> T_27_25.input_2_4
 (36 9)  (1438 409)  (1438 409)  LC_4 Logic Functioning bit
 (37 9)  (1439 409)  (1439 409)  LC_4 Logic Functioning bit
 (38 9)  (1440 409)  (1440 409)  LC_4 Logic Functioning bit
 (39 9)  (1441 409)  (1441 409)  LC_4 Logic Functioning bit
 (40 9)  (1442 409)  (1442 409)  LC_4 Logic Functioning bit
 (41 9)  (1443 409)  (1443 409)  LC_4 Logic Functioning bit
 (43 9)  (1445 409)  (1445 409)  LC_4 Logic Functioning bit
 (44 9)  (1446 409)  (1446 409)  LC_4 Logic Functioning bit
 (7 10)  (1409 410)  (1409 410)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (1409 411)  (1409 411)  Column buffer control bit: LH_colbuf_cntl_2

 (15 13)  (1417 413)  (1417 413)  routing T_27_25.sp4_v_t_29 <X> T_27_25.lc_trk_g3_0
 (16 13)  (1418 413)  (1418 413)  routing T_27_25.sp4_v_t_29 <X> T_27_25.lc_trk_g3_0
 (17 13)  (1419 413)  (1419 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (1402 414)  (1402 414)  routing T_27_25.glb_netwk_6 <X> T_27_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 414)  (1403 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1402 415)  (1402 415)  routing T_27_25.glb_netwk_6 <X> T_27_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1409 415)  (1409 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_28_25

 (15 0)  (1471 400)  (1471 400)  routing T_28_25.bot_op_1 <X> T_28_25.lc_trk_g0_1
 (17 0)  (1473 400)  (1473 400)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 1)  (1478 401)  (1478 401)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1480 401)  (1480 401)  routing T_28_25.bot_op_2 <X> T_28_25.lc_trk_g0_2
 (14 2)  (1470 402)  (1470 402)  routing T_28_25.lft_op_4 <X> T_28_25.lc_trk_g0_4
 (37 2)  (1493 402)  (1493 402)  LC_1 Logic Functioning bit
 (39 2)  (1495 402)  (1495 402)  LC_1 Logic Functioning bit
 (40 2)  (1496 402)  (1496 402)  LC_1 Logic Functioning bit
 (42 2)  (1498 402)  (1498 402)  LC_1 Logic Functioning bit
 (53 2)  (1509 402)  (1509 402)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (3 3)  (1459 403)  (1459 403)  routing T_28_25.sp12_v_b_0 <X> T_28_25.sp12_h_l_23
 (15 3)  (1471 403)  (1471 403)  routing T_28_25.lft_op_4 <X> T_28_25.lc_trk_g0_4
 (17 3)  (1473 403)  (1473 403)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (1485 403)  (1485 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (1492 403)  (1492 403)  LC_1 Logic Functioning bit
 (38 3)  (1494 403)  (1494 403)  LC_1 Logic Functioning bit
 (41 3)  (1497 403)  (1497 403)  LC_1 Logic Functioning bit
 (43 3)  (1499 403)  (1499 403)  LC_1 Logic Functioning bit
 (22 6)  (1478 406)  (1478 406)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1480 406)  (1480 406)  routing T_28_25.bot_op_7 <X> T_28_25.lc_trk_g1_7
 (26 8)  (1482 408)  (1482 408)  routing T_28_25.lc_trk_g1_7 <X> T_28_25.wire_logic_cluster/lc_4/in_0
 (37 8)  (1493 408)  (1493 408)  LC_4 Logic Functioning bit
 (39 8)  (1495 408)  (1495 408)  LC_4 Logic Functioning bit
 (40 8)  (1496 408)  (1496 408)  LC_4 Logic Functioning bit
 (42 8)  (1498 408)  (1498 408)  LC_4 Logic Functioning bit
 (46 8)  (1502 408)  (1502 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (1482 409)  (1482 409)  routing T_28_25.lc_trk_g1_7 <X> T_28_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (1483 409)  (1483 409)  routing T_28_25.lc_trk_g1_7 <X> T_28_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 409)  (1485 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1492 409)  (1492 409)  LC_4 Logic Functioning bit
 (38 9)  (1494 409)  (1494 409)  LC_4 Logic Functioning bit
 (41 9)  (1497 409)  (1497 409)  LC_4 Logic Functioning bit
 (43 9)  (1499 409)  (1499 409)  LC_4 Logic Functioning bit
 (7 10)  (1463 410)  (1463 410)  Column buffer control bit: LH_colbuf_cntl_3

 (31 10)  (1487 410)  (1487 410)  routing T_28_25.lc_trk_g0_4 <X> T_28_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 410)  (1488 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (1496 410)  (1496 410)  LC_5 Logic Functioning bit
 (41 10)  (1497 410)  (1497 410)  LC_5 Logic Functioning bit
 (42 10)  (1498 410)  (1498 410)  LC_5 Logic Functioning bit
 (43 10)  (1499 410)  (1499 410)  LC_5 Logic Functioning bit
 (7 11)  (1463 411)  (1463 411)  Column buffer control bit: LH_colbuf_cntl_2

 (40 11)  (1496 411)  (1496 411)  LC_5 Logic Functioning bit
 (41 11)  (1497 411)  (1497 411)  LC_5 Logic Functioning bit
 (42 11)  (1498 411)  (1498 411)  LC_5 Logic Functioning bit
 (43 11)  (1499 411)  (1499 411)  LC_5 Logic Functioning bit
 (53 11)  (1509 411)  (1509 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (37 12)  (1493 412)  (1493 412)  LC_6 Logic Functioning bit
 (39 12)  (1495 412)  (1495 412)  LC_6 Logic Functioning bit
 (40 12)  (1496 412)  (1496 412)  LC_6 Logic Functioning bit
 (42 12)  (1498 412)  (1498 412)  LC_6 Logic Functioning bit
 (52 12)  (1508 412)  (1508 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (1482 413)  (1482 413)  routing T_28_25.lc_trk_g0_2 <X> T_28_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 413)  (1485 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (1492 413)  (1492 413)  LC_6 Logic Functioning bit
 (38 13)  (1494 413)  (1494 413)  LC_6 Logic Functioning bit
 (41 13)  (1497 413)  (1497 413)  LC_6 Logic Functioning bit
 (43 13)  (1499 413)  (1499 413)  LC_6 Logic Functioning bit
 (7 15)  (1463 415)  (1463 415)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (1468 415)  (1468 415)  routing T_28_25.sp4_h_l_46 <X> T_28_25.sp4_v_t_46


LogicTile_29_25

 (11 2)  (1521 402)  (1521 402)  routing T_29_25.sp4_v_b_11 <X> T_29_25.sp4_v_t_39
 (12 3)  (1522 403)  (1522 403)  routing T_29_25.sp4_v_b_11 <X> T_29_25.sp4_v_t_39
 (13 6)  (1523 406)  (1523 406)  routing T_29_25.sp4_v_b_5 <X> T_29_25.sp4_v_t_40
 (5 8)  (1515 408)  (1515 408)  routing T_29_25.sp4_h_l_38 <X> T_29_25.sp4_h_r_6
 (4 9)  (1514 409)  (1514 409)  routing T_29_25.sp4_h_l_38 <X> T_29_25.sp4_h_r_6
 (10 14)  (1520 414)  (1520 414)  routing T_29_25.sp4_v_b_5 <X> T_29_25.sp4_h_l_47


LogicTile_30_25

 (11 6)  (1575 406)  (1575 406)  routing T_30_25.sp4_h_l_37 <X> T_30_25.sp4_v_t_40


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0

 (12 12)  (1738 412)  (1738 412)  routing T_33_25.span4_horz_43 <X> T_33_25.span4_vert_t_15


IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0

 (11 6)  (6 390)  (6 390)  routing T_0_24.span4_horz_13 <X> T_0_24.span4_vert_t_14
 (12 6)  (5 390)  (5 390)  routing T_0_24.span4_horz_13 <X> T_0_24.span4_vert_t_14
 (11 12)  (6 396)  (6 396)  routing T_0_24.span4_horz_19 <X> T_0_24.span4_vert_t_15
 (12 12)  (5 396)  (5 396)  routing T_0_24.span4_horz_19 <X> T_0_24.span4_vert_t_15


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24

 (6 3)  (132 387)  (132 387)  routing T_3_24.sp4_h_r_0 <X> T_3_24.sp4_h_l_37
 (6 11)  (132 395)  (132 395)  routing T_3_24.sp4_h_r_6 <X> T_3_24.sp4_h_l_43


LogicTile_4_24

 (19 12)  (199 396)  (199 396)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_5_24

 (15 8)  (249 392)  (249 392)  routing T_5_24.rgt_op_1 <X> T_5_24.lc_trk_g2_1
 (17 8)  (251 392)  (251 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (252 392)  (252 392)  routing T_5_24.rgt_op_1 <X> T_5_24.lc_trk_g2_1
 (7 10)  (241 394)  (241 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (241 395)  (241 395)  Column buffer control bit: LH_colbuf_cntl_2

 (32 12)  (266 396)  (266 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 396)  (267 396)  routing T_5_24.lc_trk_g2_1 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (40 12)  (274 396)  (274 396)  LC_6 Logic Functioning bit
 (41 12)  (275 396)  (275 396)  LC_6 Logic Functioning bit
 (42 12)  (276 396)  (276 396)  LC_6 Logic Functioning bit
 (43 12)  (277 396)  (277 396)  LC_6 Logic Functioning bit
 (52 12)  (286 396)  (286 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (40 13)  (274 397)  (274 397)  LC_6 Logic Functioning bit
 (41 13)  (275 397)  (275 397)  LC_6 Logic Functioning bit
 (42 13)  (276 397)  (276 397)  LC_6 Logic Functioning bit
 (43 13)  (277 397)  (277 397)  LC_6 Logic Functioning bit
 (14 14)  (248 398)  (248 398)  routing T_5_24.rgt_op_4 <X> T_5_24.lc_trk_g3_4
 (26 14)  (260 398)  (260 398)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (37 14)  (271 398)  (271 398)  LC_7 Logic Functioning bit
 (39 14)  (273 398)  (273 398)  LC_7 Logic Functioning bit
 (40 14)  (274 398)  (274 398)  LC_7 Logic Functioning bit
 (42 14)  (276 398)  (276 398)  LC_7 Logic Functioning bit
 (46 14)  (280 398)  (280 398)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (7 15)  (241 399)  (241 399)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (249 399)  (249 399)  routing T_5_24.rgt_op_4 <X> T_5_24.lc_trk_g3_4
 (17 15)  (251 399)  (251 399)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (261 399)  (261 399)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 399)  (262 399)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 399)  (263 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (270 399)  (270 399)  LC_7 Logic Functioning bit
 (38 15)  (272 399)  (272 399)  LC_7 Logic Functioning bit
 (41 15)  (275 399)  (275 399)  LC_7 Logic Functioning bit
 (43 15)  (277 399)  (277 399)  LC_7 Logic Functioning bit


LogicTile_6_24

 (0 2)  (288 386)  (288 386)  routing T_6_24.glb_netwk_2 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (2 2)  (290 386)  (290 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (27 2)  (315 386)  (315 386)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 386)  (316 386)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 386)  (317 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 386)  (318 386)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 386)  (319 386)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 386)  (320 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 386)  (321 386)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 386)  (322 386)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 386)  (323 386)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.input_2_1
 (36 2)  (324 386)  (324 386)  LC_1 Logic Functioning bit
 (37 2)  (325 386)  (325 386)  LC_1 Logic Functioning bit
 (38 2)  (326 386)  (326 386)  LC_1 Logic Functioning bit
 (39 2)  (327 386)  (327 386)  LC_1 Logic Functioning bit
 (40 2)  (328 386)  (328 386)  LC_1 Logic Functioning bit
 (41 2)  (329 386)  (329 386)  LC_1 Logic Functioning bit
 (43 2)  (331 386)  (331 386)  LC_1 Logic Functioning bit
 (45 2)  (333 386)  (333 386)  LC_1 Logic Functioning bit
 (26 3)  (314 387)  (314 387)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 387)  (315 387)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 387)  (316 387)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 387)  (317 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 387)  (319 387)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 387)  (320 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (321 387)  (321 387)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.input_2_1
 (34 3)  (322 387)  (322 387)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.input_2_1
 (35 3)  (323 387)  (323 387)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.input_2_1
 (36 3)  (324 387)  (324 387)  LC_1 Logic Functioning bit
 (37 3)  (325 387)  (325 387)  LC_1 Logic Functioning bit
 (38 3)  (326 387)  (326 387)  LC_1 Logic Functioning bit
 (39 3)  (327 387)  (327 387)  LC_1 Logic Functioning bit
 (40 3)  (328 387)  (328 387)  LC_1 Logic Functioning bit
 (41 3)  (329 387)  (329 387)  LC_1 Logic Functioning bit
 (42 3)  (330 387)  (330 387)  LC_1 Logic Functioning bit
 (43 3)  (331 387)  (331 387)  LC_1 Logic Functioning bit
 (44 3)  (332 387)  (332 387)  LC_1 Logic Functioning bit
 (1 4)  (289 388)  (289 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 389)  (288 389)  routing T_6_24.glb_netwk_3 <X> T_6_24.wire_logic_cluster/lc_7/cen
 (19 8)  (307 392)  (307 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (26 8)  (314 392)  (314 392)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 392)  (315 392)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 392)  (316 392)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 392)  (317 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 392)  (319 392)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 392)  (320 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 392)  (321 392)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 392)  (322 392)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 392)  (323 392)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.input_2_4
 (36 8)  (324 392)  (324 392)  LC_4 Logic Functioning bit
 (37 8)  (325 392)  (325 392)  LC_4 Logic Functioning bit
 (38 8)  (326 392)  (326 392)  LC_4 Logic Functioning bit
 (40 8)  (328 392)  (328 392)  LC_4 Logic Functioning bit
 (41 8)  (329 392)  (329 392)  LC_4 Logic Functioning bit
 (42 8)  (330 392)  (330 392)  LC_4 Logic Functioning bit
 (43 8)  (331 392)  (331 392)  LC_4 Logic Functioning bit
 (45 8)  (333 392)  (333 392)  LC_4 Logic Functioning bit
 (26 9)  (314 393)  (314 393)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 393)  (315 393)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 393)  (316 393)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 393)  (317 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 393)  (318 393)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 393)  (319 393)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 393)  (320 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (321 393)  (321 393)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.input_2_4
 (34 9)  (322 393)  (322 393)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.input_2_4
 (36 9)  (324 393)  (324 393)  LC_4 Logic Functioning bit
 (37 9)  (325 393)  (325 393)  LC_4 Logic Functioning bit
 (38 9)  (326 393)  (326 393)  LC_4 Logic Functioning bit
 (39 9)  (327 393)  (327 393)  LC_4 Logic Functioning bit
 (40 9)  (328 393)  (328 393)  LC_4 Logic Functioning bit
 (41 9)  (329 393)  (329 393)  LC_4 Logic Functioning bit
 (42 9)  (330 393)  (330 393)  LC_4 Logic Functioning bit
 (43 9)  (331 393)  (331 393)  LC_4 Logic Functioning bit
 (44 9)  (332 393)  (332 393)  LC_4 Logic Functioning bit
 (7 10)  (295 394)  (295 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (295 395)  (295 395)  Column buffer control bit: LH_colbuf_cntl_2

 (22 13)  (310 397)  (310 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (288 398)  (288 398)  routing T_6_24.glb_netwk_6 <X> T_6_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 398)  (289 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (303 398)  (303 398)  routing T_6_24.sp4_h_r_45 <X> T_6_24.lc_trk_g3_5
 (16 14)  (304 398)  (304 398)  routing T_6_24.sp4_h_r_45 <X> T_6_24.lc_trk_g3_5
 (17 14)  (305 398)  (305 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (306 398)  (306 398)  routing T_6_24.sp4_h_r_45 <X> T_6_24.lc_trk_g3_5
 (22 14)  (310 398)  (310 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (311 398)  (311 398)  routing T_6_24.sp4_v_b_47 <X> T_6_24.lc_trk_g3_7
 (24 14)  (312 398)  (312 398)  routing T_6_24.sp4_v_b_47 <X> T_6_24.lc_trk_g3_7
 (0 15)  (288 399)  (288 399)  routing T_6_24.glb_netwk_6 <X> T_6_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (295 399)  (295 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (306 399)  (306 399)  routing T_6_24.sp4_h_r_45 <X> T_6_24.lc_trk_g3_5
 (22 15)  (310 399)  (310 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_7_24

 (12 0)  (354 384)  (354 384)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_h_r_2
 (11 1)  (353 385)  (353 385)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_h_r_2
 (13 1)  (355 385)  (355 385)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_h_r_2
 (31 2)  (373 386)  (373 386)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 386)  (374 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 386)  (376 386)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (40 2)  (382 386)  (382 386)  LC_1 Logic Functioning bit
 (41 2)  (383 386)  (383 386)  LC_1 Logic Functioning bit
 (42 2)  (384 386)  (384 386)  LC_1 Logic Functioning bit
 (43 2)  (385 386)  (385 386)  LC_1 Logic Functioning bit
 (31 3)  (373 387)  (373 387)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (40 3)  (382 387)  (382 387)  LC_1 Logic Functioning bit
 (41 3)  (383 387)  (383 387)  LC_1 Logic Functioning bit
 (42 3)  (384 387)  (384 387)  LC_1 Logic Functioning bit
 (43 3)  (385 387)  (385 387)  LC_1 Logic Functioning bit
 (51 3)  (393 387)  (393 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 6)  (364 390)  (364 390)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (366 390)  (366 390)  routing T_7_24.bot_op_7 <X> T_7_24.lc_trk_g1_7
 (9 7)  (351 391)  (351 391)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_v_t_41
 (10 7)  (352 391)  (352 391)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_v_t_41
 (7 10)  (349 394)  (349 394)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (354 394)  (354 394)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_h_l_45
 (7 11)  (349 395)  (349 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_24



LogicTile_9_24

 (0 2)  (438 386)  (438 386)  routing T_9_24.glb_netwk_2 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (440 386)  (440 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (15 2)  (453 386)  (453 386)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g0_5
 (16 2)  (454 386)  (454 386)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g0_5
 (17 2)  (455 386)  (455 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (456 386)  (456 386)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g0_5
 (18 3)  (456 387)  (456 387)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g0_5
 (1 4)  (439 388)  (439 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (438 389)  (438 389)  routing T_9_24.glb_netwk_3 <X> T_9_24.wire_logic_cluster/lc_7/cen
 (15 7)  (453 391)  (453 391)  routing T_9_24.sp4_v_t_9 <X> T_9_24.lc_trk_g1_4
 (16 7)  (454 391)  (454 391)  routing T_9_24.sp4_v_t_9 <X> T_9_24.lc_trk_g1_4
 (17 7)  (455 391)  (455 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 9)  (460 393)  (460 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 393)  (461 393)  routing T_9_24.sp4_h_l_15 <X> T_9_24.lc_trk_g2_2
 (24 9)  (462 393)  (462 393)  routing T_9_24.sp4_h_l_15 <X> T_9_24.lc_trk_g2_2
 (25 9)  (463 393)  (463 393)  routing T_9_24.sp4_h_l_15 <X> T_9_24.lc_trk_g2_2
 (7 10)  (445 394)  (445 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (445 395)  (445 395)  Column buffer control bit: LH_colbuf_cntl_2

 (0 14)  (438 398)  (438 398)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 398)  (439 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (460 398)  (460 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (464 398)  (464 398)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (466 398)  (466 398)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 398)  (467 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 398)  (469 398)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 398)  (470 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 398)  (471 398)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 398)  (472 398)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 398)  (473 398)  routing T_9_24.lc_trk_g0_5 <X> T_9_24.input_2_7
 (36 14)  (474 398)  (474 398)  LC_7 Logic Functioning bit
 (37 14)  (475 398)  (475 398)  LC_7 Logic Functioning bit
 (38 14)  (476 398)  (476 398)  LC_7 Logic Functioning bit
 (39 14)  (477 398)  (477 398)  LC_7 Logic Functioning bit
 (40 14)  (478 398)  (478 398)  LC_7 Logic Functioning bit
 (41 14)  (479 398)  (479 398)  LC_7 Logic Functioning bit
 (43 14)  (481 398)  (481 398)  LC_7 Logic Functioning bit
 (45 14)  (483 398)  (483 398)  LC_7 Logic Functioning bit
 (0 15)  (438 399)  (438 399)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (459 399)  (459 399)  routing T_9_24.sp4_r_v_b_47 <X> T_9_24.lc_trk_g3_7
 (27 15)  (465 399)  (465 399)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 399)  (467 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 399)  (468 399)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 399)  (469 399)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 399)  (470 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (474 399)  (474 399)  LC_7 Logic Functioning bit
 (37 15)  (475 399)  (475 399)  LC_7 Logic Functioning bit
 (38 15)  (476 399)  (476 399)  LC_7 Logic Functioning bit
 (39 15)  (477 399)  (477 399)  LC_7 Logic Functioning bit
 (40 15)  (478 399)  (478 399)  LC_7 Logic Functioning bit
 (41 15)  (479 399)  (479 399)  LC_7 Logic Functioning bit
 (42 15)  (480 399)  (480 399)  LC_7 Logic Functioning bit
 (43 15)  (481 399)  (481 399)  LC_7 Logic Functioning bit
 (44 15)  (482 399)  (482 399)  LC_7 Logic Functioning bit


LogicTile_10_24



LogicTile_11_24

 (12 3)  (558 387)  (558 387)  routing T_11_24.sp4_h_l_39 <X> T_11_24.sp4_v_t_39


LogicTile_12_24

 (22 6)  (622 390)  (622 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (13 11)  (613 395)  (613 395)  routing T_12_24.sp4_v_b_3 <X> T_12_24.sp4_h_l_45
 (22 14)  (622 398)  (622 398)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (623 398)  (623 398)  routing T_12_24.sp12_v_t_12 <X> T_12_24.lc_trk_g3_7
 (26 14)  (626 398)  (626 398)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 398)  (627 398)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 398)  (628 398)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 398)  (629 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 398)  (630 398)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 398)  (631 398)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 398)  (632 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 398)  (634 398)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 398)  (636 398)  LC_7 Logic Functioning bit
 (38 14)  (638 398)  (638 398)  LC_7 Logic Functioning bit
 (41 14)  (641 398)  (641 398)  LC_7 Logic Functioning bit
 (43 14)  (643 398)  (643 398)  LC_7 Logic Functioning bit
 (51 14)  (651 398)  (651 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (16 15)  (616 399)  (616 399)  routing T_12_24.sp12_v_b_12 <X> T_12_24.lc_trk_g3_4
 (17 15)  (617 399)  (617 399)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (27 15)  (627 399)  (627 399)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 399)  (628 399)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 399)  (629 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 399)  (630 399)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 399)  (631 399)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 399)  (637 399)  LC_7 Logic Functioning bit
 (39 15)  (639 399)  (639 399)  LC_7 Logic Functioning bit
 (41 15)  (641 399)  (641 399)  LC_7 Logic Functioning bit
 (43 15)  (643 399)  (643 399)  LC_7 Logic Functioning bit


LogicTile_13_24

 (7 11)  (661 395)  (661 395)  Column buffer control bit: LH_colbuf_cntl_2

 (9 11)  (663 395)  (663 395)  routing T_13_24.sp4_v_b_7 <X> T_13_24.sp4_v_t_42
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (14 10)  (722 394)  (722 394)  routing T_14_24.sp4_v_t_17 <X> T_14_24.lc_trk_g2_4
 (22 10)  (730 394)  (730 394)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (731 394)  (731 394)  routing T_14_24.sp12_v_b_23 <X> T_14_24.lc_trk_g2_7
 (26 10)  (734 394)  (734 394)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 394)  (736 394)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 394)  (737 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 394)  (738 394)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 394)  (739 394)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 394)  (740 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 394)  (741 394)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 394)  (744 394)  LC_5 Logic Functioning bit
 (38 10)  (746 394)  (746 394)  LC_5 Logic Functioning bit
 (41 10)  (749 394)  (749 394)  LC_5 Logic Functioning bit
 (43 10)  (751 394)  (751 394)  LC_5 Logic Functioning bit
 (47 10)  (755 394)  (755 394)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (7 11)  (715 395)  (715 395)  Column buffer control bit: LH_colbuf_cntl_2

 (16 11)  (724 395)  (724 395)  routing T_14_24.sp4_v_t_17 <X> T_14_24.lc_trk_g2_4
 (17 11)  (725 395)  (725 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (729 395)  (729 395)  routing T_14_24.sp12_v_b_23 <X> T_14_24.lc_trk_g2_7
 (22 11)  (730 395)  (730 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 395)  (733 395)  routing T_14_24.sp4_r_v_b_38 <X> T_14_24.lc_trk_g2_6
 (26 11)  (734 395)  (734 395)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 395)  (736 395)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 395)  (737 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 395)  (738 395)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (37 11)  (745 395)  (745 395)  LC_5 Logic Functioning bit
 (39 11)  (747 395)  (747 395)  LC_5 Logic Functioning bit
 (41 11)  (749 395)  (749 395)  LC_5 Logic Functioning bit
 (43 11)  (751 395)  (751 395)  LC_5 Logic Functioning bit
 (22 12)  (730 396)  (730 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (22 14)  (730 398)  (730 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (734 398)  (734 398)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 398)  (735 398)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 398)  (736 398)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 398)  (737 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 398)  (739 398)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 398)  (740 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 398)  (741 398)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 398)  (742 398)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 398)  (744 398)  LC_7 Logic Functioning bit
 (38 14)  (746 398)  (746 398)  LC_7 Logic Functioning bit
 (41 14)  (749 398)  (749 398)  LC_7 Logic Functioning bit
 (43 14)  (751 398)  (751 398)  LC_7 Logic Functioning bit
 (48 14)  (756 398)  (756 398)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (724 399)  (724 399)  routing T_14_24.sp12_v_b_12 <X> T_14_24.lc_trk_g3_4
 (17 15)  (725 399)  (725 399)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (27 15)  (735 399)  (735 399)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 399)  (736 399)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 399)  (737 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 399)  (738 399)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 399)  (739 399)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 399)  (744 399)  LC_7 Logic Functioning bit
 (38 15)  (746 399)  (746 399)  LC_7 Logic Functioning bit
 (40 15)  (748 399)  (748 399)  LC_7 Logic Functioning bit
 (42 15)  (750 399)  (750 399)  LC_7 Logic Functioning bit


LogicTile_15_24

 (7 11)  (769 395)  (769 395)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_16_24

 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (3 14)  (819 398)  (819 398)  routing T_16_24.sp12_v_b_1 <X> T_16_24.sp12_v_t_22
 (7 14)  (823 398)  (823 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_17_24

 (19 2)  (893 386)  (893 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (11 12)  (885 396)  (885 396)  routing T_17_24.sp4_v_t_38 <X> T_17_24.sp4_v_b_11
 (13 12)  (887 396)  (887 396)  routing T_17_24.sp4_v_t_38 <X> T_17_24.sp4_v_b_11


LogicTile_18_24



LogicTile_19_24



LogicTile_20_24

 (19 4)  (1055 388)  (1055 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_21_24



LogicTile_22_24



LogicTile_23_24

 (11 10)  (1209 394)  (1209 394)  routing T_23_24.sp4_h_r_2 <X> T_23_24.sp4_v_t_45
 (13 10)  (1211 394)  (1211 394)  routing T_23_24.sp4_h_r_2 <X> T_23_24.sp4_v_t_45
 (12 11)  (1210 395)  (1210 395)  routing T_23_24.sp4_h_r_2 <X> T_23_24.sp4_v_t_45


LogicTile_24_24



RAM_Tile_25_24

 (11 10)  (1317 394)  (1317 394)  routing T_25_24.sp4_h_r_2 <X> T_25_24.sp4_v_t_45
 (13 10)  (1319 394)  (1319 394)  routing T_25_24.sp4_h_r_2 <X> T_25_24.sp4_v_t_45
 (12 11)  (1318 395)  (1318 395)  routing T_25_24.sp4_h_r_2 <X> T_25_24.sp4_v_t_45
 (3 15)  (1309 399)  (1309 399)  routing T_25_24.sp12_h_l_22 <X> T_25_24.sp12_v_t_22


LogicTile_26_24

 (15 6)  (1363 390)  (1363 390)  routing T_26_24.bot_op_5 <X> T_26_24.lc_trk_g1_5
 (17 6)  (1365 390)  (1365 390)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (7 10)  (1355 394)  (1355 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (1355 395)  (1355 395)  Column buffer control bit: LH_colbuf_cntl_2

 (31 14)  (1379 398)  (1379 398)  routing T_26_24.lc_trk_g1_5 <X> T_26_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1380 398)  (1380 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1382 398)  (1382 398)  routing T_26_24.lc_trk_g1_5 <X> T_26_24.wire_logic_cluster/lc_7/in_3
 (40 14)  (1388 398)  (1388 398)  LC_7 Logic Functioning bit
 (41 14)  (1389 398)  (1389 398)  LC_7 Logic Functioning bit
 (42 14)  (1390 398)  (1390 398)  LC_7 Logic Functioning bit
 (43 14)  (1391 398)  (1391 398)  LC_7 Logic Functioning bit
 (46 14)  (1394 398)  (1394 398)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (7 15)  (1355 399)  (1355 399)  Column buffer control bit: LH_colbuf_cntl_6

 (40 15)  (1388 399)  (1388 399)  LC_7 Logic Functioning bit
 (41 15)  (1389 399)  (1389 399)  LC_7 Logic Functioning bit
 (42 15)  (1390 399)  (1390 399)  LC_7 Logic Functioning bit
 (43 15)  (1391 399)  (1391 399)  LC_7 Logic Functioning bit


LogicTile_27_24

 (13 3)  (1415 387)  (1415 387)  routing T_27_24.sp4_v_b_9 <X> T_27_24.sp4_h_l_39
 (11 6)  (1413 390)  (1413 390)  routing T_27_24.sp4_v_b_9 <X> T_27_24.sp4_v_t_40
 (13 6)  (1415 390)  (1415 390)  routing T_27_24.sp4_v_b_9 <X> T_27_24.sp4_v_t_40


LogicTile_28_24

 (0 2)  (1456 386)  (1456 386)  routing T_28_24.glb_netwk_2 <X> T_28_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 386)  (1458 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (28 2)  (1484 386)  (1484 386)  routing T_28_24.lc_trk_g2_2 <X> T_28_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 386)  (1485 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 386)  (1488 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1489 386)  (1489 386)  routing T_28_24.lc_trk_g3_3 <X> T_28_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (1490 386)  (1490 386)  routing T_28_24.lc_trk_g3_3 <X> T_28_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 386)  (1492 386)  LC_1 Logic Functioning bit
 (38 2)  (1494 386)  (1494 386)  LC_1 Logic Functioning bit
 (39 2)  (1495 386)  (1495 386)  LC_1 Logic Functioning bit
 (40 2)  (1496 386)  (1496 386)  LC_1 Logic Functioning bit
 (41 2)  (1497 386)  (1497 386)  LC_1 Logic Functioning bit
 (42 2)  (1498 386)  (1498 386)  LC_1 Logic Functioning bit
 (43 2)  (1499 386)  (1499 386)  LC_1 Logic Functioning bit
 (45 2)  (1501 386)  (1501 386)  LC_1 Logic Functioning bit
 (28 3)  (1484 387)  (1484 387)  routing T_28_24.lc_trk_g2_1 <X> T_28_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 387)  (1485 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1486 387)  (1486 387)  routing T_28_24.lc_trk_g2_2 <X> T_28_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (1487 387)  (1487 387)  routing T_28_24.lc_trk_g3_3 <X> T_28_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (1488 387)  (1488 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1489 387)  (1489 387)  routing T_28_24.lc_trk_g3_0 <X> T_28_24.input_2_1
 (34 3)  (1490 387)  (1490 387)  routing T_28_24.lc_trk_g3_0 <X> T_28_24.input_2_1
 (36 3)  (1492 387)  (1492 387)  LC_1 Logic Functioning bit
 (37 3)  (1493 387)  (1493 387)  LC_1 Logic Functioning bit
 (38 3)  (1494 387)  (1494 387)  LC_1 Logic Functioning bit
 (39 3)  (1495 387)  (1495 387)  LC_1 Logic Functioning bit
 (40 3)  (1496 387)  (1496 387)  LC_1 Logic Functioning bit
 (41 3)  (1497 387)  (1497 387)  LC_1 Logic Functioning bit
 (42 3)  (1498 387)  (1498 387)  LC_1 Logic Functioning bit
 (43 3)  (1499 387)  (1499 387)  LC_1 Logic Functioning bit
 (44 3)  (1500 387)  (1500 387)  LC_1 Logic Functioning bit
 (1 4)  (1457 388)  (1457 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (28 4)  (1484 388)  (1484 388)  routing T_28_24.lc_trk_g2_1 <X> T_28_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 388)  (1485 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 388)  (1488 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1489 388)  (1489 388)  routing T_28_24.lc_trk_g3_0 <X> T_28_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 388)  (1490 388)  routing T_28_24.lc_trk_g3_0 <X> T_28_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 388)  (1492 388)  LC_2 Logic Functioning bit
 (38 4)  (1494 388)  (1494 388)  LC_2 Logic Functioning bit
 (39 4)  (1495 388)  (1495 388)  LC_2 Logic Functioning bit
 (40 4)  (1496 388)  (1496 388)  LC_2 Logic Functioning bit
 (41 4)  (1497 388)  (1497 388)  LC_2 Logic Functioning bit
 (42 4)  (1498 388)  (1498 388)  LC_2 Logic Functioning bit
 (43 4)  (1499 388)  (1499 388)  LC_2 Logic Functioning bit
 (45 4)  (1501 388)  (1501 388)  LC_2 Logic Functioning bit
 (0 5)  (1456 389)  (1456 389)  routing T_28_24.glb_netwk_3 <X> T_28_24.wire_logic_cluster/lc_7/cen
 (26 5)  (1482 389)  (1482 389)  routing T_28_24.lc_trk_g2_2 <X> T_28_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (1484 389)  (1484 389)  routing T_28_24.lc_trk_g2_2 <X> T_28_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 389)  (1485 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (1488 389)  (1488 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1489 389)  (1489 389)  routing T_28_24.lc_trk_g3_3 <X> T_28_24.input_2_2
 (34 5)  (1490 389)  (1490 389)  routing T_28_24.lc_trk_g3_3 <X> T_28_24.input_2_2
 (35 5)  (1491 389)  (1491 389)  routing T_28_24.lc_trk_g3_3 <X> T_28_24.input_2_2
 (36 5)  (1492 389)  (1492 389)  LC_2 Logic Functioning bit
 (37 5)  (1493 389)  (1493 389)  LC_2 Logic Functioning bit
 (38 5)  (1494 389)  (1494 389)  LC_2 Logic Functioning bit
 (39 5)  (1495 389)  (1495 389)  LC_2 Logic Functioning bit
 (40 5)  (1496 389)  (1496 389)  LC_2 Logic Functioning bit
 (41 5)  (1497 389)  (1497 389)  LC_2 Logic Functioning bit
 (42 5)  (1498 389)  (1498 389)  LC_2 Logic Functioning bit
 (43 5)  (1499 389)  (1499 389)  LC_2 Logic Functioning bit
 (44 5)  (1500 389)  (1500 389)  LC_2 Logic Functioning bit
 (17 8)  (1473 392)  (1473 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 9)  (1478 393)  (1478 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1479 393)  (1479 393)  routing T_28_24.sp4_v_b_42 <X> T_28_24.lc_trk_g2_2
 (24 9)  (1480 393)  (1480 393)  routing T_28_24.sp4_v_b_42 <X> T_28_24.lc_trk_g2_2
 (7 10)  (1463 394)  (1463 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (1463 395)  (1463 395)  Column buffer control bit: LH_colbuf_cntl_2

 (22 12)  (1478 396)  (1478 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1479 396)  (1479 396)  routing T_28_24.sp12_v_b_19 <X> T_28_24.lc_trk_g3_3
 (17 13)  (1473 397)  (1473 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1477 397)  (1477 397)  routing T_28_24.sp12_v_b_19 <X> T_28_24.lc_trk_g3_3
 (0 14)  (1456 398)  (1456 398)  routing T_28_24.glb_netwk_6 <X> T_28_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 398)  (1457 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (1467 398)  (1467 398)  routing T_28_24.sp4_h_l_43 <X> T_28_24.sp4_v_t_46
 (28 14)  (1484 398)  (1484 398)  routing T_28_24.lc_trk_g2_2 <X> T_28_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 398)  (1485 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 398)  (1488 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1489 398)  (1489 398)  routing T_28_24.lc_trk_g3_3 <X> T_28_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (1490 398)  (1490 398)  routing T_28_24.lc_trk_g3_3 <X> T_28_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 398)  (1492 398)  LC_7 Logic Functioning bit
 (38 14)  (1494 398)  (1494 398)  LC_7 Logic Functioning bit
 (39 14)  (1495 398)  (1495 398)  LC_7 Logic Functioning bit
 (40 14)  (1496 398)  (1496 398)  LC_7 Logic Functioning bit
 (41 14)  (1497 398)  (1497 398)  LC_7 Logic Functioning bit
 (42 14)  (1498 398)  (1498 398)  LC_7 Logic Functioning bit
 (43 14)  (1499 398)  (1499 398)  LC_7 Logic Functioning bit
 (45 14)  (1501 398)  (1501 398)  LC_7 Logic Functioning bit
 (0 15)  (1456 399)  (1456 399)  routing T_28_24.glb_netwk_6 <X> T_28_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (1463 399)  (1463 399)  Column buffer control bit: LH_colbuf_cntl_6

 (28 15)  (1484 399)  (1484 399)  routing T_28_24.lc_trk_g2_1 <X> T_28_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 399)  (1485 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1486 399)  (1486 399)  routing T_28_24.lc_trk_g2_2 <X> T_28_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (1487 399)  (1487 399)  routing T_28_24.lc_trk_g3_3 <X> T_28_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (1488 399)  (1488 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1489 399)  (1489 399)  routing T_28_24.lc_trk_g3_0 <X> T_28_24.input_2_7
 (34 15)  (1490 399)  (1490 399)  routing T_28_24.lc_trk_g3_0 <X> T_28_24.input_2_7
 (36 15)  (1492 399)  (1492 399)  LC_7 Logic Functioning bit
 (37 15)  (1493 399)  (1493 399)  LC_7 Logic Functioning bit
 (38 15)  (1494 399)  (1494 399)  LC_7 Logic Functioning bit
 (39 15)  (1495 399)  (1495 399)  LC_7 Logic Functioning bit
 (40 15)  (1496 399)  (1496 399)  LC_7 Logic Functioning bit
 (41 15)  (1497 399)  (1497 399)  LC_7 Logic Functioning bit
 (42 15)  (1498 399)  (1498 399)  LC_7 Logic Functioning bit
 (43 15)  (1499 399)  (1499 399)  LC_7 Logic Functioning bit
 (44 15)  (1500 399)  (1500 399)  LC_7 Logic Functioning bit


LogicTile_29_24

 (13 3)  (1523 387)  (1523 387)  routing T_29_24.sp4_v_b_9 <X> T_29_24.sp4_h_l_39
 (4 14)  (1514 398)  (1514 398)  routing T_29_24.sp4_v_b_9 <X> T_29_24.sp4_v_t_44


LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 370)  (6 370)  routing T_0_23.span4_horz_7 <X> T_0_23.span4_vert_t_13
 (12 2)  (5 370)  (5 370)  routing T_0_23.span4_horz_7 <X> T_0_23.span4_vert_t_13
 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 380)  (6 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15
 (12 12)  (5 380)  (5 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15


LogicTile_3_23

 (5 10)  (131 378)  (131 378)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43
 (4 11)  (130 379)  (130 379)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0
 (8 10)  (188 378)  (188 378)  routing T_4_23.sp4_h_r_11 <X> T_4_23.sp4_h_l_42
 (10 10)  (190 378)  (190 378)  routing T_4_23.sp4_h_r_11 <X> T_4_23.sp4_h_l_42
 (4 14)  (184 382)  (184 382)  routing T_4_23.sp4_h_r_3 <X> T_4_23.sp4_v_t_44
 (6 14)  (186 382)  (186 382)  routing T_4_23.sp4_h_r_3 <X> T_4_23.sp4_v_t_44
 (5 15)  (185 383)  (185 383)  routing T_4_23.sp4_h_r_3 <X> T_4_23.sp4_v_t_44
 (19 15)  (199 383)  (199 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_23

 (25 2)  (259 370)  (259 370)  routing T_5_23.bnr_op_6 <X> T_5_23.lc_trk_g0_6
 (22 3)  (256 371)  (256 371)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (259 371)  (259 371)  routing T_5_23.bnr_op_6 <X> T_5_23.lc_trk_g0_6
 (26 6)  (260 374)  (260 374)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (37 6)  (271 374)  (271 374)  LC_3 Logic Functioning bit
 (39 6)  (273 374)  (273 374)  LC_3 Logic Functioning bit
 (40 6)  (274 374)  (274 374)  LC_3 Logic Functioning bit
 (42 6)  (276 374)  (276 374)  LC_3 Logic Functioning bit
 (46 6)  (280 374)  (280 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (261 375)  (261 375)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 375)  (262 375)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 375)  (263 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (270 375)  (270 375)  LC_3 Logic Functioning bit
 (38 7)  (272 375)  (272 375)  LC_3 Logic Functioning bit
 (41 7)  (275 375)  (275 375)  LC_3 Logic Functioning bit
 (43 7)  (277 375)  (277 375)  LC_3 Logic Functioning bit
 (31 10)  (265 378)  (265 378)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 378)  (266 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 378)  (267 378)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 378)  (268 378)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (40 10)  (274 378)  (274 378)  LC_5 Logic Functioning bit
 (41 10)  (275 378)  (275 378)  LC_5 Logic Functioning bit
 (42 10)  (276 378)  (276 378)  LC_5 Logic Functioning bit
 (43 10)  (277 378)  (277 378)  LC_5 Logic Functioning bit
 (40 11)  (274 379)  (274 379)  LC_5 Logic Functioning bit
 (41 11)  (275 379)  (275 379)  LC_5 Logic Functioning bit
 (42 11)  (276 379)  (276 379)  LC_5 Logic Functioning bit
 (43 11)  (277 379)  (277 379)  LC_5 Logic Functioning bit
 (51 11)  (285 379)  (285 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 14)  (249 382)  (249 382)  routing T_5_23.rgt_op_5 <X> T_5_23.lc_trk_g3_5
 (17 14)  (251 382)  (251 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (252 382)  (252 382)  routing T_5_23.rgt_op_5 <X> T_5_23.lc_trk_g3_5
 (31 14)  (265 382)  (265 382)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 382)  (266 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (274 382)  (274 382)  LC_7 Logic Functioning bit
 (41 14)  (275 382)  (275 382)  LC_7 Logic Functioning bit
 (42 14)  (276 382)  (276 382)  LC_7 Logic Functioning bit
 (43 14)  (277 382)  (277 382)  LC_7 Logic Functioning bit
 (14 15)  (248 383)  (248 383)  routing T_5_23.sp4_r_v_b_44 <X> T_5_23.lc_trk_g3_4
 (17 15)  (251 383)  (251 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (31 15)  (265 383)  (265 383)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (40 15)  (274 383)  (274 383)  LC_7 Logic Functioning bit
 (41 15)  (275 383)  (275 383)  LC_7 Logic Functioning bit
 (42 15)  (276 383)  (276 383)  LC_7 Logic Functioning bit
 (43 15)  (277 383)  (277 383)  LC_7 Logic Functioning bit
 (46 15)  (280 383)  (280 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_6_23

 (0 2)  (288 370)  (288 370)  routing T_6_23.glb_netwk_2 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (2 2)  (290 370)  (290 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 2)  (310 370)  (310 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (315 370)  (315 370)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 370)  (316 370)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 370)  (317 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 370)  (318 370)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 370)  (320 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 370)  (321 370)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 370)  (323 370)  routing T_6_23.lc_trk_g0_7 <X> T_6_23.input_2_1
 (36 2)  (324 370)  (324 370)  LC_1 Logic Functioning bit
 (37 2)  (325 370)  (325 370)  LC_1 Logic Functioning bit
 (38 2)  (326 370)  (326 370)  LC_1 Logic Functioning bit
 (40 2)  (328 370)  (328 370)  LC_1 Logic Functioning bit
 (41 2)  (329 370)  (329 370)  LC_1 Logic Functioning bit
 (42 2)  (330 370)  (330 370)  LC_1 Logic Functioning bit
 (43 2)  (331 370)  (331 370)  LC_1 Logic Functioning bit
 (45 2)  (333 370)  (333 370)  LC_1 Logic Functioning bit
 (52 2)  (340 370)  (340 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (309 371)  (309 371)  routing T_6_23.sp4_r_v_b_31 <X> T_6_23.lc_trk_g0_7
 (26 3)  (314 371)  (314 371)  routing T_6_23.lc_trk_g1_2 <X> T_6_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 371)  (315 371)  routing T_6_23.lc_trk_g1_2 <X> T_6_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 371)  (317 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 371)  (319 371)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 371)  (320 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (323 371)  (323 371)  routing T_6_23.lc_trk_g0_7 <X> T_6_23.input_2_1
 (36 3)  (324 371)  (324 371)  LC_1 Logic Functioning bit
 (37 3)  (325 371)  (325 371)  LC_1 Logic Functioning bit
 (38 3)  (326 371)  (326 371)  LC_1 Logic Functioning bit
 (39 3)  (327 371)  (327 371)  LC_1 Logic Functioning bit
 (40 3)  (328 371)  (328 371)  LC_1 Logic Functioning bit
 (41 3)  (329 371)  (329 371)  LC_1 Logic Functioning bit
 (42 3)  (330 371)  (330 371)  LC_1 Logic Functioning bit
 (43 3)  (331 371)  (331 371)  LC_1 Logic Functioning bit
 (44 3)  (332 371)  (332 371)  LC_1 Logic Functioning bit
 (1 4)  (289 372)  (289 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0
 (25 4)  (313 372)  (313 372)  routing T_6_23.sp4_h_r_10 <X> T_6_23.lc_trk_g1_2
 (0 5)  (288 373)  (288 373)  routing T_6_23.glb_netwk_3 <X> T_6_23.wire_logic_cluster/lc_7/cen
 (22 5)  (310 373)  (310 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (311 373)  (311 373)  routing T_6_23.sp4_h_r_10 <X> T_6_23.lc_trk_g1_2
 (24 5)  (312 373)  (312 373)  routing T_6_23.sp4_h_r_10 <X> T_6_23.lc_trk_g1_2
 (22 9)  (310 377)  (310 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (313 377)  (313 377)  routing T_6_23.sp4_r_v_b_34 <X> T_6_23.lc_trk_g2_2
 (27 10)  (315 378)  (315 378)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 378)  (316 378)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 378)  (317 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 378)  (318 378)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 378)  (320 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 378)  (321 378)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 378)  (323 378)  routing T_6_23.lc_trk_g0_7 <X> T_6_23.input_2_5
 (36 10)  (324 378)  (324 378)  LC_5 Logic Functioning bit
 (37 10)  (325 378)  (325 378)  LC_5 Logic Functioning bit
 (38 10)  (326 378)  (326 378)  LC_5 Logic Functioning bit
 (40 10)  (328 378)  (328 378)  LC_5 Logic Functioning bit
 (41 10)  (329 378)  (329 378)  LC_5 Logic Functioning bit
 (42 10)  (330 378)  (330 378)  LC_5 Logic Functioning bit
 (43 10)  (331 378)  (331 378)  LC_5 Logic Functioning bit
 (45 10)  (333 378)  (333 378)  LC_5 Logic Functioning bit
 (26 11)  (314 379)  (314 379)  routing T_6_23.lc_trk_g1_2 <X> T_6_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 379)  (315 379)  routing T_6_23.lc_trk_g1_2 <X> T_6_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 379)  (317 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 379)  (319 379)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 379)  (320 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (323 379)  (323 379)  routing T_6_23.lc_trk_g0_7 <X> T_6_23.input_2_5
 (36 11)  (324 379)  (324 379)  LC_5 Logic Functioning bit
 (37 11)  (325 379)  (325 379)  LC_5 Logic Functioning bit
 (38 11)  (326 379)  (326 379)  LC_5 Logic Functioning bit
 (39 11)  (327 379)  (327 379)  LC_5 Logic Functioning bit
 (40 11)  (328 379)  (328 379)  LC_5 Logic Functioning bit
 (41 11)  (329 379)  (329 379)  LC_5 Logic Functioning bit
 (42 11)  (330 379)  (330 379)  LC_5 Logic Functioning bit
 (43 11)  (331 379)  (331 379)  LC_5 Logic Functioning bit
 (44 11)  (332 379)  (332 379)  LC_5 Logic Functioning bit
 (8 13)  (296 381)  (296 381)  routing T_6_23.sp4_h_r_10 <X> T_6_23.sp4_v_b_10
 (0 14)  (288 382)  (288 382)  routing T_6_23.glb_netwk_6 <X> T_6_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 382)  (289 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (305 382)  (305 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (288 383)  (288 383)  routing T_6_23.glb_netwk_6 <X> T_6_23.wire_logic_cluster/lc_7/s_r


LogicTile_7_23

 (0 2)  (342 370)  (342 370)  routing T_7_23.glb_netwk_2 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (2 2)  (344 370)  (344 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (343 372)  (343 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (356 372)  (356 372)  routing T_7_23.sp12_h_r_0 <X> T_7_23.lc_trk_g1_0
 (0 5)  (342 373)  (342 373)  routing T_7_23.glb_netwk_3 <X> T_7_23.wire_logic_cluster/lc_7/cen
 (14 5)  (356 373)  (356 373)  routing T_7_23.sp12_h_r_0 <X> T_7_23.lc_trk_g1_0
 (15 5)  (357 373)  (357 373)  routing T_7_23.sp12_h_r_0 <X> T_7_23.lc_trk_g1_0
 (17 5)  (359 373)  (359 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (15 6)  (357 374)  (357 374)  routing T_7_23.sp4_v_b_21 <X> T_7_23.lc_trk_g1_5
 (16 6)  (358 374)  (358 374)  routing T_7_23.sp4_v_b_21 <X> T_7_23.lc_trk_g1_5
 (17 6)  (359 374)  (359 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 8)  (367 376)  (367 376)  routing T_7_23.sp4_v_t_23 <X> T_7_23.lc_trk_g2_2
 (22 9)  (364 377)  (364 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (365 377)  (365 377)  routing T_7_23.sp4_v_t_23 <X> T_7_23.lc_trk_g2_2
 (25 9)  (367 377)  (367 377)  routing T_7_23.sp4_v_t_23 <X> T_7_23.lc_trk_g2_2
 (21 10)  (363 378)  (363 378)  routing T_7_23.sp4_v_t_18 <X> T_7_23.lc_trk_g2_7
 (22 10)  (364 378)  (364 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (365 378)  (365 378)  routing T_7_23.sp4_v_t_18 <X> T_7_23.lc_trk_g2_7
 (0 14)  (342 382)  (342 382)  routing T_7_23.glb_netwk_6 <X> T_7_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 382)  (343 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (368 382)  (368 382)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 382)  (369 382)  routing T_7_23.lc_trk_g1_5 <X> T_7_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 382)  (371 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 382)  (372 382)  routing T_7_23.lc_trk_g1_5 <X> T_7_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 382)  (374 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 382)  (375 382)  routing T_7_23.lc_trk_g2_2 <X> T_7_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 382)  (378 382)  LC_7 Logic Functioning bit
 (37 14)  (379 382)  (379 382)  LC_7 Logic Functioning bit
 (38 14)  (380 382)  (380 382)  LC_7 Logic Functioning bit
 (40 14)  (382 382)  (382 382)  LC_7 Logic Functioning bit
 (41 14)  (383 382)  (383 382)  LC_7 Logic Functioning bit
 (42 14)  (384 382)  (384 382)  LC_7 Logic Functioning bit
 (43 14)  (385 382)  (385 382)  LC_7 Logic Functioning bit
 (45 14)  (387 382)  (387 382)  LC_7 Logic Functioning bit
 (0 15)  (342 383)  (342 383)  routing T_7_23.glb_netwk_6 <X> T_7_23.wire_logic_cluster/lc_7/s_r
 (26 15)  (368 383)  (368 383)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 383)  (370 383)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 383)  (371 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 383)  (373 383)  routing T_7_23.lc_trk_g2_2 <X> T_7_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 383)  (374 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (376 383)  (376 383)  routing T_7_23.lc_trk_g1_0 <X> T_7_23.input_2_7
 (36 15)  (378 383)  (378 383)  LC_7 Logic Functioning bit
 (37 15)  (379 383)  (379 383)  LC_7 Logic Functioning bit
 (38 15)  (380 383)  (380 383)  LC_7 Logic Functioning bit
 (39 15)  (381 383)  (381 383)  LC_7 Logic Functioning bit
 (40 15)  (382 383)  (382 383)  LC_7 Logic Functioning bit
 (41 15)  (383 383)  (383 383)  LC_7 Logic Functioning bit
 (42 15)  (384 383)  (384 383)  LC_7 Logic Functioning bit
 (43 15)  (385 383)  (385 383)  LC_7 Logic Functioning bit
 (44 15)  (386 383)  (386 383)  LC_7 Logic Functioning bit


RAM_Tile_8_23

 (5 9)  (401 377)  (401 377)  routing T_8_23.sp4_h_r_6 <X> T_8_23.sp4_v_b_6


LogicTile_9_23

 (11 12)  (449 380)  (449 380)  routing T_9_23.sp4_v_t_38 <X> T_9_23.sp4_v_b_11
 (13 12)  (451 380)  (451 380)  routing T_9_23.sp4_v_t_38 <X> T_9_23.sp4_v_b_11


LogicTile_10_23

 (8 14)  (500 382)  (500 382)  routing T_10_23.sp4_v_t_47 <X> T_10_23.sp4_h_l_47
 (9 14)  (501 382)  (501 382)  routing T_10_23.sp4_v_t_47 <X> T_10_23.sp4_h_l_47


LogicTile_11_23

 (3 4)  (549 372)  (549 372)  routing T_11_23.sp12_v_b_0 <X> T_11_23.sp12_h_r_0
 (3 5)  (549 373)  (549 373)  routing T_11_23.sp12_v_b_0 <X> T_11_23.sp12_h_r_0


LogicTile_12_23

 (14 1)  (614 369)  (614 369)  routing T_12_23.sp12_h_r_16 <X> T_12_23.lc_trk_g0_0
 (16 1)  (616 369)  (616 369)  routing T_12_23.sp12_h_r_16 <X> T_12_23.lc_trk_g0_0
 (17 1)  (617 369)  (617 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (2 4)  (602 372)  (602 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (9 5)  (609 373)  (609 373)  routing T_12_23.sp4_v_t_41 <X> T_12_23.sp4_v_b_4
 (21 5)  (621 373)  (621 373)  routing T_12_23.sp4_r_v_b_27 <X> T_12_23.lc_trk_g1_3
 (5 10)  (605 378)  (605 378)  routing T_12_23.sp4_v_t_43 <X> T_12_23.sp4_h_l_43
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 378)  (634 378)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 378)  (636 378)  LC_5 Logic Functioning bit
 (37 10)  (637 378)  (637 378)  LC_5 Logic Functioning bit
 (38 10)  (638 378)  (638 378)  LC_5 Logic Functioning bit
 (39 10)  (639 378)  (639 378)  LC_5 Logic Functioning bit
 (41 10)  (641 378)  (641 378)  LC_5 Logic Functioning bit
 (43 10)  (643 378)  (643 378)  LC_5 Logic Functioning bit
 (47 10)  (647 378)  (647 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (6 11)  (606 379)  (606 379)  routing T_12_23.sp4_v_t_43 <X> T_12_23.sp4_h_l_43
 (26 11)  (626 379)  (626 379)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 379)  (627 379)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 379)  (628 379)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 379)  (629 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 379)  (631 379)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 379)  (636 379)  LC_5 Logic Functioning bit
 (38 11)  (638 379)  (638 379)  LC_5 Logic Functioning bit
 (22 13)  (622 381)  (622 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_14_23

 (3 2)  (711 370)  (711 370)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (3 3)  (711 371)  (711 371)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (13 4)  (721 372)  (721 372)  routing T_14_23.sp4_v_t_40 <X> T_14_23.sp4_v_b_5
 (3 6)  (711 374)  (711 374)  routing T_14_23.sp12_v_b_0 <X> T_14_23.sp12_v_t_23


LogicTile_15_23

 (22 0)  (784 368)  (784 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (785 368)  (785 368)  routing T_15_23.sp12_h_l_16 <X> T_15_23.lc_trk_g0_3
 (8 1)  (770 369)  (770 369)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_1
 (9 1)  (771 369)  (771 369)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_1
 (10 1)  (772 369)  (772 369)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_1
 (21 1)  (783 369)  (783 369)  routing T_15_23.sp12_h_l_16 <X> T_15_23.lc_trk_g0_3
 (29 4)  (791 372)  (791 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 372)  (794 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 372)  (795 372)  routing T_15_23.lc_trk_g2_1 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 372)  (798 372)  LC_2 Logic Functioning bit
 (38 4)  (800 372)  (800 372)  LC_2 Logic Functioning bit
 (41 4)  (803 372)  (803 372)  LC_2 Logic Functioning bit
 (43 4)  (805 372)  (805 372)  LC_2 Logic Functioning bit
 (51 4)  (813 372)  (813 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (788 373)  (788 373)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 373)  (790 373)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 373)  (791 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 373)  (792 373)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (37 5)  (799 373)  (799 373)  LC_2 Logic Functioning bit
 (39 5)  (801 373)  (801 373)  LC_2 Logic Functioning bit
 (41 5)  (803 373)  (803 373)  LC_2 Logic Functioning bit
 (43 5)  (805 373)  (805 373)  LC_2 Logic Functioning bit
 (15 8)  (777 376)  (777 376)  routing T_15_23.sp4_h_r_33 <X> T_15_23.lc_trk_g2_1
 (16 8)  (778 376)  (778 376)  routing T_15_23.sp4_h_r_33 <X> T_15_23.lc_trk_g2_1
 (17 8)  (779 376)  (779 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 376)  (780 376)  routing T_15_23.sp4_h_r_33 <X> T_15_23.lc_trk_g2_1
 (25 8)  (787 376)  (787 376)  routing T_15_23.sp12_v_t_1 <X> T_15_23.lc_trk_g2_2
 (22 9)  (784 377)  (784 377)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (786 377)  (786 377)  routing T_15_23.sp12_v_t_1 <X> T_15_23.lc_trk_g2_2
 (25 9)  (787 377)  (787 377)  routing T_15_23.sp12_v_t_1 <X> T_15_23.lc_trk_g2_2


LogicTile_16_23

 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (3 1)  (819 369)  (819 369)  routing T_16_23.sp12_h_l_23 <X> T_16_23.sp12_v_b_0
 (3 7)  (819 375)  (819 375)  routing T_16_23.sp12_h_l_23 <X> T_16_23.sp12_v_t_23
 (9 9)  (825 377)  (825 377)  routing T_16_23.sp4_v_t_46 <X> T_16_23.sp4_v_b_7
 (10 9)  (826 377)  (826 377)  routing T_16_23.sp4_v_t_46 <X> T_16_23.sp4_v_b_7
 (16 11)  (832 379)  (832 379)  routing T_16_23.sp12_v_b_12 <X> T_16_23.lc_trk_g2_4
 (17 11)  (833 379)  (833 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (16 14)  (832 382)  (832 382)  routing T_16_23.sp12_v_t_10 <X> T_16_23.lc_trk_g3_5
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (28 14)  (844 382)  (844 382)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 382)  (846 382)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 382)  (847 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 382)  (849 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 382)  (850 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 382)  (852 382)  LC_7 Logic Functioning bit
 (38 14)  (854 382)  (854 382)  LC_7 Logic Functioning bit
 (41 14)  (857 382)  (857 382)  LC_7 Logic Functioning bit
 (43 14)  (859 382)  (859 382)  LC_7 Logic Functioning bit
 (47 14)  (863 382)  (863 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (29 15)  (845 383)  (845 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (852 383)  (852 383)  LC_7 Logic Functioning bit
 (38 15)  (854 383)  (854 383)  LC_7 Logic Functioning bit
 (40 15)  (856 383)  (856 383)  LC_7 Logic Functioning bit
 (42 15)  (858 383)  (858 383)  LC_7 Logic Functioning bit


LogicTile_17_23

 (6 0)  (880 368)  (880 368)  routing T_17_23.sp4_v_t_44 <X> T_17_23.sp4_v_b_0
 (5 1)  (879 369)  (879 369)  routing T_17_23.sp4_v_t_44 <X> T_17_23.sp4_v_b_0
 (2 4)  (876 372)  (876 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 15)  (878 383)  (878 383)  routing T_17_23.sp4_v_b_4 <X> T_17_23.sp4_h_l_44


LogicTile_18_23

 (3 6)  (931 374)  (931 374)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_t_23
 (3 7)  (931 375)  (931 375)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_t_23


LogicTile_19_23

 (3 0)  (985 368)  (985 368)  routing T_19_23.sp12_v_t_23 <X> T_19_23.sp12_v_b_0
 (3 2)  (985 370)  (985 370)  routing T_19_23.sp12_v_t_23 <X> T_19_23.sp12_h_l_23
 (3 4)  (985 372)  (985 372)  routing T_19_23.sp12_v_t_23 <X> T_19_23.sp12_h_r_0


LogicTile_20_23

 (8 11)  (1044 379)  (1044 379)  routing T_20_23.sp4_h_l_42 <X> T_20_23.sp4_v_t_42


LogicTile_23_23

 (3 13)  (1201 381)  (1201 381)  routing T_23_23.sp12_h_l_22 <X> T_23_23.sp12_h_r_1


RAM_Tile_25_23

 (2 4)  (1308 372)  (1308 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_r_18
 (3 13)  (1309 381)  (1309 381)  routing T_25_23.sp12_h_l_22 <X> T_25_23.sp12_h_r_1


LogicTile_26_23

 (17 0)  (1365 368)  (1365 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (1348 370)  (1348 370)  routing T_26_23.glb_netwk_2 <X> T_26_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 370)  (1350 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (1 4)  (1349 372)  (1349 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1348 373)  (1348 373)  routing T_26_23.glb_netwk_3 <X> T_26_23.wire_logic_cluster/lc_7/cen
 (22 6)  (1370 374)  (1370 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1371 374)  (1371 374)  routing T_26_23.sp12_h_l_12 <X> T_26_23.lc_trk_g1_7
 (17 8)  (1365 376)  (1365 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (1366 377)  (1366 377)  routing T_26_23.sp4_r_v_b_33 <X> T_26_23.lc_trk_g2_1
 (27 10)  (1375 378)  (1375 378)  routing T_26_23.lc_trk_g3_3 <X> T_26_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (1376 378)  (1376 378)  routing T_26_23.lc_trk_g3_3 <X> T_26_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 378)  (1377 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1379 378)  (1379 378)  routing T_26_23.lc_trk_g1_7 <X> T_26_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1380 378)  (1380 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1382 378)  (1382 378)  routing T_26_23.lc_trk_g1_7 <X> T_26_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (1384 378)  (1384 378)  LC_5 Logic Functioning bit
 (37 10)  (1385 378)  (1385 378)  LC_5 Logic Functioning bit
 (38 10)  (1386 378)  (1386 378)  LC_5 Logic Functioning bit
 (39 10)  (1387 378)  (1387 378)  LC_5 Logic Functioning bit
 (40 10)  (1388 378)  (1388 378)  LC_5 Logic Functioning bit
 (41 10)  (1389 378)  (1389 378)  LC_5 Logic Functioning bit
 (42 10)  (1390 378)  (1390 378)  LC_5 Logic Functioning bit
 (43 10)  (1391 378)  (1391 378)  LC_5 Logic Functioning bit
 (45 10)  (1393 378)  (1393 378)  LC_5 Logic Functioning bit
 (28 11)  (1376 379)  (1376 379)  routing T_26_23.lc_trk_g2_1 <X> T_26_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 379)  (1377 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1378 379)  (1378 379)  routing T_26_23.lc_trk_g3_3 <X> T_26_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (1379 379)  (1379 379)  routing T_26_23.lc_trk_g1_7 <X> T_26_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (1380 379)  (1380 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1384 379)  (1384 379)  LC_5 Logic Functioning bit
 (37 11)  (1385 379)  (1385 379)  LC_5 Logic Functioning bit
 (38 11)  (1386 379)  (1386 379)  LC_5 Logic Functioning bit
 (39 11)  (1387 379)  (1387 379)  LC_5 Logic Functioning bit
 (40 11)  (1388 379)  (1388 379)  LC_5 Logic Functioning bit
 (41 11)  (1389 379)  (1389 379)  LC_5 Logic Functioning bit
 (43 11)  (1391 379)  (1391 379)  LC_5 Logic Functioning bit
 (44 11)  (1392 379)  (1392 379)  LC_5 Logic Functioning bit
 (22 12)  (1370 380)  (1370 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1371 380)  (1371 380)  routing T_26_23.sp12_v_b_19 <X> T_26_23.lc_trk_g3_3
 (21 13)  (1369 381)  (1369 381)  routing T_26_23.sp12_v_b_19 <X> T_26_23.lc_trk_g3_3
 (0 14)  (1348 382)  (1348 382)  routing T_26_23.glb_netwk_6 <X> T_26_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 382)  (1349 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1348 383)  (1348 383)  routing T_26_23.glb_netwk_6 <X> T_26_23.wire_logic_cluster/lc_7/s_r


LogicTile_28_23

 (15 0)  (1471 368)  (1471 368)  routing T_28_23.bot_op_1 <X> T_28_23.lc_trk_g0_1
 (17 0)  (1473 368)  (1473 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (8 1)  (1464 369)  (1464 369)  routing T_28_23.sp4_h_l_42 <X> T_28_23.sp4_v_b_1
 (9 1)  (1465 369)  (1465 369)  routing T_28_23.sp4_h_l_42 <X> T_28_23.sp4_v_b_1
 (10 1)  (1466 369)  (1466 369)  routing T_28_23.sp4_h_l_42 <X> T_28_23.sp4_v_b_1
 (37 2)  (1493 370)  (1493 370)  LC_1 Logic Functioning bit
 (39 2)  (1495 370)  (1495 370)  LC_1 Logic Functioning bit
 (40 2)  (1496 370)  (1496 370)  LC_1 Logic Functioning bit
 (42 2)  (1498 370)  (1498 370)  LC_1 Logic Functioning bit
 (29 3)  (1485 371)  (1485 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (1492 371)  (1492 371)  LC_1 Logic Functioning bit
 (38 3)  (1494 371)  (1494 371)  LC_1 Logic Functioning bit
 (41 3)  (1497 371)  (1497 371)  LC_1 Logic Functioning bit
 (43 3)  (1499 371)  (1499 371)  LC_1 Logic Functioning bit
 (53 3)  (1509 371)  (1509 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (8 11)  (1464 379)  (1464 379)  routing T_28_23.sp4_h_l_42 <X> T_28_23.sp4_v_t_42


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (2 6)  (1566 374)  (1566 374)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 378)  (1731 378)  routing T_33_23.span4_vert_b_11 <X> T_33_23.lc_trk_g1_3
 (7 10)  (1733 378)  (1733 378)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 378)  (1734 378)  routing T_33_23.span4_vert_b_11 <X> T_33_23.lc_trk_g1_3
 (11 10)  (1737 378)  (1737 378)  routing T_33_23.lc_trk_g1_3 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (10 11)  (1736 379)  (1736 379)  routing T_33_23.lc_trk_g1_3 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 381)  (1739 381)  routing T_33_23.span4_horz_43 <X> T_33_23.span4_vert_b_3
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit
 (6 15)  (1732 383)  (1732 383)  routing T_33_23.span12_horz_14 <X> T_33_23.lc_trk_g1_6
 (7 15)  (1733 383)  (1733 383)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


IO_Tile_0_22

 (6 0)  (11 352)  (11 352)  routing T_0_22.span4_horz_9 <X> T_0_22.lc_trk_g0_1
 (7 0)  (10 352)  (10 352)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (9 352)  (9 352)  routing T_0_22.span4_horz_9 <X> T_0_22.lc_trk_g0_1
 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 353)  (9 353)  routing T_0_22.span4_horz_9 <X> T_0_22.lc_trk_g0_1
 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (10 4)  (7 356)  (7 356)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 356)  (6 356)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (10 5)  (7 357)  (7 357)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 362)  (7 362)  routing T_0_22.lc_trk_g1_5 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 362)  (6 362)  routing T_0_22.lc_trk_g1_5 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 364)  (12 364)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g1_5
 (7 12)  (10 364)  (10 364)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 364)  (9 364)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g1_5
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit
 (6 15)  (11 367)  (11 367)  routing T_0_22.span12_horz_14 <X> T_0_22.lc_trk_g1_6
 (7 15)  (10 367)  (10 367)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6
 (8 15)  (9 367)  (9 367)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7


LogicTile_4_22

 (5 14)  (185 366)  (185 366)  routing T_4_22.sp4_h_r_6 <X> T_4_22.sp4_h_l_44
 (4 15)  (184 367)  (184 367)  routing T_4_22.sp4_h_r_6 <X> T_4_22.sp4_h_l_44


LogicTile_5_22

 (3 11)  (237 363)  (237 363)  routing T_5_22.sp12_v_b_1 <X> T_5_22.sp12_h_l_22


LogicTile_6_22

 (0 2)  (288 354)  (288 354)  routing T_6_22.glb_netwk_2 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (2 2)  (290 354)  (290 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 2)  (310 354)  (310 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (311 354)  (311 354)  routing T_6_22.sp4_v_b_23 <X> T_6_22.lc_trk_g0_7
 (24 2)  (312 354)  (312 354)  routing T_6_22.sp4_v_b_23 <X> T_6_22.lc_trk_g0_7
 (1 4)  (289 356)  (289 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 357)  (288 357)  routing T_6_22.glb_netwk_3 <X> T_6_22.wire_logic_cluster/lc_7/cen
 (3 5)  (291 357)  (291 357)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_h_r_0
 (14 9)  (302 361)  (302 361)  routing T_6_22.sp4_r_v_b_32 <X> T_6_22.lc_trk_g2_0
 (17 9)  (305 361)  (305 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (4 10)  (292 362)  (292 362)  routing T_6_22.sp4_h_r_6 <X> T_6_22.sp4_v_t_43
 (5 11)  (293 363)  (293 363)  routing T_6_22.sp4_h_r_6 <X> T_6_22.sp4_v_t_43
 (27 12)  (315 364)  (315 364)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 364)  (316 364)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 364)  (317 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 364)  (319 364)  routing T_6_22.lc_trk_g0_7 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 364)  (320 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (323 364)  (323 364)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.input_2_6
 (36 12)  (324 364)  (324 364)  LC_6 Logic Functioning bit
 (37 12)  (325 364)  (325 364)  LC_6 Logic Functioning bit
 (38 12)  (326 364)  (326 364)  LC_6 Logic Functioning bit
 (39 12)  (327 364)  (327 364)  LC_6 Logic Functioning bit
 (40 12)  (328 364)  (328 364)  LC_6 Logic Functioning bit
 (41 12)  (329 364)  (329 364)  LC_6 Logic Functioning bit
 (43 12)  (331 364)  (331 364)  LC_6 Logic Functioning bit
 (45 12)  (333 364)  (333 364)  LC_6 Logic Functioning bit
 (22 13)  (310 365)  (310 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 365)  (313 365)  routing T_6_22.sp4_r_v_b_42 <X> T_6_22.lc_trk_g3_2
 (28 13)  (316 365)  (316 365)  routing T_6_22.lc_trk_g2_0 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 365)  (317 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 365)  (318 365)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 365)  (319 365)  routing T_6_22.lc_trk_g0_7 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 365)  (320 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (321 365)  (321 365)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.input_2_6
 (34 13)  (322 365)  (322 365)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.input_2_6
 (35 13)  (323 365)  (323 365)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.input_2_6
 (36 13)  (324 365)  (324 365)  LC_6 Logic Functioning bit
 (37 13)  (325 365)  (325 365)  LC_6 Logic Functioning bit
 (38 13)  (326 365)  (326 365)  LC_6 Logic Functioning bit
 (39 13)  (327 365)  (327 365)  LC_6 Logic Functioning bit
 (40 13)  (328 365)  (328 365)  LC_6 Logic Functioning bit
 (41 13)  (329 365)  (329 365)  LC_6 Logic Functioning bit
 (42 13)  (330 365)  (330 365)  LC_6 Logic Functioning bit
 (43 13)  (331 365)  (331 365)  LC_6 Logic Functioning bit
 (44 13)  (332 365)  (332 365)  LC_6 Logic Functioning bit
 (0 14)  (288 366)  (288 366)  routing T_6_22.glb_netwk_6 <X> T_6_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 366)  (289 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (292 366)  (292 366)  routing T_6_22.sp4_h_r_9 <X> T_6_22.sp4_v_t_44
 (22 14)  (310 366)  (310 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (288 367)  (288 367)  routing T_6_22.glb_netwk_6 <X> T_6_22.wire_logic_cluster/lc_7/s_r
 (5 15)  (293 367)  (293 367)  routing T_6_22.sp4_h_r_9 <X> T_6_22.sp4_v_t_44
 (21 15)  (309 367)  (309 367)  routing T_6_22.sp4_r_v_b_47 <X> T_6_22.lc_trk_g3_7


LogicTile_7_22

 (0 2)  (342 354)  (342 354)  routing T_7_22.glb_netwk_2 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (2 2)  (344 354)  (344 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (343 356)  (343 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (28 4)  (370 356)  (370 356)  routing T_7_22.lc_trk_g2_3 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 356)  (371 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 356)  (373 356)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 356)  (374 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 356)  (375 356)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 356)  (376 356)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 356)  (378 356)  LC_2 Logic Functioning bit
 (37 4)  (379 356)  (379 356)  LC_2 Logic Functioning bit
 (38 4)  (380 356)  (380 356)  LC_2 Logic Functioning bit
 (40 4)  (382 356)  (382 356)  LC_2 Logic Functioning bit
 (41 4)  (383 356)  (383 356)  LC_2 Logic Functioning bit
 (42 4)  (384 356)  (384 356)  LC_2 Logic Functioning bit
 (43 4)  (385 356)  (385 356)  LC_2 Logic Functioning bit
 (45 4)  (387 356)  (387 356)  LC_2 Logic Functioning bit
 (46 4)  (388 356)  (388 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (342 357)  (342 357)  routing T_7_22.glb_netwk_3 <X> T_7_22.wire_logic_cluster/lc_7/cen
 (28 5)  (370 357)  (370 357)  routing T_7_22.lc_trk_g2_0 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 357)  (371 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 357)  (372 357)  routing T_7_22.lc_trk_g2_3 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 357)  (373 357)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 357)  (374 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (375 357)  (375 357)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.input_2_2
 (34 5)  (376 357)  (376 357)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.input_2_2
 (35 5)  (377 357)  (377 357)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.input_2_2
 (36 5)  (378 357)  (378 357)  LC_2 Logic Functioning bit
 (37 5)  (379 357)  (379 357)  LC_2 Logic Functioning bit
 (38 5)  (380 357)  (380 357)  LC_2 Logic Functioning bit
 (39 5)  (381 357)  (381 357)  LC_2 Logic Functioning bit
 (40 5)  (382 357)  (382 357)  LC_2 Logic Functioning bit
 (41 5)  (383 357)  (383 357)  LC_2 Logic Functioning bit
 (42 5)  (384 357)  (384 357)  LC_2 Logic Functioning bit
 (43 5)  (385 357)  (385 357)  LC_2 Logic Functioning bit
 (44 5)  (386 357)  (386 357)  LC_2 Logic Functioning bit
 (14 8)  (356 360)  (356 360)  routing T_7_22.sp4_v_t_21 <X> T_7_22.lc_trk_g2_0
 (22 8)  (364 360)  (364 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (365 360)  (365 360)  routing T_7_22.sp12_v_b_19 <X> T_7_22.lc_trk_g2_3
 (14 9)  (356 361)  (356 361)  routing T_7_22.sp4_v_t_21 <X> T_7_22.lc_trk_g2_0
 (16 9)  (358 361)  (358 361)  routing T_7_22.sp4_v_t_21 <X> T_7_22.lc_trk_g2_0
 (17 9)  (359 361)  (359 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (363 361)  (363 361)  routing T_7_22.sp12_v_b_19 <X> T_7_22.lc_trk_g2_3
 (22 12)  (364 364)  (364 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (342 366)  (342 366)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 366)  (343 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 367)  (342 367)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/s_r
 (22 15)  (364 367)  (364 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (365 367)  (365 367)  routing T_7_22.sp4_v_b_46 <X> T_7_22.lc_trk_g3_6
 (24 15)  (366 367)  (366 367)  routing T_7_22.sp4_v_b_46 <X> T_7_22.lc_trk_g3_6


RAM_Tile_8_22

 (4 11)  (400 363)  (400 363)  routing T_8_22.sp4_h_r_10 <X> T_8_22.sp4_h_l_43
 (6 11)  (402 363)  (402 363)  routing T_8_22.sp4_h_r_10 <X> T_8_22.sp4_h_l_43


LogicTile_10_22

 (3 1)  (495 353)  (495 353)  routing T_10_22.sp12_h_l_23 <X> T_10_22.sp12_v_b_0
 (5 10)  (497 362)  (497 362)  routing T_10_22.sp4_v_t_43 <X> T_10_22.sp4_h_l_43
 (6 11)  (498 363)  (498 363)  routing T_10_22.sp4_v_t_43 <X> T_10_22.sp4_h_l_43
 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_22

 (2 4)  (602 356)  (602 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (10 14)  (610 366)  (610 366)  routing T_12_22.sp4_v_b_5 <X> T_12_22.sp4_h_l_47


LogicTile_13_22

 (11 4)  (665 356)  (665 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (13 4)  (667 356)  (667 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (12 5)  (666 357)  (666 357)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5


LogicTile_14_22

 (3 6)  (711 358)  (711 358)  routing T_14_22.sp12_v_b_0 <X> T_14_22.sp12_v_t_23
 (9 7)  (717 359)  (717 359)  routing T_14_22.sp4_v_b_4 <X> T_14_22.sp4_v_t_41


LogicTile_15_22

 (8 1)  (770 353)  (770 353)  routing T_15_22.sp4_h_l_42 <X> T_15_22.sp4_v_b_1
 (9 1)  (771 353)  (771 353)  routing T_15_22.sp4_h_l_42 <X> T_15_22.sp4_v_b_1
 (10 1)  (772 353)  (772 353)  routing T_15_22.sp4_h_l_42 <X> T_15_22.sp4_v_b_1


LogicTile_16_22

 (26 2)  (842 354)  (842 354)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 354)  (843 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 354)  (846 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 354)  (849 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 354)  (852 354)  LC_1 Logic Functioning bit
 (38 2)  (854 354)  (854 354)  LC_1 Logic Functioning bit
 (41 2)  (857 354)  (857 354)  LC_1 Logic Functioning bit
 (43 2)  (859 354)  (859 354)  LC_1 Logic Functioning bit
 (52 2)  (868 354)  (868 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (844 355)  (844 355)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (38 3)  (854 355)  (854 355)  LC_1 Logic Functioning bit
 (40 3)  (856 355)  (856 355)  LC_1 Logic Functioning bit
 (42 3)  (858 355)  (858 355)  LC_1 Logic Functioning bit
 (16 8)  (832 360)  (832 360)  routing T_16_22.sp12_v_t_6 <X> T_16_22.lc_trk_g2_1
 (17 8)  (833 360)  (833 360)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 8)  (838 360)  (838 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (844 360)  (844 360)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 360)  (849 360)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 360)  (852 360)  LC_4 Logic Functioning bit
 (37 8)  (853 360)  (853 360)  LC_4 Logic Functioning bit
 (38 8)  (854 360)  (854 360)  LC_4 Logic Functioning bit
 (39 8)  (855 360)  (855 360)  LC_4 Logic Functioning bit
 (41 8)  (857 360)  (857 360)  LC_4 Logic Functioning bit
 (43 8)  (859 360)  (859 360)  LC_4 Logic Functioning bit
 (47 8)  (863 360)  (863 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (21 9)  (837 361)  (837 361)  routing T_16_22.sp4_r_v_b_35 <X> T_16_22.lc_trk_g2_3
 (27 9)  (843 361)  (843 361)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 361)  (844 361)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 361)  (845 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 361)  (847 361)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 361)  (852 361)  LC_4 Logic Functioning bit
 (38 9)  (854 361)  (854 361)  LC_4 Logic Functioning bit
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (16 14)  (832 366)  (832 366)  routing T_16_22.sp4_v_t_16 <X> T_16_22.lc_trk_g3_5
 (17 14)  (833 366)  (833 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (834 366)  (834 366)  routing T_16_22.sp4_v_t_16 <X> T_16_22.lc_trk_g3_5


LogicTile_17_22

 (19 4)  (893 356)  (893 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_28_22

 (0 2)  (1456 354)  (1456 354)  routing T_28_22.glb_netwk_2 <X> T_28_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 354)  (1458 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (1470 354)  (1470 354)  routing T_28_22.sp4_v_t_1 <X> T_28_22.lc_trk_g0_4
 (29 2)  (1485 354)  (1485 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1486 354)  (1486 354)  routing T_28_22.lc_trk_g0_4 <X> T_28_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (1487 354)  (1487 354)  routing T_28_22.lc_trk_g3_7 <X> T_28_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1488 354)  (1488 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1489 354)  (1489 354)  routing T_28_22.lc_trk_g3_7 <X> T_28_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (1490 354)  (1490 354)  routing T_28_22.lc_trk_g3_7 <X> T_28_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 354)  (1492 354)  LC_1 Logic Functioning bit
 (38 2)  (1494 354)  (1494 354)  LC_1 Logic Functioning bit
 (39 2)  (1495 354)  (1495 354)  LC_1 Logic Functioning bit
 (40 2)  (1496 354)  (1496 354)  LC_1 Logic Functioning bit
 (41 2)  (1497 354)  (1497 354)  LC_1 Logic Functioning bit
 (42 2)  (1498 354)  (1498 354)  LC_1 Logic Functioning bit
 (43 2)  (1499 354)  (1499 354)  LC_1 Logic Functioning bit
 (45 2)  (1501 354)  (1501 354)  LC_1 Logic Functioning bit
 (14 3)  (1470 355)  (1470 355)  routing T_28_22.sp4_v_t_1 <X> T_28_22.lc_trk_g0_4
 (16 3)  (1472 355)  (1472 355)  routing T_28_22.sp4_v_t_1 <X> T_28_22.lc_trk_g0_4
 (17 3)  (1473 355)  (1473 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (28 3)  (1484 355)  (1484 355)  routing T_28_22.lc_trk_g2_1 <X> T_28_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 355)  (1485 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1487 355)  (1487 355)  routing T_28_22.lc_trk_g3_7 <X> T_28_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (1488 355)  (1488 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1489 355)  (1489 355)  routing T_28_22.lc_trk_g3_0 <X> T_28_22.input_2_1
 (34 3)  (1490 355)  (1490 355)  routing T_28_22.lc_trk_g3_0 <X> T_28_22.input_2_1
 (36 3)  (1492 355)  (1492 355)  LC_1 Logic Functioning bit
 (37 3)  (1493 355)  (1493 355)  LC_1 Logic Functioning bit
 (38 3)  (1494 355)  (1494 355)  LC_1 Logic Functioning bit
 (39 3)  (1495 355)  (1495 355)  LC_1 Logic Functioning bit
 (40 3)  (1496 355)  (1496 355)  LC_1 Logic Functioning bit
 (41 3)  (1497 355)  (1497 355)  LC_1 Logic Functioning bit
 (42 3)  (1498 355)  (1498 355)  LC_1 Logic Functioning bit
 (43 3)  (1499 355)  (1499 355)  LC_1 Logic Functioning bit
 (44 3)  (1500 355)  (1500 355)  LC_1 Logic Functioning bit
 (1 4)  (1457 356)  (1457 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1456 357)  (1456 357)  routing T_28_22.glb_netwk_3 <X> T_28_22.wire_logic_cluster/lc_7/cen
 (3 7)  (1459 359)  (1459 359)  routing T_28_22.sp12_h_l_23 <X> T_28_22.sp12_v_t_23
 (17 8)  (1473 360)  (1473 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (1474 361)  (1474 361)  routing T_28_22.sp4_r_v_b_33 <X> T_28_22.lc_trk_g2_1
 (14 13)  (1470 365)  (1470 365)  routing T_28_22.sp4_r_v_b_40 <X> T_28_22.lc_trk_g3_0
 (17 13)  (1473 365)  (1473 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1456 366)  (1456 366)  routing T_28_22.glb_netwk_6 <X> T_28_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 366)  (1457 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (1478 366)  (1478 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1479 366)  (1479 366)  routing T_28_22.sp12_v_b_23 <X> T_28_22.lc_trk_g3_7
 (0 15)  (1456 367)  (1456 367)  routing T_28_22.glb_netwk_6 <X> T_28_22.wire_logic_cluster/lc_7/s_r
 (21 15)  (1477 367)  (1477 367)  routing T_28_22.sp12_v_b_23 <X> T_28_22.lc_trk_g3_7


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 338)  (6 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13
 (12 2)  (5 338)  (5 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_3_21

 (4 14)  (130 350)  (130 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (6 14)  (132 350)  (132 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (5 15)  (131 351)  (131 351)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44


LogicTile_4_21

 (8 10)  (188 346)  (188 346)  routing T_4_21.sp4_h_r_11 <X> T_4_21.sp4_h_l_42
 (10 10)  (190 346)  (190 346)  routing T_4_21.sp4_h_r_11 <X> T_4_21.sp4_h_l_42
 (19 15)  (199 351)  (199 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_21

 (8 0)  (242 336)  (242 336)  routing T_5_21.sp4_v_b_1 <X> T_5_21.sp4_h_r_1
 (9 0)  (243 336)  (243 336)  routing T_5_21.sp4_v_b_1 <X> T_5_21.sp4_h_r_1
 (25 2)  (259 338)  (259 338)  routing T_5_21.sp4_h_r_14 <X> T_5_21.lc_trk_g0_6
 (31 2)  (265 338)  (265 338)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (274 338)  (274 338)  LC_1 Logic Functioning bit
 (41 2)  (275 338)  (275 338)  LC_1 Logic Functioning bit
 (42 2)  (276 338)  (276 338)  LC_1 Logic Functioning bit
 (43 2)  (277 338)  (277 338)  LC_1 Logic Functioning bit
 (51 2)  (285 338)  (285 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (256 339)  (256 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (257 339)  (257 339)  routing T_5_21.sp4_h_r_14 <X> T_5_21.lc_trk_g0_6
 (24 3)  (258 339)  (258 339)  routing T_5_21.sp4_h_r_14 <X> T_5_21.lc_trk_g0_6
 (31 3)  (265 339)  (265 339)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (40 3)  (274 339)  (274 339)  LC_1 Logic Functioning bit
 (41 3)  (275 339)  (275 339)  LC_1 Logic Functioning bit
 (42 3)  (276 339)  (276 339)  LC_1 Logic Functioning bit
 (43 3)  (277 339)  (277 339)  LC_1 Logic Functioning bit
 (22 6)  (256 342)  (256 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (258 342)  (258 342)  routing T_5_21.bot_op_7 <X> T_5_21.lc_trk_g1_7
 (31 6)  (265 342)  (265 342)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 342)  (266 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 342)  (268 342)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (274 342)  (274 342)  LC_3 Logic Functioning bit
 (41 6)  (275 342)  (275 342)  LC_3 Logic Functioning bit
 (42 6)  (276 342)  (276 342)  LC_3 Logic Functioning bit
 (43 6)  (277 342)  (277 342)  LC_3 Logic Functioning bit
 (46 6)  (280 342)  (280 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (31 7)  (265 343)  (265 343)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (40 7)  (274 343)  (274 343)  LC_3 Logic Functioning bit
 (41 7)  (275 343)  (275 343)  LC_3 Logic Functioning bit
 (42 7)  (276 343)  (276 343)  LC_3 Logic Functioning bit
 (43 7)  (277 343)  (277 343)  LC_3 Logic Functioning bit
 (11 8)  (245 344)  (245 344)  routing T_5_21.sp4_h_r_3 <X> T_5_21.sp4_v_b_8
 (11 10)  (245 346)  (245 346)  routing T_5_21.sp4_v_b_5 <X> T_5_21.sp4_v_t_45
 (12 11)  (246 347)  (246 347)  routing T_5_21.sp4_v_b_5 <X> T_5_21.sp4_v_t_45


LogicTile_6_21

 (3 4)  (291 340)  (291 340)  routing T_6_21.sp12_v_t_23 <X> T_6_21.sp12_h_r_0
 (12 8)  (300 344)  (300 344)  routing T_6_21.sp4_v_t_45 <X> T_6_21.sp4_h_r_8


LogicTile_7_21

 (8 1)  (350 337)  (350 337)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_b_1
 (0 2)  (342 338)  (342 338)  routing T_7_21.glb_netwk_2 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (344 338)  (344 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 2)  (364 338)  (364 338)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (365 338)  (365 338)  routing T_7_21.sp12_h_l_12 <X> T_7_21.lc_trk_g0_7
 (1 4)  (343 340)  (343 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (345 340)  (345 340)  routing T_7_21.sp12_v_t_23 <X> T_7_21.sp12_h_r_0
 (21 4)  (363 340)  (363 340)  routing T_7_21.sp4_v_b_11 <X> T_7_21.lc_trk_g1_3
 (22 4)  (364 340)  (364 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (365 340)  (365 340)  routing T_7_21.sp4_v_b_11 <X> T_7_21.lc_trk_g1_3
 (0 5)  (342 341)  (342 341)  routing T_7_21.glb_netwk_3 <X> T_7_21.wire_logic_cluster/lc_7/cen
 (21 5)  (363 341)  (363 341)  routing T_7_21.sp4_v_b_11 <X> T_7_21.lc_trk_g1_3
 (26 6)  (368 342)  (368 342)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 342)  (369 342)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 342)  (370 342)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 342)  (371 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 342)  (372 342)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 342)  (374 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 342)  (376 342)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 342)  (377 342)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.input_2_3
 (36 6)  (378 342)  (378 342)  LC_3 Logic Functioning bit
 (37 6)  (379 342)  (379 342)  LC_3 Logic Functioning bit
 (38 6)  (380 342)  (380 342)  LC_3 Logic Functioning bit
 (40 6)  (382 342)  (382 342)  LC_3 Logic Functioning bit
 (41 6)  (383 342)  (383 342)  LC_3 Logic Functioning bit
 (42 6)  (384 342)  (384 342)  LC_3 Logic Functioning bit
 (43 6)  (385 342)  (385 342)  LC_3 Logic Functioning bit
 (45 6)  (387 342)  (387 342)  LC_3 Logic Functioning bit
 (27 7)  (369 343)  (369 343)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 343)  (370 343)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 343)  (371 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 343)  (373 343)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 343)  (374 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (377 343)  (377 343)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.input_2_3
 (36 7)  (378 343)  (378 343)  LC_3 Logic Functioning bit
 (37 7)  (379 343)  (379 343)  LC_3 Logic Functioning bit
 (38 7)  (380 343)  (380 343)  LC_3 Logic Functioning bit
 (39 7)  (381 343)  (381 343)  LC_3 Logic Functioning bit
 (40 7)  (382 343)  (382 343)  LC_3 Logic Functioning bit
 (41 7)  (383 343)  (383 343)  LC_3 Logic Functioning bit
 (42 7)  (384 343)  (384 343)  LC_3 Logic Functioning bit
 (43 7)  (385 343)  (385 343)  LC_3 Logic Functioning bit
 (44 7)  (386 343)  (386 343)  LC_3 Logic Functioning bit
 (47 7)  (389 343)  (389 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (8 11)  (350 347)  (350 347)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_42
 (9 11)  (351 347)  (351 347)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_42
 (10 11)  (352 347)  (352 347)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_42
 (0 14)  (342 350)  (342 350)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 350)  (343 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (355 350)  (355 350)  routing T_7_21.sp4_v_b_11 <X> T_7_21.sp4_v_t_46
 (15 14)  (357 350)  (357 350)  routing T_7_21.sp4_v_t_32 <X> T_7_21.lc_trk_g3_5
 (16 14)  (358 350)  (358 350)  routing T_7_21.sp4_v_t_32 <X> T_7_21.lc_trk_g3_5
 (17 14)  (359 350)  (359 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (342 351)  (342 351)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/s_r
 (9 15)  (351 351)  (351 351)  routing T_7_21.sp4_v_b_2 <X> T_7_21.sp4_v_t_47
 (10 15)  (352 351)  (352 351)  routing T_7_21.sp4_v_b_2 <X> T_7_21.sp4_v_t_47
 (14 15)  (356 351)  (356 351)  routing T_7_21.sp12_v_b_20 <X> T_7_21.lc_trk_g3_4
 (16 15)  (358 351)  (358 351)  routing T_7_21.sp12_v_b_20 <X> T_7_21.lc_trk_g3_4
 (17 15)  (359 351)  (359 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


RAM_Tile_8_21

 (19 13)  (415 349)  (415 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_9_21

 (6 7)  (444 343)  (444 343)  routing T_9_21.sp4_h_r_3 <X> T_9_21.sp4_h_l_38
 (6 10)  (444 346)  (444 346)  routing T_9_21.sp4_h_l_36 <X> T_9_21.sp4_v_t_43
 (4 14)  (442 350)  (442 350)  routing T_9_21.sp4_h_r_3 <X> T_9_21.sp4_v_t_44
 (6 14)  (444 350)  (444 350)  routing T_9_21.sp4_h_r_3 <X> T_9_21.sp4_v_t_44
 (5 15)  (443 351)  (443 351)  routing T_9_21.sp4_h_r_3 <X> T_9_21.sp4_v_t_44


LogicTile_10_21

 (13 8)  (505 344)  (505 344)  routing T_10_21.sp4_h_l_45 <X> T_10_21.sp4_v_b_8
 (12 9)  (504 345)  (504 345)  routing T_10_21.sp4_h_l_45 <X> T_10_21.sp4_v_b_8
 (19 15)  (511 351)  (511 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_21

 (8 11)  (554 347)  (554 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42
 (9 11)  (555 347)  (555 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42
 (10 11)  (556 347)  (556 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42


LogicTile_12_21

 (28 0)  (628 336)  (628 336)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 336)  (633 336)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 336)  (634 336)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 336)  (636 336)  LC_0 Logic Functioning bit
 (38 0)  (638 336)  (638 336)  LC_0 Logic Functioning bit
 (41 0)  (641 336)  (641 336)  LC_0 Logic Functioning bit
 (43 0)  (643 336)  (643 336)  LC_0 Logic Functioning bit
 (27 1)  (627 337)  (627 337)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 337)  (630 337)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 337)  (631 337)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (38 1)  (638 337)  (638 337)  LC_0 Logic Functioning bit
 (40 1)  (640 337)  (640 337)  LC_0 Logic Functioning bit
 (42 1)  (642 337)  (642 337)  LC_0 Logic Functioning bit
 (48 1)  (648 337)  (648 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (3 2)  (603 338)  (603 338)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_h_l_23
 (3 3)  (603 339)  (603 339)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_h_l_23
 (17 4)  (617 340)  (617 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (3 6)  (603 342)  (603 342)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_v_t_23
 (3 7)  (603 343)  (603 343)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_v_t_23
 (22 8)  (622 344)  (622 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (623 344)  (623 344)  routing T_12_21.sp12_v_b_11 <X> T_12_21.lc_trk_g2_3
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 349)  (625 349)  routing T_12_21.sp4_r_v_b_42 <X> T_12_21.lc_trk_g3_2


LogicTile_13_21

 (8 3)  (662 339)  (662 339)  routing T_13_21.sp4_h_r_1 <X> T_13_21.sp4_v_t_36
 (9 3)  (663 339)  (663 339)  routing T_13_21.sp4_h_r_1 <X> T_13_21.sp4_v_t_36
 (15 3)  (669 339)  (669 339)  routing T_13_21.sp4_v_t_9 <X> T_13_21.lc_trk_g0_4
 (16 3)  (670 339)  (670 339)  routing T_13_21.sp4_v_t_9 <X> T_13_21.lc_trk_g0_4
 (17 3)  (671 339)  (671 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (2 4)  (656 340)  (656 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (26 4)  (680 340)  (680 340)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 340)  (681 340)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 340)  (683 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 340)  (687 340)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 340)  (688 340)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 340)  (690 340)  LC_2 Logic Functioning bit
 (38 4)  (692 340)  (692 340)  LC_2 Logic Functioning bit
 (41 4)  (695 340)  (695 340)  LC_2 Logic Functioning bit
 (43 4)  (697 340)  (697 340)  LC_2 Logic Functioning bit
 (51 4)  (705 340)  (705 340)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (15 5)  (669 341)  (669 341)  routing T_13_21.sp4_v_t_5 <X> T_13_21.lc_trk_g1_0
 (16 5)  (670 341)  (670 341)  routing T_13_21.sp4_v_t_5 <X> T_13_21.lc_trk_g1_0
 (17 5)  (671 341)  (671 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (29 5)  (683 341)  (683 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 341)  (685 341)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 341)  (691 341)  LC_2 Logic Functioning bit
 (39 5)  (693 341)  (693 341)  LC_2 Logic Functioning bit
 (41 5)  (695 341)  (695 341)  LC_2 Logic Functioning bit
 (43 5)  (697 341)  (697 341)  LC_2 Logic Functioning bit
 (25 12)  (679 348)  (679 348)  routing T_13_21.sp12_v_t_1 <X> T_13_21.lc_trk_g3_2
 (22 13)  (676 349)  (676 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (678 349)  (678 349)  routing T_13_21.sp12_v_t_1 <X> T_13_21.lc_trk_g3_2
 (25 13)  (679 349)  (679 349)  routing T_13_21.sp12_v_t_1 <X> T_13_21.lc_trk_g3_2


LogicTile_14_21

 (3 2)  (711 338)  (711 338)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (2 8)  (710 344)  (710 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 13)  (727 349)  (727 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_21

 (4 0)  (766 336)  (766 336)  routing T_15_21.sp4_v_t_37 <X> T_15_21.sp4_v_b_0
 (8 1)  (770 337)  (770 337)  routing T_15_21.sp4_h_r_1 <X> T_15_21.sp4_v_b_1
 (9 2)  (771 338)  (771 338)  routing T_15_21.sp4_v_b_1 <X> T_15_21.sp4_h_l_36
 (14 2)  (776 338)  (776 338)  routing T_15_21.sp4_v_t_1 <X> T_15_21.lc_trk_g0_4
 (25 2)  (787 338)  (787 338)  routing T_15_21.sp4_v_b_6 <X> T_15_21.lc_trk_g0_6
 (9 3)  (771 339)  (771 339)  routing T_15_21.sp4_v_b_1 <X> T_15_21.sp4_v_t_36
 (14 3)  (776 339)  (776 339)  routing T_15_21.sp4_v_t_1 <X> T_15_21.lc_trk_g0_4
 (16 3)  (778 339)  (778 339)  routing T_15_21.sp4_v_t_1 <X> T_15_21.lc_trk_g0_4
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (784 339)  (784 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (785 339)  (785 339)  routing T_15_21.sp4_v_b_6 <X> T_15_21.lc_trk_g0_6
 (15 4)  (777 340)  (777 340)  routing T_15_21.sp4_v_b_17 <X> T_15_21.lc_trk_g1_1
 (16 4)  (778 340)  (778 340)  routing T_15_21.sp4_v_b_17 <X> T_15_21.lc_trk_g1_1
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 342)  (792 342)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 342)  (796 342)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 342)  (798 342)  LC_3 Logic Functioning bit
 (37 6)  (799 342)  (799 342)  LC_3 Logic Functioning bit
 (38 6)  (800 342)  (800 342)  LC_3 Logic Functioning bit
 (39 6)  (801 342)  (801 342)  LC_3 Logic Functioning bit
 (41 6)  (803 342)  (803 342)  LC_3 Logic Functioning bit
 (43 6)  (805 342)  (805 342)  LC_3 Logic Functioning bit
 (52 6)  (814 342)  (814 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (788 343)  (788 343)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 343)  (790 343)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 343)  (798 343)  LC_3 Logic Functioning bit
 (38 7)  (800 343)  (800 343)  LC_3 Logic Functioning bit
 (21 8)  (783 344)  (783 344)  routing T_15_21.sp4_h_r_35 <X> T_15_21.lc_trk_g2_3
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 344)  (785 344)  routing T_15_21.sp4_h_r_35 <X> T_15_21.lc_trk_g2_3
 (24 8)  (786 344)  (786 344)  routing T_15_21.sp4_h_r_35 <X> T_15_21.lc_trk_g2_3
 (25 12)  (787 348)  (787 348)  routing T_15_21.sp12_v_t_1 <X> T_15_21.lc_trk_g3_2
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 348)  (789 348)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 348)  (790 348)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (41 12)  (803 348)  (803 348)  LC_6 Logic Functioning bit
 (43 12)  (805 348)  (805 348)  LC_6 Logic Functioning bit
 (47 12)  (809 348)  (809 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (786 349)  (786 349)  routing T_15_21.sp12_v_t_1 <X> T_15_21.lc_trk_g3_2
 (25 13)  (787 349)  (787 349)  routing T_15_21.sp12_v_t_1 <X> T_15_21.lc_trk_g3_2
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 349)  (793 349)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (38 13)  (800 349)  (800 349)  LC_6 Logic Functioning bit
 (40 13)  (802 349)  (802 349)  LC_6 Logic Functioning bit
 (42 13)  (804 349)  (804 349)  LC_6 Logic Functioning bit
 (8 15)  (770 351)  (770 351)  routing T_15_21.sp4_v_b_7 <X> T_15_21.sp4_v_t_47
 (10 15)  (772 351)  (772 351)  routing T_15_21.sp4_v_b_7 <X> T_15_21.sp4_v_t_47


LogicTile_16_21

 (8 1)  (824 337)  (824 337)  routing T_16_21.sp4_h_l_42 <X> T_16_21.sp4_v_b_1
 (9 1)  (825 337)  (825 337)  routing T_16_21.sp4_h_l_42 <X> T_16_21.sp4_v_b_1
 (10 1)  (826 337)  (826 337)  routing T_16_21.sp4_h_l_42 <X> T_16_21.sp4_v_b_1
 (6 2)  (822 338)  (822 338)  routing T_16_21.sp4_v_b_9 <X> T_16_21.sp4_v_t_37
 (5 3)  (821 339)  (821 339)  routing T_16_21.sp4_v_b_9 <X> T_16_21.sp4_v_t_37
 (3 4)  (819 340)  (819 340)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_r_0
 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_r_0
 (19 13)  (835 349)  (835 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (3 14)  (819 350)  (819 350)  routing T_16_21.sp12_v_b_1 <X> T_16_21.sp12_v_t_22


LogicTile_17_21

 (4 12)  (878 348)  (878 348)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_b_9
 (5 13)  (879 349)  (879 349)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_b_9
 (13 15)  (887 351)  (887 351)  routing T_17_21.sp4_v_b_6 <X> T_17_21.sp4_h_l_46


LogicTile_19_21

 (9 4)  (991 340)  (991 340)  routing T_19_21.sp4_h_l_36 <X> T_19_21.sp4_h_r_4
 (10 4)  (992 340)  (992 340)  routing T_19_21.sp4_h_l_36 <X> T_19_21.sp4_h_r_4


LogicTile_20_21

 (3 2)  (1039 338)  (1039 338)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_h_l_23
 (3 3)  (1039 339)  (1039 339)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_h_l_23


LogicTile_23_21

 (8 7)  (1206 343)  (1206 343)  routing T_23_21.sp4_h_l_41 <X> T_23_21.sp4_v_t_41


LogicTile_24_21

 (3 0)  (1255 336)  (1255 336)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_v_b_0
 (3 1)  (1255 337)  (1255 337)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_v_b_0
 (3 2)  (1255 338)  (1255 338)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (3 3)  (1255 339)  (1255 339)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (2 8)  (1254 344)  (1254 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_21

 (3 7)  (1309 343)  (1309 343)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_v_t_23


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (3 3)  (1351 339)  (1351 339)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23


LogicTile_27_21

 (8 3)  (1410 339)  (1410 339)  routing T_27_21.sp4_h_r_1 <X> T_27_21.sp4_v_t_36
 (9 3)  (1411 339)  (1411 339)  routing T_27_21.sp4_h_r_1 <X> T_27_21.sp4_v_t_36
 (6 8)  (1408 344)  (1408 344)  routing T_27_21.sp4_h_r_1 <X> T_27_21.sp4_v_b_6
 (5 15)  (1407 351)  (1407 351)  routing T_27_21.sp4_h_l_44 <X> T_27_21.sp4_v_t_44


LogicTile_28_21

 (25 0)  (1481 336)  (1481 336)  routing T_28_21.sp4_v_b_10 <X> T_28_21.lc_trk_g0_2
 (22 1)  (1478 337)  (1478 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1479 337)  (1479 337)  routing T_28_21.sp4_v_b_10 <X> T_28_21.lc_trk_g0_2
 (25 1)  (1481 337)  (1481 337)  routing T_28_21.sp4_v_b_10 <X> T_28_21.lc_trk_g0_2
 (3 6)  (1459 342)  (1459 342)  routing T_28_21.sp12_v_b_0 <X> T_28_21.sp12_v_t_23
 (32 6)  (1488 342)  (1488 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (1496 342)  (1496 342)  LC_3 Logic Functioning bit
 (41 6)  (1497 342)  (1497 342)  LC_3 Logic Functioning bit
 (42 6)  (1498 342)  (1498 342)  LC_3 Logic Functioning bit
 (43 6)  (1499 342)  (1499 342)  LC_3 Logic Functioning bit
 (31 7)  (1487 343)  (1487 343)  routing T_28_21.lc_trk_g0_2 <X> T_28_21.wire_logic_cluster/lc_3/in_3
 (40 7)  (1496 343)  (1496 343)  LC_3 Logic Functioning bit
 (41 7)  (1497 343)  (1497 343)  LC_3 Logic Functioning bit
 (42 7)  (1498 343)  (1498 343)  LC_3 Logic Functioning bit
 (43 7)  (1499 343)  (1499 343)  LC_3 Logic Functioning bit
 (47 7)  (1503 343)  (1503 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38


LogicTile_29_21

 (5 0)  (1515 336)  (1515 336)  routing T_29_21.sp4_v_b_0 <X> T_29_21.sp4_h_r_0
 (6 1)  (1516 337)  (1516 337)  routing T_29_21.sp4_v_b_0 <X> T_29_21.sp4_h_r_0
 (13 6)  (1523 342)  (1523 342)  routing T_29_21.sp4_h_r_5 <X> T_29_21.sp4_v_t_40
 (12 7)  (1522 343)  (1522 343)  routing T_29_21.sp4_h_r_5 <X> T_29_21.sp4_v_t_40
 (5 8)  (1515 344)  (1515 344)  routing T_29_21.sp4_h_l_38 <X> T_29_21.sp4_h_r_6
 (4 9)  (1514 345)  (1514 345)  routing T_29_21.sp4_h_l_38 <X> T_29_21.sp4_h_r_6
 (10 13)  (1520 349)  (1520 349)  routing T_29_21.sp4_h_r_5 <X> T_29_21.sp4_v_b_10


LogicTile_31_21

 (8 2)  (1626 338)  (1626 338)  routing T_31_21.sp4_h_r_5 <X> T_31_21.sp4_h_l_36
 (10 2)  (1628 338)  (1628 338)  routing T_31_21.sp4_h_r_5 <X> T_31_21.sp4_h_l_36


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (0 0)  (1726 336)  (1726 336)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (1731 338)  (1731 338)  routing T_33_21.span4_vert_b_11 <X> T_33_21.lc_trk_g0_3
 (7 2)  (1733 338)  (1733 338)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 338)  (1734 338)  routing T_33_21.span4_vert_b_11 <X> T_33_21.lc_trk_g0_3
 (0 3)  (1726 339)  (1726 339)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 346)  (1736 346)  routing T_33_21.lc_trk_g1_5 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 346)  (1737 346)  routing T_33_21.lc_trk_g1_5 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g0_3 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 348)  (1731 348)  routing T_33_21.span4_horz_37 <X> T_33_21.lc_trk_g1_5
 (6 12)  (1732 348)  (1732 348)  routing T_33_21.span4_horz_37 <X> T_33_21.lc_trk_g1_5
 (7 12)  (1733 348)  (1733 348)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_37 lc_trk_g1_5
 (8 12)  (1734 348)  (1734 348)  routing T_33_21.span4_horz_37 <X> T_33_21.lc_trk_g1_5
 (12 12)  (1738 348)  (1738 348)  routing T_33_21.span4_horz_43 <X> T_33_21.span4_vert_t_15
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (6 0)  (11 320)  (11 320)  routing T_0_20.span4_horz_1 <X> T_0_20.lc_trk_g0_1
 (7 0)  (10 320)  (10 320)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 320)  (9 320)  routing T_0_20.span4_horz_1 <X> T_0_20.lc_trk_g0_1
 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (5 4)  (12 324)  (12 324)  routing T_0_20.span4_vert_b_13 <X> T_0_20.lc_trk_g0_5
 (7 4)  (10 324)  (10 324)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 324)  (9 324)  routing T_0_20.span4_vert_b_13 <X> T_0_20.lc_trk_g0_5
 (10 4)  (7 324)  (7 324)  routing T_0_20.lc_trk_g0_5 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 324)  (5 324)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (11 5)  (6 325)  (6 325)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (6 7)  (11 327)  (11 327)  routing T_0_20.span12_horz_14 <X> T_0_20.lc_trk_g0_6
 (7 7)  (10 327)  (10 327)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_14 lc_trk_g0_6
 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (5 10)  (12 330)  (12 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (6 10)  (11 330)  (11 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (7 10)  (10 330)  (10 330)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (9 330)  (9 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (10 10)  (7 330)  (7 330)  routing T_0_20.lc_trk_g0_6 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (10 11)  (7 331)  (7 331)  routing T_0_20.lc_trk_g0_6 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 331)  (6 331)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0
 (13 15)  (85 335)  (85 335)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_l_46


LogicTile_4_20

 (8 2)  (188 322)  (188 322)  routing T_4_20.sp4_h_r_1 <X> T_4_20.sp4_h_l_36
 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0


LogicTile_5_20

 (15 1)  (249 321)  (249 321)  routing T_5_20.sp4_v_t_5 <X> T_5_20.lc_trk_g0_0
 (16 1)  (250 321)  (250 321)  routing T_5_20.sp4_v_t_5 <X> T_5_20.lc_trk_g0_0
 (17 1)  (251 321)  (251 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (234 322)  (234 322)  routing T_5_20.glb_netwk_2 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (236 322)  (236 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (248 322)  (248 322)  routing T_5_20.sp4_v_t_1 <X> T_5_20.lc_trk_g0_4
 (15 2)  (249 322)  (249 322)  routing T_5_20.sp4_v_b_21 <X> T_5_20.lc_trk_g0_5
 (16 2)  (250 322)  (250 322)  routing T_5_20.sp4_v_b_21 <X> T_5_20.lc_trk_g0_5
 (17 2)  (251 322)  (251 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (256 322)  (256 322)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (257 322)  (257 322)  routing T_5_20.sp12_h_l_12 <X> T_5_20.lc_trk_g0_7
 (14 3)  (248 323)  (248 323)  routing T_5_20.sp4_v_t_1 <X> T_5_20.lc_trk_g0_4
 (16 3)  (250 323)  (250 323)  routing T_5_20.sp4_v_t_1 <X> T_5_20.lc_trk_g0_4
 (17 3)  (251 323)  (251 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (1 4)  (235 324)  (235 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (234 325)  (234 325)  routing T_5_20.glb_netwk_3 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (29 8)  (263 328)  (263 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 328)  (264 328)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 328)  (265 328)  routing T_5_20.lc_trk_g0_5 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 328)  (266 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (269 328)  (269 328)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.input_2_4
 (36 8)  (270 328)  (270 328)  LC_4 Logic Functioning bit
 (37 8)  (271 328)  (271 328)  LC_4 Logic Functioning bit
 (38 8)  (272 328)  (272 328)  LC_4 Logic Functioning bit
 (39 8)  (273 328)  (273 328)  LC_4 Logic Functioning bit
 (40 8)  (274 328)  (274 328)  LC_4 Logic Functioning bit
 (41 8)  (275 328)  (275 328)  LC_4 Logic Functioning bit
 (42 8)  (276 328)  (276 328)  LC_4 Logic Functioning bit
 (43 8)  (277 328)  (277 328)  LC_4 Logic Functioning bit
 (45 8)  (279 328)  (279 328)  LC_4 Logic Functioning bit
 (29 9)  (263 329)  (263 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 329)  (264 329)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 329)  (266 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (267 329)  (267 329)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.input_2_4
 (34 9)  (268 329)  (268 329)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.input_2_4
 (35 9)  (269 329)  (269 329)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.input_2_4
 (36 9)  (270 329)  (270 329)  LC_4 Logic Functioning bit
 (37 9)  (271 329)  (271 329)  LC_4 Logic Functioning bit
 (38 9)  (272 329)  (272 329)  LC_4 Logic Functioning bit
 (39 9)  (273 329)  (273 329)  LC_4 Logic Functioning bit
 (41 9)  (275 329)  (275 329)  LC_4 Logic Functioning bit
 (42 9)  (276 329)  (276 329)  LC_4 Logic Functioning bit
 (43 9)  (277 329)  (277 329)  LC_4 Logic Functioning bit
 (44 9)  (278 329)  (278 329)  LC_4 Logic Functioning bit
 (3 11)  (237 331)  (237 331)  routing T_5_20.sp12_v_b_1 <X> T_5_20.sp12_h_l_22
 (0 14)  (234 334)  (234 334)  routing T_5_20.glb_netwk_6 <X> T_5_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 334)  (235 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (256 334)  (256 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (260 334)  (260 334)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 334)  (261 334)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 334)  (262 334)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 334)  (263 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 334)  (264 334)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 334)  (265 334)  routing T_5_20.lc_trk_g0_4 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 334)  (266 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (269 334)  (269 334)  routing T_5_20.lc_trk_g0_5 <X> T_5_20.input_2_7
 (36 14)  (270 334)  (270 334)  LC_7 Logic Functioning bit
 (37 14)  (271 334)  (271 334)  LC_7 Logic Functioning bit
 (38 14)  (272 334)  (272 334)  LC_7 Logic Functioning bit
 (40 14)  (274 334)  (274 334)  LC_7 Logic Functioning bit
 (41 14)  (275 334)  (275 334)  LC_7 Logic Functioning bit
 (42 14)  (276 334)  (276 334)  LC_7 Logic Functioning bit
 (43 14)  (277 334)  (277 334)  LC_7 Logic Functioning bit
 (45 14)  (279 334)  (279 334)  LC_7 Logic Functioning bit
 (0 15)  (234 335)  (234 335)  routing T_5_20.glb_netwk_6 <X> T_5_20.wire_logic_cluster/lc_7/s_r
 (21 15)  (255 335)  (255 335)  routing T_5_20.sp4_r_v_b_47 <X> T_5_20.lc_trk_g3_7
 (26 15)  (260 335)  (260 335)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 335)  (263 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 335)  (264 335)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (266 335)  (266 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (270 335)  (270 335)  LC_7 Logic Functioning bit
 (37 15)  (271 335)  (271 335)  LC_7 Logic Functioning bit
 (38 15)  (272 335)  (272 335)  LC_7 Logic Functioning bit
 (39 15)  (273 335)  (273 335)  LC_7 Logic Functioning bit
 (40 15)  (274 335)  (274 335)  LC_7 Logic Functioning bit
 (41 15)  (275 335)  (275 335)  LC_7 Logic Functioning bit
 (42 15)  (276 335)  (276 335)  LC_7 Logic Functioning bit
 (43 15)  (277 335)  (277 335)  LC_7 Logic Functioning bit
 (44 15)  (278 335)  (278 335)  LC_7 Logic Functioning bit


LogicTile_6_20

 (3 0)  (291 320)  (291 320)  routing T_6_20.sp12_h_r_0 <X> T_6_20.sp12_v_b_0
 (3 1)  (291 321)  (291 321)  routing T_6_20.sp12_h_r_0 <X> T_6_20.sp12_v_b_0


LogicTile_7_20

 (13 10)  (355 330)  (355 330)  routing T_7_20.sp4_v_b_8 <X> T_7_20.sp4_v_t_45


RAM_Tile_8_20

 (9 2)  (405 322)  (405 322)  routing T_8_20.sp4_v_b_1 <X> T_8_20.sp4_h_l_36


LogicTile_10_20

 (3 2)  (495 322)  (495 322)  routing T_10_20.sp12_h_r_0 <X> T_10_20.sp12_h_l_23
 (3 3)  (495 323)  (495 323)  routing T_10_20.sp12_h_r_0 <X> T_10_20.sp12_h_l_23
 (3 6)  (495 326)  (495 326)  routing T_10_20.sp12_h_r_0 <X> T_10_20.sp12_v_t_23
 (3 7)  (495 327)  (495 327)  routing T_10_20.sp12_h_r_0 <X> T_10_20.sp12_v_t_23
 (2 8)  (494 328)  (494 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_20

 (6 6)  (606 326)  (606 326)  routing T_12_20.sp4_v_b_0 <X> T_12_20.sp4_v_t_38
 (5 7)  (605 327)  (605 327)  routing T_12_20.sp4_v_b_0 <X> T_12_20.sp4_v_t_38
 (2 8)  (602 328)  (602 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_20

 (4 4)  (658 324)  (658 324)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_v_b_3
 (6 4)  (660 324)  (660 324)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_v_b_3
 (5 5)  (659 325)  (659 325)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_v_b_3
 (9 11)  (663 331)  (663 331)  routing T_13_20.sp4_v_b_7 <X> T_13_20.sp4_v_t_42


LogicTile_14_20

 (3 0)  (711 320)  (711 320)  routing T_14_20.sp12_h_r_0 <X> T_14_20.sp12_v_b_0
 (3 1)  (711 321)  (711 321)  routing T_14_20.sp12_h_r_0 <X> T_14_20.sp12_v_b_0


LogicTile_15_20

 (11 8)  (773 328)  (773 328)  routing T_15_20.sp4_h_r_3 <X> T_15_20.sp4_v_b_8
 (3 12)  (765 332)  (765 332)  routing T_15_20.sp12_v_t_22 <X> T_15_20.sp12_h_r_1
 (4 12)  (766 332)  (766 332)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_9
 (5 13)  (767 333)  (767 333)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_9


LogicTile_16_20

 (27 0)  (843 320)  (843 320)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 320)  (849 320)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 320)  (850 320)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (37 0)  (853 320)  (853 320)  LC_0 Logic Functioning bit
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (39 0)  (855 320)  (855 320)  LC_0 Logic Functioning bit
 (41 0)  (857 320)  (857 320)  LC_0 Logic Functioning bit
 (43 0)  (859 320)  (859 320)  LC_0 Logic Functioning bit
 (47 0)  (863 320)  (863 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (842 321)  (842 321)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 321)  (843 321)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 321)  (844 321)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 321)  (846 321)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (36 1)  (852 321)  (852 321)  LC_0 Logic Functioning bit
 (38 1)  (854 321)  (854 321)  LC_0 Logic Functioning bit
 (27 2)  (843 322)  (843 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 322)  (844 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 322)  (850 322)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (47 2)  (863 322)  (863 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (842 323)  (842 323)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 323)  (844 323)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 323)  (847 323)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (38 3)  (854 323)  (854 323)  LC_1 Logic Functioning bit
 (40 3)  (856 323)  (856 323)  LC_1 Logic Functioning bit
 (42 3)  (858 323)  (858 323)  LC_1 Logic Functioning bit
 (25 4)  (841 324)  (841 324)  routing T_16_20.sp4_v_b_10 <X> T_16_20.lc_trk_g1_2
 (31 4)  (847 324)  (847 324)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 324)  (850 324)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (38 4)  (854 324)  (854 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (52 4)  (868 324)  (868 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (838 325)  (838 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 325)  (839 325)  routing T_16_20.sp4_v_b_10 <X> T_16_20.lc_trk_g1_2
 (25 5)  (841 325)  (841 325)  routing T_16_20.sp4_v_b_10 <X> T_16_20.lc_trk_g1_2
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 325)  (848 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (849 325)  (849 325)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.input_2_2
 (34 5)  (850 325)  (850 325)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.input_2_2
 (35 5)  (851 325)  (851 325)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.input_2_2
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (39 5)  (855 325)  (855 325)  LC_2 Logic Functioning bit
 (42 5)  (858 325)  (858 325)  LC_2 Logic Functioning bit
 (13 6)  (829 326)  (829 326)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_v_t_40
 (14 6)  (830 326)  (830 326)  routing T_16_20.sp4_v_t_1 <X> T_16_20.lc_trk_g1_4
 (14 7)  (830 327)  (830 327)  routing T_16_20.sp4_v_t_1 <X> T_16_20.lc_trk_g1_4
 (16 7)  (832 327)  (832 327)  routing T_16_20.sp4_v_t_1 <X> T_16_20.lc_trk_g1_4
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 8)  (838 328)  (838 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 328)  (839 328)  routing T_16_20.sp12_v_b_19 <X> T_16_20.lc_trk_g2_3
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (837 329)  (837 329)  routing T_16_20.sp12_v_b_19 <X> T_16_20.lc_trk_g2_3
 (16 12)  (832 332)  (832 332)  routing T_16_20.sp12_v_t_14 <X> T_16_20.lc_trk_g3_1
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (18 13)  (834 333)  (834 333)  routing T_16_20.sp12_v_t_14 <X> T_16_20.lc_trk_g3_1
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (19 15)  (835 335)  (835 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_20

 (19 6)  (893 326)  (893 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (9 9)  (883 329)  (883 329)  routing T_17_20.sp4_v_t_46 <X> T_17_20.sp4_v_b_7
 (10 9)  (884 329)  (884 329)  routing T_17_20.sp4_v_t_46 <X> T_17_20.sp4_v_b_7


LogicTile_18_20

 (3 2)  (931 322)  (931 322)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_h_l_23
 (3 3)  (931 323)  (931 323)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_h_l_23


LogicTile_22_20

 (3 2)  (1147 322)  (1147 322)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_h_l_23
 (3 3)  (1147 323)  (1147 323)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_h_l_23


LogicTile_23_20

 (3 15)  (1201 335)  (1201 335)  routing T_23_20.sp12_h_l_22 <X> T_23_20.sp12_v_t_22


LogicTile_24_20

 (3 7)  (1255 327)  (1255 327)  routing T_24_20.sp12_h_l_23 <X> T_24_20.sp12_v_t_23


LogicTile_26_20

 (3 2)  (1351 322)  (1351 322)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_h_l_23
 (3 3)  (1351 323)  (1351 323)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_h_l_23
 (3 6)  (1351 326)  (1351 326)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_v_t_23
 (3 7)  (1351 327)  (1351 327)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_v_t_23


LogicTile_27_20

 (11 8)  (1413 328)  (1413 328)  routing T_27_20.sp4_h_r_3 <X> T_27_20.sp4_v_b_8
 (4 14)  (1406 334)  (1406 334)  routing T_27_20.sp4_h_r_3 <X> T_27_20.sp4_v_t_44
 (6 14)  (1408 334)  (1408 334)  routing T_27_20.sp4_h_r_3 <X> T_27_20.sp4_v_t_44
 (3 15)  (1405 335)  (1405 335)  routing T_27_20.sp12_h_l_22 <X> T_27_20.sp12_v_t_22
 (5 15)  (1407 335)  (1407 335)  routing T_27_20.sp4_h_r_3 <X> T_27_20.sp4_v_t_44


LogicTile_28_20

 (15 5)  (1471 325)  (1471 325)  routing T_28_20.bot_op_0 <X> T_28_20.lc_trk_g1_0
 (17 5)  (1473 325)  (1473 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (32 12)  (1488 332)  (1488 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1490 332)  (1490 332)  routing T_28_20.lc_trk_g1_0 <X> T_28_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (1496 332)  (1496 332)  LC_6 Logic Functioning bit
 (41 12)  (1497 332)  (1497 332)  LC_6 Logic Functioning bit
 (42 12)  (1498 332)  (1498 332)  LC_6 Logic Functioning bit
 (43 12)  (1499 332)  (1499 332)  LC_6 Logic Functioning bit
 (40 13)  (1496 333)  (1496 333)  LC_6 Logic Functioning bit
 (41 13)  (1497 333)  (1497 333)  LC_6 Logic Functioning bit
 (42 13)  (1498 333)  (1498 333)  LC_6 Logic Functioning bit
 (43 13)  (1499 333)  (1499 333)  LC_6 Logic Functioning bit
 (52 13)  (1508 333)  (1508 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (19 15)  (1475 335)  (1475 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_29_20

 (5 13)  (1515 333)  (1515 333)  routing T_29_20.sp4_h_r_9 <X> T_29_20.sp4_v_b_9
 (4 14)  (1514 334)  (1514 334)  routing T_29_20.sp4_h_r_9 <X> T_29_20.sp4_v_t_44
 (5 15)  (1515 335)  (1515 335)  routing T_29_20.sp4_h_r_9 <X> T_29_20.sp4_v_t_44


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 328)  (1742 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 329)  (1743 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (0 11)  (1726 331)  (1726 331)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 306)  (6 306)  routing T_0_19.span4_horz_7 <X> T_0_19.span4_vert_t_13
 (12 2)  (5 306)  (5 306)  routing T_0_19.span4_horz_7 <X> T_0_19.span4_vert_t_13
 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 316)  (6 316)  routing T_0_19.span4_vert_b_3 <X> T_0_19.span4_vert_t_15


LogicTile_2_19

 (19 6)  (91 310)  (91 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_4_19

 (8 10)  (188 314)  (188 314)  routing T_4_19.sp4_h_r_11 <X> T_4_19.sp4_h_l_42
 (10 10)  (190 314)  (190 314)  routing T_4_19.sp4_h_r_11 <X> T_4_19.sp4_h_l_42


LogicTile_5_19

 (31 2)  (265 306)  (265 306)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 306)  (266 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (274 306)  (274 306)  LC_1 Logic Functioning bit
 (41 2)  (275 306)  (275 306)  LC_1 Logic Functioning bit
 (42 2)  (276 306)  (276 306)  LC_1 Logic Functioning bit
 (43 2)  (277 306)  (277 306)  LC_1 Logic Functioning bit
 (51 2)  (285 306)  (285 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (248 307)  (248 307)  routing T_5_19.top_op_4 <X> T_5_19.lc_trk_g0_4
 (15 3)  (249 307)  (249 307)  routing T_5_19.top_op_4 <X> T_5_19.lc_trk_g0_4
 (17 3)  (251 307)  (251 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (40 3)  (274 307)  (274 307)  LC_1 Logic Functioning bit
 (41 3)  (275 307)  (275 307)  LC_1 Logic Functioning bit
 (42 3)  (276 307)  (276 307)  LC_1 Logic Functioning bit
 (43 3)  (277 307)  (277 307)  LC_1 Logic Functioning bit
 (26 6)  (260 310)  (260 310)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (37 6)  (271 310)  (271 310)  LC_3 Logic Functioning bit
 (39 6)  (273 310)  (273 310)  LC_3 Logic Functioning bit
 (40 6)  (274 310)  (274 310)  LC_3 Logic Functioning bit
 (42 6)  (276 310)  (276 310)  LC_3 Logic Functioning bit
 (46 6)  (280 310)  (280 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (261 311)  (261 311)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 311)  (262 311)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 311)  (263 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (270 311)  (270 311)  LC_3 Logic Functioning bit
 (38 7)  (272 311)  (272 311)  LC_3 Logic Functioning bit
 (41 7)  (275 311)  (275 311)  LC_3 Logic Functioning bit
 (43 7)  (277 311)  (277 311)  LC_3 Logic Functioning bit
 (14 14)  (248 318)  (248 318)  routing T_5_19.rgt_op_4 <X> T_5_19.lc_trk_g3_4
 (15 15)  (249 319)  (249 319)  routing T_5_19.rgt_op_4 <X> T_5_19.lc_trk_g3_4
 (17 15)  (251 319)  (251 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_6_19

 (17 0)  (305 304)  (305 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (14 1)  (302 305)  (302 305)  routing T_6_19.sp4_r_v_b_35 <X> T_6_19.lc_trk_g0_0
 (17 1)  (305 305)  (305 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (288 306)  (288 306)  routing T_6_19.glb_netwk_2 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 2)  (310 306)  (310 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (311 306)  (311 306)  routing T_6_19.sp12_h_r_23 <X> T_6_19.lc_trk_g0_7
 (21 3)  (309 307)  (309 307)  routing T_6_19.sp12_h_r_23 <X> T_6_19.lc_trk_g0_7
 (1 4)  (289 308)  (289 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 309)  (288 309)  routing T_6_19.glb_netwk_3 <X> T_6_19.wire_logic_cluster/lc_7/cen
 (26 8)  (314 312)  (314 312)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (317 312)  (317 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 312)  (319 312)  routing T_6_19.lc_trk_g0_7 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (324 312)  (324 312)  LC_4 Logic Functioning bit
 (37 8)  (325 312)  (325 312)  LC_4 Logic Functioning bit
 (38 8)  (326 312)  (326 312)  LC_4 Logic Functioning bit
 (39 8)  (327 312)  (327 312)  LC_4 Logic Functioning bit
 (40 8)  (328 312)  (328 312)  LC_4 Logic Functioning bit
 (41 8)  (329 312)  (329 312)  LC_4 Logic Functioning bit
 (43 8)  (331 312)  (331 312)  LC_4 Logic Functioning bit
 (45 8)  (333 312)  (333 312)  LC_4 Logic Functioning bit
 (27 9)  (315 313)  (315 313)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 313)  (316 313)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 313)  (319 313)  routing T_6_19.lc_trk_g0_7 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 313)  (320 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (324 313)  (324 313)  LC_4 Logic Functioning bit
 (37 9)  (325 313)  (325 313)  LC_4 Logic Functioning bit
 (38 9)  (326 313)  (326 313)  LC_4 Logic Functioning bit
 (39 9)  (327 313)  (327 313)  LC_4 Logic Functioning bit
 (40 9)  (328 313)  (328 313)  LC_4 Logic Functioning bit
 (41 9)  (329 313)  (329 313)  LC_4 Logic Functioning bit
 (42 9)  (330 313)  (330 313)  LC_4 Logic Functioning bit
 (43 9)  (331 313)  (331 313)  LC_4 Logic Functioning bit
 (44 9)  (332 313)  (332 313)  LC_4 Logic Functioning bit
 (9 13)  (297 317)  (297 317)  routing T_6_19.sp4_v_t_47 <X> T_6_19.sp4_v_b_10
 (0 14)  (288 318)  (288 318)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 318)  (289 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (305 318)  (305 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (288 319)  (288 319)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/s_r


LogicTile_7_19

 (3 0)  (345 304)  (345 304)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_b_0
 (3 1)  (345 305)  (345 305)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_b_0
 (0 2)  (342 306)  (342 306)  routing T_7_19.glb_netwk_2 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (3 2)  (345 306)  (345 306)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_h_l_23
 (27 2)  (369 306)  (369 306)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 306)  (372 306)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 306)  (375 306)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 306)  (376 306)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 306)  (378 306)  LC_1 Logic Functioning bit
 (37 2)  (379 306)  (379 306)  LC_1 Logic Functioning bit
 (38 2)  (380 306)  (380 306)  LC_1 Logic Functioning bit
 (40 2)  (382 306)  (382 306)  LC_1 Logic Functioning bit
 (41 2)  (383 306)  (383 306)  LC_1 Logic Functioning bit
 (42 2)  (384 306)  (384 306)  LC_1 Logic Functioning bit
 (43 2)  (385 306)  (385 306)  LC_1 Logic Functioning bit
 (45 2)  (387 306)  (387 306)  LC_1 Logic Functioning bit
 (3 3)  (345 307)  (345 307)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_h_l_23
 (28 3)  (370 307)  (370 307)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 307)  (371 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 307)  (373 307)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 307)  (374 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (376 307)  (376 307)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.input_2_1
 (36 3)  (378 307)  (378 307)  LC_1 Logic Functioning bit
 (37 3)  (379 307)  (379 307)  LC_1 Logic Functioning bit
 (38 3)  (380 307)  (380 307)  LC_1 Logic Functioning bit
 (39 3)  (381 307)  (381 307)  LC_1 Logic Functioning bit
 (40 3)  (382 307)  (382 307)  LC_1 Logic Functioning bit
 (41 3)  (383 307)  (383 307)  LC_1 Logic Functioning bit
 (42 3)  (384 307)  (384 307)  LC_1 Logic Functioning bit
 (43 3)  (385 307)  (385 307)  LC_1 Logic Functioning bit
 (44 3)  (386 307)  (386 307)  LC_1 Logic Functioning bit
 (1 4)  (343 308)  (343 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (356 308)  (356 308)  routing T_7_19.sp12_h_r_0 <X> T_7_19.lc_trk_g1_0
 (0 5)  (342 309)  (342 309)  routing T_7_19.glb_netwk_3 <X> T_7_19.wire_logic_cluster/lc_7/cen
 (14 5)  (356 309)  (356 309)  routing T_7_19.sp12_h_r_0 <X> T_7_19.lc_trk_g1_0
 (15 5)  (357 309)  (357 309)  routing T_7_19.sp12_h_r_0 <X> T_7_19.lc_trk_g1_0
 (17 5)  (359 309)  (359 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (15 6)  (357 310)  (357 310)  routing T_7_19.sp4_v_b_21 <X> T_7_19.lc_trk_g1_5
 (16 6)  (358 310)  (358 310)  routing T_7_19.sp4_v_b_21 <X> T_7_19.lc_trk_g1_5
 (17 6)  (359 310)  (359 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (16 8)  (358 312)  (358 312)  routing T_7_19.sp4_v_t_12 <X> T_7_19.lc_trk_g2_1
 (17 8)  (359 312)  (359 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (360 312)  (360 312)  routing T_7_19.sp4_v_t_12 <X> T_7_19.lc_trk_g2_1
 (21 12)  (363 316)  (363 316)  routing T_7_19.sp4_v_t_22 <X> T_7_19.lc_trk_g3_3
 (22 12)  (364 316)  (364 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (365 316)  (365 316)  routing T_7_19.sp4_v_t_22 <X> T_7_19.lc_trk_g3_3
 (21 13)  (363 317)  (363 317)  routing T_7_19.sp4_v_t_22 <X> T_7_19.lc_trk_g3_3
 (0 14)  (342 318)  (342 318)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 318)  (343 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 319)  (342 319)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_19

 (11 0)  (407 304)  (407 304)  routing T_8_19.sp4_v_t_43 <X> T_8_19.sp4_v_b_2
 (13 0)  (409 304)  (409 304)  routing T_8_19.sp4_v_t_43 <X> T_8_19.sp4_v_b_2


LogicTile_9_19

 (8 1)  (446 305)  (446 305)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_v_b_1
 (9 9)  (447 313)  (447 313)  routing T_9_19.sp4_v_t_46 <X> T_9_19.sp4_v_b_7
 (10 9)  (448 313)  (448 313)  routing T_9_19.sp4_v_t_46 <X> T_9_19.sp4_v_b_7


LogicTile_10_19

 (19 13)  (511 317)  (511 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_12_19

 (8 9)  (608 313)  (608 313)  routing T_12_19.sp4_v_t_41 <X> T_12_19.sp4_v_b_7
 (10 9)  (610 313)  (610 313)  routing T_12_19.sp4_v_t_41 <X> T_12_19.sp4_v_b_7


LogicTile_14_19

 (13 4)  (721 308)  (721 308)  routing T_14_19.sp4_v_t_40 <X> T_14_19.sp4_v_b_5


LogicTile_15_19

 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (43 0)  (805 304)  (805 304)  LC_0 Logic Functioning bit
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (43 1)  (805 305)  (805 305)  LC_0 Logic Functioning bit
 (53 1)  (815 305)  (815 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (15 3)  (777 307)  (777 307)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (52 4)  (814 308)  (814 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (40 5)  (802 309)  (802 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (14 7)  (776 311)  (776 311)  routing T_15_19.sp4_r_v_b_28 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (16 8)  (778 312)  (778 312)  routing T_15_19.sp4_v_t_12 <X> T_15_19.lc_trk_g2_1
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (780 312)  (780 312)  routing T_15_19.sp4_v_t_12 <X> T_15_19.lc_trk_g2_1
 (21 10)  (783 314)  (783 314)  routing T_15_19.sp4_v_t_18 <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (785 314)  (785 314)  routing T_15_19.sp4_v_t_18 <X> T_15_19.lc_trk_g2_7
 (4 12)  (766 316)  (766 316)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_9
 (6 12)  (768 316)  (768 316)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_9


LogicTile_16_19

 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (0 8)  (816 312)  (816 312)  routing T_16_19.glb_netwk_7 <X> T_16_19.glb2local_1
 (1 8)  (817 312)  (817 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_7 glb2local_1
 (0 9)  (816 313)  (816 313)  routing T_16_19.glb_netwk_7 <X> T_16_19.glb2local_1
 (1 9)  (817 313)  (817 313)  routing T_16_19.glb_netwk_7 <X> T_16_19.glb2local_1
 (9 9)  (825 313)  (825 313)  routing T_16_19.sp4_v_t_42 <X> T_16_19.sp4_v_b_7
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (39 12)  (855 316)  (855 316)  LC_6 Logic Functioning bit
 (47 12)  (863 316)  (863 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (38 13)  (854 317)  (854 317)  LC_6 Logic Functioning bit
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (52 13)  (868 317)  (868 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_17_19

 (4 0)  (878 304)  (878 304)  routing T_17_19.sp4_v_t_37 <X> T_17_19.sp4_v_b_0


LogicTile_19_19

 (3 2)  (985 306)  (985 306)  routing T_19_19.sp12_v_t_23 <X> T_19_19.sp12_h_l_23
 (3 4)  (985 308)  (985 308)  routing T_19_19.sp12_v_t_23 <X> T_19_19.sp12_h_r_0


LogicTile_22_19

 (3 2)  (1147 306)  (1147 306)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23
 (3 3)  (1147 307)  (1147 307)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23
 (2 8)  (1146 312)  (1146 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_19

 (5 0)  (1311 304)  (1311 304)  routing T_25_19.sp4_h_l_44 <X> T_25_19.sp4_h_r_0
 (4 1)  (1310 305)  (1310 305)  routing T_25_19.sp4_h_l_44 <X> T_25_19.sp4_h_r_0


LogicTile_28_19

 (22 0)  (1478 304)  (1478 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1479 304)  (1479 304)  routing T_28_19.sp12_h_l_16 <X> T_28_19.lc_trk_g0_3
 (26 0)  (1482 304)  (1482 304)  routing T_28_19.lc_trk_g2_4 <X> T_28_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1483 304)  (1483 304)  routing T_28_19.lc_trk_g3_4 <X> T_28_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1484 304)  (1484 304)  routing T_28_19.lc_trk_g3_4 <X> T_28_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 304)  (1485 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1486 304)  (1486 304)  routing T_28_19.lc_trk_g3_4 <X> T_28_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 304)  (1488 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 304)  (1492 304)  LC_0 Logic Functioning bit
 (37 0)  (1493 304)  (1493 304)  LC_0 Logic Functioning bit
 (38 0)  (1494 304)  (1494 304)  LC_0 Logic Functioning bit
 (39 0)  (1495 304)  (1495 304)  LC_0 Logic Functioning bit
 (40 0)  (1496 304)  (1496 304)  LC_0 Logic Functioning bit
 (41 0)  (1497 304)  (1497 304)  LC_0 Logic Functioning bit
 (42 0)  (1498 304)  (1498 304)  LC_0 Logic Functioning bit
 (43 0)  (1499 304)  (1499 304)  LC_0 Logic Functioning bit
 (45 0)  (1501 304)  (1501 304)  LC_0 Logic Functioning bit
 (21 1)  (1477 305)  (1477 305)  routing T_28_19.sp12_h_l_16 <X> T_28_19.lc_trk_g0_3
 (28 1)  (1484 305)  (1484 305)  routing T_28_19.lc_trk_g2_4 <X> T_28_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 305)  (1485 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1487 305)  (1487 305)  routing T_28_19.lc_trk_g0_3 <X> T_28_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1488 305)  (1488 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1489 305)  (1489 305)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.input_2_0
 (35 1)  (1491 305)  (1491 305)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.input_2_0
 (36 1)  (1492 305)  (1492 305)  LC_0 Logic Functioning bit
 (37 1)  (1493 305)  (1493 305)  LC_0 Logic Functioning bit
 (38 1)  (1494 305)  (1494 305)  LC_0 Logic Functioning bit
 (39 1)  (1495 305)  (1495 305)  LC_0 Logic Functioning bit
 (40 1)  (1496 305)  (1496 305)  LC_0 Logic Functioning bit
 (41 1)  (1497 305)  (1497 305)  LC_0 Logic Functioning bit
 (43 1)  (1499 305)  (1499 305)  LC_0 Logic Functioning bit
 (44 1)  (1500 305)  (1500 305)  LC_0 Logic Functioning bit
 (0 2)  (1456 306)  (1456 306)  routing T_28_19.glb_netwk_2 <X> T_28_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 306)  (1458 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (26 2)  (1482 306)  (1482 306)  routing T_28_19.lc_trk_g3_4 <X> T_28_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (1484 306)  (1484 306)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 306)  (1485 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1487 306)  (1487 306)  routing T_28_19.lc_trk_g2_4 <X> T_28_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1488 306)  (1488 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1489 306)  (1489 306)  routing T_28_19.lc_trk_g2_4 <X> T_28_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 306)  (1492 306)  LC_1 Logic Functioning bit
 (37 2)  (1493 306)  (1493 306)  LC_1 Logic Functioning bit
 (38 2)  (1494 306)  (1494 306)  LC_1 Logic Functioning bit
 (39 2)  (1495 306)  (1495 306)  LC_1 Logic Functioning bit
 (40 2)  (1496 306)  (1496 306)  LC_1 Logic Functioning bit
 (41 2)  (1497 306)  (1497 306)  LC_1 Logic Functioning bit
 (42 2)  (1498 306)  (1498 306)  LC_1 Logic Functioning bit
 (43 2)  (1499 306)  (1499 306)  LC_1 Logic Functioning bit
 (45 2)  (1501 306)  (1501 306)  LC_1 Logic Functioning bit
 (27 3)  (1483 307)  (1483 307)  routing T_28_19.lc_trk_g3_4 <X> T_28_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1484 307)  (1484 307)  routing T_28_19.lc_trk_g3_4 <X> T_28_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 307)  (1485 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1486 307)  (1486 307)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (1488 307)  (1488 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1491 307)  (1491 307)  routing T_28_19.lc_trk_g0_3 <X> T_28_19.input_2_1
 (36 3)  (1492 307)  (1492 307)  LC_1 Logic Functioning bit
 (37 3)  (1493 307)  (1493 307)  LC_1 Logic Functioning bit
 (39 3)  (1495 307)  (1495 307)  LC_1 Logic Functioning bit
 (40 3)  (1496 307)  (1496 307)  LC_1 Logic Functioning bit
 (41 3)  (1497 307)  (1497 307)  LC_1 Logic Functioning bit
 (42 3)  (1498 307)  (1498 307)  LC_1 Logic Functioning bit
 (43 3)  (1499 307)  (1499 307)  LC_1 Logic Functioning bit
 (44 3)  (1500 307)  (1500 307)  LC_1 Logic Functioning bit
 (51 3)  (1507 307)  (1507 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (1457 308)  (1457 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1456 309)  (1456 309)  routing T_28_19.glb_netwk_3 <X> T_28_19.wire_logic_cluster/lc_7/cen
 (8 5)  (1464 309)  (1464 309)  routing T_28_19.sp4_v_t_36 <X> T_28_19.sp4_v_b_4
 (10 5)  (1466 309)  (1466 309)  routing T_28_19.sp4_v_t_36 <X> T_28_19.sp4_v_b_4
 (22 9)  (1478 313)  (1478 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1481 313)  (1481 313)  routing T_28_19.sp4_r_v_b_34 <X> T_28_19.lc_trk_g2_2
 (14 10)  (1470 314)  (1470 314)  routing T_28_19.sp12_v_t_3 <X> T_28_19.lc_trk_g2_4
 (14 11)  (1470 315)  (1470 315)  routing T_28_19.sp12_v_t_3 <X> T_28_19.lc_trk_g2_4
 (15 11)  (1471 315)  (1471 315)  routing T_28_19.sp12_v_t_3 <X> T_28_19.lc_trk_g2_4
 (17 11)  (1473 315)  (1473 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (4 12)  (1460 316)  (1460 316)  routing T_28_19.sp4_v_t_36 <X> T_28_19.sp4_v_b_9
 (6 12)  (1462 316)  (1462 316)  routing T_28_19.sp4_v_t_36 <X> T_28_19.sp4_v_b_9
 (26 12)  (1482 316)  (1482 316)  routing T_28_19.lc_trk_g2_4 <X> T_28_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (1483 316)  (1483 316)  routing T_28_19.lc_trk_g3_4 <X> T_28_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1484 316)  (1484 316)  routing T_28_19.lc_trk_g3_4 <X> T_28_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 316)  (1485 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 316)  (1486 316)  routing T_28_19.lc_trk_g3_4 <X> T_28_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 316)  (1488 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 316)  (1492 316)  LC_6 Logic Functioning bit
 (37 12)  (1493 316)  (1493 316)  LC_6 Logic Functioning bit
 (38 12)  (1494 316)  (1494 316)  LC_6 Logic Functioning bit
 (39 12)  (1495 316)  (1495 316)  LC_6 Logic Functioning bit
 (40 12)  (1496 316)  (1496 316)  LC_6 Logic Functioning bit
 (41 12)  (1497 316)  (1497 316)  LC_6 Logic Functioning bit
 (42 12)  (1498 316)  (1498 316)  LC_6 Logic Functioning bit
 (43 12)  (1499 316)  (1499 316)  LC_6 Logic Functioning bit
 (45 12)  (1501 316)  (1501 316)  LC_6 Logic Functioning bit
 (28 13)  (1484 317)  (1484 317)  routing T_28_19.lc_trk_g2_4 <X> T_28_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 317)  (1485 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1487 317)  (1487 317)  routing T_28_19.lc_trk_g0_3 <X> T_28_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1488 317)  (1488 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1489 317)  (1489 317)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.input_2_6
 (35 13)  (1491 317)  (1491 317)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.input_2_6
 (36 13)  (1492 317)  (1492 317)  LC_6 Logic Functioning bit
 (37 13)  (1493 317)  (1493 317)  LC_6 Logic Functioning bit
 (38 13)  (1494 317)  (1494 317)  LC_6 Logic Functioning bit
 (39 13)  (1495 317)  (1495 317)  LC_6 Logic Functioning bit
 (40 13)  (1496 317)  (1496 317)  LC_6 Logic Functioning bit
 (41 13)  (1497 317)  (1497 317)  LC_6 Logic Functioning bit
 (43 13)  (1499 317)  (1499 317)  LC_6 Logic Functioning bit
 (44 13)  (1500 317)  (1500 317)  LC_6 Logic Functioning bit
 (0 14)  (1456 318)  (1456 318)  routing T_28_19.glb_netwk_6 <X> T_28_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 318)  (1457 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1456 319)  (1456 319)  routing T_28_19.glb_netwk_6 <X> T_28_19.wire_logic_cluster/lc_7/s_r
 (17 15)  (1473 319)  (1473 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_29_19

 (12 0)  (1522 304)  (1522 304)  routing T_29_19.sp4_v_b_8 <X> T_29_19.sp4_h_r_2
 (6 1)  (1516 305)  (1516 305)  routing T_29_19.sp4_h_l_37 <X> T_29_19.sp4_h_r_0
 (11 1)  (1521 305)  (1521 305)  routing T_29_19.sp4_v_b_8 <X> T_29_19.sp4_h_r_2
 (13 1)  (1523 305)  (1523 305)  routing T_29_19.sp4_v_b_8 <X> T_29_19.sp4_h_r_2


IO_Tile_33_19

 (5 0)  (1731 304)  (1731 304)  routing T_33_19.span4_vert_b_9 <X> T_33_19.lc_trk_g0_1
 (7 0)  (1733 304)  (1733 304)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 304)  (1734 304)  routing T_33_19.span4_vert_b_9 <X> T_33_19.lc_trk_g0_1
 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (13 7)  (1739 311)  (1739 311)  routing T_33_19.span4_horz_37 <X> T_33_19.span4_vert_b_2
 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (10 10)  (1736 314)  (1736 314)  routing T_33_19.lc_trk_g1_7 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 314)  (1737 314)  routing T_33_19.lc_trk_g1_7 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (10 11)  (1736 315)  (1736 315)  routing T_33_19.lc_trk_g1_7 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (5 14)  (1731 318)  (1731 318)  routing T_33_19.span4_horz_39 <X> T_33_19.lc_trk_g1_7
 (6 14)  (1732 318)  (1732 318)  routing T_33_19.span4_horz_39 <X> T_33_19.lc_trk_g1_7
 (7 14)  (1733 318)  (1733 318)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 318)  (1734 318)  routing T_33_19.span4_horz_39 <X> T_33_19.lc_trk_g1_7
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (5 0)  (12 288)  (12 288)  routing T_0_18.span12_horz_1 <X> T_0_18.lc_trk_g0_1
 (7 0)  (10 288)  (10 288)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_1 lc_trk_g0_1
 (8 0)  (9 288)  (9 288)  routing T_0_18.span12_horz_1 <X> T_0_18.lc_trk_g0_1
 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 289)  (9 289)  routing T_0_18.span12_horz_1 <X> T_0_18.lc_trk_g0_1
 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (4 4)  (13 292)  (13 292)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (5 4)  (12 292)  (12 292)  routing T_0_18.span4_vert_b_5 <X> T_0_18.lc_trk_g0_5
 (7 4)  (10 292)  (10 292)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (4 5)  (13 293)  (13 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (5 5)  (12 293)  (12 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (8 5)  (9 293)  (9 293)  routing T_0_18.span4_vert_b_5 <X> T_0_18.lc_trk_g0_5
 (11 5)  (6 293)  (6 293)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (6 10)  (11 298)  (11 298)  routing T_0_18.span12_horz_11 <X> T_0_18.lc_trk_g1_3
 (7 10)  (10 298)  (10 298)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_11 lc_trk_g1_3
 (11 10)  (6 298)  (6 298)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 298)  (4 298)  routing T_0_18.lc_trk_g0_5 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (10 11)  (7 299)  (7 299)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 4)  (75 292)  (75 292)  routing T_2_18.sp12_v_t_23 <X> T_2_18.sp12_h_r_0


LogicTile_3_18

 (3 6)  (129 294)  (129 294)  routing T_3_18.sp12_h_r_0 <X> T_3_18.sp12_v_t_23
 (3 7)  (129 295)  (129 295)  routing T_3_18.sp12_h_r_0 <X> T_3_18.sp12_v_t_23


LogicTile_4_18

 (3 4)  (183 292)  (183 292)  routing T_4_18.sp12_v_t_23 <X> T_4_18.sp12_h_r_0
 (3 8)  (183 296)  (183 296)  routing T_4_18.sp12_h_r_1 <X> T_4_18.sp12_v_b_1
 (3 9)  (183 297)  (183 297)  routing T_4_18.sp12_h_r_1 <X> T_4_18.sp12_v_b_1


LogicTile_5_18

 (15 10)  (249 298)  (249 298)  routing T_5_18.rgt_op_5 <X> T_5_18.lc_trk_g2_5
 (17 10)  (251 298)  (251 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (252 298)  (252 298)  routing T_5_18.rgt_op_5 <X> T_5_18.lc_trk_g2_5
 (31 12)  (265 300)  (265 300)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 300)  (266 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 300)  (267 300)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (274 300)  (274 300)  LC_6 Logic Functioning bit
 (41 12)  (275 300)  (275 300)  LC_6 Logic Functioning bit
 (42 12)  (276 300)  (276 300)  LC_6 Logic Functioning bit
 (43 12)  (277 300)  (277 300)  LC_6 Logic Functioning bit
 (48 12)  (282 300)  (282 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (40 13)  (274 301)  (274 301)  LC_6 Logic Functioning bit
 (41 13)  (275 301)  (275 301)  LC_6 Logic Functioning bit
 (42 13)  (276 301)  (276 301)  LC_6 Logic Functioning bit
 (43 13)  (277 301)  (277 301)  LC_6 Logic Functioning bit


LogicTile_6_18

 (0 2)  (288 290)  (288 290)  routing T_6_18.glb_netwk_2 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (2 2)  (290 290)  (290 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 2)  (310 290)  (310 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (311 290)  (311 290)  routing T_6_18.sp4_v_b_23 <X> T_6_18.lc_trk_g0_7
 (24 2)  (312 290)  (312 290)  routing T_6_18.sp4_v_b_23 <X> T_6_18.lc_trk_g0_7
 (1 4)  (289 292)  (289 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 293)  (288 293)  routing T_6_18.glb_netwk_3 <X> T_6_18.wire_logic_cluster/lc_7/cen
 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0
 (14 9)  (302 297)  (302 297)  routing T_6_18.sp4_r_v_b_32 <X> T_6_18.lc_trk_g2_0
 (17 9)  (305 297)  (305 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 10)  (314 298)  (314 298)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 298)  (316 298)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 298)  (317 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 298)  (319 298)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 298)  (321 298)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 298)  (323 298)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.input_2_5
 (36 10)  (324 298)  (324 298)  LC_5 Logic Functioning bit
 (37 10)  (325 298)  (325 298)  LC_5 Logic Functioning bit
 (38 10)  (326 298)  (326 298)  LC_5 Logic Functioning bit
 (39 10)  (327 298)  (327 298)  LC_5 Logic Functioning bit
 (40 10)  (328 298)  (328 298)  LC_5 Logic Functioning bit
 (41 10)  (329 298)  (329 298)  LC_5 Logic Functioning bit
 (42 10)  (330 298)  (330 298)  LC_5 Logic Functioning bit
 (43 10)  (331 298)  (331 298)  LC_5 Logic Functioning bit
 (45 10)  (333 298)  (333 298)  LC_5 Logic Functioning bit
 (14 11)  (302 299)  (302 299)  routing T_6_18.sp4_r_v_b_36 <X> T_6_18.lc_trk_g2_4
 (17 11)  (305 299)  (305 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (314 299)  (314 299)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 299)  (315 299)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 299)  (316 299)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 299)  (317 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 299)  (320 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (323 299)  (323 299)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.input_2_5
 (36 11)  (324 299)  (324 299)  LC_5 Logic Functioning bit
 (37 11)  (325 299)  (325 299)  LC_5 Logic Functioning bit
 (38 11)  (326 299)  (326 299)  LC_5 Logic Functioning bit
 (39 11)  (327 299)  (327 299)  LC_5 Logic Functioning bit
 (41 11)  (329 299)  (329 299)  LC_5 Logic Functioning bit
 (42 11)  (330 299)  (330 299)  LC_5 Logic Functioning bit
 (43 11)  (331 299)  (331 299)  LC_5 Logic Functioning bit
 (44 11)  (332 299)  (332 299)  LC_5 Logic Functioning bit
 (19 13)  (307 301)  (307 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (288 302)  (288 302)  routing T_6_18.glb_netwk_6 <X> T_6_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 302)  (289 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 303)  (288 303)  routing T_6_18.glb_netwk_6 <X> T_6_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (310 303)  (310 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (313 303)  (313 303)  routing T_6_18.sp4_r_v_b_46 <X> T_6_18.lc_trk_g3_6


LogicTile_7_18

 (15 0)  (357 288)  (357 288)  routing T_7_18.top_op_1 <X> T_7_18.lc_trk_g0_1
 (17 0)  (359 288)  (359 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (360 289)  (360 289)  routing T_7_18.top_op_1 <X> T_7_18.lc_trk_g0_1
 (37 6)  (379 294)  (379 294)  LC_3 Logic Functioning bit
 (39 6)  (381 294)  (381 294)  LC_3 Logic Functioning bit
 (40 6)  (382 294)  (382 294)  LC_3 Logic Functioning bit
 (42 6)  (384 294)  (384 294)  LC_3 Logic Functioning bit
 (47 6)  (389 294)  (389 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (29 7)  (371 295)  (371 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (378 295)  (378 295)  LC_3 Logic Functioning bit
 (38 7)  (380 295)  (380 295)  LC_3 Logic Functioning bit
 (41 7)  (383 295)  (383 295)  LC_3 Logic Functioning bit
 (43 7)  (385 295)  (385 295)  LC_3 Logic Functioning bit


LogicTile_9_18

 (14 2)  (452 290)  (452 290)  routing T_9_18.sp4_v_t_1 <X> T_9_18.lc_trk_g0_4
 (14 3)  (452 291)  (452 291)  routing T_9_18.sp4_v_t_1 <X> T_9_18.lc_trk_g0_4
 (16 3)  (454 291)  (454 291)  routing T_9_18.sp4_v_t_1 <X> T_9_18.lc_trk_g0_4
 (17 3)  (455 291)  (455 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 4)  (460 292)  (460 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (461 292)  (461 292)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g1_3
 (26 4)  (464 292)  (464 292)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 292)  (465 292)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 292)  (471 292)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 292)  (474 292)  LC_2 Logic Functioning bit
 (38 4)  (476 292)  (476 292)  LC_2 Logic Functioning bit
 (41 4)  (479 292)  (479 292)  LC_2 Logic Functioning bit
 (43 4)  (481 292)  (481 292)  LC_2 Logic Functioning bit
 (47 4)  (485 292)  (485 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (459 293)  (459 293)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g1_3
 (22 5)  (460 293)  (460 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 293)  (468 293)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 293)  (474 293)  LC_2 Logic Functioning bit
 (38 5)  (476 293)  (476 293)  LC_2 Logic Functioning bit
 (40 5)  (478 293)  (478 293)  LC_2 Logic Functioning bit
 (42 5)  (480 293)  (480 293)  LC_2 Logic Functioning bit
 (16 8)  (454 296)  (454 296)  routing T_9_18.sp4_v_t_12 <X> T_9_18.lc_trk_g2_1
 (17 8)  (455 296)  (455 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (456 296)  (456 296)  routing T_9_18.sp4_v_t_12 <X> T_9_18.lc_trk_g2_1
 (8 9)  (446 297)  (446 297)  routing T_9_18.sp4_h_l_36 <X> T_9_18.sp4_v_b_7
 (9 9)  (447 297)  (447 297)  routing T_9_18.sp4_h_l_36 <X> T_9_18.sp4_v_b_7
 (10 9)  (448 297)  (448 297)  routing T_9_18.sp4_h_l_36 <X> T_9_18.sp4_v_b_7
 (27 10)  (465 298)  (465 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 298)  (472 298)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (37 10)  (475 298)  (475 298)  LC_5 Logic Functioning bit
 (38 10)  (476 298)  (476 298)  LC_5 Logic Functioning bit
 (39 10)  (477 298)  (477 298)  LC_5 Logic Functioning bit
 (41 10)  (479 298)  (479 298)  LC_5 Logic Functioning bit
 (43 10)  (481 298)  (481 298)  LC_5 Logic Functioning bit
 (47 10)  (485 298)  (485 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 299)  (469 299)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 299)  (474 299)  LC_5 Logic Functioning bit
 (38 11)  (476 299)  (476 299)  LC_5 Logic Functioning bit
 (17 14)  (455 302)  (455 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (456 303)  (456 303)  routing T_9_18.sp4_r_v_b_45 <X> T_9_18.lc_trk_g3_5


LogicTile_10_18

 (3 2)  (495 290)  (495 290)  routing T_10_18.sp12_h_r_0 <X> T_10_18.sp12_h_l_23
 (3 3)  (495 291)  (495 291)  routing T_10_18.sp12_h_r_0 <X> T_10_18.sp12_h_l_23
 (2 8)  (494 296)  (494 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_18

 (3 6)  (603 294)  (603 294)  routing T_12_18.sp12_v_b_0 <X> T_12_18.sp12_v_t_23
 (2 8)  (602 296)  (602 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (602 300)  (602 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_18

 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_2 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.bot_op_2 <X> T_13_18.lc_trk_g1_2
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (14 10)  (668 298)  (668 298)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g2_4
 (25 10)  (679 298)  (679 298)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g2_6
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (48 10)  (702 298)  (702 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (15 11)  (669 299)  (669 299)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 299)  (677 299)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g2_6
 (25 11)  (679 299)  (679 299)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g2_6
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (0 14)  (654 302)  (654 302)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 302)  (672 302)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g3_5
 (0 15)  (654 303)  (654 303)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (659 303)  (659 303)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_t_44
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_14_18

 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (5 5)  (713 293)  (713 293)  routing T_14_18.sp4_h_r_3 <X> T_14_18.sp4_v_b_3
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (40 5)  (748 293)  (748 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (19 6)  (727 294)  (727 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (9 7)  (717 295)  (717 295)  routing T_14_18.sp4_v_b_4 <X> T_14_18.sp4_v_t_41
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (52 9)  (760 297)  (760 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (729 298)  (729 298)  routing T_14_18.rgt_op_7 <X> T_14_18.lc_trk_g2_7
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 298)  (732 298)  routing T_14_18.rgt_op_7 <X> T_14_18.lc_trk_g2_7
 (14 11)  (722 299)  (722 299)  routing T_14_18.sp4_r_v_b_36 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (726 299)  (726 299)  routing T_14_18.sp4_r_v_b_37 <X> T_14_18.lc_trk_g2_5
 (2 12)  (710 300)  (710 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 14)  (722 302)  (722 302)  routing T_14_18.sp12_v_t_3 <X> T_14_18.lc_trk_g3_4
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (14 15)  (722 303)  (722 303)  routing T_14_18.sp12_v_t_3 <X> T_14_18.lc_trk_g3_4
 (15 15)  (723 303)  (723 303)  routing T_14_18.sp12_v_t_3 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_15_18

 (5 0)  (767 288)  (767 288)  routing T_15_18.sp4_v_b_0 <X> T_15_18.sp4_h_r_0
 (6 1)  (768 289)  (768 289)  routing T_15_18.sp4_v_b_0 <X> T_15_18.sp4_h_r_0
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 289)  (787 289)  routing T_15_18.sp4_r_v_b_33 <X> T_15_18.lc_trk_g0_2
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_2 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (25 2)  (787 290)  (787 290)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g0_6
 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 291)  (785 291)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g0_6
 (24 3)  (786 291)  (786 291)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g0_6
 (4 4)  (766 292)  (766 292)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (6 4)  (768 292)  (768 292)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (11 4)  (773 292)  (773 292)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_5
 (13 4)  (775 292)  (775 292)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_5
 (5 5)  (767 293)  (767 293)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (8 5)  (770 293)  (770 293)  routing T_15_18.sp4_v_t_36 <X> T_15_18.sp4_v_b_4
 (10 5)  (772 293)  (772 293)  routing T_15_18.sp4_v_t_36 <X> T_15_18.sp4_v_b_4
 (12 5)  (774 293)  (774 293)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_5
 (10 7)  (772 295)  (772 295)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_t_41
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (785 295)  (785 295)  routing T_15_18.sp4_v_b_22 <X> T_15_18.lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.sp4_v_b_22 <X> T_15_18.lc_trk_g1_6
 (21 8)  (783 296)  (783 296)  routing T_15_18.sp4_v_t_14 <X> T_15_18.lc_trk_g2_3
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (785 296)  (785 296)  routing T_15_18.sp4_v_t_14 <X> T_15_18.lc_trk_g2_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (785 300)  (785 300)  routing T_15_18.sp12_v_b_19 <X> T_15_18.lc_trk_g3_3
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 300)  (798 300)  LC_6 Logic Functioning bit
 (38 12)  (800 300)  (800 300)  LC_6 Logic Functioning bit
 (21 13)  (783 301)  (783 301)  routing T_15_18.sp12_v_b_19 <X> T_15_18.lc_trk_g3_3
 (26 13)  (788 301)  (788 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 301)  (789 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 302)  (793 302)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (41 14)  (803 302)  (803 302)  LC_7 Logic Functioning bit
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (50 14)  (812 302)  (812 302)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (788 303)  (788 303)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 303)  (790 303)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 303)  (792 303)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (46 15)  (808 303)  (808 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (810 303)  (810 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_18

 (3 1)  (819 289)  (819 289)  routing T_16_18.sp12_h_l_23 <X> T_16_18.sp12_v_b_0
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_2 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (26 2)  (842 290)  (842 290)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (41 2)  (857 290)  (857 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (27 3)  (843 291)  (843 291)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 291)  (844 291)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 291)  (853 291)  LC_1 Logic Functioning bit
 (39 3)  (855 291)  (855 291)  LC_1 Logic Functioning bit
 (40 3)  (856 291)  (856 291)  LC_1 Logic Functioning bit
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (51 3)  (867 291)  (867 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 292)  (839 292)  routing T_16_18.sp4_v_b_19 <X> T_16_18.lc_trk_g1_3
 (24 4)  (840 292)  (840 292)  routing T_16_18.sp4_v_b_19 <X> T_16_18.lc_trk_g1_3
 (0 5)  (816 293)  (816 293)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 5)  (817 293)  (817 293)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (15 6)  (831 294)  (831 294)  routing T_16_18.sp4_h_r_13 <X> T_16_18.lc_trk_g1_5
 (16 6)  (832 294)  (832 294)  routing T_16_18.sp4_h_r_13 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (834 294)  (834 294)  routing T_16_18.sp4_h_r_13 <X> T_16_18.lc_trk_g1_5
 (2 12)  (818 300)  (818 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (816 303)  (816 303)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 303)  (817 303)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (830 303)  (830 303)  routing T_16_18.sp4_r_v_b_44 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_17_18

 (4 4)  (878 292)  (878 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (6 4)  (880 292)  (880 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (11 4)  (885 292)  (885 292)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_5
 (13 4)  (887 292)  (887 292)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_5
 (5 5)  (879 293)  (879 293)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (12 5)  (886 293)  (886 293)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_5


LogicTile_18_18

 (3 6)  (931 294)  (931 294)  routing T_18_18.sp12_v_b_0 <X> T_18_18.sp12_v_t_23


LogicTile_19_18

 (11 4)  (993 292)  (993 292)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_b_5
 (13 4)  (995 292)  (995 292)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_b_5
 (12 5)  (994 293)  (994 293)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_b_5


LogicTile_20_18

 (3 9)  (1039 297)  (1039 297)  routing T_20_18.sp12_h_l_22 <X> T_20_18.sp12_v_b_1


LogicTile_22_18

 (3 3)  (1147 291)  (1147 291)  routing T_22_18.sp12_v_b_0 <X> T_22_18.sp12_h_l_23


LogicTile_28_18

 (22 3)  (1478 291)  (1478 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1480 291)  (1480 291)  routing T_28_18.top_op_6 <X> T_28_18.lc_trk_g0_6
 (25 3)  (1481 291)  (1481 291)  routing T_28_18.top_op_6 <X> T_28_18.lc_trk_g0_6
 (26 4)  (1482 292)  (1482 292)  routing T_28_18.lc_trk_g0_6 <X> T_28_18.wire_logic_cluster/lc_2/in_0
 (37 4)  (1493 292)  (1493 292)  LC_2 Logic Functioning bit
 (39 4)  (1495 292)  (1495 292)  LC_2 Logic Functioning bit
 (40 4)  (1496 292)  (1496 292)  LC_2 Logic Functioning bit
 (42 4)  (1498 292)  (1498 292)  LC_2 Logic Functioning bit
 (53 4)  (1509 292)  (1509 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (1482 293)  (1482 293)  routing T_28_18.lc_trk_g0_6 <X> T_28_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 293)  (1485 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (1492 293)  (1492 293)  LC_2 Logic Functioning bit
 (38 5)  (1494 293)  (1494 293)  LC_2 Logic Functioning bit
 (41 5)  (1497 293)  (1497 293)  LC_2 Logic Functioning bit
 (43 5)  (1499 293)  (1499 293)  LC_2 Logic Functioning bit


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (6 3)  (11 275)  (11 275)  routing T_0_17.span12_horz_10 <X> T_0_17.lc_trk_g0_2
 (7 3)  (10 275)  (10 275)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (16 8)  (1 280)  (1 280)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (10 11)  (7 283)  (7 283)  routing T_0_17.lc_trk_g0_2 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (5 13)  (12 285)  (12 285)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_2_17

 (3 5)  (75 277)  (75 277)  routing T_2_17.sp12_h_l_23 <X> T_2_17.sp12_h_r_0


LogicTile_4_17

 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_t_23 <X> T_4_17.sp12_h_r_0


LogicTile_5_17

 (9 3)  (243 275)  (243 275)  routing T_5_17.sp4_v_b_5 <X> T_5_17.sp4_v_t_36
 (10 3)  (244 275)  (244 275)  routing T_5_17.sp4_v_b_5 <X> T_5_17.sp4_v_t_36
 (3 4)  (237 276)  (237 276)  routing T_5_17.sp12_v_t_23 <X> T_5_17.sp12_h_r_0
 (13 6)  (247 278)  (247 278)  routing T_5_17.sp4_v_b_5 <X> T_5_17.sp4_v_t_40
 (11 12)  (245 284)  (245 284)  routing T_5_17.sp4_v_t_45 <X> T_5_17.sp4_v_b_11
 (12 13)  (246 285)  (246 285)  routing T_5_17.sp4_v_t_45 <X> T_5_17.sp4_v_b_11


LogicTile_6_17

 (15 14)  (303 286)  (303 286)  routing T_6_17.rgt_op_5 <X> T_6_17.lc_trk_g3_5
 (17 14)  (305 286)  (305 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (306 286)  (306 286)  routing T_6_17.rgt_op_5 <X> T_6_17.lc_trk_g3_5
 (31 14)  (319 286)  (319 286)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 286)  (320 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 286)  (321 286)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 286)  (322 286)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (328 286)  (328 286)  LC_7 Logic Functioning bit
 (41 14)  (329 286)  (329 286)  LC_7 Logic Functioning bit
 (42 14)  (330 286)  (330 286)  LC_7 Logic Functioning bit
 (43 14)  (331 286)  (331 286)  LC_7 Logic Functioning bit
 (48 14)  (336 286)  (336 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (40 15)  (328 287)  (328 287)  LC_7 Logic Functioning bit
 (41 15)  (329 287)  (329 287)  LC_7 Logic Functioning bit
 (42 15)  (330 287)  (330 287)  LC_7 Logic Functioning bit
 (43 15)  (331 287)  (331 287)  LC_7 Logic Functioning bit


LogicTile_7_17

 (0 2)  (342 274)  (342 274)  routing T_7_17.glb_netwk_2 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (11 2)  (353 274)  (353 274)  routing T_7_17.sp4_v_b_11 <X> T_7_17.sp4_v_t_39
 (12 3)  (354 275)  (354 275)  routing T_7_17.sp4_v_b_11 <X> T_7_17.sp4_v_t_39
 (1 4)  (343 276)  (343 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (345 276)  (345 276)  routing T_7_17.sp12_v_t_23 <X> T_7_17.sp12_h_r_0
 (21 4)  (363 276)  (363 276)  routing T_7_17.sp4_v_b_11 <X> T_7_17.lc_trk_g1_3
 (22 4)  (364 276)  (364 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (365 276)  (365 276)  routing T_7_17.sp4_v_b_11 <X> T_7_17.lc_trk_g1_3
 (0 5)  (342 277)  (342 277)  routing T_7_17.glb_netwk_3 <X> T_7_17.wire_logic_cluster/lc_7/cen
 (8 5)  (350 277)  (350 277)  routing T_7_17.sp4_v_t_36 <X> T_7_17.sp4_v_b_4
 (10 5)  (352 277)  (352 277)  routing T_7_17.sp4_v_t_36 <X> T_7_17.sp4_v_b_4
 (21 5)  (363 277)  (363 277)  routing T_7_17.sp4_v_b_11 <X> T_7_17.lc_trk_g1_3
 (22 5)  (364 277)  (364 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (367 277)  (367 277)  routing T_7_17.sp4_r_v_b_26 <X> T_7_17.lc_trk_g1_2
 (27 10)  (369 282)  (369 282)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 282)  (370 282)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 282)  (371 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 282)  (372 282)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 282)  (374 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 282)  (376 282)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 282)  (377 282)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.input_2_5
 (36 10)  (378 282)  (378 282)  LC_5 Logic Functioning bit
 (37 10)  (379 282)  (379 282)  LC_5 Logic Functioning bit
 (38 10)  (380 282)  (380 282)  LC_5 Logic Functioning bit
 (40 10)  (382 282)  (382 282)  LC_5 Logic Functioning bit
 (41 10)  (383 282)  (383 282)  LC_5 Logic Functioning bit
 (42 10)  (384 282)  (384 282)  LC_5 Logic Functioning bit
 (43 10)  (385 282)  (385 282)  LC_5 Logic Functioning bit
 (45 10)  (387 282)  (387 282)  LC_5 Logic Functioning bit
 (26 11)  (368 283)  (368 283)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 283)  (369 283)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 283)  (371 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 283)  (373 283)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 283)  (374 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (375 283)  (375 283)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.input_2_5
 (34 11)  (376 283)  (376 283)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.input_2_5
 (36 11)  (378 283)  (378 283)  LC_5 Logic Functioning bit
 (37 11)  (379 283)  (379 283)  LC_5 Logic Functioning bit
 (38 11)  (380 283)  (380 283)  LC_5 Logic Functioning bit
 (39 11)  (381 283)  (381 283)  LC_5 Logic Functioning bit
 (40 11)  (382 283)  (382 283)  LC_5 Logic Functioning bit
 (41 11)  (383 283)  (383 283)  LC_5 Logic Functioning bit
 (42 11)  (384 283)  (384 283)  LC_5 Logic Functioning bit
 (43 11)  (385 283)  (385 283)  LC_5 Logic Functioning bit
 (44 11)  (386 283)  (386 283)  LC_5 Logic Functioning bit
 (0 14)  (342 286)  (342 286)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 286)  (343 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (355 286)  (355 286)  routing T_7_17.sp4_v_b_11 <X> T_7_17.sp4_v_t_46
 (15 14)  (357 286)  (357 286)  routing T_7_17.sp4_v_t_32 <X> T_7_17.lc_trk_g3_5
 (16 14)  (358 286)  (358 286)  routing T_7_17.sp4_v_t_32 <X> T_7_17.lc_trk_g3_5
 (17 14)  (359 286)  (359 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (342 287)  (342 287)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (14 15)  (356 287)  (356 287)  routing T_7_17.sp12_v_b_20 <X> T_7_17.lc_trk_g3_4
 (16 15)  (358 287)  (358 287)  routing T_7_17.sp12_v_b_20 <X> T_7_17.lc_trk_g3_4
 (17 15)  (359 287)  (359 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 5)  (399 277)  (399 277)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0


LogicTile_10_17

 (19 15)  (511 287)  (511 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_17

 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (569 272)  (569 272)  routing T_11_17.sp12_h_l_16 <X> T_11_17.lc_trk_g0_3
 (21 1)  (567 273)  (567 273)  routing T_11_17.sp12_h_l_16 <X> T_11_17.lc_trk_g0_3
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (569 273)  (569 273)  routing T_11_17.sp4_h_r_2 <X> T_11_17.lc_trk_g0_2
 (24 1)  (570 273)  (570 273)  routing T_11_17.sp4_h_r_2 <X> T_11_17.lc_trk_g0_2
 (25 1)  (571 273)  (571 273)  routing T_11_17.sp4_h_r_2 <X> T_11_17.lc_trk_g0_2
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (567 275)  (567 275)  routing T_11_17.sp4_r_v_b_31 <X> T_11_17.lc_trk_g0_7
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 276)  (576 276)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (41 4)  (587 276)  (587 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (51 4)  (597 276)  (597 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (572 277)  (572 277)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 277)  (576 277)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (10 9)  (556 281)  (556 281)  routing T_11_17.sp4_h_r_2 <X> T_11_17.sp4_v_b_7


LogicTile_12_17

 (3 8)  (603 280)  (603 280)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_b_1
 (3 9)  (603 281)  (603 281)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_b_1


LogicTile_13_17

 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g0_1
 (21 0)  (675 272)  (675 272)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (15 1)  (669 273)  (669 273)  routing T_13_17.bot_op_0 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.input_2_0
 (36 1)  (690 273)  (690 273)  LC_0 Logic Functioning bit
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_2 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (21 2)  (675 274)  (675 274)  routing T_13_17.bnr_op_7 <X> T_13_17.lc_trk_g0_7
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (42 2)  (696 274)  (696 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (8 3)  (662 275)  (662 275)  routing T_13_17.sp4_h_r_1 <X> T_13_17.sp4_v_t_36
 (9 3)  (663 275)  (663 275)  routing T_13_17.sp4_h_r_1 <X> T_13_17.sp4_v_t_36
 (14 3)  (668 275)  (668 275)  routing T_13_17.top_op_4 <X> T_13_17.lc_trk_g0_4
 (15 3)  (669 275)  (669 275)  routing T_13_17.top_op_4 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (675 275)  (675 275)  routing T_13_17.bnr_op_7 <X> T_13_17.lc_trk_g0_7
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (14 4)  (668 276)  (668 276)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g1_0
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (677 276)  (677 276)  routing T_13_17.sp12_h_r_11 <X> T_13_17.lc_trk_g1_3
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (687 277)  (687 277)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.input_2_2
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (21 6)  (675 278)  (675 278)  routing T_13_17.bnr_op_7 <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 278)  (684 278)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (46 6)  (700 278)  (700 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (659 279)  (659 279)  routing T_13_17.sp4_h_l_38 <X> T_13_17.sp4_v_t_38
 (14 7)  (668 279)  (668 279)  routing T_13_17.sp4_r_v_b_28 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (675 279)  (675 279)  routing T_13_17.bnr_op_7 <X> T_13_17.lc_trk_g1_7
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (679 279)  (679 279)  routing T_13_17.sp4_r_v_b_30 <X> T_13_17.lc_trk_g1_6
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 279)  (689 279)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.input_2_3
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (25 8)  (679 280)  (679 280)  routing T_13_17.rgt_op_2 <X> T_13_17.lc_trk_g2_2
 (14 9)  (668 281)  (668 281)  routing T_13_17.sp12_v_b_16 <X> T_13_17.lc_trk_g2_0
 (16 9)  (670 281)  (670 281)  routing T_13_17.sp12_v_b_16 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 281)  (678 281)  routing T_13_17.rgt_op_2 <X> T_13_17.lc_trk_g2_2
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.wire_logic_cluster/lc_5/out <X> T_13_17.lc_trk_g2_5
 (21 10)  (675 282)  (675 282)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 282)  (689 282)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.input_2_5
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (46 10)  (700 282)  (700 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (701 282)  (701 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (702 282)  (702 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (705 282)  (705 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (706 282)  (706 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (688 283)  (688 283)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.input_2_5
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (25 12)  (679 284)  (679 284)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g3_2
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 286)  (689 286)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_7
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (42 14)  (696 286)  (696 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (0 15)  (654 287)  (654 287)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (14 15)  (668 287)  (668 287)  routing T_13_17.sp4_h_l_17 <X> T_13_17.lc_trk_g3_4
 (15 15)  (669 287)  (669 287)  routing T_13_17.sp4_h_l_17 <X> T_13_17.lc_trk_g3_4
 (16 15)  (670 287)  (670 287)  routing T_13_17.sp4_h_l_17 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 287)  (687 287)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_7
 (35 15)  (689 287)  (689 287)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_7
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (21 0)  (729 272)  (729 272)  routing T_14_17.bnr_op_3 <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (729 273)  (729 273)  routing T_14_17.bnr_op_3 <X> T_14_17.lc_trk_g0_3
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_2 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 4)  (722 276)  (722 276)  routing T_14_17.lft_op_0 <X> T_14_17.lc_trk_g1_0
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 276)  (732 276)  routing T_14_17.bot_op_3 <X> T_14_17.lc_trk_g1_3
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (15 5)  (723 277)  (723 277)  routing T_14_17.lft_op_0 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (25 5)  (733 277)  (733 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (3 6)  (711 278)  (711 278)  routing T_14_17.sp12_v_b_0 <X> T_14_17.sp12_v_t_23
 (14 8)  (722 280)  (722 280)  routing T_14_17.bnl_op_0 <X> T_14_17.lc_trk_g2_0
 (14 9)  (722 281)  (722 281)  routing T_14_17.bnl_op_0 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (732 282)  (732 282)  routing T_14_17.tnr_op_7 <X> T_14_17.lc_trk_g2_7
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 283)  (733 283)  routing T_14_17.sp4_r_v_b_38 <X> T_14_17.lc_trk_g2_6
 (2 12)  (710 284)  (710 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (25 12)  (733 284)  (733 284)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g3_2
 (28 12)  (736 284)  (736 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (19 13)  (727 285)  (727 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (50 14)  (758 286)  (758 286)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (708 287)  (708 287)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 287)  (738 287)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (15 0)  (777 272)  (777 272)  routing T_15_17.sp4_v_b_17 <X> T_15_17.lc_trk_g0_1
 (16 0)  (778 272)  (778 272)  routing T_15_17.sp4_v_b_17 <X> T_15_17.lc_trk_g0_1
 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (46 1)  (808 273)  (808 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_2 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (15 3)  (777 275)  (777 275)  routing T_15_17.bot_op_4 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (0 4)  (762 276)  (762 276)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (1 4)  (763 276)  (763 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (765 276)  (765 276)  routing T_15_17.sp12_v_t_23 <X> T_15_17.sp12_h_r_0
 (0 5)  (762 277)  (762 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (1 5)  (763 277)  (763 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (8 5)  (770 277)  (770 277)  routing T_15_17.sp4_h_r_4 <X> T_15_17.sp4_v_b_4
 (15 5)  (777 277)  (777 277)  routing T_15_17.sp4_v_t_5 <X> T_15_17.lc_trk_g1_0
 (16 5)  (778 277)  (778 277)  routing T_15_17.sp4_v_t_5 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (10 6)  (772 278)  (772 278)  routing T_15_17.sp4_v_b_11 <X> T_15_17.sp4_h_l_41
 (16 8)  (778 280)  (778 280)  routing T_15_17.sp4_v_b_33 <X> T_15_17.lc_trk_g2_1
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 280)  (780 280)  routing T_15_17.sp4_v_b_33 <X> T_15_17.lc_trk_g2_1
 (18 9)  (780 281)  (780 281)  routing T_15_17.sp4_v_b_33 <X> T_15_17.lc_trk_g2_1
 (4 10)  (766 282)  (766 282)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_v_t_43
 (6 10)  (768 282)  (768 282)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_v_t_43
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (38 10)  (800 282)  (800 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (52 10)  (814 282)  (814 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (767 283)  (767 283)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_v_t_43
 (10 11)  (772 283)  (772 283)  routing T_15_17.sp4_h_l_39 <X> T_15_17.sp4_v_t_42
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (40 11)  (802 283)  (802 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_v_t_30 <X> T_15_17.lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.sp4_v_t_30 <X> T_15_17.lc_trk_g3_3
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (38 14)  (800 286)  (800 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (52 14)  (814 286)  (814 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (28 15)  (790 287)  (790 287)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (26 0)  (842 272)  (842 272)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (41 0)  (857 272)  (857 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (45 0)  (861 272)  (861 272)  LC_0 Logic Functioning bit
 (52 0)  (868 272)  (868 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (842 273)  (842 273)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 273)  (843 273)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 273)  (844 273)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (853 273)  (853 273)  LC_0 Logic Functioning bit
 (39 1)  (855 273)  (855 273)  LC_0 Logic Functioning bit
 (40 1)  (856 273)  (856 273)  LC_0 Logic Functioning bit
 (42 1)  (858 273)  (858 273)  LC_0 Logic Functioning bit
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_2 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (38 2)  (854 274)  (854 274)  LC_1 Logic Functioning bit
 (41 2)  (857 274)  (857 274)  LC_1 Logic Functioning bit
 (43 2)  (859 274)  (859 274)  LC_1 Logic Functioning bit
 (45 2)  (861 274)  (861 274)  LC_1 Logic Functioning bit
 (52 2)  (868 274)  (868 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (842 275)  (842 275)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 275)  (843 275)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 275)  (844 275)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 275)  (853 275)  LC_1 Logic Functioning bit
 (39 3)  (855 275)  (855 275)  LC_1 Logic Functioning bit
 (40 3)  (856 275)  (856 275)  LC_1 Logic Functioning bit
 (42 3)  (858 275)  (858 275)  LC_1 Logic Functioning bit
 (0 4)  (816 276)  (816 276)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 4)  (817 276)  (817 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (839 276)  (839 276)  routing T_16_17.sp12_h_l_16 <X> T_16_17.lc_trk_g1_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (41 4)  (857 276)  (857 276)  LC_2 Logic Functioning bit
 (43 4)  (859 276)  (859 276)  LC_2 Logic Functioning bit
 (45 4)  (861 276)  (861 276)  LC_2 Logic Functioning bit
 (1 5)  (817 277)  (817 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (14 5)  (830 277)  (830 277)  routing T_16_17.sp4_r_v_b_24 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (837 277)  (837 277)  routing T_16_17.sp12_h_l_16 <X> T_16_17.lc_trk_g1_3
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 277)  (843 277)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (853 277)  (853 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (40 5)  (856 277)  (856 277)  LC_2 Logic Functioning bit
 (42 5)  (858 277)  (858 277)  LC_2 Logic Functioning bit
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (839 278)  (839 278)  routing T_16_17.sp12_h_r_23 <X> T_16_17.lc_trk_g1_7
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (52 6)  (868 278)  (868 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (10 7)  (826 279)  (826 279)  routing T_16_17.sp4_h_l_46 <X> T_16_17.sp4_v_t_41
 (21 7)  (837 279)  (837 279)  routing T_16_17.sp12_h_r_23 <X> T_16_17.lc_trk_g1_7
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 279)  (852 279)  LC_3 Logic Functioning bit
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (38 7)  (854 279)  (854 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (37 8)  (853 280)  (853 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (39 8)  (855 280)  (855 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (51 8)  (867 280)  (867 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (819 281)  (819 281)  routing T_16_17.sp12_h_l_22 <X> T_16_17.sp12_v_b_1
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_v_b_42 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_v_b_42 <X> T_16_17.lc_trk_g2_2
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (14 10)  (830 282)  (830 282)  routing T_16_17.bnl_op_4 <X> T_16_17.lc_trk_g2_4
 (25 10)  (841 282)  (841 282)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (14 11)  (830 283)  (830 283)  routing T_16_17.bnl_op_4 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 283)  (839 283)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (24 11)  (840 283)  (840 283)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (25 11)  (841 283)  (841 283)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (21 12)  (837 284)  (837 284)  routing T_16_17.sp12_v_t_0 <X> T_16_17.lc_trk_g3_3
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (840 284)  (840 284)  routing T_16_17.sp12_v_t_0 <X> T_16_17.lc_trk_g3_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (21 13)  (837 285)  (837 285)  routing T_16_17.sp12_v_t_0 <X> T_16_17.lc_trk_g3_3
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 285)  (841 285)  routing T_16_17.sp4_r_v_b_42 <X> T_16_17.lc_trk_g3_2
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 285)  (843 285)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (40 13)  (856 285)  (856 285)  LC_6 Logic Functioning bit
 (42 13)  (858 285)  (858 285)  LC_6 Logic Functioning bit
 (53 13)  (869 285)  (869 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (816 286)  (816 286)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (837 286)  (837 286)  routing T_16_17.sp4_v_t_18 <X> T_16_17.lc_trk_g3_7
 (22 14)  (838 286)  (838 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (839 286)  (839 286)  routing T_16_17.sp4_v_t_18 <X> T_16_17.lc_trk_g3_7
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (37 14)  (853 286)  (853 286)  LC_7 Logic Functioning bit
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (39 14)  (855 286)  (855 286)  LC_7 Logic Functioning bit
 (45 14)  (861 286)  (861 286)  LC_7 Logic Functioning bit
 (52 14)  (868 286)  (868 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (817 287)  (817 287)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (3 15)  (819 287)  (819 287)  routing T_16_17.sp12_h_l_22 <X> T_16_17.sp12_v_t_22
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit
 (37 15)  (853 287)  (853 287)  LC_7 Logic Functioning bit
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (25 0)  (899 272)  (899 272)  routing T_17_17.lft_op_2 <X> T_17_17.lc_trk_g0_2
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 273)  (898 273)  routing T_17_17.lft_op_2 <X> T_17_17.lc_trk_g0_2
 (15 5)  (889 277)  (889 277)  routing T_17_17.sp4_v_t_5 <X> T_17_17.lc_trk_g1_0
 (16 5)  (890 277)  (890 277)  routing T_17_17.sp4_v_t_5 <X> T_17_17.lc_trk_g1_0
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 8)  (901 280)  (901 280)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 280)  (905 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 280)  (907 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 280)  (908 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 280)  (910 280)  LC_4 Logic Functioning bit
 (38 8)  (912 280)  (912 280)  LC_4 Logic Functioning bit
 (41 8)  (915 280)  (915 280)  LC_4 Logic Functioning bit
 (43 8)  (917 280)  (917 280)  LC_4 Logic Functioning bit
 (47 8)  (921 280)  (921 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (900 281)  (900 281)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (911 281)  (911 281)  LC_4 Logic Functioning bit
 (39 9)  (913 281)  (913 281)  LC_4 Logic Functioning bit
 (41 9)  (915 281)  (915 281)  LC_4 Logic Functioning bit
 (43 9)  (917 281)  (917 281)  LC_4 Logic Functioning bit
 (14 15)  (888 287)  (888 287)  routing T_17_17.sp12_v_b_20 <X> T_17_17.lc_trk_g3_4
 (16 15)  (890 287)  (890 287)  routing T_17_17.sp12_v_b_20 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_19_17

 (8 6)  (990 278)  (990 278)  routing T_19_17.sp4_h_r_8 <X> T_19_17.sp4_h_l_41
 (10 6)  (992 278)  (992 278)  routing T_19_17.sp4_h_r_8 <X> T_19_17.sp4_h_l_41


LogicTile_20_17

 (3 6)  (1039 278)  (1039 278)  routing T_20_17.sp12_v_b_0 <X> T_20_17.sp12_v_t_23


LogicTile_23_17

 (2 8)  (1200 280)  (1200 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 11)  (1209 283)  (1209 283)  routing T_23_17.sp4_h_r_0 <X> T_23_17.sp4_h_l_45
 (13 11)  (1211 283)  (1211 283)  routing T_23_17.sp4_h_r_0 <X> T_23_17.sp4_h_l_45


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23
 (11 5)  (1359 277)  (1359 277)  routing T_26_17.sp4_h_l_44 <X> T_26_17.sp4_h_r_5
 (13 5)  (1361 277)  (1361 277)  routing T_26_17.sp4_h_l_44 <X> T_26_17.sp4_h_r_5


LogicTile_27_17

 (5 2)  (1407 274)  (1407 274)  routing T_27_17.sp4_v_t_43 <X> T_27_17.sp4_h_l_37
 (4 3)  (1406 275)  (1406 275)  routing T_27_17.sp4_v_t_43 <X> T_27_17.sp4_h_l_37
 (6 3)  (1408 275)  (1408 275)  routing T_27_17.sp4_v_t_43 <X> T_27_17.sp4_h_l_37
 (4 8)  (1406 280)  (1406 280)  routing T_27_17.sp4_v_t_43 <X> T_27_17.sp4_v_b_6
 (2 12)  (1404 284)  (1404 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_17

 (0 2)  (1456 274)  (1456 274)  routing T_28_17.glb_netwk_2 <X> T_28_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 274)  (1458 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (1457 276)  (1457 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1456 277)  (1456 277)  routing T_28_17.glb_netwk_3 <X> T_28_17.wire_logic_cluster/lc_7/cen
 (26 8)  (1482 280)  (1482 280)  routing T_28_17.lc_trk_g2_4 <X> T_28_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1483 280)  (1483 280)  routing T_28_17.lc_trk_g3_4 <X> T_28_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 280)  (1484 280)  routing T_28_17.lc_trk_g3_4 <X> T_28_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 280)  (1485 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 280)  (1486 280)  routing T_28_17.lc_trk_g3_4 <X> T_28_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 280)  (1488 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1489 280)  (1489 280)  routing T_28_17.lc_trk_g3_0 <X> T_28_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1490 280)  (1490 280)  routing T_28_17.lc_trk_g3_0 <X> T_28_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (1491 280)  (1491 280)  routing T_28_17.lc_trk_g3_7 <X> T_28_17.input_2_4
 (36 8)  (1492 280)  (1492 280)  LC_4 Logic Functioning bit
 (38 8)  (1494 280)  (1494 280)  LC_4 Logic Functioning bit
 (39 8)  (1495 280)  (1495 280)  LC_4 Logic Functioning bit
 (40 8)  (1496 280)  (1496 280)  LC_4 Logic Functioning bit
 (41 8)  (1497 280)  (1497 280)  LC_4 Logic Functioning bit
 (42 8)  (1498 280)  (1498 280)  LC_4 Logic Functioning bit
 (43 8)  (1499 280)  (1499 280)  LC_4 Logic Functioning bit
 (45 8)  (1501 280)  (1501 280)  LC_4 Logic Functioning bit
 (28 9)  (1484 281)  (1484 281)  routing T_28_17.lc_trk_g2_4 <X> T_28_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 281)  (1485 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1488 281)  (1488 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1489 281)  (1489 281)  routing T_28_17.lc_trk_g3_7 <X> T_28_17.input_2_4
 (34 9)  (1490 281)  (1490 281)  routing T_28_17.lc_trk_g3_7 <X> T_28_17.input_2_4
 (35 9)  (1491 281)  (1491 281)  routing T_28_17.lc_trk_g3_7 <X> T_28_17.input_2_4
 (36 9)  (1492 281)  (1492 281)  LC_4 Logic Functioning bit
 (37 9)  (1493 281)  (1493 281)  LC_4 Logic Functioning bit
 (38 9)  (1494 281)  (1494 281)  LC_4 Logic Functioning bit
 (39 9)  (1495 281)  (1495 281)  LC_4 Logic Functioning bit
 (40 9)  (1496 281)  (1496 281)  LC_4 Logic Functioning bit
 (41 9)  (1497 281)  (1497 281)  LC_4 Logic Functioning bit
 (42 9)  (1498 281)  (1498 281)  LC_4 Logic Functioning bit
 (43 9)  (1499 281)  (1499 281)  LC_4 Logic Functioning bit
 (44 9)  (1500 281)  (1500 281)  LC_4 Logic Functioning bit
 (14 10)  (1470 282)  (1470 282)  routing T_28_17.sp4_v_t_17 <X> T_28_17.lc_trk_g2_4
 (16 11)  (1472 283)  (1472 283)  routing T_28_17.sp4_v_t_17 <X> T_28_17.lc_trk_g2_4
 (17 11)  (1473 283)  (1473 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (26 12)  (1482 284)  (1482 284)  routing T_28_17.lc_trk_g2_4 <X> T_28_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (1483 284)  (1483 284)  routing T_28_17.lc_trk_g3_4 <X> T_28_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1484 284)  (1484 284)  routing T_28_17.lc_trk_g3_4 <X> T_28_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 284)  (1485 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 284)  (1486 284)  routing T_28_17.lc_trk_g3_4 <X> T_28_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 284)  (1488 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 284)  (1489 284)  routing T_28_17.lc_trk_g3_0 <X> T_28_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1490 284)  (1490 284)  routing T_28_17.lc_trk_g3_0 <X> T_28_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (1491 284)  (1491 284)  routing T_28_17.lc_trk_g3_7 <X> T_28_17.input_2_6
 (36 12)  (1492 284)  (1492 284)  LC_6 Logic Functioning bit
 (38 12)  (1494 284)  (1494 284)  LC_6 Logic Functioning bit
 (39 12)  (1495 284)  (1495 284)  LC_6 Logic Functioning bit
 (40 12)  (1496 284)  (1496 284)  LC_6 Logic Functioning bit
 (41 12)  (1497 284)  (1497 284)  LC_6 Logic Functioning bit
 (42 12)  (1498 284)  (1498 284)  LC_6 Logic Functioning bit
 (43 12)  (1499 284)  (1499 284)  LC_6 Logic Functioning bit
 (45 12)  (1501 284)  (1501 284)  LC_6 Logic Functioning bit
 (16 13)  (1472 285)  (1472 285)  routing T_28_17.sp12_v_b_8 <X> T_28_17.lc_trk_g3_0
 (17 13)  (1473 285)  (1473 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (28 13)  (1484 285)  (1484 285)  routing T_28_17.lc_trk_g2_4 <X> T_28_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 285)  (1485 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (1488 285)  (1488 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1489 285)  (1489 285)  routing T_28_17.lc_trk_g3_7 <X> T_28_17.input_2_6
 (34 13)  (1490 285)  (1490 285)  routing T_28_17.lc_trk_g3_7 <X> T_28_17.input_2_6
 (35 13)  (1491 285)  (1491 285)  routing T_28_17.lc_trk_g3_7 <X> T_28_17.input_2_6
 (36 13)  (1492 285)  (1492 285)  LC_6 Logic Functioning bit
 (37 13)  (1493 285)  (1493 285)  LC_6 Logic Functioning bit
 (38 13)  (1494 285)  (1494 285)  LC_6 Logic Functioning bit
 (39 13)  (1495 285)  (1495 285)  LC_6 Logic Functioning bit
 (40 13)  (1496 285)  (1496 285)  LC_6 Logic Functioning bit
 (41 13)  (1497 285)  (1497 285)  LC_6 Logic Functioning bit
 (42 13)  (1498 285)  (1498 285)  LC_6 Logic Functioning bit
 (43 13)  (1499 285)  (1499 285)  LC_6 Logic Functioning bit
 (44 13)  (1500 285)  (1500 285)  LC_6 Logic Functioning bit
 (0 14)  (1456 286)  (1456 286)  routing T_28_17.glb_netwk_6 <X> T_28_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 286)  (1457 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (1477 286)  (1477 286)  routing T_28_17.sp4_h_l_34 <X> T_28_17.lc_trk_g3_7
 (22 14)  (1478 286)  (1478 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1479 286)  (1479 286)  routing T_28_17.sp4_h_l_34 <X> T_28_17.lc_trk_g3_7
 (24 14)  (1480 286)  (1480 286)  routing T_28_17.sp4_h_l_34 <X> T_28_17.lc_trk_g3_7
 (0 15)  (1456 287)  (1456 287)  routing T_28_17.glb_netwk_6 <X> T_28_17.wire_logic_cluster/lc_7/s_r
 (14 15)  (1470 287)  (1470 287)  routing T_28_17.sp4_r_v_b_44 <X> T_28_17.lc_trk_g3_4
 (17 15)  (1473 287)  (1473 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (1477 287)  (1477 287)  routing T_28_17.sp4_h_l_34 <X> T_28_17.lc_trk_g3_7


LogicTile_29_17

 (8 1)  (1518 273)  (1518 273)  routing T_29_17.sp4_v_t_47 <X> T_29_17.sp4_v_b_1
 (10 1)  (1520 273)  (1520 273)  routing T_29_17.sp4_v_t_47 <X> T_29_17.sp4_v_b_1
 (8 14)  (1518 286)  (1518 286)  routing T_29_17.sp4_v_t_47 <X> T_29_17.sp4_h_l_47
 (9 14)  (1519 286)  (1519 286)  routing T_29_17.sp4_v_t_47 <X> T_29_17.sp4_h_l_47


LogicTile_30_17

 (8 0)  (1572 272)  (1572 272)  routing T_30_17.sp4_h_l_40 <X> T_30_17.sp4_h_r_1
 (10 0)  (1574 272)  (1574 272)  routing T_30_17.sp4_h_l_40 <X> T_30_17.sp4_h_r_1
 (8 8)  (1572 280)  (1572 280)  routing T_30_17.sp4_h_l_46 <X> T_30_17.sp4_h_r_7
 (10 8)  (1574 280)  (1574 280)  routing T_30_17.sp4_h_l_46 <X> T_30_17.sp4_h_r_7


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (13 1)  (1739 273)  (1739 273)  routing T_33_17.span4_horz_25 <X> T_33_17.span4_vert_b_0
 (4 2)  (1730 274)  (1730 274)  routing T_33_17.span4_vert_b_10 <X> T_33_17.lc_trk_g0_2
 (12 2)  (1738 274)  (1738 274)  routing T_33_17.span4_horz_31 <X> T_33_17.span4_vert_t_13
 (5 3)  (1731 275)  (1731 275)  routing T_33_17.span4_vert_b_10 <X> T_33_17.lc_trk_g0_2
 (7 3)  (1733 275)  (1733 275)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (12 5)  (1738 277)  (1738 277)  routing T_33_17.lc_trk_g0_2 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0



IO_Tile_0_16

 (5 0)  (12 256)  (12 256)  routing T_0_16.span4_vert_b_9 <X> T_0_16.lc_trk_g0_1
 (7 0)  (10 256)  (10 256)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 256)  (9 256)  routing T_0_16.span4_vert_b_9 <X> T_0_16.lc_trk_g0_1
 (12 0)  (5 256)  (5 256)  routing T_0_16.span4_horz_25 <X> T_0_16.span4_vert_t_12
 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 258)  (12 258)  routing T_0_16.span12_horz_3 <X> T_0_16.lc_trk_g0_3
 (7 2)  (10 258)  (10 258)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_3 lc_trk_g0_3
 (8 2)  (9 258)  (9 258)  routing T_0_16.span12_horz_3 <X> T_0_16.lc_trk_g0_3
 (8 3)  (9 259)  (9 259)  routing T_0_16.span12_horz_3 <X> T_0_16.lc_trk_g0_3
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (10 4)  (7 260)  (7 260)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 260)  (6 260)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_3 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (3 260)  (3 260)  routing T_0_16.lc_trk_g0_3 <X> T_0_16.wire_gbuf/in
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (11 5)  (6 261)  (6 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g1_3 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (6 10)  (11 266)  (11 266)  routing T_0_16.span4_horz_11 <X> T_0_16.lc_trk_g1_3
 (7 10)  (10 266)  (10 266)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_11 lc_trk_g1_3
 (8 10)  (9 266)  (9 266)  routing T_0_16.span4_horz_11 <X> T_0_16.lc_trk_g1_3
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (8 11)  (9 267)  (9 267)  routing T_0_16.span4_horz_11 <X> T_0_16.lc_trk_g1_3
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 268)  (13 268)  routing T_0_16.span4_vert_b_12 <X> T_0_16.lc_trk_g1_4
 (5 13)  (12 269)  (12 269)  routing T_0_16.span4_vert_b_12 <X> T_0_16.lc_trk_g1_4
 (7 13)  (10 269)  (10 269)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_2_16

 (8 2)  (80 258)  (80 258)  routing T_2_16.sp4_h_r_5 <X> T_2_16.sp4_h_l_36
 (10 2)  (82 258)  (82 258)  routing T_2_16.sp4_h_r_5 <X> T_2_16.sp4_h_l_36


LogicTile_4_16

 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (11 15)  (191 271)  (191 271)  routing T_4_16.sp4_h_r_3 <X> T_4_16.sp4_h_l_46
 (13 15)  (193 271)  (193 271)  routing T_4_16.sp4_h_r_3 <X> T_4_16.sp4_h_l_46


LogicTile_5_16

 (16 2)  (250 258)  (250 258)  routing T_5_16.sp12_h_l_18 <X> T_5_16.lc_trk_g0_5
 (17 2)  (251 258)  (251 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (17 3)  (251 259)  (251 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (252 259)  (252 259)  routing T_5_16.sp12_h_l_18 <X> T_5_16.lc_trk_g0_5
 (21 4)  (255 260)  (255 260)  routing T_5_16.sp12_h_r_3 <X> T_5_16.lc_trk_g1_3
 (22 4)  (256 260)  (256 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (258 260)  (258 260)  routing T_5_16.sp12_h_r_3 <X> T_5_16.lc_trk_g1_3
 (37 4)  (271 260)  (271 260)  LC_2 Logic Functioning bit
 (39 4)  (273 260)  (273 260)  LC_2 Logic Functioning bit
 (40 4)  (274 260)  (274 260)  LC_2 Logic Functioning bit
 (42 4)  (276 260)  (276 260)  LC_2 Logic Functioning bit
 (47 4)  (281 260)  (281 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (255 261)  (255 261)  routing T_5_16.sp12_h_r_3 <X> T_5_16.lc_trk_g1_3
 (26 5)  (260 261)  (260 261)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 261)  (261 261)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 261)  (263 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (270 261)  (270 261)  LC_2 Logic Functioning bit
 (38 5)  (272 261)  (272 261)  LC_2 Logic Functioning bit
 (41 5)  (275 261)  (275 261)  LC_2 Logic Functioning bit
 (43 5)  (277 261)  (277 261)  LC_2 Logic Functioning bit
 (0 6)  (234 262)  (234 262)  routing T_5_16.glb_netwk_6 <X> T_5_16.glb2local_0
 (1 6)  (235 262)  (235 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (235 263)  (235 263)  routing T_5_16.glb_netwk_6 <X> T_5_16.glb2local_0
 (26 8)  (260 264)  (260 264)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (31 8)  (265 264)  (265 264)  routing T_5_16.lc_trk_g0_5 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 264)  (266 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (270 264)  (270 264)  LC_4 Logic Functioning bit
 (37 8)  (271 264)  (271 264)  LC_4 Logic Functioning bit
 (38 8)  (272 264)  (272 264)  LC_4 Logic Functioning bit
 (39 8)  (273 264)  (273 264)  LC_4 Logic Functioning bit
 (41 8)  (275 264)  (275 264)  LC_4 Logic Functioning bit
 (43 8)  (277 264)  (277 264)  LC_4 Logic Functioning bit
 (29 9)  (263 265)  (263 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (270 265)  (270 265)  LC_4 Logic Functioning bit
 (37 9)  (271 265)  (271 265)  LC_4 Logic Functioning bit
 (38 9)  (272 265)  (272 265)  LC_4 Logic Functioning bit
 (39 9)  (273 265)  (273 265)  LC_4 Logic Functioning bit
 (40 9)  (274 265)  (274 265)  LC_4 Logic Functioning bit
 (42 9)  (276 265)  (276 265)  LC_4 Logic Functioning bit
 (47 9)  (281 265)  (281 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40


LogicTile_6_16

 (3 4)  (291 260)  (291 260)  routing T_6_16.sp12_v_t_23 <X> T_6_16.sp12_h_r_0


LogicTile_7_16

 (10 9)  (352 265)  (352 265)  routing T_7_16.sp4_h_r_2 <X> T_7_16.sp4_v_b_7
 (3 10)  (345 266)  (345 266)  routing T_7_16.sp12_h_r_1 <X> T_7_16.sp12_h_l_22
 (11 10)  (353 266)  (353 266)  routing T_7_16.sp4_h_r_2 <X> T_7_16.sp4_v_t_45
 (13 10)  (355 266)  (355 266)  routing T_7_16.sp4_h_r_2 <X> T_7_16.sp4_v_t_45
 (3 11)  (345 267)  (345 267)  routing T_7_16.sp12_h_r_1 <X> T_7_16.sp12_h_l_22
 (12 11)  (354 267)  (354 267)  routing T_7_16.sp4_h_r_2 <X> T_7_16.sp4_v_t_45


RAM_Tile_8_16

 (8 3)  (404 259)  (404 259)  routing T_8_16.sp4_h_r_1 <X> T_8_16.sp4_v_t_36
 (9 3)  (405 259)  (405 259)  routing T_8_16.sp4_h_r_1 <X> T_8_16.sp4_v_t_36
 (4 7)  (400 263)  (400 263)  routing T_8_16.sp4_h_r_7 <X> T_8_16.sp4_h_l_38
 (6 7)  (402 263)  (402 263)  routing T_8_16.sp4_h_r_7 <X> T_8_16.sp4_h_l_38
 (19 15)  (415 271)  (415 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_9_16

 (15 0)  (453 256)  (453 256)  routing T_9_16.sp4_h_r_1 <X> T_9_16.lc_trk_g0_1
 (16 0)  (454 256)  (454 256)  routing T_9_16.sp4_h_r_1 <X> T_9_16.lc_trk_g0_1
 (17 0)  (455 256)  (455 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (460 256)  (460 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (461 256)  (461 256)  routing T_9_16.sp12_h_l_16 <X> T_9_16.lc_trk_g0_3
 (8 1)  (446 257)  (446 257)  routing T_9_16.sp4_h_r_1 <X> T_9_16.sp4_v_b_1
 (18 1)  (456 257)  (456 257)  routing T_9_16.sp4_h_r_1 <X> T_9_16.lc_trk_g0_1
 (21 1)  (459 257)  (459 257)  routing T_9_16.sp12_h_l_16 <X> T_9_16.lc_trk_g0_3
 (8 3)  (446 259)  (446 259)  routing T_9_16.sp4_h_r_1 <X> T_9_16.sp4_v_t_36
 (9 3)  (447 259)  (447 259)  routing T_9_16.sp4_h_r_1 <X> T_9_16.sp4_v_t_36
 (15 4)  (453 260)  (453 260)  routing T_9_16.sp4_h_r_1 <X> T_9_16.lc_trk_g1_1
 (16 4)  (454 260)  (454 260)  routing T_9_16.sp4_h_r_1 <X> T_9_16.lc_trk_g1_1
 (17 4)  (455 260)  (455 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (459 260)  (459 260)  routing T_9_16.sp12_h_r_3 <X> T_9_16.lc_trk_g1_3
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (462 260)  (462 260)  routing T_9_16.sp12_h_r_3 <X> T_9_16.lc_trk_g1_3
 (18 5)  (456 261)  (456 261)  routing T_9_16.sp4_h_r_1 <X> T_9_16.lc_trk_g1_1
 (21 5)  (459 261)  (459 261)  routing T_9_16.sp12_h_r_3 <X> T_9_16.lc_trk_g1_3
 (27 8)  (465 264)  (465 264)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 264)  (466 264)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (37 8)  (475 264)  (475 264)  LC_4 Logic Functioning bit
 (38 8)  (476 264)  (476 264)  LC_4 Logic Functioning bit
 (39 8)  (477 264)  (477 264)  LC_4 Logic Functioning bit
 (41 8)  (479 264)  (479 264)  LC_4 Logic Functioning bit
 (43 8)  (481 264)  (481 264)  LC_4 Logic Functioning bit
 (48 8)  (486 264)  (486 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (27 9)  (465 265)  (465 265)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 265)  (468 265)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 265)  (469 265)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 265)  (474 265)  LC_4 Logic Functioning bit
 (38 9)  (476 265)  (476 265)  LC_4 Logic Functioning bit
 (22 10)  (460 266)  (460 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 268)  (469 268)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 268)  (471 268)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (22 13)  (460 269)  (460 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (461 269)  (461 269)  routing T_9_16.sp4_v_b_42 <X> T_9_16.lc_trk_g3_2
 (24 13)  (462 269)  (462 269)  routing T_9_16.sp4_v_b_42 <X> T_9_16.lc_trk_g3_2
 (26 13)  (464 269)  (464 269)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 269)  (465 269)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 269)  (474 269)  LC_6 Logic Functioning bit
 (37 13)  (475 269)  (475 269)  LC_6 Logic Functioning bit
 (38 13)  (476 269)  (476 269)  LC_6 Logic Functioning bit
 (39 13)  (477 269)  (477 269)  LC_6 Logic Functioning bit
 (40 13)  (478 269)  (478 269)  LC_6 Logic Functioning bit
 (42 13)  (480 269)  (480 269)  LC_6 Logic Functioning bit
 (46 13)  (484 269)  (484 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_11_16

 (11 3)  (557 259)  (557 259)  routing T_11_16.sp4_h_r_2 <X> T_11_16.sp4_h_l_39
 (4 12)  (550 268)  (550 268)  routing T_11_16.sp4_h_l_38 <X> T_11_16.sp4_v_b_9
 (6 12)  (552 268)  (552 268)  routing T_11_16.sp4_h_l_38 <X> T_11_16.sp4_v_b_9
 (5 13)  (551 269)  (551 269)  routing T_11_16.sp4_h_l_38 <X> T_11_16.sp4_v_b_9


LogicTile_12_16

 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_2 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (4 2)  (604 258)  (604 258)  routing T_12_16.sp4_h_r_6 <X> T_12_16.sp4_v_t_37
 (6 2)  (606 258)  (606 258)  routing T_12_16.sp4_h_r_6 <X> T_12_16.sp4_v_t_37
 (5 3)  (605 259)  (605 259)  routing T_12_16.sp4_h_r_6 <X> T_12_16.sp4_v_t_37
 (3 4)  (603 260)  (603 260)  routing T_12_16.sp12_v_t_23 <X> T_12_16.sp12_h_r_0
 (15 4)  (615 260)  (615 260)  routing T_12_16.sp4_h_r_1 <X> T_12_16.lc_trk_g1_1
 (16 4)  (616 260)  (616 260)  routing T_12_16.sp4_h_r_1 <X> T_12_16.lc_trk_g1_1
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (618 261)  (618 261)  routing T_12_16.sp4_h_r_1 <X> T_12_16.lc_trk_g1_1
 (2 8)  (602 264)  (602 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (615 264)  (615 264)  routing T_12_16.rgt_op_1 <X> T_12_16.lc_trk_g2_1
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 264)  (618 264)  routing T_12_16.rgt_op_1 <X> T_12_16.lc_trk_g2_1
 (10 10)  (610 266)  (610 266)  routing T_12_16.sp4_v_b_2 <X> T_12_16.sp4_h_l_42
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 268)  (633 268)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 268)  (635 268)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.input_2_6
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (40 12)  (640 268)  (640 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (42 12)  (642 268)  (642 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (45 12)  (645 268)  (645 268)  LC_6 Logic Functioning bit
 (19 13)  (619 269)  (619 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (27 13)  (627 269)  (627 269)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 269)  (632 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (633 269)  (633 269)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.input_2_6
 (34 13)  (634 269)  (634 269)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.input_2_6
 (36 13)  (636 269)  (636 269)  LC_6 Logic Functioning bit
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (38 13)  (638 269)  (638 269)  LC_6 Logic Functioning bit
 (40 13)  (640 269)  (640 269)  LC_6 Logic Functioning bit
 (41 13)  (641 269)  (641 269)  LC_6 Logic Functioning bit
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (43 13)  (643 269)  (643 269)  LC_6 Logic Functioning bit
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 270)  (615 270)  routing T_12_16.rgt_op_5 <X> T_12_16.lc_trk_g3_5
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 270)  (618 270)  routing T_12_16.rgt_op_5 <X> T_12_16.lc_trk_g3_5
 (25 14)  (625 270)  (625 270)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g3_6
 (0 15)  (600 271)  (600 271)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_16

 (22 0)  (676 256)  (676 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (677 256)  (677 256)  routing T_13_16.sp12_h_l_16 <X> T_13_16.lc_trk_g0_3
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (14 1)  (668 257)  (668 257)  routing T_13_16.top_op_0 <X> T_13_16.lc_trk_g0_0
 (15 1)  (669 257)  (669 257)  routing T_13_16.top_op_0 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (675 257)  (675 257)  routing T_13_16.sp12_h_l_16 <X> T_13_16.lc_trk_g0_3
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 257)  (688 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.input_2_0
 (35 1)  (689 257)  (689 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.input_2_0
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_2 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (8 2)  (662 258)  (662 258)  routing T_13_16.sp4_v_t_42 <X> T_13_16.sp4_h_l_36
 (9 2)  (663 258)  (663 258)  routing T_13_16.sp4_v_t_42 <X> T_13_16.sp4_h_l_36
 (10 2)  (664 258)  (664 258)  routing T_13_16.sp4_v_t_42 <X> T_13_16.sp4_h_l_36
 (26 2)  (680 258)  (680 258)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (40 2)  (694 258)  (694 258)  LC_1 Logic Functioning bit
 (50 2)  (704 258)  (704 258)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (41 3)  (695 259)  (695 259)  LC_1 Logic Functioning bit
 (5 4)  (659 260)  (659 260)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_h_r_3
 (21 4)  (675 260)  (675 260)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 260)  (677 260)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g1_3
 (24 4)  (678 260)  (678 260)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g1_3
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 260)  (685 260)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 260)  (687 260)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (46 4)  (700 260)  (700 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (3 5)  (657 261)  (657 261)  routing T_13_16.sp12_h_l_23 <X> T_13_16.sp12_h_r_0
 (21 5)  (675 261)  (675 261)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g1_3
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (6 8)  (660 264)  (660 264)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_v_b_6
 (14 8)  (668 264)  (668 264)  routing T_13_16.rgt_op_0 <X> T_13_16.lc_trk_g2_0
 (21 8)  (675 264)  (675 264)  routing T_13_16.rgt_op_3 <X> T_13_16.lc_trk_g2_3
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.rgt_op_3 <X> T_13_16.lc_trk_g2_3
 (5 9)  (659 265)  (659 265)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_v_b_6
 (15 9)  (669 265)  (669 265)  routing T_13_16.rgt_op_0 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 265)  (677 265)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g2_2
 (25 9)  (679 265)  (679 265)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g2_2
 (21 10)  (675 266)  (675 266)  routing T_13_16.rgt_op_7 <X> T_13_16.lc_trk_g2_7
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 266)  (678 266)  routing T_13_16.rgt_op_7 <X> T_13_16.lc_trk_g2_7
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (26 11)  (680 267)  (680 267)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (687 267)  (687 267)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.input_2_5
 (34 11)  (688 267)  (688 267)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.input_2_5
 (35 11)  (689 267)  (689 267)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.input_2_5
 (41 11)  (695 267)  (695 267)  LC_5 Logic Functioning bit
 (25 12)  (679 268)  (679 268)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g3_2
 (14 13)  (668 269)  (668 269)  routing T_13_16.sp4_r_v_b_40 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_14_16

 (14 0)  (722 256)  (722 256)  routing T_14_16.lft_op_0 <X> T_14_16.lc_trk_g0_0
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.input_2_0
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (43 0)  (751 256)  (751 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (15 1)  (723 257)  (723 257)  routing T_14_16.lft_op_0 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (51 1)  (759 257)  (759 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_2 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 258)  (748 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (14 3)  (722 259)  (722 259)  routing T_14_16.sp12_h_r_20 <X> T_14_16.lc_trk_g0_4
 (16 3)  (724 259)  (724 259)  routing T_14_16.sp12_h_r_20 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (14 4)  (722 260)  (722 260)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g1_0
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 260)  (726 260)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g1_1
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 260)  (738 260)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 260)  (743 260)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_2
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 261)  (732 261)  routing T_14_16.top_op_2 <X> T_14_16.lc_trk_g1_2
 (25 5)  (733 261)  (733 261)  routing T_14_16.top_op_2 <X> T_14_16.lc_trk_g1_2
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 261)  (740 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (741 261)  (741 261)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_2
 (34 5)  (742 261)  (742 261)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_2
 (40 5)  (748 261)  (748 261)  LC_2 Logic Functioning bit
 (14 6)  (722 262)  (722 262)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g1_4
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 262)  (732 262)  routing T_14_16.top_op_7 <X> T_14_16.lc_trk_g1_7
 (26 6)  (734 262)  (734 262)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (40 6)  (748 262)  (748 262)  LC_3 Logic Functioning bit
 (41 6)  (749 262)  (749 262)  LC_3 Logic Functioning bit
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (45 6)  (753 262)  (753 262)  LC_3 Logic Functioning bit
 (47 6)  (755 262)  (755 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (758 262)  (758 262)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (729 263)  (729 263)  routing T_14_16.top_op_7 <X> T_14_16.lc_trk_g1_7
 (26 7)  (734 263)  (734 263)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 263)  (736 263)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (40 7)  (748 263)  (748 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (42 7)  (750 263)  (750 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (729 264)  (729 264)  routing T_14_16.rgt_op_3 <X> T_14_16.lc_trk_g2_3
 (22 8)  (730 264)  (730 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 264)  (732 264)  routing T_14_16.rgt_op_3 <X> T_14_16.lc_trk_g2_3
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_4
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (18 9)  (726 265)  (726 265)  routing T_14_16.sp4_r_v_b_33 <X> T_14_16.lc_trk_g2_1
 (27 9)  (735 265)  (735 265)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 265)  (736 265)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 265)  (741 265)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_4
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 266)  (732 266)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g2_7
 (25 10)  (733 266)  (733 266)  routing T_14_16.wire_logic_cluster/lc_6/out <X> T_14_16.lc_trk_g2_6
 (26 10)  (734 266)  (734 266)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 266)  (738 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 266)  (741 266)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (40 10)  (748 266)  (748 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (50 10)  (758 266)  (758 266)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 267)  (722 267)  routing T_14_16.sp4_r_v_b_36 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (729 267)  (729 267)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g2_7
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 267)  (734 267)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 267)  (735 267)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (40 11)  (748 267)  (748 267)  LC_5 Logic Functioning bit
 (41 11)  (749 267)  (749 267)  LC_5 Logic Functioning bit
 (43 11)  (751 267)  (751 267)  LC_5 Logic Functioning bit
 (15 12)  (723 268)  (723 268)  routing T_14_16.tnl_op_1 <X> T_14_16.lc_trk_g3_1
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (729 268)  (729 268)  routing T_14_16.sp4_v_t_14 <X> T_14_16.lc_trk_g3_3
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (731 268)  (731 268)  routing T_14_16.sp4_v_t_14 <X> T_14_16.lc_trk_g3_3
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (41 12)  (749 268)  (749 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (50 12)  (758 268)  (758 268)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (722 269)  (722 269)  routing T_14_16.tnl_op_0 <X> T_14_16.lc_trk_g3_0
 (15 13)  (723 269)  (723 269)  routing T_14_16.tnl_op_0 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (726 269)  (726 269)  routing T_14_16.tnl_op_1 <X> T_14_16.lc_trk_g3_1
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (14 14)  (722 270)  (722 270)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 270)  (732 270)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g3_7
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 270)  (741 270)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 270)  (742 270)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (51 14)  (759 270)  (759 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (722 271)  (722 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (15 15)  (723 271)  (723 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (16 15)  (724 271)  (724 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (726 271)  (726 271)  routing T_14_16.sp4_r_v_b_45 <X> T_14_16.lc_trk_g3_5
 (21 15)  (729 271)  (729 271)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g3_7
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 271)  (733 271)  routing T_14_16.sp4_r_v_b_46 <X> T_14_16.lc_trk_g3_6
 (26 15)  (734 271)  (734 271)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 271)  (736 271)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3


LogicTile_15_16

 (14 0)  (776 256)  (776 256)  routing T_15_16.sp4_v_b_8 <X> T_15_16.lc_trk_g0_0
 (21 0)  (783 256)  (783 256)  routing T_15_16.lft_op_3 <X> T_15_16.lc_trk_g0_3
 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 256)  (786 256)  routing T_15_16.lft_op_3 <X> T_15_16.lc_trk_g0_3
 (8 1)  (770 257)  (770 257)  routing T_15_16.sp4_h_l_36 <X> T_15_16.sp4_v_b_1
 (9 1)  (771 257)  (771 257)  routing T_15_16.sp4_h_l_36 <X> T_15_16.sp4_v_b_1
 (14 1)  (776 257)  (776 257)  routing T_15_16.sp4_v_b_8 <X> T_15_16.lc_trk_g0_0
 (16 1)  (778 257)  (778 257)  routing T_15_16.sp4_v_b_8 <X> T_15_16.lc_trk_g0_0
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (12 2)  (774 258)  (774 258)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_h_l_39
 (25 2)  (787 258)  (787 258)  routing T_15_16.lft_op_6 <X> T_15_16.lc_trk_g0_6
 (11 3)  (773 259)  (773 259)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_h_l_39
 (13 3)  (775 259)  (775 259)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_h_l_39
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 259)  (786 259)  routing T_15_16.lft_op_6 <X> T_15_16.lc_trk_g0_6
 (4 4)  (766 260)  (766 260)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_3
 (6 4)  (768 260)  (768 260)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_3
 (21 4)  (783 260)  (783 260)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 260)  (799 260)  LC_2 Logic Functioning bit
 (40 4)  (802 260)  (802 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (5 5)  (767 261)  (767 261)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_3
 (9 5)  (771 261)  (771 261)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_v_b_4
 (10 5)  (772 261)  (772 261)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_v_b_4
 (15 5)  (777 261)  (777 261)  routing T_15_16.bot_op_0 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 261)  (792 261)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (47 5)  (809 261)  (809 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (766 262)  (766 262)  routing T_15_16.sp4_v_b_3 <X> T_15_16.sp4_v_t_38
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (785 262)  (785 262)  routing T_15_16.sp12_h_r_23 <X> T_15_16.lc_trk_g1_7
 (26 6)  (788 262)  (788 262)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (21 7)  (783 263)  (783 263)  routing T_15_16.sp12_h_r_23 <X> T_15_16.lc_trk_g1_7
 (26 7)  (788 263)  (788 263)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 263)  (790 263)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (48 7)  (810 263)  (810 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (766 264)  (766 264)  routing T_15_16.sp4_v_t_43 <X> T_15_16.sp4_v_b_6
 (5 8)  (767 264)  (767 264)  routing T_15_16.sp4_v_t_43 <X> T_15_16.sp4_h_r_6
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 264)  (799 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (40 8)  (802 264)  (802 264)  LC_4 Logic Functioning bit
 (42 8)  (804 264)  (804 264)  LC_4 Logic Functioning bit
 (43 8)  (805 264)  (805 264)  LC_4 Logic Functioning bit
 (50 8)  (812 264)  (812 264)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 265)  (789 265)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (38 9)  (800 265)  (800 265)  LC_4 Logic Functioning bit
 (41 9)  (803 265)  (803 265)  LC_4 Logic Functioning bit
 (42 9)  (804 265)  (804 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (51 9)  (813 265)  (813 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (766 266)  (766 266)  routing T_15_16.sp4_v_b_10 <X> T_15_16.sp4_v_t_43
 (6 10)  (768 266)  (768 266)  routing T_15_16.sp4_v_b_10 <X> T_15_16.sp4_v_t_43
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (785 266)  (785 266)  routing T_15_16.sp12_v_b_23 <X> T_15_16.lc_trk_g2_7
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (37 10)  (799 266)  (799 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (39 10)  (801 266)  (801 266)  LC_5 Logic Functioning bit
 (42 10)  (804 266)  (804 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (50 10)  (812 266)  (812 266)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (813 266)  (813 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (783 267)  (783 267)  routing T_15_16.sp12_v_b_23 <X> T_15_16.lc_trk_g2_7
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 267)  (785 267)  routing T_15_16.sp4_v_b_46 <X> T_15_16.lc_trk_g2_6
 (24 11)  (786 267)  (786 267)  routing T_15_16.sp4_v_b_46 <X> T_15_16.lc_trk_g2_6
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (37 11)  (799 267)  (799 267)  LC_5 Logic Functioning bit
 (38 11)  (800 267)  (800 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (47 11)  (809 267)  (809 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (810 267)  (810 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (815 267)  (815 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (25 14)  (787 270)  (787 270)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g3_6
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 271)  (785 271)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g3_6
 (25 15)  (787 271)  (787 271)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g3_6


LogicTile_16_16

 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_2 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (830 258)  (830 258)  routing T_16_16.lft_op_4 <X> T_16_16.lc_trk_g0_4
 (15 3)  (831 259)  (831 259)  routing T_16_16.lft_op_4 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (1 4)  (817 260)  (817 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (837 260)  (837 260)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 260)  (839 260)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g1_3
 (24 4)  (840 260)  (840 260)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g1_3
 (0 5)  (816 261)  (816 261)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (1 5)  (817 261)  (817 261)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (16 5)  (832 261)  (832 261)  routing T_16_16.sp12_h_r_8 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (837 261)  (837 261)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g1_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (41 6)  (857 262)  (857 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (52 6)  (868 262)  (868 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (843 263)  (843 263)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 266)  (849 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (52 10)  (868 266)  (868 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (820 267)  (820 267)  routing T_16_16.sp4_v_b_1 <X> T_16_16.sp4_h_l_43
 (8 11)  (824 267)  (824 267)  routing T_16_16.sp4_h_l_42 <X> T_16_16.sp4_v_t_42
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (31 12)  (847 268)  (847 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (45 12)  (861 268)  (861 268)  LC_6 Logic Functioning bit
 (31 13)  (847 269)  (847 269)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (38 13)  (854 269)  (854 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 270)  (839 270)  routing T_16_16.sp12_v_t_12 <X> T_16_16.lc_trk_g3_7
 (25 14)  (841 270)  (841 270)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g3_6
 (1 15)  (817 271)  (817 271)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (5 15)  (821 271)  (821 271)  routing T_16_16.sp4_h_l_44 <X> T_16_16.sp4_v_t_44
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 271)  (839 271)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g3_6


LogicTile_17_16

 (6 4)  (880 260)  (880 260)  routing T_17_16.sp4_v_t_37 <X> T_17_16.sp4_v_b_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (5 5)  (879 261)  (879 261)  routing T_17_16.sp4_v_t_37 <X> T_17_16.sp4_v_b_3
 (6 5)  (880 261)  (880 261)  routing T_17_16.sp4_h_l_38 <X> T_17_16.sp4_h_r_3
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (25 6)  (899 262)  (899 262)  routing T_17_16.lft_op_6 <X> T_17_16.lc_trk_g1_6
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 263)  (898 263)  routing T_17_16.lft_op_6 <X> T_17_16.lc_trk_g1_6
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (897 270)  (897 270)  routing T_17_16.sp12_v_b_23 <X> T_17_16.lc_trk_g3_7
 (26 14)  (900 270)  (900 270)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 270)  (901 270)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 270)  (905 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 270)  (907 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 270)  (908 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 270)  (910 270)  LC_7 Logic Functioning bit
 (38 14)  (912 270)  (912 270)  LC_7 Logic Functioning bit
 (41 14)  (915 270)  (915 270)  LC_7 Logic Functioning bit
 (43 14)  (917 270)  (917 270)  LC_7 Logic Functioning bit
 (47 14)  (921 270)  (921 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (895 271)  (895 271)  routing T_17_16.sp12_v_b_23 <X> T_17_16.lc_trk_g3_7
 (26 15)  (900 271)  (900 271)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 271)  (901 271)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 271)  (904 271)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 271)  (905 271)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 271)  (911 271)  LC_7 Logic Functioning bit
 (39 15)  (913 271)  (913 271)  LC_7 Logic Functioning bit
 (41 15)  (915 271)  (915 271)  LC_7 Logic Functioning bit
 (43 15)  (917 271)  (917 271)  LC_7 Logic Functioning bit


LogicTile_20_16

 (3 2)  (1039 258)  (1039 258)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_h_l_23
 (3 3)  (1039 259)  (1039 259)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_h_l_23


LogicTile_21_16

 (3 8)  (1093 264)  (1093 264)  routing T_21_16.sp12_h_r_1 <X> T_21_16.sp12_v_b_1
 (3 9)  (1093 265)  (1093 265)  routing T_21_16.sp12_h_r_1 <X> T_21_16.sp12_v_b_1


LogicTile_24_16

 (3 6)  (1255 262)  (1255 262)  routing T_24_16.sp12_v_b_0 <X> T_24_16.sp12_v_t_23


RAM_Tile_25_16

 (3 1)  (1309 257)  (1309 257)  routing T_25_16.sp12_h_l_23 <X> T_25_16.sp12_v_b_0


LogicTile_26_16

 (3 13)  (1351 269)  (1351 269)  routing T_26_16.sp12_h_l_22 <X> T_26_16.sp12_h_r_1


LogicTile_27_16

 (0 2)  (1402 258)  (1402 258)  routing T_27_16.glb_netwk_2 <X> T_27_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 258)  (1404 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (21 2)  (1423 258)  (1423 258)  routing T_27_16.sp4_v_b_15 <X> T_27_16.lc_trk_g0_7
 (22 2)  (1424 258)  (1424 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1425 258)  (1425 258)  routing T_27_16.sp4_v_b_15 <X> T_27_16.lc_trk_g0_7
 (21 3)  (1423 259)  (1423 259)  routing T_27_16.sp4_v_b_15 <X> T_27_16.lc_trk_g0_7
 (1 4)  (1403 260)  (1403 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1424 260)  (1424 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1425 260)  (1425 260)  routing T_27_16.sp4_v_b_19 <X> T_27_16.lc_trk_g1_3
 (24 4)  (1426 260)  (1426 260)  routing T_27_16.sp4_v_b_19 <X> T_27_16.lc_trk_g1_3
 (0 5)  (1402 261)  (1402 261)  routing T_27_16.glb_netwk_3 <X> T_27_16.wire_logic_cluster/lc_7/cen
 (13 8)  (1415 264)  (1415 264)  routing T_27_16.sp4_v_t_45 <X> T_27_16.sp4_v_b_8
 (27 8)  (1429 264)  (1429 264)  routing T_27_16.lc_trk_g3_4 <X> T_27_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1430 264)  (1430 264)  routing T_27_16.lc_trk_g3_4 <X> T_27_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1431 264)  (1431 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1432 264)  (1432 264)  routing T_27_16.lc_trk_g3_4 <X> T_27_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (1433 264)  (1433 264)  routing T_27_16.lc_trk_g0_7 <X> T_27_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1434 264)  (1434 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1438 264)  (1438 264)  LC_4 Logic Functioning bit
 (38 8)  (1440 264)  (1440 264)  LC_4 Logic Functioning bit
 (39 8)  (1441 264)  (1441 264)  LC_4 Logic Functioning bit
 (40 8)  (1442 264)  (1442 264)  LC_4 Logic Functioning bit
 (41 8)  (1443 264)  (1443 264)  LC_4 Logic Functioning bit
 (42 8)  (1444 264)  (1444 264)  LC_4 Logic Functioning bit
 (43 8)  (1445 264)  (1445 264)  LC_4 Logic Functioning bit
 (45 8)  (1447 264)  (1447 264)  LC_4 Logic Functioning bit
 (26 9)  (1428 265)  (1428 265)  routing T_27_16.lc_trk_g3_3 <X> T_27_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1429 265)  (1429 265)  routing T_27_16.lc_trk_g3_3 <X> T_27_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1430 265)  (1430 265)  routing T_27_16.lc_trk_g3_3 <X> T_27_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1431 265)  (1431 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1433 265)  (1433 265)  routing T_27_16.lc_trk_g0_7 <X> T_27_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (1434 265)  (1434 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1436 265)  (1436 265)  routing T_27_16.lc_trk_g1_3 <X> T_27_16.input_2_4
 (35 9)  (1437 265)  (1437 265)  routing T_27_16.lc_trk_g1_3 <X> T_27_16.input_2_4
 (36 9)  (1438 265)  (1438 265)  LC_4 Logic Functioning bit
 (37 9)  (1439 265)  (1439 265)  LC_4 Logic Functioning bit
 (38 9)  (1440 265)  (1440 265)  LC_4 Logic Functioning bit
 (39 9)  (1441 265)  (1441 265)  LC_4 Logic Functioning bit
 (40 9)  (1442 265)  (1442 265)  LC_4 Logic Functioning bit
 (41 9)  (1443 265)  (1443 265)  LC_4 Logic Functioning bit
 (42 9)  (1444 265)  (1444 265)  LC_4 Logic Functioning bit
 (43 9)  (1445 265)  (1445 265)  LC_4 Logic Functioning bit
 (44 9)  (1446 265)  (1446 265)  LC_4 Logic Functioning bit
 (22 12)  (1424 268)  (1424 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1425 268)  (1425 268)  routing T_27_16.sp4_h_r_27 <X> T_27_16.lc_trk_g3_3
 (24 12)  (1426 268)  (1426 268)  routing T_27_16.sp4_h_r_27 <X> T_27_16.lc_trk_g3_3
 (21 13)  (1423 269)  (1423 269)  routing T_27_16.sp4_h_r_27 <X> T_27_16.lc_trk_g3_3
 (0 14)  (1402 270)  (1402 270)  routing T_27_16.glb_netwk_6 <X> T_27_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 270)  (1403 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1402 271)  (1402 271)  routing T_27_16.glb_netwk_6 <X> T_27_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (1416 271)  (1416 271)  routing T_27_16.sp4_r_v_b_44 <X> T_27_16.lc_trk_g3_4
 (17 15)  (1419 271)  (1419 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_28_16

 (26 0)  (1482 256)  (1482 256)  routing T_28_16.lc_trk_g0_4 <X> T_28_16.wire_logic_cluster/lc_0/in_0
 (37 0)  (1493 256)  (1493 256)  LC_0 Logic Functioning bit
 (39 0)  (1495 256)  (1495 256)  LC_0 Logic Functioning bit
 (40 0)  (1496 256)  (1496 256)  LC_0 Logic Functioning bit
 (42 0)  (1498 256)  (1498 256)  LC_0 Logic Functioning bit
 (29 1)  (1485 257)  (1485 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1492 257)  (1492 257)  LC_0 Logic Functioning bit
 (38 1)  (1494 257)  (1494 257)  LC_0 Logic Functioning bit
 (41 1)  (1497 257)  (1497 257)  LC_0 Logic Functioning bit
 (43 1)  (1499 257)  (1499 257)  LC_0 Logic Functioning bit
 (52 1)  (1508 257)  (1508 257)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (14 2)  (1470 258)  (1470 258)  routing T_28_16.lft_op_4 <X> T_28_16.lc_trk_g0_4
 (15 3)  (1471 259)  (1471 259)  routing T_28_16.lft_op_4 <X> T_28_16.lc_trk_g0_4
 (17 3)  (1473 259)  (1473 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1478 259)  (1478 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1480 259)  (1480 259)  routing T_28_16.top_op_6 <X> T_28_16.lc_trk_g0_6
 (25 3)  (1481 259)  (1481 259)  routing T_28_16.top_op_6 <X> T_28_16.lc_trk_g0_6
 (31 6)  (1487 262)  (1487 262)  routing T_28_16.lc_trk_g0_6 <X> T_28_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1488 262)  (1488 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (1496 262)  (1496 262)  LC_3 Logic Functioning bit
 (41 6)  (1497 262)  (1497 262)  LC_3 Logic Functioning bit
 (42 6)  (1498 262)  (1498 262)  LC_3 Logic Functioning bit
 (43 6)  (1499 262)  (1499 262)  LC_3 Logic Functioning bit
 (47 6)  (1503 262)  (1503 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (1470 263)  (1470 263)  routing T_28_16.top_op_4 <X> T_28_16.lc_trk_g1_4
 (15 7)  (1471 263)  (1471 263)  routing T_28_16.top_op_4 <X> T_28_16.lc_trk_g1_4
 (17 7)  (1473 263)  (1473 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (31 7)  (1487 263)  (1487 263)  routing T_28_16.lc_trk_g0_6 <X> T_28_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (1496 263)  (1496 263)  LC_3 Logic Functioning bit
 (41 7)  (1497 263)  (1497 263)  LC_3 Logic Functioning bit
 (42 7)  (1498 263)  (1498 263)  LC_3 Logic Functioning bit
 (43 7)  (1499 263)  (1499 263)  LC_3 Logic Functioning bit
 (31 12)  (1487 268)  (1487 268)  routing T_28_16.lc_trk_g1_4 <X> T_28_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1488 268)  (1488 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1490 268)  (1490 268)  routing T_28_16.lc_trk_g1_4 <X> T_28_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (1496 268)  (1496 268)  LC_6 Logic Functioning bit
 (41 12)  (1497 268)  (1497 268)  LC_6 Logic Functioning bit
 (42 12)  (1498 268)  (1498 268)  LC_6 Logic Functioning bit
 (43 12)  (1499 268)  (1499 268)  LC_6 Logic Functioning bit
 (47 12)  (1503 268)  (1503 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (40 13)  (1496 269)  (1496 269)  LC_6 Logic Functioning bit
 (41 13)  (1497 269)  (1497 269)  LC_6 Logic Functioning bit
 (42 13)  (1498 269)  (1498 269)  LC_6 Logic Functioning bit
 (43 13)  (1499 269)  (1499 269)  LC_6 Logic Functioning bit


LogicTile_29_16

 (6 0)  (1516 256)  (1516 256)  routing T_29_16.sp4_v_t_44 <X> T_29_16.sp4_v_b_0
 (5 1)  (1515 257)  (1515 257)  routing T_29_16.sp4_v_t_44 <X> T_29_16.sp4_v_b_0
 (5 6)  (1515 262)  (1515 262)  routing T_29_16.sp4_v_t_44 <X> T_29_16.sp4_h_l_38
 (4 7)  (1514 263)  (1514 263)  routing T_29_16.sp4_v_t_44 <X> T_29_16.sp4_h_l_38
 (6 7)  (1516 263)  (1516 263)  routing T_29_16.sp4_v_t_44 <X> T_29_16.sp4_h_l_38


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (10 4)  (1736 260)  (1736 260)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 260)  (1737 260)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 260)  (1738 260)  routing T_33_16.lc_trk_g1_5 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 260)  (1739 260)  routing T_33_16.lc_trk_g1_5 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 260)  (1743 260)  IOB_0 IO Functioning bit
 (11 5)  (1737 261)  (1737 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (4 10)  (1730 266)  (1730 266)  routing T_33_16.span4_vert_b_10 <X> T_33_16.lc_trk_g1_2
 (12 10)  (1738 266)  (1738 266)  routing T_33_16.lc_trk_g1_2 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (5 11)  (1731 267)  (1731 267)  routing T_33_16.span4_vert_b_10 <X> T_33_16.lc_trk_g1_2
 (7 11)  (1733 267)  (1733 267)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (12 11)  (1738 267)  (1738 267)  routing T_33_16.lc_trk_g1_2 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1732 268)  (1732 268)  routing T_33_16.span12_horz_13 <X> T_33_16.lc_trk_g1_5
 (7 12)  (1733 268)  (1733 268)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_13 lc_trk_g1_5
 (6 13)  (1732 269)  (1732 269)  routing T_33_16.span12_horz_12 <X> T_33_16.lc_trk_g1_4
 (7 13)  (1733 269)  (1733 269)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit


IO_Tile_0_15

 (11 0)  (6 240)  (6 240)  routing T_0_15.span4_horz_1 <X> T_0_15.span4_vert_t_12
 (12 0)  (5 240)  (5 240)  routing T_0_15.span4_horz_1 <X> T_0_15.span4_vert_t_12
 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (12 2)  (5 242)  (5 242)  routing T_0_15.span4_horz_31 <X> T_0_15.span4_vert_t_13
 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0

 (11 12)  (6 252)  (6 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15
 (12 12)  (5 252)  (5 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15


LogicTile_2_15

 (8 10)  (80 250)  (80 250)  routing T_2_15.sp4_h_r_7 <X> T_2_15.sp4_h_l_42


LogicTile_3_15

 (5 10)  (131 250)  (131 250)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43
 (4 11)  (130 251)  (130 251)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43


LogicTile_4_15

 (8 2)  (188 242)  (188 242)  routing T_4_15.sp4_h_r_1 <X> T_4_15.sp4_h_l_36
 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0
 (19 15)  (199 255)  (199 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_15

 (22 3)  (256 243)  (256 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (258 243)  (258 243)  routing T_5_15.bot_op_6 <X> T_5_15.lc_trk_g0_6
 (26 12)  (260 252)  (260 252)  routing T_5_15.lc_trk_g0_6 <X> T_5_15.wire_logic_cluster/lc_6/in_0
 (37 12)  (271 252)  (271 252)  LC_6 Logic Functioning bit
 (39 12)  (273 252)  (273 252)  LC_6 Logic Functioning bit
 (40 12)  (274 252)  (274 252)  LC_6 Logic Functioning bit
 (42 12)  (276 252)  (276 252)  LC_6 Logic Functioning bit
 (26 13)  (260 253)  (260 253)  routing T_5_15.lc_trk_g0_6 <X> T_5_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 253)  (263 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (270 253)  (270 253)  LC_6 Logic Functioning bit
 (38 13)  (272 253)  (272 253)  LC_6 Logic Functioning bit
 (41 13)  (275 253)  (275 253)  LC_6 Logic Functioning bit
 (43 13)  (277 253)  (277 253)  LC_6 Logic Functioning bit
 (46 13)  (280 253)  (280 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_6_15

 (3 4)  (291 244)  (291 244)  routing T_6_15.sp12_v_t_23 <X> T_6_15.sp12_h_r_0
 (19 4)  (307 244)  (307 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (4 8)  (292 248)  (292 248)  routing T_6_15.sp4_v_t_47 <X> T_6_15.sp4_v_b_6
 (6 8)  (294 248)  (294 248)  routing T_6_15.sp4_v_t_47 <X> T_6_15.sp4_v_b_6
 (8 10)  (296 250)  (296 250)  routing T_6_15.sp4_h_r_7 <X> T_6_15.sp4_h_l_42


LogicTile_10_15

 (2 0)  (494 240)  (494 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 10)  (500 250)  (500 250)  routing T_10_15.sp4_h_r_7 <X> T_10_15.sp4_h_l_42
 (12 12)  (504 252)  (504 252)  routing T_10_15.sp4_v_b_5 <X> T_10_15.sp4_h_r_11
 (11 13)  (503 253)  (503 253)  routing T_10_15.sp4_v_b_5 <X> T_10_15.sp4_h_r_11
 (13 13)  (505 253)  (505 253)  routing T_10_15.sp4_v_b_5 <X> T_10_15.sp4_h_r_11


LogicTile_11_15

 (27 2)  (573 242)  (573 242)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 242)  (576 242)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 242)  (577 242)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 242)  (579 242)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 242)  (580 242)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 242)  (582 242)  LC_1 Logic Functioning bit
 (38 2)  (584 242)  (584 242)  LC_1 Logic Functioning bit
 (41 2)  (587 242)  (587 242)  LC_1 Logic Functioning bit
 (43 2)  (589 242)  (589 242)  LC_1 Logic Functioning bit
 (46 2)  (592 242)  (592 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (572 243)  (572 243)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 243)  (574 243)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 243)  (576 243)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 243)  (577 243)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 243)  (583 243)  LC_1 Logic Functioning bit
 (39 3)  (585 243)  (585 243)  LC_1 Logic Functioning bit
 (41 3)  (587 243)  (587 243)  LC_1 Logic Functioning bit
 (43 3)  (589 243)  (589 243)  LC_1 Logic Functioning bit
 (21 6)  (567 246)  (567 246)  routing T_11_15.sp12_h_l_4 <X> T_11_15.lc_trk_g1_7
 (22 6)  (568 246)  (568 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (570 246)  (570 246)  routing T_11_15.sp12_h_l_4 <X> T_11_15.lc_trk_g1_7
 (21 7)  (567 247)  (567 247)  routing T_11_15.sp12_h_l_4 <X> T_11_15.lc_trk_g1_7
 (21 8)  (567 248)  (567 248)  routing T_11_15.sp4_v_t_14 <X> T_11_15.lc_trk_g2_3
 (22 8)  (568 248)  (568 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (569 248)  (569 248)  routing T_11_15.sp4_v_t_14 <X> T_11_15.lc_trk_g2_3
 (21 14)  (567 254)  (567 254)  routing T_11_15.sp4_v_t_18 <X> T_11_15.lc_trk_g3_7
 (22 14)  (568 254)  (568 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (569 254)  (569 254)  routing T_11_15.sp4_v_t_18 <X> T_11_15.lc_trk_g3_7


LogicTile_12_15

 (0 0)  (600 240)  (600 240)  Negative Clock bit

 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_2 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (19 2)  (619 242)  (619 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 243)  (624 243)  routing T_12_15.top_op_6 <X> T_12_15.lc_trk_g0_6
 (25 3)  (625 243)  (625 243)  routing T_12_15.top_op_6 <X> T_12_15.lc_trk_g0_6
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 246)  (631 246)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (40 6)  (640 246)  (640 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (51 6)  (651 246)  (651 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (40 7)  (640 247)  (640 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (21 12)  (621 252)  (621 252)  routing T_12_15.sp12_v_t_0 <X> T_12_15.lc_trk_g3_3
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 252)  (624 252)  routing T_12_15.sp12_v_t_0 <X> T_12_15.lc_trk_g3_3
 (21 13)  (621 253)  (621 253)  routing T_12_15.sp12_v_t_0 <X> T_12_15.lc_trk_g3_3


LogicTile_13_15

 (14 0)  (668 240)  (668 240)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g0_0
 (15 0)  (669 240)  (669 240)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (15 1)  (669 241)  (669 241)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g0_0
 (16 1)  (670 241)  (670 241)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (672 241)  (672 241)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_2 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (668 242)  (668 242)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (13 4)  (667 244)  (667 244)  routing T_13_15.sp4_h_l_40 <X> T_13_15.sp4_v_b_5
 (12 5)  (666 245)  (666 245)  routing T_13_15.sp4_h_l_40 <X> T_13_15.sp4_v_b_5
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (678 248)  (678 248)  routing T_13_15.tnr_op_3 <X> T_13_15.lc_trk_g2_3
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 248)  (689 248)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.input_2_4
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (43 8)  (697 248)  (697 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (47 8)  (701 248)  (701 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (702 248)  (702 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 249)  (686 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 249)  (690 249)  LC_4 Logic Functioning bit
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (43 9)  (697 249)  (697 249)  LC_4 Logic Functioning bit
 (53 9)  (707 249)  (707 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 255)  (654 255)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/s_r


LogicTile_14_15

 (3 0)  (711 240)  (711 240)  routing T_14_15.sp12_v_t_23 <X> T_14_15.sp12_v_b_0
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (52 0)  (760 240)  (760 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_2 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (3 2)  (711 242)  (711 242)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (3 3)  (711 243)  (711 243)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (0 4)  (708 244)  (708 244)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (1 4)  (709 244)  (709 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 245)  (708 245)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (1 5)  (709 245)  (709 245)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (10 7)  (718 247)  (718 247)  routing T_14_15.sp4_h_l_46 <X> T_14_15.sp4_v_t_41
 (14 7)  (722 247)  (722 247)  routing T_14_15.sp12_h_r_20 <X> T_14_15.lc_trk_g1_4
 (16 7)  (724 247)  (724 247)  routing T_14_15.sp12_h_r_20 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (15 11)  (723 251)  (723 251)  routing T_14_15.tnr_op_4 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (708 254)  (708 254)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 255)  (709 255)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r


LogicTile_15_15

 (15 0)  (777 240)  (777 240)  routing T_15_15.sp4_v_b_17 <X> T_15_15.lc_trk_g0_1
 (16 0)  (778 240)  (778 240)  routing T_15_15.sp4_v_b_17 <X> T_15_15.lc_trk_g0_1
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (788 240)  (788 240)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (45 0)  (807 240)  (807 240)  LC_0 Logic Functioning bit
 (14 1)  (776 241)  (776 241)  routing T_15_15.sp12_h_r_16 <X> T_15_15.lc_trk_g0_0
 (16 1)  (778 241)  (778 241)  routing T_15_15.sp12_h_r_16 <X> T_15_15.lc_trk_g0_0
 (17 1)  (779 241)  (779 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 241)  (794 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (801 241)  (801 241)  LC_0 Logic Functioning bit
 (47 1)  (809 241)  (809 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_2 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (4 2)  (766 242)  (766 242)  routing T_15_15.sp4_v_b_0 <X> T_15_15.sp4_v_t_37
 (9 3)  (771 243)  (771 243)  routing T_15_15.sp4_v_b_1 <X> T_15_15.sp4_v_t_36
 (1 4)  (763 244)  (763 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 245)  (762 245)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/cen
 (3 6)  (765 246)  (765 246)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_v_t_23
 (9 8)  (771 248)  (771 248)  routing T_15_15.sp4_v_t_42 <X> T_15_15.sp4_h_r_7
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (11 10)  (773 250)  (773 250)  routing T_15_15.sp4_v_b_0 <X> T_15_15.sp4_v_t_45
 (13 10)  (775 250)  (775 250)  routing T_15_15.sp4_v_b_0 <X> T_15_15.sp4_v_t_45
 (14 10)  (776 250)  (776 250)  routing T_15_15.sp4_v_t_17 <X> T_15_15.lc_trk_g2_4
 (16 11)  (778 251)  (778 251)  routing T_15_15.sp4_v_t_17 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (0 14)  (762 254)  (762 254)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (775 254)  (775 254)  routing T_15_15.sp4_v_b_11 <X> T_15_15.sp4_v_t_46
 (0 15)  (762 255)  (762 255)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/s_r


LogicTile_16_15

 (25 0)  (841 240)  (841 240)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g0_2
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 241)  (839 241)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g0_2
 (24 1)  (840 241)  (840 241)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g0_2
 (25 1)  (841 241)  (841 241)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g0_2
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_2 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (817 244)  (817 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 245)  (817 245)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (14 11)  (830 251)  (830 251)  routing T_16_15.tnl_op_4 <X> T_16_15.lc_trk_g2_4
 (15 11)  (831 251)  (831 251)  routing T_16_15.tnl_op_4 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 251)  (841 251)  routing T_16_15.sp4_r_v_b_38 <X> T_16_15.lc_trk_g2_6
 (26 12)  (842 252)  (842 252)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (36 12)  (852 252)  (852 252)  LC_6 Logic Functioning bit
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (41 12)  (857 252)  (857 252)  LC_6 Logic Functioning bit
 (43 12)  (859 252)  (859 252)  LC_6 Logic Functioning bit
 (45 12)  (861 252)  (861 252)  LC_6 Logic Functioning bit
 (26 13)  (842 253)  (842 253)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 253)  (853 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (40 13)  (856 253)  (856 253)  LC_6 Logic Functioning bit
 (42 13)  (858 253)  (858 253)  LC_6 Logic Functioning bit
 (46 13)  (862 253)  (862 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (816 254)  (816 254)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 255)  (817 255)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r


LogicTile_17_15

 (3 7)  (877 247)  (877 247)  routing T_17_15.sp12_h_l_23 <X> T_17_15.sp12_v_t_23


LogicTile_18_15

 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (951 244)  (951 244)  routing T_18_15.sp12_h_r_11 <X> T_18_15.lc_trk_g1_3
 (27 4)  (955 244)  (955 244)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 244)  (956 244)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 244)  (958 244)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 244)  (961 244)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 244)  (962 244)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (41 4)  (969 244)  (969 244)  LC_2 Logic Functioning bit
 (43 4)  (971 244)  (971 244)  LC_2 Logic Functioning bit
 (47 4)  (975 244)  (975 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (954 245)  (954 245)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 245)  (955 245)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 245)  (957 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 245)  (964 245)  LC_2 Logic Functioning bit
 (38 5)  (966 245)  (966 245)  LC_2 Logic Functioning bit
 (14 13)  (942 253)  (942 253)  routing T_18_15.sp4_r_v_b_40 <X> T_18_15.lc_trk_g3_0
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (14 14)  (942 254)  (942 254)  routing T_18_15.sp4_h_r_36 <X> T_18_15.lc_trk_g3_4
 (15 15)  (943 255)  (943 255)  routing T_18_15.sp4_h_r_36 <X> T_18_15.lc_trk_g3_4
 (16 15)  (944 255)  (944 255)  routing T_18_15.sp4_h_r_36 <X> T_18_15.lc_trk_g3_4
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_19_15

 (3 2)  (985 242)  (985 242)  routing T_19_15.sp12_v_t_23 <X> T_19_15.sp12_h_l_23


LogicTile_20_15

 (3 2)  (1039 242)  (1039 242)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_h_l_23
 (3 3)  (1039 243)  (1039 243)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_h_l_23


LogicTile_24_15

 (3 5)  (1255 245)  (1255 245)  routing T_24_15.sp12_h_l_23 <X> T_24_15.sp12_h_r_0


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_28_15

 (22 3)  (1478 243)  (1478 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1480 243)  (1480 243)  routing T_28_15.bot_op_6 <X> T_28_15.lc_trk_g0_6
 (11 4)  (1467 244)  (1467 244)  routing T_28_15.sp4_v_t_44 <X> T_28_15.sp4_v_b_5
 (13 4)  (1469 244)  (1469 244)  routing T_28_15.sp4_v_t_44 <X> T_28_15.sp4_v_b_5
 (26 4)  (1482 244)  (1482 244)  routing T_28_15.lc_trk_g0_6 <X> T_28_15.wire_logic_cluster/lc_2/in_0
 (37 4)  (1493 244)  (1493 244)  LC_2 Logic Functioning bit
 (39 4)  (1495 244)  (1495 244)  LC_2 Logic Functioning bit
 (40 4)  (1496 244)  (1496 244)  LC_2 Logic Functioning bit
 (42 4)  (1498 244)  (1498 244)  LC_2 Logic Functioning bit
 (26 5)  (1482 245)  (1482 245)  routing T_28_15.lc_trk_g0_6 <X> T_28_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 245)  (1485 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (1492 245)  (1492 245)  LC_2 Logic Functioning bit
 (38 5)  (1494 245)  (1494 245)  LC_2 Logic Functioning bit
 (41 5)  (1497 245)  (1497 245)  LC_2 Logic Functioning bit
 (43 5)  (1499 245)  (1499 245)  LC_2 Logic Functioning bit
 (53 5)  (1509 245)  (1509 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (1478 246)  (1478 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1480 246)  (1480 246)  routing T_28_15.bot_op_7 <X> T_28_15.lc_trk_g1_7
 (26 8)  (1482 248)  (1482 248)  routing T_28_15.lc_trk_g1_7 <X> T_28_15.wire_logic_cluster/lc_4/in_0
 (37 8)  (1493 248)  (1493 248)  LC_4 Logic Functioning bit
 (39 8)  (1495 248)  (1495 248)  LC_4 Logic Functioning bit
 (40 8)  (1496 248)  (1496 248)  LC_4 Logic Functioning bit
 (42 8)  (1498 248)  (1498 248)  LC_4 Logic Functioning bit
 (47 8)  (1503 248)  (1503 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (1482 249)  (1482 249)  routing T_28_15.lc_trk_g1_7 <X> T_28_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1483 249)  (1483 249)  routing T_28_15.lc_trk_g1_7 <X> T_28_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 249)  (1485 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1492 249)  (1492 249)  LC_4 Logic Functioning bit
 (38 9)  (1494 249)  (1494 249)  LC_4 Logic Functioning bit
 (41 9)  (1497 249)  (1497 249)  LC_4 Logic Functioning bit
 (43 9)  (1499 249)  (1499 249)  LC_4 Logic Functioning bit


LogicTile_30_15

 (3 6)  (1567 246)  (1567 246)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_v_t_23
 (3 7)  (1567 247)  (1567 247)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_v_t_23


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23


IO_Tile_33_15

 (5 0)  (1731 240)  (1731 240)  routing T_33_15.span4_vert_b_1 <X> T_33_15.lc_trk_g0_1
 (7 0)  (1733 240)  (1733 240)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_1 lc_trk_g0_1
 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 241)  (1730 241)  routing T_33_15.span12_horz_16 <X> T_33_15.lc_trk_g0_0
 (6 1)  (1732 241)  (1732 241)  routing T_33_15.span12_horz_16 <X> T_33_15.lc_trk_g0_0
 (7 1)  (1733 241)  (1733 241)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_16 lc_trk_g0_0
 (8 1)  (1734 241)  (1734 241)  routing T_33_15.span4_vert_b_1 <X> T_33_15.lc_trk_g0_1
 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (11 4)  (1737 244)  (1737 244)  routing T_33_15.lc_trk_g1_0 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 244)  (1743 244)  IOB_0 IO Functioning bit
 (11 5)  (1737 245)  (1737 245)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (6 9)  (1732 249)  (1732 249)  routing T_33_15.span12_horz_8 <X> T_33_15.lc_trk_g1_0
 (7 9)  (1733 249)  (1733 249)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 250)  (1736 250)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 250)  (1737 250)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (10 11)  (1736 251)  (1736 251)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 251)  (1737 251)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (5 14)  (1731 254)  (1731 254)  routing T_33_15.span4_vert_b_7 <X> T_33_15.lc_trk_g1_7
 (7 14)  (1733 254)  (1733 254)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 254)  (1743 254)  IOB_1 IO Functioning bit
 (8 15)  (1734 255)  (1734 255)  routing T_33_15.span4_vert_b_7 <X> T_33_15.lc_trk_g1_7


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 226)  (6 226)  routing T_0_14.span4_horz_7 <X> T_0_14.span4_vert_t_13
 (12 2)  (5 226)  (5 226)  routing T_0_14.span4_horz_7 <X> T_0_14.span4_vert_t_13
 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_vert_b_3 <X> T_0_14.span4_vert_t_15


LogicTile_1_14

 (2 4)  (20 228)  (20 228)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_2_14

 (3 6)  (75 230)  (75 230)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23
 (3 7)  (75 231)  (75 231)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23


LogicTile_5_14

 (0 2)  (234 226)  (234 226)  routing T_5_14.glb_netwk_2 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (2 2)  (236 226)  (236 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 3)  (248 227)  (248 227)  routing T_5_14.sp4_r_v_b_28 <X> T_5_14.lc_trk_g0_4
 (17 3)  (251 227)  (251 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (235 228)  (235 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (234 229)  (234 229)  routing T_5_14.glb_netwk_3 <X> T_5_14.wire_logic_cluster/lc_7/cen
 (14 7)  (248 231)  (248 231)  routing T_5_14.sp4_r_v_b_28 <X> T_5_14.lc_trk_g1_4
 (17 7)  (251 231)  (251 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 11)  (256 235)  (256 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (257 235)  (257 235)  routing T_5_14.sp4_v_b_46 <X> T_5_14.lc_trk_g2_6
 (24 11)  (258 235)  (258 235)  routing T_5_14.sp4_v_b_46 <X> T_5_14.lc_trk_g2_6
 (22 12)  (256 236)  (256 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (260 236)  (260 236)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 236)  (261 236)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 236)  (263 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 236)  (264 236)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 236)  (266 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 236)  (267 236)  routing T_5_14.lc_trk_g3_0 <X> T_5_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 236)  (268 236)  routing T_5_14.lc_trk_g3_0 <X> T_5_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 236)  (270 236)  LC_6 Logic Functioning bit
 (37 12)  (271 236)  (271 236)  LC_6 Logic Functioning bit
 (38 12)  (272 236)  (272 236)  LC_6 Logic Functioning bit
 (40 12)  (274 236)  (274 236)  LC_6 Logic Functioning bit
 (41 12)  (275 236)  (275 236)  LC_6 Logic Functioning bit
 (42 12)  (276 236)  (276 236)  LC_6 Logic Functioning bit
 (43 12)  (277 236)  (277 236)  LC_6 Logic Functioning bit
 (45 12)  (279 236)  (279 236)  LC_6 Logic Functioning bit
 (15 13)  (249 237)  (249 237)  routing T_5_14.sp4_v_t_29 <X> T_5_14.lc_trk_g3_0
 (16 13)  (250 237)  (250 237)  routing T_5_14.sp4_v_t_29 <X> T_5_14.lc_trk_g3_0
 (17 13)  (251 237)  (251 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (260 237)  (260 237)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 237)  (262 237)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 237)  (263 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (266 237)  (266 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (267 237)  (267 237)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.input_2_6
 (34 13)  (268 237)  (268 237)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.input_2_6
 (35 13)  (269 237)  (269 237)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.input_2_6
 (36 13)  (270 237)  (270 237)  LC_6 Logic Functioning bit
 (37 13)  (271 237)  (271 237)  LC_6 Logic Functioning bit
 (38 13)  (272 237)  (272 237)  LC_6 Logic Functioning bit
 (39 13)  (273 237)  (273 237)  LC_6 Logic Functioning bit
 (40 13)  (274 237)  (274 237)  LC_6 Logic Functioning bit
 (41 13)  (275 237)  (275 237)  LC_6 Logic Functioning bit
 (42 13)  (276 237)  (276 237)  LC_6 Logic Functioning bit
 (43 13)  (277 237)  (277 237)  LC_6 Logic Functioning bit
 (44 13)  (278 237)  (278 237)  LC_6 Logic Functioning bit
 (0 14)  (234 238)  (234 238)  routing T_5_14.glb_netwk_6 <X> T_5_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 238)  (235 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (263 238)  (263 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 238)  (264 238)  routing T_5_14.lc_trk_g0_4 <X> T_5_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 238)  (266 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 238)  (267 238)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 238)  (268 238)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 238)  (269 238)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.input_2_7
 (36 14)  (270 238)  (270 238)  LC_7 Logic Functioning bit
 (37 14)  (271 238)  (271 238)  LC_7 Logic Functioning bit
 (38 14)  (272 238)  (272 238)  LC_7 Logic Functioning bit
 (39 14)  (273 238)  (273 238)  LC_7 Logic Functioning bit
 (40 14)  (274 238)  (274 238)  LC_7 Logic Functioning bit
 (41 14)  (275 238)  (275 238)  LC_7 Logic Functioning bit
 (42 14)  (276 238)  (276 238)  LC_7 Logic Functioning bit
 (43 14)  (277 238)  (277 238)  LC_7 Logic Functioning bit
 (45 14)  (279 238)  (279 238)  LC_7 Logic Functioning bit
 (0 15)  (234 239)  (234 239)  routing T_5_14.glb_netwk_6 <X> T_5_14.wire_logic_cluster/lc_7/s_r
 (22 15)  (256 239)  (256 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (257 239)  (257 239)  routing T_5_14.sp4_v_b_46 <X> T_5_14.lc_trk_g3_6
 (24 15)  (258 239)  (258 239)  routing T_5_14.sp4_v_b_46 <X> T_5_14.lc_trk_g3_6
 (27 15)  (261 239)  (261 239)  routing T_5_14.lc_trk_g3_0 <X> T_5_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 239)  (262 239)  routing T_5_14.lc_trk_g3_0 <X> T_5_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 239)  (263 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 239)  (265 239)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 239)  (266 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (267 239)  (267 239)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.input_2_7
 (34 15)  (268 239)  (268 239)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.input_2_7
 (35 15)  (269 239)  (269 239)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.input_2_7
 (36 15)  (270 239)  (270 239)  LC_7 Logic Functioning bit
 (37 15)  (271 239)  (271 239)  LC_7 Logic Functioning bit
 (38 15)  (272 239)  (272 239)  LC_7 Logic Functioning bit
 (39 15)  (273 239)  (273 239)  LC_7 Logic Functioning bit
 (41 15)  (275 239)  (275 239)  LC_7 Logic Functioning bit
 (42 15)  (276 239)  (276 239)  LC_7 Logic Functioning bit
 (43 15)  (277 239)  (277 239)  LC_7 Logic Functioning bit
 (44 15)  (278 239)  (278 239)  LC_7 Logic Functioning bit
 (48 15)  (282 239)  (282 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_14

 (22 0)  (310 224)  (310 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (311 224)  (311 224)  routing T_6_14.sp4_v_b_19 <X> T_6_14.lc_trk_g0_3
 (24 0)  (312 224)  (312 224)  routing T_6_14.sp4_v_b_19 <X> T_6_14.lc_trk_g0_3
 (0 2)  (288 226)  (288 226)  routing T_6_14.glb_netwk_2 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (2 2)  (290 226)  (290 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (289 228)  (289 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 229)  (288 229)  routing T_6_14.glb_netwk_3 <X> T_6_14.wire_logic_cluster/lc_7/cen
 (22 6)  (310 230)  (310 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (309 231)  (309 231)  routing T_6_14.sp4_r_v_b_31 <X> T_6_14.lc_trk_g1_7
 (26 10)  (314 234)  (314 234)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 234)  (315 234)  routing T_6_14.lc_trk_g1_7 <X> T_6_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 234)  (317 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 234)  (318 234)  routing T_6_14.lc_trk_g1_7 <X> T_6_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 234)  (320 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 234)  (321 234)  routing T_6_14.lc_trk_g3_1 <X> T_6_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 234)  (322 234)  routing T_6_14.lc_trk_g3_1 <X> T_6_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 234)  (324 234)  LC_5 Logic Functioning bit
 (37 10)  (325 234)  (325 234)  LC_5 Logic Functioning bit
 (38 10)  (326 234)  (326 234)  LC_5 Logic Functioning bit
 (39 10)  (327 234)  (327 234)  LC_5 Logic Functioning bit
 (40 10)  (328 234)  (328 234)  LC_5 Logic Functioning bit
 (41 10)  (329 234)  (329 234)  LC_5 Logic Functioning bit
 (42 10)  (330 234)  (330 234)  LC_5 Logic Functioning bit
 (43 10)  (331 234)  (331 234)  LC_5 Logic Functioning bit
 (45 10)  (333 234)  (333 234)  LC_5 Logic Functioning bit
 (26 11)  (314 235)  (314 235)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 235)  (315 235)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 235)  (316 235)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 235)  (317 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 235)  (318 235)  routing T_6_14.lc_trk_g1_7 <X> T_6_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 235)  (320 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (323 235)  (323 235)  routing T_6_14.lc_trk_g0_3 <X> T_6_14.input_2_5
 (36 11)  (324 235)  (324 235)  LC_5 Logic Functioning bit
 (37 11)  (325 235)  (325 235)  LC_5 Logic Functioning bit
 (38 11)  (326 235)  (326 235)  LC_5 Logic Functioning bit
 (39 11)  (327 235)  (327 235)  LC_5 Logic Functioning bit
 (41 11)  (329 235)  (329 235)  LC_5 Logic Functioning bit
 (42 11)  (330 235)  (330 235)  LC_5 Logic Functioning bit
 (43 11)  (331 235)  (331 235)  LC_5 Logic Functioning bit
 (44 11)  (332 235)  (332 235)  LC_5 Logic Functioning bit
 (17 12)  (305 236)  (305 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (306 237)  (306 237)  routing T_6_14.sp4_r_v_b_41 <X> T_6_14.lc_trk_g3_1
 (0 14)  (288 238)  (288 238)  routing T_6_14.glb_netwk_6 <X> T_6_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 238)  (289 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 239)  (288 239)  routing T_6_14.glb_netwk_6 <X> T_6_14.wire_logic_cluster/lc_7/s_r
 (22 15)  (310 239)  (310 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (313 239)  (313 239)  routing T_6_14.sp4_r_v_b_46 <X> T_6_14.lc_trk_g3_6


LogicTile_7_14

 (3 2)  (345 226)  (345 226)  routing T_7_14.sp12_h_r_0 <X> T_7_14.sp12_h_l_23
 (3 3)  (345 227)  (345 227)  routing T_7_14.sp12_h_r_0 <X> T_7_14.sp12_h_l_23


LogicTile_9_14

 (4 4)  (442 228)  (442 228)  routing T_9_14.sp4_v_t_42 <X> T_9_14.sp4_v_b_3
 (6 4)  (444 228)  (444 228)  routing T_9_14.sp4_v_t_42 <X> T_9_14.sp4_v_b_3


LogicTile_10_14

 (13 2)  (505 226)  (505 226)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_v_t_39


LogicTile_12_14

 (3 6)  (603 230)  (603 230)  routing T_12_14.sp12_v_b_0 <X> T_12_14.sp12_v_t_23


LogicTile_14_14

 (3 2)  (711 226)  (711 226)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 3)  (711 227)  (711 227)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23


LogicTile_15_14

 (19 0)  (781 224)  (781 224)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (31 0)  (793 224)  (793 224)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 224)  (799 224)  LC_0 Logic Functioning bit
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 225)  (789 225)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 225)  (790 225)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 225)  (793 225)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (38 1)  (800 225)  (800 225)  LC_0 Logic Functioning bit
 (51 1)  (813 225)  (813 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (785 231)  (785 231)  routing T_15_14.sp4_v_b_22 <X> T_15_14.lc_trk_g1_6
 (24 7)  (786 231)  (786 231)  routing T_15_14.sp4_v_b_22 <X> T_15_14.lc_trk_g1_6
 (11 12)  (773 236)  (773 236)  routing T_15_14.sp4_v_t_38 <X> T_15_14.sp4_v_b_11
 (13 12)  (775 236)  (775 236)  routing T_15_14.sp4_v_t_38 <X> T_15_14.sp4_v_b_11
 (21 12)  (783 236)  (783 236)  routing T_15_14.sp12_v_t_0 <X> T_15_14.lc_trk_g3_3
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (786 236)  (786 236)  routing T_15_14.sp12_v_t_0 <X> T_15_14.lc_trk_g3_3
 (21 13)  (783 237)  (783 237)  routing T_15_14.sp12_v_t_0 <X> T_15_14.lc_trk_g3_3


LogicTile_17_14

 (19 10)  (893 234)  (893 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_18_14

 (3 6)  (931 230)  (931 230)  routing T_18_14.sp12_v_b_0 <X> T_18_14.sp12_v_t_23


LogicTile_19_14

 (3 2)  (985 226)  (985 226)  routing T_19_14.sp12_h_r_0 <X> T_19_14.sp12_h_l_23
 (3 3)  (985 227)  (985 227)  routing T_19_14.sp12_h_r_0 <X> T_19_14.sp12_h_l_23


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 6)  (1351 230)  (1351 230)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_v_t_23
 (3 7)  (1351 231)  (1351 231)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_v_t_23


LogicTile_27_14

 (22 2)  (1424 226)  (1424 226)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (31 8)  (1433 232)  (1433 232)  routing T_27_14.lc_trk_g0_7 <X> T_27_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1434 232)  (1434 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1438 232)  (1438 232)  LC_4 Logic Functioning bit
 (37 8)  (1439 232)  (1439 232)  LC_4 Logic Functioning bit
 (38 8)  (1440 232)  (1440 232)  LC_4 Logic Functioning bit
 (39 8)  (1441 232)  (1441 232)  LC_4 Logic Functioning bit
 (46 8)  (1448 232)  (1448 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1450 232)  (1450 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (1454 232)  (1454 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (31 9)  (1433 233)  (1433 233)  routing T_27_14.lc_trk_g0_7 <X> T_27_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (1438 233)  (1438 233)  LC_4 Logic Functioning bit
 (37 9)  (1439 233)  (1439 233)  LC_4 Logic Functioning bit
 (38 9)  (1440 233)  (1440 233)  LC_4 Logic Functioning bit
 (39 9)  (1441 233)  (1441 233)  LC_4 Logic Functioning bit
 (0 12)  (1402 236)  (1402 236)  routing T_27_14.glb_netwk_2 <X> T_27_14.glb2local_3
 (1 12)  (1403 236)  (1403 236)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3


LogicTile_28_14

 (15 1)  (1471 225)  (1471 225)  routing T_28_14.sp4_v_t_5 <X> T_28_14.lc_trk_g0_0
 (16 1)  (1472 225)  (1472 225)  routing T_28_14.sp4_v_t_5 <X> T_28_14.lc_trk_g0_0
 (17 1)  (1473 225)  (1473 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (1456 226)  (1456 226)  routing T_28_14.glb_netwk_2 <X> T_28_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 226)  (1458 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (29 2)  (1485 226)  (1485 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1487 226)  (1487 226)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1488 226)  (1488 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1489 226)  (1489 226)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (1491 226)  (1491 226)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.input_2_1
 (36 2)  (1492 226)  (1492 226)  LC_1 Logic Functioning bit
 (38 2)  (1494 226)  (1494 226)  LC_1 Logic Functioning bit
 (39 2)  (1495 226)  (1495 226)  LC_1 Logic Functioning bit
 (40 2)  (1496 226)  (1496 226)  LC_1 Logic Functioning bit
 (41 2)  (1497 226)  (1497 226)  LC_1 Logic Functioning bit
 (42 2)  (1498 226)  (1498 226)  LC_1 Logic Functioning bit
 (43 2)  (1499 226)  (1499 226)  LC_1 Logic Functioning bit
 (45 2)  (1501 226)  (1501 226)  LC_1 Logic Functioning bit
 (27 3)  (1483 227)  (1483 227)  routing T_28_14.lc_trk_g1_0 <X> T_28_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 227)  (1485 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (1488 227)  (1488 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1489 227)  (1489 227)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.input_2_1
 (35 3)  (1491 227)  (1491 227)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.input_2_1
 (36 3)  (1492 227)  (1492 227)  LC_1 Logic Functioning bit
 (37 3)  (1493 227)  (1493 227)  LC_1 Logic Functioning bit
 (38 3)  (1494 227)  (1494 227)  LC_1 Logic Functioning bit
 (39 3)  (1495 227)  (1495 227)  LC_1 Logic Functioning bit
 (40 3)  (1496 227)  (1496 227)  LC_1 Logic Functioning bit
 (41 3)  (1497 227)  (1497 227)  LC_1 Logic Functioning bit
 (42 3)  (1498 227)  (1498 227)  LC_1 Logic Functioning bit
 (43 3)  (1499 227)  (1499 227)  LC_1 Logic Functioning bit
 (44 3)  (1500 227)  (1500 227)  LC_1 Logic Functioning bit
 (1 4)  (1457 228)  (1457 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1456 229)  (1456 229)  routing T_28_14.glb_netwk_3 <X> T_28_14.wire_logic_cluster/lc_7/cen
 (14 5)  (1470 229)  (1470 229)  routing T_28_14.sp4_r_v_b_24 <X> T_28_14.lc_trk_g1_0
 (17 5)  (1473 229)  (1473 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 8)  (1482 232)  (1482 232)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1483 232)  (1483 232)  routing T_28_14.lc_trk_g1_0 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 232)  (1485 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1487 232)  (1487 232)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1488 232)  (1488 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1489 232)  (1489 232)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 232)  (1492 232)  LC_4 Logic Functioning bit
 (37 8)  (1493 232)  (1493 232)  LC_4 Logic Functioning bit
 (38 8)  (1494 232)  (1494 232)  LC_4 Logic Functioning bit
 (39 8)  (1495 232)  (1495 232)  LC_4 Logic Functioning bit
 (40 8)  (1496 232)  (1496 232)  LC_4 Logic Functioning bit
 (41 8)  (1497 232)  (1497 232)  LC_4 Logic Functioning bit
 (42 8)  (1498 232)  (1498 232)  LC_4 Logic Functioning bit
 (43 8)  (1499 232)  (1499 232)  LC_4 Logic Functioning bit
 (45 8)  (1501 232)  (1501 232)  LC_4 Logic Functioning bit
 (28 9)  (1484 233)  (1484 233)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 233)  (1485 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1487 233)  (1487 233)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (1488 233)  (1488 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (1492 233)  (1492 233)  LC_4 Logic Functioning bit
 (37 9)  (1493 233)  (1493 233)  LC_4 Logic Functioning bit
 (38 9)  (1494 233)  (1494 233)  LC_4 Logic Functioning bit
 (40 9)  (1496 233)  (1496 233)  LC_4 Logic Functioning bit
 (41 9)  (1497 233)  (1497 233)  LC_4 Logic Functioning bit
 (42 9)  (1498 233)  (1498 233)  LC_4 Logic Functioning bit
 (43 9)  (1499 233)  (1499 233)  LC_4 Logic Functioning bit
 (44 9)  (1500 233)  (1500 233)  LC_4 Logic Functioning bit
 (22 10)  (1478 234)  (1478 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1479 234)  (1479 234)  routing T_28_14.sp12_v_t_12 <X> T_28_14.lc_trk_g2_7
 (14 11)  (1470 235)  (1470 235)  routing T_28_14.sp4_r_v_b_36 <X> T_28_14.lc_trk_g2_4
 (17 11)  (1473 235)  (1473 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 12)  (1482 236)  (1482 236)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (1483 236)  (1483 236)  routing T_28_14.lc_trk_g1_0 <X> T_28_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 236)  (1485 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1487 236)  (1487 236)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1488 236)  (1488 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 236)  (1489 236)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 236)  (1492 236)  LC_6 Logic Functioning bit
 (37 12)  (1493 236)  (1493 236)  LC_6 Logic Functioning bit
 (38 12)  (1494 236)  (1494 236)  LC_6 Logic Functioning bit
 (39 12)  (1495 236)  (1495 236)  LC_6 Logic Functioning bit
 (40 12)  (1496 236)  (1496 236)  LC_6 Logic Functioning bit
 (41 12)  (1497 236)  (1497 236)  LC_6 Logic Functioning bit
 (42 12)  (1498 236)  (1498 236)  LC_6 Logic Functioning bit
 (43 12)  (1499 236)  (1499 236)  LC_6 Logic Functioning bit
 (45 12)  (1501 236)  (1501 236)  LC_6 Logic Functioning bit
 (28 13)  (1484 237)  (1484 237)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 237)  (1485 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1487 237)  (1487 237)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (1488 237)  (1488 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1492 237)  (1492 237)  LC_6 Logic Functioning bit
 (37 13)  (1493 237)  (1493 237)  LC_6 Logic Functioning bit
 (38 13)  (1494 237)  (1494 237)  LC_6 Logic Functioning bit
 (40 13)  (1496 237)  (1496 237)  LC_6 Logic Functioning bit
 (41 13)  (1497 237)  (1497 237)  LC_6 Logic Functioning bit
 (42 13)  (1498 237)  (1498 237)  LC_6 Logic Functioning bit
 (43 13)  (1499 237)  (1499 237)  LC_6 Logic Functioning bit
 (44 13)  (1500 237)  (1500 237)  LC_6 Logic Functioning bit
 (0 14)  (1456 238)  (1456 238)  routing T_28_14.glb_netwk_6 <X> T_28_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 238)  (1457 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (1485 238)  (1485 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1487 238)  (1487 238)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1488 238)  (1488 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1489 238)  (1489 238)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (1491 238)  (1491 238)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.input_2_7
 (36 14)  (1492 238)  (1492 238)  LC_7 Logic Functioning bit
 (38 14)  (1494 238)  (1494 238)  LC_7 Logic Functioning bit
 (39 14)  (1495 238)  (1495 238)  LC_7 Logic Functioning bit
 (40 14)  (1496 238)  (1496 238)  LC_7 Logic Functioning bit
 (41 14)  (1497 238)  (1497 238)  LC_7 Logic Functioning bit
 (42 14)  (1498 238)  (1498 238)  LC_7 Logic Functioning bit
 (43 14)  (1499 238)  (1499 238)  LC_7 Logic Functioning bit
 (45 14)  (1501 238)  (1501 238)  LC_7 Logic Functioning bit
 (0 15)  (1456 239)  (1456 239)  routing T_28_14.glb_netwk_6 <X> T_28_14.wire_logic_cluster/lc_7/s_r
 (27 15)  (1483 239)  (1483 239)  routing T_28_14.lc_trk_g1_0 <X> T_28_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 239)  (1485 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (1488 239)  (1488 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1489 239)  (1489 239)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.input_2_7
 (35 15)  (1491 239)  (1491 239)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.input_2_7
 (36 15)  (1492 239)  (1492 239)  LC_7 Logic Functioning bit
 (37 15)  (1493 239)  (1493 239)  LC_7 Logic Functioning bit
 (38 15)  (1494 239)  (1494 239)  LC_7 Logic Functioning bit
 (39 15)  (1495 239)  (1495 239)  LC_7 Logic Functioning bit
 (40 15)  (1496 239)  (1496 239)  LC_7 Logic Functioning bit
 (41 15)  (1497 239)  (1497 239)  LC_7 Logic Functioning bit
 (42 15)  (1498 239)  (1498 239)  LC_7 Logic Functioning bit
 (43 15)  (1499 239)  (1499 239)  LC_7 Logic Functioning bit
 (44 15)  (1500 239)  (1500 239)  LC_7 Logic Functioning bit


LogicTile_29_14

 (6 1)  (1516 225)  (1516 225)  routing T_29_14.sp4_h_l_37 <X> T_29_14.sp4_h_r_0
 (13 5)  (1523 229)  (1523 229)  routing T_29_14.sp4_v_t_37 <X> T_29_14.sp4_h_r_5


IO_Tile_33_14

 (4 0)  (1730 224)  (1730 224)  routing T_33_14.span4_horz_40 <X> T_33_14.lc_trk_g0_0
 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 225)  (1730 225)  routing T_33_14.span4_horz_40 <X> T_33_14.lc_trk_g0_0
 (5 1)  (1731 225)  (1731 225)  routing T_33_14.span4_horz_40 <X> T_33_14.lc_trk_g0_0
 (6 1)  (1732 225)  (1732 225)  routing T_33_14.span4_horz_40 <X> T_33_14.lc_trk_g0_0
 (7 1)  (1733 225)  (1733 225)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (12 6)  (1738 230)  (1738 230)  routing T_33_14.span4_horz_37 <X> T_33_14.span4_vert_t_14
 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (12 10)  (1738 234)  (1738 234)  routing T_33_14.lc_trk_g1_4 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g1_4 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (11 11)  (1737 235)  (1737 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 236)  (1730 236)  routing T_33_14.span4_vert_b_12 <X> T_33_14.lc_trk_g1_4
 (5 13)  (1731 237)  (1731 237)  routing T_33_14.span4_vert_b_12 <X> T_33_14.lc_trk_g1_4
 (7 13)  (1733 237)  (1733 237)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (17 14)  (1743 238)  (1743 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_5_13

 (11 0)  (245 208)  (245 208)  routing T_5_13.sp4_v_t_46 <X> T_5_13.sp4_v_b_2
 (12 1)  (246 209)  (246 209)  routing T_5_13.sp4_v_t_46 <X> T_5_13.sp4_v_b_2
 (11 6)  (245 214)  (245 214)  routing T_5_13.sp4_v_b_9 <X> T_5_13.sp4_v_t_40
 (13 6)  (247 214)  (247 214)  routing T_5_13.sp4_v_b_9 <X> T_5_13.sp4_v_t_40
 (31 6)  (265 214)  (265 214)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 214)  (266 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 214)  (267 214)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 214)  (268 214)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (274 214)  (274 214)  LC_3 Logic Functioning bit
 (41 6)  (275 214)  (275 214)  LC_3 Logic Functioning bit
 (42 6)  (276 214)  (276 214)  LC_3 Logic Functioning bit
 (43 6)  (277 214)  (277 214)  LC_3 Logic Functioning bit
 (52 6)  (286 214)  (286 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (40 7)  (274 215)  (274 215)  LC_3 Logic Functioning bit
 (41 7)  (275 215)  (275 215)  LC_3 Logic Functioning bit
 (42 7)  (276 215)  (276 215)  LC_3 Logic Functioning bit
 (43 7)  (277 215)  (277 215)  LC_3 Logic Functioning bit
 (15 8)  (249 216)  (249 216)  routing T_5_13.rgt_op_1 <X> T_5_13.lc_trk_g2_1
 (17 8)  (251 216)  (251 216)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (252 216)  (252 216)  routing T_5_13.rgt_op_1 <X> T_5_13.lc_trk_g2_1
 (15 14)  (249 222)  (249 222)  routing T_5_13.tnr_op_5 <X> T_5_13.lc_trk_g3_5
 (17 14)  (251 222)  (251 222)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (37 14)  (271 222)  (271 222)  LC_7 Logic Functioning bit
 (39 14)  (273 222)  (273 222)  LC_7 Logic Functioning bit
 (40 14)  (274 222)  (274 222)  LC_7 Logic Functioning bit
 (42 14)  (276 222)  (276 222)  LC_7 Logic Functioning bit
 (51 14)  (285 222)  (285 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (28 15)  (262 223)  (262 223)  routing T_5_13.lc_trk_g2_1 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 223)  (263 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (270 223)  (270 223)  LC_7 Logic Functioning bit
 (38 15)  (272 223)  (272 223)  LC_7 Logic Functioning bit
 (41 15)  (275 223)  (275 223)  LC_7 Logic Functioning bit
 (43 15)  (277 223)  (277 223)  LC_7 Logic Functioning bit


LogicTile_6_13

 (0 2)  (288 210)  (288 210)  routing T_6_13.glb_netwk_2 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (2 2)  (290 210)  (290 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (28 2)  (316 210)  (316 210)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 210)  (317 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 210)  (318 210)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 210)  (319 210)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 210)  (320 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 210)  (321 210)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 210)  (322 210)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 210)  (324 210)  LC_1 Logic Functioning bit
 (37 2)  (325 210)  (325 210)  LC_1 Logic Functioning bit
 (38 2)  (326 210)  (326 210)  LC_1 Logic Functioning bit
 (39 2)  (327 210)  (327 210)  LC_1 Logic Functioning bit
 (40 2)  (328 210)  (328 210)  LC_1 Logic Functioning bit
 (41 2)  (329 210)  (329 210)  LC_1 Logic Functioning bit
 (43 2)  (331 210)  (331 210)  LC_1 Logic Functioning bit
 (45 2)  (333 210)  (333 210)  LC_1 Logic Functioning bit
 (26 3)  (314 211)  (314 211)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 211)  (315 211)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 211)  (316 211)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 211)  (317 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 211)  (318 211)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 211)  (319 211)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 211)  (320 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (321 211)  (321 211)  routing T_6_13.lc_trk_g2_3 <X> T_6_13.input_2_1
 (35 3)  (323 211)  (323 211)  routing T_6_13.lc_trk_g2_3 <X> T_6_13.input_2_1
 (36 3)  (324 211)  (324 211)  LC_1 Logic Functioning bit
 (37 3)  (325 211)  (325 211)  LC_1 Logic Functioning bit
 (38 3)  (326 211)  (326 211)  LC_1 Logic Functioning bit
 (39 3)  (327 211)  (327 211)  LC_1 Logic Functioning bit
 (40 3)  (328 211)  (328 211)  LC_1 Logic Functioning bit
 (41 3)  (329 211)  (329 211)  LC_1 Logic Functioning bit
 (42 3)  (330 211)  (330 211)  LC_1 Logic Functioning bit
 (43 3)  (331 211)  (331 211)  LC_1 Logic Functioning bit
 (44 3)  (332 211)  (332 211)  LC_1 Logic Functioning bit
 (1 4)  (289 212)  (289 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 213)  (288 213)  routing T_6_13.glb_netwk_3 <X> T_6_13.wire_logic_cluster/lc_7/cen
 (22 8)  (310 216)  (310 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 10)  (313 218)  (313 218)  routing T_6_13.sp4_v_b_30 <X> T_6_13.lc_trk_g2_6
 (22 11)  (310 219)  (310 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (311 219)  (311 219)  routing T_6_13.sp4_v_b_30 <X> T_6_13.lc_trk_g2_6
 (22 13)  (310 221)  (310 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 221)  (313 221)  routing T_6_13.sp4_r_v_b_42 <X> T_6_13.lc_trk_g3_2
 (0 14)  (288 222)  (288 222)  routing T_6_13.glb_netwk_6 <X> T_6_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 222)  (289 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (309 222)  (309 222)  routing T_6_13.sp4_h_l_34 <X> T_6_13.lc_trk_g3_7
 (22 14)  (310 222)  (310 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (311 222)  (311 222)  routing T_6_13.sp4_h_l_34 <X> T_6_13.lc_trk_g3_7
 (24 14)  (312 222)  (312 222)  routing T_6_13.sp4_h_l_34 <X> T_6_13.lc_trk_g3_7
 (0 15)  (288 223)  (288 223)  routing T_6_13.glb_netwk_6 <X> T_6_13.wire_logic_cluster/lc_7/s_r
 (21 15)  (309 223)  (309 223)  routing T_6_13.sp4_h_l_34 <X> T_6_13.lc_trk_g3_7


LogicTile_7_13

 (9 5)  (351 213)  (351 213)  routing T_7_13.sp4_v_t_41 <X> T_7_13.sp4_v_b_4
 (8 14)  (350 222)  (350 222)  routing T_7_13.sp4_v_t_41 <X> T_7_13.sp4_h_l_47
 (9 14)  (351 222)  (351 222)  routing T_7_13.sp4_v_t_41 <X> T_7_13.sp4_h_l_47
 (10 14)  (352 222)  (352 222)  routing T_7_13.sp4_v_t_41 <X> T_7_13.sp4_h_l_47
 (13 14)  (355 222)  (355 222)  routing T_7_13.sp4_v_b_11 <X> T_7_13.sp4_v_t_46


LogicTile_10_13

 (13 2)  (505 210)  (505 210)  routing T_10_13.sp4_v_b_2 <X> T_10_13.sp4_v_t_39
 (19 2)  (511 210)  (511 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_11_13

 (4 6)  (550 214)  (550 214)  routing T_11_13.sp4_h_r_3 <X> T_11_13.sp4_v_t_38
 (5 7)  (551 215)  (551 215)  routing T_11_13.sp4_h_r_3 <X> T_11_13.sp4_v_t_38
 (9 8)  (555 216)  (555 216)  routing T_11_13.sp4_v_t_42 <X> T_11_13.sp4_h_r_7


LogicTile_12_13

 (25 0)  (625 208)  (625 208)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 209)  (623 209)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (24 1)  (624 209)  (624 209)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (618 211)  (618 211)  routing T_12_13.sp4_r_v_b_29 <X> T_12_13.lc_trk_g0_5
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 220)  (633 220)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (37 12)  (637 220)  (637 220)  LC_6 Logic Functioning bit
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (39 12)  (639 220)  (639 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (43 12)  (643 220)  (643 220)  LC_6 Logic Functioning bit
 (52 12)  (652 220)  (652 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (614 221)  (614 221)  routing T_12_13.sp4_r_v_b_40 <X> T_12_13.lc_trk_g3_0
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (626 221)  (626 221)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (19 15)  (619 223)  (619 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_13

 (16 0)  (778 208)  (778 208)  routing T_15_13.sp4_v_b_1 <X> T_15_13.lc_trk_g0_1
 (17 0)  (779 208)  (779 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (780 208)  (780 208)  routing T_15_13.sp4_v_b_1 <X> T_15_13.lc_trk_g0_1
 (8 1)  (770 209)  (770 209)  routing T_15_13.sp4_h_l_42 <X> T_15_13.sp4_v_b_1
 (9 1)  (771 209)  (771 209)  routing T_15_13.sp4_h_l_42 <X> T_15_13.sp4_v_b_1
 (10 1)  (772 209)  (772 209)  routing T_15_13.sp4_h_l_42 <X> T_15_13.sp4_v_b_1
 (28 6)  (790 214)  (790 214)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (51 6)  (813 214)  (813 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (15 9)  (777 217)  (777 217)  routing T_15_13.sp4_v_t_29 <X> T_15_13.lc_trk_g2_0
 (16 9)  (778 217)  (778 217)  routing T_15_13.sp4_v_t_29 <X> T_15_13.lc_trk_g2_0
 (17 9)  (779 217)  (779 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (14 10)  (776 218)  (776 218)  routing T_15_13.sp4_v_b_36 <X> T_15_13.lc_trk_g2_4
 (14 11)  (776 219)  (776 219)  routing T_15_13.sp4_v_b_36 <X> T_15_13.lc_trk_g2_4
 (16 11)  (778 219)  (778 219)  routing T_15_13.sp4_v_b_36 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4


LogicTile_20_13

 (3 0)  (1039 208)  (1039 208)  routing T_20_13.sp12_v_t_23 <X> T_20_13.sp12_v_b_0


LogicTile_22_13

 (3 3)  (1147 211)  (1147 211)  routing T_22_13.sp12_v_b_0 <X> T_22_13.sp12_h_l_23


LogicTile_24_13

 (3 6)  (1255 214)  (1255 214)  routing T_24_13.sp12_v_b_0 <X> T_24_13.sp12_v_t_23


LogicTile_27_13

 (13 2)  (1415 210)  (1415 210)  routing T_27_13.sp4_v_b_2 <X> T_27_13.sp4_v_t_39
 (4 8)  (1406 216)  (1406 216)  routing T_27_13.sp4_v_t_43 <X> T_27_13.sp4_v_b_6


LogicTile_28_13

 (15 0)  (1471 208)  (1471 208)  routing T_28_13.top_op_1 <X> T_28_13.lc_trk_g0_1
 (17 0)  (1473 208)  (1473 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (1474 209)  (1474 209)  routing T_28_13.top_op_1 <X> T_28_13.lc_trk_g0_1
 (14 3)  (1470 211)  (1470 211)  routing T_28_13.top_op_4 <X> T_28_13.lc_trk_g0_4
 (15 3)  (1471 211)  (1471 211)  routing T_28_13.top_op_4 <X> T_28_13.lc_trk_g0_4
 (17 3)  (1473 211)  (1473 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (3 6)  (1459 214)  (1459 214)  routing T_28_13.sp12_v_b_0 <X> T_28_13.sp12_v_t_23
 (31 6)  (1487 214)  (1487 214)  routing T_28_13.lc_trk_g0_4 <X> T_28_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1488 214)  (1488 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (1496 214)  (1496 214)  LC_3 Logic Functioning bit
 (41 6)  (1497 214)  (1497 214)  LC_3 Logic Functioning bit
 (42 6)  (1498 214)  (1498 214)  LC_3 Logic Functioning bit
 (43 6)  (1499 214)  (1499 214)  LC_3 Logic Functioning bit
 (40 7)  (1496 215)  (1496 215)  LC_3 Logic Functioning bit
 (41 7)  (1497 215)  (1497 215)  LC_3 Logic Functioning bit
 (42 7)  (1498 215)  (1498 215)  LC_3 Logic Functioning bit
 (43 7)  (1499 215)  (1499 215)  LC_3 Logic Functioning bit
 (52 7)  (1508 215)  (1508 215)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (37 14)  (1493 222)  (1493 222)  LC_7 Logic Functioning bit
 (39 14)  (1495 222)  (1495 222)  LC_7 Logic Functioning bit
 (40 14)  (1496 222)  (1496 222)  LC_7 Logic Functioning bit
 (42 14)  (1498 222)  (1498 222)  LC_7 Logic Functioning bit
 (29 15)  (1485 223)  (1485 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (1492 223)  (1492 223)  LC_7 Logic Functioning bit
 (38 15)  (1494 223)  (1494 223)  LC_7 Logic Functioning bit
 (41 15)  (1497 223)  (1497 223)  LC_7 Logic Functioning bit
 (43 15)  (1499 223)  (1499 223)  LC_7 Logic Functioning bit
 (52 15)  (1508 223)  (1508 223)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_29_13

 (8 5)  (1518 213)  (1518 213)  routing T_29_13.sp4_v_t_36 <X> T_29_13.sp4_v_b_4
 (10 5)  (1520 213)  (1520 213)  routing T_29_13.sp4_v_t_36 <X> T_29_13.sp4_v_b_4


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 194)  (0 194)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (10 4)  (7 196)  (7 196)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (5 5)  (12 197)  (12 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (10 5)  (7 197)  (7 197)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 198)  (12 198)  routing T_0_12.span4_horz_39 <X> T_0_12.lc_trk_g0_7
 (6 6)  (11 198)  (11 198)  routing T_0_12.span4_horz_39 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_39 lc_trk_g0_7
 (8 6)  (9 198)  (9 198)  routing T_0_12.span4_horz_39 <X> T_0_12.lc_trk_g0_7
 (6 7)  (11 199)  (11 199)  routing T_0_12.span12_horz_14 <X> T_0_12.lc_trk_g0_6
 (7 7)  (10 199)  (10 199)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_14 lc_trk_g0_6
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 202)  (7 202)  routing T_0_12.lc_trk_g0_6 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 202)  (5 202)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (10 11)  (7 203)  (7 203)  routing T_0_12.lc_trk_g0_6 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit
 (4 15)  (13 207)  (13 207)  routing T_0_12.span4_vert_b_6 <X> T_0_12.lc_trk_g1_6
 (5 15)  (12 207)  (12 207)  routing T_0_12.span4_vert_b_6 <X> T_0_12.lc_trk_g1_6
 (7 15)  (10 207)  (10 207)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_1_12

 (12 2)  (30 194)  (30 194)  routing T_1_12.sp4_h_r_11 <X> T_1_12.sp4_h_l_39
 (13 3)  (31 195)  (31 195)  routing T_1_12.sp4_h_r_11 <X> T_1_12.sp4_h_l_39


LogicTile_5_12

 (31 8)  (265 200)  (265 200)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 200)  (266 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 200)  (267 200)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 200)  (268 200)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (274 200)  (274 200)  LC_4 Logic Functioning bit
 (41 8)  (275 200)  (275 200)  LC_4 Logic Functioning bit
 (42 8)  (276 200)  (276 200)  LC_4 Logic Functioning bit
 (43 8)  (277 200)  (277 200)  LC_4 Logic Functioning bit
 (51 8)  (285 200)  (285 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (265 201)  (265 201)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_4/in_3
 (40 9)  (274 201)  (274 201)  LC_4 Logic Functioning bit
 (41 9)  (275 201)  (275 201)  LC_4 Logic Functioning bit
 (42 9)  (276 201)  (276 201)  LC_4 Logic Functioning bit
 (43 9)  (277 201)  (277 201)  LC_4 Logic Functioning bit
 (3 10)  (237 202)  (237 202)  routing T_5_12.sp12_v_t_22 <X> T_5_12.sp12_h_l_22
 (31 10)  (265 202)  (265 202)  routing T_5_12.lc_trk_g3_5 <X> T_5_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 202)  (266 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 202)  (267 202)  routing T_5_12.lc_trk_g3_5 <X> T_5_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 202)  (268 202)  routing T_5_12.lc_trk_g3_5 <X> T_5_12.wire_logic_cluster/lc_5/in_3
 (40 10)  (274 202)  (274 202)  LC_5 Logic Functioning bit
 (41 10)  (275 202)  (275 202)  LC_5 Logic Functioning bit
 (42 10)  (276 202)  (276 202)  LC_5 Logic Functioning bit
 (43 10)  (277 202)  (277 202)  LC_5 Logic Functioning bit
 (51 10)  (285 202)  (285 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (40 11)  (274 203)  (274 203)  LC_5 Logic Functioning bit
 (41 11)  (275 203)  (275 203)  LC_5 Logic Functioning bit
 (42 11)  (276 203)  (276 203)  LC_5 Logic Functioning bit
 (43 11)  (277 203)  (277 203)  LC_5 Logic Functioning bit
 (12 14)  (246 206)  (246 206)  routing T_5_12.sp4_v_t_46 <X> T_5_12.sp4_h_l_46
 (15 14)  (249 206)  (249 206)  routing T_5_12.rgt_op_5 <X> T_5_12.lc_trk_g3_5
 (17 14)  (251 206)  (251 206)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (252 206)  (252 206)  routing T_5_12.rgt_op_5 <X> T_5_12.lc_trk_g3_5
 (25 14)  (259 206)  (259 206)  routing T_5_12.sp4_v_b_38 <X> T_5_12.lc_trk_g3_6
 (11 15)  (245 207)  (245 207)  routing T_5_12.sp4_v_t_46 <X> T_5_12.sp4_h_l_46
 (22 15)  (256 207)  (256 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (257 207)  (257 207)  routing T_5_12.sp4_v_b_38 <X> T_5_12.lc_trk_g3_6
 (25 15)  (259 207)  (259 207)  routing T_5_12.sp4_v_b_38 <X> T_5_12.lc_trk_g3_6


LogicTile_6_12

 (4 0)  (292 192)  (292 192)  routing T_6_12.sp4_v_t_41 <X> T_6_12.sp4_v_b_0
 (6 0)  (294 192)  (294 192)  routing T_6_12.sp4_v_t_41 <X> T_6_12.sp4_v_b_0
 (0 2)  (288 194)  (288 194)  routing T_6_12.glb_netwk_2 <X> T_6_12.wire_logic_cluster/lc_7/clk
 (2 2)  (290 194)  (290 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (289 196)  (289 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 197)  (288 197)  routing T_6_12.glb_netwk_3 <X> T_6_12.wire_logic_cluster/lc_7/cen
 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0
 (22 8)  (310 200)  (310 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (311 200)  (311 200)  routing T_6_12.sp4_v_t_30 <X> T_6_12.lc_trk_g2_3
 (24 8)  (312 200)  (312 200)  routing T_6_12.sp4_v_t_30 <X> T_6_12.lc_trk_g2_3
 (14 9)  (302 201)  (302 201)  routing T_6_12.sp12_v_b_16 <X> T_6_12.lc_trk_g2_0
 (16 9)  (304 201)  (304 201)  routing T_6_12.sp12_v_b_16 <X> T_6_12.lc_trk_g2_0
 (17 9)  (305 201)  (305 201)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (26 10)  (314 202)  (314 202)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 202)  (316 202)  routing T_6_12.lc_trk_g2_0 <X> T_6_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 202)  (317 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 202)  (320 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 202)  (321 202)  routing T_6_12.lc_trk_g3_1 <X> T_6_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 202)  (322 202)  routing T_6_12.lc_trk_g3_1 <X> T_6_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 202)  (324 202)  LC_5 Logic Functioning bit
 (37 10)  (325 202)  (325 202)  LC_5 Logic Functioning bit
 (38 10)  (326 202)  (326 202)  LC_5 Logic Functioning bit
 (39 10)  (327 202)  (327 202)  LC_5 Logic Functioning bit
 (40 10)  (328 202)  (328 202)  LC_5 Logic Functioning bit
 (41 10)  (329 202)  (329 202)  LC_5 Logic Functioning bit
 (42 10)  (330 202)  (330 202)  LC_5 Logic Functioning bit
 (43 10)  (331 202)  (331 202)  LC_5 Logic Functioning bit
 (45 10)  (333 202)  (333 202)  LC_5 Logic Functioning bit
 (26 11)  (314 203)  (314 203)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 203)  (315 203)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 203)  (316 203)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 203)  (317 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 203)  (320 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (321 203)  (321 203)  routing T_6_12.lc_trk_g2_3 <X> T_6_12.input_2_5
 (35 11)  (323 203)  (323 203)  routing T_6_12.lc_trk_g2_3 <X> T_6_12.input_2_5
 (36 11)  (324 203)  (324 203)  LC_5 Logic Functioning bit
 (37 11)  (325 203)  (325 203)  LC_5 Logic Functioning bit
 (38 11)  (326 203)  (326 203)  LC_5 Logic Functioning bit
 (39 11)  (327 203)  (327 203)  LC_5 Logic Functioning bit
 (41 11)  (329 203)  (329 203)  LC_5 Logic Functioning bit
 (42 11)  (330 203)  (330 203)  LC_5 Logic Functioning bit
 (43 11)  (331 203)  (331 203)  LC_5 Logic Functioning bit
 (44 11)  (332 203)  (332 203)  LC_5 Logic Functioning bit
 (17 12)  (305 204)  (305 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (288 206)  (288 206)  routing T_6_12.glb_netwk_6 <X> T_6_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 206)  (289 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 207)  (288 207)  routing T_6_12.glb_netwk_6 <X> T_6_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (310 207)  (310 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_7_12

 (9 9)  (351 201)  (351 201)  routing T_7_12.sp4_v_t_42 <X> T_7_12.sp4_v_b_7


RAM_Tile_8_12

 (5 4)  (401 196)  (401 196)  routing T_8_12.sp4_v_b_9 <X> T_8_12.sp4_h_r_3
 (3 5)  (399 197)  (399 197)  routing T_8_12.sp12_h_l_23 <X> T_8_12.sp12_h_r_0
 (4 5)  (400 197)  (400 197)  routing T_8_12.sp4_v_b_9 <X> T_8_12.sp4_h_r_3
 (6 5)  (402 197)  (402 197)  routing T_8_12.sp4_v_b_9 <X> T_8_12.sp4_h_r_3


LogicTile_9_12

 (8 5)  (446 197)  (446 197)  routing T_9_12.sp4_v_t_36 <X> T_9_12.sp4_v_b_4
 (10 5)  (448 197)  (448 197)  routing T_9_12.sp4_v_t_36 <X> T_9_12.sp4_v_b_4


LogicTile_10_12

 (2 0)  (494 192)  (494 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 2)  (511 194)  (511 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (32 8)  (524 200)  (524 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 200)  (525 200)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 200)  (526 200)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 200)  (528 200)  LC_4 Logic Functioning bit
 (38 8)  (530 200)  (530 200)  LC_4 Logic Functioning bit
 (51 8)  (543 200)  (543 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (518 201)  (518 201)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 201)  (519 201)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 201)  (520 201)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 201)  (521 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 201)  (529 201)  LC_4 Logic Functioning bit
 (39 9)  (531 201)  (531 201)  LC_4 Logic Functioning bit
 (22 12)  (514 204)  (514 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (515 204)  (515 204)  routing T_10_12.sp4_h_r_27 <X> T_10_12.lc_trk_g3_3
 (24 12)  (516 204)  (516 204)  routing T_10_12.sp4_h_r_27 <X> T_10_12.lc_trk_g3_3
 (14 13)  (506 205)  (506 205)  routing T_10_12.sp4_r_v_b_40 <X> T_10_12.lc_trk_g3_0
 (17 13)  (509 205)  (509 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (513 205)  (513 205)  routing T_10_12.sp4_h_r_27 <X> T_10_12.lc_trk_g3_3


LogicTile_11_12

 (11 4)  (557 196)  (557 196)  routing T_11_12.sp4_v_t_44 <X> T_11_12.sp4_v_b_5
 (13 4)  (559 196)  (559 196)  routing T_11_12.sp4_v_t_44 <X> T_11_12.sp4_v_b_5


LogicTile_12_12

 (2 0)  (602 192)  (602 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_13_12

 (12 7)  (666 199)  (666 199)  routing T_13_12.sp4_h_l_40 <X> T_13_12.sp4_v_t_40
 (4 8)  (658 200)  (658 200)  routing T_13_12.sp4_v_t_43 <X> T_13_12.sp4_v_b_6


LogicTile_14_12

 (26 0)  (734 192)  (734 192)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 192)  (741 192)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 192)  (742 192)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (37 0)  (745 192)  (745 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (39 0)  (747 192)  (747 192)  LC_0 Logic Functioning bit
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (43 0)  (751 192)  (751 192)  LC_0 Logic Functioning bit
 (47 0)  (755 192)  (755 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (736 193)  (736 193)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 193)  (738 193)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (38 1)  (746 193)  (746 193)  LC_0 Logic Functioning bit
 (22 8)  (730 200)  (730 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (729 201)  (729 201)  routing T_14_12.sp4_r_v_b_35 <X> T_14_12.lc_trk_g2_3
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (14 13)  (722 205)  (722 205)  routing T_14_12.sp4_r_v_b_40 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_15_12

 (12 7)  (774 199)  (774 199)  routing T_15_12.sp4_h_l_40 <X> T_15_12.sp4_v_t_40


LogicTile_16_12

 (9 3)  (825 195)  (825 195)  routing T_16_12.sp4_v_b_5 <X> T_16_12.sp4_v_t_36
 (10 3)  (826 195)  (826 195)  routing T_16_12.sp4_v_b_5 <X> T_16_12.sp4_v_t_36
 (22 9)  (838 201)  (838 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (839 201)  (839 201)  routing T_16_12.sp12_v_t_9 <X> T_16_12.lc_trk_g2_2
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (842 206)  (842 206)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 206)  (843 206)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 206)  (844 206)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 206)  (846 206)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 206)  (849 206)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (41 14)  (857 206)  (857 206)  LC_7 Logic Functioning bit
 (43 14)  (859 206)  (859 206)  LC_7 Logic Functioning bit
 (52 14)  (868 206)  (868 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (830 207)  (830 207)  routing T_16_12.sp4_r_v_b_44 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (837 207)  (837 207)  routing T_16_12.sp4_r_v_b_47 <X> T_16_12.lc_trk_g3_7
 (27 15)  (843 207)  (843 207)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 207)  (844 207)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 207)  (846 207)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 207)  (847 207)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 207)  (852 207)  LC_7 Logic Functioning bit
 (38 15)  (854 207)  (854 207)  LC_7 Logic Functioning bit
 (40 15)  (856 207)  (856 207)  LC_7 Logic Functioning bit
 (42 15)  (858 207)  (858 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (6 8)  (880 200)  (880 200)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_v_b_6
 (5 9)  (879 201)  (879 201)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_v_b_6


LogicTile_22_12

 (3 5)  (1147 197)  (1147 197)  routing T_22_12.sp12_h_l_23 <X> T_22_12.sp12_h_r_0


LogicTile_26_12

 (2 0)  (1350 192)  (1350 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_27_12

 (22 0)  (1424 192)  (1424 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1425 192)  (1425 192)  routing T_27_12.sp4_v_b_19 <X> T_27_12.lc_trk_g0_3
 (24 0)  (1426 192)  (1426 192)  routing T_27_12.sp4_v_b_19 <X> T_27_12.lc_trk_g0_3
 (0 2)  (1402 194)  (1402 194)  routing T_27_12.glb_netwk_2 <X> T_27_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 194)  (1404 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (28 2)  (1430 194)  (1430 194)  routing T_27_12.lc_trk_g2_6 <X> T_27_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1431 194)  (1431 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1432 194)  (1432 194)  routing T_27_12.lc_trk_g2_6 <X> T_27_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (1433 194)  (1433 194)  routing T_27_12.lc_trk_g1_7 <X> T_27_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1434 194)  (1434 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1436 194)  (1436 194)  routing T_27_12.lc_trk_g1_7 <X> T_27_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1438 194)  (1438 194)  LC_1 Logic Functioning bit
 (37 2)  (1439 194)  (1439 194)  LC_1 Logic Functioning bit
 (38 2)  (1440 194)  (1440 194)  LC_1 Logic Functioning bit
 (39 2)  (1441 194)  (1441 194)  LC_1 Logic Functioning bit
 (40 2)  (1442 194)  (1442 194)  LC_1 Logic Functioning bit
 (41 2)  (1443 194)  (1443 194)  LC_1 Logic Functioning bit
 (42 2)  (1444 194)  (1444 194)  LC_1 Logic Functioning bit
 (43 2)  (1445 194)  (1445 194)  LC_1 Logic Functioning bit
 (45 2)  (1447 194)  (1447 194)  LC_1 Logic Functioning bit
 (26 3)  (1428 195)  (1428 195)  routing T_27_12.lc_trk_g0_3 <X> T_27_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1431 195)  (1431 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1432 195)  (1432 195)  routing T_27_12.lc_trk_g2_6 <X> T_27_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (1433 195)  (1433 195)  routing T_27_12.lc_trk_g1_7 <X> T_27_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (1434 195)  (1434 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1435 195)  (1435 195)  routing T_27_12.lc_trk_g3_0 <X> T_27_12.input_2_1
 (34 3)  (1436 195)  (1436 195)  routing T_27_12.lc_trk_g3_0 <X> T_27_12.input_2_1
 (36 3)  (1438 195)  (1438 195)  LC_1 Logic Functioning bit
 (37 3)  (1439 195)  (1439 195)  LC_1 Logic Functioning bit
 (38 3)  (1440 195)  (1440 195)  LC_1 Logic Functioning bit
 (40 3)  (1442 195)  (1442 195)  LC_1 Logic Functioning bit
 (41 3)  (1443 195)  (1443 195)  LC_1 Logic Functioning bit
 (42 3)  (1444 195)  (1444 195)  LC_1 Logic Functioning bit
 (43 3)  (1445 195)  (1445 195)  LC_1 Logic Functioning bit
 (44 3)  (1446 195)  (1446 195)  LC_1 Logic Functioning bit
 (1 4)  (1403 196)  (1403 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1428 196)  (1428 196)  routing T_27_12.lc_trk_g2_6 <X> T_27_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (1431 196)  (1431 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1434 196)  (1434 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1435 196)  (1435 196)  routing T_27_12.lc_trk_g3_0 <X> T_27_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (1436 196)  (1436 196)  routing T_27_12.lc_trk_g3_0 <X> T_27_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (1437 196)  (1437 196)  routing T_27_12.lc_trk_g1_7 <X> T_27_12.input_2_2
 (36 4)  (1438 196)  (1438 196)  LC_2 Logic Functioning bit
 (37 4)  (1439 196)  (1439 196)  LC_2 Logic Functioning bit
 (38 4)  (1440 196)  (1440 196)  LC_2 Logic Functioning bit
 (39 4)  (1441 196)  (1441 196)  LC_2 Logic Functioning bit
 (40 4)  (1442 196)  (1442 196)  LC_2 Logic Functioning bit
 (41 4)  (1443 196)  (1443 196)  LC_2 Logic Functioning bit
 (42 4)  (1444 196)  (1444 196)  LC_2 Logic Functioning bit
 (43 4)  (1445 196)  (1445 196)  LC_2 Logic Functioning bit
 (45 4)  (1447 196)  (1447 196)  LC_2 Logic Functioning bit
 (0 5)  (1402 197)  (1402 197)  routing T_27_12.glb_netwk_3 <X> T_27_12.wire_logic_cluster/lc_7/cen
 (26 5)  (1428 197)  (1428 197)  routing T_27_12.lc_trk_g2_6 <X> T_27_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1430 197)  (1430 197)  routing T_27_12.lc_trk_g2_6 <X> T_27_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1431 197)  (1431 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1432 197)  (1432 197)  routing T_27_12.lc_trk_g0_3 <X> T_27_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (1434 197)  (1434 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1436 197)  (1436 197)  routing T_27_12.lc_trk_g1_7 <X> T_27_12.input_2_2
 (35 5)  (1437 197)  (1437 197)  routing T_27_12.lc_trk_g1_7 <X> T_27_12.input_2_2
 (36 5)  (1438 197)  (1438 197)  LC_2 Logic Functioning bit
 (37 5)  (1439 197)  (1439 197)  LC_2 Logic Functioning bit
 (38 5)  (1440 197)  (1440 197)  LC_2 Logic Functioning bit
 (39 5)  (1441 197)  (1441 197)  LC_2 Logic Functioning bit
 (40 5)  (1442 197)  (1442 197)  LC_2 Logic Functioning bit
 (41 5)  (1443 197)  (1443 197)  LC_2 Logic Functioning bit
 (42 5)  (1444 197)  (1444 197)  LC_2 Logic Functioning bit
 (44 5)  (1446 197)  (1446 197)  LC_2 Logic Functioning bit
 (21 6)  (1423 198)  (1423 198)  routing T_27_12.sp4_v_b_15 <X> T_27_12.lc_trk_g1_7
 (22 6)  (1424 198)  (1424 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1425 198)  (1425 198)  routing T_27_12.sp4_v_b_15 <X> T_27_12.lc_trk_g1_7
 (21 7)  (1423 199)  (1423 199)  routing T_27_12.sp4_v_b_15 <X> T_27_12.lc_trk_g1_7
 (13 8)  (1415 200)  (1415 200)  routing T_27_12.sp4_v_t_45 <X> T_27_12.sp4_v_b_8
 (22 11)  (1424 203)  (1424 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1425 203)  (1425 203)  routing T_27_12.sp4_h_r_30 <X> T_27_12.lc_trk_g2_6
 (24 11)  (1426 203)  (1426 203)  routing T_27_12.sp4_h_r_30 <X> T_27_12.lc_trk_g2_6
 (25 11)  (1427 203)  (1427 203)  routing T_27_12.sp4_h_r_30 <X> T_27_12.lc_trk_g2_6
 (14 13)  (1416 205)  (1416 205)  routing T_27_12.sp4_r_v_b_40 <X> T_27_12.lc_trk_g3_0
 (17 13)  (1419 205)  (1419 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1402 206)  (1402 206)  routing T_27_12.glb_netwk_6 <X> T_27_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 206)  (1403 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1402 207)  (1402 207)  routing T_27_12.glb_netwk_6 <X> T_27_12.wire_logic_cluster/lc_7/s_r


LogicTile_28_12

 (15 0)  (1471 192)  (1471 192)  routing T_28_12.lft_op_1 <X> T_28_12.lc_trk_g0_1
 (17 0)  (1473 192)  (1473 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1474 192)  (1474 192)  routing T_28_12.lft_op_1 <X> T_28_12.lc_trk_g0_1
 (25 0)  (1481 192)  (1481 192)  routing T_28_12.lft_op_2 <X> T_28_12.lc_trk_g0_2
 (22 1)  (1478 193)  (1478 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1480 193)  (1480 193)  routing T_28_12.lft_op_2 <X> T_28_12.lc_trk_g0_2
 (22 4)  (1478 196)  (1478 196)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1480 196)  (1480 196)  routing T_28_12.bot_op_3 <X> T_28_12.lc_trk_g1_3
 (32 10)  (1488 202)  (1488 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (1496 202)  (1496 202)  LC_5 Logic Functioning bit
 (41 10)  (1497 202)  (1497 202)  LC_5 Logic Functioning bit
 (42 10)  (1498 202)  (1498 202)  LC_5 Logic Functioning bit
 (43 10)  (1499 202)  (1499 202)  LC_5 Logic Functioning bit
 (53 10)  (1509 202)  (1509 202)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (31 11)  (1487 203)  (1487 203)  routing T_28_12.lc_trk_g0_2 <X> T_28_12.wire_logic_cluster/lc_5/in_3
 (40 11)  (1496 203)  (1496 203)  LC_5 Logic Functioning bit
 (41 11)  (1497 203)  (1497 203)  LC_5 Logic Functioning bit
 (42 11)  (1498 203)  (1498 203)  LC_5 Logic Functioning bit
 (43 11)  (1499 203)  (1499 203)  LC_5 Logic Functioning bit
 (29 12)  (1485 204)  (1485 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (37 12)  (1493 204)  (1493 204)  LC_6 Logic Functioning bit
 (39 12)  (1495 204)  (1495 204)  LC_6 Logic Functioning bit
 (40 12)  (1496 204)  (1496 204)  LC_6 Logic Functioning bit
 (42 12)  (1498 204)  (1498 204)  LC_6 Logic Functioning bit
 (52 12)  (1508 204)  (1508 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (37 13)  (1493 205)  (1493 205)  LC_6 Logic Functioning bit
 (39 13)  (1495 205)  (1495 205)  LC_6 Logic Functioning bit
 (40 13)  (1496 205)  (1496 205)  LC_6 Logic Functioning bit
 (42 13)  (1498 205)  (1498 205)  LC_6 Logic Functioning bit
 (32 14)  (1488 206)  (1488 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1490 206)  (1490 206)  routing T_28_12.lc_trk_g1_3 <X> T_28_12.wire_logic_cluster/lc_7/in_3
 (40 14)  (1496 206)  (1496 206)  LC_7 Logic Functioning bit
 (41 14)  (1497 206)  (1497 206)  LC_7 Logic Functioning bit
 (42 14)  (1498 206)  (1498 206)  LC_7 Logic Functioning bit
 (43 14)  (1499 206)  (1499 206)  LC_7 Logic Functioning bit
 (31 15)  (1487 207)  (1487 207)  routing T_28_12.lc_trk_g1_3 <X> T_28_12.wire_logic_cluster/lc_7/in_3
 (40 15)  (1496 207)  (1496 207)  LC_7 Logic Functioning bit
 (41 15)  (1497 207)  (1497 207)  LC_7 Logic Functioning bit
 (42 15)  (1498 207)  (1498 207)  LC_7 Logic Functioning bit
 (43 15)  (1499 207)  (1499 207)  LC_7 Logic Functioning bit
 (52 15)  (1508 207)  (1508 207)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_29_12

 (4 0)  (1514 192)  (1514 192)  routing T_29_12.sp4_v_t_37 <X> T_29_12.sp4_v_b_0
 (4 9)  (1514 201)  (1514 201)  routing T_29_12.sp4_v_t_36 <X> T_29_12.sp4_h_r_6
 (5 10)  (1515 202)  (1515 202)  routing T_29_12.sp4_v_t_37 <X> T_29_12.sp4_h_l_43
 (4 11)  (1514 203)  (1514 203)  routing T_29_12.sp4_v_t_37 <X> T_29_12.sp4_h_l_43
 (6 11)  (1516 203)  (1516 203)  routing T_29_12.sp4_v_t_37 <X> T_29_12.sp4_h_l_43
 (11 12)  (1521 204)  (1521 204)  routing T_29_12.sp4_h_l_40 <X> T_29_12.sp4_v_b_11
 (13 12)  (1523 204)  (1523 204)  routing T_29_12.sp4_h_l_40 <X> T_29_12.sp4_v_b_11
 (12 13)  (1522 205)  (1522 205)  routing T_29_12.sp4_h_l_40 <X> T_29_12.sp4_v_b_11


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0

 (12 12)  (1738 204)  (1738 204)  routing T_33_12.span4_horz_43 <X> T_33_12.span4_vert_t_15


IO_Tile_0_11

 (4 0)  (13 176)  (13 176)  routing T_0_11.span4_horz_40 <X> T_0_11.lc_trk_g0_0
 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 177)  (13 177)  routing T_0_11.span4_horz_40 <X> T_0_11.lc_trk_g0_0
 (5 1)  (12 177)  (12 177)  routing T_0_11.span4_horz_40 <X> T_0_11.lc_trk_g0_0
 (6 1)  (11 177)  (11 177)  routing T_0_11.span4_horz_40 <X> T_0_11.lc_trk_g0_0
 (7 1)  (10 177)  (10 177)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (10 4)  (7 180)  (7 180)  routing T_0_11.lc_trk_g0_7 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_5 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_5 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (10 5)  (7 181)  (7 181)  routing T_0_11.lc_trk_g0_7 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 181)  (6 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 182)  (12 182)  routing T_0_11.span4_horz_47 <X> T_0_11.lc_trk_g0_7
 (6 6)  (11 182)  (11 182)  routing T_0_11.span4_horz_47 <X> T_0_11.lc_trk_g0_7
 (7 6)  (10 182)  (10 182)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (9 182)  (9 182)  routing T_0_11.span4_horz_47 <X> T_0_11.lc_trk_g0_7
 (8 7)  (9 183)  (9 183)  routing T_0_11.span4_horz_47 <X> T_0_11.lc_trk_g0_7
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 187)  (5 187)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 188)  (12 188)  routing T_0_11.span4_vert_b_13 <X> T_0_11.lc_trk_g1_5
 (7 12)  (10 188)  (10 188)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 188)  (9 188)  routing T_0_11.span4_vert_b_13 <X> T_0_11.lc_trk_g1_5
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit
 (4 15)  (13 191)  (13 191)  routing T_0_11.span4_vert_b_6 <X> T_0_11.lc_trk_g1_6
 (5 15)  (12 191)  (12 191)  routing T_0_11.span4_vert_b_6 <X> T_0_11.lc_trk_g1_6
 (7 15)  (10 191)  (10 191)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_1_11

 (11 7)  (29 183)  (29 183)  routing T_1_11.sp4_h_r_5 <X> T_1_11.sp4_h_l_40
 (9 14)  (27 190)  (27 190)  routing T_1_11.sp4_h_r_7 <X> T_1_11.sp4_h_l_47
 (10 14)  (28 190)  (28 190)  routing T_1_11.sp4_h_r_7 <X> T_1_11.sp4_h_l_47


LogicTile_5_11

 (14 0)  (248 176)  (248 176)  routing T_5_11.sp4_h_l_5 <X> T_5_11.lc_trk_g0_0
 (14 1)  (248 177)  (248 177)  routing T_5_11.sp4_h_l_5 <X> T_5_11.lc_trk_g0_0
 (15 1)  (249 177)  (249 177)  routing T_5_11.sp4_h_l_5 <X> T_5_11.lc_trk_g0_0
 (16 1)  (250 177)  (250 177)  routing T_5_11.sp4_h_l_5 <X> T_5_11.lc_trk_g0_0
 (17 1)  (251 177)  (251 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (0 2)  (234 178)  (234 178)  routing T_5_11.glb_netwk_2 <X> T_5_11.wire_logic_cluster/lc_7/clk
 (2 2)  (236 178)  (236 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 3)  (248 179)  (248 179)  routing T_5_11.sp12_h_r_20 <X> T_5_11.lc_trk_g0_4
 (16 3)  (250 179)  (250 179)  routing T_5_11.sp12_h_r_20 <X> T_5_11.lc_trk_g0_4
 (17 3)  (251 179)  (251 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (1 4)  (235 180)  (235 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (234 181)  (234 181)  routing T_5_11.glb_netwk_3 <X> T_5_11.wire_logic_cluster/lc_7/cen
 (12 6)  (246 182)  (246 182)  routing T_5_11.sp4_v_t_40 <X> T_5_11.sp4_h_l_40
 (11 7)  (245 183)  (245 183)  routing T_5_11.sp4_v_t_40 <X> T_5_11.sp4_h_l_40
 (28 8)  (262 184)  (262 184)  routing T_5_11.lc_trk_g2_5 <X> T_5_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 184)  (263 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 184)  (264 184)  routing T_5_11.lc_trk_g2_5 <X> T_5_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 184)  (266 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 184)  (267 184)  routing T_5_11.lc_trk_g3_2 <X> T_5_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 184)  (268 184)  routing T_5_11.lc_trk_g3_2 <X> T_5_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 184)  (269 184)  routing T_5_11.lc_trk_g0_4 <X> T_5_11.input_2_4
 (36 8)  (270 184)  (270 184)  LC_4 Logic Functioning bit
 (37 8)  (271 184)  (271 184)  LC_4 Logic Functioning bit
 (38 8)  (272 184)  (272 184)  LC_4 Logic Functioning bit
 (39 8)  (273 184)  (273 184)  LC_4 Logic Functioning bit
 (40 8)  (274 184)  (274 184)  LC_4 Logic Functioning bit
 (41 8)  (275 184)  (275 184)  LC_4 Logic Functioning bit
 (42 8)  (276 184)  (276 184)  LC_4 Logic Functioning bit
 (43 8)  (277 184)  (277 184)  LC_4 Logic Functioning bit
 (45 8)  (279 184)  (279 184)  LC_4 Logic Functioning bit
 (29 9)  (263 185)  (263 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 185)  (265 185)  routing T_5_11.lc_trk_g3_2 <X> T_5_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 185)  (266 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (270 185)  (270 185)  LC_4 Logic Functioning bit
 (37 9)  (271 185)  (271 185)  LC_4 Logic Functioning bit
 (38 9)  (272 185)  (272 185)  LC_4 Logic Functioning bit
 (39 9)  (273 185)  (273 185)  LC_4 Logic Functioning bit
 (41 9)  (275 185)  (275 185)  LC_4 Logic Functioning bit
 (42 9)  (276 185)  (276 185)  LC_4 Logic Functioning bit
 (43 9)  (277 185)  (277 185)  LC_4 Logic Functioning bit
 (44 9)  (278 185)  (278 185)  LC_4 Logic Functioning bit
 (48 9)  (282 185)  (282 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (242 186)  (242 186)  routing T_5_11.sp4_v_t_42 <X> T_5_11.sp4_h_l_42
 (9 10)  (243 186)  (243 186)  routing T_5_11.sp4_v_t_42 <X> T_5_11.sp4_h_l_42
 (17 10)  (251 186)  (251 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 12)  (259 188)  (259 188)  routing T_5_11.sp4_v_b_26 <X> T_5_11.lc_trk_g3_2
 (22 13)  (256 189)  (256 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (257 189)  (257 189)  routing T_5_11.sp4_v_b_26 <X> T_5_11.lc_trk_g3_2
 (0 14)  (234 190)  (234 190)  routing T_5_11.glb_netwk_6 <X> T_5_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 190)  (235 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (234 191)  (234 191)  routing T_5_11.glb_netwk_6 <X> T_5_11.wire_logic_cluster/lc_7/s_r


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0
 (4 8)  (292 184)  (292 184)  routing T_6_11.sp4_v_t_43 <X> T_6_11.sp4_v_b_6


LogicTile_7_11

 (3 2)  (345 178)  (345 178)  routing T_7_11.sp12_h_r_0 <X> T_7_11.sp12_h_l_23
 (3 3)  (345 179)  (345 179)  routing T_7_11.sp12_h_r_0 <X> T_7_11.sp12_h_l_23


RAM_Tile_8_11

 (12 6)  (408 182)  (408 182)  routing T_8_11.sp4_v_b_5 <X> T_8_11.sp4_h_l_40
 (2 8)  (398 184)  (398 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_10_11

 (19 10)  (511 186)  (511 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_11_11

 (5 0)  (551 176)  (551 176)  routing T_11_11.sp4_h_l_44 <X> T_11_11.sp4_h_r_0
 (4 1)  (550 177)  (550 177)  routing T_11_11.sp4_h_l_44 <X> T_11_11.sp4_h_r_0
 (3 6)  (549 182)  (549 182)  routing T_11_11.sp12_v_b_0 <X> T_11_11.sp12_v_t_23
 (13 6)  (559 182)  (559 182)  routing T_11_11.sp4_v_b_5 <X> T_11_11.sp4_v_t_40
 (5 8)  (551 184)  (551 184)  routing T_11_11.sp4_v_b_0 <X> T_11_11.sp4_h_r_6
 (4 9)  (550 185)  (550 185)  routing T_11_11.sp4_v_b_0 <X> T_11_11.sp4_h_r_6
 (6 9)  (552 185)  (552 185)  routing T_11_11.sp4_v_b_0 <X> T_11_11.sp4_h_r_6


LogicTile_13_11

 (3 4)  (657 180)  (657 180)  routing T_13_11.sp12_v_t_23 <X> T_13_11.sp12_h_r_0


LogicTile_14_11

 (2 8)  (710 184)  (710 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_11

 (8 3)  (770 179)  (770 179)  routing T_15_11.sp4_h_r_7 <X> T_15_11.sp4_v_t_36
 (9 3)  (771 179)  (771 179)  routing T_15_11.sp4_h_r_7 <X> T_15_11.sp4_v_t_36
 (10 3)  (772 179)  (772 179)  routing T_15_11.sp4_h_r_7 <X> T_15_11.sp4_v_t_36
 (11 6)  (773 182)  (773 182)  routing T_15_11.sp4_h_l_37 <X> T_15_11.sp4_v_t_40
 (11 14)  (773 190)  (773 190)  routing T_15_11.sp4_h_l_43 <X> T_15_11.sp4_v_t_46


LogicTile_16_11

 (2 4)  (818 180)  (818 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 14)  (829 190)  (829 190)  routing T_16_11.sp4_v_b_11 <X> T_16_11.sp4_v_t_46


LogicTile_17_11

 (5 15)  (879 191)  (879 191)  routing T_17_11.sp4_h_l_44 <X> T_17_11.sp4_v_t_44


LogicTile_19_11

 (3 2)  (985 178)  (985 178)  routing T_19_11.sp12_v_t_23 <X> T_19_11.sp12_h_l_23
 (3 4)  (985 180)  (985 180)  routing T_19_11.sp12_v_t_23 <X> T_19_11.sp12_h_r_0


LogicTile_22_11

 (3 3)  (1147 179)  (1147 179)  routing T_22_11.sp12_v_b_0 <X> T_22_11.sp12_h_l_23


RAM_Tile_25_11

 (3 5)  (1309 181)  (1309 181)  routing T_25_11.sp12_h_l_23 <X> T_25_11.sp12_h_r_0


LogicTile_28_11

 (26 0)  (1482 176)  (1482 176)  routing T_28_11.lc_trk_g0_4 <X> T_28_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (1484 176)  (1484 176)  routing T_28_11.lc_trk_g2_5 <X> T_28_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 176)  (1485 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1486 176)  (1486 176)  routing T_28_11.lc_trk_g2_5 <X> T_28_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (1487 176)  (1487 176)  routing T_28_11.lc_trk_g3_4 <X> T_28_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1488 176)  (1488 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1489 176)  (1489 176)  routing T_28_11.lc_trk_g3_4 <X> T_28_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1490 176)  (1490 176)  routing T_28_11.lc_trk_g3_4 <X> T_28_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 176)  (1492 176)  LC_0 Logic Functioning bit
 (37 0)  (1493 176)  (1493 176)  LC_0 Logic Functioning bit
 (38 0)  (1494 176)  (1494 176)  LC_0 Logic Functioning bit
 (39 0)  (1495 176)  (1495 176)  LC_0 Logic Functioning bit
 (40 0)  (1496 176)  (1496 176)  LC_0 Logic Functioning bit
 (41 0)  (1497 176)  (1497 176)  LC_0 Logic Functioning bit
 (42 0)  (1498 176)  (1498 176)  LC_0 Logic Functioning bit
 (43 0)  (1499 176)  (1499 176)  LC_0 Logic Functioning bit
 (45 0)  (1501 176)  (1501 176)  LC_0 Logic Functioning bit
 (29 1)  (1485 177)  (1485 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1488 177)  (1488 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1490 177)  (1490 177)  routing T_28_11.lc_trk_g1_3 <X> T_28_11.input_2_0
 (35 1)  (1491 177)  (1491 177)  routing T_28_11.lc_trk_g1_3 <X> T_28_11.input_2_0
 (36 1)  (1492 177)  (1492 177)  LC_0 Logic Functioning bit
 (37 1)  (1493 177)  (1493 177)  LC_0 Logic Functioning bit
 (38 1)  (1494 177)  (1494 177)  LC_0 Logic Functioning bit
 (40 1)  (1496 177)  (1496 177)  LC_0 Logic Functioning bit
 (41 1)  (1497 177)  (1497 177)  LC_0 Logic Functioning bit
 (42 1)  (1498 177)  (1498 177)  LC_0 Logic Functioning bit
 (43 1)  (1499 177)  (1499 177)  LC_0 Logic Functioning bit
 (44 1)  (1500 177)  (1500 177)  LC_0 Logic Functioning bit
 (0 2)  (1456 178)  (1456 178)  routing T_28_11.glb_netwk_2 <X> T_28_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 178)  (1458 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 3)  (1470 179)  (1470 179)  routing T_28_11.sp4_r_v_b_28 <X> T_28_11.lc_trk_g0_4
 (17 3)  (1473 179)  (1473 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (1457 180)  (1457 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1478 180)  (1478 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1479 180)  (1479 180)  routing T_28_11.sp12_h_l_16 <X> T_28_11.lc_trk_g1_3
 (0 5)  (1456 181)  (1456 181)  routing T_28_11.glb_netwk_3 <X> T_28_11.wire_logic_cluster/lc_7/cen
 (21 5)  (1477 181)  (1477 181)  routing T_28_11.sp12_h_l_16 <X> T_28_11.lc_trk_g1_3
 (26 6)  (1482 182)  (1482 182)  routing T_28_11.lc_trk_g2_5 <X> T_28_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (1483 182)  (1483 182)  routing T_28_11.lc_trk_g1_3 <X> T_28_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 182)  (1485 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1487 182)  (1487 182)  routing T_28_11.lc_trk_g0_4 <X> T_28_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1488 182)  (1488 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (1491 182)  (1491 182)  routing T_28_11.lc_trk_g3_4 <X> T_28_11.input_2_3
 (36 6)  (1492 182)  (1492 182)  LC_3 Logic Functioning bit
 (38 6)  (1494 182)  (1494 182)  LC_3 Logic Functioning bit
 (39 6)  (1495 182)  (1495 182)  LC_3 Logic Functioning bit
 (40 6)  (1496 182)  (1496 182)  LC_3 Logic Functioning bit
 (41 6)  (1497 182)  (1497 182)  LC_3 Logic Functioning bit
 (42 6)  (1498 182)  (1498 182)  LC_3 Logic Functioning bit
 (43 6)  (1499 182)  (1499 182)  LC_3 Logic Functioning bit
 (45 6)  (1501 182)  (1501 182)  LC_3 Logic Functioning bit
 (28 7)  (1484 183)  (1484 183)  routing T_28_11.lc_trk_g2_5 <X> T_28_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1485 183)  (1485 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1486 183)  (1486 183)  routing T_28_11.lc_trk_g1_3 <X> T_28_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (1488 183)  (1488 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1489 183)  (1489 183)  routing T_28_11.lc_trk_g3_4 <X> T_28_11.input_2_3
 (34 7)  (1490 183)  (1490 183)  routing T_28_11.lc_trk_g3_4 <X> T_28_11.input_2_3
 (36 7)  (1492 183)  (1492 183)  LC_3 Logic Functioning bit
 (37 7)  (1493 183)  (1493 183)  LC_3 Logic Functioning bit
 (38 7)  (1494 183)  (1494 183)  LC_3 Logic Functioning bit
 (39 7)  (1495 183)  (1495 183)  LC_3 Logic Functioning bit
 (40 7)  (1496 183)  (1496 183)  LC_3 Logic Functioning bit
 (41 7)  (1497 183)  (1497 183)  LC_3 Logic Functioning bit
 (42 7)  (1498 183)  (1498 183)  LC_3 Logic Functioning bit
 (43 7)  (1499 183)  (1499 183)  LC_3 Logic Functioning bit
 (44 7)  (1500 183)  (1500 183)  LC_3 Logic Functioning bit
 (11 8)  (1467 184)  (1467 184)  routing T_28_11.sp4_v_t_40 <X> T_28_11.sp4_v_b_8
 (12 9)  (1468 185)  (1468 185)  routing T_28_11.sp4_v_t_40 <X> T_28_11.sp4_v_b_8
 (17 10)  (1473 186)  (1473 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (0 14)  (1456 190)  (1456 190)  routing T_28_11.glb_netwk_6 <X> T_28_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 190)  (1457 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1456 191)  (1456 191)  routing T_28_11.glb_netwk_6 <X> T_28_11.wire_logic_cluster/lc_7/s_r
 (14 15)  (1470 191)  (1470 191)  routing T_28_11.sp12_v_b_20 <X> T_28_11.lc_trk_g3_4
 (16 15)  (1472 191)  (1472 191)  routing T_28_11.sp12_v_b_20 <X> T_28_11.lc_trk_g3_4
 (17 15)  (1473 191)  (1473 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_31_11

 (2 4)  (1620 180)  (1620 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (12 2)  (1738 178)  (1738 178)  routing T_33_11.span4_horz_31 <X> T_33_11.span4_vert_t_13
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (12 2)  (5 162)  (5 162)  routing T_0_10.span4_horz_31 <X> T_0_10.span4_vert_t_13
 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 172)  (6 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15
 (12 12)  (5 172)  (5 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15


LogicTile_2_10

 (8 10)  (80 170)  (80 170)  routing T_2_10.sp4_h_r_11 <X> T_2_10.sp4_h_l_42
 (10 10)  (82 170)  (82 170)  routing T_2_10.sp4_h_r_11 <X> T_2_10.sp4_h_l_42


LogicTile_3_10

 (5 10)  (131 170)  (131 170)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43
 (4 11)  (130 171)  (130 171)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43


LogicTile_4_10

 (8 9)  (188 169)  (188 169)  routing T_4_10.sp4_h_r_7 <X> T_4_10.sp4_v_b_7
 (19 9)  (199 169)  (199 169)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (19 15)  (199 175)  (199 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_10

 (37 2)  (271 162)  (271 162)  LC_1 Logic Functioning bit
 (39 2)  (273 162)  (273 162)  LC_1 Logic Functioning bit
 (40 2)  (274 162)  (274 162)  LC_1 Logic Functioning bit
 (42 2)  (276 162)  (276 162)  LC_1 Logic Functioning bit
 (46 2)  (280 162)  (280 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (28 3)  (262 163)  (262 163)  routing T_5_10.lc_trk_g2_1 <X> T_5_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 163)  (263 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (270 163)  (270 163)  LC_1 Logic Functioning bit
 (38 3)  (272 163)  (272 163)  LC_1 Logic Functioning bit
 (41 3)  (275 163)  (275 163)  LC_1 Logic Functioning bit
 (43 3)  (277 163)  (277 163)  LC_1 Logic Functioning bit
 (15 8)  (249 168)  (249 168)  routing T_5_10.rgt_op_1 <X> T_5_10.lc_trk_g2_1
 (17 8)  (251 168)  (251 168)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (252 168)  (252 168)  routing T_5_10.rgt_op_1 <X> T_5_10.lc_trk_g2_1
 (10 9)  (244 169)  (244 169)  routing T_5_10.sp4_h_r_2 <X> T_5_10.sp4_v_b_7


LogicTile_6_10

 (22 0)  (310 160)  (310 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (311 160)  (311 160)  routing T_6_10.sp4_v_b_19 <X> T_6_10.lc_trk_g0_3
 (24 0)  (312 160)  (312 160)  routing T_6_10.sp4_v_b_19 <X> T_6_10.lc_trk_g0_3
 (0 2)  (288 162)  (288 162)  routing T_6_10.glb_netwk_2 <X> T_6_10.wire_logic_cluster/lc_7/clk
 (2 2)  (290 162)  (290 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (26 2)  (314 162)  (314 162)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 162)  (315 162)  routing T_6_10.lc_trk_g1_7 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 162)  (317 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 162)  (318 162)  routing T_6_10.lc_trk_g1_7 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 162)  (320 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 162)  (321 162)  routing T_6_10.lc_trk_g3_1 <X> T_6_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 162)  (322 162)  routing T_6_10.lc_trk_g3_1 <X> T_6_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 162)  (324 162)  LC_1 Logic Functioning bit
 (37 2)  (325 162)  (325 162)  LC_1 Logic Functioning bit
 (38 2)  (326 162)  (326 162)  LC_1 Logic Functioning bit
 (39 2)  (327 162)  (327 162)  LC_1 Logic Functioning bit
 (40 2)  (328 162)  (328 162)  LC_1 Logic Functioning bit
 (41 2)  (329 162)  (329 162)  LC_1 Logic Functioning bit
 (42 2)  (330 162)  (330 162)  LC_1 Logic Functioning bit
 (43 2)  (331 162)  (331 162)  LC_1 Logic Functioning bit
 (45 2)  (333 162)  (333 162)  LC_1 Logic Functioning bit
 (26 3)  (314 163)  (314 163)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 163)  (315 163)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 163)  (316 163)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 163)  (317 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 163)  (318 163)  routing T_6_10.lc_trk_g1_7 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (32 3)  (320 163)  (320 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (323 163)  (323 163)  routing T_6_10.lc_trk_g0_3 <X> T_6_10.input_2_1
 (36 3)  (324 163)  (324 163)  LC_1 Logic Functioning bit
 (37 3)  (325 163)  (325 163)  LC_1 Logic Functioning bit
 (38 3)  (326 163)  (326 163)  LC_1 Logic Functioning bit
 (39 3)  (327 163)  (327 163)  LC_1 Logic Functioning bit
 (41 3)  (329 163)  (329 163)  LC_1 Logic Functioning bit
 (42 3)  (330 163)  (330 163)  LC_1 Logic Functioning bit
 (43 3)  (331 163)  (331 163)  LC_1 Logic Functioning bit
 (44 3)  (332 163)  (332 163)  LC_1 Logic Functioning bit
 (1 4)  (289 164)  (289 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 165)  (288 165)  routing T_6_10.glb_netwk_3 <X> T_6_10.wire_logic_cluster/lc_7/cen
 (22 6)  (310 166)  (310 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (309 167)  (309 167)  routing T_6_10.sp4_r_v_b_31 <X> T_6_10.lc_trk_g1_7
 (17 12)  (305 172)  (305 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (306 173)  (306 173)  routing T_6_10.sp4_r_v_b_41 <X> T_6_10.lc_trk_g3_1
 (0 14)  (288 174)  (288 174)  routing T_6_10.glb_netwk_6 <X> T_6_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 174)  (289 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (300 174)  (300 174)  routing T_6_10.sp4_h_r_8 <X> T_6_10.sp4_h_l_46
 (0 15)  (288 175)  (288 175)  routing T_6_10.glb_netwk_6 <X> T_6_10.wire_logic_cluster/lc_7/s_r
 (13 15)  (301 175)  (301 175)  routing T_6_10.sp4_h_r_8 <X> T_6_10.sp4_h_l_46
 (22 15)  (310 175)  (310 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (313 175)  (313 175)  routing T_6_10.sp4_r_v_b_46 <X> T_6_10.lc_trk_g3_6


LogicTile_7_10

 (0 2)  (342 162)  (342 162)  routing T_7_10.glb_netwk_2 <X> T_7_10.wire_logic_cluster/lc_7/clk
 (2 2)  (344 162)  (344 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (343 164)  (343 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (342 165)  (342 165)  routing T_7_10.glb_netwk_3 <X> T_7_10.wire_logic_cluster/lc_7/cen
 (21 10)  (363 170)  (363 170)  routing T_7_10.sp4_v_t_18 <X> T_7_10.lc_trk_g2_7
 (22 10)  (364 170)  (364 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (365 170)  (365 170)  routing T_7_10.sp4_v_t_18 <X> T_7_10.lc_trk_g2_7
 (26 10)  (368 170)  (368 170)  routing T_7_10.lc_trk_g2_7 <X> T_7_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 170)  (369 170)  routing T_7_10.lc_trk_g3_3 <X> T_7_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 170)  (370 170)  routing T_7_10.lc_trk_g3_3 <X> T_7_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 170)  (371 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 170)  (374 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 170)  (375 170)  routing T_7_10.lc_trk_g3_1 <X> T_7_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 170)  (376 170)  routing T_7_10.lc_trk_g3_1 <X> T_7_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 170)  (378 170)  LC_5 Logic Functioning bit
 (37 10)  (379 170)  (379 170)  LC_5 Logic Functioning bit
 (38 10)  (380 170)  (380 170)  LC_5 Logic Functioning bit
 (39 10)  (381 170)  (381 170)  LC_5 Logic Functioning bit
 (40 10)  (382 170)  (382 170)  LC_5 Logic Functioning bit
 (41 10)  (383 170)  (383 170)  LC_5 Logic Functioning bit
 (43 10)  (385 170)  (385 170)  LC_5 Logic Functioning bit
 (45 10)  (387 170)  (387 170)  LC_5 Logic Functioning bit
 (46 10)  (388 170)  (388 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (368 171)  (368 171)  routing T_7_10.lc_trk_g2_7 <X> T_7_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 171)  (370 171)  routing T_7_10.lc_trk_g2_7 <X> T_7_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 171)  (371 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 171)  (372 171)  routing T_7_10.lc_trk_g3_3 <X> T_7_10.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 171)  (374 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (375 171)  (375 171)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.input_2_5
 (34 11)  (376 171)  (376 171)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.input_2_5
 (36 11)  (378 171)  (378 171)  LC_5 Logic Functioning bit
 (37 11)  (379 171)  (379 171)  LC_5 Logic Functioning bit
 (38 11)  (380 171)  (380 171)  LC_5 Logic Functioning bit
 (39 11)  (381 171)  (381 171)  LC_5 Logic Functioning bit
 (40 11)  (382 171)  (382 171)  LC_5 Logic Functioning bit
 (41 11)  (383 171)  (383 171)  LC_5 Logic Functioning bit
 (42 11)  (384 171)  (384 171)  LC_5 Logic Functioning bit
 (43 11)  (385 171)  (385 171)  LC_5 Logic Functioning bit
 (44 11)  (386 171)  (386 171)  LC_5 Logic Functioning bit
 (15 12)  (357 172)  (357 172)  routing T_7_10.sp4_v_t_28 <X> T_7_10.lc_trk_g3_1
 (16 12)  (358 172)  (358 172)  routing T_7_10.sp4_v_t_28 <X> T_7_10.lc_trk_g3_1
 (17 12)  (359 172)  (359 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (364 172)  (364 172)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (365 172)  (365 172)  routing T_7_10.sp12_v_b_19 <X> T_7_10.lc_trk_g3_3
 (17 13)  (359 173)  (359 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (363 173)  (363 173)  routing T_7_10.sp12_v_b_19 <X> T_7_10.lc_trk_g3_3
 (0 14)  (342 174)  (342 174)  routing T_7_10.glb_netwk_6 <X> T_7_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 174)  (343 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 175)  (342 175)  routing T_7_10.glb_netwk_6 <X> T_7_10.wire_logic_cluster/lc_7/s_r


LogicTile_9_10

 (6 8)  (444 168)  (444 168)  routing T_9_10.sp4_v_t_38 <X> T_9_10.sp4_v_b_6
 (5 9)  (443 169)  (443 169)  routing T_9_10.sp4_v_t_38 <X> T_9_10.sp4_v_b_6


LogicTile_10_10

 (12 10)  (504 170)  (504 170)  routing T_10_10.sp4_v_t_39 <X> T_10_10.sp4_h_l_45
 (11 11)  (503 171)  (503 171)  routing T_10_10.sp4_v_t_39 <X> T_10_10.sp4_h_l_45
 (13 11)  (505 171)  (505 171)  routing T_10_10.sp4_v_t_39 <X> T_10_10.sp4_h_l_45


LogicTile_11_10

 (19 0)  (565 160)  (565 160)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_13_10

 (3 8)  (657 168)  (657 168)  routing T_13_10.sp12_v_t_22 <X> T_13_10.sp12_v_b_1


LogicTile_14_10

 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (19 4)  (727 164)  (727 164)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 6)  (711 166)  (711 166)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_v_t_23
 (3 7)  (711 167)  (711 167)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_v_t_23


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23


LogicTile_27_10

 (0 2)  (1402 162)  (1402 162)  routing T_27_10.glb_netwk_2 <X> T_27_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 162)  (1404 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (1403 164)  (1403 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1402 165)  (1402 165)  routing T_27_10.glb_netwk_3 <X> T_27_10.wire_logic_cluster/lc_7/cen
 (21 10)  (1423 170)  (1423 170)  routing T_27_10.sp4_v_t_26 <X> T_27_10.lc_trk_g2_7
 (22 10)  (1424 170)  (1424 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1425 170)  (1425 170)  routing T_27_10.sp4_v_t_26 <X> T_27_10.lc_trk_g2_7
 (27 10)  (1429 170)  (1429 170)  routing T_27_10.lc_trk_g3_3 <X> T_27_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (1430 170)  (1430 170)  routing T_27_10.lc_trk_g3_3 <X> T_27_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1431 170)  (1431 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1433 170)  (1433 170)  routing T_27_10.lc_trk_g3_5 <X> T_27_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1434 170)  (1434 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1435 170)  (1435 170)  routing T_27_10.lc_trk_g3_5 <X> T_27_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (1436 170)  (1436 170)  routing T_27_10.lc_trk_g3_5 <X> T_27_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (1437 170)  (1437 170)  routing T_27_10.lc_trk_g2_7 <X> T_27_10.input_2_5
 (36 10)  (1438 170)  (1438 170)  LC_5 Logic Functioning bit
 (37 10)  (1439 170)  (1439 170)  LC_5 Logic Functioning bit
 (38 10)  (1440 170)  (1440 170)  LC_5 Logic Functioning bit
 (39 10)  (1441 170)  (1441 170)  LC_5 Logic Functioning bit
 (40 10)  (1442 170)  (1442 170)  LC_5 Logic Functioning bit
 (41 10)  (1443 170)  (1443 170)  LC_5 Logic Functioning bit
 (42 10)  (1444 170)  (1444 170)  LC_5 Logic Functioning bit
 (43 10)  (1445 170)  (1445 170)  LC_5 Logic Functioning bit
 (45 10)  (1447 170)  (1447 170)  LC_5 Logic Functioning bit
 (21 11)  (1423 171)  (1423 171)  routing T_27_10.sp4_v_t_26 <X> T_27_10.lc_trk_g2_7
 (27 11)  (1429 171)  (1429 171)  routing T_27_10.lc_trk_g3_0 <X> T_27_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (1430 171)  (1430 171)  routing T_27_10.lc_trk_g3_0 <X> T_27_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1431 171)  (1431 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1432 171)  (1432 171)  routing T_27_10.lc_trk_g3_3 <X> T_27_10.wire_logic_cluster/lc_5/in_1
 (32 11)  (1434 171)  (1434 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1435 171)  (1435 171)  routing T_27_10.lc_trk_g2_7 <X> T_27_10.input_2_5
 (35 11)  (1437 171)  (1437 171)  routing T_27_10.lc_trk_g2_7 <X> T_27_10.input_2_5
 (36 11)  (1438 171)  (1438 171)  LC_5 Logic Functioning bit
 (37 11)  (1439 171)  (1439 171)  LC_5 Logic Functioning bit
 (38 11)  (1440 171)  (1440 171)  LC_5 Logic Functioning bit
 (39 11)  (1441 171)  (1441 171)  LC_5 Logic Functioning bit
 (40 11)  (1442 171)  (1442 171)  LC_5 Logic Functioning bit
 (41 11)  (1443 171)  (1443 171)  LC_5 Logic Functioning bit
 (42 11)  (1444 171)  (1444 171)  LC_5 Logic Functioning bit
 (44 11)  (1446 171)  (1446 171)  LC_5 Logic Functioning bit
 (14 12)  (1416 172)  (1416 172)  routing T_27_10.sp4_v_t_21 <X> T_27_10.lc_trk_g3_0
 (22 12)  (1424 172)  (1424 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1425 172)  (1425 172)  routing T_27_10.sp4_v_t_30 <X> T_27_10.lc_trk_g3_3
 (24 12)  (1426 172)  (1426 172)  routing T_27_10.sp4_v_t_30 <X> T_27_10.lc_trk_g3_3
 (14 13)  (1416 173)  (1416 173)  routing T_27_10.sp4_v_t_21 <X> T_27_10.lc_trk_g3_0
 (16 13)  (1418 173)  (1418 173)  routing T_27_10.sp4_v_t_21 <X> T_27_10.lc_trk_g3_0
 (17 13)  (1419 173)  (1419 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (0 14)  (1402 174)  (1402 174)  routing T_27_10.glb_netwk_6 <X> T_27_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 174)  (1403 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (1419 174)  (1419 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1402 175)  (1402 175)  routing T_27_10.glb_netwk_6 <X> T_27_10.wire_logic_cluster/lc_7/s_r


LogicTile_28_10

 (32 0)  (1488 160)  (1488 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1490 160)  (1490 160)  routing T_28_10.lc_trk_g1_0 <X> T_28_10.wire_logic_cluster/lc_0/in_3
 (40 0)  (1496 160)  (1496 160)  LC_0 Logic Functioning bit
 (41 0)  (1497 160)  (1497 160)  LC_0 Logic Functioning bit
 (42 0)  (1498 160)  (1498 160)  LC_0 Logic Functioning bit
 (43 0)  (1499 160)  (1499 160)  LC_0 Logic Functioning bit
 (40 1)  (1496 161)  (1496 161)  LC_0 Logic Functioning bit
 (41 1)  (1497 161)  (1497 161)  LC_0 Logic Functioning bit
 (42 1)  (1498 161)  (1498 161)  LC_0 Logic Functioning bit
 (43 1)  (1499 161)  (1499 161)  LC_0 Logic Functioning bit
 (53 1)  (1509 161)  (1509 161)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (14 5)  (1470 165)  (1470 165)  routing T_28_10.top_op_0 <X> T_28_10.lc_trk_g1_0
 (15 5)  (1471 165)  (1471 165)  routing T_28_10.top_op_0 <X> T_28_10.lc_trk_g1_0
 (17 5)  (1473 165)  (1473 165)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (15 6)  (1471 166)  (1471 166)  routing T_28_10.lft_op_5 <X> T_28_10.lc_trk_g1_5
 (17 6)  (1473 166)  (1473 166)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1474 166)  (1474 166)  routing T_28_10.lft_op_5 <X> T_28_10.lc_trk_g1_5
 (26 12)  (1482 172)  (1482 172)  routing T_28_10.lc_trk_g1_5 <X> T_28_10.wire_logic_cluster/lc_6/in_0
 (37 12)  (1493 172)  (1493 172)  LC_6 Logic Functioning bit
 (39 12)  (1495 172)  (1495 172)  LC_6 Logic Functioning bit
 (40 12)  (1496 172)  (1496 172)  LC_6 Logic Functioning bit
 (42 12)  (1498 172)  (1498 172)  LC_6 Logic Functioning bit
 (27 13)  (1483 173)  (1483 173)  routing T_28_10.lc_trk_g1_5 <X> T_28_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 173)  (1485 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (1492 173)  (1492 173)  LC_6 Logic Functioning bit
 (38 13)  (1494 173)  (1494 173)  LC_6 Logic Functioning bit
 (41 13)  (1497 173)  (1497 173)  LC_6 Logic Functioning bit
 (43 13)  (1499 173)  (1499 173)  LC_6 Logic Functioning bit
 (52 13)  (1508 173)  (1508 173)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_29_10

 (10 8)  (1520 168)  (1520 168)  routing T_29_10.sp4_v_t_39 <X> T_29_10.sp4_h_r_7
 (11 12)  (1521 172)  (1521 172)  routing T_29_10.sp4_v_t_38 <X> T_29_10.sp4_v_b_11
 (13 12)  (1523 172)  (1523 172)  routing T_29_10.sp4_v_t_38 <X> T_29_10.sp4_v_b_11


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 162)  (1730 162)  routing T_33_10.span4_horz_42 <X> T_33_10.lc_trk_g0_2
 (4 3)  (1730 163)  (1730 163)  routing T_33_10.span4_horz_42 <X> T_33_10.lc_trk_g0_2
 (5 3)  (1731 163)  (1731 163)  routing T_33_10.span4_horz_42 <X> T_33_10.lc_trk_g0_2
 (6 3)  (1732 163)  (1732 163)  routing T_33_10.span4_horz_42 <X> T_33_10.lc_trk_g0_2
 (7 3)  (1733 163)  (1733 163)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (5 4)  (1731 164)  (1731 164)  routing T_33_10.span4_vert_b_5 <X> T_33_10.lc_trk_g0_5
 (7 4)  (1733 164)  (1733 164)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (1734 165)  (1734 165)  routing T_33_10.span4_vert_b_5 <X> T_33_10.lc_trk_g0_5
 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g0_5 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (10 11)  (1736 171)  (1736 171)  routing T_33_10.lc_trk_g0_2 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (11 0)  (6 144)  (6 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (12 0)  (5 144)  (5 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0

 (11 6)  (6 150)  (6 150)  routing T_0_9.span4_horz_13 <X> T_0_9.span4_vert_t_14
 (12 6)  (5 150)  (5 150)  routing T_0_9.span4_horz_13 <X> T_0_9.span4_vert_t_14


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9

 (4 3)  (130 147)  (130 147)  routing T_3_9.sp4_v_b_7 <X> T_3_9.sp4_h_l_37


LogicTile_4_9

 (10 2)  (190 146)  (190 146)  routing T_4_9.sp4_v_b_8 <X> T_4_9.sp4_h_l_36
 (19 4)  (199 148)  (199 148)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_5_9

 (22 0)  (256 144)  (256 144)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (257 144)  (257 144)  routing T_5_9.sp12_h_r_11 <X> T_5_9.lc_trk_g0_3
 (0 2)  (234 146)  (234 146)  routing T_5_9.glb_netwk_2 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (2 2)  (236 146)  (236 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 3)  (256 147)  (256 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (259 147)  (259 147)  routing T_5_9.sp4_r_v_b_30 <X> T_5_9.lc_trk_g0_6
 (1 4)  (235 148)  (235 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (255 148)  (255 148)  routing T_5_9.sp12_h_r_3 <X> T_5_9.lc_trk_g1_3
 (22 4)  (256 148)  (256 148)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (258 148)  (258 148)  routing T_5_9.sp12_h_r_3 <X> T_5_9.lc_trk_g1_3
 (0 5)  (234 149)  (234 149)  routing T_5_9.glb_netwk_3 <X> T_5_9.wire_logic_cluster/lc_7/cen
 (21 5)  (255 149)  (255 149)  routing T_5_9.sp12_h_r_3 <X> T_5_9.lc_trk_g1_3
 (7 10)  (241 154)  (241 154)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (251 154)  (251 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (29 10)  (263 154)  (263 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 154)  (264 154)  routing T_5_9.lc_trk_g0_6 <X> T_5_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 154)  (266 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 154)  (268 154)  routing T_5_9.lc_trk_g1_3 <X> T_5_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 154)  (269 154)  routing T_5_9.lc_trk_g2_5 <X> T_5_9.input_2_5
 (36 10)  (270 154)  (270 154)  LC_5 Logic Functioning bit
 (37 10)  (271 154)  (271 154)  LC_5 Logic Functioning bit
 (38 10)  (272 154)  (272 154)  LC_5 Logic Functioning bit
 (40 10)  (274 154)  (274 154)  LC_5 Logic Functioning bit
 (41 10)  (275 154)  (275 154)  LC_5 Logic Functioning bit
 (42 10)  (276 154)  (276 154)  LC_5 Logic Functioning bit
 (43 10)  (277 154)  (277 154)  LC_5 Logic Functioning bit
 (45 10)  (279 154)  (279 154)  LC_5 Logic Functioning bit
 (7 11)  (241 155)  (241 155)  Column buffer control bit: LH_colbuf_cntl_2

 (18 11)  (252 155)  (252 155)  routing T_5_9.sp4_r_v_b_37 <X> T_5_9.lc_trk_g2_5
 (26 11)  (260 155)  (260 155)  routing T_5_9.lc_trk_g0_3 <X> T_5_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 155)  (263 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 155)  (264 155)  routing T_5_9.lc_trk_g0_6 <X> T_5_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 155)  (265 155)  routing T_5_9.lc_trk_g1_3 <X> T_5_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 155)  (266 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (267 155)  (267 155)  routing T_5_9.lc_trk_g2_5 <X> T_5_9.input_2_5
 (36 11)  (270 155)  (270 155)  LC_5 Logic Functioning bit
 (37 11)  (271 155)  (271 155)  LC_5 Logic Functioning bit
 (38 11)  (272 155)  (272 155)  LC_5 Logic Functioning bit
 (39 11)  (273 155)  (273 155)  LC_5 Logic Functioning bit
 (40 11)  (274 155)  (274 155)  LC_5 Logic Functioning bit
 (41 11)  (275 155)  (275 155)  LC_5 Logic Functioning bit
 (42 11)  (276 155)  (276 155)  LC_5 Logic Functioning bit
 (43 11)  (277 155)  (277 155)  LC_5 Logic Functioning bit
 (44 11)  (278 155)  (278 155)  LC_5 Logic Functioning bit
 (0 14)  (234 158)  (234 158)  routing T_5_9.glb_netwk_6 <X> T_5_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 158)  (235 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (238 158)  (238 158)  routing T_5_9.sp4_h_r_3 <X> T_5_9.sp4_v_t_44
 (6 14)  (240 158)  (240 158)  routing T_5_9.sp4_h_r_3 <X> T_5_9.sp4_v_t_44
 (0 15)  (234 159)  (234 159)  routing T_5_9.glb_netwk_6 <X> T_5_9.wire_logic_cluster/lc_7/s_r
 (5 15)  (239 159)  (239 159)  routing T_5_9.sp4_h_r_3 <X> T_5_9.sp4_v_t_44
 (7 15)  (241 159)  (241 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_6_9

 (7 10)  (295 154)  (295 154)  Column buffer control bit: LH_colbuf_cntl_3

 (31 10)  (319 154)  (319 154)  routing T_6_9.lc_trk_g3_7 <X> T_6_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 154)  (320 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 154)  (321 154)  routing T_6_9.lc_trk_g3_7 <X> T_6_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 154)  (322 154)  routing T_6_9.lc_trk_g3_7 <X> T_6_9.wire_logic_cluster/lc_5/in_3
 (40 10)  (328 154)  (328 154)  LC_5 Logic Functioning bit
 (41 10)  (329 154)  (329 154)  LC_5 Logic Functioning bit
 (42 10)  (330 154)  (330 154)  LC_5 Logic Functioning bit
 (43 10)  (331 154)  (331 154)  LC_5 Logic Functioning bit
 (51 10)  (339 154)  (339 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (7 11)  (295 155)  (295 155)  Column buffer control bit: LH_colbuf_cntl_2

 (31 11)  (319 155)  (319 155)  routing T_6_9.lc_trk_g3_7 <X> T_6_9.wire_logic_cluster/lc_5/in_3
 (40 11)  (328 155)  (328 155)  LC_5 Logic Functioning bit
 (41 11)  (329 155)  (329 155)  LC_5 Logic Functioning bit
 (42 11)  (330 155)  (330 155)  LC_5 Logic Functioning bit
 (43 11)  (331 155)  (331 155)  LC_5 Logic Functioning bit
 (21 14)  (309 158)  (309 158)  routing T_6_9.rgt_op_7 <X> T_6_9.lc_trk_g3_7
 (22 14)  (310 158)  (310 158)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (312 158)  (312 158)  routing T_6_9.rgt_op_7 <X> T_6_9.lc_trk_g3_7
 (7 15)  (295 159)  (295 159)  Column buffer control bit: LH_colbuf_cntl_6

 (19 15)  (307 159)  (307 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_9

 (0 2)  (342 146)  (342 146)  routing T_7_9.glb_netwk_2 <X> T_7_9.wire_logic_cluster/lc_7/clk
 (2 2)  (344 146)  (344 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 2)  (364 146)  (364 146)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (365 146)  (365 146)  routing T_7_9.sp12_h_l_12 <X> T_7_9.lc_trk_g0_7
 (1 4)  (343 148)  (343 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (342 149)  (342 149)  routing T_7_9.glb_netwk_3 <X> T_7_9.wire_logic_cluster/lc_7/cen
 (21 6)  (363 150)  (363 150)  routing T_7_9.sp12_h_l_4 <X> T_7_9.lc_trk_g1_7
 (22 6)  (364 150)  (364 150)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (366 150)  (366 150)  routing T_7_9.sp12_h_l_4 <X> T_7_9.lc_trk_g1_7
 (21 7)  (363 151)  (363 151)  routing T_7_9.sp12_h_l_4 <X> T_7_9.lc_trk_g1_7
 (22 9)  (364 153)  (364 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (365 153)  (365 153)  routing T_7_9.sp4_v_b_42 <X> T_7_9.lc_trk_g2_2
 (24 9)  (366 153)  (366 153)  routing T_7_9.sp4_v_b_42 <X> T_7_9.lc_trk_g2_2
 (7 10)  (349 154)  (349 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (349 155)  (349 155)  Column buffer control bit: LH_colbuf_cntl_2

 (0 14)  (342 158)  (342 158)  routing T_7_9.glb_netwk_6 <X> T_7_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 158)  (343 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (353 158)  (353 158)  routing T_7_9.sp4_h_r_5 <X> T_7_9.sp4_v_t_46
 (13 14)  (355 158)  (355 158)  routing T_7_9.sp4_h_r_5 <X> T_7_9.sp4_v_t_46
 (26 14)  (368 158)  (368 158)  routing T_7_9.lc_trk_g0_7 <X> T_7_9.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 158)  (370 158)  routing T_7_9.lc_trk_g2_2 <X> T_7_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 158)  (371 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 158)  (373 158)  routing T_7_9.lc_trk_g1_7 <X> T_7_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 158)  (374 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 158)  (376 158)  routing T_7_9.lc_trk_g1_7 <X> T_7_9.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 158)  (377 158)  routing T_7_9.lc_trk_g3_4 <X> T_7_9.input_2_7
 (36 14)  (378 158)  (378 158)  LC_7 Logic Functioning bit
 (37 14)  (379 158)  (379 158)  LC_7 Logic Functioning bit
 (38 14)  (380 158)  (380 158)  LC_7 Logic Functioning bit
 (40 14)  (382 158)  (382 158)  LC_7 Logic Functioning bit
 (41 14)  (383 158)  (383 158)  LC_7 Logic Functioning bit
 (42 14)  (384 158)  (384 158)  LC_7 Logic Functioning bit
 (43 14)  (385 158)  (385 158)  LC_7 Logic Functioning bit
 (45 14)  (387 158)  (387 158)  LC_7 Logic Functioning bit
 (0 15)  (342 159)  (342 159)  routing T_7_9.glb_netwk_6 <X> T_7_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (349 159)  (349 159)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (354 159)  (354 159)  routing T_7_9.sp4_h_r_5 <X> T_7_9.sp4_v_t_46
 (14 15)  (356 159)  (356 159)  routing T_7_9.sp12_v_b_20 <X> T_7_9.lc_trk_g3_4
 (16 15)  (358 159)  (358 159)  routing T_7_9.sp12_v_b_20 <X> T_7_9.lc_trk_g3_4
 (17 15)  (359 159)  (359 159)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (26 15)  (368 159)  (368 159)  routing T_7_9.lc_trk_g0_7 <X> T_7_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 159)  (371 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 159)  (372 159)  routing T_7_9.lc_trk_g2_2 <X> T_7_9.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 159)  (373 159)  routing T_7_9.lc_trk_g1_7 <X> T_7_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 159)  (374 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (375 159)  (375 159)  routing T_7_9.lc_trk_g3_4 <X> T_7_9.input_2_7
 (34 15)  (376 159)  (376 159)  routing T_7_9.lc_trk_g3_4 <X> T_7_9.input_2_7
 (36 15)  (378 159)  (378 159)  LC_7 Logic Functioning bit
 (37 15)  (379 159)  (379 159)  LC_7 Logic Functioning bit
 (38 15)  (380 159)  (380 159)  LC_7 Logic Functioning bit
 (39 15)  (381 159)  (381 159)  LC_7 Logic Functioning bit
 (40 15)  (382 159)  (382 159)  LC_7 Logic Functioning bit
 (41 15)  (383 159)  (383 159)  LC_7 Logic Functioning bit
 (42 15)  (384 159)  (384 159)  LC_7 Logic Functioning bit
 (43 15)  (385 159)  (385 159)  LC_7 Logic Functioning bit
 (44 15)  (386 159)  (386 159)  LC_7 Logic Functioning bit


RAM_Tile_8_9

 (2 0)  (398 144)  (398 144)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_9_9



LogicTile_10_9

 (26 2)  (518 146)  (518 146)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 146)  (519 146)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 146)  (520 146)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 146)  (521 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 146)  (523 146)  routing T_10_9.lc_trk_g2_4 <X> T_10_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 146)  (524 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 146)  (525 146)  routing T_10_9.lc_trk_g2_4 <X> T_10_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 146)  (528 146)  LC_1 Logic Functioning bit
 (38 2)  (530 146)  (530 146)  LC_1 Logic Functioning bit
 (41 2)  (533 146)  (533 146)  LC_1 Logic Functioning bit
 (43 2)  (535 146)  (535 146)  LC_1 Logic Functioning bit
 (47 2)  (539 146)  (539 146)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (518 147)  (518 147)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 147)  (520 147)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 147)  (521 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 147)  (522 147)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (37 3)  (529 147)  (529 147)  LC_1 Logic Functioning bit
 (39 3)  (531 147)  (531 147)  LC_1 Logic Functioning bit
 (41 3)  (533 147)  (533 147)  LC_1 Logic Functioning bit
 (43 3)  (535 147)  (535 147)  LC_1 Logic Functioning bit
 (14 10)  (506 154)  (506 154)  routing T_10_9.sp4_h_r_44 <X> T_10_9.lc_trk_g2_4
 (22 10)  (514 154)  (514 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 154)  (515 154)  routing T_10_9.sp4_v_b_47 <X> T_10_9.lc_trk_g2_7
 (24 10)  (516 154)  (516 154)  routing T_10_9.sp4_v_b_47 <X> T_10_9.lc_trk_g2_7
 (14 11)  (506 155)  (506 155)  routing T_10_9.sp4_h_r_44 <X> T_10_9.lc_trk_g2_4
 (15 11)  (507 155)  (507 155)  routing T_10_9.sp4_h_r_44 <X> T_10_9.lc_trk_g2_4
 (16 11)  (508 155)  (508 155)  routing T_10_9.sp4_h_r_44 <X> T_10_9.lc_trk_g2_4
 (17 11)  (509 155)  (509 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 12)  (514 156)  (514 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (515 156)  (515 156)  routing T_10_9.sp12_v_b_19 <X> T_10_9.lc_trk_g3_3
 (21 13)  (513 157)  (513 157)  routing T_10_9.sp12_v_b_19 <X> T_10_9.lc_trk_g3_3


LogicTile_11_9

 (26 2)  (572 146)  (572 146)  routing T_11_9.lc_trk_g1_4 <X> T_11_9.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 146)  (574 146)  routing T_11_9.lc_trk_g2_0 <X> T_11_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 146)  (575 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 146)  (578 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 146)  (580 146)  routing T_11_9.lc_trk_g1_1 <X> T_11_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 146)  (582 146)  LC_1 Logic Functioning bit
 (38 2)  (584 146)  (584 146)  LC_1 Logic Functioning bit
 (41 2)  (587 146)  (587 146)  LC_1 Logic Functioning bit
 (43 2)  (589 146)  (589 146)  LC_1 Logic Functioning bit
 (47 2)  (593 146)  (593 146)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (573 147)  (573 147)  routing T_11_9.lc_trk_g1_4 <X> T_11_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 147)  (575 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 147)  (582 147)  LC_1 Logic Functioning bit
 (38 3)  (584 147)  (584 147)  LC_1 Logic Functioning bit
 (40 3)  (586 147)  (586 147)  LC_1 Logic Functioning bit
 (42 3)  (588 147)  (588 147)  LC_1 Logic Functioning bit
 (15 4)  (561 148)  (561 148)  routing T_11_9.sp4_h_r_1 <X> T_11_9.lc_trk_g1_1
 (16 4)  (562 148)  (562 148)  routing T_11_9.sp4_h_r_1 <X> T_11_9.lc_trk_g1_1
 (17 4)  (563 148)  (563 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (564 149)  (564 149)  routing T_11_9.sp4_h_r_1 <X> T_11_9.lc_trk_g1_1
 (15 7)  (561 151)  (561 151)  routing T_11_9.sp4_v_t_9 <X> T_11_9.lc_trk_g1_4
 (16 7)  (562 151)  (562 151)  routing T_11_9.sp4_v_t_9 <X> T_11_9.lc_trk_g1_4
 (17 7)  (563 151)  (563 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (15 9)  (561 153)  (561 153)  routing T_11_9.sp4_v_t_29 <X> T_11_9.lc_trk_g2_0
 (16 9)  (562 153)  (562 153)  routing T_11_9.sp4_v_t_29 <X> T_11_9.lc_trk_g2_0
 (17 9)  (563 153)  (563 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (4 15)  (550 159)  (550 159)  routing T_11_9.sp4_h_r_1 <X> T_11_9.sp4_h_l_44
 (6 15)  (552 159)  (552 159)  routing T_11_9.sp4_h_r_1 <X> T_11_9.sp4_h_l_44


LogicTile_12_9

 (3 2)  (603 146)  (603 146)  routing T_12_9.sp12_h_r_0 <X> T_12_9.sp12_h_l_23
 (3 3)  (603 147)  (603 147)  routing T_12_9.sp12_h_r_0 <X> T_12_9.sp12_h_l_23
 (27 4)  (627 148)  (627 148)  routing T_12_9.lc_trk_g1_2 <X> T_12_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 148)  (629 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 148)  (632 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 148)  (633 148)  routing T_12_9.lc_trk_g2_1 <X> T_12_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 148)  (636 148)  LC_2 Logic Functioning bit
 (38 4)  (638 148)  (638 148)  LC_2 Logic Functioning bit
 (41 4)  (641 148)  (641 148)  LC_2 Logic Functioning bit
 (43 4)  (643 148)  (643 148)  LC_2 Logic Functioning bit
 (47 4)  (647 148)  (647 148)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (622 149)  (622 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (626 149)  (626 149)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 149)  (627 149)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 149)  (628 149)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 149)  (629 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 149)  (630 149)  routing T_12_9.lc_trk_g1_2 <X> T_12_9.wire_logic_cluster/lc_2/in_1
 (37 5)  (637 149)  (637 149)  LC_2 Logic Functioning bit
 (39 5)  (639 149)  (639 149)  LC_2 Logic Functioning bit
 (41 5)  (641 149)  (641 149)  LC_2 Logic Functioning bit
 (43 5)  (643 149)  (643 149)  LC_2 Logic Functioning bit
 (16 8)  (616 152)  (616 152)  routing T_12_9.sp12_v_t_14 <X> T_12_9.lc_trk_g2_1
 (17 8)  (617 152)  (617 152)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (18 9)  (618 153)  (618 153)  routing T_12_9.sp12_v_t_14 <X> T_12_9.lc_trk_g2_1
 (7 11)  (607 155)  (607 155)  Column buffer control bit: LH_colbuf_cntl_2

 (22 12)  (622 156)  (622 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (621 157)  (621 157)  routing T_12_9.sp4_r_v_b_43 <X> T_12_9.lc_trk_g3_3
 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 11)  (661 155)  (661 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 11)  (715 155)  (715 155)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_15_9

 (8 2)  (770 146)  (770 146)  routing T_15_9.sp4_v_t_36 <X> T_15_9.sp4_h_l_36
 (9 2)  (771 146)  (771 146)  routing T_15_9.sp4_v_t_36 <X> T_15_9.sp4_h_l_36
 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (769 155)  (769 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (3 3)  (819 147)  (819 147)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_h_l_23
 (3 4)  (819 148)  (819 148)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_h_r_0
 (3 5)  (819 149)  (819 149)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_h_r_0
 (3 6)  (819 150)  (819 150)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_v_t_23
 (7 11)  (823 155)  (823 155)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_17_9

 (3 13)  (877 157)  (877 157)  routing T_17_9.sp12_h_l_22 <X> T_17_9.sp12_h_r_1


LogicTile_18_9

 (3 5)  (931 149)  (931 149)  routing T_18_9.sp12_h_l_23 <X> T_18_9.sp12_h_r_0
 (3 13)  (931 157)  (931 157)  routing T_18_9.sp12_h_l_22 <X> T_18_9.sp12_h_r_1


LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9

 (3 2)  (1255 146)  (1255 146)  routing T_24_9.sp12_v_t_23 <X> T_24_9.sp12_h_l_23
 (2 8)  (1254 152)  (1254 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_9

 (19 6)  (1325 150)  (1325 150)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6


LogicTile_26_9



LogicTile_27_9

 (22 0)  (1424 144)  (1424 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (1423 145)  (1423 145)  routing T_27_9.sp4_r_v_b_32 <X> T_27_9.lc_trk_g0_3
 (0 2)  (1402 146)  (1402 146)  routing T_27_9.glb_netwk_2 <X> T_27_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 146)  (1404 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (11 2)  (1413 146)  (1413 146)  routing T_27_9.sp4_h_l_44 <X> T_27_9.sp4_v_t_39
 (1 4)  (1403 148)  (1403 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1402 149)  (1402 149)  routing T_27_9.glb_netwk_3 <X> T_27_9.wire_logic_cluster/lc_7/cen
 (22 6)  (1424 150)  (1424 150)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1425 150)  (1425 150)  routing T_27_9.sp12_h_r_23 <X> T_27_9.lc_trk_g1_7
 (21 7)  (1423 151)  (1423 151)  routing T_27_9.sp12_h_r_23 <X> T_27_9.lc_trk_g1_7
 (26 8)  (1428 152)  (1428 152)  routing T_27_9.lc_trk_g3_5 <X> T_27_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (1431 152)  (1431 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1433 152)  (1433 152)  routing T_27_9.lc_trk_g3_4 <X> T_27_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (1434 152)  (1434 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1435 152)  (1435 152)  routing T_27_9.lc_trk_g3_4 <X> T_27_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (1436 152)  (1436 152)  routing T_27_9.lc_trk_g3_4 <X> T_27_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (1437 152)  (1437 152)  routing T_27_9.lc_trk_g1_7 <X> T_27_9.input_2_4
 (36 8)  (1438 152)  (1438 152)  LC_4 Logic Functioning bit
 (38 8)  (1440 152)  (1440 152)  LC_4 Logic Functioning bit
 (39 8)  (1441 152)  (1441 152)  LC_4 Logic Functioning bit
 (40 8)  (1442 152)  (1442 152)  LC_4 Logic Functioning bit
 (41 8)  (1443 152)  (1443 152)  LC_4 Logic Functioning bit
 (42 8)  (1444 152)  (1444 152)  LC_4 Logic Functioning bit
 (43 8)  (1445 152)  (1445 152)  LC_4 Logic Functioning bit
 (45 8)  (1447 152)  (1447 152)  LC_4 Logic Functioning bit
 (27 9)  (1429 153)  (1429 153)  routing T_27_9.lc_trk_g3_5 <X> T_27_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (1430 153)  (1430 153)  routing T_27_9.lc_trk_g3_5 <X> T_27_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (1431 153)  (1431 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1432 153)  (1432 153)  routing T_27_9.lc_trk_g0_3 <X> T_27_9.wire_logic_cluster/lc_4/in_1
 (32 9)  (1434 153)  (1434 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1436 153)  (1436 153)  routing T_27_9.lc_trk_g1_7 <X> T_27_9.input_2_4
 (35 9)  (1437 153)  (1437 153)  routing T_27_9.lc_trk_g1_7 <X> T_27_9.input_2_4
 (36 9)  (1438 153)  (1438 153)  LC_4 Logic Functioning bit
 (37 9)  (1439 153)  (1439 153)  LC_4 Logic Functioning bit
 (38 9)  (1440 153)  (1440 153)  LC_4 Logic Functioning bit
 (39 9)  (1441 153)  (1441 153)  LC_4 Logic Functioning bit
 (40 9)  (1442 153)  (1442 153)  LC_4 Logic Functioning bit
 (41 9)  (1443 153)  (1443 153)  LC_4 Logic Functioning bit
 (42 9)  (1444 153)  (1444 153)  LC_4 Logic Functioning bit
 (43 9)  (1445 153)  (1445 153)  LC_4 Logic Functioning bit
 (44 9)  (1446 153)  (1446 153)  LC_4 Logic Functioning bit
 (7 10)  (1409 154)  (1409 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (1409 155)  (1409 155)  Column buffer control bit: LH_colbuf_cntl_2

 (0 14)  (1402 158)  (1402 158)  routing T_27_9.glb_netwk_6 <X> T_27_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 158)  (1403 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (1417 158)  (1417 158)  routing T_27_9.sp4_v_t_32 <X> T_27_9.lc_trk_g3_5
 (16 14)  (1418 158)  (1418 158)  routing T_27_9.sp4_v_t_32 <X> T_27_9.lc_trk_g3_5
 (17 14)  (1419 158)  (1419 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (1402 159)  (1402 159)  routing T_27_9.glb_netwk_6 <X> T_27_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (1409 159)  (1409 159)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (1416 159)  (1416 159)  routing T_27_9.sp4_h_l_17 <X> T_27_9.lc_trk_g3_4
 (15 15)  (1417 159)  (1417 159)  routing T_27_9.sp4_h_l_17 <X> T_27_9.lc_trk_g3_4
 (16 15)  (1418 159)  (1418 159)  routing T_27_9.sp4_h_l_17 <X> T_27_9.lc_trk_g3_4
 (17 15)  (1419 159)  (1419 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_28_9

 (3 1)  (1459 145)  (1459 145)  routing T_28_9.sp12_h_l_23 <X> T_28_9.sp12_v_b_0
 (0 2)  (1456 146)  (1456 146)  routing T_28_9.glb_netwk_2 <X> T_28_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 146)  (1458 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (1457 148)  (1457 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (28 4)  (1484 148)  (1484 148)  routing T_28_9.lc_trk_g2_5 <X> T_28_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 148)  (1485 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1486 148)  (1486 148)  routing T_28_9.lc_trk_g2_5 <X> T_28_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 148)  (1488 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1489 148)  (1489 148)  routing T_28_9.lc_trk_g3_0 <X> T_28_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 148)  (1490 148)  routing T_28_9.lc_trk_g3_0 <X> T_28_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 148)  (1492 148)  LC_2 Logic Functioning bit
 (37 4)  (1493 148)  (1493 148)  LC_2 Logic Functioning bit
 (38 4)  (1494 148)  (1494 148)  LC_2 Logic Functioning bit
 (39 4)  (1495 148)  (1495 148)  LC_2 Logic Functioning bit
 (40 4)  (1496 148)  (1496 148)  LC_2 Logic Functioning bit
 (41 4)  (1497 148)  (1497 148)  LC_2 Logic Functioning bit
 (42 4)  (1498 148)  (1498 148)  LC_2 Logic Functioning bit
 (43 4)  (1499 148)  (1499 148)  LC_2 Logic Functioning bit
 (45 4)  (1501 148)  (1501 148)  LC_2 Logic Functioning bit
 (0 5)  (1456 149)  (1456 149)  routing T_28_9.glb_netwk_3 <X> T_28_9.wire_logic_cluster/lc_7/cen
 (27 5)  (1483 149)  (1483 149)  routing T_28_9.lc_trk_g3_1 <X> T_28_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (1484 149)  (1484 149)  routing T_28_9.lc_trk_g3_1 <X> T_28_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 149)  (1485 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (1488 149)  (1488 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1489 149)  (1489 149)  routing T_28_9.lc_trk_g2_0 <X> T_28_9.input_2_2
 (36 5)  (1492 149)  (1492 149)  LC_2 Logic Functioning bit
 (37 5)  (1493 149)  (1493 149)  LC_2 Logic Functioning bit
 (38 5)  (1494 149)  (1494 149)  LC_2 Logic Functioning bit
 (40 5)  (1496 149)  (1496 149)  LC_2 Logic Functioning bit
 (41 5)  (1497 149)  (1497 149)  LC_2 Logic Functioning bit
 (42 5)  (1498 149)  (1498 149)  LC_2 Logic Functioning bit
 (43 5)  (1499 149)  (1499 149)  LC_2 Logic Functioning bit
 (44 5)  (1500 149)  (1500 149)  LC_2 Logic Functioning bit
 (3 7)  (1459 151)  (1459 151)  routing T_28_9.sp12_h_l_23 <X> T_28_9.sp12_v_t_23
 (14 8)  (1470 152)  (1470 152)  routing T_28_9.sp4_v_t_21 <X> T_28_9.lc_trk_g2_0
 (14 9)  (1470 153)  (1470 153)  routing T_28_9.sp4_v_t_21 <X> T_28_9.lc_trk_g2_0
 (16 9)  (1472 153)  (1472 153)  routing T_28_9.sp4_v_t_21 <X> T_28_9.lc_trk_g2_0
 (17 9)  (1473 153)  (1473 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (7 10)  (1463 154)  (1463 154)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (1473 154)  (1473 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (1482 154)  (1482 154)  routing T_28_9.lc_trk_g2_5 <X> T_28_9.wire_logic_cluster/lc_5/in_0
 (28 10)  (1484 154)  (1484 154)  routing T_28_9.lc_trk_g2_0 <X> T_28_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 154)  (1485 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 154)  (1488 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1489 154)  (1489 154)  routing T_28_9.lc_trk_g3_1 <X> T_28_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (1490 154)  (1490 154)  routing T_28_9.lc_trk_g3_1 <X> T_28_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 154)  (1492 154)  LC_5 Logic Functioning bit
 (38 10)  (1494 154)  (1494 154)  LC_5 Logic Functioning bit
 (39 10)  (1495 154)  (1495 154)  LC_5 Logic Functioning bit
 (40 10)  (1496 154)  (1496 154)  LC_5 Logic Functioning bit
 (41 10)  (1497 154)  (1497 154)  LC_5 Logic Functioning bit
 (42 10)  (1498 154)  (1498 154)  LC_5 Logic Functioning bit
 (43 10)  (1499 154)  (1499 154)  LC_5 Logic Functioning bit
 (45 10)  (1501 154)  (1501 154)  LC_5 Logic Functioning bit
 (7 11)  (1463 155)  (1463 155)  Column buffer control bit: LH_colbuf_cntl_2

 (18 11)  (1474 155)  (1474 155)  routing T_28_9.sp4_r_v_b_37 <X> T_28_9.lc_trk_g2_5
 (28 11)  (1484 155)  (1484 155)  routing T_28_9.lc_trk_g2_5 <X> T_28_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 155)  (1485 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (1488 155)  (1488 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1489 155)  (1489 155)  routing T_28_9.lc_trk_g3_0 <X> T_28_9.input_2_5
 (34 11)  (1490 155)  (1490 155)  routing T_28_9.lc_trk_g3_0 <X> T_28_9.input_2_5
 (36 11)  (1492 155)  (1492 155)  LC_5 Logic Functioning bit
 (37 11)  (1493 155)  (1493 155)  LC_5 Logic Functioning bit
 (38 11)  (1494 155)  (1494 155)  LC_5 Logic Functioning bit
 (39 11)  (1495 155)  (1495 155)  LC_5 Logic Functioning bit
 (40 11)  (1496 155)  (1496 155)  LC_5 Logic Functioning bit
 (41 11)  (1497 155)  (1497 155)  LC_5 Logic Functioning bit
 (42 11)  (1498 155)  (1498 155)  LC_5 Logic Functioning bit
 (43 11)  (1499 155)  (1499 155)  LC_5 Logic Functioning bit
 (44 11)  (1500 155)  (1500 155)  LC_5 Logic Functioning bit
 (14 12)  (1470 156)  (1470 156)  routing T_28_9.sp12_v_b_0 <X> T_28_9.lc_trk_g3_0
 (15 12)  (1471 156)  (1471 156)  routing T_28_9.sp4_h_r_41 <X> T_28_9.lc_trk_g3_1
 (16 12)  (1472 156)  (1472 156)  routing T_28_9.sp4_h_r_41 <X> T_28_9.lc_trk_g3_1
 (17 12)  (1473 156)  (1473 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1474 156)  (1474 156)  routing T_28_9.sp4_h_r_41 <X> T_28_9.lc_trk_g3_1
 (14 13)  (1470 157)  (1470 157)  routing T_28_9.sp12_v_b_0 <X> T_28_9.lc_trk_g3_0
 (15 13)  (1471 157)  (1471 157)  routing T_28_9.sp12_v_b_0 <X> T_28_9.lc_trk_g3_0
 (17 13)  (1473 157)  (1473 157)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (18 13)  (1474 157)  (1474 157)  routing T_28_9.sp4_h_r_41 <X> T_28_9.lc_trk_g3_1
 (0 14)  (1456 158)  (1456 158)  routing T_28_9.glb_netwk_6 <X> T_28_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 158)  (1457 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (1482 158)  (1482 158)  routing T_28_9.lc_trk_g2_5 <X> T_28_9.wire_logic_cluster/lc_7/in_0
 (28 14)  (1484 158)  (1484 158)  routing T_28_9.lc_trk_g2_0 <X> T_28_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 158)  (1485 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 158)  (1488 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1489 158)  (1489 158)  routing T_28_9.lc_trk_g3_1 <X> T_28_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (1490 158)  (1490 158)  routing T_28_9.lc_trk_g3_1 <X> T_28_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 158)  (1492 158)  LC_7 Logic Functioning bit
 (38 14)  (1494 158)  (1494 158)  LC_7 Logic Functioning bit
 (39 14)  (1495 158)  (1495 158)  LC_7 Logic Functioning bit
 (40 14)  (1496 158)  (1496 158)  LC_7 Logic Functioning bit
 (41 14)  (1497 158)  (1497 158)  LC_7 Logic Functioning bit
 (42 14)  (1498 158)  (1498 158)  LC_7 Logic Functioning bit
 (43 14)  (1499 158)  (1499 158)  LC_7 Logic Functioning bit
 (45 14)  (1501 158)  (1501 158)  LC_7 Logic Functioning bit
 (0 15)  (1456 159)  (1456 159)  routing T_28_9.glb_netwk_6 <X> T_28_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (1463 159)  (1463 159)  Column buffer control bit: LH_colbuf_cntl_6

 (28 15)  (1484 159)  (1484 159)  routing T_28_9.lc_trk_g2_5 <X> T_28_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 159)  (1485 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (1488 159)  (1488 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1489 159)  (1489 159)  routing T_28_9.lc_trk_g3_0 <X> T_28_9.input_2_7
 (34 15)  (1490 159)  (1490 159)  routing T_28_9.lc_trk_g3_0 <X> T_28_9.input_2_7
 (36 15)  (1492 159)  (1492 159)  LC_7 Logic Functioning bit
 (37 15)  (1493 159)  (1493 159)  LC_7 Logic Functioning bit
 (38 15)  (1494 159)  (1494 159)  LC_7 Logic Functioning bit
 (39 15)  (1495 159)  (1495 159)  LC_7 Logic Functioning bit
 (40 15)  (1496 159)  (1496 159)  LC_7 Logic Functioning bit
 (41 15)  (1497 159)  (1497 159)  LC_7 Logic Functioning bit
 (42 15)  (1498 159)  (1498 159)  LC_7 Logic Functioning bit
 (43 15)  (1499 159)  (1499 159)  LC_7 Logic Functioning bit
 (44 15)  (1500 159)  (1500 159)  LC_7 Logic Functioning bit


LogicTile_29_9

 (11 4)  (1521 148)  (1521 148)  routing T_29_9.sp4_v_t_39 <X> T_29_9.sp4_v_b_5
 (12 5)  (1522 149)  (1522 149)  routing T_29_9.sp4_v_t_39 <X> T_29_9.sp4_v_b_5
 (8 6)  (1518 150)  (1518 150)  routing T_29_9.sp4_v_t_41 <X> T_29_9.sp4_h_l_41
 (9 6)  (1519 150)  (1519 150)  routing T_29_9.sp4_v_t_41 <X> T_29_9.sp4_h_l_41
 (3 9)  (1513 153)  (1513 153)  routing T_29_9.sp12_h_l_22 <X> T_29_9.sp12_v_b_1
 (9 9)  (1519 153)  (1519 153)  routing T_29_9.sp4_v_t_42 <X> T_29_9.sp4_v_b_7


LogicTile_30_9

 (3 1)  (1567 145)  (1567 145)  routing T_30_9.sp12_h_l_23 <X> T_30_9.sp12_v_b_0
 (3 9)  (1567 153)  (1567 153)  routing T_30_9.sp12_h_l_22 <X> T_30_9.sp12_v_b_1


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (13 1)  (4 129)  (4 129)  routing T_0_8.span4_horz_25 <X> T_0_8.span4_vert_b_0
 (13 3)  (4 131)  (4 131)  routing T_0_8.span4_horz_7 <X> T_0_8.span4_vert_b_1
 (14 3)  (3 131)  (3 131)  routing T_0_8.span4_horz_7 <X> T_0_8.span4_vert_b_1
 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0

 (11 6)  (6 134)  (6 134)  routing T_0_8.span4_horz_13 <X> T_0_8.span4_vert_t_14
 (12 6)  (5 134)  (5 134)  routing T_0_8.span4_horz_13 <X> T_0_8.span4_vert_t_14
 (13 13)  (4 141)  (4 141)  routing T_0_8.span4_horz_19 <X> T_0_8.span4_vert_b_3
 (14 13)  (3 141)  (3 141)  routing T_0_8.span4_horz_19 <X> T_0_8.span4_vert_b_3


LogicTile_1_8



LogicTile_2_8

 (8 2)  (80 130)  (80 130)  routing T_2_8.sp4_h_r_1 <X> T_2_8.sp4_h_l_36


LogicTile_3_8

 (4 3)  (130 131)  (130 131)  routing T_3_8.sp4_v_b_7 <X> T_3_8.sp4_h_l_37
 (6 11)  (132 139)  (132 139)  routing T_3_8.sp4_h_r_6 <X> T_3_8.sp4_h_l_43


LogicTile_4_8

 (8 1)  (188 129)  (188 129)  routing T_4_8.sp4_h_r_1 <X> T_4_8.sp4_v_b_1
 (19 8)  (199 136)  (199 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (8 10)  (188 138)  (188 138)  routing T_4_8.sp4_h_r_11 <X> T_4_8.sp4_h_l_42
 (10 10)  (190 138)  (190 138)  routing T_4_8.sp4_h_r_11 <X> T_4_8.sp4_h_l_42


LogicTile_5_8

 (15 6)  (249 134)  (249 134)  routing T_5_8.top_op_5 <X> T_5_8.lc_trk_g1_5
 (17 6)  (251 134)  (251 134)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (31 6)  (265 134)  (265 134)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 134)  (266 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 134)  (267 134)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 134)  (268 134)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (40 6)  (274 134)  (274 134)  LC_3 Logic Functioning bit
 (41 6)  (275 134)  (275 134)  LC_3 Logic Functioning bit
 (42 6)  (276 134)  (276 134)  LC_3 Logic Functioning bit
 (43 6)  (277 134)  (277 134)  LC_3 Logic Functioning bit
 (46 6)  (280 134)  (280 134)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (252 135)  (252 135)  routing T_5_8.top_op_5 <X> T_5_8.lc_trk_g1_5
 (31 7)  (265 135)  (265 135)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (40 7)  (274 135)  (274 135)  LC_3 Logic Functioning bit
 (41 7)  (275 135)  (275 135)  LC_3 Logic Functioning bit
 (42 7)  (276 135)  (276 135)  LC_3 Logic Functioning bit
 (43 7)  (277 135)  (277 135)  LC_3 Logic Functioning bit
 (15 10)  (249 138)  (249 138)  routing T_5_8.sp4_v_t_32 <X> T_5_8.lc_trk_g2_5
 (16 10)  (250 138)  (250 138)  routing T_5_8.sp4_v_t_32 <X> T_5_8.lc_trk_g2_5
 (17 10)  (251 138)  (251 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (31 12)  (265 140)  (265 140)  routing T_5_8.lc_trk_g2_5 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 140)  (266 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 140)  (267 140)  routing T_5_8.lc_trk_g2_5 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (40 12)  (274 140)  (274 140)  LC_6 Logic Functioning bit
 (41 12)  (275 140)  (275 140)  LC_6 Logic Functioning bit
 (42 12)  (276 140)  (276 140)  LC_6 Logic Functioning bit
 (43 12)  (277 140)  (277 140)  LC_6 Logic Functioning bit
 (40 13)  (274 141)  (274 141)  LC_6 Logic Functioning bit
 (41 13)  (275 141)  (275 141)  LC_6 Logic Functioning bit
 (42 13)  (276 141)  (276 141)  LC_6 Logic Functioning bit
 (43 13)  (277 141)  (277 141)  LC_6 Logic Functioning bit
 (46 13)  (280 141)  (280 141)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (21 14)  (255 142)  (255 142)  routing T_5_8.sp4_v_t_18 <X> T_5_8.lc_trk_g3_7
 (22 14)  (256 142)  (256 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (257 142)  (257 142)  routing T_5_8.sp4_v_t_18 <X> T_5_8.lc_trk_g3_7
 (31 14)  (265 142)  (265 142)  routing T_5_8.lc_trk_g1_5 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 142)  (266 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 142)  (268 142)  routing T_5_8.lc_trk_g1_5 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (40 14)  (274 142)  (274 142)  LC_7 Logic Functioning bit
 (41 14)  (275 142)  (275 142)  LC_7 Logic Functioning bit
 (42 14)  (276 142)  (276 142)  LC_7 Logic Functioning bit
 (43 14)  (277 142)  (277 142)  LC_7 Logic Functioning bit
 (46 14)  (280 142)  (280 142)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (40 15)  (274 143)  (274 143)  LC_7 Logic Functioning bit
 (41 15)  (275 143)  (275 143)  LC_7 Logic Functioning bit
 (42 15)  (276 143)  (276 143)  LC_7 Logic Functioning bit
 (43 15)  (277 143)  (277 143)  LC_7 Logic Functioning bit


LogicTile_6_8

 (8 2)  (296 130)  (296 130)  routing T_6_8.sp4_v_t_42 <X> T_6_8.sp4_h_l_36
 (9 2)  (297 130)  (297 130)  routing T_6_8.sp4_v_t_42 <X> T_6_8.sp4_h_l_36
 (10 2)  (298 130)  (298 130)  routing T_6_8.sp4_v_t_42 <X> T_6_8.sp4_h_l_36


LogicTile_7_8



RAM_Tile_8_8

 (4 14)  (400 142)  (400 142)  routing T_8_8.sp4_v_b_1 <X> T_8_8.sp4_v_t_44
 (6 14)  (402 142)  (402 142)  routing T_8_8.sp4_v_b_1 <X> T_8_8.sp4_v_t_44


LogicTile_9_8

 (4 0)  (442 128)  (442 128)  routing T_9_8.sp4_v_t_41 <X> T_9_8.sp4_v_b_0
 (6 0)  (444 128)  (444 128)  routing T_9_8.sp4_v_t_41 <X> T_9_8.sp4_v_b_0


LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8

 (22 3)  (676 131)  (676 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 131)  (677 131)  routing T_13_8.sp4_v_b_22 <X> T_13_8.lc_trk_g0_6
 (24 3)  (678 131)  (678 131)  routing T_13_8.sp4_v_b_22 <X> T_13_8.lc_trk_g0_6
 (15 10)  (669 138)  (669 138)  routing T_13_8.sp12_v_t_2 <X> T_13_8.lc_trk_g2_5
 (17 10)  (671 138)  (671 138)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (672 138)  (672 138)  routing T_13_8.sp12_v_t_2 <X> T_13_8.lc_trk_g2_5
 (26 10)  (680 138)  (680 138)  routing T_13_8.lc_trk_g2_5 <X> T_13_8.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 138)  (683 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 138)  (684 138)  routing T_13_8.lc_trk_g0_6 <X> T_13_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 138)  (686 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 138)  (687 138)  routing T_13_8.lc_trk_g3_1 <X> T_13_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 138)  (688 138)  routing T_13_8.lc_trk_g3_1 <X> T_13_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 138)  (690 138)  LC_5 Logic Functioning bit
 (38 10)  (692 138)  (692 138)  LC_5 Logic Functioning bit
 (52 10)  (706 138)  (706 138)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (672 139)  (672 139)  routing T_13_8.sp12_v_t_2 <X> T_13_8.lc_trk_g2_5
 (28 11)  (682 139)  (682 139)  routing T_13_8.lc_trk_g2_5 <X> T_13_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 139)  (683 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 139)  (684 139)  routing T_13_8.lc_trk_g0_6 <X> T_13_8.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 139)  (690 139)  LC_5 Logic Functioning bit
 (37 11)  (691 139)  (691 139)  LC_5 Logic Functioning bit
 (38 11)  (692 139)  (692 139)  LC_5 Logic Functioning bit
 (39 11)  (693 139)  (693 139)  LC_5 Logic Functioning bit
 (41 11)  (695 139)  (695 139)  LC_5 Logic Functioning bit
 (43 11)  (697 139)  (697 139)  LC_5 Logic Functioning bit
 (17 12)  (671 140)  (671 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (672 141)  (672 141)  routing T_13_8.sp4_r_v_b_41 <X> T_13_8.lc_trk_g3_1


LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (13 6)  (829 134)  (829 134)  routing T_16_8.sp4_v_b_5 <X> T_16_8.sp4_v_t_40


LogicTile_17_8

 (4 8)  (878 136)  (878 136)  routing T_17_8.sp4_v_t_43 <X> T_17_8.sp4_v_b_6


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8

 (31 2)  (1433 130)  (1433 130)  routing T_27_8.lc_trk_g0_4 <X> T_27_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (1434 130)  (1434 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (1442 130)  (1442 130)  LC_1 Logic Functioning bit
 (41 2)  (1443 130)  (1443 130)  LC_1 Logic Functioning bit
 (42 2)  (1444 130)  (1444 130)  LC_1 Logic Functioning bit
 (43 2)  (1445 130)  (1445 130)  LC_1 Logic Functioning bit
 (46 2)  (1448 130)  (1448 130)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (1416 131)  (1416 131)  routing T_27_8.top_op_4 <X> T_27_8.lc_trk_g0_4
 (15 3)  (1417 131)  (1417 131)  routing T_27_8.top_op_4 <X> T_27_8.lc_trk_g0_4
 (17 3)  (1419 131)  (1419 131)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (40 3)  (1442 131)  (1442 131)  LC_1 Logic Functioning bit
 (41 3)  (1443 131)  (1443 131)  LC_1 Logic Functioning bit
 (42 3)  (1444 131)  (1444 131)  LC_1 Logic Functioning bit
 (43 3)  (1445 131)  (1445 131)  LC_1 Logic Functioning bit


LogicTile_28_8

 (26 0)  (1482 128)  (1482 128)  routing T_28_8.lc_trk_g1_5 <X> T_28_8.wire_logic_cluster/lc_0/in_0
 (37 0)  (1493 128)  (1493 128)  LC_0 Logic Functioning bit
 (39 0)  (1495 128)  (1495 128)  LC_0 Logic Functioning bit
 (40 0)  (1496 128)  (1496 128)  LC_0 Logic Functioning bit
 (42 0)  (1498 128)  (1498 128)  LC_0 Logic Functioning bit
 (53 0)  (1509 128)  (1509 128)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (1478 129)  (1478 129)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1480 129)  (1480 129)  routing T_28_8.top_op_2 <X> T_28_8.lc_trk_g0_2
 (25 1)  (1481 129)  (1481 129)  routing T_28_8.top_op_2 <X> T_28_8.lc_trk_g0_2
 (27 1)  (1483 129)  (1483 129)  routing T_28_8.lc_trk_g1_5 <X> T_28_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 129)  (1485 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (1492 129)  (1492 129)  LC_0 Logic Functioning bit
 (38 1)  (1494 129)  (1494 129)  LC_0 Logic Functioning bit
 (41 1)  (1497 129)  (1497 129)  LC_0 Logic Functioning bit
 (43 1)  (1499 129)  (1499 129)  LC_0 Logic Functioning bit
 (32 2)  (1488 130)  (1488 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (1496 130)  (1496 130)  LC_1 Logic Functioning bit
 (41 2)  (1497 130)  (1497 130)  LC_1 Logic Functioning bit
 (42 2)  (1498 130)  (1498 130)  LC_1 Logic Functioning bit
 (43 2)  (1499 130)  (1499 130)  LC_1 Logic Functioning bit
 (53 2)  (1509 130)  (1509 130)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (31 3)  (1487 131)  (1487 131)  routing T_28_8.lc_trk_g0_2 <X> T_28_8.wire_logic_cluster/lc_1/in_3
 (40 3)  (1496 131)  (1496 131)  LC_1 Logic Functioning bit
 (41 3)  (1497 131)  (1497 131)  LC_1 Logic Functioning bit
 (42 3)  (1498 131)  (1498 131)  LC_1 Logic Functioning bit
 (43 3)  (1499 131)  (1499 131)  LC_1 Logic Functioning bit
 (15 6)  (1471 134)  (1471 134)  routing T_28_8.top_op_5 <X> T_28_8.lc_trk_g1_5
 (17 6)  (1473 134)  (1473 134)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (1478 134)  (1478 134)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1480 134)  (1480 134)  routing T_28_8.top_op_7 <X> T_28_8.lc_trk_g1_7
 (18 7)  (1474 135)  (1474 135)  routing T_28_8.top_op_5 <X> T_28_8.lc_trk_g1_5
 (21 7)  (1477 135)  (1477 135)  routing T_28_8.top_op_7 <X> T_28_8.lc_trk_g1_7
 (26 12)  (1482 140)  (1482 140)  routing T_28_8.lc_trk_g1_7 <X> T_28_8.wire_logic_cluster/lc_6/in_0
 (37 12)  (1493 140)  (1493 140)  LC_6 Logic Functioning bit
 (39 12)  (1495 140)  (1495 140)  LC_6 Logic Functioning bit
 (40 12)  (1496 140)  (1496 140)  LC_6 Logic Functioning bit
 (42 12)  (1498 140)  (1498 140)  LC_6 Logic Functioning bit
 (26 13)  (1482 141)  (1482 141)  routing T_28_8.lc_trk_g1_7 <X> T_28_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (1483 141)  (1483 141)  routing T_28_8.lc_trk_g1_7 <X> T_28_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 141)  (1485 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (1492 141)  (1492 141)  LC_6 Logic Functioning bit
 (38 13)  (1494 141)  (1494 141)  LC_6 Logic Functioning bit
 (41 13)  (1497 141)  (1497 141)  LC_6 Logic Functioning bit
 (43 13)  (1499 141)  (1499 141)  LC_6 Logic Functioning bit
 (52 13)  (1508 141)  (1508 141)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_29_8

 (4 12)  (1514 140)  (1514 140)  routing T_29_8.sp4_v_t_44 <X> T_29_8.sp4_v_b_9
 (13 12)  (1523 140)  (1523 140)  routing T_29_8.sp4_v_t_46 <X> T_29_8.sp4_v_b_11


LogicTile_30_8

 (8 8)  (1572 136)  (1572 136)  routing T_30_8.sp4_h_l_42 <X> T_30_8.sp4_h_r_7


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 131)  (1739 131)  routing T_33_8.span4_horz_31 <X> T_33_8.span4_vert_b_1
 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (3 4)  (183 116)  (183 116)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (3 5)  (183 117)  (183 117)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (12 8)  (192 120)  (192 120)  routing T_4_7.sp4_v_b_8 <X> T_4_7.sp4_h_r_8
 (11 9)  (191 121)  (191 121)  routing T_4_7.sp4_v_b_8 <X> T_4_7.sp4_h_r_8
 (5 12)  (185 124)  (185 124)  routing T_4_7.sp4_v_t_44 <X> T_4_7.sp4_h_r_9


LogicTile_6_7

 (12 5)  (300 117)  (300 117)  routing T_6_7.sp4_h_r_5 <X> T_6_7.sp4_v_b_5


LogicTile_7_7

 (26 0)  (368 112)  (368 112)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_0/in_0
 (31 0)  (373 112)  (373 112)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 112)  (374 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 112)  (375 112)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 112)  (376 112)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (41 0)  (383 112)  (383 112)  LC_0 Logic Functioning bit
 (43 0)  (385 112)  (385 112)  LC_0 Logic Functioning bit
 (46 0)  (388 112)  (388 112)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (369 113)  (369 113)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 113)  (370 113)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 113)  (371 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (40 1)  (382 113)  (382 113)  LC_0 Logic Functioning bit
 (42 1)  (384 113)  (384 113)  LC_0 Logic Functioning bit
 (21 6)  (363 118)  (363 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (22 6)  (364 118)  (364 118)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (366 118)  (366 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (26 6)  (368 118)  (368 118)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (31 6)  (373 118)  (373 118)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 118)  (374 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 118)  (376 118)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 118)  (378 118)  LC_3 Logic Functioning bit
 (37 6)  (379 118)  (379 118)  LC_3 Logic Functioning bit
 (38 6)  (380 118)  (380 118)  LC_3 Logic Functioning bit
 (39 6)  (381 118)  (381 118)  LC_3 Logic Functioning bit
 (41 6)  (383 118)  (383 118)  LC_3 Logic Functioning bit
 (43 6)  (385 118)  (385 118)  LC_3 Logic Functioning bit
 (51 6)  (393 118)  (393 118)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (363 119)  (363 119)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (27 7)  (369 119)  (369 119)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 119)  (370 119)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 119)  (371 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 119)  (373 119)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 119)  (378 119)  LC_3 Logic Functioning bit
 (37 7)  (379 119)  (379 119)  LC_3 Logic Functioning bit
 (38 7)  (380 119)  (380 119)  LC_3 Logic Functioning bit
 (39 7)  (381 119)  (381 119)  LC_3 Logic Functioning bit
 (40 7)  (382 119)  (382 119)  LC_3 Logic Functioning bit
 (42 7)  (384 119)  (384 119)  LC_3 Logic Functioning bit
 (14 14)  (356 126)  (356 126)  routing T_7_7.sp4_h_r_44 <X> T_7_7.lc_trk_g3_4
 (15 14)  (357 126)  (357 126)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5
 (16 14)  (358 126)  (358 126)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5
 (17 14)  (359 126)  (359 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (360 126)  (360 126)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5
 (14 15)  (356 127)  (356 127)  routing T_7_7.sp4_h_r_44 <X> T_7_7.lc_trk_g3_4
 (15 15)  (357 127)  (357 127)  routing T_7_7.sp4_h_r_44 <X> T_7_7.lc_trk_g3_4
 (16 15)  (358 127)  (358 127)  routing T_7_7.sp4_h_r_44 <X> T_7_7.lc_trk_g3_4
 (17 15)  (359 127)  (359 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (360 127)  (360 127)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5


RAM_Tile_8_7

 (2 0)  (398 112)  (398 112)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (11 6)  (407 118)  (407 118)  routing T_8_7.sp4_h_r_11 <X> T_8_7.sp4_v_t_40
 (13 6)  (409 118)  (409 118)  routing T_8_7.sp4_h_r_11 <X> T_8_7.sp4_v_t_40
 (12 7)  (408 119)  (408 119)  routing T_8_7.sp4_h_r_11 <X> T_8_7.sp4_v_t_40


LogicTile_9_7

 (21 2)  (459 114)  (459 114)  routing T_9_7.sp4_v_b_15 <X> T_9_7.lc_trk_g0_7
 (22 2)  (460 114)  (460 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (461 114)  (461 114)  routing T_9_7.sp4_v_b_15 <X> T_9_7.lc_trk_g0_7
 (21 3)  (459 115)  (459 115)  routing T_9_7.sp4_v_b_15 <X> T_9_7.lc_trk_g0_7
 (16 6)  (454 118)  (454 118)  routing T_9_7.sp4_v_b_13 <X> T_9_7.lc_trk_g1_5
 (17 6)  (455 118)  (455 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (456 118)  (456 118)  routing T_9_7.sp4_v_b_13 <X> T_9_7.lc_trk_g1_5
 (18 7)  (456 119)  (456 119)  routing T_9_7.sp4_v_b_13 <X> T_9_7.lc_trk_g1_5
 (22 8)  (460 120)  (460 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (461 120)  (461 120)  routing T_9_7.sp4_v_t_30 <X> T_9_7.lc_trk_g2_3
 (24 8)  (462 120)  (462 120)  routing T_9_7.sp4_v_t_30 <X> T_9_7.lc_trk_g2_3
 (26 12)  (464 124)  (464 124)  routing T_9_7.lc_trk_g1_5 <X> T_9_7.wire_logic_cluster/lc_6/in_0
 (29 12)  (467 124)  (467 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 124)  (468 124)  routing T_9_7.lc_trk_g0_7 <X> T_9_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 124)  (470 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 124)  (471 124)  routing T_9_7.lc_trk_g2_3 <X> T_9_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 124)  (474 124)  LC_6 Logic Functioning bit
 (38 12)  (476 124)  (476 124)  LC_6 Logic Functioning bit
 (52 12)  (490 124)  (490 124)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (465 125)  (465 125)  routing T_9_7.lc_trk_g1_5 <X> T_9_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 125)  (467 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 125)  (468 125)  routing T_9_7.lc_trk_g0_7 <X> T_9_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 125)  (469 125)  routing T_9_7.lc_trk_g2_3 <X> T_9_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 125)  (474 125)  LC_6 Logic Functioning bit
 (37 13)  (475 125)  (475 125)  LC_6 Logic Functioning bit
 (38 13)  (476 125)  (476 125)  LC_6 Logic Functioning bit
 (39 13)  (477 125)  (477 125)  LC_6 Logic Functioning bit
 (41 13)  (479 125)  (479 125)  LC_6 Logic Functioning bit
 (43 13)  (481 125)  (481 125)  LC_6 Logic Functioning bit


LogicTile_11_7

 (3 4)  (549 116)  (549 116)  routing T_11_7.sp12_v_t_23 <X> T_11_7.sp12_h_r_0
 (12 7)  (558 119)  (558 119)  routing T_11_7.sp4_h_l_40 <X> T_11_7.sp4_v_t_40


LogicTile_12_7

 (3 4)  (603 116)  (603 116)  routing T_12_7.sp12_v_t_23 <X> T_12_7.sp12_h_r_0
 (12 14)  (612 126)  (612 126)  routing T_12_7.sp4_h_r_8 <X> T_12_7.sp4_h_l_46
 (13 15)  (613 127)  (613 127)  routing T_12_7.sp4_h_r_8 <X> T_12_7.sp4_h_l_46


LogicTile_15_7

 (37 0)  (799 112)  (799 112)  LC_0 Logic Functioning bit
 (39 0)  (801 112)  (801 112)  LC_0 Logic Functioning bit
 (40 0)  (802 112)  (802 112)  LC_0 Logic Functioning bit
 (42 0)  (804 112)  (804 112)  LC_0 Logic Functioning bit
 (51 0)  (813 112)  (813 112)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (28 1)  (790 113)  (790 113)  routing T_15_7.lc_trk_g2_0 <X> T_15_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 113)  (791 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 113)  (798 113)  LC_0 Logic Functioning bit
 (38 1)  (800 113)  (800 113)  LC_0 Logic Functioning bit
 (41 1)  (803 113)  (803 113)  LC_0 Logic Functioning bit
 (43 1)  (805 113)  (805 113)  LC_0 Logic Functioning bit
 (17 9)  (779 121)  (779 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0


LogicTile_16_7

 (12 10)  (828 122)  (828 122)  routing T_16_7.sp4_v_b_8 <X> T_16_7.sp4_h_l_45
 (3 12)  (819 124)  (819 124)  routing T_16_7.sp12_v_t_22 <X> T_16_7.sp12_h_r_1
 (11 14)  (827 126)  (827 126)  routing T_16_7.sp4_v_b_8 <X> T_16_7.sp4_v_t_46
 (12 15)  (828 127)  (828 127)  routing T_16_7.sp4_v_b_8 <X> T_16_7.sp4_v_t_46


LogicTile_23_7

 (3 5)  (1201 117)  (1201 117)  routing T_23_7.sp12_h_l_23 <X> T_23_7.sp12_h_r_0


LogicTile_24_7

 (3 5)  (1255 117)  (1255 117)  routing T_24_7.sp12_h_l_23 <X> T_24_7.sp12_h_r_0


LogicTile_26_7

 (19 15)  (1367 127)  (1367 127)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_27_7

 (19 10)  (1421 122)  (1421 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (2 14)  (1404 126)  (1404 126)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_7

 (4 0)  (1514 112)  (1514 112)  routing T_29_7.sp4_v_t_37 <X> T_29_7.sp4_v_b_0
 (2 4)  (1512 116)  (1512 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 8)  (1515 120)  (1515 120)  routing T_29_7.sp4_h_l_38 <X> T_29_7.sp4_h_r_6
 (4 9)  (1514 121)  (1514 121)  routing T_29_7.sp4_h_l_38 <X> T_29_7.sp4_h_r_6


LogicTile_30_7

 (9 0)  (1573 112)  (1573 112)  routing T_30_7.sp4_h_l_47 <X> T_30_7.sp4_h_r_1
 (10 0)  (1574 112)  (1574 112)  routing T_30_7.sp4_h_l_47 <X> T_30_7.sp4_h_r_1


LogicTile_32_7

 (8 8)  (1680 120)  (1680 120)  routing T_32_7.sp4_h_l_42 <X> T_32_7.sp4_h_r_7


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 113)  (1739 113)  routing T_33_7.span4_horz_25 <X> T_33_7.span4_vert_b_0
 (11 2)  (1737 114)  (1737 114)  routing T_33_7.span4_horz_7 <X> T_33_7.span4_vert_t_13
 (12 2)  (1738 114)  (1738 114)  routing T_33_7.span4_horz_7 <X> T_33_7.span4_vert_t_13
 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 125)  (1739 125)  routing T_33_7.span4_horz_43 <X> T_33_7.span4_vert_b_3


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (11 4)  (6 100)  (6 100)  routing T_0_6.lc_trk_g1_0 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (11 5)  (6 101)  (6 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (4 8)  (13 104)  (13 104)  routing T_0_6.span4_vert_b_8 <X> T_0_6.lc_trk_g1_0
 (6 8)  (11 104)  (11 104)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g1_1
 (7 8)  (10 104)  (10 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 104)  (9 104)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g1_1
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 105)  (12 105)  routing T_0_6.span4_vert_b_8 <X> T_0_6.lc_trk_g1_0
 (7 9)  (10 105)  (10 105)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 10)  (13 106)  (13 106)  routing T_0_6.span4_horz_10 <X> T_0_6.lc_trk_g1_2
 (11 10)  (6 106)  (6 106)  routing T_0_6.lc_trk_g1_1 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 106)  (5 106)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (4 11)  (13 107)  (13 107)  routing T_0_6.span4_horz_10 <X> T_0_6.lc_trk_g1_2
 (6 11)  (11 107)  (11 107)  routing T_0_6.span4_horz_10 <X> T_0_6.lc_trk_g1_2
 (7 11)  (10 107)  (10 107)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 107)  (5 107)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 108)  (12 108)  routing T_0_6.span4_horz_21 <X> T_0_6.lc_trk_g1_5
 (6 12)  (11 108)  (11 108)  routing T_0_6.span4_horz_21 <X> T_0_6.lc_trk_g1_5
 (7 12)  (10 108)  (10 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_21 lc_trk_g1_5
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_3_6

 (13 11)  (139 107)  (139 107)  routing T_3_6.sp4_v_b_3 <X> T_3_6.sp4_h_l_45


LogicTile_4_6

 (8 2)  (188 98)  (188 98)  routing T_4_6.sp4_v_t_42 <X> T_4_6.sp4_h_l_36
 (9 2)  (189 98)  (189 98)  routing T_4_6.sp4_v_t_42 <X> T_4_6.sp4_h_l_36
 (10 2)  (190 98)  (190 98)  routing T_4_6.sp4_v_t_42 <X> T_4_6.sp4_h_l_36
 (8 14)  (188 110)  (188 110)  routing T_4_6.sp4_v_t_41 <X> T_4_6.sp4_h_l_47
 (9 14)  (189 110)  (189 110)  routing T_4_6.sp4_v_t_41 <X> T_4_6.sp4_h_l_47
 (10 14)  (190 110)  (190 110)  routing T_4_6.sp4_v_t_41 <X> T_4_6.sp4_h_l_47


RAM_Tile_8_6

 (2 8)  (398 104)  (398 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_6

 (3 7)  (495 103)  (495 103)  routing T_10_6.sp12_h_l_23 <X> T_10_6.sp12_v_t_23


LogicTile_11_6

 (5 15)  (551 111)  (551 111)  routing T_11_6.sp4_h_l_44 <X> T_11_6.sp4_v_t_44


LogicTile_12_6

 (3 6)  (603 102)  (603 102)  routing T_12_6.sp12_h_r_0 <X> T_12_6.sp12_v_t_23
 (3 7)  (603 103)  (603 103)  routing T_12_6.sp12_h_r_0 <X> T_12_6.sp12_v_t_23
 (3 8)  (603 104)  (603 104)  routing T_12_6.sp12_v_t_22 <X> T_12_6.sp12_v_b_1


LogicTile_18_6

 (3 6)  (931 102)  (931 102)  routing T_18_6.sp12_h_r_0 <X> T_18_6.sp12_v_t_23
 (3 7)  (931 103)  (931 103)  routing T_18_6.sp12_h_r_0 <X> T_18_6.sp12_v_t_23


LogicTile_20_6

 (3 12)  (1039 108)  (1039 108)  routing T_20_6.sp12_v_t_22 <X> T_20_6.sp12_h_r_1


LogicTile_22_6

 (3 6)  (1147 102)  (1147 102)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_v_t_23
 (3 7)  (1147 103)  (1147 103)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_v_t_23


LogicTile_24_6

 (3 2)  (1255 98)  (1255 98)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_h_l_23
 (3 3)  (1255 99)  (1255 99)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_h_l_23


RAM_Tile_25_6

 (5 8)  (1311 104)  (1311 104)  routing T_25_6.sp4_v_t_43 <X> T_25_6.sp4_h_r_6


LogicTile_28_6

 (3 4)  (1459 100)  (1459 100)  routing T_28_6.sp12_v_t_23 <X> T_28_6.sp12_h_r_0


LogicTile_29_6

 (10 4)  (1520 100)  (1520 100)  routing T_29_6.sp4_v_t_46 <X> T_29_6.sp4_h_r_4
 (6 9)  (1516 105)  (1516 105)  routing T_29_6.sp4_h_l_43 <X> T_29_6.sp4_h_r_6


LogicTile_30_6

 (3 2)  (1567 98)  (1567 98)  routing T_30_6.sp12_h_r_0 <X> T_30_6.sp12_h_l_23
 (19 2)  (1583 98)  (1583 98)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 3)  (1567 99)  (1567 99)  routing T_30_6.sp12_h_r_0 <X> T_30_6.sp12_h_l_23


LogicTile_31_6

 (2 14)  (1620 110)  (1620 110)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


IO_Tile_33_6

 (5 0)  (1731 96)  (1731 96)  routing T_33_6.span4_horz_41 <X> T_33_6.lc_trk_g0_1
 (6 0)  (1732 96)  (1732 96)  routing T_33_6.span4_horz_41 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (1734 96)  (1734 96)  routing T_33_6.span4_horz_41 <X> T_33_6.lc_trk_g0_1
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (6 1)  (1732 97)  (1732 97)  routing T_33_6.span12_horz_8 <X> T_33_6.lc_trk_g0_0
 (7 1)  (1733 97)  (1733 97)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_8 lc_trk_g0_0
 (8 1)  (1734 97)  (1734 97)  routing T_33_6.span4_horz_41 <X> T_33_6.lc_trk_g0_1
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 100)  (1743 100)  IOB_0 IO Functioning bit
 (11 5)  (1737 101)  (1737 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 101)  (1743 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 104)  (1742 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 105)  (1742 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 10)  (1730 106)  (1730 106)  routing T_33_6.span4_horz_34 <X> T_33_6.lc_trk_g1_2
 (5 10)  (1731 106)  (1731 106)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g1_3
 (6 10)  (1732 106)  (1732 106)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g1_3
 (7 10)  (1733 106)  (1733 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 106)  (1734 106)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g1_3
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (5 11)  (1731 107)  (1731 107)  routing T_33_6.span4_horz_34 <X> T_33_6.lc_trk_g1_2
 (6 11)  (1732 107)  (1732 107)  routing T_33_6.span4_horz_34 <X> T_33_6.lc_trk_g1_2
 (7 11)  (1733 107)  (1733 107)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (8 11)  (1734 107)  (1734 107)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g1_3
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 82)  (12 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (7 2)  (10 82)  (10 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 82)  (9 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (5 4)  (12 84)  (12 84)  routing T_0_5.span4_vert_b_13 <X> T_0_5.lc_trk_g0_5
 (7 4)  (10 84)  (10 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 84)  (9 84)  routing T_0_5.span4_vert_b_13 <X> T_0_5.lc_trk_g0_5
 (10 4)  (7 84)  (7 84)  routing T_0_5.lc_trk_g0_5 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_1 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (11 5)  (6 85)  (6 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (6 8)  (11 88)  (11 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (7 8)  (10 88)  (10 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 88)  (9 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 90)  (7 90)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 90)  (6 90)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (10 11)  (7 91)  (7 91)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 91)  (6 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g0_3 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (5 14)  (12 94)  (12 94)  routing T_0_5.span4_vert_b_15 <X> T_0_5.lc_trk_g1_7
 (7 14)  (10 94)  (10 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 94)  (9 94)  routing T_0_5.span4_vert_b_15 <X> T_0_5.lc_trk_g1_7
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_3_5

 (8 11)  (134 91)  (134 91)  routing T_3_5.sp4_h_r_7 <X> T_3_5.sp4_v_t_42
 (9 11)  (135 91)  (135 91)  routing T_3_5.sp4_h_r_7 <X> T_3_5.sp4_v_t_42


LogicTile_4_5

 (10 2)  (190 82)  (190 82)  routing T_4_5.sp4_v_b_8 <X> T_4_5.sp4_h_l_36
 (2 4)  (182 84)  (182 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23


RAM_Tile_8_5

 (3 6)  (399 86)  (399 86)  routing T_8_5.sp12_v_b_0 <X> T_8_5.sp12_v_t_23


LogicTile_10_5

 (3 2)  (495 82)  (495 82)  routing T_10_5.sp12_h_r_0 <X> T_10_5.sp12_h_l_23
 (3 3)  (495 83)  (495 83)  routing T_10_5.sp12_h_r_0 <X> T_10_5.sp12_h_l_23
 (2 8)  (494 88)  (494 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (494 92)  (494 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_5

 (11 2)  (665 82)  (665 82)  routing T_13_5.sp4_h_l_44 <X> T_13_5.sp4_v_t_39
 (12 15)  (666 95)  (666 95)  routing T_13_5.sp4_h_l_46 <X> T_13_5.sp4_v_t_46


LogicTile_14_5

 (3 6)  (711 86)  (711 86)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_v_t_23
 (3 7)  (711 87)  (711 87)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_v_t_23


LogicTile_16_5

 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 3)  (819 83)  (819 83)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23


LogicTile_20_5

 (3 6)  (1039 86)  (1039 86)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_v_t_23
 (3 7)  (1039 87)  (1039 87)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_v_t_23


LogicTile_22_5

 (3 2)  (1147 82)  (1147 82)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_h_l_23
 (3 3)  (1147 83)  (1147 83)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_h_l_23


LogicTile_26_5

 (3 2)  (1351 82)  (1351 82)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 3)  (1351 83)  (1351 83)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23


LogicTile_29_5

 (4 0)  (1514 80)  (1514 80)  routing T_29_5.sp4_v_t_41 <X> T_29_5.sp4_v_b_0
 (6 0)  (1516 80)  (1516 80)  routing T_29_5.sp4_v_t_41 <X> T_29_5.sp4_v_b_0
 (19 5)  (1529 85)  (1529 85)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (5 8)  (1515 88)  (1515 88)  routing T_29_5.sp4_v_t_43 <X> T_29_5.sp4_h_r_6
 (9 8)  (1519 88)  (1519 88)  routing T_29_5.sp4_v_t_42 <X> T_29_5.sp4_h_r_7
 (11 8)  (1521 88)  (1521 88)  routing T_29_5.sp4_v_t_37 <X> T_29_5.sp4_v_b_8
 (13 8)  (1523 88)  (1523 88)  routing T_29_5.sp4_v_t_37 <X> T_29_5.sp4_v_b_8
 (10 12)  (1520 92)  (1520 92)  routing T_29_5.sp4_v_t_40 <X> T_29_5.sp4_h_r_10


LogicTile_30_5

 (19 5)  (1583 85)  (1583 85)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_32_5

 (3 2)  (1675 82)  (1675 82)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23
 (3 3)  (1675 83)  (1675 83)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 81)  (1743 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (4 2)  (1730 82)  (1730 82)  routing T_33_5.span4_horz_42 <X> T_33_5.lc_trk_g0_2
 (5 2)  (1731 82)  (1731 82)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g0_3
 (7 2)  (1733 82)  (1733 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 82)  (1734 82)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g0_3
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 3)  (1730 83)  (1730 83)  routing T_33_5.span4_horz_42 <X> T_33_5.lc_trk_g0_2
 (5 3)  (1731 83)  (1731 83)  routing T_33_5.span4_horz_42 <X> T_33_5.lc_trk_g0_2
 (6 3)  (1732 83)  (1732 83)  routing T_33_5.span4_horz_42 <X> T_33_5.lc_trk_g0_2
 (7 3)  (1733 83)  (1733 83)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (10 4)  (1736 84)  (1736 84)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (10 5)  (1736 85)  (1736 85)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 86)  (1731 86)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g0_7
 (6 6)  (1732 86)  (1732 86)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (1734 86)  (1734 86)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g0_7
 (8 7)  (1734 87)  (1734 87)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g0_7
 (16 8)  (1742 88)  (1742 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 89)  (1743 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (10 11)  (1736 91)  (1736 91)  routing T_33_5.lc_trk_g0_2 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_3 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 93)  (1739 93)  routing T_33_5.span4_horz_43 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 94)  (1734 94)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g1_7
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (6 8)  (11 72)  (11 72)  routing T_0_4.span4_horz_1 <X> T_0_4.lc_trk_g1_1
 (7 8)  (10 72)  (10 72)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 72)  (9 72)  routing T_0_4.span4_horz_1 <X> T_0_4.lc_trk_g1_1
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (11 10)  (6 74)  (6 74)  routing T_0_4.lc_trk_g1_1 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (8 11)  (134 75)  (134 75)  routing T_3_4.sp4_h_r_1 <X> T_3_4.sp4_v_t_42
 (9 11)  (135 75)  (135 75)  routing T_3_4.sp4_h_r_1 <X> T_3_4.sp4_v_t_42
 (10 11)  (136 75)  (136 75)  routing T_3_4.sp4_h_r_1 <X> T_3_4.sp4_v_t_42


LogicTile_4_4

 (8 2)  (188 66)  (188 66)  routing T_4_4.sp4_v_t_36 <X> T_4_4.sp4_h_l_36
 (9 2)  (189 66)  (189 66)  routing T_4_4.sp4_v_t_36 <X> T_4_4.sp4_h_l_36
 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23
 (19 8)  (199 72)  (199 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 13)  (199 77)  (199 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_4

 (2 8)  (290 72)  (290 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_4

 (9 3)  (405 67)  (405 67)  routing T_8_4.sp4_v_b_5 <X> T_8_4.sp4_v_t_36
 (10 3)  (406 67)  (406 67)  routing T_8_4.sp4_v_b_5 <X> T_8_4.sp4_v_t_36


LogicTile_9_4

 (11 2)  (449 66)  (449 66)  routing T_9_4.sp4_h_l_44 <X> T_9_4.sp4_v_t_39


LogicTile_10_4

 (3 6)  (495 70)  (495 70)  routing T_10_4.sp12_h_r_0 <X> T_10_4.sp12_v_t_23
 (3 7)  (495 71)  (495 71)  routing T_10_4.sp12_h_r_0 <X> T_10_4.sp12_v_t_23


LogicTile_12_4

 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23


LogicTile_15_4

 (3 12)  (765 76)  (765 76)  routing T_15_4.sp12_v_t_22 <X> T_15_4.sp12_h_r_1


LogicTile_16_4

 (3 2)  (819 66)  (819 66)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 3)  (819 67)  (819 67)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (13 6)  (829 70)  (829 70)  routing T_16_4.sp4_v_b_5 <X> T_16_4.sp4_v_t_40


LogicTile_17_4

 (6 12)  (880 76)  (880 76)  routing T_17_4.sp4_v_t_43 <X> T_17_4.sp4_v_b_9
 (5 13)  (879 77)  (879 77)  routing T_17_4.sp4_v_t_43 <X> T_17_4.sp4_v_b_9


LogicTile_21_4

 (3 12)  (1093 76)  (1093 76)  routing T_21_4.sp12_v_t_22 <X> T_21_4.sp12_h_r_1


LogicTile_22_4

 (3 2)  (1147 66)  (1147 66)  routing T_22_4.sp12_h_r_0 <X> T_22_4.sp12_h_l_23
 (3 3)  (1147 67)  (1147 67)  routing T_22_4.sp12_h_r_0 <X> T_22_4.sp12_h_l_23


LogicTile_24_4

 (3 6)  (1255 70)  (1255 70)  routing T_24_4.sp12_h_r_0 <X> T_24_4.sp12_v_t_23
 (3 7)  (1255 71)  (1255 71)  routing T_24_4.sp12_h_r_0 <X> T_24_4.sp12_v_t_23


LogicTile_26_4

 (2 14)  (1350 78)  (1350 78)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_4

 (4 8)  (1406 72)  (1406 72)  routing T_27_4.sp4_v_t_47 <X> T_27_4.sp4_v_b_6
 (6 8)  (1408 72)  (1408 72)  routing T_27_4.sp4_v_t_47 <X> T_27_4.sp4_v_b_6


LogicTile_28_4

 (3 2)  (1459 66)  (1459 66)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23
 (3 3)  (1459 67)  (1459 67)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23


LogicTile_29_4

 (13 1)  (1523 65)  (1523 65)  routing T_29_4.sp4_v_t_44 <X> T_29_4.sp4_h_r_2
 (10 4)  (1520 68)  (1520 68)  routing T_29_4.sp4_v_t_46 <X> T_29_4.sp4_h_r_4
 (4 9)  (1514 73)  (1514 73)  routing T_29_4.sp4_h_l_47 <X> T_29_4.sp4_h_r_6
 (6 9)  (1516 73)  (1516 73)  routing T_29_4.sp4_h_l_47 <X> T_29_4.sp4_h_r_6


IO_Tile_33_4

 (5 0)  (1731 64)  (1731 64)  routing T_33_4.span4_horz_41 <X> T_33_4.lc_trk_g0_1
 (6 0)  (1732 64)  (1732 64)  routing T_33_4.span4_horz_41 <X> T_33_4.lc_trk_g0_1
 (7 0)  (1733 64)  (1733 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (1734 64)  (1734 64)  routing T_33_4.span4_horz_41 <X> T_33_4.lc_trk_g0_1
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 65)  (1734 65)  routing T_33_4.span4_horz_41 <X> T_33_4.lc_trk_g0_1
 (17 2)  (1743 66)  (1743 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (14 3)  (1740 67)  (1740 67)  routing T_33_4.span4_vert_t_13 <X> T_33_4.span4_vert_b_1
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (4 4)  (1730 68)  (1730 68)  routing T_33_4.span4_vert_b_12 <X> T_33_4.lc_trk_g0_4
 (10 4)  (1736 68)  (1736 68)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 68)  (1737 68)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g0_4 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 68)  (1743 68)  IOB_0 IO Functioning bit
 (5 5)  (1731 69)  (1731 69)  routing T_33_4.span4_vert_b_12 <X> T_33_4.lc_trk_g0_4
 (7 5)  (1733 69)  (1733 69)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (10 5)  (1736 69)  (1736 69)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 69)  (1737 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 69)  (1743 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 72)  (1742 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (10 10)  (1736 74)  (1736 74)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 74)  (1737 74)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (10 11)  (1736 75)  (1736 75)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 75)  (1737 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 76)  (1738 76)  routing T_33_4.span4_horz_43 <X> T_33_4.span4_vert_t_15
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_horz_39 <X> T_33_4.lc_trk_g1_7
 (6 14)  (1732 78)  (1732 78)  routing T_33_4.span4_horz_39 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 78)  (1734 78)  routing T_33_4.span4_horz_39 <X> T_33_4.lc_trk_g1_7
 (17 14)  (1743 78)  (1743 78)  IOB_1 IO Functioning bit
 (4 15)  (1730 79)  (1730 79)  routing T_33_4.span12_horz_22 <X> T_33_4.lc_trk_g1_6
 (6 15)  (1732 79)  (1732 79)  routing T_33_4.span12_horz_22 <X> T_33_4.lc_trk_g1_6
 (7 15)  (1733 79)  (1733 79)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_22 lc_trk_g1_6


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 60)  (6 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15
 (12 12)  (5 60)  (5 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15


LogicTile_3_3

 (5 10)  (131 58)  (131 58)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43
 (4 11)  (130 59)  (130 59)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (11 10)  (191 58)  (191 58)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_45
 (13 10)  (193 58)  (193 58)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_45
 (19 15)  (199 63)  (199 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_3

 (11 8)  (299 56)  (299 56)  routing T_6_3.sp4_v_t_40 <X> T_6_3.sp4_v_b_8
 (12 9)  (300 57)  (300 57)  routing T_6_3.sp4_v_t_40 <X> T_6_3.sp4_v_b_8


LogicTile_10_3

 (3 6)  (495 54)  (495 54)  routing T_10_3.sp12_h_r_0 <X> T_10_3.sp12_v_t_23
 (3 7)  (495 55)  (495 55)  routing T_10_3.sp12_h_r_0 <X> T_10_3.sp12_v_t_23


LogicTile_14_3

 (3 2)  (711 50)  (711 50)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 3)  (711 51)  (711 51)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23


LogicTile_15_3

 (3 6)  (765 54)  (765 54)  routing T_15_3.sp12_v_b_0 <X> T_15_3.sp12_v_t_23


LogicTile_16_3

 (11 10)  (827 58)  (827 58)  routing T_16_3.sp4_v_b_0 <X> T_16_3.sp4_v_t_45
 (13 10)  (829 58)  (829 58)  routing T_16_3.sp4_v_b_0 <X> T_16_3.sp4_v_t_45


LogicTile_22_3

 (3 2)  (1147 50)  (1147 50)  routing T_22_3.sp12_h_r_0 <X> T_22_3.sp12_h_l_23
 (3 3)  (1147 51)  (1147 51)  routing T_22_3.sp12_h_r_0 <X> T_22_3.sp12_h_l_23


LogicTile_26_3

 (3 2)  (1351 50)  (1351 50)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 3)  (1351 51)  (1351 51)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23


LogicTile_29_3

 (13 5)  (1523 53)  (1523 53)  routing T_29_3.sp4_v_t_37 <X> T_29_3.sp4_h_r_5


LogicTile_30_3

 (10 8)  (1574 56)  (1574 56)  routing T_30_3.sp4_v_t_39 <X> T_30_3.sp4_h_r_7


IO_Tile_33_3

 (4 0)  (1730 48)  (1730 48)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g0_0
 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 49)  (1730 49)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g0_0
 (5 1)  (1731 49)  (1731 49)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g0_0
 (6 1)  (1732 49)  (1732 49)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g0_0
 (7 1)  (1733 49)  (1733 49)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 54)  (1731 54)  routing T_33_3.span4_horz_31 <X> T_33_3.lc_trk_g0_7
 (6 6)  (1732 54)  (1732 54)  routing T_33_3.span4_horz_31 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (1734 55)  (1734 55)  routing T_33_3.span4_horz_31 <X> T_33_3.lc_trk_g0_7
 (16 8)  (1742 56)  (1742 56)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (11 11)  (1737 59)  (1737 59)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_3_2

 (4 6)  (130 38)  (130 38)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_38
 (5 7)  (131 39)  (131 39)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_38


LogicTile_4_2

 (3 6)  (183 38)  (183 38)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (3 7)  (183 39)  (183 39)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (19 15)  (199 47)  (199 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_2

 (3 6)  (603 38)  (603 38)  routing T_12_2.sp12_h_r_0 <X> T_12_2.sp12_v_t_23
 (3 7)  (603 39)  (603 39)  routing T_12_2.sp12_h_r_0 <X> T_12_2.sp12_v_t_23


LogicTile_14_2

 (3 2)  (711 34)  (711 34)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 3)  (711 35)  (711 35)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23


LogicTile_16_2

 (3 2)  (819 34)  (819 34)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 3)  (819 35)  (819 35)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23


LogicTile_18_2

 (3 6)  (931 38)  (931 38)  routing T_18_2.sp12_h_r_0 <X> T_18_2.sp12_v_t_23
 (3 7)  (931 39)  (931 39)  routing T_18_2.sp12_h_r_0 <X> T_18_2.sp12_v_t_23


LogicTile_24_2

 (3 2)  (1255 34)  (1255 34)  routing T_24_2.sp12_h_r_0 <X> T_24_2.sp12_h_l_23
 (3 3)  (1255 35)  (1255 35)  routing T_24_2.sp12_h_r_0 <X> T_24_2.sp12_h_l_23


LogicTile_26_2

 (3 2)  (1351 34)  (1351 34)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 3)  (1351 35)  (1351 35)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23


LogicTile_28_2

 (3 2)  (1459 34)  (1459 34)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 3)  (1459 35)  (1459 35)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23


LogicTile_29_2

 (12 4)  (1522 36)  (1522 36)  routing T_29_2.sp4_v_t_40 <X> T_29_2.sp4_h_r_5


LogicTile_30_2

 (3 2)  (1567 34)  (1567 34)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_h_l_23
 (3 3)  (1567 35)  (1567 35)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_h_l_23
 (12 4)  (1576 36)  (1576 36)  routing T_30_2.sp4_v_t_40 <X> T_30_2.sp4_h_r_5


IO_Tile_33_2

 (4 0)  (1730 32)  (1730 32)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (4 1)  (1730 33)  (1730 33)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (5 1)  (1731 33)  (1731 33)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (6 1)  (1732 33)  (1732 33)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (7 1)  (1733 33)  (1733 33)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (17 2)  (1743 34)  (1743 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (5 4)  (1731 36)  (1731 36)  routing T_33_2.span4_horz_29 <X> T_33_2.lc_trk_g0_5
 (6 4)  (1732 36)  (1732 36)  routing T_33_2.span4_horz_29 <X> T_33_2.lc_trk_g0_5
 (7 4)  (1733 36)  (1733 36)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_29 lc_trk_g0_5
 (10 4)  (1736 36)  (1736 36)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (8 5)  (1734 37)  (1734 37)  routing T_33_2.span4_horz_29 <X> T_33_2.lc_trk_g0_5
 (10 5)  (1736 37)  (1736 37)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 37)  (1743 37)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 38)  (1734 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (5 8)  (1731 40)  (1731 40)  routing T_33_2.span4_vert_b_9 <X> T_33_2.lc_trk_g1_1
 (7 8)  (1733 40)  (1733 40)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 40)  (1734 40)  routing T_33_2.span4_vert_b_9 <X> T_33_2.lc_trk_g1_1
 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0

 (16 9)  (1742 41)  (1742 41)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 42)  (1737 42)  routing T_33_2.lc_trk_g1_1 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_5 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (11 11)  (1737 43)  (1737 43)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 28)  (6 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15
 (12 12)  (5 28)  (5 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15


LogicTile_3_1

 (5 10)  (131 26)  (131 26)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (4 11)  (130 27)  (130 27)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43


LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (3 7)  (183 23)  (183 23)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (19 15)  (199 31)  (199 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_9_1

 (3 4)  (441 20)  (441 20)  routing T_9_1.sp12_v_t_23 <X> T_9_1.sp12_h_r_0


LogicTile_12_1

 (3 4)  (603 20)  (603 20)  routing T_12_1.sp12_v_b_0 <X> T_12_1.sp12_h_r_0
 (3 5)  (603 21)  (603 21)  routing T_12_1.sp12_v_b_0 <X> T_12_1.sp12_h_r_0


LogicTile_13_1

 (3 12)  (657 28)  (657 28)  routing T_13_1.sp12_v_t_22 <X> T_13_1.sp12_h_r_1


LogicTile_14_1

 (3 2)  (711 18)  (711 18)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 3)  (711 19)  (711 19)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23


LogicTile_15_1

 (5 13)  (767 29)  (767 29)  routing T_15_1.sp4_h_r_9 <X> T_15_1.sp4_v_b_9


LogicTile_16_1

 (3 2)  (819 18)  (819 18)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 3)  (819 19)  (819 19)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (2 8)  (818 24)  (818 24)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_20_1

 (3 2)  (1039 18)  (1039 18)  routing T_20_1.sp12_v_t_23 <X> T_20_1.sp12_h_l_23


LogicTile_21_1

 (3 5)  (1093 21)  (1093 21)  routing T_21_1.sp12_h_l_23 <X> T_21_1.sp12_h_r_0


LogicTile_22_1

 (3 6)  (1147 22)  (1147 22)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_v_t_23
 (3 7)  (1147 23)  (1147 23)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_v_t_23


LogicTile_24_1

 (3 7)  (1255 23)  (1255 23)  routing T_24_1.sp12_h_l_23 <X> T_24_1.sp12_v_t_23


RAM_Tile_25_1

 (3 13)  (1309 29)  (1309 29)  routing T_25_1.sp12_h_l_22 <X> T_25_1.sp12_h_r_1


LogicTile_26_1

 (3 2)  (1351 18)  (1351 18)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (3 3)  (1351 19)  (1351 19)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23


LogicTile_28_1

 (3 2)  (1459 18)  (1459 18)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 6)  (1459 22)  (1459 22)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_v_t_23
 (3 7)  (1459 23)  (1459 23)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_v_t_23


LogicTile_29_1

 (10 0)  (1520 16)  (1520 16)  routing T_29_1.sp4_v_t_45 <X> T_29_1.sp4_h_r_1
 (13 5)  (1523 21)  (1523 21)  routing T_29_1.sp4_v_t_37 <X> T_29_1.sp4_h_r_5


IO_Tile_33_1

 (4 0)  (1730 16)  (1730 16)  routing T_33_1.span4_horz_40 <X> T_33_1.lc_trk_g0_0
 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (4 1)  (1730 17)  (1730 17)  routing T_33_1.span4_horz_40 <X> T_33_1.lc_trk_g0_0
 (5 1)  (1731 17)  (1731 17)  routing T_33_1.span4_horz_40 <X> T_33_1.lc_trk_g0_0
 (6 1)  (1732 17)  (1732 17)  routing T_33_1.span4_horz_40 <X> T_33_1.lc_trk_g0_0
 (7 1)  (1733 17)  (1733 17)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (17 2)  (1743 18)  (1743 18)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (10 4)  (1736 20)  (1736 20)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 20)  (1737 20)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g0_6 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 20)  (1743 20)  IOB_0 IO Functioning bit
 (11 5)  (1737 21)  (1737 21)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g0_6 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (6 6)  (1732 22)  (1732 22)  routing T_33_1.span12_horz_23 <X> T_33_1.lc_trk_g0_7
 (7 6)  (1733 22)  (1733 22)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_23 lc_trk_g0_7
 (6 7)  (1732 23)  (1732 23)  routing T_33_1.span12_horz_14 <X> T_33_1.lc_trk_g0_6
 (7 7)  (1733 23)  (1733 23)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_14 lc_trk_g0_6
 (8 7)  (1734 23)  (1734 23)  routing T_33_1.span12_horz_23 <X> T_33_1.lc_trk_g0_7
 (16 8)  (1742 24)  (1742 24)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (11 11)  (1737 27)  (1737 27)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 28)  (1730 28)  routing T_33_1.span4_horz_36 <X> T_33_1.lc_trk_g1_4
 (5 13)  (1731 29)  (1731 29)  routing T_33_1.span4_horz_36 <X> T_33_1.lc_trk_g1_4
 (6 13)  (1732 29)  (1732 29)  routing T_33_1.span4_horz_36 <X> T_33_1.lc_trk_g1_4
 (7 13)  (1733 29)  (1733 29)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (17 14)  (1743 30)  (1743 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 3)  (870 272)  (870 272)  routing T_0_0.padin_2 <X> T_0_0.glb_netwk_2


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (1 0)  (205 15)  (205 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 6)  (207 8)  (207 8)  IO control bit: IODOWN_IE_1

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (17 9)  (185 6)  (185 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (4 8)  (304 7)  (304 7)  routing T_6_0.span4_vert_32 <X> T_6_0.lc_trk_g1_0
 (5 9)  (305 6)  (305 6)  routing T_6_0.span4_vert_32 <X> T_6_0.lc_trk_g1_0
 (6 9)  (306 6)  (306 6)  routing T_6_0.span4_vert_32 <X> T_6_0.lc_trk_g1_0
 (7 9)  (307 6)  (307 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_0 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (376 4)  (376 4)  routing T_7_0.lc_trk_g1_2 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (4 11)  (358 5)  (358 5)  routing T_7_0.span12_vert_18 <X> T_7_0.lc_trk_g1_2
 (6 11)  (360 5)  (360 5)  routing T_7_0.span12_vert_18 <X> T_7_0.lc_trk_g1_2
 (7 11)  (361 5)  (361 5)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_18 lc_trk_g1_2
 (12 11)  (376 5)  (376 5)  routing T_7_0.lc_trk_g1_2 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 2)  (401 12)  (401 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (419 13)  (419 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (3 9)  (423 6)  (423 6)  IO control bit: BIODOWN_IE_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (550 7)  (550 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 1)  (605 14)  (605 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (6 11)  (618 5)  (618 5)  routing T_12_0.span12_vert_10 <X> T_12_0.lc_trk_g1_2
 (7 11)  (619 5)  (619 5)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (6 0)  (780 15)  (780 15)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (7 0)  (781 15)  (781 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (782 15)  (782 15)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (8 1)  (782 14)  (782 14)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (6 5)  (780 10)  (780 10)  routing T_15_0.span12_vert_12 <X> T_15_0.lc_trk_g0_4
 (7 5)  (781 10)  (781 10)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_12 lc_trk_g0_4
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (16 9)  (766 6)  (766 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (794 4)  (794 4)  routing T_15_0.lc_trk_g0_4 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (1 0)  (841 15)  (841 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (0 3)  (839 13)  (839 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (17 5)  (821 10)  (821 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (5 6)  (833 8)  (833 8)  routing T_16_0.span4_horz_r_7 <X> T_16_0.lc_trk_g0_7
 (7 6)  (835 8)  (835 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (836 9)  (836 9)  routing T_16_0.span4_horz_r_7 <X> T_16_0.lc_trk_g0_7
 (3 9)  (843 6)  (843 6)  IO control bit: GIODOWN1_IE_0

 (13 10)  (851 4)  (851 4)  routing T_16_0.lc_trk_g0_7 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (12 11)  (850 5)  (850 5)  routing T_16_0.lc_trk_g0_7 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 5)  (851 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (4 4)  (890 11)  (890 11)  routing T_17_0.span4_vert_44 <X> T_17_0.lc_trk_g0_4
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_4 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (4 5)  (890 10)  (890 10)  routing T_17_0.span4_vert_44 <X> T_17_0.lc_trk_g0_4
 (5 5)  (891 10)  (891 10)  routing T_17_0.span4_vert_44 <X> T_17_0.lc_trk_g0_4
 (6 5)  (892 10)  (892 10)  routing T_17_0.span4_vert_44 <X> T_17_0.lc_trk_g0_4
 (7 5)  (893 10)  (893 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0

 (11 12)  (1015 3)  (1015 3)  routing T_19_0.span4_horz_r_3 <X> T_19_0.span4_horz_l_15


IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (1171 8)  (1171 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (1148 7)  (1148 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (1 11)  (1169 5)  (1169 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0

 (11 12)  (1231 3)  (1231 3)  routing T_23_0.span4_horz_r_3 <X> T_23_0.span4_horz_l_15


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 14)  (1269 0)  (1269 0)  routing T_24_0.span4_horz_r_7 <X> T_24_0.lc_trk_g1_7
 (7 14)  (1271 0)  (1271 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (1272 1)  (1272 1)  routing T_24_0.span4_horz_r_7 <X> T_24_0.lc_trk_g1_7


IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0

 (14 7)  (1384 9)  (1384 9)  routing T_26_0.span4_horz_l_14 <X> T_26_0.span4_horz_r_2


IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0

 (12 12)  (1436 3)  (1436 3)  routing T_27_0.span4_vert_43 <X> T_27_0.span4_horz_l_15


IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (12 10)  (1544 4)  (1544 4)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (4 14)  (1526 0)  (1526 0)  routing T_29_0.span4_horz_r_14 <X> T_29_0.lc_trk_g1_6
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit
 (5 15)  (1527 1)  (1527 1)  routing T_29_0.span4_horz_r_14 <X> T_29_0.lc_trk_g1_6
 (7 15)  (1529 1)  (1529 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


