//
//  AppleARMCPU.cpp
//  AppleARMPlatform
//
//  Created by rms on 5/22/13.
//  Copyright (c) 2013 rms. All rights reserved.
//

#include "AppleARMCPU.h"

#define super IOCPU
OSDefineMetaClassAndStructors(ARMCPU, IOCPU);

bool ARMCPU::init(OSDictionary *propTable) {
    PE_LOG("Initializing ARM CPU.\n");
    if (!super::init(propTable)) {
        panic("IOCPU failed to initialize");
    }
    return true;
}

bool ARMCPU::start(IOService* provider) {
    PE_LOG("Starting ARM cpu provider\n");
    
    if(!super::start(provider)) {
        panic("Failed to start super IOCPU provider");
    }
    
    gIC = new ARMDumbInterruptController;
    if(!gIC) {
        panic("Failed to alloc class for dumb interrupt controller, we suck hard");
    }
    
    gIC->initCPUInterruptController(1);
    gIC->attach(this);
    gIC->registerCPUInterruptController();
    
    setCPUState(kIOCPUStateUninitalized);
    
    initCPU(true);

    registerService();

    ml_processor_info_t info;
    info.cpu_id = this;
    info.boot_cpu = 1;
    info.l2cr_value = 0;
    info.start_paddr = 0x100;
    info.supports_nap = 0;
    info.time_base_enable = NULL;

    kern_return_t result = ml_processor_register(&info, &machProcessor, &ipi_handler);
    PE_LOG("return of ml_processor_register: %d\n", result);
    processor_start(machProcessor);  
  
    return true;
}

void ARMCPU::initCPU(bool boot) {
    PE_LOG("Setting active cpu state\n");
    setCPUState(kIOCPUStateRunning);
}

void ARMCPU::quiesceCPU(void) {
    PE_LOG("Quiescing processor\n");
    return;
}

kern_return_t ARMCPU::startCPU(vm_offset_t start_paddr, vm_offset_t parg_addr) {
    PE_LOG("Starting CPU, start_paddr: 0x%08x, parg_addr: 0x%08x", start_paddr, parg_addr);
    return KERN_FAILURE;
}

void ARMCPU::haltCPU(void) {
    PE_LOG("Halting processor\n");
    return;
}

const OSSymbol* ARMCPU::getCPUName(void) {
    return OSSymbol::withCStringNoCopy("Primary0");
}

/*
 * I AM THOR. THOR HUNGRY, THOR WANT EAT
 */
#undef super
#define super IOCPUInterruptController
OSDefineMetaClassAndStructors(ARMDumbInterruptController, IOCPUInterruptController);

IOReturn ARMDumbInterruptController::handleInterrupt(void *refCon, IOService* nub, int source) {
    IOInterruptVector *intVect;
    intVect = &vectors[0];
    if(!intVect->interruptRegistered)
        return kIOReturnInvalid;
    intVect->handler(intVect->target, refCon, intVect->nub, source);
    return kIOReturnSuccess;
}
