

================================================================
== Vitis HLS Report for 'RoundRobin_Pipeline_VITIS_LOOP_142_2'
================================================================
* Date:           Mon May 12 19:57:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.595 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  0.575 us|  0.575 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_2  |      257|      257|         3|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg9 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 7 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sext_ln150_read = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_sext_ln150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln150_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln150"   --->   Operation 9 'read' 'sext_ln150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln150_cast = sext i58 %sext_ln150_read"   --->   Operation 10 'sext' 'sext_ln150_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_37, i32 0, i32 0, void @empty_26, i32 64, i32 2048, void @empty_25, void @empty_24, void @empty_26, i32 16, i32 16, i32 64, i32 64, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln142 = muxlogic i9 0"   --->   Operation 14 'muxlogic' 'muxLogicData_to_store_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln142 = muxlogic i9 %j_4"   --->   Operation 15 'muxlogic' 'muxLogicAddr_to_store_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln142 = store i9 0, i9 %j_4" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 16 'store' 'store_ln142' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i384 0"   --->   Operation 17 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i384 %shiftreg9"   --->   Operation 18 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.53ns)   --->   "%store_ln0 = store i384 0, i384 %shiftreg9"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_j = muxlogic i9 %j_4"   --->   Operation 21 'muxlogic' 'MuxLogicAddr_to_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = load i9 %j_4" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 22 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.75ns)   --->   "%add_ln142 = add i9 %j, i9 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 23 'add' 'add_ln142' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "%icmp_ln142 = icmp_eq  i9 %j, i9 256" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 24 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %for.inc.i.split, void %for.inc20.i.loopexit8.exitStub" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 25 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i9 %j" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 26 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.53ns)   --->   "%icmp_ln144 = icmp_eq  i2 %trunc_ln142, i2 0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 27 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln142)> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln142 = muxlogic i9 %add_ln142"   --->   Operation 28 'muxlogic' 'muxLogicData_to_store_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln142 = muxlogic i9 %j_4"   --->   Operation 29 'muxlogic' 'muxLogicAddr_to_store_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln142 = store i9 %add_ln142, i9 %j_4" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 30 'store' 'store_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln150_cast" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 31 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicCE_to_gmem0_addr_read = muxlogic"   --->   Operation 32 'muxlogic' 'muxLogicCE_to_gmem0_addr_read' <Predicate = (!icmp_ln142 & icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.00ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 33 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln142 & icmp_ln144)> <Delay = 1.00> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 34 [1/1] (0.53ns)   --->   "%br_ln144 = br void %for.inc.i.split._crit_edge" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 34 'br' 'br_ln144' <Predicate = (!icmp_ln142 & icmp_ln144)> <Delay = 0.53>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.47>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shiftreg9_load = muxlogic i384 %shiftreg9"   --->   Operation 35 'muxlogic' 'MuxLogicAddr_to_shiftreg9_load' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%shiftreg9_load = load i384 %shiftreg9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 36 'load' 'shiftreg9_load' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i384 %shiftreg9_load" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 37 'zext' 'zext_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:143->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 38 'specpipeline' 'specpipeline_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln142 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 40 'specloopname' 'specloopname_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.53ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.i.split._crit_edge, void" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 41 'br' 'br_ln144' <Predicate = (!icmp_ln142)> <Delay = 0.53>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem0_addr_read, void, i512 %zext_ln142, void %for.inc.i.split" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 42 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i512 %empty" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 43 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %empty, i32 128, i32 511" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:145->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 44 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln145 = muxlogic i128 %trunc_ln144"   --->   Operation 45 'muxlogic' 'muxLogicData_to_write_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.94ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %send_fifo_1, i128 %trunc_ln144" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:145->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 46 'write' 'write_ln145' <Predicate = true> <Delay = 0.94> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 512> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln145 = muxlogic i384 %trunc_ln9"   --->   Operation 47 'muxlogic' 'muxLogicData_to_store_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln145 = muxlogic i384 %shiftreg9"   --->   Operation 48 'muxlogic' 'muxLogicAddr_to_store_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.53ns)   --->   "%store_ln145 = store i384 %trunc_ln9, i384 %shiftreg9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:145->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 49 'store' 'store_ln145' <Predicate = true> <Delay = 0.53>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.inc.i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244]   --->   Operation 50 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.222ns, clock uncertainty: 0.600ns.

 <State 1>: 1.595ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln142', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) of constant 0 on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244 [14]  (0.420 ns)
	'load' operation 9 bit ('j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln142', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) [23]  (0.756 ns)
	'store' operation 0 bit ('store_ln142', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) of variable 'add_ln142', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244 on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244 [48]  (0.420 ns)

 <State 2>: 1.535ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem0_addr', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) [28]  (0.000 ns)
	bus read operation ('gmem0_addr_read', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) on port 'gmem0' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) [38]  (1.000 ns)
	blocking operation 0.535 ns on control path)

 <State 3>: 1.478ns
The critical path consists of the following:
	'muxlogic' operation 384 bit ('MuxLogicAddr_to_shiftreg9_load') [26]  (0.000 ns)
	'load' operation 384 bit ('shiftreg9_load', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) on local variable 'shiftreg9' [27]  (0.000 ns)
	multiplexor before 'phi' operation 512 bit ('empty', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) with incoming values : ('zext_ln142', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) ('gmem0_addr_read', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) [41]  (0.535 ns)
	'phi' operation 512 bit ('empty', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) with incoming values : ('zext_ln142', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) ('gmem0_addr_read', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) [41]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln145') [44]  (0.000 ns)
	fifo write operation ('write_ln145', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:145->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) on port 'send_fifo_1' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:145->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244) [45]  (0.943 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
