Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Jan 29 13:53:39 2023
| Host         : Dsuad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation
| Design       : soc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  56          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (75)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: SWCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (75)
-------------------------------------------------
 There are 75 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   76          inf        0.000                      0                   76           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Pmlpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SWDIO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.270ns  (logic 4.324ns (59.474%)  route 2.946ns (40.526%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Pmlpw6_reg/C
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_cortexm0integration/u_logic/Pmlpw6_reg/Q
                         net (fo=44, routed)          1.119     1.575    u_cortexm0integration/u_logic/Pmlpw6
    SLICE_X62Y90         LUT3 (Prop_lut3_I1_O)        0.150     1.725 r  u_cortexm0integration/u_logic/SWDIO_IOBUF_inst_i_1/O
                         net (fo=2, routed)           1.828     3.552    SWDIO_IOBUF_inst/I
    L2                   OBUFT (Prop_obuft_I_O)       3.718     7.270 r  SWDIO_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.270    SWDIO
    L2                                                                r  SWDIO (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Zslpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/Ahlpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.622ns  (logic 1.418ns (25.224%)  route 4.204ns (74.776%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Zslpw6_reg/C
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_cortexm0integration/u_logic/Zslpw6_reg/Q
                         net (fo=13, routed)          1.306     1.762    u_cortexm0integration/u_logic/Zslpw6
    SLICE_X63Y90         LUT5 (Prop_lut5_I1_O)        0.152     1.914 r  u_cortexm0integration/u_logic/Gylpw6_i_5/O
                         net (fo=3, routed)           0.964     2.879    u_cortexm0integration/u_logic/Gylpw6_i_5_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I2_O)        0.326     3.205 r  u_cortexm0integration/u_logic/Bclpw6_i_6/O
                         net (fo=2, routed)           1.108     4.313    u_cortexm0integration/u_logic/Bclpw6_i_6_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I0_O)        0.152     4.465 r  u_cortexm0integration/u_logic/Bclpw6_i_4/O
                         net (fo=2, routed)           0.825     5.290    u_cortexm0integration/u_logic/Bclpw6_i_4_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I2_O)        0.332     5.622 r  u_cortexm0integration/u_logic/Ahlpw6_i_1/O
                         net (fo=1, routed)           0.000     5.622    u_cortexm0integration/u_logic/Zehpw6_6
    SLICE_X62Y88         FDRE                                         r  u_cortexm0integration/u_logic/Ahlpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Bclpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/Li7ax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.563ns  (logic 0.977ns (17.561%)  route 4.586ns (82.439%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Bclpw6_reg/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_cortexm0integration/u_logic/Bclpw6_reg/Q
                         net (fo=35, routed)          1.258     1.714    u_cortexm0integration/u_logic/Bclpw6
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.124     1.838 f  u_cortexm0integration/u_logic/Gylpw6_i_6/O
                         net (fo=1, routed)           0.667     2.505    u_cortexm0integration/u_logic/Gylpw6_i_6_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I3_O)        0.124     2.629 f  u_cortexm0integration/u_logic/Gylpw6_i_3/O
                         net (fo=8, routed)           1.004     3.633    u_cortexm0integration/u_logic/Gylpw6_i_3_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I2_O)        0.124     3.757 f  u_cortexm0integration/u_logic/Zwnpw6_i_3/O
                         net (fo=32, routed)          1.086     4.843    u_cortexm0integration/u_logic/Zwnpw6_i_3_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I0_O)        0.149     4.992 r  u_cortexm0integration/u_logic/Li7ax6_i_1/O
                         net (fo=1, routed)           0.571     5.563    u_cortexm0integration/u_logic/Li7ax6_i_1_n_0
    SLICE_X60Y88         FDSE                                         r  u_cortexm0integration/u_logic/Li7ax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Bclpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/J4cbx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.471ns  (logic 1.182ns (21.607%)  route 4.289ns (78.393%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Bclpw6_reg/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_cortexm0integration/u_logic/Bclpw6_reg/Q
                         net (fo=35, routed)          1.258     1.714    u_cortexm0integration/u_logic/Bclpw6
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.124     1.838 r  u_cortexm0integration/u_logic/Gylpw6_i_6/O
                         net (fo=1, routed)           0.667     2.505    u_cortexm0integration/u_logic/Gylpw6_i_6_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I3_O)        0.124     2.629 r  u_cortexm0integration/u_logic/Gylpw6_i_3/O
                         net (fo=8, routed)           1.367     3.996    u_cortexm0integration/u_logic/Gylpw6_i_3_n_0
    SLICE_X61Y90         LUT5 (Prop_lut5_I2_O)        0.152     4.148 f  u_cortexm0integration/u_logic/Zwnpw6_i_2/O
                         net (fo=8, routed)           0.996     5.145    u_cortexm0integration/u_logic/Zwnpw6_i_2_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I0_O)        0.326     5.471 r  u_cortexm0integration/u_logic/J4cbx6_i_1/O
                         net (fo=1, routed)           0.000     5.471    u_cortexm0integration/u_logic/R0yhu6
    SLICE_X59Y89         FDRE                                         r  u_cortexm0integration/u_logic/J4cbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Bclpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/Zwnpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.347ns  (logic 0.952ns (17.804%)  route 4.395ns (82.196%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Bclpw6_reg/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_cortexm0integration/u_logic/Bclpw6_reg/Q
                         net (fo=35, routed)          1.258     1.714    u_cortexm0integration/u_logic/Bclpw6
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.124     1.838 f  u_cortexm0integration/u_logic/Gylpw6_i_6/O
                         net (fo=1, routed)           0.667     2.505    u_cortexm0integration/u_logic/Gylpw6_i_6_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I3_O)        0.124     2.629 f  u_cortexm0integration/u_logic/Gylpw6_i_3/O
                         net (fo=8, routed)           1.004     3.633    u_cortexm0integration/u_logic/Gylpw6_i_3_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I2_O)        0.124     3.757 f  u_cortexm0integration/u_logic/Zwnpw6_i_3/O
                         net (fo=32, routed)          1.466     5.223    u_cortexm0integration/u_logic/Zwnpw6_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.347 r  u_cortexm0integration/u_logic/Zwnpw6_i_1/O
                         net (fo=1, routed)           0.000     5.347    u_cortexm0integration/u_logic/A2yhu6
    SLICE_X58Y90         FDRE                                         r  u_cortexm0integration/u_logic/Zwnpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Bclpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/C72qw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.319ns  (logic 1.182ns (22.222%)  route 4.137ns (77.778%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Bclpw6_reg/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_cortexm0integration/u_logic/Bclpw6_reg/Q
                         net (fo=35, routed)          1.258     1.714    u_cortexm0integration/u_logic/Bclpw6
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.124     1.838 r  u_cortexm0integration/u_logic/Gylpw6_i_6/O
                         net (fo=1, routed)           0.667     2.505    u_cortexm0integration/u_logic/Gylpw6_i_6_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I3_O)        0.124     2.629 r  u_cortexm0integration/u_logic/Gylpw6_i_3/O
                         net (fo=8, routed)           1.367     3.996    u_cortexm0integration/u_logic/Gylpw6_i_3_n_0
    SLICE_X61Y90         LUT5 (Prop_lut5_I2_O)        0.152     4.148 f  u_cortexm0integration/u_logic/Zwnpw6_i_2/O
                         net (fo=8, routed)           0.845     4.993    u_cortexm0integration/u_logic/Zwnpw6_i_2_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.326     5.319 r  u_cortexm0integration/u_logic/C72qw6_i_1/O
                         net (fo=1, routed)           0.000     5.319    u_cortexm0integration/u_logic/T1yhu6
    SLICE_X58Y90         FDRE                                         r  u_cortexm0integration/u_logic/C72qw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Bclpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/Nfqpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.312ns  (logic 1.182ns (22.253%)  route 4.130ns (77.747%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Bclpw6_reg/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_cortexm0integration/u_logic/Bclpw6_reg/Q
                         net (fo=35, routed)          1.258     1.714    u_cortexm0integration/u_logic/Bclpw6
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.124     1.838 r  u_cortexm0integration/u_logic/Gylpw6_i_6/O
                         net (fo=1, routed)           0.667     2.505    u_cortexm0integration/u_logic/Gylpw6_i_6_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I3_O)        0.124     2.629 r  u_cortexm0integration/u_logic/Gylpw6_i_3/O
                         net (fo=8, routed)           1.367     3.996    u_cortexm0integration/u_logic/Gylpw6_i_3_n_0
    SLICE_X61Y90         LUT5 (Prop_lut5_I2_O)        0.152     4.148 f  u_cortexm0integration/u_logic/Zwnpw6_i_2/O
                         net (fo=8, routed)           0.838     4.986    u_cortexm0integration/u_logic/Zwnpw6_i_2_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.326     5.312 r  u_cortexm0integration/u_logic/Nfqpw6_i_1/O
                         net (fo=1, routed)           0.000     5.312    u_cortexm0integration/u_logic/F1yhu6
    SLICE_X58Y90         FDRE                                         r  u_cortexm0integration/u_logic/Nfqpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Bclpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/Yzlpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.283ns  (logic 0.952ns (18.020%)  route 4.331ns (81.980%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Bclpw6_reg/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_cortexm0integration/u_logic/Bclpw6_reg/Q
                         net (fo=35, routed)          1.258     1.714    u_cortexm0integration/u_logic/Bclpw6
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.124     1.838 f  u_cortexm0integration/u_logic/Gylpw6_i_6/O
                         net (fo=1, routed)           0.667     2.505    u_cortexm0integration/u_logic/Gylpw6_i_6_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I3_O)        0.124     2.629 f  u_cortexm0integration/u_logic/Gylpw6_i_3/O
                         net (fo=8, routed)           1.004     3.633    u_cortexm0integration/u_logic/Gylpw6_i_3_n_0
    SLICE_X59Y87         LUT3 (Prop_lut3_I2_O)        0.124     3.757 f  u_cortexm0integration/u_logic/Zwnpw6_i_3/O
                         net (fo=32, routed)          1.402     5.159    u_cortexm0integration/u_logic/Zwnpw6_i_3_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.283 r  u_cortexm0integration/u_logic/Yzlpw6_i_1/O
                         net (fo=1, routed)           0.000     5.283    u_cortexm0integration/u_logic/C3yhu6
    SLICE_X61Y87         FDRE                                         r  u_cortexm0integration/u_logic/Yzlpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Bclpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/D2opw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.225ns  (logic 1.182ns (22.623%)  route 4.043ns (77.377%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Bclpw6_reg/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_cortexm0integration/u_logic/Bclpw6_reg/Q
                         net (fo=35, routed)          1.258     1.714    u_cortexm0integration/u_logic/Bclpw6
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.124     1.838 r  u_cortexm0integration/u_logic/Gylpw6_i_6/O
                         net (fo=1, routed)           0.667     2.505    u_cortexm0integration/u_logic/Gylpw6_i_6_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I3_O)        0.124     2.629 r  u_cortexm0integration/u_logic/Gylpw6_i_3/O
                         net (fo=8, routed)           1.367     3.996    u_cortexm0integration/u_logic/Gylpw6_i_3_n_0
    SLICE_X61Y90         LUT5 (Prop_lut5_I2_O)        0.152     4.148 f  u_cortexm0integration/u_logic/Zwnpw6_i_2/O
                         net (fo=8, routed)           0.751     4.899    u_cortexm0integration/u_logic/Zwnpw6_i_2_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.326     5.225 r  u_cortexm0integration/u_logic/D2opw6_i_1/O
                         net (fo=1, routed)           0.000     5.225    u_cortexm0integration/u_logic/Wsxhu6
    SLICE_X61Y87         FDRE                                         r  u_cortexm0integration/u_logic/D2opw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Bclpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/L5lpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.172ns  (logic 1.182ns (22.852%)  route 3.990ns (77.148%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Bclpw6_reg/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_cortexm0integration/u_logic/Bclpw6_reg/Q
                         net (fo=35, routed)          1.258     1.714    u_cortexm0integration/u_logic/Bclpw6
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.124     1.838 r  u_cortexm0integration/u_logic/Gylpw6_i_6/O
                         net (fo=1, routed)           0.667     2.505    u_cortexm0integration/u_logic/Gylpw6_i_6_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I3_O)        0.124     2.629 r  u_cortexm0integration/u_logic/Gylpw6_i_3/O
                         net (fo=8, routed)           1.367     3.996    u_cortexm0integration/u_logic/Gylpw6_i_3_n_0
    SLICE_X61Y90         LUT5 (Prop_lut5_I2_O)        0.152     4.148 f  u_cortexm0integration/u_logic/Zwnpw6_i_2/O
                         net (fo=8, routed)           0.698     4.846    u_cortexm0integration/u_logic/Zwnpw6_i_2_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I0_O)        0.326     5.172 r  u_cortexm0integration/u_logic/L5lpw6_i_1/O
                         net (fo=1, routed)           0.000     5.172    u_cortexm0integration/u_logic/Zqxhu6
    SLICE_X61Y89         FDRE                                         r  u_cortexm0integration/u_logic/L5lpw6_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/T82qw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/C72qw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/T82qw6_reg/C
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_cortexm0integration/u_logic/T82qw6_reg/Q
                         net (fo=2, routed)           0.070     0.211    u_cortexm0integration/u_logic/T82qw6
    SLICE_X58Y90         LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  u_cortexm0integration/u_logic/C72qw6_i_1/O
                         net (fo=1, routed)           0.000     0.256    u_cortexm0integration/u_logic/T1yhu6
    SLICE_X58Y90         FDRE                                         r  u_cortexm0integration/u_logic/C72qw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Golpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/Vplpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.205%)  route 0.140ns (49.795%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Golpw6_reg/C
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_cortexm0integration/u_logic/Golpw6_reg/Q
                         net (fo=16, routed)          0.140     0.281    u_cortexm0integration/u_logic/Golpw6
    SLICE_X63Y86         FDRE                                         r  u_cortexm0integration/u_logic/Vplpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Nfqpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/Ehqpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (49.959%)  route 0.141ns (50.041%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Nfqpw6_reg/C
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_cortexm0integration/u_logic/Nfqpw6_reg/Q
                         net (fo=4, routed)           0.141     0.282    u_cortexm0integration/u_logic/Nfqpw6
    SLICE_X59Y90         FDRE                                         r  u_cortexm0integration/u_logic/Ehqpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Kadbx6_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_cortexm0integration/u_logic/Bcdbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDSE                         0.000     0.000 r  u_cortexm0integration/u_logic/Kadbx6_reg/C
    SLICE_X58Y88         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  u_cortexm0integration/u_logic/Kadbx6_reg/Q
                         net (fo=2, routed)           0.097     0.238    u_cortexm0integration/u_logic/Kadbx6
    SLICE_X59Y88         LUT5 (Prop_lut5_I2_O)        0.045     0.283 r  u_cortexm0integration/u_logic/Bcdbx6_i_1/O
                         net (fo=1, routed)           0.000     0.283    u_cortexm0integration/u_logic/Pzxhu6
    SLICE_X59Y88         FDRE                                         r  u_cortexm0integration/u_logic/Bcdbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Ehqpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/Nfqpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Ehqpw6_reg/C
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_cortexm0integration/u_logic/Ehqpw6_reg/Q
                         net (fo=1, routed)           0.098     0.239    u_cortexm0integration/u_logic/Ehqpw6
    SLICE_X58Y90         LUT6 (Prop_lut6_I1_O)        0.045     0.284 r  u_cortexm0integration/u_logic/Nfqpw6_i_1/O
                         net (fo=1, routed)           0.000     0.284    u_cortexm0integration/u_logic/F1yhu6
    SLICE_X58Y90         FDRE                                         r  u_cortexm0integration/u_logic/Nfqpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Qa1qw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/Yzlpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Qa1qw6_reg/C
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_cortexm0integration/u_logic/Qa1qw6_reg/Q
                         net (fo=4, routed)           0.083     0.247    u_cortexm0integration/u_logic/Qa1qw6
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.045     0.292 r  u_cortexm0integration/u_logic/Yzlpw6_i_1/O
                         net (fo=1, routed)           0.000     0.292    u_cortexm0integration/u_logic/C3yhu6
    SLICE_X61Y87         FDRE                                         r  u_cortexm0integration/u_logic/Yzlpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Hlwpw6_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_cortexm0integration/u_logic/E97ax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDSE                         0.000     0.000 r  u_cortexm0integration/u_logic/Hlwpw6_reg/C
    SLICE_X59Y87         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  u_cortexm0integration/u_logic/Hlwpw6_reg/Q
                         net (fo=2, routed)           0.108     0.249    u_cortexm0integration/u_logic/Hlwpw6
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.045     0.294 r  u_cortexm0integration/u_logic/E97ax6_i_1/O
                         net (fo=1, routed)           0.000     0.294    u_cortexm0integration/u_logic/Sxxhu6
    SLICE_X58Y87         FDRE                                         r  u_cortexm0integration/u_logic/E97ax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Hpcbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/J4cbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Hpcbx6_reg/C
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_cortexm0integration/u_logic/Hpcbx6_reg/Q
                         net (fo=1, routed)           0.108     0.249    u_cortexm0integration/u_logic/Hpcbx6
    SLICE_X59Y89         LUT6 (Prop_lut6_I1_O)        0.045     0.294 r  u_cortexm0integration/u_logic/J4cbx6_i_1/O
                         net (fo=1, routed)           0.000     0.294    u_cortexm0integration/u_logic/R0yhu6
    SLICE_X59Y89         FDRE                                         r  u_cortexm0integration/u_logic/J4cbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Bcdbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/Sddbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.568%)  route 0.111ns (37.432%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Bcdbx6_reg/C
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_cortexm0integration/u_logic/Bcdbx6_reg/Q
                         net (fo=2, routed)           0.111     0.252    u_cortexm0integration/u_logic/Bcdbx6
    SLICE_X60Y88         LUT5 (Prop_lut5_I4_O)        0.045     0.297 r  u_cortexm0integration/u_logic/Sddbx6_i_1/O
                         net (fo=1, routed)           0.000     0.297    u_cortexm0integration/u_logic/Sddbx6_i_1_n_0
    SLICE_X60Y88         FDSE                                         r  u_cortexm0integration/u_logic/Sddbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cortexm0integration/u_logic/Yzlpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_cortexm0integration/u_logic/Zgfax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.748%)  route 0.120ns (39.252%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE                         0.000     0.000 r  u_cortexm0integration/u_logic/Yzlpw6_reg/C
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_cortexm0integration/u_logic/Yzlpw6_reg/Q
                         net (fo=2, routed)           0.120     0.261    u_cortexm0integration/u_logic/Yzlpw6
    SLICE_X63Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.306 r  u_cortexm0integration/u_logic/Zgfax6_i_1/O
                         net (fo=1, routed)           0.000     0.306    u_cortexm0integration/u_logic/Dtxhu6
    SLICE_X63Y87         FDRE                                         r  u_cortexm0integration/u_logic/Zgfax6_reg/D
  -------------------------------------------------------------------    -------------------





