  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=conv2d.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/conv2d.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=conv2d_tb.cpp' from hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/conv2d_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=conv2d' from hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [HLS 200-2191] C-Simulation will use clang-16 as the compiler
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../conv2d_tb.cpp in debug mode
   Generating csim.exe
Starting testbench...
conv2d finished
output[0] = 1.590000
output[1] = 2.040000
output[2] = 2.490000
output[3] = 2.940000
output[4] = 3.390000
output[5] = 3.840000
output[6] = 4.290000
output[7] = 4.740000
output[8] = 5.190000
output[9] = 5.639999
output[10] = 6.090000
output[11] = 6.540000
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.55 seconds; peak allocated memory: 135.078 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 10s
