#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr  2 18:09:43 2024
# Process ID: 19916
# Current directory: C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1
# Command line: vivado.exe -log rx_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rx_wrapper.tcl
# Log file: C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/rx_wrapper.vds
# Journal file: C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rx_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 396.406 ; gain = 77.230
Command: synth_design -top rx_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 497.250 ; gain = 99.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rx_wrapper' [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/hdl/rx_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'rx' [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/synth/rx.v:13]
INFO: [Synth 8-6157] synthesizing module 'rx_axi_ethernetlite_0_0' [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rx_axi_ethernetlite_0_0' (2#1) [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_axi_ethernetlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_ethernetlite_0' of module 'rx_axi_ethernetlite_0_0' requires 34 connections, but only 32 given [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/synth/rx.v:122]
INFO: [Synth 8-6157] synthesizing module 'rx_blk_mem_gen_0_0' [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rx_blk_mem_gen_0_0' (3#1) [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0' of module 'rx_blk_mem_gen_0_0' requires 7 connections, but only 6 given [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/synth/rx.v:155]
INFO: [Synth 8-6157] synthesizing module 'rx_clk_wiz_0_0' [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rx_clk_wiz_0_0' (4#1) [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rx_depacketizer_0_0' [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_depacketizer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rx_depacketizer_0_0' (5#1) [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_depacketizer_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/synth/rx.v:191]
INFO: [Synth 8-6157] synthesizing module 'rx_ila_0_0' [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rx_ila_0_0' (6#1) [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rx_mii_to_rmii_0_0' [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_mii_to_rmii_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rx_mii_to_rmii_0_0' (7#1) [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_mii_to_rmii_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rx_ov7670_vga_0_0' [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_ov7670_vga_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rx_ov7670_vga_0_0' (8#1) [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_ov7670_vga_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ov7670_vga_0' of module 'rx_ov7670_vga_0_0' requires 9 connections, but only 8 given [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/synth/rx.v:230]
INFO: [Synth 8-6157] synthesizing module 'rx_proc_sys_reset_0_0' [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rx_proc_sys_reset_0_0' (9#1) [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/.Xil/Vivado-19916-josh/realtime/rx_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'rx_proc_sys_reset_0_0' requires 10 connections, but only 6 given [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/synth/rx.v:239]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_ethernetlite_0'. This will prevent further optimization [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/synth/rx.v:122]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/synth/rx.v:191]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'depacketizer_0'. This will prevent further optimization [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/synth/rx.v:167]
INFO: [Synth 8-6155] done synthesizing module 'rx' (10#1) [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/synth/rx.v:13]
INFO: [Synth 8-6155] done synthesizing module 'rx_wrapper' (11#1) [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/hdl/rx_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 552.789 ; gain = 154.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 552.789 ; gain = 154.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 552.789 ; gain = 154.652
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_depacketizer_0_0/rx_depacketizer_0_0/rx_depacketizer_0_0_in_context.xdc] for cell 'rx_i/depacketizer_0'
Finished Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_depacketizer_0_0/rx_depacketizer_0_0/rx_depacketizer_0_0_in_context.xdc] for cell 'rx_i/depacketizer_0'
Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_clk_wiz_0_0/rx_clk_wiz_0_0/rx_clk_wiz_0_0_in_context.xdc] for cell 'rx_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_clk_wiz_0_0/rx_clk_wiz_0_0/rx_clk_wiz_0_0_in_context.xdc] for cell 'rx_i/clk_wiz_0'
Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_proc_sys_reset_0_0/rx_proc_sys_reset_0_0/rx_proc_sys_reset_0_0_in_context.xdc] for cell 'rx_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_proc_sys_reset_0_0/rx_proc_sys_reset_0_0/rx_proc_sys_reset_0_0_in_context.xdc] for cell 'rx_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_axi_ethernetlite_0_0/rx_axi_ethernetlite_0_0/rx_axi_ethernetlite_0_0_in_context.xdc] for cell 'rx_i/axi_ethernetlite_0'
Finished Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_axi_ethernetlite_0_0/rx_axi_ethernetlite_0_0/rx_axi_ethernetlite_0_0_in_context.xdc] for cell 'rx_i/axi_ethernetlite_0'
Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_mii_to_rmii_0_0/rx_mii_to_rmii_0_0/rx_mii_to_rmii_0_0_in_context.xdc] for cell 'rx_i/mii_to_rmii_0'
Finished Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_mii_to_rmii_0_0/rx_mii_to_rmii_0_0/rx_mii_to_rmii_0_0_in_context.xdc] for cell 'rx_i/mii_to_rmii_0'
Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_ila_0_0/rx_ila_0_0/rx_ila_0_0_in_context.xdc] for cell 'rx_i/ila_0'
Finished Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_ila_0_0/rx_ila_0_0/rx_ila_0_0_in_context.xdc] for cell 'rx_i/ila_0'
Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_blk_mem_gen_0_0/rx_blk_mem_gen_0_0/rx_blk_mem_gen_0_0_in_context.xdc] for cell 'rx_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_blk_mem_gen_0_0/rx_blk_mem_gen_0_0/rx_blk_mem_gen_0_0_in_context.xdc] for cell 'rx_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_ov7670_vga_0_0/rx_ov7670_vga_0_0/rx_ov7670_vga_0_0_in_context.xdc] for cell 'rx_i/ov7670_vga_0'
Finished Parsing XDC File [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_ov7670_vga_0_0/rx_ov7670_vga_0_0/rx_ov7670_vga_0_0_in_context.xdc] for cell 'rx_i/ov7670_vga_0'
Parsing XDC File [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'pclk_0_IBUF'. [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/constrs_1/new/constraints.xdc:14]
Finished Parsing XDC File [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/rx_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rx_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rx_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 837.094 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 837.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 837.094 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 837.094 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'rx_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 837.094 ; gain = 438.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 837.094 ; gain = 438.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_clk_wiz_0_0/rx_clk_wiz_0_0/rx_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_clk_wiz_0_0/rx_clk_wiz_0_0/rx_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for rx_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rx_i/depacketizer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rx_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rx_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rx_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rx_i/mii_to_rmii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rx_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rx_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rx_i/ov7670_vga_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 837.094 ; gain = 438.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 837.094 ; gain = 438.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 837.094 ; gain = 438.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'rx_i/clk_wiz_0/clk_out1' to pin 'rx_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rx_i/axi_ethernetlite_0/phy_rx_clk' to pin 'rx_i/mii_to_rmii_0/bbstub_rmii2mac_rx_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rx_i/axi_ethernetlite_0/phy_tx_clk' to pin 'rx_i/mii_to_rmii_0/bbstub_rmii2mac_tx_clk/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 873.145 ; gain = 475.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 873.219 ; gain = 475.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 883.332 ; gain = 485.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0 has unconnected pin clkb
CRITICAL WARNING: [Synth 8-4442] BlackBox module ov7670_vga_0 has unconnected pin clk25
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 883.332 ; gain = 485.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 883.332 ; gain = 485.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 883.332 ; gain = 485.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 883.332 ; gain = 485.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 883.332 ; gain = 485.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 883.332 ; gain = 485.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |rx_axi_ethernetlite_0_0 |         1|
|2     |rx_blk_mem_gen_0_0      |         1|
|3     |rx_clk_wiz_0_0          |         1|
|4     |rx_depacketizer_0_0     |         1|
|5     |rx_ila_0_0              |         1|
|6     |rx_mii_to_rmii_0_0      |         1|
|7     |rx_ov7670_vga_0_0       |         1|
|8     |rx_proc_sys_reset_0_0   |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |rx_axi_ethernetlite_0_0 |     1|
|2     |rx_blk_mem_gen_0_0      |     1|
|3     |rx_clk_wiz_0_0          |     1|
|4     |rx_depacketizer_0_0     |     1|
|5     |rx_ila_0_0              |     1|
|6     |rx_mii_to_rmii_0_0      |     1|
|7     |rx_ov7670_vga_0_0       |     1|
|8     |rx_proc_sys_reset_0_0   |     1|
|9     |IBUF                    |     6|
|10    |IOBUF                   |     1|
|11    |OBUF                    |    19|
+------+------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   240|
|2     |  rx_i   |rx     |   214|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 883.332 ; gain = 485.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 883.332 ; gain = 200.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 883.332 ; gain = 485.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 893.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 893.711 ; gain = 497.305
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 893.711 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/synth_1/rx_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rx_wrapper_utilization_synth.rpt -pb rx_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 18:10:37 2024...
