Analysis & Synthesis report for SoC
Thu Jul 02 00:53:10 2020
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Logic Cells Representing Combinational Loops
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_tk24:auto_generated
 18. Parameter Settings for User Entity Instance: MyMemory:SummonMemory|altsyncram:altsyncram_component
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32D"
 21. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18C"
 22. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32C"
 23. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder10:Add10B"
 24. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18B"
 25. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder26:Add26B"
 26. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32B"
 27. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder6:Add6"
 28. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder10:Add10A"
 29. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder14:Add14"
 30. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18A"
 31. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder22:Add22"
 32. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder26:Add26A"
 33. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder30:Add30"
 34. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32A"
 35. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP15"
 36. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP14"
 37. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP13"
 38. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP12"
 39. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP11"
 40. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP10"
 41. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9"
 42. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8"
 43. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7"
 44. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6"
 45. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5"
 46. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4"
 47. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3"
 48. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2"
 49. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1"
 50. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0"
 51. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD15"
 52. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD14"
 53. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD13"
 54. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD12"
 55. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD11"
 56. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD10"
 57. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD9"
 58. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD8"
 59. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD7"
 60. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD6"
 61. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD5"
 62. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD4"
 63. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD3"
 64. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD2"
 65. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD1"
 66. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD0"
 67. Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"
 68. Port Connectivity Checks: "RiscV:CpuRiscV"
 69. Post-Synthesis Netlist Statistics for Top Partition
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jul 02 00:53:10 2020      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; SoC                                        ;
; Top-level Entity Name           ; SoC                                        ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1622                                       ;
; Total pins                      ; 50                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 131,072                                    ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SoC                ; SoC                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------+---------+
; VHDL/MyMemory.vhd                ; yes             ; User Wizard-Generated File            ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd             ;         ;
; VHDL/MulCounter.vhd              ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd           ;         ;
; VHDL/PeriphericCircuit.vhd       ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd    ;         ;
; VHDL/OutputControlPackage.vhd    ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd ;         ;
; VHDL/SinglePartialProduct.vhd    ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd ;         ;
; VHDL/Multiplier32Bits.vhd        ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd     ;         ;
; VHDL/LogicalShiftRight.vhd       ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd    ;         ;
; VHDL/LeftShift.vhd               ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd            ;         ;
; VHDL/FullPartialProduct.vhd      ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd   ;         ;
; VHDL/CRAAdder32.vhd              ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd           ;         ;
; VHDL/CRAAdder30.vhd              ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd           ;         ;
; VHDL/CRAAdder26.vhd              ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd           ;         ;
; VHDL/CRAAdder22.vhd              ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd           ;         ;
; VHDL/CRAAdder18.vhd              ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd           ;         ;
; VHDL/CRAAdder14.vhd              ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd           ;         ;
; VHDL/CRAAdder10.vhd              ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd           ;         ;
; VHDL/CRAAdder6.vhd               ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd            ;         ;
; VHDL/BoothDecoder.vhd            ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd         ;         ;
; VHDL/BlockXor.vhd                ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd             ;         ;
; VHDL/BlockOr.vhd                 ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd              ;         ;
; VHDL/BlockAnd.vhd                ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd             ;         ;
; VHDL/ArithmeticShiftRight.vhd    ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd ;         ;
; VHDL/ALU.vhd                     ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd                  ;         ;
; VHDL/MAR.vhd                     ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd                  ;         ;
; VHDL/Counter.vhd                 ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd              ;         ;
; VHDL/Word.vhd                    ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd                 ;         ;
; VHDL/Sp.vhd                      ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd                   ;         ;
; VHDL/RegistersPackage.vhd        ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd     ;         ;
; VHDL/RegistersBlock.vhd          ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd       ;         ;
; VHDL/Registers.vhd               ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd            ;         ;
; VHDL/PC.vhd                      ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd                   ;         ;
; VHDL/OutputManager.vhd           ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd        ;         ;
; VHDL/Ir.vhd                      ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd                   ;         ;
; VHDL/InputManager.vhd            ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd         ;         ;
; VHDL/CSR.vhd                     ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd                  ;         ;
; VHDL/ControlUnit.vhd             ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd          ;         ;
; VHDL/SoC.vhd                     ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd                  ;         ;
; VHDL/RiscV.vhd                   ; yes             ; User VHDL File                        ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd                ;         ;
; VHDL/MemoryData.hex              ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MemoryData.hex           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                          ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_tk24.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/db/altsyncram_tk24.tdf        ;         ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2494      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 3511      ;
;     -- 7 input functions                    ; 83        ;
;     -- 6 input functions                    ; 1189      ;
;     -- 5 input functions                    ; 1002      ;
;     -- 4 input functions                    ; 471       ;
;     -- <=3 input functions                  ; 766       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1622      ;
;                                             ;           ;
; I/O pins                                    ; 50        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 131072    ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 1654      ;
; Total fan-out                               ; 23827     ;
; Average fan-out                             ; 4.53      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+---------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |SoC                                        ; 3511 (182)        ; 1622 (0)     ; 131072            ; 0          ; 50   ; 0            ; |SoC                                                                                                                  ; work         ;
;    |MyMemory:SummonMemory|                  ; 0 (0)             ; 0 (0)        ; 131072            ; 0          ; 0    ; 0            ; |SoC|MyMemory:SummonMemory                                                                                            ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 131072            ; 0          ; 0    ; 0            ; |SoC|MyMemory:SummonMemory|altsyncram:altsyncram_component                                                            ; work         ;
;          |altsyncram_tk24:auto_generated|   ; 0 (0)             ; 0 (0)        ; 131072            ; 0          ; 0    ; 0            ; |SoC|MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_tk24:auto_generated                             ; work         ;
;    |PeriphericCircuit:PeriphericControl|    ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|PeriphericCircuit:PeriphericControl                                                                              ; work         ;
;    |RiscV:CpuRiscV|                         ; 3325 (0)          ; 1618 (0)     ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV                                                                                                   ; work         ;
;       |Alu:AlgorithmicLogicUnit|            ; 1519 (674)        ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit                                                                          ; work         ;
;          |ArithmeticShiftRight:ASR|         ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ArithmeticShiftRight:ASR                                                 ; work         ;
;          |CRAAdder32:CRAA32|                ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|CRAAdder32:CRAA32                                                        ; work         ;
;          |LeftShift:LS|                     ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LeftShift:LS                                                             ; work         ;
;          |LogicalShiftRight:LSR|            ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LogicalShiftRight:LSR                                                    ; work         ;
;          |Multiplier32Bits:Mul|             ; 782 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul                                                     ; work         ;
;             |BoothDecoder:BD10|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD10                                   ; work         ;
;             |BoothDecoder:BD11|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD11                                   ; work         ;
;             |BoothDecoder:BD12|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD12                                   ; work         ;
;             |BoothDecoder:BD13|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD13                                   ; work         ;
;             |BoothDecoder:BD14|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD14                                   ; work         ;
;             |BoothDecoder:BD1|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD1                                    ; work         ;
;             |BoothDecoder:BD2|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD2                                    ; work         ;
;             |BoothDecoder:BD4|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD4                                    ; work         ;
;             |BoothDecoder:BD5|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD5                                    ; work         ;
;             |BoothDecoder:BD6|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD6                                    ; work         ;
;             |BoothDecoder:BD7|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD7                                    ; work         ;
;             |BoothDecoder:BD8|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD8                                    ; work         ;
;             |BoothDecoder:BD9|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD9                                    ; work         ;
;             |CRAAdder10:Add10A|             ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder10:Add10A                                   ; work         ;
;             |CRAAdder10:Add10B|             ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder10:Add10B                                   ; work         ;
;             |CRAAdder14:Add14|              ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder14:Add14                                    ; work         ;
;             |CRAAdder18:Add18A|             ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18A                                   ; work         ;
;             |CRAAdder18:Add18B|             ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18B                                   ; work         ;
;             |CRAAdder18:Add18C|             ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18C                                   ; work         ;
;             |CRAAdder22:Add22|              ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder22:Add22                                    ; work         ;
;             |CRAAdder26:Add26A|             ; 39 (39)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder26:Add26A                                   ; work         ;
;             |CRAAdder26:Add26B|             ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder26:Add26B                                   ; work         ;
;             |CRAAdder30:Add30|              ; 70 (70)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder30:Add30                                    ; work         ;
;             |CRAAdder32:Add32A|             ; 75 (75)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32A                                   ; work         ;
;             |CRAAdder32:Add32B|             ; 63 (63)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32B                                   ; work         ;
;             |CRAAdder32:Add32C|             ; 46 (46)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32C                                   ; work         ;
;             |CRAAdder32:Add32D|             ; 54 (54)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32D                                   ; work         ;
;             |CRAAdder6:Add6|                ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder6:Add6                                      ; work         ;
;             |FullPartialProduct:FPP0|       ; 33 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0                             ; work         ;
;                |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP10  ; work         ;
;                |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP11  ; work         ;
;                |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP12  ; work         ;
;                |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP13  ; work         ;
;                |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP14  ; work         ;
;                |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP15  ; work         ;
;                |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP16  ; work         ;
;                |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP17  ; work         ;
;                |SinglePartialProduct:BPP18| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP18  ; work         ;
;                |SinglePartialProduct:BPP19| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP19  ; work         ;
;                |SinglePartialProduct:BPP20| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP20  ; work         ;
;                |SinglePartialProduct:BPP21| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP21  ; work         ;
;                |SinglePartialProduct:BPP22| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP22  ; work         ;
;                |SinglePartialProduct:BPP23| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP23  ; work         ;
;                |SinglePartialProduct:BPP24| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP24  ; work         ;
;                |SinglePartialProduct:BPP25| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP25  ; work         ;
;                |SinglePartialProduct:BPP26| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP26  ; work         ;
;                |SinglePartialProduct:BPP27| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP27  ; work         ;
;                |SinglePartialProduct:BPP28| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP28  ; work         ;
;                |SinglePartialProduct:BPP29| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP29  ; work         ;
;                |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP2   ; work         ;
;                |SinglePartialProduct:BPP30| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP30  ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP3   ; work         ;
;                |SinglePartialProduct:BPP4|  ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP4   ; work         ;
;                |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP5   ; work         ;
;                |SinglePartialProduct:BPP6|  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP6   ; work         ;
;                |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP7   ; work         ;
;                |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP9   ; work         ;
;             |FullPartialProduct:FPP10|      ; 9 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP10                            ; work         ;
;                |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP10 ; work         ;
;                |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP2  ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP3  ; work         ;
;                |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP4  ; work         ;
;                |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP5  ; work         ;
;                |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP6  ; work         ;
;                |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP7  ; work         ;
;                |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP8  ; work         ;
;                |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP9  ; work         ;
;             |FullPartialProduct:FPP11|      ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP11                            ; work         ;
;                |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP1  ; work         ;
;                |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP2  ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP3  ; work         ;
;                |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP4  ; work         ;
;                |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP5  ; work         ;
;                |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP6  ; work         ;
;                |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP7  ; work         ;
;                |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP8  ; work         ;
;             |FullPartialProduct:FPP12|      ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP12                            ; work         ;
;                |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP12|SinglePartialProduct:BPP2  ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP12|SinglePartialProduct:BPP3  ; work         ;
;                |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP12|SinglePartialProduct:BPP4  ; work         ;
;                |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP12|SinglePartialProduct:BPP5  ; work         ;
;                |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP12|SinglePartialProduct:BPP6  ; work         ;
;                |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP12|SinglePartialProduct:BPP7  ; work         ;
;             |FullPartialProduct:FPP13|      ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP13                            ; work         ;
;                |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP13|SinglePartialProduct:BPP1  ; work         ;
;                |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP13|SinglePartialProduct:BPP2  ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP13|SinglePartialProduct:BPP3  ; work         ;
;                |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP13|SinglePartialProduct:BPP4  ; work         ;
;                |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP13|SinglePartialProduct:BPP5  ; work         ;
;             |FullPartialProduct:FPP14|      ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP14                            ; work         ;
;                |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP14|SinglePartialProduct:BPP2  ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP14|SinglePartialProduct:BPP3  ; work         ;
;             |FullPartialProduct:FPP15|      ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP15                            ; work         ;
;                |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP15|SinglePartialProduct:BPP0  ; work         ;
;                |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP15|SinglePartialProduct:BPP1  ; work         ;
;             |FullPartialProduct:FPP1|       ; 33 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1                             ; work         ;
;                |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP0   ; work         ;
;                |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP10  ; work         ;
;                |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP11  ; work         ;
;                |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP12  ; work         ;
;                |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP13  ; work         ;
;                |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP14  ; work         ;
;                |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP15  ; work         ;
;                |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP16  ; work         ;
;                |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP17  ; work         ;
;                |SinglePartialProduct:BPP18| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP18  ; work         ;
;                |SinglePartialProduct:BPP19| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP19  ; work         ;
;                |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP1   ; work         ;
;                |SinglePartialProduct:BPP20| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP20  ; work         ;
;                |SinglePartialProduct:BPP21| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP21  ; work         ;
;                |SinglePartialProduct:BPP22| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP22  ; work         ;
;                |SinglePartialProduct:BPP23| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP23  ; work         ;
;                |SinglePartialProduct:BPP24| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP24  ; work         ;
;                |SinglePartialProduct:BPP25| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP25  ; work         ;
;                |SinglePartialProduct:BPP26| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP26  ; work         ;
;                |SinglePartialProduct:BPP27| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP27  ; work         ;
;                |SinglePartialProduct:BPP28| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP28  ; work         ;
;                |SinglePartialProduct:BPP29| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP29  ; work         ;
;                |SinglePartialProduct:BPP2|  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP2   ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP3   ; work         ;
;                |SinglePartialProduct:BPP4|  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP4   ; work         ;
;                |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP5   ; work         ;
;                |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP6   ; work         ;
;                |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP7   ; work         ;
;                |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP8   ; work         ;
;                |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP9   ; work         ;
;             |FullPartialProduct:FPP2|       ; 29 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2                             ; work         ;
;                |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP10  ; work         ;
;                |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP11  ; work         ;
;                |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP12  ; work         ;
;                |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP13  ; work         ;
;                |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP14  ; work         ;
;                |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP15  ; work         ;
;                |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP16  ; work         ;
;                |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP17  ; work         ;
;                |SinglePartialProduct:BPP18| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP18  ; work         ;
;                |SinglePartialProduct:BPP19| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP19  ; work         ;
;                |SinglePartialProduct:BPP20| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP20  ; work         ;
;                |SinglePartialProduct:BPP21| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP21  ; work         ;
;                |SinglePartialProduct:BPP22| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP22  ; work         ;
;                |SinglePartialProduct:BPP23| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP23  ; work         ;
;                |SinglePartialProduct:BPP24| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP24  ; work         ;
;                |SinglePartialProduct:BPP25| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP25  ; work         ;
;                |SinglePartialProduct:BPP26| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP26  ; work         ;
;                |SinglePartialProduct:BPP27| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP27  ; work         ;
;                |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP2   ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP3   ; work         ;
;                |SinglePartialProduct:BPP4|  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP4   ; work         ;
;                |SinglePartialProduct:BPP5|  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP5   ; work         ;
;                |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP6   ; work         ;
;                |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP7   ; work         ;
;                |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP8   ; work         ;
;                |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP9   ; work         ;
;             |FullPartialProduct:FPP3|       ; 28 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3                             ; work         ;
;                |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP0   ; work         ;
;                |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP10  ; work         ;
;                |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP11  ; work         ;
;                |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP12  ; work         ;
;                |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP13  ; work         ;
;                |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP14  ; work         ;
;                |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP15  ; work         ;
;                |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP16  ; work         ;
;                |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP17  ; work         ;
;                |SinglePartialProduct:BPP18| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP18  ; work         ;
;                |SinglePartialProduct:BPP19| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP19  ; work         ;
;                |SinglePartialProduct:BPP1|  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP1   ; work         ;
;                |SinglePartialProduct:BPP20| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP20  ; work         ;
;                |SinglePartialProduct:BPP21| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP21  ; work         ;
;                |SinglePartialProduct:BPP22| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP22  ; work         ;
;                |SinglePartialProduct:BPP23| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP23  ; work         ;
;                |SinglePartialProduct:BPP24| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP24  ; work         ;
;                |SinglePartialProduct:BPP25| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP25  ; work         ;
;                |SinglePartialProduct:BPP2|  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP2   ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP3   ; work         ;
;                |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP4   ; work         ;
;                |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP5   ; work         ;
;                |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP6   ; work         ;
;                |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP7   ; work         ;
;                |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP8   ; work         ;
;                |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP9   ; work         ;
;             |FullPartialProduct:FPP4|       ; 22 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4                             ; work         ;
;                |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP0   ; work         ;
;                |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP10  ; work         ;
;                |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP11  ; work         ;
;                |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP12  ; work         ;
;                |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP13  ; work         ;
;                |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP14  ; work         ;
;                |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP15  ; work         ;
;                |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP16  ; work         ;
;                |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP17  ; work         ;
;                |SinglePartialProduct:BPP18| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP18  ; work         ;
;                |SinglePartialProduct:BPP19| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP19  ; work         ;
;                |SinglePartialProduct:BPP20| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP20  ; work         ;
;                |SinglePartialProduct:BPP21| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP21  ; work         ;
;                |SinglePartialProduct:BPP22| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP22  ; work         ;
;                |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP2   ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP3   ; work         ;
;                |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP4   ; work         ;
;                |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP5   ; work         ;
;                |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP6   ; work         ;
;                |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP7   ; work         ;
;                |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP8   ; work         ;
;                |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP9   ; work         ;
;             |FullPartialProduct:FPP5|       ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5                             ; work         ;
;                |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP0   ; work         ;
;                |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP10  ; work         ;
;                |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP11  ; work         ;
;                |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP12  ; work         ;
;                |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP13  ; work         ;
;                |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP14  ; work         ;
;                |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP15  ; work         ;
;                |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP16  ; work         ;
;                |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP17  ; work         ;
;                |SinglePartialProduct:BPP18| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP18  ; work         ;
;                |SinglePartialProduct:BPP19| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP19  ; work         ;
;                |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP1   ; work         ;
;                |SinglePartialProduct:BPP20| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP20  ; work         ;
;                |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP2   ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP3   ; work         ;
;                |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP4   ; work         ;
;                |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP5   ; work         ;
;                |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP6   ; work         ;
;                |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP7   ; work         ;
;                |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP8   ; work         ;
;                |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP9   ; work         ;
;             |FullPartialProduct:FPP6|       ; 19 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6                             ; work         ;
;                |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP0   ; work         ;
;                |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP10  ; work         ;
;                |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP11  ; work         ;
;                |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP12  ; work         ;
;                |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP13  ; work         ;
;                |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP14  ; work         ;
;                |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP15  ; work         ;
;                |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP16  ; work         ;
;                |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP17  ; work         ;
;                |SinglePartialProduct:BPP18| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP18  ; work         ;
;                |SinglePartialProduct:BPP19| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP19  ; work         ;
;                |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP2   ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP3   ; work         ;
;                |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP4   ; work         ;
;                |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP5   ; work         ;
;                |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP6   ; work         ;
;                |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP7   ; work         ;
;                |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP8   ; work         ;
;                |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP9   ; work         ;
;             |FullPartialProduct:FPP7|       ; 17 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7                             ; work         ;
;                |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP0   ; work         ;
;                |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP10  ; work         ;
;                |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP11  ; work         ;
;                |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP12  ; work         ;
;                |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP13  ; work         ;
;                |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP14  ; work         ;
;                |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP15  ; work         ;
;                |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP16  ; work         ;
;                |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP1   ; work         ;
;                |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP2   ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP3   ; work         ;
;                |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP4   ; work         ;
;                |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP5   ; work         ;
;                |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP6   ; work         ;
;                |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP7   ; work         ;
;                |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP8   ; work         ;
;                |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP9   ; work         ;
;             |FullPartialProduct:FPP8|       ; 14 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8                             ; work         ;
;                |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP0   ; work         ;
;                |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP10  ; work         ;
;                |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP11  ; work         ;
;                |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP12  ; work         ;
;                |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP13  ; work         ;
;                |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP14  ; work         ;
;                |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP2   ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP3   ; work         ;
;                |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP4   ; work         ;
;                |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP5   ; work         ;
;                |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP6   ; work         ;
;                |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP7   ; work         ;
;                |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP8   ; work         ;
;                |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP9   ; work         ;
;             |FullPartialProduct:FPP9|       ; 14 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9                             ; work         ;
;                |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP0   ; work         ;
;                |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP10  ; work         ;
;                |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP11  ; work         ;
;                |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP12  ; work         ;
;                |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP13  ; work         ;
;                |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP1   ; work         ;
;                |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP2   ; work         ;
;                |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP3   ; work         ;
;                |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP4   ; work         ;
;                |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP5   ; work         ;
;                |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP6   ; work         ;
;                |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP7   ; work         ;
;                |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP8   ; work         ;
;                |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP9   ; work         ;
;       |CSR:ControlStatusRegisters|          ; 254 (254)         ; 320 (320)    ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|CSR:ControlStatusRegisters                                                                        ; work         ;
;       |ControlUnit:Control|                 ; 421 (421)         ; 102 (102)    ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|ControlUnit:Control                                                                               ; work         ;
;       |Counter:C|                           ; 65 (65)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Counter:C                                                                                         ; work         ;
;       |Ir:IntructionRegister|               ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Ir:IntructionRegister                                                                             ; work         ;
;       |Mar:MemoryAddressRegister|           ; 14 (14)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Mar:MemoryAddressRegister                                                                         ; work         ;
;       |PC:ProgramCounter|                   ; 51 (51)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|PC:ProgramCounter                                                                                 ; work         ;
;       |Registers:Rpg|                       ; 1001 (0)          ; 992 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg                                                                                     ; work         ;
;          |InputManager:IManager|            ; 140 (140)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|InputManager:IManager                                                               ; work         ;
;          |OutputManager:OManager|           ; 827 (827)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|OutputManager:OManager                                                              ; work         ;
;          |RegistersBlock:Xn|                ; 34 (0)            ; 992 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn                                                                   ; work         ;
;             |Sp:X2|                         ; 34 (34)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Sp:X2                                                             ; work         ;
;             |Word:X1|                       ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:X1                                                           ; work         ;
;             |Word:\RegistersGenerator:10:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:10:X                                     ; work         ;
;             |Word:\RegistersGenerator:11:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:11:X                                     ; work         ;
;             |Word:\RegistersGenerator:12:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:12:X                                     ; work         ;
;             |Word:\RegistersGenerator:13:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:13:X                                     ; work         ;
;             |Word:\RegistersGenerator:14:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:14:X                                     ; work         ;
;             |Word:\RegistersGenerator:15:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:15:X                                     ; work         ;
;             |Word:\RegistersGenerator:16:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:16:X                                     ; work         ;
;             |Word:\RegistersGenerator:17:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:17:X                                     ; work         ;
;             |Word:\RegistersGenerator:18:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:18:X                                     ; work         ;
;             |Word:\RegistersGenerator:19:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:19:X                                     ; work         ;
;             |Word:\RegistersGenerator:20:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:20:X                                     ; work         ;
;             |Word:\RegistersGenerator:21:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:21:X                                     ; work         ;
;             |Word:\RegistersGenerator:22:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:22:X                                     ; work         ;
;             |Word:\RegistersGenerator:23:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:23:X                                     ; work         ;
;             |Word:\RegistersGenerator:24:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:24:X                                     ; work         ;
;             |Word:\RegistersGenerator:25:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:25:X                                     ; work         ;
;             |Word:\RegistersGenerator:26:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:26:X                                     ; work         ;
;             |Word:\RegistersGenerator:27:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:27:X                                     ; work         ;
;             |Word:\RegistersGenerator:28:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:28:X                                     ; work         ;
;             |Word:\RegistersGenerator:29:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:29:X                                     ; work         ;
;             |Word:\RegistersGenerator:30:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:30:X                                     ; work         ;
;             |Word:\RegistersGenerator:31:X| ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:31:X                                     ; work         ;
;             |Word:\RegistersGenerator:3:X|  ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:3:X                                      ; work         ;
;             |Word:\RegistersGenerator:4:X|  ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:4:X                                      ; work         ;
;             |Word:\RegistersGenerator:5:X|  ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:5:X                                      ; work         ;
;             |Word:\RegistersGenerator:6:X|  ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:6:X                                      ; work         ;
;             |Word:\RegistersGenerator:7:X|  ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:7:X                                      ; work         ;
;             |Word:\RegistersGenerator:8:X|  ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:8:X                                      ; work         ;
;             |Word:\RegistersGenerator:9:X|  ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:\RegistersGenerator:9:X                                      ; work         ;
+---------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; Name                                                                                            ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                   ;
+-------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_tk24:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072 ; ./VHDL/MemoryData.hex ;
+-------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------+
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |SoC|MyMemory:SummonMemory ; VHDL/MyMemory.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                       ;
+---------------------------------------------------------+--------------------------------------------------------+------------------------+
; Latch Name                                              ; Latch Enable Signal                                    ; Free of Timing Hazards ;
+---------------------------------------------------------+--------------------------------------------------------+------------------------+
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[16] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[16] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[15] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[15] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[14] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[14] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[13] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[13] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[12] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[12] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[11] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[11] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[10] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[10] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[9]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[9]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[8]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[8]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[7]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[7]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[6]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[6]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[5]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[5]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[4]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[4]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[3]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[3]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[2]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[2]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[1]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[1]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0]  ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[17] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[17] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[19] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[19] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[18] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[18] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[20] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[20] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[21] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[21] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[22] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[22] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[23] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[23] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[24] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[24] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[25] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[25] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[26] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[26] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[27] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[27] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[28] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[28] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[29] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[29] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[30] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[30] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[31] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[31] ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[19]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[19]   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[20]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[20]   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[21]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[21]   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[5]     ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[5]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[22]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[22]   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[23]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[23]   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[24]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[24]   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[25]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[25]   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[26]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[26]   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[27]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[27]   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[29]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[29]   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[30]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[30]   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[31]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[31]   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[28]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[28]   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]     ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[14]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[14]   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[1]     ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[1]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[2]     ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0]    ; yes                    ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[2]    ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0]   ; yes                    ;
; Number of user-specified and inferred latches = 256     ;                                                        ;                        ;
+---------------------------------------------------------+--------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; RiscV:CpuRiscV|PC:ProgramCounter|Enable[3]~0           ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+-----------------------------------------------------------------+---------------------------------------------+
; Register name                                                   ; Reason for Removal                          ;
+-----------------------------------------------------------------+---------------------------------------------+
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|MulCounter:Counter|q[1] ; Stuck at GND due to stuck port clock_enable ;
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|MulCounter:Counter|q[0] ; Lost fanout                                 ;
; Total Number of Removed Registers = 2                           ;                                             ;
+-----------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                        ;
+-----------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------+
; Register name                                                   ; Reason for Removal             ; Registers Removed due to This Register                          ;
+-----------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------+
; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|MulCounter:Counter|q[1] ; Stuck at GND                   ; RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|MulCounter:Counter|q[0] ;
;                                                                 ; due to stuck port clock_enable ;                                                                 ;
+-----------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1622  ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 125   ;
; Number of registers using Asynchronous Clear ; 1622  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1455  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; Inverted Register Statistics                                   ;
+------------------------------------------------------+---------+
; Inverted Register                                    ; Fan out ;
+------------------------------------------------------+---------+
; RiscV:CpuRiscV|ControlUnit:Control|Q[0]              ; 10      ;
; RiscV:CpuRiscV|CSR:ControlStatusRegisters|Mstatus[3] ; 1       ;
; RiscV:CpuRiscV|CSR:ControlStatusRegisters|Misa[8]    ; 1       ;
; RiscV:CpuRiscV|CSR:ControlStatusRegisters|Misa[12]   ; 1       ;
; RiscV:CpuRiscV|CSR:ControlStatusRegisters|Misa[30]   ; 1       ;
; Total number of inverted registers = 5               ;         ;
+------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |SoC|RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Sp:X2|Q[8]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Mux44                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|Registers:Rpg|OutputManager:OManager|Mux177    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|Registers:Rpg|OutputManager:OManager|Mux9      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|Registers:Rpg|OutputManager:OManager|Mux107    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[26]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[30]          ;
; 7:1                ; 17 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; No name available in netlist                                       ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; No         ; |SoC|RiscV:CpuRiscV|Registers:Rpg|OutputManager:OManager|Mux127    ;
; 32:1               ; 5 bits    ; 105 LEs       ; 50 LEs               ; 55 LEs                 ; No         ; |SoC|RiscV:CpuRiscV|Registers:Rpg|OutputManager:OManager|Mux0      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|Registers:Rpg|OutputManager:OManager|Mux16     ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 448 LEs              ; 896 LEs                ; No         ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Mux7                  ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|Registers:Rpg|OutputManager:OManager|Mux147    ;
; 9:1                ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; No         ; No name available in netlist                                       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|CSR:ControlStatusRegisters|Mux2                ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|Registers:Rpg|InputManager:IManager|Selector5  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|Registers:Rpg|InputManager:IManager|Selector22 ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|Registers:Rpg|InputManager:IManager|Selector18 ;
; 9:1                ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; No         ; |SoC|RiscV:CpuRiscV|Registers:Rpg|InputManager:IManager|Selector24 ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[9]        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0]        ;
; 11:1               ; 12 bits   ; 84 LEs        ; 60 LEs               ; 24 LEs                 ; No         ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[29]       ;
; 11:1               ; 7 bits    ; 49 LEs        ; 42 LEs               ; 7 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[16]       ;
; 37:1               ; 4 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |SoC|RiscV:CpuRiscV|CSR:ControlStatusRegisters|Mux43               ;
; 16:1               ; 21 bits   ; 210 LEs       ; 210 LEs              ; 0 LEs                  ; No         ; No name available in netlist                                       ;
; 19:1               ; 5 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; No name available in netlist                                       ;
; 15:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |SoC|RiscV:CpuRiscV|CSR:ControlStatusRegisters|Selector30          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_tk24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MyMemory:SummonMemory|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+---------------------------------------+
; Parameter Name                     ; Value                 ; Type                                  ;
+------------------------------------+-----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                               ;
; WIDTH_A                            ; 32                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 12                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 4096                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                               ;
; WIDTH_B                            ; 1                     ; Signed Integer                        ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                        ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                        ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                               ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                               ;
; INIT_FILE                          ; ./VHDL/MemoryData.hex ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                        ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_tk24       ; Untyped                               ;
+------------------------------------+-----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; MyMemory:SummonMemory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                           ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 0                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32D"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[13..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18C"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[7..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32C"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[5..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder10:Add10B"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18B"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder26:Add26B"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32B"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder6:Add6"            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder10:Add10A"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder14:Add14"          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18A"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder22:Add22"          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder26:Add26A"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder30:Add30"          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder32:Add32A"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP15"                     ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP14"                     ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP13"                     ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP12"                     ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP11"                      ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP10"                      ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP9"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP8"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP7"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP6"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP5"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP4"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP3"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP2"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP1"                       ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0"                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD15"     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD14"     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD13"     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD12"     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD11"     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD10"     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD9"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD8"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD7"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD6"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD5"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD4"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD3"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD2"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD1"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD0"                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; multiplierin[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; nots            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; spyaddrmode0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode8   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode9   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode11  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode29  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode32  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyaddrmode34  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyadderresult ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spymulresult   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyresultand   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyresultor    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyresultxor   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spylsrregister ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spylsregister  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spyasrregister ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV:CpuRiscV"                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; memoryaddress[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memoryrdwr[0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1622                        ;
;     CLR               ; 166                         ;
;     CLR SCLR          ; 1                           ;
;     ENA CLR           ; 1330                        ;
;     ENA CLR SLD       ; 125                         ;
; arriav_lcell_comb     ; 3515                        ;
;     arith             ; 32                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 31                          ;
;     extend            ; 83                          ;
;         7 data inputs ; 83                          ;
;     normal            ; 3400                        ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 215                         ;
;         3 data inputs ; 515                         ;
;         4 data inputs ; 471                         ;
;         5 data inputs ; 1002                        ;
;         6 data inputs ; 1189                        ;
; boundary_port         ; 50                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 27.00                       ;
; Average LUT depth     ; 16.10                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:42     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Thu Jul 02 00:52:13 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SoC -c SoC
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/mymemory.vhd
    Info (12022): Found design unit 1: mymemory-SYN
    Info (12023): Found entity 1: MyMemory
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/mulcounter.vhd
    Info (12022): Found design unit 1: MulCounter-MulCounterArch
    Info (12023): Found entity 1: MulCounter
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/periphericcircuit.vhd
    Info (12022): Found design unit 1: PeriphericCircuit-PeriphericCircuitArch
    Info (12023): Found entity 1: PeriphericCircuit
Info (12021): Found 2 design units, including 0 entities, in source file vhdl/outputcontrolpackage.vhd
    Info (12022): Found design unit 1: OutputControlPackage
    Info (12022): Found design unit 2: OutputControlPackage-body
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/singlepartialproduct.vhd
    Info (12022): Found design unit 1: SinglePartialProduct-SinglePartialProductArch
    Info (12023): Found entity 1: SinglePartialProduct
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/multiplier32bits.vhd
    Info (12022): Found design unit 1: Multiplier32Bits-Multiplier32BitsArch
    Info (12023): Found entity 1: Multiplier32Bits
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/logicalshiftright.vhd
    Info (12022): Found design unit 1: LogicalShiftRight-LogicalShiftRightArch
    Info (12023): Found entity 1: LogicalShiftRight
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/leftshift.vhd
    Info (12022): Found design unit 1: LeftShift-LeftShiftArch
    Info (12023): Found entity 1: LeftShift
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/fullpartialproduct.vhd
    Info (12022): Found design unit 1: FullPartialProduct-FullPartialProductArch
    Info (12023): Found entity 1: FullPartialProduct
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder32.vhd
    Info (12022): Found design unit 1: CRAAdder32-CRAAdder32Arch
    Info (12023): Found entity 1: CRAAdder32
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder30.vhd
    Info (12022): Found design unit 1: CRAAdder30-CRAAdder30Arch
    Info (12023): Found entity 1: CRAAdder30
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder26.vhd
    Info (12022): Found design unit 1: CRAAdder26-CRAAdder26Arch
    Info (12023): Found entity 1: CRAAdder26
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder22.vhd
    Info (12022): Found design unit 1: CRAAdder22-CRAAdder22Arch
    Info (12023): Found entity 1: CRAAdder22
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder18.vhd
    Info (12022): Found design unit 1: CRAAdder18-CRAAdder18Arch
    Info (12023): Found entity 1: CRAAdder18
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder14.vhd
    Info (12022): Found design unit 1: CRAAdder14-CRAAdder14Arch
    Info (12023): Found entity 1: CRAAdder14
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder10.vhd
    Info (12022): Found design unit 1: CRAAdder10-CRAAdder10Arch
    Info (12023): Found entity 1: CRAAdder10
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder6.vhd
    Info (12022): Found design unit 1: CRAAdder6-CRAAdder6Arch
    Info (12023): Found entity 1: CRAAdder6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/boothdecoder.vhd
    Info (12022): Found design unit 1: BoothDecoder-BoothDecoderArch
    Info (12023): Found entity 1: BoothDecoder
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/blockxor.vhd
    Info (12022): Found design unit 1: BlockXor-BlockXorArch
    Info (12023): Found entity 1: BlockXor
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/blockor.vhd
    Info (12022): Found design unit 1: BlockOr-BlockOrArch
    Info (12023): Found entity 1: BlockOr
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/blockand.vhd
    Info (12022): Found design unit 1: BlockAnd-BlockAndArch
    Info (12023): Found entity 1: BlockAnd
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/arithmeticshiftright.vhd
    Info (12022): Found design unit 1: ArithmeticShiftRight-ArithmeticShiftRightArch
    Info (12023): Found entity 1: ArithmeticShiftRight
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/alu.vhd
    Info (12022): Found design unit 1: Alu-AluArch
    Info (12023): Found entity 1: Alu
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/mar.vhd
    Info (12022): Found design unit 1: Mar-MarArch
    Info (12023): Found entity 1: Mar
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/counter.vhd
    Info (12022): Found design unit 1: Counter-CounterArch
    Info (12023): Found entity 1: Counter
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/word.vhd
    Info (12022): Found design unit 1: Word-WordArch
    Info (12023): Found entity 1: Word
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/sp.vhd
    Info (12022): Found design unit 1: Sp-SpArch
    Info (12023): Found entity 1: Sp
Info (12021): Found 2 design units, including 0 entities, in source file vhdl/registerspackage.vhd
    Info (12022): Found design unit 1: RegistersPackage
    Info (12022): Found design unit 2: RegistersPackage-body
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/registersblock.vhd
    Info (12022): Found design unit 1: RegistersBlock-RegistersBlockArch
    Info (12023): Found entity 1: RegistersBlock
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/registers.vhd
    Info (12022): Found design unit 1: Registers-RegistersArch
    Info (12023): Found entity 1: Registers
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pc.vhd
    Info (12022): Found design unit 1: PC-PCArch
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/outputmanager.vhd
    Info (12022): Found design unit 1: OutputManager-OutputManagerArch
    Info (12023): Found entity 1: OutputManager
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/ir.vhd
    Info (12022): Found design unit 1: Ir-IrArch
    Info (12023): Found entity 1: Ir
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/inputmanager.vhd
    Info (12022): Found design unit 1: InputManager-InputManagerArch
    Info (12023): Found entity 1: InputManager
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/csr.vhd
    Info (12022): Found design unit 1: CSR-CSRArch
    Info (12023): Found entity 1: CSR
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-ControlUnitArch
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/soc.vhd
    Info (12022): Found design unit 1: SoC-SoCArch
    Info (12023): Found entity 1: SoC
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/riscv.vhd
    Info (12022): Found design unit 1: RiscV-RiscVArch
    Info (12023): Found entity 1: RiscV
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/testprotocol.vhd
    Info (12022): Found design unit 1: TestProtocol-TestProtocolArch
    Info (12023): Found entity 1: TestProtocol
Info (12127): Elaborating entity "SoC" for the top level hierarchy
Info (12128): Elaborating entity "RiscV" for hierarchy "RiscV:CpuRiscV"
Info (12128): Elaborating entity "ControlUnit" for hierarchy "RiscV:CpuRiscV|ControlUnit:Control"
Info (12128): Elaborating entity "Registers" for hierarchy "RiscV:CpuRiscV|Registers:Rpg"
Info (12128): Elaborating entity "InputManager" for hierarchy "RiscV:CpuRiscV|Registers:Rpg|InputManager:IManager"
Info (12128): Elaborating entity "RegistersBlock" for hierarchy "RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn"
Info (12128): Elaborating entity "Word" for hierarchy "RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Word:X1"
Info (12128): Elaborating entity "Sp" for hierarchy "RiscV:CpuRiscV|Registers:Rpg|RegistersBlock:Xn|Sp:X2"
Info (12128): Elaborating entity "OutputManager" for hierarchy "RiscV:CpuRiscV|Registers:Rpg|OutputManager:OManager"
Info (12128): Elaborating entity "CSR" for hierarchy "RiscV:CpuRiscV|CSR:ControlStatusRegisters"
Info (12128): Elaborating entity "Ir" for hierarchy "RiscV:CpuRiscV|Ir:IntructionRegister"
Info (12128): Elaborating entity "PC" for hierarchy "RiscV:CpuRiscV|PC:ProgramCounter"
Info (12128): Elaborating entity "Counter" for hierarchy "RiscV:CpuRiscV|Counter:C"
Info (12128): Elaborating entity "Mar" for hierarchy "RiscV:CpuRiscV|Mar:MemoryAddressRegister"
Info (12128): Elaborating entity "Alu" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"
Warning (10492): VHDL Process Statement warning at ALU.vhd(419): signal "PC_Alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(422): signal "Registers_Alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(427): signal "AddrMode0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(430): signal "AddrMode2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(433): signal "AddrMode4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(436): signal "AddrMode6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(439): signal "AddrMode8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(442): signal "AddrMode9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(445): signal "AddrMode11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(448): signal "AddrMode32" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(451): signal "AddrMode34" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(454): signal "AddrMode11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(457): signal "Registers_Alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(463): signal "AddrMode11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(466): signal "Registers_Alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(469): signal "AddrMode29" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(475): signal "AddrMode11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(478): signal "Registers_Alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(481): signal "AddrMode29" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(487): signal "AddrMode11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(490): signal "Registers_Alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(495): signal "Registers_Alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(496): signal "Registers_Alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(497): signal "Registers_Alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable "AdderInputA", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable "AdderInputB", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable "InputANDB", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable "InputORB", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable "InputXORB", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable "LSRDataIn", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable "LSDataIn", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable "ASRDataIn", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "ASRDataIn[0]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[1]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[2]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[3]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[4]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[5]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[6]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[7]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[8]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[9]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[10]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[11]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[12]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[13]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[14]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[15]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[16]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[17]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[18]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[19]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[20]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[21]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[22]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[23]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[24]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[25]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[26]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[27]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[28]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[29]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[30]" at ALU.vhd(415)
Info (10041): Inferred latch for "ASRDataIn[31]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[0]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[1]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[2]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[3]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[4]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[5]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[6]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[7]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[8]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[9]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[10]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[11]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[12]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[13]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[14]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[15]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[16]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[17]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[18]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[19]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[20]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[21]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[22]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[23]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[24]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[25]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[26]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[27]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[28]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[29]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[30]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSDataIn[31]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[0]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[1]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[2]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[3]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[4]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[5]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[6]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[7]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[8]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[9]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[10]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[11]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[12]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[13]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[14]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[15]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[16]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[17]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[18]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[19]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[20]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[21]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[22]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[23]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[24]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[25]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[26]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[27]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[28]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[29]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[30]" at ALU.vhd(415)
Info (10041): Inferred latch for "LSRDataIn[31]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[0]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[1]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[2]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[3]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[4]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[5]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[6]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[7]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[8]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[9]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[10]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[11]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[12]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[13]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[14]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[15]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[16]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[17]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[18]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[19]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[20]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[21]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[22]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[23]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[24]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[25]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[26]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[27]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[28]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[29]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[30]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputXORB[31]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[0]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[1]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[2]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[3]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[4]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[5]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[6]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[7]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[8]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[9]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[10]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[11]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[12]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[13]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[14]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[15]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[16]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[17]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[18]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[19]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[20]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[21]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[22]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[23]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[24]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[25]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[26]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[27]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[28]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[29]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[30]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputORB[31]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[0]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[1]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[2]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[3]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[4]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[5]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[6]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[7]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[8]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[9]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[10]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[11]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[12]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[13]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[14]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[15]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[16]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[17]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[18]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[19]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[20]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[21]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[22]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[23]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[24]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[25]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[26]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[27]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[28]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[29]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[30]" at ALU.vhd(415)
Info (10041): Inferred latch for "InputANDB[31]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[0]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[1]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[2]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[3]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[4]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[5]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[6]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[7]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[8]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[9]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[10]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[11]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[12]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[13]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[14]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[15]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[16]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[17]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[18]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[19]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[20]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[21]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[22]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[23]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[24]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[25]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[26]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[27]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[28]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[29]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[30]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputB[31]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[0]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[1]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[2]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[3]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[4]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[5]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[6]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[7]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[8]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[9]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[10]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[11]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[12]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[13]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[14]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[15]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[16]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[17]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[18]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[19]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[20]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[21]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[22]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[23]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[24]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[25]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[26]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[27]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[28]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[29]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[30]" at ALU.vhd(415)
Info (10041): Inferred latch for "AdderInputA[31]" at ALU.vhd(415)
Info (12128): Elaborating entity "MulCounter" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|MulCounter:Counter"
Info (12128): Elaborating entity "CRAAdder32" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|CRAAdder32:CRAA32"
Info (12128): Elaborating entity "LogicalShiftRight" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LogicalShiftRight:LSR"
Info (12128): Elaborating entity "LeftShift" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LeftShift:LS"
Info (12128): Elaborating entity "ArithmeticShiftRight" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ArithmeticShiftRight:ASR"
Info (12128): Elaborating entity "Multiplier32Bits" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul"
Warning (10036): Verilog HDL or VHDL warning at Multiplier32Bits.vhd(133): object "NotSaux" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Multiplier32Bits.vhd(218): object "CarryOut" assigned a value but never read
Info (12128): Elaborating entity "BoothDecoder" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|BoothDecoder:BD0"
Info (12128): Elaborating entity "FullPartialProduct" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0"
Info (12128): Elaborating entity "SinglePartialProduct" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP0"
Info (12128): Elaborating entity "CRAAdder30" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder30:Add30"
Info (12128): Elaborating entity "CRAAdder26" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder26:Add26A"
Info (12128): Elaborating entity "CRAAdder22" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder22:Add22"
Info (12128): Elaborating entity "CRAAdder18" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder18:Add18A"
Info (12128): Elaborating entity "CRAAdder14" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder14:Add14"
Info (12128): Elaborating entity "CRAAdder10" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder10:Add10A"
Info (12128): Elaborating entity "CRAAdder6" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul|CRAAdder6:Add6"
Info (12128): Elaborating entity "BlockAnd" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|BlockAnd:OpAND"
Info (12128): Elaborating entity "BlockOr" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|BlockOr:OpOR"
Info (12128): Elaborating entity "BlockXor" for hierarchy "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|BlockXor:OpXOR"
Info (12128): Elaborating entity "MyMemory" for hierarchy "MyMemory:SummonMemory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MyMemory:SummonMemory|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "MyMemory:SummonMemory|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "MyMemory:SummonMemory|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./VHDL/MemoryData.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tk24.tdf
    Info (12023): Found entity 1: altsyncram_tk24
Info (12128): Elaborating entity "altsyncram_tk24" for hierarchy "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_tk24:auto_generated"
Info (12128): Elaborating entity "PeriphericCircuit" for hierarchy "PeriphericCircuit:PeriphericControl"
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[24]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[24]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[24]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[24]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[23]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[23]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[23]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[23]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[22]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[22]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[22]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[22]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[21]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[21]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[21]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[21]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[20]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[20]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[20]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[20]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[19]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[19]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[19]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[19]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[18]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[18]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[18]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[18]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[17]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[17]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[17]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[17]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[16]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[16]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[16]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[16]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[15]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[15]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[15]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[15]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[14]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[14]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[14]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[14]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[13]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[13]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[13]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[13]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[12]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[12]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[12]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[12]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[11]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[11]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[11]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[11]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[10]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[10]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[10]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[10]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[9]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[9]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[9]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[9]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[8]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[8]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[8]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[8]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[7]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[7]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[7]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[7]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[6]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[6]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[6]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[6]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[5]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[5]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[5]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[5]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[4]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[4]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[4]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[4]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[3]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[3]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[3]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[3]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[2]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[2]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[2]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[2]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[1]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[1]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[1]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[1]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[0]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[0]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[0]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[0]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[30]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[30]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[30]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[30]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[25]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[25]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[25]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[25]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[29]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[29]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[29]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[29]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[28]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[28]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[28]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[28]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[27]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[27]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[27]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[27]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[26]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[26]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[26]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[26]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|ASRDataIn[31]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[31]"
    Info (13026): Duplicate LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSDataIn[31]" merged with LATCH primitive "RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|LSRDataIn[31]"
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputB[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|ControlAlu[21]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AdderInputA[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|AddrASelector[1]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputORB[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[72]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputANDB[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[73]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Warning (13012): Latch RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|InputXORB[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV|ControlUnit:Control|Q[64]
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5042 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 4960 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 354 warnings
    Info: Peak virtual memory: 4981 megabytes
    Info: Processing ended: Thu Jul 02 00:53:10 2020
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:13


