

================================================================
== Vitis HLS Report for 'decoder'
================================================================
* Date:           Mon Dec  5 17:43:07 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.812 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295  |decoder_Pipeline_VITIS_LOOP_27_1  |        ?|        ?|          ?|          ?|    ?|    ?|        no|
        |grp_decoder_bit_fu_316                       |decoder_bit                       |      556|      620|  11.120 us|  12.400 us|  522|  586|  dataflow|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_2  |        ?|        ?|  1120 ~ 1248|          -|          -|     ?|        no|
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     139|    -|
|FIFO             |        -|     -|     297|     201|    -|
|Instance         |        4|     -|    2920|    2347|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     301|    -|
|Register         |        -|     -|     203|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|    3420|    2988|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295  |decoder_Pipeline_VITIS_LOOP_27_1  |        0|   0|   119|   115|    0|
    |grp_decoder_bit_fu_316                       |decoder_bit                       |        4|   0|  2801|  2232|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        4|   0|  2920|  2347|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+----+----+-----+------+-----+---------+
    |      Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+----+----+-----+------+-----+---------+
    |output_fifo_U  |        0|  99|   0|    -|     2|    1|        2|
    |y0_fifo_U      |        0|  99|   0|    -|     2|    1|        2|
    |y1_fifo_U      |        0|  99|   0|    -|     2|    1|        2|
    +---------------+---------+----+----+-----+------+-----+---------+
    |Total          |        0| 297|   0|    0|     6|    3|        6|
    +---------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_fu_489_p2                                                |         +|   0|  0|  39|          32|           2|
    |i_8_fu_531_p2                                                |         +|   0|  0|  38|          31|           1|
    |ap_block_state17_io                                          |       and|   0|  0|   2|           1|           1|
    |ap_block_state18                                             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op115_write_state18                             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op61_write_state5                               |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op73_write_state5                               |       and|   0|  0|   2|           1|           1|
    |grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln63_fu_526_p2                                          |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln96_fu_642_p2                                          |      icmp|   0|  0|  20|          32|           6|
    |ap_block_state14                                             |        or|   0|  0|   2|           1|           1|
    |ap_block_state17                                             |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                                              |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_decoder_bit_fu_316_ap_done                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_decoder_bit_fu_316_ap_ready                      |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                        |          |   0|  0| 139|         138|          52|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  97|         19|    1|         19|
    |data_in_TDATA_blk_n           |   9|          2|    1|          2|
    |data_in_TREADY_int_regslice   |  14|          3|    1|          3|
    |data_out_TDATA_blk_n          |   9|          2|    1|          2|
    |data_out_TDATA_int_regslice   |  14|          3|   64|        192|
    |data_out_TKEEP_int_regslice   |  14|          3|    8|         24|
    |data_out_TLAST_int_regslice   |  14|          3|    1|          3|
    |data_out_TSTRB_int_regslice   |  14|          3|    8|         24|
    |data_out_TVALID_int_regslice  |  14|          3|    1|          3|
    |i_fu_230                      |   9|          2|   31|         62|
    |output_pixl_temp_V            |  20|          4|    4|         16|
    |output_write                  |   9|          2|    1|          2|
    |y0_din                        |  26|          5|    1|          5|
    |y0_read                       |   9|          2|    1|          2|
    |y1_din                        |  20|          4|    1|          4|
    |y1_read                       |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 301|         62|  126|        365|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |DATA_LEN_1_loc_fu_234                                     |  30|   0|   30|          0|
    |ap_CS_fsm                                                 |  18|   0|   18|          0|
    |ap_sync_reg_grp_decoder_bit_fu_316_ap_done                |   1|   0|    1|          0|
    |ap_sync_reg_grp_decoder_bit_fu_316_ap_ready               |   1|   0|    1|          0|
    |count                                                     |  32|   0|   32|          0|
    |grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start_reg  |   1|   0|    1|          0|
    |grp_decoder_bit_fu_316_ap_start_reg                       |   1|   0|    1|          0|
    |i_8_reg_700                                               |  31|   0|   31|          0|
    |i_fu_230                                                  |  31|   0|   31|          0|
    |icmp_ln96_reg_740                                         |   1|   0|    1|          0|
    |output_pixl_temp_V                                        |   4|   0|    4|          0|
    |p_Result_10_reg_710                                       |   1|   0|    1|          0|
    |p_Result_3_reg_730                                        |   1|   0|    1|          0|
    |p_Result_4_reg_735                                        |   1|   0|    1|          0|
    |p_Result_9_reg_705                                        |   1|   0|    1|          0|
    |shl_ln_reg_688                                            |  30|   0|   32|          2|
    |tmp_14_reg_715                                            |   8|   0|    8|          0|
    |tmp_15_reg_720                                            |   8|   0|    8|          0|
    |tmp_16_reg_725                                            |   1|   0|    1|          0|
    |trunc_ln63_reg_693                                        |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 203|   0|  205|          2|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|            decoder|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|            decoder|  return value|
|data_in_TDATA    |   in|   64|          axis|   data_in_V_data_V|       pointer|
|data_in_TVALID   |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TREADY   |  out|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TLAST    |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TKEEP    |   in|    8|          axis|   data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|          axis|   data_in_V_strb_V|       pointer|
|data_out_TDATA   |  out|   64|          axis|  data_out_V_data_V|       pointer|
|data_out_TVALID  |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TREADY  |   in|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TLAST   |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TKEEP   |  out|    8|          axis|  data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|          axis|  data_out_V_strb_V|       pointer|
+-----------------+-----+-----+--------------+-------------------+--------------+

