Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Oct 19 23:15:50 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pulse_train_gen_timing_summary_routed.rpt -pb pulse_train_gen_timing_summary_routed.pb -rpx pulse_train_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : pulse_train_gen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Trig_in (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.592        0.000                      0                    5        0.253        0.000                      0                    5       41.160        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        81.592        0.000                      0                    5        0.253        0.000                      0                    5       41.160        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       81.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.592ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.773ns (43.430%)  route 1.007ns (56.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.448    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.618     5.162    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478     5.640 f  count_reg[2]/Q
                         net (fo=4, routed)           1.007     6.646    count[2]
    SLICE_X64Y83         LUT5 (Prop_lut5_I1_O)        0.295     6.941 r  active_i_1/O
                         net (fo=1, routed)           0.000     6.941    active_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK_in (IN)
                         net (fo=0)                   0.000    83.330    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.868    86.604    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.502    88.196    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  active_reg/C
                         clock pessimism              0.295    88.492    
                         clock uncertainty           -0.035    88.456    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)        0.077    88.533    active_reg
  -------------------------------------------------------------------
                         required time                         88.533    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                 81.592    

Slack (MET) :             81.598ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.773ns (43.478%)  route 1.005ns (56.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.448    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.618     5.162    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478     5.640 f  count_reg[2]/Q
                         net (fo=4, routed)           1.005     6.644    count[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I1_O)        0.295     6.939 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.939    count[0]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK_in (IN)
                         net (fo=0)                   0.000    83.330    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.868    86.604    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.502    88.196    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.295    88.492    
                         clock uncertainty           -0.035    88.456    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)        0.081    88.537    count_reg[0]
  -------------------------------------------------------------------
                         required time                         88.537    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 81.598    

Slack (MET) :             81.609ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.797ns (44.182%)  route 1.007ns (55.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.448    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.618     5.162    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478     5.640 r  count_reg[2]/Q
                         net (fo=4, routed)           1.007     6.646    count[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I1_O)        0.319     6.965 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.965    count[2]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK_in (IN)
                         net (fo=0)                   0.000    83.330    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.868    86.604    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.502    88.196    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.295    88.492    
                         clock uncertainty           -0.035    88.456    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)        0.118    88.574    count_reg[2]
  -------------------------------------------------------------------
                         required time                         88.574    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 81.609    

Slack (MET) :             81.609ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.799ns (44.293%)  route 1.005ns (55.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.448    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.618     5.162    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478     5.640 r  count_reg[2]/Q
                         net (fo=4, routed)           1.005     6.644    count[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I1_O)        0.321     6.965 r  done_i_1/O
                         net (fo=1, routed)           0.000     6.965    done_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK_in (IN)
                         net (fo=0)                   0.000    83.330    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.868    86.604    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.502    88.196    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  done_reg/C
                         clock pessimism              0.295    88.492    
                         clock uncertainty           -0.035    88.456    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)        0.118    88.574    done_reg
  -------------------------------------------------------------------
                         required time                         88.574    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 81.609    

Slack (MET) :             82.066ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.642ns (49.083%)  route 0.666ns (50.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.448    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.618     5.162    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.680 r  count_reg[1]/Q
                         net (fo=5, routed)           0.666     6.346    count[1]
    SLICE_X64Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.470 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.470    count[1]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK_in (IN)
                         net (fo=0)                   0.000    83.330    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.868    86.604    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.502    88.196    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.295    88.492    
                         clock uncertainty           -0.035    88.456    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)        0.079    88.535    count_reg[1]
  -------------------------------------------------------------------
                         required time                         88.535    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 82.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.826%)  route 0.165ns (44.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.878    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.588     1.492    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  count_reg[0]/Q
                         net (fo=5, routed)           0.165     1.821    count[0]
    SLICE_X64Y83         LUT3 (Prop_lut3_I1_O)        0.045     1.866 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    count[1]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.006    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.514     1.492    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.121     1.613    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.208ns (45.983%)  route 0.244ns (54.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.878    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.588     1.492    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  count_reg[0]/Q
                         net (fo=5, routed)           0.244     1.900    count[0]
    SLICE_X64Y83         LUT4 (Prop_lut4_I0_O)        0.044     1.944 r  done_i_1/O
                         net (fo=1, routed)           0.000     1.944    done_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.006    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  done_reg/C
                         clock pessimism             -0.514     1.492    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.131     1.623    done_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.208ns (45.780%)  route 0.246ns (54.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.878    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.588     1.492    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  count_reg[0]/Q
                         net (fo=5, routed)           0.246     1.902    count[0]
    SLICE_X64Y83         LUT4 (Prop_lut4_I2_O)        0.044     1.946 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.946    count[2]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.006    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.514     1.492    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.131     1.623    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.102%)  route 0.244ns (53.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.878    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.588     1.492    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  count_reg[0]/Q
                         net (fo=5, routed)           0.244     1.900    count[0]
    SLICE_X64Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.945 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.945    count[0]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.006    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.514     1.492    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.121     1.613    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.899%)  route 0.246ns (54.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.878    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.588     1.492    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  count_reg[0]/Q
                         net (fo=5, routed)           0.246     1.902    count[0]
    SLICE_X64Y83         LUT5 (Prop_lut5_I0_O)        0.045     1.947 r  active_i_1/O
                         net (fo=1, routed)           0.000     1.947    active_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.006    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  active_reg/C
                         clock pessimism             -0.514     1.492    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.120     1.612    active_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  CLK_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y83   active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y83   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y83   count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y83   count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y83   done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y83   active_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y83   active_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y83   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y83   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y83   count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y83   count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y83   count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y83   count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y83   done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y83   done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y83   active_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y83   active_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y83   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y83   count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y83   count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y83   count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y83   count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y83   count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y83   done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y83   done_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Trig_in
                            (input port)
  Destination:            Trig_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.435ns  (logic 5.071ns (44.346%)  route 6.364ns (55.654%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trig_in (IN)
                         net (fo=0)                   0.000     0.000    Trig_in
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  Trig_in_IBUF_inst/O
                         net (fo=1, routed)           3.442     4.905    Trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.001 r  Trig_out_OBUF_BUFG_inst/O
                         net (fo=2, routed)           2.922     7.923    Trig_out_OBUF_BUFG
    M3                   OBUF (Prop_obuf_I_O)         3.512    11.435 r  Trig_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.435    Trig_out
    M3                                                                r  Trig_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Trig_in
                            (input port)
  Destination:            Trig_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.611ns  (logic 1.470ns (40.713%)  route 2.141ns (59.287%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trig_in (IN)
                         net (fo=0)                   0.000     0.000    Trig_in
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  Trig_in_IBUF_inst/O
                         net (fo=1, routed)           1.397     1.628    Trig_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  Trig_out_OBUF_BUFG_inst/O
                         net (fo=2, routed)           0.743     2.398    Trig_out_OBUF_BUFG
    M3                   OBUF (Prop_obuf_I_O)         1.213     3.611 r  Trig_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.611    Trig_out
    M3                                                                r  Trig_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_in
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RAM_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.448ns  (logic 5.103ns (44.580%)  route 6.344ns (55.420%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CLK_in (IN)
                         net (fo=0)                   0.000    41.660    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           4.661    47.797    CLK_in_IBUF
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.124    47.921 f  RAM_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.684    49.604    RAM_CLK_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    53.108 f  RAM_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    53.108    RAM_CLK
    L3                                                                f  RAM_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            test
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 4.165ns (69.566%)  route 1.822ns (30.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.448    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.618     5.162    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478     5.640 r  done_reg/Q
                         net (fo=2, routed)           1.822     7.462    test_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.687    11.149 r  test_OBUF_inst/O
                         net (fo=0)                   0.000    11.149    test
    K3                                                                r  test (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            run_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.028ns  (logic 0.478ns (46.514%)  route 0.550ns (53.486%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.448    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.618     5.162    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478     5.640 f  done_reg/Q
                         net (fo=2, routed)           0.550     6.189    test_OBUF
    SLICE_X65Y83         FDCE                                         f  run_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.148ns (43.068%)  route 0.196ns (56.932%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.878    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.588     1.492    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.148     1.640 f  done_reg/Q
                         net (fo=2, routed)           0.196     1.835    test_OBUF
    SLICE_X65Y83         FDCE                                         f  run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            test
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.413ns (77.674%)  route 0.406ns (22.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.878    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.588     1.492    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.148     1.640 r  done_reg/Q
                         net (fo=2, routed)           0.406     2.046    test_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.265     3.311 r  test_OBUF_inst/O
                         net (fo=0)                   0.000     3.311    test
    K3                                                                r  test (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RAM_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.413ns (70.039%)  route 0.605ns (29.961%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.878    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.588     1.492    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  active_reg/Q
                         net (fo=2, routed)           0.254     1.910    active
    SLICE_X64Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.955 r  RAM_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.351     2.305    RAM_CLK_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     3.510 r  RAM_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.510    RAM_CLK
    L3                                                                r  RAM_CLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.272ns  (logic 0.580ns (45.586%)  route 0.692ns (54.414%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE                         0.000     0.000 r  run_reg/C
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  run_reg/Q
                         net (fo=5, routed)           0.692     1.148    run
    SLICE_X64Y83         LUT3 (Prop_lut3_I2_O)        0.124     1.272 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.272    count[1]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.868     3.274    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.502     4.866    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.888ns  (logic 0.580ns (65.292%)  route 0.308ns (34.708%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE                         0.000     0.000 r  run_reg/C
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  run_reg/Q
                         net (fo=5, routed)           0.308     0.764    run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.124     0.888 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.888    count[0]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.868     3.274    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.502     4.866    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.881ns  (logic 0.573ns (65.017%)  route 0.308ns (34.983%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE                         0.000     0.000 r  run_reg/C
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  run_reg/Q
                         net (fo=5, routed)           0.308     0.764    run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.117     0.881 r  done_i_1/O
                         net (fo=1, routed)           0.000     0.881    done_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.868     3.274    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.502     4.866    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  done_reg/C

Slack:                    inf
  Source:                 run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.877ns  (logic 0.580ns (66.111%)  route 0.297ns (33.889%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE                         0.000     0.000 r  run_reg/C
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  run_reg/Q
                         net (fo=5, routed)           0.297     0.753    run
    SLICE_X64Y83         LUT5 (Prop_lut5_I3_O)        0.124     0.877 r  active_i_1/O
                         net (fo=1, routed)           0.000     0.877    active_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.868     3.274    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.502     4.866    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  active_reg/C

Slack:                    inf
  Source:                 run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.869ns  (logic 0.572ns (65.799%)  route 0.297ns (34.201%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE                         0.000     0.000 r  run_reg/C
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  run_reg/Q
                         net (fo=5, routed)           0.297     0.753    run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.116     0.869 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.869    count[2]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           1.868     3.274    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.502     4.866    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE                         0.000     0.000 r  run_reg/C
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  run_reg/Q
                         net (fo=5, routed)           0.109     0.250    run
    SLICE_X64Y83         LUT5 (Prop_lut5_I3_O)        0.045     0.295 r  active_i_1/O
                         net (fo=1, routed)           0.000     0.295    active_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.006    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  active_reg/C

Slack:                    inf
  Source:                 run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE                         0.000     0.000 r  run_reg/C
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  run_reg/Q
                         net (fo=5, routed)           0.109     0.250    run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.048     0.298 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.298    count[2]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.006    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE                         0.000     0.000 r  run_reg/C
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  run_reg/Q
                         net (fo=5, routed)           0.113     0.254    run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.045     0.299 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.299    count[0]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.006    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE                         0.000     0.000 r  run_reg/C
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  run_reg/Q
                         net (fo=5, routed)           0.113     0.254    run
    SLICE_X64Y83         LUT4 (Prop_lut4_I3_O)        0.048     0.302 r  done_i_1/O
                         net (fo=1, routed)           0.000     0.302    done_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.006    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  done_reg/C

Slack:                    inf
  Source:                 run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.925%)  route 0.247ns (57.075%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE                         0.000     0.000 r  run_reg/C
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  run_reg/Q
                         net (fo=5, routed)           0.247     0.388    run
    SLICE_X64Y83         LUT3 (Prop_lut3_I2_O)        0.045     0.433 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.433    count[1]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    CLK_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.856     2.006    CLK_in_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  count_reg[1]/C





