Command: synth_design -mode default -flatten_hierarchy full -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11822 
WARNING: [Synth 8-2507] parameter declaration becomes local in intgenerator with formal parameter declaration list [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/bubblesort/intgenerator.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in intgenerator with formal parameter declaration list [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/bubblesort/intgenerator.v:44]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.395 ; gain = 173.324 ; free physical = 10006 ; free virtual = 32683
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/top.v:23]
INFO: [Synth 8-638] synthesizing module 'bcd_adder' [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/blackbox/blackbox.vhd:6]
	Parameter DEC_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_adder' (1#1) [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/blackbox/blackbox.vhd:6]
INFO: [Synth 8-638] synthesizing module 'big_counter' [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/big_counter/big_counter.vhd:64]
	Parameter no_of_stages bound to: 200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'big_counter' (2#1) [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/big_counter/big_counter.vhd:64]
INFO: [Synth 8-638] synthesizing module 'bubblesort' [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/bubblesort/bubblesort.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
	Parameter K_NUMBERS bound to: 49 - type: integer 
INFO: [Synth 8-638] synthesizing module 'stageen' [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/bubblesort/stageen.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bitsplit' [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/bubblesort/bitsplit.v:33]
INFO: [Synth 8-256] done synthesizing module 'bitsplit' (3#1) [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/bubblesort/bitsplit.v:33]
INFO: [Synth 8-256] done synthesizing module 'stageen' (4#1) [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/bubblesort/stageen.v:33]
INFO: [Synth 8-638] synthesizing module 'rungenerator' [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/bubblesort/rungenerator.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rungenerator' (5#1) [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/bubblesort/rungenerator.v:33]
INFO: [Synth 8-638] synthesizing module 'intgenerator' [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/bubblesort/intgenerator.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
	Parameter K_NUMBERS bound to: 49 - type: integer 
	Parameter P_PULSES bound to: 10 - type: integer 
	Parameter P_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'intgenerator' (6#1) [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/bubblesort/intgenerator.v:33]
INFO: [Synth 8-256] done synthesizing module 'bubblesort' (7#1) [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/bubblesort/bubblesort.v:33]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/top.v:23]
WARNING: [Synth 8-3331] design bubblesort has unconnected port abort_i
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.645 ; gain = 206.574 ; free physical = 9966 ; free virtual = 32644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.645 ; gain = 206.574 ; free physical = 9966 ; free virtual = 32644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.648 ; gain = 214.578 ; free physical = 9966 ; free virtual = 32644
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1139.688 ; gain = 254.617 ; free physical = 9924 ; free virtual = 32602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 49    
+---XORs : 
	              392 Bit    Wide XORs := 1     
	               16 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 200   
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 49    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 100   
	                1 Bit    Registers := 298   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 49    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 149   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---XORs : 
	              392 Bit    Wide XORs := 1     
	               16 Bit    Wide XORs := 1     
Module big_counter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 200   
Module rungenerator 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module intgenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bitsplit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module stageen 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bubblesort 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.688 ; gain = 311.617 ; free physical = 9868 ; free virtual = 32546
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1204.695 ; gain = 319.625 ; free physical = 9859 ; free virtual = 32537
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1204.695 ; gain = 319.625 ; free physical = 9859 ; free virtual = 32537

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bubblesort_0/STAGEN[0].stage/split_module/r_swap_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bubblesort_0/STAGEN[0].stage/split_module/r_bit1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bubblesort_0/STAGEN[0].stage/split_module/r_compare_result_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bubblesort_0/STAGEN[0].stage/split_module/r_swap_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bubblesort_0/STAGEN[1].stage/split_module/r_swap_reg[0] )
WARNING: [Synth 8-3332] Sequential element (bubblesort_0/STAGEN[0].stage/split_module/r_freeze_compare_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bubblesort_0/STAGEN[0].stage/split_module/r_compare_result_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bubblesort_0/STAGEN[0].stage/split_module/r_bit1_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bubblesort_0/STAGEN[0].stage/split_module/r_swap_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bubblesort_0/STAGEN[0].stage/split_module/r_swap_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bubblesort_0/STAGEN[1].stage/split_module/r_swap_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1264.734 ; gain = 379.664 ; free physical = 9802 ; free virtual = 32480
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1264.734 ; gain = 379.664 ; free physical = 9802 ; free virtual = 32480

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1264.734 ; gain = 379.664 ; free physical = 9802 ; free virtual = 32480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1272.742 ; gain = 387.672 ; free physical = 9793 ; free virtual = 32471
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1272.742 ; gain = 387.672 ; free physical = 9793 ; free virtual = 32471

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1272.742 ; gain = 387.672 ; free physical = 9793 ; free virtual = 32471
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.742 ; gain = 387.672 ; free physical = 9793 ; free virtual = 32471
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.742 ; gain = 387.672 ; free physical = 9793 ; free virtual = 32471
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.742 ; gain = 387.672 ; free physical = 9793 ; free virtual = 32471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | big_counter_0/gen_srls[0].tap_a.shift_srl_reg[0][15] | 16     | 200   | NO           | NO                 | YES               | 200    | 0       | 
|top         | bubblesort_0/r_value_66_reg[1]                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bcd_adder     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |bcd_adder |     1|
|2     |BUFG      |     1|
|3     |LUT1      |     1|
|4     |LUT2      |   110|
|5     |LUT3      |   277|
|6     |LUT4      |   301|
|7     |LUT5      |   243|
|8     |LUT6      |   209|
|9     |SRL16E    |   201|
|10    |FDRE      |  1098|
|11    |FDSE      |     2|
|12    |IBUF      |    50|
|13    |OBUF      |    11|
|14    |OBUFT     |     5|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2526|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.742 ; gain = 387.672 ; free physical = 9793 ; free virtual = 32471
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1272.742 ; gain = 296.531 ; free physical = 9793 ; free virtual = 32471
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.750 ; gain = 387.680 ; free physical = 9793 ; free virtual = 32471
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bcd_adder' instantiated as 'bcd_adder_0' [/home/sean/vivado_workspace/bcd_adder_hd/Sources/hdl/top.v:33]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 20 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1406.613 ; gain = 442.988 ; free physical = 9756 ; free virtual = 32434
