#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Mar  6 14:25:12 2019
# Process ID: 21600
# Current directory: /DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration
# Command line: vivado -log can_top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source can_top_level.tcl
# Log file: /DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration/can_top_level.vds
# Journal file: /DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration/vivado.jou
#-----------------------------------------------------------
source can_top_level.tcl -notrace
Command: synth_design -top can_top_level -part xc7z007sclg225-2 -flatten_hierarchy none -retiming -fsm_extraction one_hot
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21615 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1286.648 ; gain = 87.996 ; free physical = 183 ; free virtual = 3538
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'can_top_level' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:171]
	Parameter use_logger bound to: 0 - type: bool 
	Parameter rx_buffer_size bound to: 32 - type: integer 
	Parameter use_sync bound to: 1 - type: bool 
	Parameter ID bound to: 1 - type: integer 
	Parameter sup_filtA bound to: 0 - type: bool 
	Parameter sup_filtB bound to: 0 - type: bool 
	Parameter sup_filtC bound to: 0 - type: bool 
	Parameter sup_range bound to: 0 - type: bool 
	Parameter logger_size bound to: 8 - type: integer 
WARNING: [Synth 8-3819] Generic 'dummy' not present in instantiated entity will be ignored
	Parameter reset_polarity bound to: 1'b0 
INFO: [Synth 8-3491] module 'rst_sync' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/rst_sync.vhd:54' bound to instance 'rst_sync_comp' of component 'rst_sync' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:509]
INFO: [Synth 8-638] synthesizing module 'rst_sync' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/rst_sync.vhd:65]
	Parameter reset_polarity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'rst_sync' (1#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/rst_sync.vhd:65]
	Parameter compType bound to: 4'b0100 
	Parameter use_logger bound to: 0 - type: bool 
	Parameter sup_filtA bound to: 0 - type: bool 
	Parameter sup_filtB bound to: 0 - type: bool 
	Parameter sup_filtC bound to: 0 - type: bool 
	Parameter sup_range bound to: 0 - type: bool 
	Parameter sup_be bound to: 1 - type: bool 
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter DEVICE_ID bound to: 16'b1100101011111101 
	Parameter VERSION_MINOR bound to: 8'b00000001 
	Parameter VERSION_MAJOR bound to: 8'b00000010 
INFO: [Synth 8-3491] module 'memory_registers' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/memory_registers.vhd:149' bound to instance 'memory_registers_comp' of component 'memory_registers' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:519]
INFO: [Synth 8-638] synthesizing module 'memory_registers' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/memory_registers.vhd:279]
	Parameter compType bound to: 4'b0100 
	Parameter use_logger bound to: 0 - type: bool 
	Parameter sup_filtA bound to: 0 - type: bool 
	Parameter sup_filtB bound to: 0 - type: bool 
	Parameter sup_filtC bound to: 0 - type: bool 
	Parameter sup_range bound to: 0 - type: bool 
	Parameter sup_be bound to: 1 - type: bool 
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter DEVICE_ID bound to: 16'b1100101011111101 
	Parameter VERSION_MINOR bound to: 8'b00000001 
	Parameter VERSION_MAJOR bound to: 8'b00000010 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 24 - type: integer 
	Parameter REGISTERED_READ bound to: 1 - type: bool 
	Parameter CLEAR_READ_DATA bound to: 1 - type: bool 
	Parameter RESET_POLARITY bound to: 1'b0 
	Parameter SUP_FILT_A bound to: 0 - type: bool 
	Parameter SUP_RANGE bound to: 0 - type: bool 
	Parameter SUP_FILT_C bound to: 0 - type: bool 
	Parameter SUP_FILT_B bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'control_registers_reg_map' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:54' bound to instance 'control_registers_reg_map_comp' of component 'control_registers_reg_map' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/memory_registers.vhd:446]
INFO: [Synth 8-638] synthesizing module 'control_registers_reg_map' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:82]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 24 - type: integer 
	Parameter REGISTERED_READ bound to: 1 - type: bool 
	Parameter CLEAR_READ_DATA bound to: 1 - type: bool 
	Parameter RESET_POLARITY bound to: 1'b0 
	Parameter SUP_FILT_A bound to: 0 - type: bool 
	Parameter SUP_RANGE bound to: 0 - type: bool 
	Parameter SUP_FILT_C bound to: 0 - type: bool 
	Parameter SUP_FILT_B bound to: 0 - type: bool 
	Parameter address_width bound to: 6 - type: integer 
	Parameter address_entries bound to: 39 - type: integer 
	Parameter addr_vect bound to: 234'b100110100101100100100011100010100001100000011111011110011101011100011011011010011001011000010111010110010101010100010011010010010001010000001111001110001101001100001011001010001001001000000111000110000101000100000011000010000001000000 
	Parameter registered_out bound to: 0 - type: bool 
	Parameter reset_polarity bound to: 1'b0 
INFO: [Synth 8-3491] module 'address_decoder' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/address_decoder.vhd:41' bound to instance 'address_decoder_control_registers_comp' of component 'address_decoder' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:96]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/address_decoder.vhd:86]
	Parameter address_width bound to: 6 - type: integer 
	Parameter address_entries bound to: 39 - type: integer 
	Parameter addr_vect bound to: 234'b100110100101100100100011100010100001100000011111011110011101011100011011011010011001011000010111010110010101010100010011010010010001010000001111001110001101001100001011001010001001001000000111000110000101000100000011000010000001000000 
	Parameter registered_out bound to: 0 - type: bool 
	Parameter reset_polarity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/address_decoder.vhd:86]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000000011111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000110000 
	Parameter auto_clear bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'mode_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:116]
INFO: [Synth 8-638] synthesizing module 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000000011111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000110000 
	Parameter auto_clear bound to: 16'b0000000000000001 
INFO: [Synth 8-256] done synthesizing module 'memory_reg' (3#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000000011111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000000 
	Parameter auto_clear bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'settings_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:138]
INFO: [Synth 8-638] synthesizing module 'memory_reg__parameterized1' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000000011111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000000 
	Parameter auto_clear bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'memory_reg__parameterized1' (3#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_mask bound to: 32'b00000000000000000000000001111110 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 32'b00000000000000000000000000000000 
	Parameter auto_clear bound to: 32'b00000000000000000000000001111110 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'command_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:160]
INFO: [Synth 8-638] synthesizing module 'memory_reg__parameterized3' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_mask bound to: 126 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 0 - type: integer 
	Parameter auto_clear bound to: 126 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory_reg__parameterized3' (3#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000111111111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000000 
	Parameter auto_clear bound to: 16'b0000111111111111 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'int_stat_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memory_reg__parameterized5' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000111111111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000000 
	Parameter auto_clear bound to: 16'b0000111111111111 
INFO: [Synth 8-256] done synthesizing module 'memory_reg__parameterized5' (3#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000111111111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000000 
	Parameter auto_clear bound to: 16'b0000011111111111 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'int_ena_set_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:204]
INFO: [Synth 8-638] synthesizing module 'memory_reg__parameterized7' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000111111111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000000 
	Parameter auto_clear bound to: 16'b0000011111111111 
INFO: [Synth 8-256] done synthesizing module 'memory_reg__parameterized7' (3#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000111111111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000000 
	Parameter auto_clear bound to: 16'b0000011111111111 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'int_ena_clr_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:226]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000111111111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000000 
	Parameter auto_clear bound to: 16'b0000011111111111 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'int_mask_set_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:248]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000111111111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000000 
	Parameter auto_clear bound to: 16'b0000011111111111 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'int_mask_clr_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:270]
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_mask bound to: 32'b11111111111111111111111111111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 32'b00010000010100001010000110000101 
	Parameter auto_clear bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'btr_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:292]
INFO: [Synth 8-638] synthesizing module 'memory_reg__parameterized9' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_mask bound to: -1 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 273719685 - type: integer 
	Parameter auto_clear bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory_reg__parameterized9' (3#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_mask bound to: 32'b11111111111110111110111110111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 32'b00010000001000000110000110000011 
	Parameter auto_clear bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'btr_fd_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:314]
INFO: [Synth 8-638] synthesizing module 'memory_reg__parameterized11' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_mask bound to: -266305 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 270557571 - type: integer 
	Parameter auto_clear bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory_reg__parameterized11' (3#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 8 - type: integer 
	Parameter data_mask bound to: 8'b11111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 8'b01100000 
	Parameter auto_clear bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'ewl_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:336]
INFO: [Synth 8-638] synthesizing module 'memory_reg__parameterized13' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 8 - type: integer 
	Parameter data_mask bound to: 8'b11111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 8'b01100000 
	Parameter auto_clear bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'memory_reg__parameterized13' (3#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 8 - type: integer 
	Parameter data_mask bound to: 8'b11111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 8'b10000000 
	Parameter auto_clear bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'erp_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:358]
INFO: [Synth 8-638] synthesizing module 'memory_reg__parameterized15' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 8 - type: integer 
	Parameter data_mask bound to: 8'b11111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 8'b10000000 
	Parameter auto_clear bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'memory_reg__parameterized15' (3#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_mask bound to: 32'b00000000000000000001111111111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 32'b00000000000000000000000000000000 
	Parameter auto_clear bound to: 32'b00000000000000000001111011111111 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'ctr_pres_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:380]
INFO: [Synth 8-638] synthesizing module 'memory_reg__parameterized17' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_mask bound to: 8191 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 0 - type: integer 
	Parameter auto_clear bound to: 7935 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory_reg__parameterized17' (3#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b1111111111111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000001111 
	Parameter auto_clear bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'filter_control_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:634]
INFO: [Synth 8-638] synthesizing module 'memory_reg__parameterized19' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b1111111111111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000001111 
	Parameter auto_clear bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'memory_reg__parameterized19' (3#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 8 - type: integer 
	Parameter data_mask bound to: 8'b00000001 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 8'b00000000 
	Parameter auto_clear bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'rx_settings_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:656]
INFO: [Synth 8-638] synthesizing module 'memory_reg__parameterized21' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 8 - type: integer 
	Parameter data_mask bound to: 8'b00000001 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 8'b00000000 
	Parameter auto_clear bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'memory_reg__parameterized21' (3#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter reset_polarity bound to: 1'b0 
	Parameter data_width bound to: 32 - type: integer 
	Parameter read_signalling bound to: 1 - type: bool 
	Parameter write_signalling bound to: 0 - type: bool 
	Parameter read_signalling_reg bound to: 0 - type: bool 
	Parameter write_signalling_reg bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'access_signaller' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/access_signaler.vhd:40' bound to instance 'rx_data_access_signaller_comp' of component 'access_signaller' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:678]
INFO: [Synth 8-638] synthesizing module 'access_signaller' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/access_signaler.vhd:90]
	Parameter reset_polarity bound to: 1'b0 
	Parameter data_width bound to: 32 - type: integer 
	Parameter read_signalling bound to: 1 - type: bool 
	Parameter write_signalling bound to: 0 - type: bool 
	Parameter read_signalling_reg bound to: 0 - type: bool 
	Parameter write_signalling_reg bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'access_signaller' (4#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/access_signaler.vhd:90]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000111100000111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000000 
	Parameter auto_clear bound to: 16'b0000111100000111 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'tx_command_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:702]
INFO: [Synth 8-638] synthesizing module 'memory_reg__parameterized23' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000111100000111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000000 
	Parameter auto_clear bound to: 16'b0000111100000111 
INFO: [Synth 8-256] done synthesizing module 'memory_reg__parameterized23' (4#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0111011101110111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000001 
	Parameter auto_clear bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'tx_priority_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:724]
INFO: [Synth 8-638] synthesizing module 'memory_reg__parameterized25' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0111011101110111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000001 
	Parameter auto_clear bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'memory_reg__parameterized25' (4#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000001101111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000000 
	Parameter auto_clear bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'memory_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:41' bound to instance 'ssp_cfg_reg_comp' of component 'memory_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:746]
INFO: [Synth 8-638] synthesizing module 'memory_reg__parameterized27' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_mask bound to: 16'b0000001101111111 
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 16'b0000000000000000 
	Parameter auto_clear bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'memory_reg__parameterized27' (4#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd:85]
	Parameter data_out_width bound to: 32 - type: integer 
	Parameter data_in_width bound to: 1248 - type: integer 
	Parameter sel_width bound to: 6 - type: integer 
	Parameter registered_out bound to: 1 - type: bool 
	Parameter reset_polarity bound to: 1'b0 
INFO: [Synth 8-3491] module 'data_mux' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/data_mux.vhd:74' bound to instance 'data_mux_control_registers_comp' of component 'data_mux' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:779]
INFO: [Synth 8-638] synthesizing module 'data_mux' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/data_mux.vhd:132]
	Parameter data_out_width bound to: 32 - type: integer 
	Parameter data_in_width bound to: 1248 - type: integer 
	Parameter sel_width bound to: 6 - type: integer 
	Parameter registered_out bound to: 1 - type: bool 
	Parameter reset_polarity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'data_mux' (5#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/data_mux.vhd:132]
WARNING: [Synth 8-3848] Net control_registers_out_i[filter_a_mask] in module/entity control_registers_reg_map does not have driver. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:88]
WARNING: [Synth 8-3848] Net control_registers_out_i[filter_a_val] in module/entity control_registers_reg_map does not have driver. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:88]
WARNING: [Synth 8-3848] Net control_registers_out_i[filter_b_mask] in module/entity control_registers_reg_map does not have driver. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:88]
WARNING: [Synth 8-3848] Net control_registers_out_i[filter_b_val] in module/entity control_registers_reg_map does not have driver. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:88]
WARNING: [Synth 8-3848] Net control_registers_out_i[filter_c_mask] in module/entity control_registers_reg_map does not have driver. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:88]
WARNING: [Synth 8-3848] Net control_registers_out_i[filter_c_val] in module/entity control_registers_reg_map does not have driver. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:88]
WARNING: [Synth 8-3848] Net control_registers_out_i[filter_ran_low] in module/entity control_registers_reg_map does not have driver. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:88]
WARNING: [Synth 8-3848] Net control_registers_out_i[filter_ran_high] in module/entity control_registers_reg_map does not have driver. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'control_registers_reg_map' (6#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element evnt_logger_cs_reg_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/memory_registers.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'memory_registers' (7#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/memory_registers.vhd:279]
	Parameter buff_size bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rx_buffer' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer.vhd:180' bound to instance 'rx_buffer_comp' of component 'rx_buffer' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:576]
INFO: [Synth 8-638] synthesizing module 'rx_buffer' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer.vhd:300]
	Parameter buff_size bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rx_buffer_fsm' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer_fsm.vhd:69' bound to instance 'rx_buffer_fsm_comp' of component 'rx_buffer_fsm' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer.vhd:522]
INFO: [Synth 8-638] synthesizing module 'rx_buffer_fsm' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer_fsm.vhd:146]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer_fsm.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'rx_buffer_fsm' (8#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer_fsm.vhd:146]
	Parameter buff_size bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rx_buffer_pointers' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer_pointers.vhd:76' bound to instance 'rx_buffer_pointers_comp' of component 'rx_buffer_pointers' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer.vhd:545]
INFO: [Synth 8-638] synthesizing module 'rx_buffer_pointers' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer_pointers.vhd:159]
	Parameter buff_size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_buffer_pointers' (9#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer_pointers.vhd:159]
WARNING: [Synth 8-549] port width mismatch for port 'rx_mem_free_int': port width = 6, actual width = 7 [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer.vhd:565]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer.vhd:651]
	Parameter word_width bound to: 32 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter address_width bound to: 12 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter simulation_reset bound to: 1 - type: bool 
	Parameter sync_read bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'inf_ram_wrapper' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/inf_ram_wrapper.vhd:57' bound to instance 'rx_buf_RAM' of component 'inf_ram_wrapper' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer.vhd:858]
INFO: [Synth 8-638] synthesizing module 'inf_ram_wrapper' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/inf_ram_wrapper.vhd:106]
	Parameter word_width bound to: 32 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter address_width bound to: 12 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter simulation_reset bound to: 1 - type: bool 
	Parameter sync_read bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'inf_ram_wrapper' (10#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/inf_ram_wrapper.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rx_buffer' (11#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer.vhd:300]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'txt_buffer' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:97' bound to instance 'txt_buffer_comp' of component 'txt_buffer' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:614]
INFO: [Synth 8-638] synthesizing module 'txt_buffer' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:155]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter word_width bound to: 32 - type: integer 
	Parameter depth bound to: 20 - type: integer 
	Parameter address_width bound to: 5 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter simulation_reset bound to: 1 - type: bool 
	Parameter sync_read bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'inf_ram_wrapper' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/inf_ram_wrapper.vhd:57' bound to instance 'txt_buf_RAM' of component 'inf_ram_wrapper' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:212]
INFO: [Synth 8-638] synthesizing module 'inf_ram_wrapper__parameterized1' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/inf_ram_wrapper.vhd:106]
	Parameter word_width bound to: 32 - type: integer 
	Parameter depth bound to: 20 - type: integer 
	Parameter address_width bound to: 5 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter simulation_reset bound to: 1 - type: bool 
	Parameter sync_read bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'inf_ram_wrapper__parameterized1' (11#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/inf_ram_wrapper.vhd:106]
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'txt_buffer_fsm' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer_fsm.vhd:70' bound to instance 'txt_buffer_fsm_comp' of component 'txt_buffer_fsm' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:235]
INFO: [Synth 8-638] synthesizing module 'txt_buffer_fsm' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer_fsm.vhd:118]
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'txt_buffer_fsm' (12#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer_fsm.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'txt_buffer' (13#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:155]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'txt_buffer' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:97' bound to instance 'txt_buffer_comp' of component 'txt_buffer' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:614]
INFO: [Synth 8-638] synthesizing module 'txt_buffer__parameterized1' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:155]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter word_width bound to: 32 - type: integer 
	Parameter depth bound to: 20 - type: integer 
	Parameter address_width bound to: 5 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter simulation_reset bound to: 1 - type: bool 
	Parameter sync_read bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'inf_ram_wrapper' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/inf_ram_wrapper.vhd:57' bound to instance 'txt_buf_RAM' of component 'inf_ram_wrapper' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:212]
	Parameter ID bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'txt_buffer_fsm' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer_fsm.vhd:70' bound to instance 'txt_buffer_fsm_comp' of component 'txt_buffer_fsm' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:235]
INFO: [Synth 8-638] synthesizing module 'txt_buffer_fsm__parameterized1' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer_fsm.vhd:118]
	Parameter ID bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'txt_buffer_fsm__parameterized1' (13#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer_fsm.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'txt_buffer__parameterized1' (13#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:155]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'txt_buffer' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:97' bound to instance 'txt_buffer_comp' of component 'txt_buffer' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:614]
INFO: [Synth 8-638] synthesizing module 'txt_buffer__parameterized3' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:155]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 2 - type: integer 
	Parameter word_width bound to: 32 - type: integer 
	Parameter depth bound to: 20 - type: integer 
	Parameter address_width bound to: 5 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter simulation_reset bound to: 1 - type: bool 
	Parameter sync_read bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'inf_ram_wrapper' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/inf_ram_wrapper.vhd:57' bound to instance 'txt_buf_RAM' of component 'inf_ram_wrapper' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:212]
	Parameter ID bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'txt_buffer_fsm' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer_fsm.vhd:70' bound to instance 'txt_buffer_fsm_comp' of component 'txt_buffer_fsm' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:235]
INFO: [Synth 8-638] synthesizing module 'txt_buffer_fsm__parameterized3' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer_fsm.vhd:118]
	Parameter ID bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'txt_buffer_fsm__parameterized3' (13#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer_fsm.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'txt_buffer__parameterized3' (13#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:155]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'txt_buffer' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:97' bound to instance 'txt_buffer_comp' of component 'txt_buffer' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:614]
INFO: [Synth 8-638] synthesizing module 'txt_buffer__parameterized5' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:155]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 3 - type: integer 
	Parameter word_width bound to: 32 - type: integer 
	Parameter depth bound to: 20 - type: integer 
	Parameter address_width bound to: 5 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter simulation_reset bound to: 1 - type: bool 
	Parameter sync_read bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'inf_ram_wrapper' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/inf_ram_wrapper.vhd:57' bound to instance 'txt_buf_RAM' of component 'inf_ram_wrapper' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:212]
	Parameter ID bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'txt_buffer_fsm' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer_fsm.vhd:70' bound to instance 'txt_buffer_fsm_comp' of component 'txt_buffer_fsm' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:235]
INFO: [Synth 8-638] synthesizing module 'txt_buffer_fsm__parameterized5' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer_fsm.vhd:118]
	Parameter ID bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'txt_buffer_fsm__parameterized5' (13#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer_fsm.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'txt_buffer__parameterized5' (13#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd:155]
	Parameter buf_count bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'tx_arbitrator' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/tx_arbitrator.vhd:155' bound to instance 'tx_arbitrator_comp' of component 'tx_arbitrator' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:639]
INFO: [Synth 8-638] synthesizing module 'tx_arbitrator' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/tx_arbitrator.vhd:341]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter buf_count bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'priority_decoder' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/priority_decoder.vhd:73' bound to instance 'priority_decoder_comp' of component 'priority_decoder' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/tx_arbitrator.vhd:347]
INFO: [Synth 8-638] synthesizing module 'priority_decoder' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/priority_decoder.vhd:102]
	Parameter buf_count bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/priority_decoder.vhd:184]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/priority_decoder.vhd:184]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/priority_decoder.vhd:184]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/priority_decoder.vhd:184]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/priority_decoder.vhd:229]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/priority_decoder.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'priority_decoder' (14#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/priority_decoder.vhd:102]
INFO: [Synth 8-3491] module 'tx_arbitrator_fsm' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/tx_arbitrator_fsm.vhd:73' bound to instance 'tx_arbitrator_fsm_comp' of component 'tx_arbitrator_fsm' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/tx_arbitrator.vhd:362]
INFO: [Synth 8-638] synthesizing module 'tx_arbitrator_fsm' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/tx_arbitrator_fsm.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'tx_arbitrator_fsm' (15#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/tx_arbitrator_fsm.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'tx_arbitrator' (16#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/tx_arbitrator.vhd:341]
	Parameter sup_filtA bound to: 0 - type: bool 
	Parameter sup_filtB bound to: 0 - type: bool 
	Parameter sup_filtC bound to: 0 - type: bool 
	Parameter sup_range bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'frame_filters' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/frame_filters.vhd:81' bound to instance 'frame_filters_comp' of component 'frame_filters' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:665]
INFO: [Synth 8-638] synthesizing module 'frame_filters' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/frame_filters.vhd:125]
	Parameter sup_filtA bound to: 0 - type: bool 
	Parameter sup_filtB bound to: 0 - type: bool 
	Parameter sup_filtC bound to: 0 - type: bool 
	Parameter sup_range bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/frame_filters.vhd:250]
	Parameter width bound to: 29 - type: integer 
	Parameter is_present bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'bit_filter' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/bit_filter.vhd:69' bound to instance 'bit_filter_A_comp' of component 'bit_filter' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/frame_filters.vhd:275]
INFO: [Synth 8-638] synthesizing module 'bit_filter' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/bit_filter.vhd:95]
	Parameter width bound to: 29 - type: integer 
	Parameter is_present bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'bit_filter' (17#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/bit_filter.vhd:95]
	Parameter width bound to: 29 - type: integer 
	Parameter is_present bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'bit_filter' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/bit_filter.vhd:69' bound to instance 'bit_filter_B_comp' of component 'bit_filter' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/frame_filters.vhd:288]
	Parameter width bound to: 29 - type: integer 
	Parameter is_present bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'bit_filter' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/bit_filter.vhd:69' bound to instance 'bit_filter_C_comp' of component 'bit_filter' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/frame_filters.vhd:301]
	Parameter width bound to: 29 - type: integer 
	Parameter is_present bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'range_filter' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/range_filter.vhd:69' bound to instance 'range_filter_comp' of component 'range_filter' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/frame_filters.vhd:315]
INFO: [Synth 8-638] synthesizing module 'range_filter' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/range_filter.vhd:95]
	Parameter width bound to: 29 - type: integer 
	Parameter is_present bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'range_filter' (18#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/range_filter.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'frame_filters' (19#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/frame_filters.vhd:125]
	Parameter int_count bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'int_manager' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:94' bound to instance 'int_manager_comp' of component 'int_manager' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:699]
INFO: [Synth 8-638] synthesizing module 'int_manager' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:168]
	Parameter int_count bound to: 12 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter clear_priority bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'int_module' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:82' bound to instance 'int_module_comp' of component 'int_module' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:265]
INFO: [Synth 8-638] synthesizing module 'int_module' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:118]
	Parameter reset_polarity bound to: 1'b0 
	Parameter clear_priority bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'int_module' (20#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:118]
	Parameter reset_polarity bound to: 1'b0 
	Parameter clear_priority bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'int_module' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:82' bound to instance 'int_module_comp' of component 'int_module' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:265]
	Parameter reset_polarity bound to: 1'b0 
	Parameter clear_priority bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'int_module' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:82' bound to instance 'int_module_comp' of component 'int_module' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:265]
	Parameter reset_polarity bound to: 1'b0 
	Parameter clear_priority bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'int_module' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:82' bound to instance 'int_module_comp' of component 'int_module' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:265]
INFO: [Synth 8-638] synthesizing module 'int_module__parameterized2' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:118]
	Parameter reset_polarity bound to: 1'b0 
	Parameter clear_priority bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'int_module__parameterized2' (20#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:118]
	Parameter reset_polarity bound to: 1'b0 
	Parameter clear_priority bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'int_module' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:82' bound to instance 'int_module_comp' of component 'int_module' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:265]
	Parameter reset_polarity bound to: 1'b0 
	Parameter clear_priority bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'int_module' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:82' bound to instance 'int_module_comp' of component 'int_module' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:265]
	Parameter reset_polarity bound to: 1'b0 
	Parameter clear_priority bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'int_module' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:82' bound to instance 'int_module_comp' of component 'int_module' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:265]
	Parameter reset_polarity bound to: 1'b0 
	Parameter clear_priority bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'int_module' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:82' bound to instance 'int_module_comp' of component 'int_module' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:265]
	Parameter reset_polarity bound to: 1'b0 
	Parameter clear_priority bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'int_module' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:82' bound to instance 'int_module_comp' of component 'int_module' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:265]
	Parameter reset_polarity bound to: 1'b0 
	Parameter clear_priority bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'int_module' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:82' bound to instance 'int_module_comp' of component 'int_module' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:265]
	Parameter reset_polarity bound to: 1'b0 
	Parameter clear_priority bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'int_module' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:82' bound to instance 'int_module_comp' of component 'int_module' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:265]
	Parameter reset_polarity bound to: 1'b0 
	Parameter clear_priority bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'int_module' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd:82' bound to instance 'int_module_comp' of component 'int_module' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'int_manager' (21#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd:168]
INFO: [Synth 8-3491] module 'can_core' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/can_core.vhd:107' bound to instance 'can_core_comp' of component 'can_core' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:725]
INFO: [Synth 8-638] synthesizing module 'can_core' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/can_core.vhd:297]
INFO: [Synth 8-3491] module 'operation_control' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/operation_control/operation_control.vhd:76' bound to instance 'operation_control_comp' of component 'operation_control' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/can_core.vhd:574]
INFO: [Synth 8-638] synthesizing module 'operation_control' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/operation_control/operation_control.vhd:124]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/operation_control/operation_control.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'operation_control' (22#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/operation_control/operation_control.vhd:124]
INFO: [Synth 8-3491] module 'protocol_control' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:268' bound to instance 'protocol_control_comp' of component 'protocol_control' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/can_core.vhd:596]
INFO: [Synth 8-638] synthesizing module 'protocol_control' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:746]
	Parameter swap_by_signal bound to: 0 - type: bool 
	Parameter swap_gen bound to: 1 - type: bool 
	Parameter word_size bound to: 4 - type: integer 
	Parameter group_size bound to: 8 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'endian_swapper_tx_comp' of component 'endian_swapper' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:827]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:856]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:1385]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:1435]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:1490]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:1714]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:2058]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:2138]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:2264]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:2919]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:3123]
INFO: [Synth 8-256] done synthesizing module 'protocol_control' (23#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:746]
INFO: [Synth 8-3491] module 'fault_confinement' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/fault_confinement/fault_confinement.vhd:89' bound to instance 'fault_confinement_comp' of component 'fault_confinement' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/can_core.vhd:694]
INFO: [Synth 8-638] synthesizing module 'fault_confinement' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/fault_confinement/fault_confinement.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'fault_confinement' (24#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/fault_confinement/fault_confinement.vhd:185]
	Parameter crc15_pol bound to: 16'b1100010110011001 
	Parameter crc17_pol bound to: 20'b00110110100001011011 
	Parameter crc21_pol bound to: 24'b001100000010100010011001 
INFO: [Synth 8-3491] module 'crc_wrapper' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_wrapper.vhd:77' bound to instance 'crc_wrapper_comp' of component 'crc_wrapper' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/can_core.vhd:745]
INFO: [Synth 8-638] synthesizing module 'crc_wrapper' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_wrapper.vhd:133]
	Parameter crc15_pol bound to: 16'b1100010110011001 
	Parameter crc17_pol bound to: 20'b00110110100001011011 
	Parameter crc21_pol bound to: 24'b001100000010100010011001 
	Parameter crc15_pol bound to: 16'b1100010110011001 
	Parameter crc17_pol bound to: 20'b00110110100001011011 
	Parameter crc21_pol bound to: 24'b001100000010100010011001 
INFO: [Synth 8-3491] module 'can_crc' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/can_crc.vhd:84' bound to instance 'crc_wbs_rx_comp' of component 'can_crc' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_wrapper.vhd:178]
INFO: [Synth 8-638] synthesizing module 'can_crc' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/can_crc.vhd:129]
	Parameter crc15_pol bound to: 16'b1100010110011001 
	Parameter crc17_pol bound to: 20'b00110110100001011011 
	Parameter crc21_pol bound to: 24'b001100000010100010011001 
	Parameter crc_width bound to: 15 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter polynomial bound to: 16'b1100010110011001 
INFO: [Synth 8-3491] module 'crc_calc' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_calc.vhd:74' bound to instance 'crc_calc_15_comp' of component 'crc_calc' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/can_crc.vhd:162]
INFO: [Synth 8-638] synthesizing module 'crc_calc' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_calc.vhd:121]
	Parameter crc_width bound to: 15 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter polynomial bound to: 16'b1100010110011001 
INFO: [Synth 8-256] done synthesizing module 'crc_calc' (25#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_calc.vhd:121]
	Parameter crc_width bound to: 17 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter polynomial bound to: 20'b00110110100001011011 
INFO: [Synth 8-3491] module 'crc_calc' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_calc.vhd:74' bound to instance 'crc_calc_17_comp' of component 'crc_calc' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/can_crc.vhd:179]
INFO: [Synth 8-638] synthesizing module 'crc_calc__parameterized1' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_calc.vhd:121]
	Parameter crc_width bound to: 17 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter polynomial bound to: 20'b00110110100001011011 
INFO: [Synth 8-256] done synthesizing module 'crc_calc__parameterized1' (25#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_calc.vhd:121]
	Parameter crc_width bound to: 21 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter polynomial bound to: 24'b001100000010100010011001 
INFO: [Synth 8-3491] module 'crc_calc' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_calc.vhd:74' bound to instance 'crc_calc_21_comp' of component 'crc_calc' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/can_crc.vhd:196]
INFO: [Synth 8-638] synthesizing module 'crc_calc__parameterized3' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_calc.vhd:121]
	Parameter crc_width bound to: 21 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter polynomial bound to: 24'b001100000010100010011001 
INFO: [Synth 8-256] done synthesizing module 'crc_calc__parameterized3' (25#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_calc.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'can_crc' (26#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/can_crc.vhd:129]
	Parameter crc15_pol bound to: 16'b1100010110011001 
	Parameter crc17_pol bound to: 20'b00110110100001011011 
	Parameter crc21_pol bound to: 24'b001100000010100010011001 
INFO: [Synth 8-3491] module 'can_crc' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/can_crc.vhd:84' bound to instance 'crc_nbs_rx_comp' of component 'can_crc' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_wrapper.vhd:200]
	Parameter crc15_pol bound to: 16'b1100010110011001 
	Parameter crc17_pol bound to: 20'b00110110100001011011 
	Parameter crc21_pol bound to: 24'b001100000010100010011001 
INFO: [Synth 8-3491] module 'can_crc' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/can_crc.vhd:84' bound to instance 'crc_wbs_tx_comp' of component 'can_crc' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_wrapper.vhd:222]
	Parameter crc15_pol bound to: 16'b1100010110011001 
	Parameter crc17_pol bound to: 20'b00110110100001011011 
	Parameter crc21_pol bound to: 24'b001100000010100010011001 
INFO: [Synth 8-3491] module 'can_crc' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/can_crc.vhd:84' bound to instance 'crc_nbs_tx_comp' of component 'can_crc' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_wrapper.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'crc_wrapper' (27#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_wrapper.vhd:133]
INFO: [Synth 8-3491] module 'bit_stuffing' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_stuffing/bit_stuffing.vhd:95' bound to instance 'bit_stuffing_comp' of component 'bit_stuffing' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/can_core.vhd:782]
INFO: [Synth 8-638] synthesizing module 'bit_stuffing' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_stuffing/bit_stuffing.vhd:145]
	Parameter reset_polarity bound to: 1'b0 
	Parameter rst_val bound to: 1'b0 
INFO: [Synth 8-3491] module 'dff_arst' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/dff_arst.vhd:53' bound to instance 'dff_ena_reg' of component 'dff_arst' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_stuffing/bit_stuffing.vhd:236]
INFO: [Synth 8-638] synthesizing module 'dff_arst' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/dff_arst.vhd:68]
	Parameter reset_polarity bound to: 1'b0 
	Parameter rst_val bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'dff_arst' (28#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/dff_arst.vhd:68]
	Parameter reset_polarity bound to: 1'b0 
	Parameter rst_val bound to: 1'b0 
INFO: [Synth 8-3491] module 'dff_arst' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/dff_arst.vhd:53' bound to instance 'dff_fixed_stuff_reg' of component 'dff_arst' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_stuffing/bit_stuffing.vhd:272]
	Parameter reset_polarity bound to: 1'b0 
	Parameter rst_val bound to: 1'b1 
INFO: [Synth 8-3491] module 'dff_arst' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/dff_arst.vhd:53' bound to instance 'dff_data_out_reg' of component 'dff_arst' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_stuffing/bit_stuffing.vhd:429]
INFO: [Synth 8-638] synthesizing module 'dff_arst__parameterized2' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/dff_arst.vhd:68]
	Parameter reset_polarity bound to: 1'b0 
	Parameter rst_val bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'dff_arst__parameterized2' (28#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/dff_arst.vhd:68]
	Parameter reset_polarity bound to: 1'b0 
	Parameter rst_val bound to: 1'b0 
INFO: [Synth 8-3491] module 'dff_arst' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/dff_arst.vhd:53' bound to instance 'dff_halt_reg' of component 'dff_arst' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_stuffing/bit_stuffing.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'bit_stuffing' (29#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_stuffing/bit_stuffing.vhd:145]
INFO: [Synth 8-3491] module 'bit_destuffing' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_destuffing/bit_destuffing.vhd:97' bound to instance 'bit_destuffing_comp' of component 'bit_destuffing' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/can_core.vhd:800]
INFO: [Synth 8-638] synthesizing module 'bit_destuffing' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_destuffing/bit_destuffing.vhd:151]
	Parameter reset_polarity bound to: 1'b0 
	Parameter rst_val bound to: 1'b0 
INFO: [Synth 8-3491] module 'dff_arst' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/dff_arst.vhd:53' bound to instance 'dff_ena_reg' of component 'dff_arst' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_destuffing/bit_destuffing.vhd:214]
	Parameter reset_polarity bound to: 1'b0 
	Parameter rst_val bound to: 1'b0 
INFO: [Synth 8-3491] module 'dff_arst' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/dff_arst.vhd:53' bound to instance 'dff_fixed_stuff_reg' of component 'dff_arst' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_destuffing/bit_destuffing.vhd:289]
	Parameter reset_polarity bound to: 1'b0 
	Parameter rst_val bound to: 1'b0 
INFO: [Synth 8-3491] module 'dff_arst' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/dff_arst.vhd:53' bound to instance 'dff_destuffed_flag_reg' of component 'dff_arst' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_destuffing/bit_destuffing.vhd:403]
	Parameter reset_polarity bound to: 1'b0 
	Parameter rst_val bound to: 1'b0 
INFO: [Synth 8-3491] module 'dff_arst' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/dff_arst.vhd:53' bound to instance 'dff_error_reg' of component 'dff_arst' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_destuffing/bit_destuffing.vhd:430]
	Parameter reset_polarity bound to: 1'b0 
	Parameter rst_val bound to: 1'b1 
INFO: [Synth 8-3491] module 'dff_arst' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/dff_arst.vhd:53' bound to instance 'dff_prev_val_reg' of component 'dff_arst' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_destuffing/bit_destuffing.vhd:460]
INFO: [Synth 8-256] done synthesizing module 'bit_destuffing' (30#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_destuffing/bit_destuffing.vhd:151]
INFO: [Synth 8-3491] module 'bus_traffic_counters' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bus_traffic_counters/bus_traffic_counters.vhd:70' bound to instance 'bus_traffic_counters_comp' of component 'bus_traffic_counters' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/can_core.vhd:1011]
INFO: [Synth 8-638] synthesizing module 'bus_traffic_counters' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bus_traffic_counters/bus_traffic_counters.vhd:93]
WARNING: [Synth 8-614] signal 'clear_tx_ctr' is read in the process but is not in the sensitivity list [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bus_traffic_counters/bus_traffic_counters.vhd:127]
WARNING: [Synth 8-614] signal 'clear_rx_ctr' is read in the process but is not in the sensitivity list [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bus_traffic_counters/bus_traffic_counters.vhd:143]
WARNING: [Synth 8-3936] Found unconnected internal register 'sel_value_reg' and it is trimmed from '32' to '31' bits. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bus_traffic_counters/bus_traffic_counters.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'bus_traffic_counters' (31#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bus_traffic_counters/bus_traffic_counters.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'can_core' (32#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/can_core.vhd:297]
	Parameter reset_polarity bound to: 1'b0 
	Parameter capt_btr bound to: 0 - type: bool 
	Parameter capt_tseg_1 bound to: 1 - type: bool 
	Parameter capt_tseg_2 bound to: 0 - type: bool 
	Parameter capt_sjw bound to: 0 - type: bool 
	Parameter tseg1_nbt_width bound to: 8 - type: integer 
	Parameter tseg2_nbt_width bound to: 6 - type: integer 
	Parameter tq_nbt_width bound to: 8 - type: integer 
	Parameter sjw_nbt_width bound to: 5 - type: integer 
	Parameter tseg1_dbt_width bound to: 7 - type: integer 
	Parameter tseg2_dbt_width bound to: 5 - type: integer 
	Parameter tq_dbt_width bound to: 8 - type: integer 
	Parameter sjw_dbt_width bound to: 5 - type: integer 
	Parameter ipt_length bound to: 4 - type: integer 
	Parameter sync_trigger_count bound to: 2 - type: integer 
	Parameter sample_trigger_count bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'prescaler' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:74' bound to instance 'prescaler_comp' of component 'prescaler' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:785]
INFO: [Synth 8-638] synthesizing module 'prescaler' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:162]
	Parameter reset_polarity bound to: 1'b0 
	Parameter capt_btr bound to: 0 - type: bool 
	Parameter capt_tseg_1 bound to: 1 - type: bool 
	Parameter capt_tseg_2 bound to: 0 - type: bool 
	Parameter capt_sjw bound to: 0 - type: bool 
	Parameter tseg1_nbt_width bound to: 8 - type: integer 
	Parameter tseg2_nbt_width bound to: 6 - type: integer 
	Parameter tq_nbt_width bound to: 8 - type: integer 
	Parameter sjw_nbt_width bound to: 5 - type: integer 
	Parameter tseg1_dbt_width bound to: 7 - type: integer 
	Parameter tseg2_dbt_width bound to: 5 - type: integer 
	Parameter tq_dbt_width bound to: 8 - type: integer 
	Parameter sjw_dbt_width bound to: 5 - type: integer 
	Parameter ipt_length bound to: 4 - type: integer 
	Parameter sync_trigger_count bound to: 2 - type: integer 
	Parameter sample_trigger_count bound to: 3 - type: integer 
	Parameter reset_polarity bound to: 1'b0 
	Parameter capt_btr bound to: 0 - type: bool 
	Parameter capt_tseg_1 bound to: 1 - type: bool 
	Parameter capt_tseg_2 bound to: 0 - type: bool 
	Parameter capt_sjw bound to: 0 - type: bool 
	Parameter tseg1_nbt_width bound to: 8 - type: integer 
	Parameter tseg2_nbt_width bound to: 6 - type: integer 
	Parameter tq_nbt_width bound to: 8 - type: integer 
	Parameter sjw_nbt_width bound to: 5 - type: integer 
	Parameter tseg1_dbt_width bound to: 7 - type: integer 
	Parameter tseg2_dbt_width bound to: 5 - type: integer 
	Parameter tq_dbt_width bound to: 8 - type: integer 
	Parameter sjw_dbt_width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'bit_time_cfg_capture' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_cfg_capture.vhd:81' bound to instance 'bit_time_cfg_capture_comp' of component 'bit_time_cfg_capture' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:261]
INFO: [Synth 8-638] synthesizing module 'bit_time_cfg_capture' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_cfg_capture.vhd:155]
	Parameter reset_polarity bound to: 1'b0 
	Parameter capt_btr bound to: 0 - type: bool 
	Parameter capt_tseg_1 bound to: 1 - type: bool 
	Parameter capt_tseg_2 bound to: 0 - type: bool 
	Parameter capt_sjw bound to: 0 - type: bool 
	Parameter tseg1_nbt_width bound to: 8 - type: integer 
	Parameter tseg2_nbt_width bound to: 6 - type: integer 
	Parameter tq_nbt_width bound to: 8 - type: integer 
	Parameter sjw_nbt_width bound to: 5 - type: integer 
	Parameter tseg1_dbt_width bound to: 7 - type: integer 
	Parameter tseg2_dbt_width bound to: 5 - type: integer 
	Parameter tq_dbt_width bound to: 8 - type: integer 
	Parameter sjw_dbt_width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bit_time_cfg_capture' (33#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_cfg_capture.vhd:155]
	Parameter reset_polarity bound to: 1'b0 
INFO: [Synth 8-3491] module 'synchronisation_checker' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/synchronisation_checker.vhd:71' bound to instance 'synchronisation_checker_comp' of component 'synchronisation_checker' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:295]
INFO: [Synth 8-638] synthesizing module 'synchronisation_checker' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/synchronisation_checker.vhd:111]
	Parameter reset_polarity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'synchronisation_checker' (34#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/synchronisation_checker.vhd:111]
	Parameter reset_polarity bound to: 1'b0 
	Parameter ipt_length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ipt_checker' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/ipt_checker.vhd:74' bound to instance 'ipt_checker_comp' of component 'ipt_checker' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:315]
INFO: [Synth 8-638] synthesizing module 'ipt_checker' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/ipt_checker.vhd:98]
	Parameter reset_polarity bound to: 1'b0 
	Parameter ipt_length bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipt_checker' (35#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/ipt_checker.vhd:98]
	Parameter reset_polarity bound to: 1'b0 
	Parameter sjw_width bound to: 5 - type: integer 
	Parameter tseg1_width bound to: 8 - type: integer 
	Parameter tseg2_width bound to: 6 - type: integer 
	Parameter bt_width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'resynchronisation' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/resynchronisation.vhd:169' bound to instance 'resynchronisation_nbt_comp' of component 'resynchronisation' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:330]
INFO: [Synth 8-638] synthesizing module 'resynchronisation' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/resynchronisation.vhd:249]
	Parameter reset_polarity bound to: 1'b0 
	Parameter sjw_width bound to: 5 - type: integer 
	Parameter tseg1_width bound to: 8 - type: integer 
	Parameter tseg2_width bound to: 6 - type: integer 
	Parameter bt_width bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'resynchronisation' (36#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/resynchronisation.vhd:249]
	Parameter reset_polarity bound to: 1'b0 
	Parameter bt_width bound to: 9 - type: integer 
	Parameter tq_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'bit_time_counters' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_counters.vhd:76' bound to instance 'bit_time_counters_nbt_comp' of component 'bit_time_counters' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:359]
INFO: [Synth 8-638] synthesizing module 'bit_time_counters' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_counters.vhd:121]
	Parameter reset_polarity bound to: 1'b0 
	Parameter bt_width bound to: 9 - type: integer 
	Parameter tq_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bit_time_counters' (37#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_counters.vhd:121]
	Parameter reset_polarity bound to: 1'b0 
	Parameter sjw_width bound to: 5 - type: integer 
	Parameter tseg1_width bound to: 7 - type: integer 
	Parameter tseg2_width bound to: 5 - type: integer 
	Parameter bt_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'resynchronisation' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/resynchronisation.vhd:169' bound to instance 'resynchronisation_dbt_comp' of component 'resynchronisation' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:380]
INFO: [Synth 8-638] synthesizing module 'resynchronisation__parameterized1' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/resynchronisation.vhd:249]
	Parameter reset_polarity bound to: 1'b0 
	Parameter sjw_width bound to: 5 - type: integer 
	Parameter tseg1_width bound to: 7 - type: integer 
	Parameter tseg2_width bound to: 5 - type: integer 
	Parameter bt_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'resynchronisation__parameterized1' (37#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/resynchronisation.vhd:249]
	Parameter reset_polarity bound to: 1'b0 
	Parameter bt_width bound to: 8 - type: integer 
	Parameter tq_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'bit_time_counters' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_counters.vhd:76' bound to instance 'bit_time_counters_dbt_comp' of component 'bit_time_counters' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:409]
INFO: [Synth 8-638] synthesizing module 'bit_time_counters__parameterized1' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_counters.vhd:121]
	Parameter reset_polarity bound to: 1'b0 
	Parameter bt_width bound to: 8 - type: integer 
	Parameter tq_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bit_time_counters__parameterized1' (37#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_counters.vhd:121]
	Parameter reset_polarity bound to: 1'b0 
INFO: [Synth 8-3491] module 'segment_end_detector' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/segment_end_detector.vhd:70' bound to instance 'segment_end_detector_comp' of component 'segment_end_detector' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:429]
INFO: [Synth 8-638] synthesizing module 'segment_end_detector' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/segment_end_detector.vhd:114]
	Parameter reset_polarity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'segment_end_detector' (38#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/segment_end_detector.vhd:114]
	Parameter reset_polarity bound to: 1'b0 
INFO: [Synth 8-3491] module 'bit_time_fsm' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_fsm.vhd:68' bound to instance 'bit_time_fsm_comp' of component 'bit_time_fsm' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:453]
INFO: [Synth 8-638] synthesizing module 'bit_time_fsm' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_fsm.vhd:111]
	Parameter reset_polarity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'bit_time_fsm' (39#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_fsm.vhd:111]
	Parameter reset_polarity bound to: 1'b0 
	Parameter sync_trigger_count bound to: 2 - type: integer 
	Parameter sample_trigger_count bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'trigger_generator' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/trigger_generator.vhd:99' bound to instance 'trigger_generator_comp' of component 'trigger_generator' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:473]
INFO: [Synth 8-638] synthesizing module 'trigger_generator' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/trigger_generator.vhd:139]
	Parameter reset_polarity bound to: 1'b0 
	Parameter sync_trigger_count bound to: 2 - type: integer 
	Parameter sample_trigger_count bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trigger_generator' (40#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/trigger_generator.vhd:139]
WARNING: [Synth 8-3848] Net clk_tq_nbt in module/entity prescaler does not have driver. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:125]
WARNING: [Synth 8-3848] Net clk_tq_dbt in module/entity prescaler does not have driver. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:128]
WARNING: [Synth 8-3848] Net no_pos_resync in module/entity prescaler does not have driver. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'prescaler' (41#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:162]
	Parameter use_Sync bound to: 1 - type: bool 
	Parameter reset_polarity bound to: 1'b0 
INFO: [Synth 8-3491] module 'bus_sampling' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/bus_sampling/bus_sampling.vhd:112' bound to instance 'bus_sampling_comp' of component 'bus_sampling' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:841]
INFO: [Synth 8-638] synthesizing module 'bus_sampling' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/bus_sampling/bus_sampling.vhd:203]
	Parameter use_Sync bound to: 1 - type: bool 
	Parameter reset_polarity bound to: 1'b0 
	Parameter timing_check bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'sig_sync' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/sig_sync.vhd:53' bound to instance 'can_rx_sig_sync_comp' of component 'sig_sync' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/bus_sampling/bus_sampling.vhd:329]
INFO: [Synth 8-638] synthesizing module 'sig_sync' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/sig_sync.vhd:64]
	Parameter timing_check bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'sig_sync' (42#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/sig_sync.vhd:64]
	Parameter reset_polarity bound to: 1'b0 
	Parameter trv_ctr_width bound to: 7 - type: integer 
	Parameter use_ssp_saturation bound to: 1 - type: bool 
	Parameter ssp_saturation_lvl bound to: 129 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'trv_delay_measurement_comp' of component 'trv_delay_measurement' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/bus_sampling/bus_sampling.vhd:353]
INFO: [Synth 8-3491] module 'majority_decoder_3' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/majority_decoder_3.vhd:53' bound to instance 'trs_maj_dec_comp' of component 'majority_decoder_3' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/bus_sampling/bus_sampling.vhd:388]
INFO: [Synth 8-638] synthesizing module 'majority_decoder_3' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/majority_decoder_3.vhd:60]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/majority_decoder_3.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'majority_decoder_3' (43#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/majority_decoder_3.vhd:60]
	Parameter reset_polarity bound to: 1'b0 
	Parameter tx_edge_pipeline bound to: 1 - type: bool 
	Parameter rx_edge_pipeline bound to: 1 - type: bool 
INFO: [Synth 8-637] synthesizing blackbox instance 'data_edge_detector_comp' of component 'data_edge_detector' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/bus_sampling/bus_sampling.vhd:398]
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter width bound to: 130 - type: integer 
	Parameter shift_down bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'shift_reg' declared at '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/shift_reg.vhd:53' bound to instance 'ssp_shift_reg_comp' of component 'shift_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/bus_sampling/bus_sampling.vhd:429]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'shift_reg' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/shift_reg.vhd:87]
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter width bound to: 130 - type: integer 
	Parameter shift_down bound to: 0 - type: bool 
WARNING: [Synth 8-614] signal 'res_n' is read in the process but is not in the sensitivity list [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/shift_reg.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'shift_reg' (44#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/shift_reg.vhd:87]
	Parameter reset_polarity bound to: 1'b0 
	Parameter tx_cache_depth bound to: 8 - type: integer 
	Parameter tx_cache_res_val bound to: 1'b1 
INFO: [Synth 8-637] synthesizing blackbox instance 'tx_data_cache_comp' of component 'tx_data_cache' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/bus_sampling/bus_sampling.vhd:460]
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 3'b000 
	Parameter width bound to: 3 - type: integer 
	Parameter shift_down bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'shift_reg_preload' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/shift_reg_preload.vhd:93]
	Parameter reset_polarity bound to: 1'b0 
	Parameter reset_value bound to: 3'b000 
	Parameter width bound to: 3 - type: integer 
	Parameter shift_down bound to: 0 - type: bool 
WARNING: [Synth 8-614] signal 'res_n' is read in the process but is not in the sensitivity list [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/shift_reg_preload.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'shift_reg_preload' (45#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/shift_reg_preload.vhd:93]
	Parameter reset_polarity bound to: 1'b0 
INFO: [Synth 8-637] synthesizing blackbox instance 'bit_errror_detector_comp' of component 'bit_errror_detector' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/bus_sampling/bus_sampling.vhd:546]
	Parameter reset_polarity bound to: 1'b0 
	Parameter pipeline_sampled_data bound to: 1 - type: bool 
INFO: [Synth 8-637] synthesizing blackbox instance 'sample_mux_comp' of component 'sample_mux' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/bus_sampling/bus_sampling.vhd:569]
INFO: [Synth 8-256] done synthesizing module 'bus_sampling' (46#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/bus_sampling/bus_sampling.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'can_top_level' (47#1) [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd:171]
WARNING: [Synth 8-3301] Unused top level parameter/generic dummy
WARNING: [Synth 8-3331] design txt_buffer__parameterized5 has unconnected port txt_sw_buf_cmd_index[2]
WARNING: [Synth 8-3331] design txt_buffer__parameterized5 has unconnected port txt_sw_buf_cmd_index[1]
WARNING: [Synth 8-3331] design txt_buffer__parameterized5 has unconnected port txt_sw_buf_cmd_index[0]
WARNING: [Synth 8-3331] design txt_buffer__parameterized3 has unconnected port txt_sw_buf_cmd_index[3]
WARNING: [Synth 8-3331] design txt_buffer__parameterized3 has unconnected port txt_sw_buf_cmd_index[1]
WARNING: [Synth 8-3331] design txt_buffer__parameterized3 has unconnected port txt_sw_buf_cmd_index[0]
WARNING: [Synth 8-3331] design txt_buffer__parameterized1 has unconnected port txt_sw_buf_cmd_index[3]
WARNING: [Synth 8-3331] design txt_buffer__parameterized1 has unconnected port txt_sw_buf_cmd_index[2]
WARNING: [Synth 8-3331] design txt_buffer__parameterized1 has unconnected port txt_sw_buf_cmd_index[0]
WARNING: [Synth 8-3331] design txt_buffer has unconnected port txt_sw_buf_cmd_index[3]
WARNING: [Synth 8-3331] design txt_buffer has unconnected port txt_sw_buf_cmd_index[2]
WARNING: [Synth 8-3331] design txt_buffer has unconnected port txt_sw_buf_cmd_index[1]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1023]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1022]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1021]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1020]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1019]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1018]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1017]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1016]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1015]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1014]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1013]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1012]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1011]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1010]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1009]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1008]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1007]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1006]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1005]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1004]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1003]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1002]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1001]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[1000]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[999]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[998]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[997]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[996]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[995]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[994]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[993]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[992]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[991]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[990]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[989]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[988]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[987]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[986]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[985]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[984]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[983]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[982]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[981]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[980]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[979]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[978]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[977]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[976]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[975]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[974]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[973]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[972]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[971]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[970]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[969]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[968]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[967]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[966]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[965]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[964]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[963]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[962]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[961]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[960]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[959]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[958]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[957]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[956]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[955]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[954]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[953]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[952]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[951]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[950]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[949]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[948]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[947]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[946]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[945]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[944]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[943]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[942]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[941]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[940]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[939]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[938]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[937]
WARNING: [Synth 8-3331] design bus_sampling has unconnected port drv_bus[936]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1392.180 ; gain = 193.527 ; free physical = 203 ; free virtual = 3493
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin synchronisation_checker_comp:no_pos_resync to constant 0 [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd:295]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1392.180 ; gain = 193.527 ; free physical = 215 ; free virtual = 3508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg225-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Constraints/CTU_CAN_FD_Xilinx.sdc]
WARNING: [Vivado 12-180] No cells matched '*rst_sync_comp/rst_n*'. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Constraints/CTU_CAN_FD_Xilinx.sdc:45]
can't read "rs_sync_chain_1": no such variable
can't read "rs_sync_chain_2": no such variable
WARNING: [Vivado 12-180] No cells matched '*bus_sync_comp/sync_Chain_1*'. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Constraints/CTU_CAN_FD_Xilinx.sdc:53]
WARNING: [Vivado 12-180] No cells matched '*bus_sync_comp/sync_Chain_2*'. [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Constraints/CTU_CAN_FD_Xilinx.sdc:54]
Finished Parsing XDC File [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Constraints/CTU_CAN_FD_Xilinx.sdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Constraints/CTU_CAN_FD_Xilinx.sdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/can_top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1760.531 ; gain = 0.000 ; free physical = 183 ; free virtual = 3145
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 1760.531 ; gain = 561.879 ; free physical = 165 ; free virtual = 3090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 1760.531 ; gain = 561.879 ; free physical = 165 ; free virtual = 3090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 1760.531 ; gain = 561.879 ; free physical = 167 ; free virtual = 3091
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "status_comb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_comb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_comb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Control_registers_in[fault_state]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Control_registers_in[fault_state]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Control_registers_in[fault_state]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Control_registers_in[debug_register]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Control_registers_in[debug_register]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Control_registers_in[debug_register]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Control_registers_in[debug_register]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Control_registers_in[debug_register]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Control_registers_in[debug_register]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Control_registers_in[debug_register]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_fsm_reg' in module 'rx_buffer_fsm'
INFO: [Synth 8-5544] ROM "store_extra_ts_end" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_selector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "store_extra_wr_ptr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_overrun_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element read_pointer_int_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer_pointers.vhd:193]
WARNING: [Synth 8-6014] Unused sequential element write_pointer_extra_ts_int_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer_pointers.vhd:197]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer.vhd:771]
INFO: [Synth 8-5546] ROM "rx_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_empty_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element message_count_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer.vhd:766]
INFO: [Synth 8-5544] ROM "l3_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "int_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "OP_State_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tran_valid_r_reg' into 'txt_hw_cmd_reg[valid]' [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:788]
WARNING: [Synth 8-6014] Unused sequential element tran_valid_r_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd:788]
INFO: [Synth 8-5544] ROM "alc_val" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "PC_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PC_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stuff_parity" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_tx_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_txt_locked" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rec_ident_type_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tran_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tran_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctrl_tran_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ack_recieved" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_pas_bit_val" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_one_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ssp_reset_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rec_word_bind" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reset_err_counters" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element err_counter_fd_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/fault_confinement/fault_confinement.vhd:288]
INFO: [Synth 8-5544] ROM "tx_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reset_err_counters" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "erc_capt_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ipt_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/resynchronisation.vhd:335]
WARNING: [Synth 8-6014] Unused sequential element bt_counter_q_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_counters.vhd:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/resynchronisation.vhd:335]
WARNING: [Synth 8-6014] Unused sequential element bt_counter_q_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_counters.vhd:192]
INFO: [Synth 8-5544] ROM "sample_sr_empty" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'buf_fsm_reg' in module 'txt_buffer_fsm'
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hw_cbs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'buf_fsm_reg' in module 'txt_buffer_fsm__parameterized1'
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hw_cbs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'buf_fsm_reg' in module 'txt_buffer_fsm__parameterized3'
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hw_cbs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'buf_fsm_reg' in module 'txt_buffer_fsm__parameterized5'
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hw_cbs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                rxb_idle |                         00000001 |                              000
  rxb_store_frame_format |                         00000010 |                              001
    rxb_store_identifier |                         00000100 |                              010
    rxb_store_beg_ts_low |                         00001000 |                              011
   rxb_store_beg_ts_high |                         00010000 |                              100
          rxb_store_data |                         00100000 |                              111
    rxb_store_end_ts_low |                         01000000 |                              101
   rxb_store_end_ts_high |                         10000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_fsm_reg' using encoding 'one-hot' in module 'rx_buffer_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               txt_empty |                          0000010 |                              000
               txt_error |                          0000001 |                              101
               txt_ready |                          0000100 |                              001
             txt_tx_prog |                          0100000 |                              010
             txt_ab_prog |                          0010000 |                              011
             txt_aborted |                          0001000 |                              110
                  txt_ok |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'buf_fsm_reg' using encoding 'one-hot' in module 'txt_buffer_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               txt_empty |                          0000010 |                              000
               txt_error |                          0000001 |                              101
               txt_ready |                          0000100 |                              001
             txt_tx_prog |                          0100000 |                              010
             txt_ab_prog |                          0010000 |                              011
             txt_aborted |                          0001000 |                              110
                  txt_ok |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'buf_fsm_reg' using encoding 'one-hot' in module 'txt_buffer_fsm__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               txt_empty |                          0000010 |                              000
               txt_error |                          0000001 |                              101
               txt_ready |                          0000100 |                              001
             txt_tx_prog |                          0100000 |                              010
             txt_ab_prog |                          0010000 |                              011
             txt_aborted |                          0001000 |                              110
                  txt_ok |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'buf_fsm_reg' using encoding 'one-hot' in module 'txt_buffer_fsm__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               txt_empty |                          0000010 |                              000
               txt_error |                          0000001 |                              101
               txt_ready |                          0000100 |                              001
             txt_tx_prog |                          0100000 |                              010
             txt_ab_prog |                          0010000 |                              011
             txt_aborted |                          0001000 |                              110
                  txt_ok |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'buf_fsm_reg' using encoding 'one-hot' in module 'txt_buffer_fsm__parameterized5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:47 ; elapsed = 00:02:08 . Memory (MB): peak = 1760.531 ; gain = 561.879 ; free physical = 260 ; free virtual = 3102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |data_mux__GB0                  |           1|     32640|
|2     |data_mux__GB1                  |           1|     16717|
|3     |data_mux__GB2                  |           1|     16320|
|4     |control_registers_reg_map__GC0 |           1|      1111|
|5     |memory_registers__GC0          |           1|       227|
|6     |can_top_level__GC0             |           1|     11312|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 9     
	   3 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     21 Bit         XORs := 4     
	   2 Input     17 Bit         XORs := 4     
	   2 Input     15 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	              130 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               21 Bit    Registers := 5     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 215   
+---RAMs : 
	             1024 Bit         RAMs := 1     
	              640 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 53    
	   4 Input     32 Bit        Muxes := 3     
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	  12 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 12    
	   2 Input     18 Bit        Muxes := 1     
	  12 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 11    
	   2 Input     16 Bit        Muxes := 102   
	   2 Input     15 Bit        Muxes := 11    
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  16 Input      9 Bit        Muxes := 1     
	  12 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 14    
	   4 Input      9 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	  19 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 10    
	  18 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 32    
	  21 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 51    
	   8 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 26    
	   3 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 732   
	   8 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 80    
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 80    
	   7 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module can_top_level 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module data_mux 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
Module memory_reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
Module memory_reg__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module memory_reg__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
Module memory_reg__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 24    
Module memory_reg__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 23    
Module memory_reg__parameterized7__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 23    
Module memory_reg__parameterized7__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 23    
Module memory_reg__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 23    
Module memory_reg__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
Module memory_reg__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 28    
Module memory_reg__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module memory_reg__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module memory_reg__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 25    
Module memory_reg__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module memory_reg__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module memory_reg__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 14    
Module memory_reg__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 11    
Module memory_reg__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module memory_registers 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module rst_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rx_buffer_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module rx_buffer_pointers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module inf_ram_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module rx_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module priority_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module tx_arbitrator_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 15    
Module tx_arbitrator 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module frame_filters 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module int_module__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module int_module__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module int_module__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module int_module__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module int_module__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module int_module__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module int_module__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module int_module__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module int_module__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module int_module__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module int_module__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module int_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module int_manager 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module operation_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
Module protocol_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 49    
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  12 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	  12 Input     18 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 1     
	  12 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 26    
	  21 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 40    
	  12 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	  12 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 280   
	   4 Input      1 Bit        Muxes := 57    
	  12 Input      1 Bit        Muxes := 80    
	   8 Input      1 Bit        Muxes := 11    
Module fault_confinement 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 1     
Module crc_calc__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module crc_calc__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module crc_calc__parameterized3__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module crc_calc__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module crc_calc__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module crc_calc__parameterized3__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module crc_calc__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module crc_calc__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module crc_calc__parameterized3__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module crc_calc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module crc_calc__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module crc_calc__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module crc_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 3     
Module dff_arst__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff_arst__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff_arst__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff_arst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bit_stuffing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module dff_arst__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff_arst__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff_arst__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff_arst__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff_arst__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bit_destuffing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module bus_traffic_counters 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module can_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 3     
Module bit_time_cfg_capture 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module synchronisation_checker 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ipt_checker 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module resynchronisation 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bit_time_counters 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module resynchronisation__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bit_time_counters__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module segment_end_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module bit_time_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module trigger_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module sig_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module majority_decoder_3 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
Module shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	              130 Bit    Registers := 1     
Module shift_reg_preload 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bus_sampling 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module inf_ram_wrapper__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module txt_buffer_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      7 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module txt_buffer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module inf_ram_wrapper__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module txt_buffer_fsm__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      7 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module txt_buffer__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module inf_ram_wrapper__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module txt_buffer_fsm__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      7 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module txt_buffer__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module inf_ram_wrapper__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module txt_buffer_fsm__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      7 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module txt_buffer__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_dec_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_pointer_int_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer_pointers.vhd:193]
WARNING: [Synth 8-6014] Unused sequential element write_pointer_extra_ts_int_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer_pointers.vhd:197]
INFO: [Synth 8-5546] ROM "rx_full" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element message_count_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer.vhd:766]
INFO: [Synth 8-5546] ROM "int_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reset_err_counters" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element err_counter_fd_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/fault_confinement/fault_confinement.vhd:288]
WARNING: [Synth 8-6014] Unused sequential element bt_counter_q_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_counters.vhd:192]
WARNING: [Synth 8-6014] Unused sequential element bt_counter_q_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/bit_time_counters.vhd:192]
INFO: [Synth 8-3886] merging instance 'i_0/tx_arbitrator_comp/txtb_pointer_meta_reg[2]' (FDCE) to 'i_0/tx_arbitrator_comp/txtb_pointer_meta_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/tx_arbitrator_comp/txtb_pointer_meta_reg[3]' (FDCE) to 'i_0/tx_arbitrator_comp/txtb_pointer_meta_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/tx_arbitrator_comp/\txtb_pointer_meta_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/can_core_comp/protocol_control_comp/\ctrl_tran_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/can_core_comp/operation_control_comp/unknown_OP_state_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/int_manager_comp/\int_module_gen[7].int_module_comp /\set_priority_gen.int_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/can_core_comp/protocol_control_comp/\stuff_length_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/can_core_comp/protocol_control_comp/\stuff_length_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/can_core_comp/protocol_control_comp/\destuff_length_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/can_core_comp/protocol_control_comp/\destuff_length_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/can_core_comp/protocol_control_comp/CRC_Error_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/can_core_comp/bus_traffic_counters_comp/\rx_ctr_int_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/can_core_comp/bus_traffic_counters_comp/\tx_ctr_int_reg[31] )
WARNING: [Synth 8-3332] Sequential element (txtb_pointer_meta_reg[4]) is unused and will be removed from module tx_arbitrator.
WARNING: [Synth 8-3332] Sequential element (set_priority_gen.int_status_reg) is unused and will be removed from module int_module__7.
WARNING: [Synth 8-3332] Sequential element (unknown_OP_state_reg) is unused and will be removed from module operation_control.
WARNING: [Synth 8-3332] Sequential element (ctrl_tran_reg_reg[6]) is unused and will be removed from module protocol_control.
WARNING: [Synth 8-3332] Sequential element (arb_two_bits_reg[0]) is unused and will be removed from module protocol_control.
WARNING: [Synth 8-3332] Sequential element (rec_data_sr_reg[7]) is unused and will be removed from module protocol_control.
WARNING: [Synth 8-3332] Sequential element (CRC_Error_r_reg) is unused and will be removed from module protocol_control.
WARNING: [Synth 8-3332] Sequential element (stuff_length_r_reg[2]) is unused and will be removed from module protocol_control.
WARNING: [Synth 8-3332] Sequential element (stuff_length_r_reg[1]) is unused and will be removed from module protocol_control.
WARNING: [Synth 8-3332] Sequential element (destuff_length_r_reg[2]) is unused and will be removed from module protocol_control.
WARNING: [Synth 8-3332] Sequential element (destuff_length_r_reg[1]) is unused and will be removed from module protocol_control.
WARNING: [Synth 8-3332] Sequential element (tx_ctr_int_reg[31]) is unused and will be removed from module bus_traffic_counters.
WARNING: [Synth 8-3332] Sequential element (rx_ctr_int_reg[31]) is unused and will be removed from module bus_traffic_counters.
WARNING: [Synth 8-3332] Sequential element (sample_sec_del_2_reg) is unused and will be removed from module bus_sampling.
WARNING: [Synth 8-3332] Sequential element (fixed_destuff_r_reg) is unused and will be removed from module protocol_control.
WARNING: [Synth 8-3332] Sequential element (sample_sec_del_1_reg) is unused and will be removed from module bus_sampling.
WARNING: [Synth 8-3332] Sequential element (bit_gen[7].reg_present_gen.reg_value_r_reg[7]) is unused and will be removed from module memory_reg__parameterized5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:36 . Memory (MB): peak = 1760.531 ; gain = 561.879 ; free physical = 310 ; free virtual = 3075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inf_ram_wrapper:                 | ram_memory_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inf_ram_wrapper__parameterized1: | ram_memory_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inf_ram_wrapper__parameterized1: | ram_memory_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inf_ram_wrapper__parameterized1: | ram_memory_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inf_ram_wrapper__parameterized1: | ram_memory_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |data_mux__GB0                  |           1|       510|
|2     |data_mux__GB1                  |           1|       741|
|3     |control_registers_reg_map__GC0 |           1|       586|
|4     |memory_registers__GC0          |           1|       225|
|5     |can_top_level__GC0             |           1|      7358|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:02:48 . Memory (MB): peak = 1760.531 ; gain = 561.879 ; free physical = 191 ; free virtual = 2962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:53 . Memory (MB): peak = 1768.055 ; gain = 569.402 ; free physical = 179 ; free virtual = 2923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inf_ram_wrapper:                 | ram_memory_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inf_ram_wrapper__parameterized1: | ram_memory_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inf_ram_wrapper__parameterized1: | ram_memory_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inf_ram_wrapper__parameterized1: | ram_memory_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inf_ram_wrapper__parameterized1: | ram_memory_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |data_mux__GB0                  |           1|       510|
|2     |data_mux__GB1                  |           1|       741|
|3     |control_registers_reg_map__GC0 |           1|       586|
|4     |memory_registers__GC0          |           1|       225|
|5     |can_top_level__GC0             |           1|      7312|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `data_mux`
	Effective logic levels is 5, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `data_mux' done


INFO: [Synth 8-5816] Retiming module `\case `
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `\case ' done


INFO: [Synth 8-5816] Retiming module `address_decoder`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `address_decoder' done


INFO: [Synth 8-5816] Retiming module `partition__90`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__90' done


INFO: [Synth 8-5816] Retiming module `memory_reg`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg' done


INFO: [Synth 8-5816] Retiming module `logic__67`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `logic__67' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized1`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized1' done


INFO: [Synth 8-5816] Retiming module `partition__91`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__91' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized3`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized3' done


INFO: [Synth 8-5816] Retiming module `partition__92`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__92' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized5`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized5' done


INFO: [Synth 8-5816] Retiming module `partition__93`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__93' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized7__1`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized7__1' done


INFO: [Synth 8-5816] Retiming module `partition__94`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__94' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized7__2`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized7__2' done


INFO: [Synth 8-5816] Retiming module `partition__95`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__95' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized7__3`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized7__3' done


INFO: [Synth 8-5816] Retiming module `partition__96`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__96' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized7`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized7' done


INFO: [Synth 8-5816] Retiming module `partition__97`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__97' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized9`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized9' done


INFO: [Synth 8-5816] Retiming module `partition__98`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__98' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized11`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized11' done


INFO: [Synth 8-5816] Retiming module `logic__344`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `logic__344' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized13`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized13' done


INFO: [Synth 8-5816] Retiming module `logic__345`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `logic__345' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized15`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized15' done


INFO: [Synth 8-5816] Retiming module `partition__99`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__99' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized17`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized17' done


INFO: [Synth 8-5816] Retiming module `partition__100`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__100' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized19`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized19' done


INFO: [Synth 8-5816] Retiming module `logic__415`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `logic__415' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized21`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized21' done


INFO: [Synth 8-5816] Retiming module `logic__419`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `logic__419' done


INFO: [Synth 8-5816] Retiming module `access_signaller`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `access_signaller' done


INFO: [Synth 8-5816] Retiming module `partition__101`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__101' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized23`
	Effective logic levels is 1, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized23' done


INFO: [Synth 8-5816] Retiming module `partition__102`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__102' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized25`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized25' done


INFO: [Synth 8-5816] Retiming module `partition__103`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__103' done


INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized27`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_reg__parameterized27' done


INFO: [Synth 8-5816] Retiming module `control_registers_reg_map`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `control_registers_reg_map' done


INFO: [Synth 8-5816] Retiming module `memory_registers`
	Effective logic levels is 2, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `memory_registers' done


INFO: [Synth 8-5816] Retiming module `rst_sync`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `rst_sync' done


INFO: [Synth 8-5816] Retiming module `case__389`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `case__389' done


INFO: [Synth 8-5816] Retiming module `logic__570`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `logic__570' done


INFO: [Synth 8-5816] Retiming module `partition__156`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__156' done


INFO: [Synth 8-5816] Retiming module `partition__117`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__117' done


INFO: [Synth 8-5816] Retiming module `rx_buffer_fsm`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `rx_buffer_fsm' done


INFO: [Synth 8-5816] Retiming module `partition__118`
	Effective logic levels is 2, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `partition__118' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance rx_buffer_comp/rx_buf_RAM/ram_memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance txt_buf_comp_gen[0].txt_buffer_comp/txt_buf_RAM/ram_memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance txt_buf_comp_gen[1].txt_buffer_comp/txt_buf_RAM/ram_memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance txt_buf_comp_gen[2].txt_buffer_comp/txt_buf_RAM/ram_memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance txt_buf_comp_gen[3].txt_buffer_comp/txt_buf_RAM/ram_memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:30 ; elapsed = 00:02:58 . Memory (MB): peak = 1776.062 ; gain = 577.410 ; free physical = 255 ; free virtual = 2972
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:31 ; elapsed = 00:03:00 . Memory (MB): peak = 1776.062 ; gain = 577.410 ; free physical = 248 ; free virtual = 2967
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:32 ; elapsed = 00:03:00 . Memory (MB): peak = 1776.062 ; gain = 577.410 ; free physical = 248 ; free virtual = 2967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:32 ; elapsed = 00:03:00 . Memory (MB): peak = 1776.062 ; gain = 577.410 ; free physical = 246 ; free virtual = 2967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |endian_swapper        |         1|
|2     |trv_delay_measurement |         1|
|3     |data_edge_detector    |         1|
|4     |tx_data_cache         |         1|
|5     |bit_errror_detector   |         1|
|6     |sample_mux            |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |bit_errror_detector_bbox_4   |     1|
|2     |data_edge_detector_bbox_2    |     1|
|3     |endian_swapper_bbox_0        |     1|
|4     |sample_mux_bbox_5            |     1|
|5     |trv_delay_measurement_bbox_1 |     1|
|6     |tx_data_cache_bbox_3         |     1|
|7     |BUFG                         |     1|
|8     |CARRY4                       |    67|
|9     |LUT1                         |   104|
|10    |LUT2                         |   390|
|11    |LUT3                         |   401|
|12    |LUT4                         |   561|
|13    |LUT5                         |   342|
|14    |LUT6                         |   910|
|15    |MUXF7                        |    31|
|16    |MUXF8                        |     8|
|17    |RAMB18E1                     |     5|
|18    |FDCE                         |  1265|
|19    |FDPE                         |    76|
|20    |FDRE                         |    12|
|21    |IBUF                         |   124|
|22    |OBUF                         |    35|
+------+-----------------------------+------+

Report Instance Areas: 
+------+---------------------------------------------+-----------------------------------+------+
|      |Instance                                     |Module                             |Cells |
+------+---------------------------------------------+-----------------------------------+------+
|1     |top                                          |                                   |  4386|
|2     |  memory_registers_comp                      |memory_registers                   |   783|
|3     |    control_registers_reg_map_comp           |control_registers_reg_map          |   703|
|4     |      data_mux_control_registers_comp        |data_mux                           |   342|
|5     |      address_decoder_control_registers_comp |address_decoder                    |    21|
|6     |      mode_reg_comp                          |memory_reg                         |    11|
|7     |      settings_reg_comp                      |memory_reg__parameterized1         |    10|
|8     |      command_reg_comp                       |memory_reg__parameterized3         |    13|
|9     |      int_stat_reg_comp                      |memory_reg__parameterized5         |    23|
|10    |      int_ena_set_reg_comp                   |memory_reg__parameterized7__1      |    25|
|11    |      int_ena_clr_reg_comp                   |memory_reg__parameterized7__2      |    25|
|12    |      int_mask_set_reg_comp                  |memory_reg__parameterized7__3      |    25|
|13    |      int_mask_clr_reg_comp                  |memory_reg__parameterized7         |    25|
|14    |      btr_reg_comp                           |memory_reg__parameterized9         |    37|
|15    |      btr_fd_reg_comp                        |memory_reg__parameterized11        |    34|
|16    |      ewl_reg_comp                           |memory_reg__parameterized13        |    10|
|17    |      erp_reg_comp                           |memory_reg__parameterized15        |    10|
|18    |      ctr_pres_reg_comp                      |memory_reg__parameterized17        |    27|
|19    |      filter_control_reg_comp                |memory_reg__parameterized19        |    19|
|20    |      rx_settings_reg_comp                   |memory_reg__parameterized21        |     3|
|21    |      rx_data_access_signaller_comp          |access_signaller                   |     1|
|22    |      tx_command_reg_comp                    |memory_reg__parameterized23        |    15|
|23    |      tx_priority_reg_comp                   |memory_reg__parameterized25        |    15|
|24    |      ssp_cfg_reg_comp                       |memory_reg__parameterized27        |    12|
|25    |  rst_sync_comp                              |rst_sync                           |     3|
|26    |  rx_buffer_comp                             |rx_buffer                          |   336|
|27    |    rx_buffer_fsm_comp                       |rx_buffer_fsm                      |    24|
|28    |    rx_buffer_pointers_comp                  |rx_buffer_pointers                 |    79|
|29    |    rx_buf_RAM                               |inf_ram_wrapper                    |     1|
|30    |  tx_arbitrator_comp                         |tx_arbitrator                      |   250|
|31    |    priority_decoder_comp                    |priority_decoder                   |    14|
|32    |    tx_arbitrator_fsm_comp                   |tx_arbitrator_fsm                  |    22|
|33    |  frame_filters_comp                         |frame_filters                      |     2|
|34    |  int_manager_comp                           |int_manager                        |    89|
|35    |    \int_module_gen[0].int_module_comp       |int_module__1                      |     7|
|36    |    \int_module_gen[1].int_module_comp       |int_module__2                      |     7|
|37    |    \int_module_gen[2].int_module_comp       |int_module__3                      |     7|
|38    |    \int_module_gen[3].int_module_comp       |int_module__parameterized2         |     7|
|39    |    \int_module_gen[4].int_module_comp       |int_module__4                      |     7|
|40    |    \int_module_gen[5].int_module_comp       |int_module__5                      |     7|
|41    |    \int_module_gen[6].int_module_comp       |int_module__6                      |     7|
|42    |    \int_module_gen[7].int_module_comp       |int_module__7                      |     5|
|43    |    \int_module_gen[8].int_module_comp       |int_module__8                      |     7|
|44    |    \int_module_gen[9].int_module_comp       |int_module__9                      |     7|
|45    |    \int_module_gen[10].int_module_comp      |int_module__10                     |     7|
|46    |    \int_module_gen[11].int_module_comp      |int_module                         |     7|
|47    |  can_core_comp                              |can_core                           |  2012|
|48    |    operation_control_comp                   |operation_control                  |    22|
|49    |    protocol_control_comp                    |protocol_control                   |   968|
|50    |    fault_confinement_comp                   |fault_confinement                  |   309|
|51    |    crc_wrapper_comp                         |crc_wrapper                        |   517|
|52    |      crc_wbs_rx_comp                        |can_crc__1                         |   116|
|53    |        crc_calc_15_comp                     |crc_calc__1                        |    33|
|54    |        crc_calc_17_comp                     |crc_calc__parameterized1__1        |    37|
|55    |        crc_calc_21_comp                     |crc_calc__parameterized3__1        |    45|
|56    |      crc_nbs_rx_comp                        |can_crc__2                         |   116|
|57    |        crc_calc_15_comp                     |crc_calc__2                        |    33|
|58    |        crc_calc_17_comp                     |crc_calc__parameterized1__2        |    37|
|59    |        crc_calc_21_comp                     |crc_calc__parameterized3__2        |    45|
|60    |      crc_wbs_tx_comp                        |can_crc__3                         |   116|
|61    |        crc_calc_15_comp                     |crc_calc__3                        |    33|
|62    |        crc_calc_17_comp                     |crc_calc__parameterized1__3        |    37|
|63    |        crc_calc_21_comp                     |crc_calc__parameterized3__3        |    45|
|64    |      crc_nbs_tx_comp                        |can_crc                            |   116|
|65    |        crc_calc_15_comp                     |crc_calc                           |    33|
|66    |        crc_calc_17_comp                     |crc_calc__parameterized1           |    37|
|67    |        crc_calc_21_comp                     |crc_calc__parameterized3           |    45|
|68    |    bit_stuffing_comp                        |bit_stuffing                       |    34|
|69    |      dff_ena_reg                            |dff_arst__5                        |     2|
|70    |      dff_fixed_stuff_reg                    |dff_arst__6                        |     3|
|71    |      dff_data_out_reg                       |dff_arst__parameterized2           |     3|
|72    |      dff_halt_reg                           |dff_arst                           |     2|
|73    |    bit_destuffing_comp                      |bit_destuffing                     |    36|
|74    |      dff_ena_reg                            |dff_arst__1                        |     2|
|75    |      dff_fixed_stuff_reg                    |dff_arst__2                        |     3|
|76    |      dff_destuffed_flag_reg                 |dff_arst__3                        |     2|
|77    |      dff_error_reg                          |dff_arst__4                        |     2|
|78    |      dff_prev_val_reg                       |dff_arst__parameterized2__1        |     2|
|79    |    bus_traffic_counters_comp                |bus_traffic_counters               |   104|
|80    |  prescaler_comp                             |prescaler                          |   354|
|81    |    bit_time_cfg_capture_comp                |bit_time_cfg_capture               |    36|
|82    |    synchronisation_checker_comp             |synchronisation_checker            |     6|
|83    |    ipt_checker_comp                         |ipt_checker                        |    12|
|84    |    resynchronisation_nbt_comp               |resynchronisation                  |    78|
|85    |    bit_time_counters_nbt_comp               |bit_time_counters                  |    53|
|86    |    resynchronisation_dbt_comp               |resynchronisation__parameterized1  |    70|
|87    |    bit_time_counters_dbt_comp               |bit_time_counters__parameterized1  |    51|
|88    |    segment_end_detector_comp                |segment_end_detector               |    20|
|89    |    bit_time_fsm_comp                        |bit_time_fsm                       |     9|
|90    |    trigger_generator_comp                   |trigger_generator                  |    19|
|91    |  bus_sampling_comp                          |bus_sampling                       |   225|
|92    |    can_rx_sig_sync_comp                     |sig_sync                           |     2|
|93    |    trs_maj_dec_comp                         |majority_decoder_3                 |     1|
|94    |    ssp_shift_reg_comp                       |shift_reg                          |   131|
|95    |    trs_shift_reg_comp                       |shift_reg_preload                  |     4|
|96    |  \txt_buf_comp_gen[0].txt_buffer_comp       |txt_buffer                         |    42|
|97    |    txt_buf_RAM                              |inf_ram_wrapper__parameterized1    |     1|
|98    |    txt_buffer_fsm_comp                      |txt_buffer_fsm                     |    39|
|99    |  \txt_buf_comp_gen[1].txt_buffer_comp       |txt_buffer__parameterized1         |    42|
|100   |    txt_buf_RAM                              |inf_ram_wrapper__parameterized1__3 |     1|
|101   |    txt_buffer_fsm_comp                      |txt_buffer_fsm__parameterized1     |    39|
|102   |  \txt_buf_comp_gen[2].txt_buffer_comp       |txt_buffer__parameterized3         |    42|
|103   |    txt_buf_RAM                              |inf_ram_wrapper__parameterized1__2 |     1|
|104   |    txt_buffer_fsm_comp                      |txt_buffer_fsm__parameterized3     |    39|
|105   |  \txt_buf_comp_gen[3].txt_buffer_comp       |txt_buffer__parameterized5         |    42|
|106   |    txt_buf_RAM                              |inf_ram_wrapper__parameterized1__1 |     1|
|107   |    txt_buffer_fsm_comp                      |txt_buffer_fsm__parameterized5     |    39|
+------+---------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:32 ; elapsed = 00:03:00 . Memory (MB): peak = 1776.062 ; gain = 577.410 ; free physical = 246 ; free virtual = 2967
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 506 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:02:29 . Memory (MB): peak = 1776.062 ; gain = 209.059 ; free physical = 307 ; free virtual = 3028
Synthesis Optimization Complete : Time (s): cpu = 00:02:32 ; elapsed = 00:03:00 . Memory (MB): peak = 1776.070 ; gain = 577.410 ; free physical = 313 ; free virtual = 3034
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 235 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
584 Infos, 155 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:35 ; elapsed = 00:03:03 . Memory (MB): peak = 1808.078 ; gain = 634.254 ; free physical = 315 ; free virtual = 3034
INFO: [Common 17-1381] The checkpoint '/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration/can_top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file can_top_level_utilization_synth.rpt -pb CAN_top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1832.090 ; gain = 0.000 ; free physical = 302 ; free virtual = 3033
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 14:28:29 2019...
