Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 19 16:31:03 2018
| Host         : Money-Pit running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            6 |
|      4 |            2 |
|      9 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           16 |
| No           | No                    | Yes                    |              18 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              56 |           20 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | lock/key20                            |                  |                1 |              3 |
|  clk_IBUF_BUFG | lock/key30                            |                  |                1 |              3 |
|  clk_IBUF_BUFG | lock/num10                            |                  |                1 |              3 |
|  clk_IBUF_BUFG | lock/num20                            |                  |                1 |              3 |
|  clk_IBUF_BUFG | lock/key10                            |                  |                2 |              3 |
|  clk_IBUF_BUFG | lock/num30                            |                  |                1 |              3 |
|  clk_IBUF_BUFG | lock/FSM_sequential_next_s[3]_i_1_n_0 | dbC/btnC_db      |                2 |              4 |
|  clk_IBUF_BUFG | lock/hex00                            |                  |                1 |              4 |
|  clk_IBUF_BUFG | lock/final_key0                       |                  |                2 |              9 |
|  clk_IBUF_BUFG | lock/number0                          |                  |                2 |              9 |
|  clk_IBUF_BUFG | lock/my_led0                          |                  |                8 |             16 |
|  clk_IBUF_BUFG |                                       | btnC_IBUF        |                5 |             18 |
|  clk_IBUF_BUFG |                                       |                  |               16 |             39 |
+----------------+---------------------------------------+------------------+------------------+----------------+


