// Seed: 2290260148
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri id_7;
  assign {(id_7), ({id_6, 1})} = id_4;
  assign id_2 = 1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output wire id_2,
    input wor id_3,
    output wor id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri0 id_7,
    output wor id_8,
    input tri1 id_9,
    input wand id_10,
    output tri0 id_11,
    output supply1 id_12,
    input supply1 id_13,
    input tri id_14,
    input tri0 id_15,
    input supply1 id_16,
    output tri0 id_17,
    input supply0 id_18,
    input uwire id_19,
    output supply1 id_20
);
  assign id_12 = 1;
  assign id_4  = 1;
  supply0 id_22;
  supply1 id_23 = (id_14);
  assign id_20 = 1;
  assign id_23 = 1;
  assign id_22 = id_23 ? 1 : (~id_14);
  module_0(
      id_22, id_22, id_22, id_22, id_22, id_22
  );
  wire id_24;
  wire id_25;
  wire id_26;
  final $display;
  initial id_23 = 1;
  logic [7:0] id_27;
  wire id_28;
  assign id_27[1>1] = 1;
endmodule
