# //  ModelSim SE-64 2019.1 Jan  1 2019 Linux 3.10.0-1160.95.1.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project fcalc
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil2/src
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
# Loading project complex.vhd
# Compile of complex.vhd was successful.
vsim work.complex
# vsim work.complex 
# Start time: 21:11:39 on Dec 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading work.complex(abstract)#1
add list  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil2/forces.do
quit -sim
# End time: 21:16:25 on Dec 01,2023, Elapsed time: 0:04:46
# Errors: 0, Warnings: 0
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil3/src
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
# Loading project fcalc
