git clone --depth 1 --no-tags https://github.com/DaveRichmond/hdl_projects.git f:/verilog_sva_gh_scraper/data/full_repos/327183137
git clone --depth 1 --no-tags https://github.com/dora577/Array-sorting-custom-IP-using-Xilinx-Vivado.git f:/verilog_sva_gh_scraper/data/full_repos/330706068
git clone --depth 1 --no-tags https://github.com/hata6502/minimum-computer.git f:/verilog_sva_gh_scraper/data/full_repos/330424205
git clone --depth 1 --no-tags https://github.com/hiweibolu/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/326366378
git clone --depth 1 --no-tags https://github.com/albertomata8/Digitales2.git f:/verilog_sva_gh_scraper/data/full_repos/326523454
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/BIST.git f:/verilog_sva_gh_scraper/data/full_repos/328866175
git clone --depth 1 --no-tags https://github.com/chloe0919/finalproject_14.git f:/verilog_sva_gh_scraper/data/full_repos/328911535
git clone --depth 1 --no-tags https://github.com/its-just-pritam/Computer-Organization-Lab-IITKGP.git f:/verilog_sva_gh_scraper/data/full_repos/331006199
git clone --depth 1 --no-tags https://github.com/wangws-ic/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/330158743
git clone --depth 1 --no-tags https://github.com/molaboon/Final_project_demo.git f:/verilog_sva_gh_scraper/data/full_repos/329683354
git clone --depth 1 --no-tags https://github.com/IdLeoO/Verification_Proj.git f:/verilog_sva_gh_scraper/data/full_repos/329509790
git clone --depth 1 --no-tags https://github.com/kgetech/PWM_Messages.git f:/verilog_sva_gh_scraper/data/full_repos/323856558
git clone --depth 1 --no-tags https://github.com/skarthik21/aes.git f:/verilog_sva_gh_scraper/data/full_repos/322222880
git clone --depth 1 --no-tags https://github.com/GerardoVielma/VerilogROM.git f:/verilog_sva_gh_scraper/data/full_repos/323179860
git clone --depth 1 --no-tags https://github.com/KGback/Triumphcore.git f:/verilog_sva_gh_scraper/data/full_repos/323625864
git clone --depth 1 --no-tags https://github.com/Mael2001/Relog_Digital_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/322688958
git clone --depth 1 --no-tags https://github.com/hit-zblv/verilog_units.git f:/verilog_sva_gh_scraper/data/full_repos/322794838
git clone --depth 1 --no-tags https://github.com/108321005/DEMO1.git f:/verilog_sva_gh_scraper/data/full_repos/329827474
git clone --depth 1 --no-tags https://github.com/mihirkestur/16-bit-shift-rotate-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/329575921
git clone --depth 1 --no-tags https://github.com/Vinitha14/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/329362480
git clone --depth 1 --no-tags https://github.com/zxc97st60108/catch_pdm_zedboard_new.git f:/verilog_sva_gh_scraper/data/full_repos/330408880
git clone --depth 1 --no-tags https://github.com/ryankosta/r100.git f:/verilog_sva_gh_scraper/data/full_repos/328216241
git clone --depth 1 --no-tags https://github.com/CesareConsonni/ES_20-21-CCC.git f:/verilog_sva_gh_scraper/data/full_repos/326140894
git clone --depth 1 --no-tags https://github.com/yousha806/ddcolab2020.git f:/verilog_sva_gh_scraper/data/full_repos/325934589
git clone --depth 1 --no-tags https://github.com/Shakiba-Bolbolian-Khah/ComputerArchitectureLab-ARM.git f:/verilog_sva_gh_scraper/data/full_repos/325967333
git clone --depth 1 --no-tags https://github.com/pwang7/rtl.git f:/verilog_sva_gh_scraper/data/full_repos/326223592
git clone --depth 1 --no-tags https://github.com/ionhedes/CA2020.git f:/verilog_sva_gh_scraper/data/full_repos/324757360
git clone --depth 1 --no-tags https://github.com/sdlas/CPU_exp.git f:/verilog_sva_gh_scraper/data/full_repos/326644355
git clone --depth 1 --no-tags https://github.com/VivianLiu108/final_project.git f:/verilog_sva_gh_scraper/data/full_repos/326883903
git clone --depth 1 --no-tags https://github.com/peanutlu/test.git f:/verilog_sva_gh_scraper/data/full_repos/325554008
git clone --depth 1 --no-tags https://github.com/stevefielding/spiMon.git f:/verilog_sva_gh_scraper/data/full_repos/325880100
git clone --depth 1 --no-tags https://github.com/ismaelg-avilag/Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/326337700
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/MealyFSM.git f:/verilog_sva_gh_scraper/data/full_repos/324127845
git clone --depth 1 --no-tags https://github.com/Pedro-Rella/KNN_copy2.git f:/verilog_sva_gh_scraper/data/full_repos/325351207
git clone --depth 1 --no-tags https://github.com/D3r3k23/VGA-Console.git f:/verilog_sva_gh_scraper/data/full_repos/325431147
git clone --depth 1 --no-tags https://github.com/XiaoLing12138/Computer_Organization_Project_Traffic_Lights.git f:/verilog_sva_gh_scraper/data/full_repos/323824072
git clone --depth 1 --no-tags https://github.com/woorim1022/verilog-assignment.git f:/verilog_sva_gh_scraper/data/full_repos/327651037
git clone --depth 1 --no-tags https://github.com/anupamhassapurty/Mtech-Project.git f:/verilog_sva_gh_scraper/data/full_repos/328681857
git clone --depth 1 --no-tags https://github.com/mfkiwl/hdmi-vpu-card.git f:/verilog_sva_gh_scraper/data/full_repos/325367663
git clone --depth 1 --no-tags https://github.com/AdityaNG/BasicModules.git f:/verilog_sva_gh_scraper/data/full_repos/328932479
git clone --depth 1 --no-tags https://github.com/UT0903/CA_hw4.git f:/verilog_sva_gh_scraper/data/full_repos/322973496
git clone --depth 1 --no-tags https://github.com/vmazashvili/performance-optimisation-.git f:/verilog_sva_gh_scraper/data/full_repos/323686809
git clone --depth 1 --no-tags https://github.com/alirezasalamat/neural_network.git f:/verilog_sva_gh_scraper/data/full_repos/323414523
git clone --depth 1 --no-tags https://github.com/ucasdong/huake.git f:/verilog_sva_gh_scraper/data/full_repos/323634652
git clone --depth 1 --no-tags https://github.com/Erfank96/fulladder-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/324258290
git clone --depth 1 --no-tags https://github.com/ltf0501/Computer-Architecture-2020-Project-2.git f:/verilog_sva_gh_scraper/data/full_repos/323516841
git clone --depth 1 --no-tags https://github.com/Saiprem98/ECE154A_Lab_4.git f:/verilog_sva_gh_scraper/data/full_repos/322970401
git clone --depth 1 --no-tags https://github.com/SophoWang/verilog-example.git f:/verilog_sva_gh_scraper/data/full_repos/323053153
git clone --depth 1 --no-tags https://github.com/omar-sabry/8-bit_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/322608230
git clone --depth 1 --no-tags https://github.com/lxu28973/riscv--verilog.git f:/verilog_sva_gh_scraper/data/full_repos/322756376
git clone --depth 1 --no-tags https://github.com/priyakatt/FPGA_L-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/323478404
git clone --depth 1 --no-tags https://github.com/shixingsun/cpciip.git f:/verilog_sva_gh_scraper/data/full_repos/325245324
git clone --depth 1 --no-tags https://github.com/pgimenes/F1_controller.git f:/verilog_sva_gh_scraper/data/full_repos/325255919
git clone --depth 1 --no-tags https://github.com/acarideo/Sprite-Project.git f:/verilog_sva_gh_scraper/data/full_repos/322160414
git clone --depth 1 --no-tags https://github.com/ArijitS94/Digital_ASIC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/321850283
git clone --depth 1 --no-tags https://github.com/NakamuraShinou/Floating-point-arithmetic-unit-old-.git f:/verilog_sva_gh_scraper/data/full_repos/326920972
git clone --depth 1 --no-tags https://github.com/NakamuraShinou/RISC-V-5-stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/326930370
git clone --depth 1 --no-tags https://github.com/Na-moe/Mips-System.git f:/verilog_sva_gh_scraper/data/full_repos/328342884
git clone --depth 1 --no-tags https://github.com/BarrinXu/RISC-V_CPU-Computer_System-2020.git f:/verilog_sva_gh_scraper/data/full_repos/326098748
git clone --depth 1 --no-tags https://github.com/kunalvarshney04/comparch.git f:/verilog_sva_gh_scraper/data/full_repos/326346149
git clone --depth 1 --no-tags https://github.com/Heezzul/Study_VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/326336470
git clone --depth 1 --no-tags https://github.com/AGC-stuff/agc_simulation.git f:/verilog_sva_gh_scraper/data/full_repos/326498172
git clone --depth 1 --no-tags https://github.com/marymarkart/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/329148345
git clone --depth 1 --no-tags https://github.com/kuoyaoming93/picorv32_galois_field.git f:/verilog_sva_gh_scraper/data/full_repos/329248104
git clone --depth 1 --no-tags https://github.com/Tatev2919/BIST.git f:/verilog_sva_gh_scraper/data/full_repos/328678390
git clone --depth 1 --no-tags https://github.com/HakimBadawy/RISCV-32bit-simulator.git f:/verilog_sva_gh_scraper/data/full_repos/328757487
git clone --depth 1 --no-tags https://github.com/jimpaolin/logic-design-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/329670066
git clone --depth 1 --no-tags https://github.com/endowp/Calculator-Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/329498766
git clone --depth 1 --no-tags https://github.com/MrBean2806/Proyecto-Final-TD1.git f:/verilog_sva_gh_scraper/data/full_repos/331082485
git clone --depth 1 --no-tags https://github.com/yih108321040/FPGA_17_finalProject.git f:/verilog_sva_gh_scraper/data/full_repos/329814255
git clone --depth 1 --no-tags https://github.com/ptenkale123/FPGA-Intent-Classification.git f:/verilog_sva_gh_scraper/data/full_repos/329874965
git clone --depth 1 --no-tags https://github.com/iamkarthikbk/vtr-quickstart.git f:/verilog_sva_gh_scraper/data/full_repos/326735521
git clone --depth 1 --no-tags https://github.com/snsd0805/FPGA_FINAL.git f:/verilog_sva_gh_scraper/data/full_repos/328060792
git clone --depth 1 --no-tags https://github.com/rahmant3/polymath-iot.git f:/verilog_sva_gh_scraper/data/full_repos/326521284
git clone --depth 1 --no-tags https://github.com/dhruvdhawan97/Traffic-Light-System---FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/326554107
git clone --depth 1 --no-tags https://github.com/LinasEin/FIR_HLS.git f:/verilog_sva_gh_scraper/data/full_repos/327325929
git clone --depth 1 --no-tags https://github.com/JonasVannieuwenhuijsen/RiscV_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/326227283
git clone --depth 1 --no-tags https://github.com/chengyanwu/SLAB_Mousecam.git f:/verilog_sva_gh_scraper/data/full_repos/326841405
git clone --depth 1 --no-tags https://github.com/takaNS/HAEC.git f:/verilog_sva_gh_scraper/data/full_repos/325832508
git clone --depth 1 --no-tags https://github.com/braingram/icestick_ili9341_tft.git f:/verilog_sva_gh_scraper/data/full_repos/325693570
git clone --depth 1 --no-tags https://github.com/alvn530/MotionEstimator.git f:/verilog_sva_gh_scraper/data/full_repos/325417621
git clone --depth 1 --no-tags https://github.com/NithinTM29/verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/329828238
git clone --depth 1 --no-tags https://github.com/serhaterdogan77/FBU-CPU-RTL-TASARIM.git f:/verilog_sva_gh_scraper/data/full_repos/329712357
git clone --depth 1 --no-tags https://github.com/phaneeshwar/N-Channel-8-bit-Servo-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/329945476
git clone --depth 1 --no-tags https://github.com/mshahshah/dnn_hardware_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/328712074
git clone --depth 1 --no-tags https://github.com/107321054/project.git f:/verilog_sva_gh_scraper/data/full_repos/328944370
git clone --depth 1 --no-tags https://github.com/hust-gaoyujing/simv.git f:/verilog_sva_gh_scraper/data/full_repos/328941184
git clone --depth 1 --no-tags https://github.com/tada-tadaima/Final-project-demo-.git f:/verilog_sva_gh_scraper/data/full_repos/329010873
git clone --depth 1 --no-tags https://github.com/fz11/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/328265352
git clone --depth 1 --no-tags https://github.com/fz11/Square-Game.git f:/verilog_sva_gh_scraper/data/full_repos/328273019
git clone --depth 1 --no-tags https://github.com/JimZeyuYang/Echo-Synthesizer-with-Variable-Delay.git f:/verilog_sva_gh_scraper/data/full_repos/330273289
git clone --depth 1 --no-tags https://github.com/simon-staal/Information_Processing_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/330739719
git clone --depth 1 --no-tags https://github.com/lourensjvr/EPR400-FinalYearProject.git f:/verilog_sva_gh_scraper/data/full_repos/324577592
git clone --depth 1 --no-tags https://github.com/laulin/apio-icefun-example.git f:/verilog_sva_gh_scraper/data/full_repos/324988298
git clone --depth 1 --no-tags https://github.com/md1284/single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/323861211
git clone --depth 1 --no-tags https://github.com/ETCHKILI/vendingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/323278548
git clone --depth 1 --no-tags https://github.com/swaroopj10/Verilog-Programs.git f:/verilog_sva_gh_scraper/data/full_repos/322765420
git clone --depth 1 --no-tags https://github.com/RecursiveG/de0nano_skeleton.git f:/verilog_sva_gh_scraper/data/full_repos/326500655
git clone --depth 1 --no-tags https://github.com/ov37/ECE5760_FINAL.git f:/verilog_sva_gh_scraper/data/full_repos/323130051
git clone --depth 1 --no-tags https://github.com/mabubbakar365/ADC_LTC232016HUKG.git f:/verilog_sva_gh_scraper/data/full_repos/323142706
