// Seed: 1101653309
module module_0 (
    output wor  id_0,
    input  tri  id_1,
    output tri  id_2,
    input  tri0 id_3,
    output tri  id_4,
    input  tri1 id_5
    , id_7
);
  if (-1'b0) begin : LABEL_0
    assign id_2 = id_7;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input wand id_2,
    input supply1 id_3,
    input uwire id_4,
    output tri id_5,
    input wor id_6,
    input supply0 id_7
    , id_9
);
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  parameter id_22 = 1;
  logic id_23;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_5,
      id_7,
      id_0,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
