#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr  4 09:02:09 2023
# Process ID: 12416
# Current directory: C:/Users/28711949/Desktop/Project_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5904 C:\Users\28711949\Desktop\Project_FPGA\Project_FPGA.xpr
# Log file: C:/Users/28711949/Desktop/Project_FPGA/vivado.log
# Journal file: C:/Users/28711949/Desktop/Project_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.xpr
close [ open C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Compteur.vhd w ]
add_files C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Compteur.vhd
close [ open C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit0.vhd w ]
add_files C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit0.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/DCC_Bit0_tb.vhd w ]
add_files -fileset sim_1 C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/DCC_Bit0_tb.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DCC_Bit0_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
open_wave_config C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
source DCC_Bit0_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
source DCC_Bit0_tb.tcl
restart
run 10 us
restart
run 100 ns
run 100 ns
restart
run 100 ns
save_wave_config {C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
source DCC_Bit0_tb.tcl
run 100 ns
restart
run 100 ns
restart
run 100 ns
save_wave_config {C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
source DCC_Bit0_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
source DCC_Bit0_tb.tcl
restart
run 100 ns
relaunch_sim
save_wave_config {C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg}
close [ open C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit1.vhd w ]
add_files C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit1.vhd
set_property is_enabled false [get_files  C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit0.vhd]
set_property is_enabled false [get_files  C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit1.vhd]
set_property is_enabled false [get_files  C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/DCC_Bit0_tb.vhd]
set_property is_enabled false [get_files  C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Compteur.vhd]
set_property is_enabled false [get_files  C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DDC_MAE.vhd]
close [ open C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/MAE.vhd w ]
add_files C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/MAE.vhd
close [ open C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/MAE_Compteur.vhd w ]
add_files C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/MAE_Compteur.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/MAE_tb.vhd w ]
add_files -fileset sim_1 C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/MAE_tb.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MAE_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
source MAE_tb.tcl
run 100 ns
restart
run 100 ns
restart
run 100 ns
restart
run 100 ns
relaunch_sim
restart
run 100 ns
restart
relaunch_sim
restart
run 100 ns
relaunch_sim
save_wave_config {C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg}
close_sim
set_property is_enabled true [get_files  C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/imports/Project_FPGA/Compteur_Tempo.vhd]
set_property is_enabled true [get_files  C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit0.vhd]
set_property is_enabled true [get_files  {C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit1.vhd C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Compteur.vhd C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/DDC_MAE.vhd C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/imports/Project_FPGA/Diviseur_Horloge.vhd C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/imports/Project_FPGA/Generateur_Trames.vhd C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/Xor_Operation.vhd}]
close [ open C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/TOP.vhd w ]
add_files C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/TOP.vhd
set_property is_enabled false [get_files  C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/TOP.vhd]
set_property is_enabled true [get_files  C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sources_1/new/TOP.vhd]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property is_enabled false [get_files  C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/MAE_tb.vhd]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/TOP_tb.vhd w ]
add_files -fileset sim_1 C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.srcs/sim_1/new/TOP_tb.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
open_wave_config C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
source TOP_tb.tcl
restart
relaunch_sim
save_wave_config {C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
source TOP_tb.tcl
restart
run 100 ns
relaunch_sim
restart
run 100 ns
restart
relaunch_sim
restart
run 100 ns
current_wave_config {Compteur_Tempo_tb_behav.wcfg}
add_wave {{/TOP_tb/TOP_0/CLK_DIV_0/Reset}} 
relaunch_sim
restart
run 100 ns
restart
run 100 ns
relaunch_sim
relaunch_sim
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
restart
run 100 ns
relaunch_sim
save_wave_config {C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
source TOP_tb.tcl
restart
run 100 ns
restart
run 100 ns
restart
run 100 ns
restart
run 100 ns
relaunch_sim
restart
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
restart
run 100 ns
restart
relaunch_sim
run 100 ns
run 100 ns
relaunch_sim
restart
run 100 ns
restart
run 100 ns
restart
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run all
restart
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
restart
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
restart
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
restart
run 100 ns
relaunch_sim
restart
restart
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
save_wave_config {C:/Users/28711949/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg}
close_sim
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/28711949/Desktop/Project_FPGA/Project_FPGA.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
