// Seed: 1747520352
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd5
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire _id_4;
  output reg id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  inout wire id_2;
  inout wire id_1;
  logic [id_4 : -1 'b0] id_7;
  wire id_8;
  always @(1 or id_7) begin : LABEL_0
    id_3 <= 1;
  end
  assign id_7 = id_8;
  wire id_9;
  always if (1) id_3 = 1;
endmodule
