// Seed: 1962271466
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input logic [7:0] id_2;
  input wire id_1;
  assign id_3 = id_2(id_2[1]);
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output tri id_4,
    input tri1 id_5,
    input wand id_6,
    output uwire id_7,
    output supply1 id_8,
    input tri0 id_9,
    output tri1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input wire id_13,
    output wand id_14,
    output wor id_15,
    output tri0 id_16,
    output wire id_17,
    input wand id_18,
    input supply1 id_19,
    output tri0 id_20,
    output wor id_21,
    output wor id_22,
    input tri0 id_23
);
  wire id_25;
  module_0 modCall_1 ();
endmodule
