#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jan  9 08:53:15 2025
# Process ID: 1435106
# Current directory: /home/gme/guilherme.manske/ip
# Command line: vivado
# Log file: /home/gme/guilherme.manske/ip/vivado.log
# Journal file: /home/gme/guilherme.manske/ip/vivado.jou
# Running On: cadmicro-inf-el8-623207, OS: Linux, CPU Frequency: 2500.000 MHz, CPU Physical cores: 6, Host memory: 33457 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project hello /home/gme/guilherme.manske/ip/vivado/hello -part xc7a200tfbg484-3
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/amd/Vivado/2023.2/data/ip'.
file mkdir /home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v w ]
add_files -fileset sim_1 /home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hello'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hello' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj hello_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hello
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hello_behav xil_defaultlib.hello xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hello_behav xil_defaultlib.hello xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hello
Compiling module xil_defaultlib.glbl
Built simulation snapshot hello_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hello_behav -key {Behavioral:sim_1:Functional:hello} -tclbatch {hello.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hello.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
Hello World
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hello_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v} 7
remove_bps -file {/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v} -line 7
file mkdir /home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new
close [ open /home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v w ]
add_files /home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Jan  9 09:15:47 2025] Launched synth_1...
Run output will be captured here: /home/gme/guilherme.manske/ip/vivado/hello/hello.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-3
INFO: [Device 21-403] Loading part xc7a200tfbg484-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8689.746 ; gain = 0.000 ; free physical = 11992 ; free virtual = 58306
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8795.547 ; gain = 0.000 ; free physical = 11926 ; free virtual = 58231
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v w ]
add_files -fileset sim_1 /home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_tb_behav -key {Behavioral:sim_1:Functional:counter_tb} -tclbatch {counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 260 ns : File "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_tb_behav -key {Behavioral:sim_1:Functional:counter_tb} -tclbatch {counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Count =  1

Count =  2

Count =  3

Count =  4

Count =  5

Count =  6

Count =  7

Count =  8

Count =  9

Count = 10

Count = 11

Count = 12

Count = 13

Count = 14

Count = 15

Count =  0

$finish called at time : 260 ns : File "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_tb_behav -key {Behavioral:sim_1:Functional:counter_tb} -tclbatch {counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 260 ns : File "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/hello.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_tb_behav -key {Behavioral:sim_1:Functional:counter_tb} -tclbatch {counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Count =  0
Count =  1
Count =  2
Count =  3
Count =  4
Count =  5
Count =  6
Count =  7
Count =  8
Count =  9
Count = 10
Count = 11
Count = 12
Count = 13
Count = 14
Count = 15
$finish called at time : 260 ns : File "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Count =  0
Count =  1
Count =  2
Count =  3
Count =  4
Count =  5
Count =  6
Count =  7
Count =  8
Count =  9
Count = 10
Count = 11
Count = 12
Count = 13
Count = 14
Count = 15
$finish called at time : 260 ns : File "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v" Line 27
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/vivado/hello/hello.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Count =  0
Count =  1
Count =  2
Count =  3
Count =  4
Count =  5
Count =  6
Count =  7
Count =  8
Count =  9
Count = 10
Count = 11
Count = 12
Count = 13
Count = 14
Count = 15
$finish called at time : 260 ns : File "/home/gme/guilherme.manske/ip/vivado/hello/hello.srcs/sim_1/new/counter_tb.v" Line 27
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project UARTv1 /home/gme/guilherme.manske/ip/UARTv1 -part xc7a200tfbg484-3
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/amd/Vivado/2023.2/data/ip'.
file mkdir /home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/new
import_files -norecurse {/home/gme/guilherme.manske/ip/uart-v1/rtl/uart_tx.v /home/gme/guilherme.manske/ip/uart-v1/rtl/sr_piso.v /home/gme/guilherme.manske/ip/uart-v1/rtl/uart_tx_control.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {/home/gme/guilherme.manske/ip/uart-v1/tb/sr_piso_tb.v /home/gme/guilherme.manske/ip/uart-v1/tb/uart_tx_tb.v /home/gme/guilherme.manske/ip/uart-v1/tb/uart_tx_control_tb.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sr_piso_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sr_piso_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sr_piso_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso
Compiling module xil_defaultlib.sr_piso_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_piso_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sr_piso_tb_behav -key {Behavioral:sim_1:Functional:sr_piso_tb} -tclbatch {sr_piso_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sr_piso_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
saida o_data = z
saida o_data = z
saida o_data = z
saida o_data = z
saida o_data = z
saida o_data = z
saida o_data = z
saida o_data = z
saida o_data = z
saida o_data = z
$finish called at time : 220 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sr_piso_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sr_piso_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sr_piso_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sr_piso_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso
Compiling module xil_defaultlib.sr_piso_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_piso_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sr_piso_tb_behav -key {Behavioral:sim_1:Functional:sr_piso_tb} -tclbatch {sr_piso_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sr_piso_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
saida o_data = z
saida o_data = z
saida o_data = z
saida o_data = z
saida o_data = z
saida o_data = z
saida o_data = z
saida o_data = z
saida o_data = z
saida o_data = z
$finish called at time : 220 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sr_piso_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sr_piso_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sr_piso_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sr_piso_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso
Compiling module xil_defaultlib.sr_piso_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_piso_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sr_piso_tb_behav -key {Behavioral:sim_1:Functional:sr_piso_tb} -tclbatch {sr_piso_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sr_piso_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
saida o_data = 0
saida o_data = 0
saida o_data = 0
saida o_data = 0
saida o_data = 0
saida o_data = 0
saida o_data = 0
saida o_data = 0
saida o_data = 0
saida o_data = 0
$finish called at time : 220 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sr_piso_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sr_piso_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sr_piso_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sr_piso_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso
Compiling module xil_defaultlib.sr_piso_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_piso_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sr_piso_tb_behav -key {Behavioral:sim_1:Functional:sr_piso_tb} -tclbatch {sr_piso_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sr_piso_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
saida o_data = 0
saida o_data = 1
saida o_data = 1
saida o_data = 0
saida o_data = 0
saida o_data = 1
saida o_data = 1
saida o_data = 0
saida o_data = x
saida o_data = x
$finish called at time : 220 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sr_piso_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sr_piso_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sr_piso_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sr_piso_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso
Compiling module xil_defaultlib.sr_piso_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_piso_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sr_piso_tb_behav -key {Behavioral:sim_1:Functional:sr_piso_tb} -tclbatch {sr_piso_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sr_piso_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
saida o_data = 0
saida o_data = 1
saida o_data = 1
saida o_data = 0
saida o_data = 0
saida o_data = 1
saida o_data = 1
saida o_data = 0
saida o_data = x
saida o_data = x
saida o_data = x
saida o_data = x
$finish called at time : 240 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sr_piso_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sr_piso_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sr_piso_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sr_piso_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso
Compiling module xil_defaultlib.sr_piso_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_piso_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sr_piso_tb_behav -key {Behavioral:sim_1:Functional:sr_piso_tb} -tclbatch {sr_piso_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sr_piso_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
saida o_data = 0
saida o_data = 1
saida o_data = 1
saida o_data = 1
saida o_data = 0
saida o_data = 1
saida o_data = 1
saida o_data = 0
saida o_data = x
saida o_data = x
saida o_data = x
saida o_data = x
$finish called at time : 240 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sr_piso_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sr_piso_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sr_piso_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sr_piso_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'i_data' [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso
Compiling module xil_defaultlib.sr_piso_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_piso_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sr_piso_tb_behav -key {Behavioral:sim_1:Functional:sr_piso_tb} -tclbatch {sr_piso_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sr_piso_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
saida o_data = 0
saida o_data = 1
saida o_data = 1
saida o_data = 1
saida o_data = 0
saida o_data = 1
saida o_data = 1
saida o_data = 0
saida o_data = x
saida o_data = x
saida o_data = x
saida o_data = x
$finish called at time : 240 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sr_piso_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sr_piso_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sr_piso_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sr_piso_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.sr_piso_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_piso_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sr_piso_tb_behav -key {Behavioral:sim_1:Functional:sr_piso_tb} -tclbatch {sr_piso_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sr_piso_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
saida o_data = 0
saida o_data = 1
saida o_data = 1
saida o_data = 1
saida o_data = 0
saida o_data = 1
saida o_data = 1
saida o_data = 0
saida o_data = 0
saida o_data = 1
saida o_data = x
saida o_data = x
$finish called at time : 240 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sr_piso_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sr_piso_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sr_piso_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sr_piso_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_piso_tb_behav xil_defaultlib.sr_piso_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sr_piso_tb_behav -key {Behavioral:sim_1:Functional:sr_piso_tb} -tclbatch {sr_piso_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sr_piso_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
saida o_data = 0
saida o_data = 1
saida o_data = 1
saida o_data = 1
saida o_data = 0
saida o_data = 1
saida o_data = 1
saida o_data = 0
saida o_data = 0
saida o_data = 1
saida o_data = x
saida o_data = x
$finish called at time : 240 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sr_piso_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top uart_tx_control_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_control_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
ERROR: [VRFC 10-2989] 'WIDTH' is not declared [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:25]
ERROR: [VRFC 10-8530] module 'uart_tx_control' is ignored due to previous errors [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_control_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
ERROR: [VRFC 10-2989] 'WIDTH' is not declared [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:25]
ERROR: [VRFC 10-8530] module 'uart_tx_control' is ignored due to previous errors [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_control_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_control_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_control_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_control_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_control_tb} -tclbatch {uart_tx_control_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_tx_control_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 250 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_control_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/uart_tx_control_tb/dut/bits_left}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_control_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 250 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" Line 70
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_control_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_control_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_control_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_control_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_control_tb} -tclbatch {uart_tx_control_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_tx_control_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 250 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_control_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/uart_tx_control_tb/dut/bits_left}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_control_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 250 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" Line 70
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_control_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_control_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_control_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_control_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_control_tb} -tclbatch {uart_tx_control_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_tx_control_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 250 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_control_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/uart_tx_control_tb/dut/bits_left}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_control_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 250 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" Line 70
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_control_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'o_sr_load' is not permitted [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:18]
ERROR: [VRFC 10-8530] module 'uart_tx_control' is ignored due to previous errors [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_control_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_control_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_control_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 250 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" Line 70
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_control_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_control_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_control_tb} -tclbatch {uart_tx_control_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_tx_control_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 250 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_control_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/uart_tx_control_tb/dut/bits_left}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/uart_tx_control_tb/i_start}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_control_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_control_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_control_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
$finish called at time : 250 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" Line 70
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/uart_tx_control_tb/i_rst}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_control_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_control_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_control_tb_behav xil_defaultlib.uart_tx_control_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 250 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" Line 70
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top uart_tx_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.uart_tx_tb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 10133.289 ; gain = 0.000 ; free physical = 9833 ; free virtual = 56570
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property source_mgmt_mode DisplayOnly [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 310 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv1/UARTv1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 620 ns : File "/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 74
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
close_project
create_project UART_v2 /home/gme/guilherme.manske/ip/UART_v2 -part xc7a200tfbg484-3
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/amd/Vivado/2023.2/data/ip'.
import_files -norecurse {/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v /home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v /home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v}
update_compile_order -fileset sources_1
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project UARTv2 /home/gme/guilherme.manske/ip/UARTv2 -part xc7a200tfbg484-3
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/amd/Vivado/2023.2/data/ip'.
import_files -norecurse {/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v /home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v /home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v}
update_compile_order -fileset sources_1
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/amd/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project UARTv2 /home/gme/guilherme.manske/ip/UARTv2 -part xc7a200tfbg484-3
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/amd/Vivado/2023.2/data/ip'.
import_files -norecurse {/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx.v /home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/uart_tx_control.v /home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sources_1/imports/rtl/sr_piso.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {/home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/sr_piso_tb.v /home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_tb.v /home/gme/guilherme.manske/ip/UARTv1/UARTv1.srcs/sim_1/imports/tb/uart_tx_control_tb.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
set_property top uart_tx_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'i_clk' on this module [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:13]
ERROR: [VRFC 10-8530] module 'uart_tx_default' is ignored due to previous errors [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:3]
ERROR: [VRFC 10-8530] module 'sr_piso(WIDTH=10)' is ignored due to previous errors [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 620 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 74
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
$finish called at time : 620 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 74
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run all
$finish called at time : 3060 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 78
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run all
$finish called at time : 2660 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 78
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run all
$finish called at time : 5300 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 71
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run all
$finish called at time : 2180 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 71
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
ERROR: [VRFC 10-4982] syntax error near 'BAUDRATE' [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=2)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
run all
$finish called at time : 2180 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 71
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
set_property -name {xsim.simulate.runtime} -value {all} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/amd/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=1)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 2180 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 20
add_wave {{/uart_tx_tb/dut/i_100M_clk}} {{/uart_tx_tb/dut/i_clk}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
$finish called at time : 2180 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 71
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=3)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 2180 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 71
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=1)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 1140 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 71
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=1)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 1140 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 71
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=1)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 1160 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=1)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 1160 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 1160 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 10216.137 ; gain = 0.000 ; free physical = 8577 ; free virtual = 55876
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 1160 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
$finish called at time : 1160 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/uart_tx_tb/dut/piso_out}} 
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/uart_tx_tb/dut/piso_data}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 1160 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/uart_tx_tb/dut/piso/o_data}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
$finish called at time : 1160 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 2750 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=49)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 26600 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
$finish called at time : 26600 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=49)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 26600 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=1)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 1160 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 1160 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 2750 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=3)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 2220 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=3)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 2220 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=9)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 5400 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/uart_tx_tb/dut/control/o_sr_load}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 5400 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=9)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 5400 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=10415)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 5520580 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=10415)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 5520580 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 10247.137 ; gain = 0.000 ; free physical = 8403 ; free virtual = 55814
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=10415)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 5520580 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=10415)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 5520580 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
$finish called at time : 2750 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=5)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 2750 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Jan  9 16:34:42 2025] Launched synth_1...
Run output will be captured here: /home/gme/guilherme.manske/ip/UARTv2/UARTv2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10369.188 ; gain = 0.000 ; free physical = 8931 ; free virtual = 55788
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10369.188 ; gain = 0.000 ; free physical = 8926 ; free virtual = 55785
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 6
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10385.195 ; gain = 0.000 ; free physical = 8942 ; free virtual = 55799
[Thu Jan  9 16:36:32 2025] Launched impl_1...
Run output will be captured here: /home/gme/guilherme.manske/ip/UARTv2/UARTv2.runs/impl_1/runme.log
report_utilization -name utilization_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx(BAUDRATE=5)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
$finish called at time : 2750 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_piso
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v" Line 1. Module sr_piso(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_piso(WIDTH=10)
Compiling module xil_defaultlib.uart_tx_control
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 2750 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj uart_tx_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tx_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
$finish called at time : 2750 ns : File "/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sim_1/imports/tb/uart_tx_tb.v" Line 79
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 16:44:38 2025...
