#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct  4 15:04:15 2023
# Process ID: 9880
# Current directory: C:/Users/ap576391/Documents/Brost/tp2_p1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10204 C:\Users\ap576391\Documents\Brost\tp2_p1\tp2_p1.xpr
# Log file: C:/Users/ap576391/Documents/Brost/tp2_p1/vivado.log
# Journal file: C:/Users/ap576391/Documents/Brost/tp2_p1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ap576391/Documents/Brost/tp2_p1/tp2_p1.xpr
INFO: [Project 1-313] Project file moved from 'C:/formation_hls/tp2_p1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ap576391/Documents/Brost/video_vga_7511_zed/zed_board.xdc', nor could it be found using path 'C:/formation_hls/video_vga_7511_zed/zed_board.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/Brost/tp2_p1/hls/im_load'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_im_load_0_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 1102.754 ; gain = 227.684
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ap576391/Documents/Brost/video_vga_7511_zed/zed_board.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/ap576391/Documents/Brost/video_vga_7511_zed/zed_board.xdc
open_bd_design {C:/Users/ap576391/Documents/Brost/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:i2c_sender_adv7511:1.0 - i2c_sender_adv7511_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:hls:im_load:1.1 - im_load_0
Successfully read diagram <design_1> from BD file <C:/Users/ap576391/Documents/Brost/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1102.754 ; gain = 0.000
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
delete_bd_objs [get_bd_nets im_load_0_mem_V_ce0] [get_bd_nets xlconstant_1_dout] [get_bd_nets im_load_0_mem_V_address0] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_intf_nets video_in_stream_1] [get_bd_cells im_load_0]
add_files -fileset constrs_1 -norecurse C:/Users/ap576391/Documents/Brost/tp2_p1/zed_board.xdc
import_files -fileset constrs_1 C:/Users/ap576391/Documents/Brost/tp2_p1/zed_board.xdc
save_bd_design
Wrote  : <C:\Users\ap576391\Documents\Brost\tp2_p1\tp2_p1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ap576391/Documents/Brost/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property  ip_repo_paths  C:/Users/ap576391/Documents/Brost/tp2_p1/hls/im_load [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/Brost/tp2_p1/hls/im_load'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:im_load:1.1 im_load_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:hls:im_load:1.1 im_load_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:im_load:1.1 im_load_0
endgroup
set_property location {4 840 239} [get_bd_cells im_load_0]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins im_load_0/ap_start]
WARNING: [BD 41-1306] The connection to interface pin /im_load_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
connect_bd_net [get_bd_pins im_load_0/ap_rst_n] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins im_load_0/ap_clk] [get_bd_pins clk_wiz_0/clk_100]
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins im_load_0/mem_V_q0]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_intf_net [get_bd_intf_pins im_load_0/m_axis_video] -boundary_type upper [get_bd_intf_pins video_ctrl/video_in_stream]
connect_bd_net [get_bd_pins blk_mem_gen_0/enb] [get_bd_pins im_load_0/mem_V_ce0]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/addrb] [get_bd_pins im_load_0/mem_V_address0]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
copy_bd_objs /  [get_bd_ports {btn}]
copy_bd_objs /  [get_bd_ports {btn}]
set_property location {-22 138} [get_bd_ports btn2]
set_property location {-12 113} [get_bd_ports btn1]
set_property name sw1 [get_bd_ports btn1]
set_property name sw2 [get_bd_ports btn2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {1 151 117} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_ports sw1] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_ports sw2] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins im_load_0/mode_V]
save_bd_design
Wrote  : <C:\Users\ap576391\Documents\Brost\tp2_p1\tp2_p1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ap576391/Documents/Brost/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property name sw0 [get_bd_ports sw1]
set_property name sw1 [get_bd_ports sw2]
save_bd_design
Wrote  : <C:\Users\ap576391\Documents\Brost\tp2_p1\tp2_p1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ap576391/Documents/Brost/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 15:12:20 2023...
