* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:24:17

* File Generated:     May 30 2022 22:04:30

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       CB132

Design statistics:
------------------
    FFs:                  267
    LUTs:                 827
    RAMs:                 23
    IOBs:                 52
    GBs:                  5
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 868/7680
        Combinational Logic Cells: 601      out of   7680      7.82552%
        Sequential Logic Cells:    267      out of   7680      3.47656%
        Logic Tiles:               265      out of   960       27.6042%
    Registers: 
        Logic Registers:           267      out of   7680      3.47656%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    23       out of   32        71.875%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                12       out of   95        12.6316%
        Output Pins:               31       out of   95        32.6316%
        InOut Pins:                9        out of   95        9.47368%
    Global Buffers:                5        out of   8         62.5%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 12       out of   24        50%
    Bank 1: 21       out of   25        84%
    Bank 0: 15       out of   24        62.5%
    Bank 2: 4        out of   22        18.1818%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name       
    ----------  ---------  -----------  -------  -------  -----------                                -----------       
    C7          Input      SB_LVCMOS    No       0        Simple Input                               port_data[0]      
    C12         Input      SB_LVCMOS    No       0        Simple Input                               port_data[3]      
    D7          Input      SB_LVCMOS    No       0        Simple Input                               port_data[1]      
    D10         Input      SB_LVCMOS    No       0        Simple Input                               port_data[2]      
    D12         Input      SB_LVCMOS    No       1        Simple Input                               port_data[4]      
    F11         Input      SB_LVCMOS    No       1        Simple Input                               port_data[5]      
    G12         Input      SB_LVCMOS    No       1        Simple Input                               port_data[6]      
    H1          Input      SB_LVCMOS    No       3        Simple Input                               port_enb          
    H4          Input      SB_LVCMOS    No       3        Simple Input                               port_clk          
    H11         Input      SB_LVCMOS    No       1        Simple Input                               port_data[7]      
    P7          Input      SB_LVCMOS    No       2        Simple Input                               clk               
    P8          Input      SB_LVCMOS    No       2        Simple Input                               rst_n             

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name       
    ----------  ---------  -----------  -------  -------  -----------                                -----------       
    A1          Output     SB_LVCMOS    No       0        Simple Output                              hsync             
    A2          Output     SB_LVCMOS    No       0        Simple Output                              hblank            
    A3          Output     SB_LVCMOS    No       0        Simple Output                              vsync             
    A4          Output     SB_LVCMOS    No       0        Simple Output                              vblank            
    A6          Output     SB_LVCMOS    No       0        Output Tristatable by Enable               port_address[8]   
    A10         Output     SB_LVCMOS    No       0        Output Tristatable by Enable               port_address[9]   
    A12         Output     SB_LVCMOS    No       0        Output Tristatable by Enable               port_address[11]  
    C1          Output     SB_LVCMOS    No       3        Simple Output                              rgb[4]            
    C9          Output     SB_LVCMOS    No       0        Output Tristatable by Enable               port_address[10]  
    C14         Output     SB_LVCMOS    No       1        Output Tristatable by Enable               port_address[12]  
    D3          Output     SB_LVCMOS    No       3        Simple Output                              rgb[5]            
    D4          Output     SB_LVCMOS    No       3        Simple Output                              port_data_rw      
    E1          Output     SB_LVCMOS    No       3        Simple Output                              rgb[3]            
    E14         Output     SB_LVCMOS    No       1        Output Tristatable by Enable               port_address[13]  
    F14         Output     SB_LVCMOS    No       1        Output Tristatable by Enable               port_address[14]  
    G1          Output     SB_LVCMOS    No       3        Simple Output                              rgb[2]            
    H12         Output     SB_LVCMOS    No       1        Output Tristatable by Enable               port_address[15]  
    J1          Output     SB_LVCMOS    No       3        Simple Output                              rgb[1]            
    J11         Output     SB_LVCMOS    No       1        Simple Output                              led[0]            
    K3          Output     SB_LVCMOS    No       3        Simple Output                              port_nmib         
    K11         Output     SB_LVCMOS    No       1        Simple Output                              led[1]            
    K12         Output     SB_LVCMOS    No       1        Simple Output                              led[2]            
    K14         Output     SB_LVCMOS    No       1        Simple Output                              led[3]            
    L6          Output     SB_LVCMOS    No       2        Simple Output                              debug[1]          
    L12         Output     SB_LVCMOS    No       1        Simple Output                              led[4]            
    L14         Output     SB_LVCMOS    No       1        Simple Output                              led[5]            
    M1          Output     SB_LVCMOS    No       3        Simple Output                              rgb[0]            
    M12         Output     SB_LVCMOS    No       1        Simple Output                              led[6]            
    N1          Output     SB_LVCMOS    No       3        Simple Output                              port_dmab         
    N14         Output     SB_LVCMOS    No       1        Simple Output                              led[7]            
    P4          Output     SB_LVCMOS    No       2        Simple Output                              debug[0]          

    Inoutput Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name       
    ----------  ---------  -----------  -------  -------  -----------                                -----------       
    A7          InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  port_address[0]   
    A11         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  port_address[1]   
    B14         InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  port_address[3]   
    C10         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  port_address[2]   
    D14         InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  port_address[4]   
    E12         InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  port_address[5]   
    F4          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  port_rw           
    G14         InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  port_address[6]   
    J12         InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  port_address[7]   

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name                 
    -------------  -------  ---------  ------  -----------                 
    6              2        IO         313     clk_0_c_g                   
    3              3                   18      this_vga_signals.N_935_0_g  
    0              2                   23      this_vga_signals.N_1212_g   
    2              1                   118     M_this_reset_cond_out_g_0   
    4              0                   39      N_504_g                     
