<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_reg_dec_24b_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_reg_dec_24b_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_compteur_nbits_0_1_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_compteur_nbits_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mux4_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_mux4_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mux4_0_1_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_mux4_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mef_cod_i2s_vsb_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_mef_cod_i2s_vsb_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_calcul_param_3_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_calcul_param_3_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_reg_dec_24b_fd_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_reg_dec_24b_fd_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_sig_fct_3_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_sig_fct_3_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mux2_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_mux2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_affhexPmodSSD_v3_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_affhexPmodSSD_v3_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_sig_fct_sat_dure_0_1_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_sig_fct_sat_dure_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_sig_fct_sat_dure_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_sig_fct_sat_dure_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_compteur_nbits_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_compteur_nbits_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_reg_24b_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_reg_24b_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_reg_24b_0_1_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_reg_24b_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mef_decod_i2s_v1b_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_mef_decod_i2s_v1b_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_calcul_param_2_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_calcul_param_2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_calcul_param_1_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_calcul_param_1_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_module_commande_0_0_synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/design_1_module_commande_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_reg_dec_24b_0_0_synth_1"/>
		<Parent Id="design_1_compteur_nbits_0_1_synth_1"/>
		<Parent Id="design_1_mux4_0_0_synth_1"/>
		<Parent Id="design_1_mux4_0_1_synth_1"/>
		<Parent Id="design_1_mef_cod_i2s_vsb_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_calcul_param_3_0_0_synth_1"/>
		<Parent Id="design_1_reg_dec_24b_fd_0_0_synth_1"/>
		<Parent Id="design_1_sig_fct_3_0_0_synth_1"/>
		<Parent Id="design_1_mux2_0_0_synth_1"/>
		<Parent Id="design_1_affhexPmodSSD_v3_0_0_synth_1"/>
		<Parent Id="design_1_sig_fct_sat_dure_0_1_synth_1"/>
		<Parent Id="design_1_sig_fct_sat_dure_0_0_synth_1"/>
		<Parent Id="design_1_compteur_nbits_0_0_synth_1"/>
		<Parent Id="design_1_reg_24b_0_0_synth_1"/>
		<Parent Id="design_1_reg_24b_0_1_synth_1"/>
		<Parent Id="design_1_mef_decod_i2s_v1b_0_0_synth_1"/>
		<Parent Id="design_1_calcul_param_2_0_0_synth_1"/>
		<Parent Id="design_1_calcul_param_1_0_0_synth_1"/>
		<Parent Id="design_1_module_commande_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/gabma/Downloads/pb_logique_seq.xpr/pb_logique_seq/pb_logique_seq.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_reg_dec_24b_0_0_synth_1"/>
		<Parent Id="design_1_compteur_nbits_0_1_synth_1"/>
		<Parent Id="design_1_mux4_0_0_synth_1"/>
		<Parent Id="design_1_mux4_0_1_synth_1"/>
		<Parent Id="design_1_mef_cod_i2s_vsb_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_calcul_param_3_0_0_synth_1"/>
		<Parent Id="design_1_reg_dec_24b_fd_0_0_synth_1"/>
		<Parent Id="design_1_sig_fct_3_0_0_synth_1"/>
		<Parent Id="design_1_mux2_0_0_synth_1"/>
		<Parent Id="design_1_affhexPmodSSD_v3_0_0_synth_1"/>
		<Parent Id="design_1_sig_fct_sat_dure_0_1_synth_1"/>
		<Parent Id="design_1_sig_fct_sat_dure_0_0_synth_1"/>
		<Parent Id="design_1_compteur_nbits_0_0_synth_1"/>
		<Parent Id="design_1_reg_24b_0_0_synth_1"/>
		<Parent Id="design_1_reg_24b_0_1_synth_1"/>
		<Parent Id="design_1_mef_decod_i2s_v1b_0_0_synth_1"/>
		<Parent Id="design_1_calcul_param_2_0_0_synth_1"/>
		<Parent Id="design_1_calcul_param_1_0_0_synth_1"/>
		<Parent Id="design_1_module_commande_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

