0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_git/cla_git.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_git/cla_git.srcs/sources_1/new/CPGN.v,1688544664,verilog,,C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_git/cla_git.srcs/sources_1/new/bitslice.v,,CPGN,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_git/cla_git.srcs/sources_1/new/bitslice.v,1688545068,verilog,,C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_git/cla_git.srcs/sources_1/new/seven.v,,bitslice,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_git/cla_git.srcs/sources_1/new/seven.v,1688544666,verilog,,C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_git/cla_git.srcs/sources_1/new/wrapper.v,,seven,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_git/cla_git.srcs/sources_1/new/wrapper.v,1688544668,verilog,,,,wrapper,,,,,,,,
