<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
<HEAD>
   <TITLE>Scache Address Register Bit Descriptions</TITLE>
   <!-- This file created by Carmen Wheatcroft - Workstation Doc Group-->
   <!-- Copyright (c) 1998 Digital Equipment Corporation-->
</HEAD>

<BODY TEXT="#000000" BGCOLOR="#FFFFFF">

<TABLE BORDER=1 >
<CAPTION><A NAME=""><STRONG>Scache Address Register (SC_ADDR)</STRONG></A></CAPTION>
<TR><TD COLSPAN=3>Address: IPR CBU, FF.FFF0.0188<BR>
The SC_ADDR register is a read-only register.  The address is loaded into this register every time the Scache is accessed if one of the bits in the SC_STAT register is not set.  If an Scache tag or data parity error is detected, this register is locked until the SC_STAT is read.</TD></TR>
</TABLE>

</BODY>
</HTML>
