A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE     1


MACRO ASSEMBLER A51 V8.2.5.0
OBJECT MODULE PLACED IN .\Objects\projeto00_padrao.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE projeto00_padrao.a51 SET(SMALL) DEBUG PRINT(.\Listings\projeto00_padrao
                      .lst) OBJECT(.\Objects\projeto00_padrao.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     

                       2     

                       3     

                       4     

                       5     

                       6     

                       7     

                       8     

                       9     

                      10     $nomod51 

                      11     ;#include <at89c5131.h>

                +1    12     

                +1    13     

                +1    14     

                +1    15     

                +1    16     

                +1    17     

                +1    18     

                +1    19     

                +1    20     

                +1    21     

                +1    22     

                +1    23     

                +1    24     

                +1    25     

                +1    26     

                +1    27     

                +1    28     

                +1    29     

                +1    30     

                +1    31     

                +1    32     

                +1    33     

                +1    34     

                +1    35     

                +1    36     

                +1    37     

                +1    38     

                +1    39     

                +1    40     

  00E0          +1    41     sfr ACC = 0xE0 ;        /* Sfr ( ACC, bit addressable)*/

  00F0          +1    42     sfr B = 0xF0 ;        /* Sfr ( B,   bit addressable)*/

  00D0          +1    43     sfr PSW = 0xD0 ;        /* Sfr ( PSW, bit addressable)*/

  0081          +1    44     sfr SP = 0x81 ;

  0082          +1    45     sfr DPL = 0x82 ;

  0083          +1    46     sfr DPH = 0x83 ;

                +1    47     

                +1    48     

                +1    49     

                +1    50     

                +1    51     

                +1    52     

  0080          +1    53     sfr P0 = 0x80 ;        /* Sfr ( P0, bit addressable)*/

                +1    54     

  0087          +1    55     sbit P0_7 = P0 ^ 7 ;

  0086          +1    56     sbit P0_6 = P0 ^ 6 ;

  0085          +1    57     sbit P0_5 = P0 ^ 5 ;

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE     2

  0084          +1    58     sbit P0_4 = P0 ^ 4 ;

  0083          +1    59     sbit P0_3 = P0 ^ 3 ;

  0082          +1    60     sbit P0_2 = P0 ^ 2 ;

  0081          +1    61     sbit P0_1 = P0 ^ 1 ;

  0080          +1    62     sbit P0_0 = P0 ^ 0 ;

                +1    63     

  0090          +1    64     sfr P1 = 0x90 ;        /* Sfr ( P1, bit addressable)*/

                +1    65     

  0097          +1    66     sbit P1_7 = P1 ^ 7 ;

  0096          +1    67     sbit P1_6 = P1 ^ 6 ;

  0095          +1    68     sbit P1_5 = P1 ^ 5 ;

  0094          +1    69     sbit P1_4 = P1 ^ 4 ;

  0093          +1    70     sbit P1_3 = P1 ^ 3 ;

  0092          +1    71     sbit P1_2 = P1 ^ 2 ;

  0091          +1    72     sbit P1_1 = P1 ^ 1 ;

  0090          +1    73     sbit P1_0 = P1 ^ 0 ;

                +1    74     

  00A0          +1    75     sfr P2 = 0xA0 ;        /* Sfr ( P2, bit addressable)*/

                +1    76     

  00A7          +1    77     sbit P2_7 = P2 ^ 7 ;

  00A6          +1    78     sbit P2_6 = P2 ^ 6 ;

  00A5          +1    79     sbit P2_5 = P2 ^ 5 ;

  00A4          +1    80     sbit P2_4 = P2 ^ 4 ;

  00A3          +1    81     sbit P2_3 = P2 ^ 3 ;

  00A2          +1    82     sbit P2_2 = P2 ^ 2 ;

  00A1          +1    83     sbit P2_1 = P2 ^ 1 ;

  00A0          +1    84     sbit P2_0 = P2 ^ 0 ;

                +1    85     

  00B0          +1    86     sfr P3 = 0xB0 ;        /* Sfr ( P3, bit addressable)*/

                +1    87     

  00B7          +1    88     sbit P3_7 = P3 ^ 7 ;

  00B6          +1    89     sbit P3_6 = P3 ^ 6 ;

  00B5          +1    90     sbit P3_5 = P3 ^ 5 ;

  00B4          +1    91     sbit P3_4 = P3 ^ 4 ;

  00B3          +1    92     sbit P3_3 = P3 ^ 3 ;

  00B2          +1    93     sbit P3_2 = P3 ^ 2 ;

  00B1          +1    94     sbit P3_1 = P3 ^ 1 ;

  00B0          +1    95     sbit P3_0 = P3 ^ 0 ;

                +1    96     

  00C0          +1    97     sfr P4 = 0xC0 ;        /* Sfr ( P4, bit addressable)*/

                +1    98     

  00C1          +1    99     sbit P4_1 = P4 ^ 1 ;

  00C0          +1   100     sbit P4_0 = P4 ^ 0 ;

                +1   101     

                +1   102     

                +1   103     

                +1   104     

  008C          +1   105     sfr TH0 = 0x8C ; 

  008A          +1   106     sfr TL0 = 0x8A ;

  008D          +1   107     sfr TH1 = 0x8D ;

  008B          +1   108     sfr TL1 = 0x8B ;

  00CD          +1   109     sfr TH2 = 0xCD ;

  00CC          +1   110     sfr TL2 = 0xCC ;

  0088          +1   111     sfr TCON = 0x88 ;        /* Sfr ( TCON,  bit addressable)*/

  0089          +1   112     sfr TMOD = 0x89 ;

  00C8          +1   113     sfr T2CON = 0xC8 ;        /* Sfr ( T2CON, bit addressable)*/

  00C9          +1   114     sfr T2MOD = 0xC9 ;

  00CB          +1   115     sfr RCAP2H = 0xCB ;

  00CA          +1   116     sfr RCAP2L = 0xCA ;

  00A6          +1   117     sfr WDTRST = 0xA6 ;

  00A7          +1   118     sfr WDTPRG = 0xA7 ;

                +1   119     

                +1   120                                 

  008F          +1   121     sbit TF1 = TCON ^ 7 ;

  008E          +1   122     sbit TR1 = TCON ^ 6 ;

  008D          +1   123     sbit TF0 = TCON ^ 5 ;

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE     3

  008C          +1   124     sbit TR0 = TCON ^ 4 ;

  008B          +1   125     sbit IE1_ = TCON ^ 3 ;

  008A          +1   126     sbit IT1 = TCON ^ 2 ;

  0089          +1   127     sbit IE0_ = TCON ^ 1 ;

  0088          +1   128     sbit IT0 = TCON ^ 0 ;

                +1   129                                 

  00CF          +1   130     sbit TF2 = T2CON ^ 7 ;

  00CE          +1   131     sbit EXF2 = T2CON ^ 6 ;

  00CD          +1   132     sbit RCLK = T2CON ^ 5 ;

  00CC          +1   133     sbit TCLK = T2CON ^ 4 ;

  00CB          +1   134     sbit EXEN2 = T2CON ^ 3 ;

  00CA          +1   135     sbit TR2 = T2CON ^ 2 ;

  00C9          +1   136     sbit C_T2 = T2CON ^ 1 ;

  00C8          +1   137     sbit CP_RL2 = T2CON ^ 0 ;

                +1   138     

                +1   139     

                +1   140     

                +1   141     

  0098          +1   142     sfr SCON = 0x98 ;

  0099          +1   143     sfr SBUF = 0x99 ;

  00B9          +1   144     sfr SADEN = 0xB9 ;

  00A9          +1   145     sfr SADDR = 0xA9 ;

                +1   146     

  009F          +1   147     sbit FE_SM0 = SCON ^ 7 ;

  009E          +1   148     sbit SM1 = SCON ^ 6 ;

  009D          +1   149     sbit SM2 = SCON ^ 5 ;

  009C          +1   150     sbit REN = SCON ^ 4 ;

  009B          +1   151     sbit TB8 = SCON ^ 3 ;

  009A          +1   152     sbit RB8 = SCON ^ 2 ;

  0099          +1   153     sbit TI = SCON ^ 1 ;

  0098          +1   154     sbit RI = SCON ^ 0 ;

                +1   155     

                +1   156     

                +1   157     

  009A          +1   158     sfr BRL = 0x9A ;

  009B          +1   159     sfr BDRCON = 0x9B ;

                +1   160     

                +1   161     

                +1   162     

  00D8          +1   163     sfr CCON = 0xD8 ;      /* Sfr ( CCON, bit addressable)*/

  00D9          +1   164     sfr CMOD = 0xD9 ;

  00E9          +1   165     sfr CL = 0xE9 ;

  00F9          +1   166     sfr CH = 0xF9 ;

  00DA          +1   167     sfr CCAPM0 = 0xDA ;

  00DB          +1   168     sfr CCAPM1 = 0xDB ;

  00DC          +1   169     sfr CCAPM2 = 0xDC ;

  00DD          +1   170     sfr CCAPM3 = 0xDD ;

  00DE          +1   171     sfr CCAPM4 = 0xDE ;

  00FA          +1   172     sfr CCAP0H = 0xFA ;

  00FB          +1   173     sfr CCAP1H = 0xFB ;

  00FC          +1   174     sfr CCAP2H = 0xFC ;

  00FD          +1   175     sfr CCAP3H = 0xFD ;

  00FE          +1   176     sfr CCAP4H = 0xFE ;

  00EA          +1   177     sfr CCAP0L = 0xEA ;

  00EB          +1   178     sfr CCAP1L = 0xEB ;

  00EC          +1   179     sfr CCAP2L = 0xEC ;

  00ED          +1   180     sfr CCAP3L = 0xED ;

  00EE          +1   181     sfr CCAP4L = 0xEE ;

                +1   182     

                +1   183                                  

  00DF          +1   184     sbit CF = CCON ^ 7 ;

  00DE          +1   185     sbit CR = CCON ^ 6 ;

  00DC          +1   186     sbit CCF4 = CCON ^ 4 ;

  00DB          +1   187     sbit CCF3 = CCON ^ 3 ;

  00DA          +1   188     sbit CCF2 = CCON ^ 2 ;

  00D9          +1   189     sbit CCF1 = CCON ^ 1 ;

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE     4

  00D8          +1   190     sbit CCF0 = CCON ^ 0 ;

                +1   191     

                +1   192     

                +1   193     

                +1   194     

  00A8          +1   195     sfr IEN0 = 0xA8 ;       /* Sfr ( IEN0,  bit addressable                 */

  00B1          +1   196     sfr IEN1 = 0xB1 ;

  00B8          +1   197     sfr IPL0 = 0xB8 ;       /* Sfr ( IPL0, bit addressable          */

  00B7          +1   198     sfr IPH0 = 0xB7 ;

  00B2          +1   199     sfr IPL1 = 0xB2 ;

  00B3          +1   200     sfr IPH1 = 0xB3 ;

                +1   201     

                +1   202                                  

  00AF          +1   203     sbit EA = IEN0 ^ 7 ;

  00AE          +1   204     sbit EC = IEN0 ^ 6 ;

  00AD          +1   205     sbit ET2 = IEN0 ^ 5 ;

  00AC          +1   206     sbit ES = IEN0 ^ 4 ;

  00AB          +1   207     sbit ET1 = IEN0 ^ 3 ;

  00AA          +1   208     sbit EX1 = IEN0 ^ 2 ;

  00A9          +1   209     sbit ET0 = IEN0 ^ 1 ;

  00A8          +1   210     sbit EX0 = IEN0 ^ 0 ;

                +1   211                                  

  00BE          +1   212     sbit PPCL = IPL0 ^ 6 ;

  00BD          +1   213     sbit PT2L = IPL0 ^ 5 ;

  00BC          +1   214     sbit PSL = IPL0 ^ 4 ;

  00BB          +1   215     sbit PTIL = IPL0 ^ 3 ;

  00BA          +1   216     sbit PXIL = IPL0 ^ 2 ;

  00B9          +1   217     sbit PT0L = IPL0 ^ 1 ;

  00B8          +1   218     sbit PX0L = IPL0 ^ 0 ;

                +1   219     

                +1   220     

                +1   221     

  00A3          +1   222     sfr PLLCON = 0xA3 ;

  00A4          +1   223     sfr PLLDIV = 0xA4 ;

                +1   224     

                +1   225     

                +1   226     

  009E          +1   227     sfr KBF = 0x9E ;

  009D          +1   228     sfr KBE = 0x9D ;

  009C          +1   229     sfr KBLS = 0x9C ;

                +1   230     

                +1   231     

                +1   232     

  0093          +1   233     sfr SSCON = 0x93 ;

  0094          +1   234     sfr SSCS = 0x94 ;

  0095          +1   235     sfr SSDAT = 0x95 ;

  0096          +1   236     sfr SSADR = 0x96 ;

                +1   237     

                +1   238     

                +1   239     

  00C3          +1   240     sfr SPCON = 0xC3 ;

  00C4          +1   241     sfr SPSTA = 0xC4 ;

  00C5          +1   242     sfr SPDAT = 0xC5 ;

                +1   243     

                +1   244     

                +1   245     

  00BC          +1   246     sfr USBCON = 0xBC ;

  00C6          +1   247     sfr USBADDR = 0xC6 ;

  00BD          +1   248     sfr USBINT = 0xBD ;

  00BE          +1   249     sfr USBIEN = 0xBE ;

  00C7          +1   250     sfr UEPNUM = 0xC7 ;

  00D4          +1   251     sfr UEPCONX = 0xD4 ;

  00CE          +1   252     sfr UEPSTAX = 0xCE ;

  00D5          +1   253     sfr UEPRST = 0xD5 ;

  00F8          +1   254     sfr UEPINT = 0xF8 ;         /* Sfr ( UEPINT, bit addressable) */

  00C2          +1   255     sfr UEPIEN = 0xC2 ;

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE     5

  00CF          +1   256     sfr UEPDATX = 0xCF ;

  00E2          +1   257     sfr UBYCTLX = 0xE2 ;

  00E3          +1   258     sfr UBYCTHX = 0xE3 ;

  00D6          +1   259     sfr UDPADDL = 0xD6 ;

  00D7          +1   260     sfr UDPADDH = 0xD7 ;

  00BA          +1   261     sfr UFNUML = 0xBA ;

  00BB          +1   262     sfr UFNUMH = 0xBB ;

                +1   263                                     

  00FE          +1   264     sbit EP6INT = UEPINT ^ 6 ;

  00FD          +1   265     sbit EP5INT = UEPINT ^ 5 ;

  00FC          +1   266     sbit EP4INT = UEPINT ^ 4 ;

  00FB          +1   267     sbit EP3INT = UEPINT ^ 3 ;

  00FA          +1   268     sbit EP2INT = UEPINT ^ 2 ;

  00F9          +1   269     sbit EP1INT = UEPINT ^ 1 ;

  00F8          +1   270     sbit EP0INT = UEPINT ^ 0 ;

                +1   271     

                +1   272     

                +1   273     

  0087          +1   274     sfr PCON = 0x87 ;

  008E          +1   275     sfr AUXR = 0x8E ;

  00A2          +1   276     sfr AUXR1 = 0xA2 ;

  008F          +1   277     sfr CKCON0 = 0x8F ;

  00AF          +1   278     sfr CKCON1 = 0xAF ;

  0085          +1   279     sfr CKSEL = 0x85 ;

  00F1          +1   280     sfr LEDCON = 0xF1 ;

  00D1          +1   281     sfr FCON = 0xD1 ;

  00D2          +1   282     sfr EECON = 0xD2 ;

                +1   283     

                +1   284     

                +1   285     

                +1   286     

                     287     

                     288     ;#include "lcd16x2.a51"

                +1   289     

                +1   290     

                +1   291     

                +1   292     

                +1   293     

                +1   294     

                +1   295     

                +1   296     

                +1   297     

                +1   298     

                +1   299     

                +1   300     

                +1   301     

                +1   302     

                +1   303     

                +1   304     

                +1   305     

  0080          +1   306     DISPLAY EQU P0

  0087          +1   307     BUSYF   EQU     P0.7                     

                +1   308     

  00A5          +1   309     RS              EQU     P2.5                     

  00A7          +1   310     E_LCD   EQU     P2.7                     

  00A6          +1   311     RW              EQU     P2.6                     

                +1   312     

                +1   313     

                +1   314     

                +1   315     

                +1   316     

                +1   317     

                +1   318     

                +1   319     

                +1   320     

                +1   321     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE     6

0000            +1   322     INIDISP:

0000 7838       +1   323             MOV     R0,#38h           

0002 7A05       +1   324             MOV     R2,#05h           

0004 111F       +1   325             CALL    ESCINST           

                +1   326             

0006 7838       +1   327                     MOV     R0,#38h           

0008 7A01       +1   328             MOV     R2,#01h           

000A 111F       +1   329             CALL    ESCINST           

                +1   330             

000C 7806       +1   331                     MOV     R0,#06h           

000E 7A01       +1   332             MOV     R2,#01h           

0010 111F       +1   333             CALL    ESCINST           

                +1   334             

0012 780C       +1   335                     MOV     R0,#0Ch           

0014 7A01       +1   336             MOV     R2,#01h           

0016 111F       +1   337             CALL    ESCINST           

                +1   338             

0018 7801       +1   339                     MOV     R0,#01h           

001A 7A02       +1   340             MOV     R2,#02h           

001C 111F       +1   341             CALL    ESCINST           

                +1   342             

001E 22         +1   343                     RET

                +1   344                     

                +1   345     

                +1   346     

                +1   347     

                +1   348     

                +1   349     

                +1   350     

                +1   351     

                +1   352     

                +1   353     

001F            +1   354     ESCINST:  

001F C2A6       +1   355                     CLR             RW                               

0021 C2A5       +1   356                     CLR     RS               

0023 D2A7       +1   357                     SETB    E_LCD            

                +1   358                     

0025 8880       +1   359                     MOV     DISPLAY, R0      

                +1   360                     

0027 C2A7       +1   361                     CLR     E_LCD            

                +1   362                     

0029 7580FF     +1   363                     MOV             DISPLAY,#0xFF    

                +1   364                     

002C D2A6       +1   365                     SETB    RW                               

002E D2A7       +1   366                     SETB    E_LCD            

                +1   367     

0030 2087FD     +1   368                     JB              BUSYF, $                 

                +1   369                     

0033 C2A7       +1   370                     CLR     E_LCD            

                +1   371             

0035 22         +1   372                     RET

                +1   373                     

                +1   374     

                +1   375     

                +1   376     

                +1   377     

                +1   378     

                +1   379     

                +1   380     

                +1   381     

0036            +1   382     GOTOXY: 

0036 C0E0       +1   383                     PUSH    ACC

                +1   384             

0038 7480       +1   385                     MOV     A, #80h

003A B80102     +1   386             CJNE    R0, #01h, GT1       

                +1   387             

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE     7

003D 74C0       +1   388                     MOV     A, #0C0h

                +1   389                     

003F 49         +1   390     GT1:    ORL     A, R1              

0040 F8         +1   391             MOV     R0, A

0041 7A01       +1   392             MOV     R2, #01h           

                +1   393             

0043 111F       +1   394                     CALL    ESCINST            

                +1   395             

0045 D0E0       +1   396                     POP     ACC

                +1   397             

0047 22         +1   398                     RET

                +1   399             

                +1   400     

                +1   401     

                +1   402     

                +1   403     

                +1   404     

                +1   405     

                +1   406     

                +1   407     

0048            +1   408     CLR1L:    

0048 C0E0       +1   409             PUSH   ACC

                +1   410             

004A 7800       +1   411                     MOV    R0, #00h               

004C 7900       +1   412             MOV    R1, #00h

                +1   413             

004E 1136       +1   414                     CALL   GOTOXY

                +1   415             

0050 7910       +1   416                     MOV    R1, #16              

                +1   417     

0052 7420       +1   418     CLR1L1: MOV    A,#' '               

                +1   419             

0054 117A       +1   420                     CALL   ESCDADO

                +1   421             

0056 D9FA       +1   422                     DJNZ   R1, CLR1L1

0058 7800       +1   423             MOV    R0, #00               

005A 7900       +1   424             MOV    R1, #00

                +1   425             

005C 1136       +1   426                     CALL   GOTOXY

                +1   427             

005E D0E0       +1   428                     POP    ACC

                +1   429             

0060 22         +1   430                     RET

                +1   431                     

                +1   432     

                +1   433     

                +1   434     

                +1   435     

                +1   436     

                +1   437     

                +1   438     

                +1   439     

0061            +1   440     CLR2L:    

0061 C0E0       +1   441             PUSH   ACC

                +1   442             

0063 7801       +1   443                     MOV    R0,#01               

0065 7900       +1   444             MOV    R1,#00

                +1   445             

0067 1136       +1   446                     CALL   GOTOXY

                +1   447             

0069 7910       +1   448                     MOV    R1,#16               

                +1   449     

006B 7420       +1   450     CLR2L1: MOV    A,#' '               

                +1   451             

006D 117A       +1   452                     CALL   ESCDADO

                +1   453             

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE     8

006F D9FA       +1   454                     DJNZ   R1,CLR2L1

0071 7801       +1   455             MOV    R0,#01               

0073 7900       +1   456             MOV    R1,#00

                +1   457             

0075 1136       +1   458                     CALL   GOTOXY

                +1   459             

0077 D0E0       +1   460                     POP    ACC

                +1   461             

0079 22         +1   462                     RET

                +1   463                

                +1   464     

                +1   465     

                +1   466     

                +1   467     

                +1   468     

                +1   469     

                +1   470     

007A            +1   471     ESCDADO:  

007A C2A6       +1   472                     CLR             RW                               

007C D2A5       +1   473             SETB    RS               

007E D2A7       +1   474             SETB    E_LCD            

                +1   475                     

0080 F580       +1   476             MOV     DISPLAY, A       

                +1   477             

0082 C2A7       +1   478                     CLR     E_LCD            

                +1   479                     

0084 7580FF     +1   480                     MOV             DISPLAY,#0xFF    

                +1   481                     

0087 D2A6       +1   482                     SETB    RW                               

0089 C2A5       +1   483                     CLR             RS                               

008B D2A7       +1   484                     SETB    E_LCD            

                +1   485     

008D 2087FD     +1   486                     JB              BUSYF, $                 

                +1   487     

0090 C2A7       +1   488                     CLR     E_LCD            

                +1   489     

0092 22         +1   490             RET

                +1   491                     

                +1   492     

                +1   493     

                +1   494     

                +1   495     

                +1   496     

                +1   497     

                +1   498     

                +1   499     

                +1   500     

0093            +1   501     MSTRING:  

0093 C0E0       +1   502                     PUSH    ACC

                +1   503                     

0095 E4         +1   504                     CLR     A

                +1   505                       

0096 93         +1   506             MOVC    A, @A+DPTR       

                +1   507               

0097 6006       +1   508                     JZ      MSTR1

                +1   509               

0099 12007A     +1   510                     LCALL   ESCDADO         

                +1   511               

009C A3         +1   512                     INC     DPTR

                +1   513               

009D 80F4       +1   514                     SJMP    MSTRING

                +1   515                       

009F            +1   516     MSTR1:  

009F D0E0       +1   517                     POP             ACC

                +1   518                     

00A1 22         +1   519                     RET

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE     9

                +1   520                

                +1   521     

                +1   522     

                +1   523     

                +1   524     

                +1   525     

                +1   526     

                +1   527     

                +1   528     

                +1   529     

00A2            +1   530     MSTRINGX: 

00A2 E0         +1   531                     MOVX    A, @DPTR         

                +1   532               

00A3 6006       +1   533                     JZ      MSTR21

                +1   534               

00A5 12007A     +1   535                     LCALL   ESCDADO         

                +1   536               

00A8 A3         +1   537                     INC     DPTR

                +1   538               

00A9 80F7       +1   539                     SJMP    MSTRINGX

                +1   540     

00AB            +1   541     MSTR21:   

00AB 22         +1   542                     RET

                +1   543     

                +1   544     

                +1   545     

                +1   546     

                +1   547     

                +1   548     

                +1   549     

                +1   550     

                +1   551     

                +1   552     

00AC            +1   553     ESC_STR1: 

                +1   554                       

00AC 7800       +1   555                       MOV    R0, #00         

00AE 7900       +1   556               MOV    R1, #00

00B0 8004       +1   557                       JMP    ESC_S

                +1   558               

                +1   559     

                +1   560     

                +1   561     

                +1   562     

                +1   563     

                +1   564     

                +1   565     

                +1   566     

                +1   567     

00B2            +1   568     ESC_STR2: 

                +1   569                       

00B2 7801       +1   570                       MOV    R0,#01         

00B4 7900       +1   571               MOV    R1,#00

                +1   572                       

00B6 120036     +1   573     ESC_S:    LCALL  GOTOXY          

                +1   574               

00B9 120093     +1   575                       LCALL  MSTRING

                +1   576               

00BC 22         +1   577                       RET

                +1   578     

                +1   579     

                +1   580     

                +1   581     

                +1   582     

                +1   583     

                +1   584     

                +1   585     ; DESTROI: R0,R2                                                                        //

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    10

                +1   586     

00BD            +1   587     CUR_ON:   

00BD 780F       +1   588                       MOV    R0,#0Fh               

00BF 8002       +1   589               SJMP   CUR1

                +1   590                       

00C1            +1   591     CUR_OFF:  

00C1 780C       +1   592                       MOV    R0,#0Ch               

                +1   593                       

00C3 7A01       +1   594     CUR1:     MOV    R2,#01

                +1   595               

00C5 111F       +1   596                       CALL   ESCINST               

                +1   597               

00C7 22         +1   598                       RET

                +1   599                       

                +1   600     

                +1   601     

                +1   602     

                +1   603     

                +1   604     

                +1   605     

                +1   606     

00C8            +1   607     ESCREVE_ASTERISCO:

00C8 C0E0       +1   608                     PUSH    ACC

                +1   609                     

00CA 742A       +1   610                     MOV     A, #2Ah  

00CC 117A       +1   611                     CALL    ESCDADO

                +1   612             

00CE D0E0       +1   613                     POP             ACC

                +1   614             

00D0 22         +1   615                     RET

                     616     

                     617     ;#include "display_7_segmentos.a51"

                +1   618     

                +1   619     

                +1   620     

                +1   621     

                +1   622     

                +1   623     

                +1   624     

                +1   625     

                +1   626     

                +1   627     

                +1   628     

                +1   629     

                +1   630     

                +1   631     

                +1   632     

                +1   633     

                +1   634     

                +1   635     

                +1   636     

  0080          +1   637     PORT_DISPLAY                            EQU     P0

  0090          +1   638     DISPLAY_UNIDADE                         EQU P1.0

  0091          +1   639     DISPLAY_DEZENA                          EQU P1.1

  0092          +1   640     DISPLAY_CENTENA                         EQU     P1.2

                +1   641             

  00FF          +1   642     QTD_DIGITOS                                     EQU 0FFh

                +1   643             

                +1   644     

                +1   645     

                +1   646     

                +1   647     

00D1            +1   648     TAB7SEG:

00D1 3F065B4F   +1   649             DB 3Fh, 06h, 5Bh, 4Fh, 66h, 6Dh, 7Dh, 07h, 7Fh, 6Fh, 77h, 7Ch, 39h, 5Eh, 79h, 71h

00D5 666D7D07                
00D9 7F6F777C                
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    11

00DD 395E7971                
                +1   650                     

                +1   651     

                +1   652     

                +1   653     

                +1   654     

                +1   655     

                +1   656     

                +1   657     

00E1            +1   658     MOSTRA_DIGITO_DISPLAY:

00E1 C083       +1   659                     PUSH    DPH

00E3 C082       +1   660                     PUSH    DPL

                +1   661     

00E5 9000D1     +1   662                     MOV     DPTR, #TAB7SEG   

                +1   663                     

00E8 93         +1   664                     MOVC    A, @A + DPTR     

00E9 F4         +1   665             CPL     A                

00EA F580       +1   666                     MOV     PORT_DISPLAY, A  

                +1   667                     

00EC D082       +1   668                     POP     DPL

00EE D083       +1   669                     POP     DPH

                +1   670                     

00F0 22         +1   671                     RET

                +1   672                     

                +1   673     

                +1   674     

                +1   675     

                +1   676     

                +1   677     

                +1   678     

                +1   679     

                +1   680     

                +1   681     

                +1   682     

                +1   683     

                +1   684     

                +1   685     

                +1   686     

                +1   687     

00F1            +1   688     BINARIO_BCD:

00F1 C0E0       +1   689                     PUSH    ACC

00F3 C0F0       +1   690                     PUSH    B

                +1   691     

00F5 C290       +1   692                     CLR             DISPLAY_UNIDADE

00F7 C291       +1   693                     CLR             DISPLAY_DEZENA

00F9 C292       +1   694                     CLR             DISPLAY_CENTENA

                +1   695                     

                +1   696                     

00FB E9         +1   697                     MOV             A, R1

00FC FB         +1   698                     MOV             R3, A

                +1   699     

00FD            +1   700     CONTINUA_BINARIO_BCD:

00FD E8         +1   701                     MOV     A, R0

00FE 75F064     +1   702                     MOV     B, #100d  

                +1   703                     

0101 84         +1   704                     DIV     AB

0102 D290       +1   705                     SETB    DISPLAY_UNIDADE

0104 11E1       +1   706                     ACALL   MOSTRA_DIGITO_DISPLAY

                +1   707                     

0106 7801       +1   708                     MOV             R0,     #01h

0108 120149     +1   709                     LCALL   TIMER_DELAY_1_MS

                +1   710                     

010B E5F0       +1   711                     MOV     A, B

010D 75F00A     +1   712                     MOV     B, #10d

                +1   713                     

0110 84         +1   714                     DIV     AB

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    12

0111 C290       +1   715                     CLR     DISPLAY_UNIDADE

0113 D291       +1   716                     SETB    DISPLAY_DEZENA

0115 11E1       +1   717                     ACALL   MOSTRA_DIGITO_DISPLAY

                +1   718                     

0117 7801       +1   719                     MOV             R0,     #01h

0119 120149     +1   720                     LCALL   TIMER_DELAY_1_MS

                +1   721                     

011C E5F0       +1   722                     MOV     A, B

                +1   723                     

011E C291       +1   724                     CLR     DISPLAY_DEZENA

0120 D292       +1   725                     SETB    DISPLAY_CENTENA

0122 11E1       +1   726                     ACALL   MOSTRA_DIGITO_DISPLAY

                +1   727                     

0124 7801       +1   728                     MOV             R0,     #01h

0126 120149     +1   729                     LCALL   TIMER_DELAY_1_MS

                +1   730                     

0129 C292       +1   731                     CLR             DISPLAY_CENTENA

                +1   732                     

                +1   733                     

012B D9D0       +1   734                     DJNZ    R1, CONTINUA_BINARIO_BCD

                +1   735                     

012D EB         +1   736                     MOV             A, R3

012E F9         +1   737                     MOV             R1, A

                +1   738                     

012F DACC       +1   739                     DJNZ    R2, CONTINUA_BINARIO_BCD  

                +1   740                     

0131 D0F0       +1   741                     POP     B

0133 D0E0       +1   742                     POP             ACC

                +1   743                     

0135 22         +1   744                     RET

                     745     

                     746     ;#include "timer.a51"

                +1   747     

                +1   748     

                +1   749     

                +1   750     

                +1   751     

                +1   752     

                +1   753     

                +1   754     

                +1   755     

                +1   756     

                +1   757     

                +1   758     

                +1   759     

                +1   760     

                +1   761     

                +1   762     

                +1   763     

                +1   764     

                +1   765     

                +1   766     

                +1   767     

                +1   768     

                +1   769     

                +1   770     

0136            +1   771     TIMER_CONFIGURA_TIMER_SEM_INT:

0136 8F89       +1   772                     MOV     TMOD, R7  

                +1   773                     

0138 313B       +1   774                     ACALL   SETA_VALORES_TIMER_SEM_INT

                +1   775                     

013A 22         +1   776                     RET

                +1   777                     

                +1   778     

                +1   779     

                +1   780     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    13

                +1   781     

                +1   782     

                +1   783     

                +1   784     

                +1   785     

                +1   786     

                +1   787     

013B            +1   788     SETA_VALORES_TIMER_SEM_INT:

013B 8E8D       +1   789                     MOV     TH1, R6

013D 8D8B       +1   790                     MOV     TL1, R5

013F 8C8C       +1   791                     MOV     TH0, R4

0141 8B8A       +1   792                     MOV     TL0, R3

                +1   793                     

0143 22         +1   794                     RET

                +1   795     

                +1   796     

                +1   797     

                +1   798     

                +1   799     

                +1   800     

                +1   801     

                +1   802     

0144            +1   803     TIMER_DELAY_10_US: 

0144 7E02       +1   804                     MOV     R6, #02d     

0146 DEFE       +1   805                     DJNZ    R6, $

                +1   806                     

0148 22         +1   807                     RET

                +1   808                     

                +1   809     

                +1   810     

                +1   811     

                +1   812     

                +1   813     

                +1   814     

                +1   815     

                +1   816     

                +1   817     

                +1   818     

0149            +1   819     TIMER_DELAY_1_MS:

                +1   820                     

0149 7F01       +1   821                     MOV             R7, #00000001b

014B 7E00       +1   822                     MOV             R6, #00h

014D 7D00       +1   823                     MOV             R5, #00h

014F 7CF8       +1   824                     MOV     R4, #HIGH(65535 - 1984)

0151 7B3F       +1   825                     MOV     R3, #LOW(65535 - 1984)

0153 3136       +1   826                     ACALL   TIMER_CONFIGURA_TIMER_SEM_INT

                +1   827     

0155            +1   828     CONTINUA_TIMER_1_MS:

0155 C28D       +1   829                     CLR     TF0

0157 D28C       +1   830                     SETB    TR0

                +1   831             

0159 308DFD     +1   832                     JNB     TF0, $

                +1   833                             

015C 313B       +1   834                     ACALL   SETA_VALORES_TIMER_SEM_INT

                +1   835                     

015E C28D       +1   836                     CLR     TF0

0160 C28C       +1   837                     CLR     TR0

                +1   838             

0162 D8F1       +1   839                     DJNZ    R0, CONTINUA_TIMER_1_MS

                +1   840             

0164 22         +1   841                     RET

                +1   842     

                +1   843     

                +1   844     

                +1   845     

                +1   846     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    14

                +1   847     

                +1   848     

                +1   849     

0165            +1   850     TIMER_DELAY_200_MS:

0165 78C8       +1   851                     MOV             R0, #0C8h 

                +1   852     

0167 3149       +1   853                     ACALL   TIMER_DELAY_1_MS

                +1   854                     

0169 D9FA       +1   855                     DJNZ    R1, TIMER_DELAY_200_MS

                +1   856             

016B 22         +1   857                     RET

                +1   858             

                +1   859     

                +1   860     

                +1   861     

                +1   862     

                +1   863     

                +1   864     

                +1   865     

016C            +1   866     TIMER_DELAY_1_S:

016C 7905       +1   867                     MOV             R1, #05h

016E 3165       +1   868                     ACALL   TIMER_DELAY_200_MS

                +1   869                     

0170 DAFA       +1   870                     DJNZ    R2, TIMER_DELAY_1_S

                +1   871             

0172 22         +1   872                     RET

                +1   873                     

                +1   874     

                +1   875     

                +1   876     

                +1   877     

                +1   878     

                +1   879     

                +1   880     

                +1   881     

                +1   882     

                +1   883     

                +1   884     

                +1   885     

0173            +1   886     TIMER_DELAY:

0173 C0E0       +1   887                     PUSH    ACC

0175 C0F0       +1   888                     PUSH    B

                +1   889     

0177 BA0013     +1   890                     CJNE    R2, #00h, CHAMA_TIMER_1_S

                +1   891     

017A            +1   892     VERIFICA_R1:

017A B90009     +1   893                     CJNE    R1, #00h, CHAMA_TIMER_200_MS

                +1   894                     

017D            +1   895     VERIFICA_R0:

017D B80002     +1   896                     CJNE    R0, #00h, CHAMA_TIMER_1_MS

                +1   897                     

0180 2197       +1   898                     AJMP    FINALIZA_TIMER_DELAY

                +1   899                     

0182            +1   900     CHAMA_TIMER_1_MS:

0182 3149       +1   901                     ACALL   TIMER_DELAY_1_MS

0184 2197       +1   902                     AJMP    FINALIZA_TIMER_DELAY

                +1   903     

0186            +1   904     CHAMA_TIMER_200_MS:

0186 EE         +1   905                     MOV             A, R6

0187 E8         +1   906                     MOV             A, R0

                +1   907                     

0188 3165       +1   908                     ACALL   TIMER_DELAY_200_MS

                +1   909                     

018A F8         +1   910                     MOV             R0, A

                +1   911                     

018B 217D       +1   912                     AJMP    VERIFICA_R0

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    15

                +1   913                     

018D            +1   914     CHAMA_TIMER_1_S:

018D E8         +1   915                     MOV             A, R0

018E 89F0       +1   916                     MOV             B, R1

                +1   917     

0190 316C       +1   918                     ACALL   TIMER_DELAY_1_S

                +1   919                     

0192 F8         +1   920                     MOV             R0, A

0193 A9F0       +1   921                     MOV             R1, B

                +1   922                     

0195 217A       +1   923                     AJMP    VERIFICA_R1

                +1   924     

0197            +1   925     FINALIZA_TIMER_DELAY:

0197 D0F0       +1   926                     POP             B

0199 D0E0       +1   927                     POP     ACC

                +1   928                     

019B 22         +1   929                     RET

                     930     

                     931     ;#include "teclado_matricial_4x4.a51"

                +1   932     

                +1   933     

                +1   934     

                +1   935     

                +1   936     

                +1   937     

                +1   938     

                +1   939     

                +1   940     

                +1   941     

                +1   942     

  0090          +1   943     TECLADO         EQU     P1

                +1   944             

                +1   945     

  0090          +1   946     COL1            EQU P1.0

  0091          +1   947     COL2            EQU P1.1

  0092          +1   948     COL3            EQU P1.2

  0093          +1   949     COL4            EQU P1.3

                +1   950             

  0094          +1   951     LIN1            EQU P1.4

  0095          +1   952     LIN2            EQU P1.5

  0096          +1   953     LIN3            EQU P1.6

  0097          +1   954     LIN4            EQU P1.7

                +1   955     

                +1   956     

                +1   957     

                +1   958     

                +1   959     

                +1   960     

                +1   961     

                +1   962     

019C            +1   963     PRESS_ENT:

019C 75907F     +1   964                     MOV             TECLADO, #01111111b              

                +1   965                     

019F            +1   966     VARRE_ENT:

019F 309302     +1   967                     JNB     COL4, CONTINUA_PROG      

                +1   968                     

01A2 80FB       +1   969                     JMP     VARRE_ENT

01A4            +1   970     CONTINUA_PROG:

01A4 22         +1   971                     RET

                +1   972                     

                +1   973     

                +1   974     

                +1   975     

                +1   976     

                +1   977     

                +1   978     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    16

                +1   979     

01A5            +1   980     VARREDURA_TECLADO:

01A5 C294       +1   981                     CLR     LIN1

01A7 D295       +1   982                     SETB    LIN2

01A9 D296       +1   983                     SETB    LIN3

01AB D297       +1   984                     SETB    LIN4

                +1   985                     

01AD 309129     +1   986                     JNB     COL2, DIGITO1

01B0 30922A     +1   987                     JNB     COL3, DIGITO2

01B3 30932B     +1   988                     JNB     COL4, DIGITO3

                +1   989                     

01B6 C295       +1   990                     CLR     LIN2

01B8 D294       +1   991                     SETB    LIN1

                +1   992                     

01BA 309128     +1   993                     JNB     COL2, DIGITO4

01BD 309229     +1   994                     JNB     COL3, DIGITO5

01C0 30932A     +1   995                     JNB     COL4, DIGITO6

                +1   996                     

01C3 C296       +1   997                     CLR     LIN3

01C5 D295       +1   998                     SETB    LIN2

                +1   999                     

01C7 309127     +1  1000                     JNB     COL2, DIGITO7

01CA 309228     +1  1001                     JNB     COL3, DIGITO8

01CD 309329     +1  1002                     JNB     COL4, DIGITO9

                +1  1003                     

01D0 C297       +1  1004                     CLR     LIN4

01D2 D296       +1  1005                     SETB    LIN3

                +1  1006                     

                +1  1007                     

01D4 309226     +1  1008                     JNB     COL3, DIGITO0

                +1  1009                     

                +1  1010                     

01D7 80CC       +1  1011                     JMP     VARREDURA_TECLADO

                +1  1012                     

                +1  1013     

                +1  1014     

                +1  1015     

                +1  1016     

                +1  1017     

                +1  1018     

                +1  1019     

                +1  1020     

01D9            +1  1021     DIGITO1: 

01D9 7401       +1  1022                     MOV A, #1h

01DB 4101       +1  1023                     AJMP GRAVA_DIGITO

01DD            +1  1024     DIGITO2:

01DD 7402       +1  1025                     MOV A, #2h

01DF 4101       +1  1026                     AJMP GRAVA_DIGITO

01E1            +1  1027     DIGITO3: 

01E1 7403       +1  1028                     MOV A, #3h

01E3 4101       +1  1029                     AJMP GRAVA_DIGITO

01E5            +1  1030     DIGITO4:

01E5 7404       +1  1031                     MOV A, #4h

01E7 4101       +1  1032                     AJMP GRAVA_DIGITO

01E9            +1  1033     DIGITO5:

01E9 7405       +1  1034                     MOV A, #5h

01EB 4101       +1  1035                     AJMP GRAVA_DIGITO

01ED            +1  1036     DIGITO6:

01ED 7406       +1  1037                     MOV A, #6h

01EF 4101       +1  1038                     AJMP GRAVA_DIGITO

01F1            +1  1039     DIGITO7:

01F1 7407       +1  1040                     MOV A, #7h

01F3 4101       +1  1041                     AJMP GRAVA_DIGITO

01F5            +1  1042     DIGITO8:

01F5 7408       +1  1043                     MOV A, #8h

01F7 4101       +1  1044                     AJMP GRAVA_DIGITO

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    17

01F9            +1  1045     DIGITO9:

01F9 7409       +1  1046                     MOV A, #9h

01FB 4101       +1  1047                     AJMP GRAVA_DIGITO

01FD            +1  1048     DIGITO0:

01FD 7400       +1  1049                     MOV A, #0h

01FF 4101       +1  1050                     AJMP GRAVA_DIGITO

                +1  1051                      

0201            +1  1052     GRAVA_DIGITO:

0201 F7         +1  1053                     MOV @R1, A

                +1  1054             

0202 22         +1  1055                     RET

                    1056     

                    1057     ;#include "motor_de_passos.a51"

                +1  1058     

                +1  1059     

                +1  1060     

                +1  1061     

                +1  1062     

                +1  1063     

                +1  1064     

                +1  1065     

                +1  1066     

                +1  1067     

                +1  1068     

                +1  1069     

                +1  1070     

  00B1          +1  1071     ESTADO_UM               EQU P3.1

  00B2          +1  1072     ESTADO_DOIS     EQU P3.2

  00B3          +1  1073     ESTADO_TRES     EQU P3.3

  00B4          +1  1074     ESTADO_QUATRO   EQU P3.4

                +1  1075     

                +1  1076     

                +1  1077     

                +1  1078     

                +1  1079     

                +1  1080     

                +1  1081     

                +1  1082     

                +1  1083     

                +1  1084     

                +1  1085     

                +1  1086     

0203            +1  1087     INICIA_MOTOR_DE_PASSOS:

0203 D2B1       +1  1088                     SETB    ESTADO_UM

0205 C2B2       +1  1089                     CLR             ESTADO_DOIS

0207 C2B3       +1  1090                     CLR             ESTADO_TRES

0209 C2B4       +1  1091                     CLR             ESTADO_QUATRO

                +1  1092                     

020B 3173       +1  1093                     ACALL   TIMER_DELAY

                +1  1094                     

020D C2B1       +1  1095                     CLR             ESTADO_UM

020F D2B2       +1  1096                     SETB    ESTADO_DOIS

                +1  1097                     

0211 3173       +1  1098                     ACALL   TIMER_DELAY

                +1  1099                     

0213 C2B2       +1  1100                     CLR             ESTADO_DOIS

0215 D2B3       +1  1101                     SETB    ESTADO_TRES

                +1  1102                     

0217 3173       +1  1103                     ACALL   TIMER_DELAY

                +1  1104                     

0219 C2B3       +1  1105                     CLR             ESTADO_TRES

021B D2B4       +1  1106                     SETB    ESTADO_QUATRO

                +1  1107                     

021D 3173       +1  1108                     ACALL   TIMER_DELAY

                +1  1109                     

021F DBE2       +1  1110                     DJNZ    R3, INICIA_MOTOR_DE_PASSOS

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    18

                +1  1111                     

0221 22         +1  1112                     RET

                +1  1113     

                +1  1114     

                +1  1115     

                +1  1116     

                +1  1117     

                +1  1118     

                +1  1119     

                +1  1120     

                +1  1121     

                +1  1122     

                +1  1123     

                +1  1124     

0222            +1  1125     RETORNA_MOTOR_DE_PASSOS:

0222 C2B1       +1  1126                     CLR             ESTADO_UM

0224 C2B2       +1  1127                     CLR             ESTADO_DOIS

0226 C2B3       +1  1128                     CLR             ESTADO_TRES

0228 D2B4       +1  1129                     SETB    ESTADO_QUATRO

                +1  1130                     

022A 3173       +1  1131                     ACALL   TIMER_DELAY

                +1  1132                     

022C D2B3       +1  1133                     SETB    ESTADO_TRES

022E C2B4       +1  1134                     CLR             ESTADO_QUATRO

                +1  1135                     

0230 3173       +1  1136                     ACALL   TIMER_DELAY

                +1  1137                     

0232 D2B2       +1  1138                     SETB    ESTADO_DOIS

0234 C2B3       +1  1139                     CLR             ESTADO_TRES

                +1  1140                     

0236 3173       +1  1141                     ACALL   TIMER_DELAY

                +1  1142                     

0238 D2B1       +1  1143                     SETB    ESTADO_UM

023A C2B2       +1  1144                     CLR             ESTADO_DOIS

                +1  1145                     

023C 3173       +1  1146                     ACALL   TIMER_DELAY

                +1  1147                     

023E DBE2       +1  1148                     DJNZ    R3, RETORNA_MOTOR_DE_PASSOS

                +1  1149     

0240 22         +1  1150                     RET

                    1151     

                    1152     ;#include "serial.a51"

                +1  1153     

                +1  1154     

                +1  1155     

                +1  1156     

                +1  1157     

                +1  1158     

                +1  1159     

                +1  1160     

                +1  1161             

                +1  1162     

                +1  1163     

                +1  1164     

                +1  1165     

                +1  1166     

                +1  1167     

                +1  1168     

                +1  1169     

                +1  1170     

                +1  1171     

                +1  1172     

0241            +1  1173     CONFIGURA_SERIAL:

0241 8887       +1  1174                     MOV     PCON, R0

0243 8998       +1  1175                     MOV     SCON, R1

                +1  1176                     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    19

0245 C298       +1  1177                     CLR             RI

0247 C299       +1  1178                     CLR             TI

                +1  1179     

0249 22         +1  1180                     RET

                +1  1181             

                +1  1182     

                +1  1183     

                +1  1184     

                +1  1185     

                +1  1186     

                +1  1187     

                +1  1188     

                +1  1189     

                +1  1190     

                +1  1191     

024A            +1  1192     CONFIGURA_BAUD_RATE:

024A 8889       +1  1193                     MOV     TMOD, R0  

024C 888D       +1  1194                     MOV     TH1, R0   

                +1  1195                     

024E D28E       +1  1196                     SETB    TR1

                +1  1197     

0250 22         +1  1198                     RET

                +1  1199                     

                +1  1200     

                +1  1201     

                +1  1202     

                +1  1203     

                +1  1204     

                +1  1205     

                +1  1206     

0251            +1  1207     RECEBE_DADO:

0251 3098FD     +1  1208                     JNB             RI, $

                +1  1209                     

0254 C298       +1  1210                     CLR             RI

                +1  1211                     

0256 E599       +1  1212                     MOV             A, SBUF

                +1  1213     

0258 22         +1  1214                     RET

                +1  1215     

                +1  1216     

                +1  1217     

                +1  1218     

                +1  1219     

                +1  1220     

                +1  1221     

                +1  1222     

0259            +1  1223     ENVIA_DADO:

0259 F599       +1  1224                     MOV             SBUF, A

                +1  1225                     

025B 3099FD     +1  1226                     JNB             TI, $

                +1  1227                     

025E C299       +1  1228                     CLR             TI

                +1  1229                     

0260 22         +1  1230                     RET

                +1  1231     

                +1  1232     

                +1  1233     

                +1  1234     

                +1  1235     

                +1  1236     

                +1  1237     

                +1  1238     

0261            +1  1239     ENVIA_OK:

0261 C0E0       +1  1240                     PUSH    ACC

                +1  1241     

0263 C299       +1  1242                     CLR     TI

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    20

                +1  1243                     

0265 744F       +1  1244                     MOV     A, #'O'

0267 F599       +1  1245                     MOV             SBUF, A

                +1  1246                     

0269 3099FD     +1  1247                     JNB             TI, $

                +1  1248                     

026C C299       +1  1249                     CLR             TI      

                +1  1250                     

026E 744B       +1  1251                     MOV     A, #'K'

0270 F599       +1  1252                     MOV     SBUF, A

                +1  1253                     

0272 3099FD     +1  1254                     JNB     TI, $

                +1  1255                     

0275 C299       +1  1256                     CLR             TI

                +1  1257                     

0277 D0E0       +1  1258                     POP             ACC

                +1  1259                     

0279 22         +1  1260                     RET

                    1261     

                    1262     ;#include "pwm_com_timer.a51"

                +1  1263     

                +1  1264     

                +1  1265     

                +1  1266     

                +1  1267     

                +1  1268     

                +1  1269     

                +1  1270     

                +1  1271             

  0090          +1  1272     PWM_PORT                        EQU     P1

  0090          +1  1273     PWM_PIN_0                       EQU P1.0

  0091          +1  1274     PWM_PIN_1                       EQU P1.1

  0092          +1  1275     PWM_PIN_2                       EQU P1.2

                +1  1276             

  0000          +1  1277     PWM_FLAG                        EQU 0    

                +1  1278     

  00FE          +1  1279     WAVE_FORM_SINE          EQU 0FEh

  00FD          +1  1280     WAVE_FORM_SQUARE        EQU 0FDh

                +1  1281     

  00FC          +1  1282     WAVE_FORM                       EQU 0FCh         

  00FB          +1  1283     PWM_DUTY_CYCLE          EQU 0FBh  

  00FA          +1  1284     PWM_COUNTER                     EQU 0FAh

                +1  1285     

                +1  1286     

  00F9          +1  1287     PWM_PERIODO_LSB         EQU 0F9h

  00F8          +1  1288     PWM_PERIODO_MED         EQU 0F8h        

  00F7          +1  1289     PWM_PERIODO_MSB         EQU 0F7h

  00F6          +1  1290     PWM_QTDADE_PERIODOS     EQU 0F6h

                +1  1291     

                +1  1292     

                +1  1293     

                +1  1294     

0A50            +1  1295     org 0A50h

0A50            +1  1296     SINE_WAVE_25_SAMPLES:

0A50 7FA0BFD9   +1  1297             DB 127, 160, 191, 217, 237, 250, 255, 250, 237, 217, 191, 160, 127, 94, 63, 37, 17,
                              4, 0, 4, 17, 37, 63, 94, 127

0A54 EDFAFFFA                
0A58 EDD9BFA0                
0A5C 7F5E3F25                
0A60 11040004                
0A64 11253F5E                
0A68 7F                      
0A69            +1  1298     SINE_WAVE_37_SAMPLES:

0A69 8096ACC0   +1  1299             DB 128, 150, 172, 192, 210, 226, 239, 248, 254, 255, 254, 248, 239, 226, 210, 192, 
                             172, 150, 128, 106, 84, 64, 46, 30, 17, 8, 2, 0, 2, 8, 17, 30, 46, 64, 84, 106, 128

0A6D D2E2EFF8                
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    21

0A71 FEFFFEF8                
0A75 EFE2D2C0                
0A79 AC96806A                
0A7D 54402E1E                
0A81 11080200                
0A85 0208111E                
0A89 2E40546A                
0A8D 80                      
0A8E            +1  1300     SINE_WAVE_71_SAMPLES:

0A8E 808B96A1   +1  1301             DB 128, 139, 150, 161, 172, 182, 192, 201, 210, 218, 226, 233, 239, 245, 248, 253, 
                             254, 255, 254, 253, 248, 245, 239, 233, 226, 218, 210, 201, 192, 182, 172, 161, 150, 139, 1
                             28, 117, 106, 95, 84, 74, 64, 55, 46, 38, 30, 24, 17, 13, 8, 5, 2, 1, 0, 1, 2, 5, 8, 13, 17
                             , 24, 30, 38, 46, 55, 64, 74, 84, 95, 106, 117, 128

0A92 ACB6C0C9                
0A96 D2DAE2E9                
0A9A EFF5F8FD                
0A9E FEFFFEFD                
0AA2 F8F5EFE9                
0AA6 E2DAD2C9                
0AAA C0B6ACA1                
0AAE 968B8075                
0AB2 6A5F544A                
0AB6 40372E26                
0ABA 1E18110D                
0ABE 08050201                
0AC2 00010205                
0AC6 080D1118                
0ACA 1E262E37                
0ACE 404A545F                
0AD2 6A7580                  
                +1  1302     

                +1  1303     

                +1  1304     

                +1  1305     

                +1  1306     

                +1  1307     

                +1  1308     

                +1  1309     

                +1  1310     

                +1  1311     

                +1  1312     

                +1  1313     

                +1  1314     

                +1  1315     

                +1  1316     

                +1  1317     

                +1  1318     

                +1  1319     

                +1  1320     

                +1  1321     

                +1  1322     

                +1  1323     

                +1  1324     

                +1  1325     

                +1  1326     

                +1  1327     

0AD5            +1  1328     PWM_SQUARE_WAVE_SETUP_AND_START:

0AD5 ED         +1  1329                     MOV             A, R5

                +1  1330                     

0AD6 7F01       +1  1331                     MOV             R7, #00000001b

0AD8 7E2F       +1  1332                     MOV     R6, #HIGH(65535 - 53330)

0ADA 7DAD       +1  1333                     MOV     R5, #LOW(65535 - 53330)

0ADC 120136     +1  1334                     LCALL   TIMER_CONFIGURA_TIMER_SEM_INT

                +1  1335                     

0ADF FD         +1  1336                     MOV             R5, A

                +1  1337                     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    22

0AE0 89FB       +1  1338                     MOV     PWM_DUTY_CYCLE, R1

                +1  1339             

0AE2 120AF6     +1  1340                     LCALL   PWM_SQUARE_WAVE_CONFIG_PERIOD

                +1  1341             

0AE5 D28C       +1  1342                     SETB    TR0

                +1  1343     

0AE7            +1  1344     CONTINUA_PWM:

0AE7 120B0E     +1  1345                     LCALL   PWM_SQUARE_WAVE

                +1  1346                     

0AEA E5FA       +1  1347                     MOV     A, PWM_COUNTER

0AEC B5F6F8     +1  1348                     CJNE    A, PWM_QTDADE_PERIODOS, CONTINUA_PWM

                +1  1349     

0AEF            +1  1350     PWM_PARAR:

0AEF 120B0B     +1  1351                     LCALL   PWM_STOP

                +1  1352                     

0AF2 75FA00     +1  1353                     MOV             PWM_COUNTER, #00h

                +1  1354                     

0AF5 22         +1  1355                     RET

                +1  1356     

                +1  1357     

                +1  1358     

                +1  1359     

                +1  1360     

                +1  1361     

                +1  1362     

                +1  1363     

                +1  1364     

                +1  1365     

                +1  1366     

0AF6            +1  1367     PWM_SQUARE_WAVE_CONFIG_PERIOD:

0AF6 8AF7       +1  1368                     MOV             PWM_PERIODO_MSB, R2

0AF8 8BF8       +1  1369                     MOV             PWM_PERIODO_MED, R3

0AFA 8CF9       +1  1370                     MOV             PWM_PERIODO_LSB, R4

                +1  1371                     

                +1  1372                     

                +1  1373                     

0AFC E8         +1  1374                     MOV             A, R0

0AFD 28         +1  1375                     ADD             A, R0

0AFE F5F6       +1  1376                     MOV             PWM_QTDADE_PERIODOS, A

                +1  1377                     

0B00 AEF8       +1  1378                     MOV             R6, PWM_PERIODO_MED

0B02 AFF7       +1  1379                     MOV             R7, PWM_PERIODO_MSB

                +1  1380                     

0B04 758CFF     +1  1381                     MOV     TH0, #0FFh

0B07 85F98A     +1  1382                     MOV             TL0, PWM_PERIODO_LSB

                +1  1383                     

0B0A 22         +1  1384                     RET

                +1  1385     

                +1  1386     

                +1  1387     

                +1  1388     

                +1  1389     

                +1  1390     

                +1  1391     

                +1  1392     

0B0B            +1  1393     PWM_STOP:

0B0B C28C       +1  1394                     CLR     TR0

                +1  1395                     

0B0D 22         +1  1396                     RET

                +1  1397     

                +1  1398     

                +1  1399     

                +1  1400     

                +1  1401     

                +1  1402     

                +1  1403     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    23

                +1  1404     

                +1  1405     

                +1  1406     

                +1  1407     

                +1  1408     

                +1  1409     

0B0E            +1  1410     PWM_SQUARE_WAVE:        

0B0E 308DFD     +1  1411                     JNB     TF0, $

                +1  1412             

0B11 DE2B       +1  1413                     DJNZ    R6, CONTINUE_SQUARE

0B13 AEF8       +1  1414                     MOV             R6, PWM_PERIODO_MED

                +1  1415                     

0B15 DF27       +1  1416                     DJNZ    R7, CONTINUE_SQUARE

0B17 AFF7       +1  1417                     MOV             R7, PWM_PERIODO_MSB     

                +1  1418     

                +1  1419                     

0B19 05FA       +1  1420                     INC             PWM_COUNTER

                +1  1421     

0B1B 20000E     +1  1422                     JB              PWM_FLAG, HIGH_DONE

                +1  1423             

0B1E            +1  1424     LOW_DONE:                       

0B1E D200       +1  1425                     SETB    PWM_FLAG

                +1  1426                     

0B20 120B57     +1  1427                     LCALL   DEFINE_PINOS_A_SEREM_ATIVADOS_DESATIVADOS

                +1  1428                     

0B23 758CFF     +1  1429                     MOV             TH0, #0FFh

0B26 85FB8A     +1  1430                     MOV     TL0, PWM_DUTY_CYCLE             

                +1  1431                     

0B29 C28D       +1  1432                     CLR     TF0

                +1  1433                     

0B2B 22         +1  1434                     RET

                +1  1435                                     

0B2C            +1  1436     HIGH_DONE:

0B2C C200       +1  1437                     CLR     PWM_FLAG                         

                +1  1438                             

0B2E 120B57     +1  1439                     LCALL   DEFINE_PINOS_A_SEREM_ATIVADOS_DESATIVADOS

                +1  1440                     

0B31 74FF       +1  1441                     MOV     A, #0FFh                 

0B33 C3         +1  1442                     CLR             C

0B34 95FB       +1  1443                     SUBB    A, PWM_DUTY_CYCLE

                +1  1444                     

0B36 758CFF     +1  1445                     MOV     TH0, #0FFh                       

0B39 F58A       +1  1446                     MOV             TL0, A

                +1  1447                     

0B3B C28D       +1  1448                     CLR     TF0                                      

                +1  1449                     

0B3D 22         +1  1450                     RET

                +1  1451     

0B3E            +1  1452     CONTINUE_SQUARE:

0B3E 30000D     +1  1453                     JNB             PWM_FLAG, CONTINUE_SQUARE_LOW

                +1  1454             

0B41            +1  1455     CONTINUE_SQUARE_HIGH:

0B41 74FF       +1  1456                     MOV     A, #0FFh                 

0B43 C3         +1  1457                     CLR             C

0B44 95FB       +1  1458                     SUBB    A, PWM_DUTY_CYCLE

                +1  1459                     

0B46 758CFF     +1  1460                     MOV     TH0, #0FFh                       

0B49 F58A       +1  1461                     MOV             TL0, A

                +1  1462                     

0B4B C28D       +1  1463                     CLR     TF0

                +1  1464     

0B4D 22         +1  1465                     RET

                +1  1466                     

0B4E            +1  1467     CONTINUE_SQUARE_LOW:

0B4E 758CFF     +1  1468                     MOV             TH0, #0FFh

0B51 85FB8A     +1  1469                     MOV     TL0, PWM_DUTY_CYCLE

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    24

                +1  1470                     

0B54 C28D       +1  1471                     CLR     TF0

                +1  1472                     

0B56 22         +1  1473                     RET

                +1  1474     

                +1  1475     

                +1  1476     

                +1  1477     

                +1  1478     

                +1  1479     

                +1  1480     

                +1  1481     

                +1  1482     

                +1  1483     

                +1  1484     

0B57            +1  1485     DEFINE_PINOS_A_SEREM_ATIVADOS_DESATIVADOS:

0B57 7401       +1  1486                     MOV             A, #01h

0B59 5D         +1  1487                     ANL             A, R5

0B5A 6002       +1  1488                     JZ              NAO_ATIVA_BIT_0

                +1  1489                     

0B5C B290       +1  1490                     CPL     PWM_PIN_0

                +1  1491                     

0B5E            +1  1492     NAO_ATIVA_BIT_0:

0B5E 7402       +1  1493                     MOV             A, #02h

0B60 5D         +1  1494                     ANL             A, R5

0B61 6002       +1  1495                     JZ              NAO_ATIVA_BIT_1

                +1  1496                     

0B63 B291       +1  1497                     CPL     PWM_PIN_1

                +1  1498     

0B65            +1  1499     NAO_ATIVA_BIT_1:

0B65 7404       +1  1500                     MOV             A, #04h

0B67 5D         +1  1501                     ANL             A, R5

0B68 6002       +1  1502                     JZ              NAO_ATIVA_BIT_2

                +1  1503                     

0B6A B292       +1  1504                     CPL     PWM_PIN_2

                +1  1505     

0B6C            +1  1506     NAO_ATIVA_BIT_2:

0B6C 22         +1  1507                     RET

                +1  1508                     

                +1  1509     

                +1  1510     

                +1  1511     

                +1  1512     

                +1  1513     

                +1  1514     

                +1  1515     

                +1  1516     

                +1  1517     

                +1  1518     

                +1  1519     

                +1  1520     

                +1  1521     

                +1  1522     

                +1  1523     

                +1  1524     

                +1  1525     

                +1  1526     

                +1  1527     

                +1  1528     

                +1  1529     

                +1  1530     

                +1  1531     

                +1  1532     

                +1  1533     

                +1  1534     

                +1  1535     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    25

                +1  1536     

                +1  1537     

                +1  1538     

                +1  1539     

                +1  1540     

                +1  1541     

                +1  1542     

                +1  1543     

                +1  1544     

                +1  1545     

                +1  1546     

                +1  1547     

                +1  1548     

                +1  1549     

                +1  1550     

                +1  1551     

                +1  1552     

                +1  1553     

                +1  1554     

                +1  1555     

                +1  1556     

                +1  1557     

                +1  1558     

                +1  1559     

                +1  1560     

                +1  1561     

                +1  1562     

                +1  1563     

                +1  1564     

                +1  1565     

                +1  1566     

                +1  1567     

                +1  1568     

                +1  1569     

                +1  1570     

                +1  1571     

                +1  1572     

                +1  1573     

                +1  1574     

                +1  1575     

                +1  1576     

                +1  1577     

                +1  1578     

                +1  1579     

                +1  1580     

                +1  1581     

                +1  1582     

                +1  1583     

                +1  1584     

                +1  1585     

                +1  1586     

                +1  1587     

                +1  1588     

                +1  1589     

                +1  1590     

                +1  1591     

                +1  1592     

                +1  1593     

                +1  1594     

                +1  1595     

                +1  1596     

                +1  1597     

                +1  1598     

                +1  1599     

                +1  1600     

                +1  1601     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    26

                +1  1602     

                +1  1603     

                +1  1604     

                +1  1605     

                +1  1606     

                +1  1607     

                +1  1608     

                +1  1609     

                +1  1610     

                +1  1611     

                +1  1612     

                +1  1613     

                +1  1614     

                +1  1615     

                +1  1616     

                +1  1617     

                +1  1618     

                +1  1619     

                +1  1620     

                +1  1621     

                +1  1622     

                +1  1623     

                +1  1624     

                +1  1625     

                +1  1626     

                +1  1627     

                +1  1628     

                +1  1629     

                +1  1630     

                +1  1631     

                +1  1632     

                +1  1633     

                +1  1634     

                +1  1635     

                +1  1636     

                +1  1637     

                +1  1638     

                +1  1639     

                +1  1640     

                +1  1641     

                +1  1642     

                +1  1643     

                +1  1644     

                +1  1645     

                +1  1646     

                +1  1647     

                +1  1648     

                +1  1649     

                +1  1650     

                +1  1651     

                +1  1652     

                +1  1653     

                +1  1654     

                +1  1655     

                +1  1656     

                +1  1657     

                +1  1658     

                +1  1659     

                +1  1660     

                +1  1661     

                +1  1662     

                +1  1663     

                +1  1664     

                +1  1665     

                +1  1666     

                +1  1667     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    27

                +1  1668     

                +1  1669     

                    1670     

                    1671     

                    1672     

                    1673     ;#include "hc_sr0x.a51"

                +1  1674     

                +1  1675     

                +1  1676     

                +1  1677     

                +1  1678     

                +1  1679     

                +1  1680     

                +1  1681     

                +1  1682     

                +1  1683     

                +1  1684     

                +1  1685     

                +1  1686     

                +1  1687     

                +1  1688     

                +1  1689     

                +1  1690     

  00B0          +1  1691     TRIGGER_ULTRASSOM_RECEPTOR      EQU P3.0

  00B1          +1  1692     TRIGGER_ULTRASSOM_ENVIO         EQU P3.1

                +1  1693     

                +1  1694     

                +1  1695     

                +1  1696     

                +1  1697     

                +1  1698     

                +1  1699     

                +1  1700     

0B6D            +1  1701     MEDIR_DISTANCIA:

0B6D C0E0       +1  1702                     PUSH    ACC

                +1  1703                     

0B6F C2B0       +1  1704                     CLR     TRIGGER_ULTRASSOM_RECEPTOR       

0B71 D2B1       +1  1705                     SETB    TRIGGER_ULTRASSOM_ENVIO      

                +1  1706     

0B73 7F20       +1  1707                     MOV             R7, #00100000b   

0B75 7E82       +1  1708                     MOV             R6, #130d                

0B77 7D82       +1  1709                     MOV             R5, #130d                

0B79 7C00       +1  1710                     MOV             R4, #000h                

0B7B 7B00       +1  1711                     MOV             R3, #000h                

0B7D 120136     +1  1712                     LCALL   TIMER_CONFIGURA_TIMER_SEM_INT

                +1  1713     

0B80 7400       +1  1714                     MOV     A, #00h

                +1  1715                     

0B82 D2B0       +1  1716                     SETB    TRIGGER_ULTRASSOM_RECEPTOR       

                +1  1717                     

0B84 120144     +1  1718                     LCALL   TIMER_DELAY_10_US      

                +1  1719                     

0B87 C2B0       +1  1720                     CLR     TRIGGER_ULTRASSOM_RECEPTOR

                +1  1721     

0B89            +1  1722     ESPERANDO_RESPOSTA_ECHO:        

0B89 30B1FD     +1  1723                     JNB     TRIGGER_ULTRASSOM_ENVIO, $     

                +1  1724     

0B8C            +1  1725     ECHO_AINDA_DISPONIVEL:  

0B8C D28E       +1  1726                     SETB    TR1         

                +1  1727     

0B8E 308FFD     +1  1728                     JNB     TF1, $

                +1  1729           

0B91 C28E       +1  1730                     CLR     TR1          

0B93 C28F       +1  1731                     CLR     TF1          

                +1  1732           

0B95 04         +1  1733                     INC     A        

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    28

                +1  1734           

0B96 20B1F3     +1  1735                     JB              TRIGGER_ULTRASSOM_ENVIO, ECHO_AINDA_DISPONIVEL   

                +1  1736           

0B99 F7         +1  1737                     MOV     @R1, A   

                +1  1738               

0B9A D0E0       +1  1739                     POP             ACC

                +1  1740               

0B9C 22         +1  1741                     RET

                    1742     

                    1743     

                    1744     

                    1745     

                    1746     

                    1747     

                    1748     

                    1749     

0000                1750     ORG 0000h  

0000 020046         1751                     LJMP __STARTUP__

                    1752     

0003                1753     ORG 0003h  

0003 020048         1754                     LJMP INT_INT0

                    1755     

000B                1756     ORG 000Bh  

000B 020049         1757                     LJMP INT_TIMER0

                    1758     

0013                1759     ORG 0013h  

0013 02004A         1760                     LJMP INT_INT1

                    1761     

001B                1762     ORG 001Bh  

001B 02004B         1763                     LJMP INT_TIMER1

                    1764     

0023                1765     ORG 0023h  

0023 02004C         1766                     LJMP INT_SERIAL

                    1767     

0043                1768     ORG     0043h

0043 02004D         1769                     LJMP INT_I2C_TWI

                    1770             

0046                1771     __STARTUP__:

                    1772                     

0046 80FE           1773                     JMP     __STARTUP__

                    1774     

                    1775     

                    1776     

                    1777     

                    1778     

                    1779     

                    1780     

                    1781     

                    1782     

                    1783     

                    1784     

                    1785     

0048                1786     INT_INT0:

0048 32             1787                     RETI

                    1788     

                    1789     

                    1790     

                    1791     

                    1792     

                    1793     

                    1794     

                    1795     

0049                1796     INT_TIMER0:

0049 32             1797                     RETI

                    1798             

                    1799     

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    29

                    1800     

                    1801     

                    1802     

                    1803     

                    1804     

                    1805     

004A                1806     INT_INT1:

004A 32             1807                     RETI

                    1808     

                    1809     

                    1810     

                    1811     

                    1812     

                    1813     

                    1814     

                    1815     

004B                1816     INT_TIMER1:

004B 32             1817                     RETI

                    1818             

                    1819     

                    1820     

                    1821     

                    1822     

                    1823     

                    1824     

                    1825     

004C                1826     INT_SERIAL:

004C 32             1827                     RETI

                    1828             

                    1829     

                    1830     

                    1831     

                    1832     

                    1833     

                    1834     

                    1835     

004D                1836     INT_I2C_TWI:

004D 32             1837                     RETI

                    1838     

                    1839                     END

A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    30

SYMBOL TABLE LISTING
------ ----- -------


N A M E                                    T Y P E  V A L U E   ATTRIBUTES

ACC . . . . . . . . . . . . . . . . . .    D ADDR   00E0H   A   
AUXR. . . . . . . . . . . . . . . . . .    D ADDR   008EH   A   
AUXR1 . . . . . . . . . . . . . . . . .    D ADDR   00A2H   A   
B . . . . . . . . . . . . . . . . . . .    D ADDR   00F0H   A   
BDRCON. . . . . . . . . . . . . . . . .    D ADDR   009BH   A   
BINARIO_BCD . . . . . . . . . . . . . .    C ADDR   00F1H   A   
BRL . . . . . . . . . . . . . . . . . .    D ADDR   009AH   A   
BUSYF . . . . . . . . . . . . . . . . .    B ADDR   0080H.7 A   
CCAP0H. . . . . . . . . . . . . . . . .    D ADDR   00FAH   A   
CCAP0L. . . . . . . . . . . . . . . . .    D ADDR   00EAH   A   
CCAP1H. . . . . . . . . . . . . . . . .    D ADDR   00FBH   A   
CCAP1L. . . . . . . . . . . . . . . . .    D ADDR   00EBH   A   
CCAP2H. . . . . . . . . . . . . . . . .    D ADDR   00FCH   A   
CCAP2L. . . . . . . . . . . . . . . . .    D ADDR   00ECH   A   
CCAP3H. . . . . . . . . . . . . . . . .    D ADDR   00FDH   A   
CCAP3L. . . . . . . . . . . . . . . . .    D ADDR   00EDH   A   
CCAP4H. . . . . . . . . . . . . . . . .    D ADDR   00FEH   A   
CCAP4L. . . . . . . . . . . . . . . . .    D ADDR   00EEH   A   
CCAPM0. . . . . . . . . . . . . . . . .    D ADDR   00DAH   A   
CCAPM1. . . . . . . . . . . . . . . . .    D ADDR   00DBH   A   
CCAPM2. . . . . . . . . . . . . . . . .    D ADDR   00DCH   A   
CCAPM3. . . . . . . . . . . . . . . . .    D ADDR   00DDH   A   
CCAPM4. . . . . . . . . . . . . . . . .    D ADDR   00DEH   A   
CCF0. . . . . . . . . . . . . . . . . .    B ADDR   00D8H.0 A   
CCF1. . . . . . . . . . . . . . . . . .    B ADDR   00D8H.1 A   
CCF2. . . . . . . . . . . . . . . . . .    B ADDR   00D8H.2 A   
CCF3. . . . . . . . . . . . . . . . . .    B ADDR   00D8H.3 A   
CCF4. . . . . . . . . . . . . . . . . .    B ADDR   00D8H.4 A   
CCON. . . . . . . . . . . . . . . . . .    D ADDR   00D8H   A   
CF. . . . . . . . . . . . . . . . . . .    B ADDR   00D8H.7 A   
CH. . . . . . . . . . . . . . . . . . .    D ADDR   00F9H   A   
CHAMA_TIMER_1_MS. . . . . . . . . . . .    C ADDR   0182H   A   
CHAMA_TIMER_1_S . . . . . . . . . . . .    C ADDR   018DH   A   
CHAMA_TIMER_200_MS. . . . . . . . . . .    C ADDR   0186H   A   
CKCON0. . . . . . . . . . . . . . . . .    D ADDR   008FH   A   
CKCON1. . . . . . . . . . . . . . . . .    D ADDR   00AFH   A   
CKSEL . . . . . . . . . . . . . . . . .    D ADDR   0085H   A   
CL. . . . . . . . . . . . . . . . . . .    D ADDR   00E9H   A   
CLR1L . . . . . . . . . . . . . . . . .    C ADDR   0048H   A   
CLR1L1. . . . . . . . . . . . . . . . .    C ADDR   0052H   A   
CLR2L . . . . . . . . . . . . . . . . .    C ADDR   0061H   A   
CLR2L1. . . . . . . . . . . . . . . . .    C ADDR   006BH   A   
CMOD. . . . . . . . . . . . . . . . . .    D ADDR   00D9H   A   
COL1. . . . . . . . . . . . . . . . . .    B ADDR   0090H.0 A   
COL2. . . . . . . . . . . . . . . . . .    B ADDR   0090H.1 A   
COL3. . . . . . . . . . . . . . . . . .    B ADDR   0090H.2 A   
COL4. . . . . . . . . . . . . . . . . .    B ADDR   0090H.3 A   
CONFIGURA_BAUD_RATE . . . . . . . . . .    C ADDR   024AH   A   
CONFIGURA_SERIAL. . . . . . . . . . . .    C ADDR   0241H   A   
CONTINUA_BINARIO_BCD. . . . . . . . . .    C ADDR   00FDH   A   
CONTINUA_PROG . . . . . . . . . . . . .    C ADDR   01A4H   A   
CONTINUA_PWM. . . . . . . . . . . . . .    C ADDR   0AE7H   A   
CONTINUA_TIMER_1_MS . . . . . . . . . .    C ADDR   0155H   A   
CONTINUE_SQUARE . . . . . . . . . . . .    C ADDR   0B3EH   A   
CONTINUE_SQUARE_HIGH. . . . . . . . . .    C ADDR   0B41H   A   
CONTINUE_SQUARE_LOW . . . . . . . . . .    C ADDR   0B4EH   A   
CP_RL2. . . . . . . . . . . . . . . . .    B ADDR   00C8H.0 A   
CR. . . . . . . . . . . . . . . . . . .    B ADDR   00D8H.6 A   
CUR1. . . . . . . . . . . . . . . . . .    C ADDR   00C3H   A   
CUR_OFF . . . . . . . . . . . . . . . .    C ADDR   00C1H   A   
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    31

CUR_ON. . . . . . . . . . . . . . . . .    C ADDR   00BDH   A   
C_T2. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.1 A   
DEFINE_PINOS_A_SEREM_ATIVADOS_DESATIVADOS  C ADDR   0B57H   A   
DIGITO0 . . . . . . . . . . . . . . . .    C ADDR   01FDH   A   
DIGITO1 . . . . . . . . . . . . . . . .    C ADDR   01D9H   A   
DIGITO2 . . . . . . . . . . . . . . . .    C ADDR   01DDH   A   
DIGITO3 . . . . . . . . . . . . . . . .    C ADDR   01E1H   A   
DIGITO4 . . . . . . . . . . . . . . . .    C ADDR   01E5H   A   
DIGITO5 . . . . . . . . . . . . . . . .    C ADDR   01E9H   A   
DIGITO6 . . . . . . . . . . . . . . . .    C ADDR   01EDH   A   
DIGITO7 . . . . . . . . . . . . . . . .    C ADDR   01F1H   A   
DIGITO8 . . . . . . . . . . . . . . . .    C ADDR   01F5H   A   
DIGITO9 . . . . . . . . . . . . . . . .    C ADDR   01F9H   A   
DISPLAY . . . . . . . . . . . . . . . .    D ADDR   0080H   A   
DISPLAY_CENTENA . . . . . . . . . . . .    B ADDR   0090H.2 A   
DISPLAY_DEZENA. . . . . . . . . . . . .    B ADDR   0090H.1 A   
DISPLAY_UNIDADE . . . . . . . . . . . .    B ADDR   0090H.0 A   
DPH . . . . . . . . . . . . . . . . . .    D ADDR   0083H   A   
DPL . . . . . . . . . . . . . . . . . .    D ADDR   0082H   A   
EA. . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.7 A   
EC. . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.6 A   
ECHO_AINDA_DISPONIVEL . . . . . . . . .    C ADDR   0B8CH   A   
EECON . . . . . . . . . . . . . . . . .    D ADDR   00D2H   A   
ENVIA_DADO. . . . . . . . . . . . . . .    C ADDR   0259H   A   
ENVIA_OK. . . . . . . . . . . . . . . .    C ADDR   0261H   A   
EP0INT. . . . . . . . . . . . . . . . .    B ADDR   00F8H.0 A   
EP1INT. . . . . . . . . . . . . . . . .    B ADDR   00F8H.1 A   
EP2INT. . . . . . . . . . . . . . . . .    B ADDR   00F8H.2 A   
EP3INT. . . . . . . . . . . . . . . . .    B ADDR   00F8H.3 A   
EP4INT. . . . . . . . . . . . . . . . .    B ADDR   00F8H.4 A   
EP5INT. . . . . . . . . . . . . . . . .    B ADDR   00F8H.5 A   
EP6INT. . . . . . . . . . . . . . . . .    B ADDR   00F8H.6 A   
ES. . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.4 A   
ESCDADO . . . . . . . . . . . . . . . .    C ADDR   007AH   A   
ESCINST . . . . . . . . . . . . . . . .    C ADDR   001FH   A   
ESCREVE_ASTERISCO . . . . . . . . . . .    C ADDR   00C8H   A   
ESC_S . . . . . . . . . . . . . . . . .    C ADDR   00B6H   A   
ESC_STR1. . . . . . . . . . . . . . . .    C ADDR   00ACH   A   
ESC_STR2. . . . . . . . . . . . . . . .    C ADDR   00B2H   A   
ESPERANDO_RESPOSTA_ECHO . . . . . . . .    C ADDR   0B89H   A   
ESTADO_DOIS . . . . . . . . . . . . . .    B ADDR   00B0H.2 A   
ESTADO_QUATRO . . . . . . . . . . . . .    B ADDR   00B0H.4 A   
ESTADO_TRES . . . . . . . . . . . . . .    B ADDR   00B0H.3 A   
ESTADO_UM . . . . . . . . . . . . . . .    B ADDR   00B0H.1 A   
ET0 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.1 A   
ET1 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.3 A   
ET2 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.5 A   
EX0 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.0 A   
EX1 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.2 A   
EXEN2 . . . . . . . . . . . . . . . . .    B ADDR   00C8H.3 A   
EXF2. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.6 A   
E_LCD . . . . . . . . . . . . . . . . .    B ADDR   00A0H.7 A   
FCON. . . . . . . . . . . . . . . . . .    D ADDR   00D1H   A   
FE_SM0. . . . . . . . . . . . . . . . .    B ADDR   0098H.7 A   
FINALIZA_TIMER_DELAY. . . . . . . . . .    C ADDR   0197H   A   
GOTOXY. . . . . . . . . . . . . . . . .    C ADDR   0036H   A   
GRAVA_DIGITO. . . . . . . . . . . . . .    C ADDR   0201H   A   
GT1 . . . . . . . . . . . . . . . . . .    C ADDR   003FH   A   
HIGH_DONE . . . . . . . . . . . . . . .    C ADDR   0B2CH   A   
IE0_. . . . . . . . . . . . . . . . . .    B ADDR   0088H.1 A   
IE1_. . . . . . . . . . . . . . . . . .    B ADDR   0088H.3 A   
IEN0. . . . . . . . . . . . . . . . . .    D ADDR   00A8H   A   
IEN1. . . . . . . . . . . . . . . . . .    D ADDR   00B1H   A   
INICIA_MOTOR_DE_PASSOS. . . . . . . . .    C ADDR   0203H   A   
INIDISP . . . . . . . . . . . . . . . .    C ADDR   0000H   A   
INT_I2C_TWI . . . . . . . . . . . . . .    C ADDR   004DH   A   
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    32

INT_INT0. . . . . . . . . . . . . . . .    C ADDR   0048H   A   
INT_INT1. . . . . . . . . . . . . . . .    C ADDR   004AH   A   
INT_SERIAL. . . . . . . . . . . . . . .    C ADDR   004CH   A   
INT_TIMER0. . . . . . . . . . . . . . .    C ADDR   0049H   A   
INT_TIMER1. . . . . . . . . . . . . . .    C ADDR   004BH   A   
IPH0. . . . . . . . . . . . . . . . . .    D ADDR   00B7H   A   
IPH1. . . . . . . . . . . . . . . . . .    D ADDR   00B3H   A   
IPL0. . . . . . . . . . . . . . . . . .    D ADDR   00B8H   A   
IPL1. . . . . . . . . . . . . . . . . .    D ADDR   00B2H   A   
IT0 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.0 A   
IT1 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.2 A   
KBE . . . . . . . . . . . . . . . . . .    D ADDR   009DH   A   
KBF . . . . . . . . . . . . . . . . . .    D ADDR   009EH   A   
KBLS. . . . . . . . . . . . . . . . . .    D ADDR   009CH   A   
LEDCON. . . . . . . . . . . . . . . . .    D ADDR   00F1H   A   
LIN1. . . . . . . . . . . . . . . . . .    B ADDR   0090H.4 A   
LIN2. . . . . . . . . . . . . . . . . .    B ADDR   0090H.5 A   
LIN3. . . . . . . . . . . . . . . . . .    B ADDR   0090H.6 A   
LIN4. . . . . . . . . . . . . . . . . .    B ADDR   0090H.7 A   
LOW_DONE. . . . . . . . . . . . . . . .    C ADDR   0B1EH   A   
MEDIR_DISTANCIA . . . . . . . . . . . .    C ADDR   0B6DH   A   
MOSTRA_DIGITO_DISPLAY . . . . . . . . .    C ADDR   00E1H   A   
MSTR1 . . . . . . . . . . . . . . . . .    C ADDR   009FH   A   
MSTR21. . . . . . . . . . . . . . . . .    C ADDR   00ABH   A   
MSTRING . . . . . . . . . . . . . . . .    C ADDR   0093H   A   
MSTRINGX. . . . . . . . . . . . . . . .    C ADDR   00A2H   A   
NAO_ATIVA_BIT_0 . . . . . . . . . . . .    C ADDR   0B5EH   A   
NAO_ATIVA_BIT_1 . . . . . . . . . . . .    C ADDR   0B65H   A   
NAO_ATIVA_BIT_2 . . . . . . . . . . . .    C ADDR   0B6CH   A   
P0. . . . . . . . . . . . . . . . . . .    D ADDR   0080H   A   
P0_0. . . . . . . . . . . . . . . . . .    B ADDR   0080H.0 A   
P0_1. . . . . . . . . . . . . . . . . .    B ADDR   0080H.1 A   
P0_2. . . . . . . . . . . . . . . . . .    B ADDR   0080H.2 A   
P0_3. . . . . . . . . . . . . . . . . .    B ADDR   0080H.3 A   
P0_4. . . . . . . . . . . . . . . . . .    B ADDR   0080H.4 A   
P0_5. . . . . . . . . . . . . . . . . .    B ADDR   0080H.5 A   
P0_6. . . . . . . . . . . . . . . . . .    B ADDR   0080H.6 A   
P0_7. . . . . . . . . . . . . . . . . .    B ADDR   0080H.7 A   
P1. . . . . . . . . . . . . . . . . . .    D ADDR   0090H   A   
P1_0. . . . . . . . . . . . . . . . . .    B ADDR   0090H.0 A   
P1_1. . . . . . . . . . . . . . . . . .    B ADDR   0090H.1 A   
P1_2. . . . . . . . . . . . . . . . . .    B ADDR   0090H.2 A   
P1_3. . . . . . . . . . . . . . . . . .    B ADDR   0090H.3 A   
P1_4. . . . . . . . . . . . . . . . . .    B ADDR   0090H.4 A   
P1_5. . . . . . . . . . . . . . . . . .    B ADDR   0090H.5 A   
P1_6. . . . . . . . . . . . . . . . . .    B ADDR   0090H.6 A   
P1_7. . . . . . . . . . . . . . . . . .    B ADDR   0090H.7 A   
P2. . . . . . . . . . . . . . . . . . .    D ADDR   00A0H   A   
P2_0. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.0 A   
P2_1. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.1 A   
P2_2. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.2 A   
P2_3. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.3 A   
P2_4. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.4 A   
P2_5. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.5 A   
P2_6. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.6 A   
P2_7. . . . . . . . . . . . . . . . . .    B ADDR   00A0H.7 A   
P3. . . . . . . . . . . . . . . . . . .    D ADDR   00B0H   A   
P3_0. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.0 A   
P3_1. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.1 A   
P3_2. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.2 A   
P3_3. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.3 A   
P3_4. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.4 A   
P3_5. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.5 A   
P3_6. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.6 A   
P3_7. . . . . . . . . . . . . . . . . .    B ADDR   00B0H.7 A   
P4. . . . . . . . . . . . . . . . . . .    D ADDR   00C0H   A   
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    33

P4_0. . . . . . . . . . . . . . . . . .    B ADDR   00C0H.0 A   
P4_1. . . . . . . . . . . . . . . . . .    B ADDR   00C0H.1 A   
PCON. . . . . . . . . . . . . . . . . .    D ADDR   0087H   A   
PLLCON. . . . . . . . . . . . . . . . .    D ADDR   00A3H   A   
PLLDIV. . . . . . . . . . . . . . . . .    D ADDR   00A4H   A   
PORT_DISPLAY. . . . . . . . . . . . . .    D ADDR   0080H   A   
PPCL. . . . . . . . . . . . . . . . . .    B ADDR   00B8H.6 A   
PRESS_ENT . . . . . . . . . . . . . . .    C ADDR   019CH   A   
PSL . . . . . . . . . . . . . . . . . .    B ADDR   00B8H.4 A   
PSW . . . . . . . . . . . . . . . . . .    D ADDR   00D0H   A   
PT0L. . . . . . . . . . . . . . . . . .    B ADDR   00B8H.1 A   
PT2L. . . . . . . . . . . . . . . . . .    B ADDR   00B8H.5 A   
PTIL. . . . . . . . . . . . . . . . . .    B ADDR   00B8H.3 A   
PWM_COUNTER . . . . . . . . . . . . . .    N NUMB   00FAH   A   
PWM_DUTY_CYCLE. . . . . . . . . . . . .    N NUMB   00FBH   A   
PWM_FLAG. . . . . . . . . . . . . . . .    N NUMB   0000H   A   
PWM_PARAR . . . . . . . . . . . . . . .    C ADDR   0AEFH   A   
PWM_PERIODO_LSB . . . . . . . . . . . .    N NUMB   00F9H   A   
PWM_PERIODO_MED . . . . . . . . . . . .    N NUMB   00F8H   A   
PWM_PERIODO_MSB . . . . . . . . . . . .    N NUMB   00F7H   A   
PWM_PIN_0 . . . . . . . . . . . . . . .    B ADDR   0090H.0 A   
PWM_PIN_1 . . . . . . . . . . . . . . .    B ADDR   0090H.1 A   
PWM_PIN_2 . . . . . . . . . . . . . . .    B ADDR   0090H.2 A   
PWM_PORT. . . . . . . . . . . . . . . .    D ADDR   0090H   A   
PWM_QTDADE_PERIODOS . . . . . . . . . .    N NUMB   00F6H   A   
PWM_SQUARE_WAVE . . . . . . . . . . . .    C ADDR   0B0EH   A   
PWM_SQUARE_WAVE_CONFIG_PERIOD . . . . .    C ADDR   0AF6H   A   
PWM_SQUARE_WAVE_SETUP_AND_START . . . .    C ADDR   0AD5H   A   
PWM_STOP. . . . . . . . . . . . . . . .    C ADDR   0B0BH   A   
PX0L. . . . . . . . . . . . . . . . . .    B ADDR   00B8H.0 A   
PXIL. . . . . . . . . . . . . . . . . .    B ADDR   00B8H.2 A   
QTD_DIGITOS . . . . . . . . . . . . . .    N NUMB   00FFH   A   
RB8 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.2 A   
RCAP2H. . . . . . . . . . . . . . . . .    D ADDR   00CBH   A   
RCAP2L. . . . . . . . . . . . . . . . .    D ADDR   00CAH   A   
RCLK. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.5 A   
RECEBE_DADO . . . . . . . . . . . . . .    C ADDR   0251H   A   
REN . . . . . . . . . . . . . . . . . .    B ADDR   0098H.4 A   
RETORNA_MOTOR_DE_PASSOS . . . . . . . .    C ADDR   0222H   A   
RI. . . . . . . . . . . . . . . . . . .    B ADDR   0098H.0 A   
RS. . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.5 A   
RW. . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.6 A   
SADDR . . . . . . . . . . . . . . . . .    D ADDR   00A9H   A   
SADEN . . . . . . . . . . . . . . . . .    D ADDR   00B9H   A   
SBUF. . . . . . . . . . . . . . . . . .    D ADDR   0099H   A   
SCON. . . . . . . . . . . . . . . . . .    D ADDR   0098H   A   
SETA_VALORES_TIMER_SEM_INT. . . . . . .    C ADDR   013BH   A   
SINE_WAVE_25_SAMPLES. . . . . . . . . .    C ADDR   0A50H   A   
SINE_WAVE_37_SAMPLES. . . . . . . . . .    C ADDR   0A69H   A   
SINE_WAVE_71_SAMPLES. . . . . . . . . .    C ADDR   0A8EH   A   
SM1 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.6 A   
SM2 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.5 A   
SP. . . . . . . . . . . . . . . . . . .    D ADDR   0081H   A   
SPCON . . . . . . . . . . . . . . . . .    D ADDR   00C3H   A   
SPDAT . . . . . . . . . . . . . . . . .    D ADDR   00C5H   A   
SPSTA . . . . . . . . . . . . . . . . .    D ADDR   00C4H   A   
SSADR . . . . . . . . . . . . . . . . .    D ADDR   0096H   A   
SSCON . . . . . . . . . . . . . . . . .    D ADDR   0093H   A   
SSCS. . . . . . . . . . . . . . . . . .    D ADDR   0094H   A   
SSDAT . . . . . . . . . . . . . . . . .    D ADDR   0095H   A   
T2CON . . . . . . . . . . . . . . . . .    D ADDR   00C8H   A   
T2MOD . . . . . . . . . . . . . . . . .    D ADDR   00C9H   A   
TAB7SEG . . . . . . . . . . . . . . . .    C ADDR   00D1H   A   
TB8 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.3 A   
TCLK. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.4 A   
TCON. . . . . . . . . . . . . . . . . .    D ADDR   0088H   A   
A51 MACRO ASSEMBLER  PROJETO00_PADRAO                                                     05/09/2017 17:52:18 PAGE    34

TECLADO . . . . . . . . . . . . . . . .    D ADDR   0090H   A   
TF0 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.5 A   
TF1 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.7 A   
TF2 . . . . . . . . . . . . . . . . . .    B ADDR   00C8H.7 A   
TH0 . . . . . . . . . . . . . . . . . .    D ADDR   008CH   A   
TH1 . . . . . . . . . . . . . . . . . .    D ADDR   008DH   A   
TH2 . . . . . . . . . . . . . . . . . .    D ADDR   00CDH   A   
TI. . . . . . . . . . . . . . . . . . .    B ADDR   0098H.1 A   
TIMER_CONFIGURA_TIMER_SEM_INT . . . . .    C ADDR   0136H   A   
TIMER_DELAY . . . . . . . . . . . . . .    C ADDR   0173H   A   
TIMER_DELAY_10_US . . . . . . . . . . .    C ADDR   0144H   A   
TIMER_DELAY_1_MS. . . . . . . . . . . .    C ADDR   0149H   A   
TIMER_DELAY_1_S . . . . . . . . . . . .    C ADDR   016CH   A   
TIMER_DELAY_200_MS. . . . . . . . . . .    C ADDR   0165H   A   
TL0 . . . . . . . . . . . . . . . . . .    D ADDR   008AH   A   
TL1 . . . . . . . . . . . . . . . . . .    D ADDR   008BH   A   
TL2 . . . . . . . . . . . . . . . . . .    D ADDR   00CCH   A   
TMOD. . . . . . . . . . . . . . . . . .    D ADDR   0089H   A   
TR0 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.4 A   
TR1 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.6 A   
TR2 . . . . . . . . . . . . . . . . . .    B ADDR   00C8H.2 A   
TRIGGER_ULTRASSOM_ENVIO . . . . . . . .    B ADDR   00B0H.1 A   
TRIGGER_ULTRASSOM_RECEPTOR. . . . . . .    B ADDR   00B0H.0 A   
UBYCTHX . . . . . . . . . . . . . . . .    D ADDR   00E3H   A   
UBYCTLX . . . . . . . . . . . . . . . .    D ADDR   00E2H   A   
UDPADDH . . . . . . . . . . . . . . . .    D ADDR   00D7H   A   
UDPADDL . . . . . . . . . . . . . . . .    D ADDR   00D6H   A   
UEPCONX . . . . . . . . . . . . . . . .    D ADDR   00D4H   A   
UEPDATX . . . . . . . . . . . . . . . .    D ADDR   00CFH   A   
UEPIEN. . . . . . . . . . . . . . . . .    D ADDR   00C2H   A   
UEPINT. . . . . . . . . . . . . . . . .    D ADDR   00F8H   A   
UEPNUM. . . . . . . . . . . . . . . . .    D ADDR   00C7H   A   
UEPRST. . . . . . . . . . . . . . . . .    D ADDR   00D5H   A   
UEPSTAX . . . . . . . . . . . . . . . .    D ADDR   00CEH   A   
UFNUMH. . . . . . . . . . . . . . . . .    D ADDR   00BBH   A   
UFNUML. . . . . . . . . . . . . . . . .    D ADDR   00BAH   A   
USBADDR . . . . . . . . . . . . . . . .    D ADDR   00C6H   A   
USBCON. . . . . . . . . . . . . . . . .    D ADDR   00BCH   A   
USBIEN. . . . . . . . . . . . . . . . .    D ADDR   00BEH   A   
USBINT. . . . . . . . . . . . . . . . .    D ADDR   00BDH   A   
VARREDURA_TECLADO . . . . . . . . . . .    C ADDR   01A5H   A   
VARRE_ENT . . . . . . . . . . . . . . .    C ADDR   019FH   A   
VERIFICA_R0 . . . . . . . . . . . . . .    C ADDR   017DH   A   
VERIFICA_R1 . . . . . . . . . . . . . .    C ADDR   017AH   A   
WAVE_FORM . . . . . . . . . . . . . . .    N NUMB   00FCH   A   
WAVE_FORM_SINE. . . . . . . . . . . . .    N NUMB   00FEH   A   
WAVE_FORM_SQUARE. . . . . . . . . . . .    N NUMB   00FDH   A   
WDTPRG. . . . . . . . . . . . . . . . .    D ADDR   00A7H   A   
WDTRST. . . . . . . . . . . . . . . . .    D ADDR   00A6H   A   
__STARTUP__ . . . . . . . . . . . . . .    C ADDR   0046H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
