INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:09:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.215ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.328ns (32.866%)  route 4.755ns (67.134%))
  Logic Levels:           24  (CARRY4=13 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2544, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X57Y172        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y172        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=52, routed)          0.440     1.164    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X56Y171        LUT5 (Prop_lut5_I0_O)        0.043     1.207 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.207    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X56Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.464 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.464    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X56Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.513 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.513    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X56Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.562 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.562    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X56Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.611 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.007     1.617    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_0
    SLICE_X56Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.666 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.666    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X56Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.715 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.715    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X56Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.868 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[1]
                         net (fo=5, routed)           0.341     2.209    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_6
    SLICE_X56Y179        LUT3 (Prop_lut3_I0_O)        0.119     2.328 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_6/O
                         net (fo=34, routed)          0.429     2.757    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_9
    SLICE_X61Y176        LUT6 (Prop_lut6_I5_O)        0.043     2.800 f  lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_7/O
                         net (fo=1, routed)           0.412     3.212    lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_7_n_0
    SLICE_X61Y175        LUT6 (Prop_lut6_I5_O)        0.043     3.255 f  lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_1/O
                         net (fo=5, routed)           0.384     3.639    load2/data_tehb/control/D[25]
    SLICE_X61Y179        LUT5 (Prop_lut5_I0_O)        0.043     3.682 f  load2/data_tehb/control/level5_c1[2]_i_9/O
                         net (fo=1, routed)           0.428     4.110    load2/data_tehb/control/level5_c1[2]_i_9_n_0
    SLICE_X65Y180        LUT6 (Prop_lut6_I3_O)        0.043     4.153 r  load2/data_tehb/control/level5_c1[2]_i_2/O
                         net (fo=9, routed)           0.092     4.245    load2/data_tehb/control/level5_c1[2]_i_2_n_0
    SLICE_X65Y180        LUT4 (Prop_lut4_I3_O)        0.043     4.288 r  load2/data_tehb/control/level4_c1[23]_i_5/O
                         net (fo=54, routed)          0.440     4.727    load2/data_tehb/control/level4_c1[23]_i_5_n_0
    SLICE_X63Y180        LUT6 (Prop_lut6_I1_O)        0.043     4.770 r  load2/data_tehb/control/ltOp_carry__0_i_1/O
                         net (fo=1, routed)           0.267     5.037    addf0/operator/ltOp_carry__1_0[3]
    SLICE_X62Y180        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     5.224 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.224    addf0/operator/ltOp_carry__0_n_0
    SLICE_X62Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.274 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.274    addf0/operator/ltOp_carry__1_n_0
    SLICE_X62Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.324 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.324    addf0/operator/ltOp_carry__2_n_0
    SLICE_X62Y183        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.446 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.408     5.855    load2/data_tehb/control/CO[0]
    SLICE_X61Y183        LUT4 (Prop_lut4_I3_O)        0.133     5.988 r  load2/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.988    addf0/operator/ps_c1_reg[3][0]
    SLICE_X61Y183        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     6.215 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.215    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X61Y184        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     6.322 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=7, routed)           0.426     6.747    load2/data_tehb/control/ps_c1_reg[3]_0[2]
    SLICE_X60Y184        LUT5 (Prop_lut5_I1_O)        0.118     6.865 f  load2/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=12, routed)          0.295     7.161    load2/data_tehb/control/level4_c1[25]_i_6_n_0
    SLICE_X63Y185        LUT6 (Prop_lut6_I4_O)        0.043     7.204 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.388     7.591    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X62Y186        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=2544, unset)         0.483     4.683    addf0/operator/RightShifterComponent/clk
    SLICE_X62Y186        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X62Y186        FDRE (Setup_fdre_C_R)       -0.271     4.376    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          4.376    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                 -3.215    




