Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\CGraphDmTypes.vhd'.||EvalBoardSandbox.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/44||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'.||EvalBoardSandbox.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/45||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'.||EvalBoardSandbox.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd'.||EvalBoardSandbox.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxRaw.vhd'.||EvalBoardSandbox.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'.||EvalBoardSandbox.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/49||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||EvalBoardSandbox.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/50||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd'.||EvalBoardSandbox.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'.||EvalBoardSandbox.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\ClockDivider2X.vhd'.||EvalBoardSandbox.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd'.||EvalBoardSandbox.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'.||EvalBoardSandbox.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\CGraphDmDacRamFlat.vhd'.||EvalBoardSandbox.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/56||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpoints||EvalBoardSandbox.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/57||CGraphDmDacRamFlat.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\CGraphDmDacRamFlat.vhd'/linenumber/49
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxExtClk.vhd'.||EvalBoardSandbox.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'.||EvalBoardSandbox.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxFifoExtClk.vhd'.||EvalBoardSandbox.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'.||EvalBoardSandbox.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\DMInterface\Ux1_Ver2\hdl\RegisterSpace.vhd'.||EvalBoardSandbox.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'.||EvalBoardSandbox.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\DMInterface\Ux1_Ver2\hdl\DMMain.vhd'.||EvalBoardSandbox.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/64||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/66||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/101||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/103||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/105||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/107||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/109||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/111||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/115||EvalSandbox_MSS_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/148||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/150||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/152||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/154||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/156||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/158||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/162||EvalSandbox_MSS_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||EvalBoardSandbox.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/183||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/279||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/322||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/323||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/324||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/325||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/326||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/327||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/328||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/329||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/330||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/331||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/332||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/333||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/334||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/335||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/336||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/337||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/338||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/339||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/340||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/341||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/342||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/343||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/344||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/345||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/346||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/347||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/348||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/349||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/350||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/351||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/352||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/368||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/369||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/370||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/371||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/372||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module DMMainPorts from library work||EvalBoardSandbox.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/399||EvalBoardSandbox.v(344);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/344
Implementation;Synthesis||CL159||@N: Input XTL is unused.||EvalBoardSandbox.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/421||EvalSandbox_MSS_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/432||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/433||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/434||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/435||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||EvalBoardSandbox.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/436||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||EvalBoardSandbox.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/443||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||EvalBoardSandbox.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/450||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||EvalBoardSandbox.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/457||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||EvalBoardSandbox.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/464||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||EvalBoardSandbox.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/474||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||EvalBoardSandbox.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/475||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||EvalBoardSandbox.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/476||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||EvalBoardSandbox.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/477||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||EvalBoardSandbox.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/478||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||EvalBoardSandbox.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/479||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||EvalBoardSandbox.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/480||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||EvalBoardSandbox.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/481||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||EvalBoardSandbox.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/482||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||EvalBoardSandbox.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/483||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||EvalBoardSandbox.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/484||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||EvalBoardSandbox.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/485||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||EvalBoardSandbox.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/486||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||EvalBoardSandbox.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/487||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||EvalBoardSandbox.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/488||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||EvalBoardSandbox.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/489||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||EvalBoardSandbox.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/490||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||EvalBoardSandbox.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/491||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||EvalBoardSandbox.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/492||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||EvalBoardSandbox.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/493||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||EvalBoardSandbox.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/494||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||EvalBoardSandbox.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/495||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||EvalBoardSandbox.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/496||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||EvalBoardSandbox.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/497||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||EvalBoardSandbox.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/498||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||EvalBoardSandbox.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/499||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||EvalBoardSandbox.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/500||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||EvalBoardSandbox.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/501||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||EvalBoardSandbox.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/502||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||EvalBoardSandbox.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/503||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||EvalBoardSandbox.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/504||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||EvalBoardSandbox.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/505||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||EvalBoardSandbox.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/506||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||EvalBoardSandbox.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/509||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||EvalBoardSandbox.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/510||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||EvalBoardSandbox.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/511||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||EvalBoardSandbox.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/512||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||EvalBoardSandbox.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/513||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||EvalBoardSandbox.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/514||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||EvalBoardSandbox.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/515||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||EvalBoardSandbox.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/516||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||EvalBoardSandbox.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/517||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||EvalBoardSandbox.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/518||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||EvalBoardSandbox.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/519||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||EvalBoardSandbox.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/520||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||EvalBoardSandbox.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/521||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||EvalBoardSandbox.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/522||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||EvalBoardSandbox.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/523||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||EvalBoardSandbox.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/524||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||EvalBoardSandbox.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/525||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||EvalBoardSandbox.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/526||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||EvalBoardSandbox.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/527||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||EvalBoardSandbox.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/528||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||EvalBoardSandbox.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/529||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||EvalBoardSandbox.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/530||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||EvalBoardSandbox.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/531||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||EvalBoardSandbox.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/532||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||EvalBoardSandbox.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/533||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||EvalBoardSandbox.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/534||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||EvalBoardSandbox.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/535||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||EvalBoardSandbox.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/536||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||EvalBoardSandbox.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/537||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||EvalBoardSandbox.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/538||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||EvalBoardSandbox.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/539||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||EvalBoardSandbox.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/540||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||EvalBoardSandbox.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/541||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||EvalBoardSandbox.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/542||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||EvalBoardSandbox.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/543||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||EvalBoardSandbox.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/544||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||EvalBoardSandbox.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/545||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||EvalBoardSandbox.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/546||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||EvalBoardSandbox.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/547||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||EvalBoardSandbox.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/548||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||EvalBoardSandbox.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/549||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||EvalBoardSandbox.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/550||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||EvalBoardSandbox.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/551||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||EvalBoardSandbox.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/552||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||EvalBoardSandbox.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/553||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\CGraphDmTypes.vhd'.||EvalBoardSandbox.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/599||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'.||EvalBoardSandbox.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/600||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'.||EvalBoardSandbox.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/601||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd'.||EvalBoardSandbox.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/602||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxRaw.vhd'.||EvalBoardSandbox.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/603||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'.||EvalBoardSandbox.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/604||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||EvalBoardSandbox.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/605||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd'.||EvalBoardSandbox.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/606||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'.||EvalBoardSandbox.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/607||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\ClockDivider2X.vhd'.||EvalBoardSandbox.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/608||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd'.||EvalBoardSandbox.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/609||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'.||EvalBoardSandbox.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/610||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\CGraphDmDacRamFlat.vhd'.||EvalBoardSandbox.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/611||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpoints||EvalBoardSandbox.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/612||CGraphDmDacRamFlat.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\CGraphDmDacRamFlat.vhd'/linenumber/49
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxExtClk.vhd'.||EvalBoardSandbox.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/613||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'.||EvalBoardSandbox.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/614||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxFifoExtClk.vhd'.||EvalBoardSandbox.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/615||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'.||EvalBoardSandbox.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/616||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\DMInterface\Ux1_Ver2\hdl\RegisterSpace.vhd'.||EvalBoardSandbox.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/617||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'.||EvalBoardSandbox.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/618||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\DMInterface\Ux1_Ver2\hdl\DMMain.vhd'.||EvalBoardSandbox.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/619||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/621||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.dmmainports.dmmain.||EvalBoardSandbox.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/622||DMMain.vhd(11);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/11
Implementation;Synthesis||CD231||@N: Using onehot encoding for type dacprotowritestates. For example, enumeration idle is mapped to "1000000000000000000000".||EvalBoardSandbox.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/623||DMMain.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/637
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/624||DMMain.vhd(960);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/960
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/625||DMMain.vhd(1032);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1032
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/626||DMMain.vhd(1107);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1107
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/627||DMMain.vhd(1186);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1186
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||EvalBoardSandbox.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/628||DMMain.vhd(1977);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1977
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||EvalBoardSandbox.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/629||DMMain.vhd(1448);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1448
Implementation;Synthesis||CG290||@W:Referenced variable domachine_i is not in sensitivity list.||EvalBoardSandbox.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/630||DMMain.vhd(1465);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1465
Implementation;Synthesis||CD638||@W:Signal ramdataout1 is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/631||DMMain.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/460
Implementation;Synthesis||CD638||@W:Signal rambusack1_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/632||DMMain.vhd(462);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/462
Implementation;Synthesis||CD638||@W:Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/633||DMMain.vhd(494);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/494
Implementation;Synthesis||CD638||@W:Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/634||DMMain.vhd(507);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/507
Implementation;Synthesis||CD638||@W:Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/635||DMMain.vhd(514);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/514
Implementation;Synthesis||CD638||@W:Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/636||DMMain.vhd(527);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/527
Implementation;Synthesis||CD638||@W:Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/637||DMMain.vhd(534);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/534
Implementation;Synthesis||CD638||@W:Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/638||DMMain.vhd(547);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/547
Implementation;Synthesis||CD638||@W:Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/639||DMMain.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/554
Implementation;Synthesis||CD638||@W:Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/640||DMMain.vhd(567);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/567
Implementation;Synthesis||CD638||@W:Signal dacsetpointwriteack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/641||DMMain.vhd(580);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/580
Implementation;Synthesis||CD638||@W:Signal nldacs_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/642||DMMain.vhd(593);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/593
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacports.spidac.||EvalBoardSandbox.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/643||SpiDac.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||EvalBoardSandbox.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/644||SpiMaster.vhd(38);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||EvalBoardSandbox.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/651||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||EvalBoardSandbox.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/655||UartTxFifoExtClk.vhd(33);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||EvalBoardSandbox.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/656||UartTxFifoExtClk.vhd(122);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/122
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||EvalBoardSandbox.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/657||UartTxFifoExtClk.vhd(274);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/274
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||EvalBoardSandbox.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/658||UartTx.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||EvalBoardSandbox.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/662||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||EvalBoardSandbox.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/663||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||EvalBoardSandbox.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/666||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||EvalBoardSandbox.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/675||UartRxFifoExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxFifoExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||EvalBoardSandbox.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/676||UartRxExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||EvalBoardSandbox.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/677||UartRxRaw.vhd(32);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxRaw.vhd'/linenumber/32
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||EvalBoardSandbox.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/687||IBufP3.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||EvalBoardSandbox.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/691||ClockDivider2X.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\ClockDivider2X.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||EvalBoardSandbox.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/695||VariableClockDivider2X.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||EvalBoardSandbox.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/699||RegisterSpace.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/14
Implementation;Synthesis||CD638||@W:Signal monitoradcchannelreadindex_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/700||RegisterSpace.vhd(225);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/225
Implementation;Synthesis||CD638||@W:Signal monitoradcspiframeenable_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/701||RegisterSpace.vhd(226);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/226
Implementation;Synthesis||CD638||@W:Signal ux2seljmp_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/702||RegisterSpace.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/243
Implementation;Synthesis||CL169||@W:Pruning unused register PowernEn_i_5. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/705||RegisterSpace.vhd(306);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/306
Implementation;Synthesis||CD630||@N: Synthesizing work.dmdacramflatports.dmdacramflat.||EvalBoardSandbox.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/737||CGraphDmDacRamFlat.vhd(31);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\CGraphDmDacRamFlat.vhd'/linenumber/31
Implementation;Synthesis||CL134||@N: Found RAM dacsetpoints, depth=960, width=24||EvalBoardSandbox.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/740||CGraphDmDacRamFlat.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\CGraphDmDacRamFlat.vhd'/linenumber/49
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp1ports.ibufp1.||EvalBoardSandbox.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/742||IBufP1.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||EvalBoardSandbox.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/746||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd'/linenumber/30
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.31.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/752||DMMain.vhd(725);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/725
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.30.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/753||DMMain.vhd(725);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/725
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.29.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/754||DMMain.vhd(725);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/725
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.28.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/755||DMMain.vhd(725);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/725
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.27.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/756||DMMain.vhd(725);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/725
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.26.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/757||DMMain.vhd(725);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/725
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.25.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/758||DMMain.vhd(725);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/725
Implementation;Synthesis||CL168||@W:Removing instance GenRamDataBus1.24.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EvalBoardSandbox.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/759||DMMain.vhd(725);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/725
Implementation;Synthesis||CL113||@W:Feedback mux created for signal DacSetpointReadAddressChannel[5:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||EvalBoardSandbox.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/796||DMMain.vhd(1451);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1451
Implementation;Synthesis||CL113||@W:Feedback mux created for signal DacSetpointReadedAddressController[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||EvalBoardSandbox.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/797||DMMain.vhd(1451);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1451
Implementation;Synthesis||CL113||@W:Feedback mux created for signal DacSetpointReadAddressController[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||EvalBoardSandbox.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/798||DMMain.vhd(1451);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1451
Implementation;Synthesis||CL113||@W:Feedback mux created for signal DacSetpointReadedAddressDac[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||EvalBoardSandbox.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/799||DMMain.vhd(1451);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1451
Implementation;Synthesis||CL113||@W:Feedback mux created for signal DacSetpointReadAddressDac[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||EvalBoardSandbox.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/800||DMMain.vhd(1451);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1451
Implementation;Synthesis||CL113||@W:Feedback mux created for signal WriteDacs. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||EvalBoardSandbox.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/801||DMMain.vhd(1451);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1451
Implementation;Synthesis||CL113||@W:Feedback mux created for signal DacWriteNextState[0:21]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||EvalBoardSandbox.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/802||DMMain.vhd(1451);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1451
Implementation;Synthesis||CL159||@N: Input Uart0TxFifoCount is unused.||EvalBoardSandbox.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/811||RegisterSpace.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input Uart1TxFifoCount is unused.||EvalBoardSandbox.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/812||RegisterSpace.vhd(95);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/95
Implementation;Synthesis||CL159||@N: Input Uart2TxFifoCount is unused.||EvalBoardSandbox.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/813||RegisterSpace.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/108
Implementation;Synthesis||CL159||@N: Input Uart3TxFifoCount is unused.||EvalBoardSandbox.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/814||RegisterSpace.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/121
Implementation;Synthesis||CL135||@N: Found sequential shift O with address depth of 3 words and data bit width of 1.||EvalBoardSandbox.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/821||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||CL159||@N: Input clk is unused.||EvalBoardSandbox.srr(826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/826||UartRxExtClk.vhd(37);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxExtClk.vhd'/linenumber/37
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register DacWriteNextState.||EvalBoardSandbox.srr(845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/845||DMMain.vhd(1451);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1451
Implementation;Synthesis||CL246||@W:Input port bits 31 to 24 of rambusdatain1(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/870||DMMain.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/58
Implementation;Synthesis||CL159||@N: Input RamBusLatch is unused.||EvalBoardSandbox.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/871||DMMain.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/53
Implementation;Synthesis||CL159||@N: Input RamBusLatch1 is unused.||EvalBoardSandbox.srr(872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/872||DMMain.vhd(62);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input PPS is unused.||EvalBoardSandbox.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/873||DMMain.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/78
Implementation;Synthesis||CL158||@W:Inout Ux1SelJmp is unused||EvalBoardSandbox.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/874||DMMain.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/82
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1010||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1011||oneshot.vhd(58);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.BootupReset.shot_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1012||oneshot.vhd(58);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1013||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1014||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1015||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1016||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.nHVEn1_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1017||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Ux1SelJmp_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1018||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart3OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1019||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart2OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1020||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart1OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1021||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1022||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.PowernEnHV_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1023||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.HVDis2_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1024||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.StartMachine_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1025||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1026||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1027||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[7] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1028||variableclockdivider2x.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1029||variableclockdivider2x.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1030||variableclockdivider2x.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1031||variableclockdivider2x.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1032||variableclockdivider2x.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1033||variableclockdivider2x.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1034||variableclockdivider2x.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1035||variableclockdivider2x.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[3:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1036||clockdivider2x.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\ClockDivider2X.vhd'/linenumber/55
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1037||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1038||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1039||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1040||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1041||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1042||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.we_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1043||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.re_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1044||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_wone_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1045||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_rone_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1046||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.Busy_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1047||uarttx.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.LastGo is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1048||uarttx.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.CurrentState[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1049||uarttxfifoextclk.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.NextState[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1050||uarttxfifoextclk.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1057||evalsandbox_mss_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1058||evalsandbox_mss_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1059||evalsandbox_mss_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1060||evalsandbox_mss_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1061||evalsandbox_mss_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1062||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1063||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1064||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.IBufRxd3.Temp1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1065||ibufp3.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1066||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1067||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1068||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1069||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1070||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.IBufRxd3.Temp2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1071||ibufp3.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1072||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1073||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1074||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1075||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1076||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.IBufRxd3.O is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1077||ibufp3.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1078||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1079||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.RS433_Rx3.Uart.ClkSyncRxd.Temp1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1080||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.RS433_Rx3.Uart.ClkSyncRxd.O is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1081||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_3(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1088||uarttxfifoextclk.vhd(192);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_2(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1089||uarttxfifoextclk.vhd(192);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_1(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1090||uarttxfifoextclk.vhd(192);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance ClkSyncRxd (in view: work.UartRxExtClk_3(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1091||uartrxextclk.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxExtClk.vhd'/linenumber/79
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_0(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1092||uarttxfifoextclk.vhd(192);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufRxd3 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1093||dmmain.vhd(1163);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1163
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1094||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1095||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1096||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1097||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1098||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1099||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1100||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1101||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1102||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1103||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1104||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1105||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkDacWrite[15:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1106||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_4(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1107||spidac.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_3(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1108||spidac.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_2(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1109||spidac.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_1(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1110||spidac.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_0(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1111||spidac.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_5(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1112||spidac.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1113||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1114||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1115||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1116||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1117||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1118||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1119||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1120||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_0(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1121||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_2(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1122||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_4(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1123||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1124||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance TxD (in view: work.UartTx_3(behaviour)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1125||uarttx.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd'/linenumber/59
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1126||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1127||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1128||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1129||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1130||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1131||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1132||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1133||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1134||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1135||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1136||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1137||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance data_r[7:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1138||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance ram[7:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1139||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||BN362||@N: Removing sequential instance Uart3TxFifoData[7:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1140||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31,dsps=34 on top level netlist EvalBoardSandbox ||EvalBoardSandbox.srr(1141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1141||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST ||EvalBoardSandbox.srr(1145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1145||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST ||EvalBoardSandbox.srr(1146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1146||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/11
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||EvalBoardSandbox.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1193||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Users\SKaye\repos7\firmware\DMInterface\Ux1_Ver2\synthesis\EvalBoardSandbox_cck.rpt" .||EvalBoardSandbox.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1235||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1288||evalsandbox_mss_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1289||evalsandbox_mss_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1290||evalsandbox_mss_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1291||evalsandbox_mss_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1292||evalsandbox_mss_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1293||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1294||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1295||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1296||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_i.waddr_r[9:0] (in view: work.gated_fifo_8_10_1_6(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1297||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_i.raddr_r[9:0] (in view: work.gated_fifo_8_10_1_6(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1298||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN114||@W:Removing instance EvalSandbox_MSS_0.SYSRESET_POR (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1299||evalsandbox_mss.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v'/linenumber/483
Implementation;Synthesis||BN115||@N: Removing instance EvalSandbox_MSS_0.CORERESETP_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1300||evalsandbox_mss.v(371);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v'/linenumber/371
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.0.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.0.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1301||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.1.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.1.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1302||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.2.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.2.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1303||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.3.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.3.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1304||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.4.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.4.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1305||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.5.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.5.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1306||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.6.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.6.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1307||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.7.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.7.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1308||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.8.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.8.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1309||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.9.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.9.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1310||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.10.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.10.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1311||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.11.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.11.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1312||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.12.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.12.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1313||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamAddrBus.13.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.13.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1314||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.0.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.0.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1315||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.1.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.1.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1316||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.2.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.2.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1317||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.3.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.3.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1318||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.4.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.4.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1319||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.5.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.5.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1320||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.6.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.6.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1321||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.7.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.7.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1322||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.8.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.8.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1323||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.9.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.9.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1324||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.10.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.10.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1325||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.11.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.11.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1326||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.12.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.12.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1327||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.13.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.13.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1328||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.14.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.14.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1329||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.15.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.15.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1330||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.16.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.16.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1331||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.17.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.17.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1332||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.18.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.18.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1333||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.19.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.19.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1334||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.20.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.20.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1335||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.21.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.21.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1336||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.22.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.22.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1337||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.GenRamDataBus.23.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.23.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1338||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.IBufWrnRd1.Temp1 because it is equivalent to instance DMMainPorts_1.IBufWrnRd.Temp1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1339||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.IBufWrnRd1.O because it is equivalent to instance DMMainPorts_1.IBufWrnRd.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1340||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.DacSetpointReadAddressDac_rep[1:0] because it is equivalent to instance DMMainPorts_1.DacSetpointReadAddressDac[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1341||dmmain.vhd(1451);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1451
Implementation;Synthesis||BN362||@N: Removing sequential instance PPSCountReset (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1342||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||BN362||@N: Removing sequential instance WriteClkDac (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1343||registerspace.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/293
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1344||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1345||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1346||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1347||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1348||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1349||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1350||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1351||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1352||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1353||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1354||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1355||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||FX107||@W:RAM DmDacRam.dacsetpoints[23:0] (in view: work.DMMainPorts(dmmain)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1384||cgraphdmdacramflat.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\CGraphDmDacRamFlat.vhd'/linenumber/49
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart0BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1385||variableclockdivider2x.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart1BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1386||variableclockdivider2x.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart2BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1387||variableclockdivider2x.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart3BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1388||variableclockdivider2x.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance DacSetpointReadAddressChannel[5:0] ||EvalBoardSandbox.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1389||dmmain.vhd(1451);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1451
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance BootupReset.ClkDiv[9:0] ||EvalBoardSandbox.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1390||oneshot.vhd(58);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1392||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1393||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1394||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1395||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1397||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1398||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.waddr_r[9:0] ||EvalBoardSandbox.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1399||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.raddr_r[9:0] ||EvalBoardSandbox.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1400||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1402||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_1(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1403||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1404||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1405||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1407||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1408||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.waddr_r[9:0] ||EvalBoardSandbox.srr(1409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1409||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.raddr_r[9:0] ||EvalBoardSandbox.srr(1410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1410||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1412||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_3(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1413||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1414||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1415||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1417||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1418||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.waddr_r[9:0] ||EvalBoardSandbox.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1419||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.raddr_r[9:0] ||EvalBoardSandbox.srr(1420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1420||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1422||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_5(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1423||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1424||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1425||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1426||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsF_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsE_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1430||spidac.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsE_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsD_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1431||spidac.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsD_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsC_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1432||spidac.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsC_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsB_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1433||spidac.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsB_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsA_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1434||spidac.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacA.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1435||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacB.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1436||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacC.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1437||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacD.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1438||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacE.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1439||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacF.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1440||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacA.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1441||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacB.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1443||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacC.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1445||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacD.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1447||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacE.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1449||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacF.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1451||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.shot_i_arst on CLKINT  I_389 ||EvalBoardSandbox.srr(1483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1483||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart2FifoReset_i_arst on CLKINT  I_390 ||EvalBoardSandbox.srr(1484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1484||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart1FifoReset_i_arst on CLKINT  I_391 ||EvalBoardSandbox.srr(1485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1485||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart0FifoReset_i_arst on CLKINT  I_392 ||EvalBoardSandbox.srr(1486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1486||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart3FifoReset_i_arst on CLKINT  I_393 ||EvalBoardSandbox.srr(1487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1487||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsF_i.SpiRst_arst on CLKINT  I_394 ||EvalBoardSandbox.srr(1488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1488||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsE_i.SpiRst_arst on CLKINT  I_395 ||EvalBoardSandbox.srr(1489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1489||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsD_i.SpiRst_arst on CLKINT  I_396 ||EvalBoardSandbox.srr(1490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1490||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsC_i.SpiRst_arst on CLKINT  I_397 ||EvalBoardSandbox.srr(1491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1491||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsB_i.SpiRst_arst on CLKINT  I_398 ||EvalBoardSandbox.srr(1492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1492||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsA_i.SpiRst_arst on CLKINT  I_399 ||EvalBoardSandbox.srr(1493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1493||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk0 on CLKINT  I_400 ||EvalBoardSandbox.srr(1494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1494||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk2 on CLKINT  I_401 ||EvalBoardSandbox.srr(1495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1495||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk1 on CLKINT  I_402 ||EvalBoardSandbox.srr(1496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1496||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk3 on CLKINT  I_403 ||EvalBoardSandbox.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1497||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk0 on CLKINT  I_404 ||EvalBoardSandbox.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1498||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk2 on CLKINT  I_405 ||EvalBoardSandbox.srr(1499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1499||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk1 on CLKINT  I_406 ||EvalBoardSandbox.srr(1500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1500||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk3 on CLKINT  I_407 ||EvalBoardSandbox.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1501||null;null
Implementation;Synthesis||MT615||@N: Found clock CLK0_PAD with period 19.61ns ||EvalBoardSandbox.srr(1539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1539||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 9.80ns ||EvalBoardSandbox.srr(1540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1540||null;null
Implementation;Synthesis||MT615||@N: Found clock EvalSandbox_MSS_0/CCC_0/GL0 with period 9.80ns ||EvalBoardSandbox.srr(1541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1541||null;null
Implementation;Synthesis||MT548||@W:Source for clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.||EvalBoardSandbox.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1576||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/8
Implementation;Synthesis||MT548||@W:Source for clock uart0clk not found in netlist.||EvalBoardSandbox.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1577||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT548||@W:Source for clock uart0txclk not found in netlist.||EvalBoardSandbox.srr(1578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1578||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT548||@W:Source for clock uart1clk not found in netlist.||EvalBoardSandbox.srr(1579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1579||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/14
Implementation;Synthesis||MT548||@W:Source for clock uart1txclk not found in netlist.||EvalBoardSandbox.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1580||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/15
Implementation;Synthesis||MT548||@W:Source for clock uart2clk not found in netlist.||EvalBoardSandbox.srr(1581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1581||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/16
Implementation;Synthesis||MT548||@W:Source for clock uart2txclk not found in netlist.||EvalBoardSandbox.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1582||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/17
Implementation;Synthesis||MT548||@W:Source for clock uart3clk not found in netlist.||EvalBoardSandbox.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1583||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MT548||@W:Source for clock uart3txclk not found in netlist.||EvalBoardSandbox.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1584||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/19
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1892||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/20
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1893||synthesis.fdc(21);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/21
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1894||synthesis.fdc(22);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/22
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1895||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/23
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1896||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/24
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1897||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/25
Implementation;Place and Route;RootName:EvalBoardSandbox
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 8 Info(s)||EvalBoardSandbox_layout_log.log;liberoaction://open_report/file/EvalBoardSandbox_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:EvalBoardSandbox
Implementation;Generate Bitstream||(null)||Info: Interrupted by user!||(null);(null)||(null);(null)
