
MVCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000481c  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c18  080049c8  080049c8  000149c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055e0  080055e0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080055e0  080055e0  000155e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055e8  080055e8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055e8  080055e8  000155e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080055ec  080055ec  000155ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080055f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d30  2000000c  080055fc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000d3c  080055fc  00020d3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000112fd  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000025cb  00000000  00000000  00031339  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ff0  00000000  00000000  00033908  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ed8  00000000  00000000  000348f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000257b6  00000000  00000000  000357d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d4c6  00000000  00000000  0005af86  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e31b9  00000000  00000000  0006844c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014b605  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000438c  00000000  00000000  0014b680  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000000c 	.word	0x2000000c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080049b0 	.word	0x080049b0

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000010 	.word	0x20000010
 80001e8:	080049b0 	.word	0x080049b0

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032a:	f1a4 0401 	sub.w	r4, r4, #1
 800032e:	d1e9      	bne.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004d6:	bf08      	it	eq
 80004d8:	4770      	bxeq	lr
 80004da:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004de:	bf04      	itt	eq
 80004e0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f4:	e71c      	b.n	8000330 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_ul2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f04f 0500 	mov.w	r5, #0
 8000506:	e00a      	b.n	800051e <__aeabi_l2d+0x16>

08000508 <__aeabi_l2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000516:	d502      	bpl.n	800051e <__aeabi_l2d+0x16>
 8000518:	4240      	negs	r0, r0
 800051a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000522:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000526:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052a:	f43f aed8 	beq.w	80002de <__adddf3+0xe6>
 800052e:	f04f 0203 	mov.w	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053e:	bf18      	it	ne
 8000540:	3203      	addne	r2, #3
 8000542:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000546:	f1c2 0320 	rsb	r3, r2, #32
 800054a:	fa00 fc03 	lsl.w	ip, r0, r3
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 fe03 	lsl.w	lr, r1, r3
 8000556:	ea40 000e 	orr.w	r0, r0, lr
 800055a:	fa21 f102 	lsr.w	r1, r1, r2
 800055e:	4414      	add	r4, r2
 8000560:	e6bd      	b.n	80002de <__adddf3+0xe6>
 8000562:	bf00      	nop

08000564 <__aeabi_d2iz>:
 8000564:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000568:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800056c:	d215      	bcs.n	800059a <__aeabi_d2iz+0x36>
 800056e:	d511      	bpl.n	8000594 <__aeabi_d2iz+0x30>
 8000570:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000574:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000578:	d912      	bls.n	80005a0 <__aeabi_d2iz+0x3c>
 800057a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800057e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000582:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000586:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800058a:	fa23 f002 	lsr.w	r0, r3, r2
 800058e:	bf18      	it	ne
 8000590:	4240      	negne	r0, r0
 8000592:	4770      	bx	lr
 8000594:	f04f 0000 	mov.w	r0, #0
 8000598:	4770      	bx	lr
 800059a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800059e:	d105      	bne.n	80005ac <__aeabi_d2iz+0x48>
 80005a0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80005a4:	bf08      	it	eq
 80005a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80005aa:	4770      	bx	lr
 80005ac:	f04f 0000 	mov.w	r0, #0
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <__aeabi_d2uiz>:
 80005b4:	004a      	lsls	r2, r1, #1
 80005b6:	d211      	bcs.n	80005dc <__aeabi_d2uiz+0x28>
 80005b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80005bc:	d211      	bcs.n	80005e2 <__aeabi_d2uiz+0x2e>
 80005be:	d50d      	bpl.n	80005dc <__aeabi_d2uiz+0x28>
 80005c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80005c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005c8:	d40e      	bmi.n	80005e8 <__aeabi_d2uiz+0x34>
 80005ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80005d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80005d6:	fa23 f002 	lsr.w	r0, r3, r2
 80005da:	4770      	bx	lr
 80005dc:	f04f 0000 	mov.w	r0, #0
 80005e0:	4770      	bx	lr
 80005e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80005e6:	d102      	bne.n	80005ee <__aeabi_d2uiz+0x3a>
 80005e8:	f04f 30ff 	mov.w	r0, #4294967295
 80005ec:	4770      	bx	lr
 80005ee:	f04f 0000 	mov.w	r0, #0
 80005f2:	4770      	bx	lr

080005f4 <__aeabi_uldivmod>:
 80005f4:	b953      	cbnz	r3, 800060c <__aeabi_uldivmod+0x18>
 80005f6:	b94a      	cbnz	r2, 800060c <__aeabi_uldivmod+0x18>
 80005f8:	2900      	cmp	r1, #0
 80005fa:	bf08      	it	eq
 80005fc:	2800      	cmpeq	r0, #0
 80005fe:	bf1c      	itt	ne
 8000600:	f04f 31ff 	movne.w	r1, #4294967295
 8000604:	f04f 30ff 	movne.w	r0, #4294967295
 8000608:	f000 b972 	b.w	80008f0 <__aeabi_idiv0>
 800060c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000610:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000614:	f000 f806 	bl	8000624 <__udivmoddi4>
 8000618:	f8dd e004 	ldr.w	lr, [sp, #4]
 800061c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000620:	b004      	add	sp, #16
 8000622:	4770      	bx	lr

08000624 <__udivmoddi4>:
 8000624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000628:	9e08      	ldr	r6, [sp, #32]
 800062a:	4604      	mov	r4, r0
 800062c:	4688      	mov	r8, r1
 800062e:	2b00      	cmp	r3, #0
 8000630:	d14b      	bne.n	80006ca <__udivmoddi4+0xa6>
 8000632:	428a      	cmp	r2, r1
 8000634:	4615      	mov	r5, r2
 8000636:	d967      	bls.n	8000708 <__udivmoddi4+0xe4>
 8000638:	fab2 f282 	clz	r2, r2
 800063c:	b14a      	cbz	r2, 8000652 <__udivmoddi4+0x2e>
 800063e:	f1c2 0720 	rsb	r7, r2, #32
 8000642:	fa01 f302 	lsl.w	r3, r1, r2
 8000646:	fa20 f707 	lsr.w	r7, r0, r7
 800064a:	4095      	lsls	r5, r2
 800064c:	ea47 0803 	orr.w	r8, r7, r3
 8000650:	4094      	lsls	r4, r2
 8000652:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000656:	0c23      	lsrs	r3, r4, #16
 8000658:	fbb8 f7fe 	udiv	r7, r8, lr
 800065c:	fa1f fc85 	uxth.w	ip, r5
 8000660:	fb0e 8817 	mls	r8, lr, r7, r8
 8000664:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000668:	fb07 f10c 	mul.w	r1, r7, ip
 800066c:	4299      	cmp	r1, r3
 800066e:	d909      	bls.n	8000684 <__udivmoddi4+0x60>
 8000670:	18eb      	adds	r3, r5, r3
 8000672:	f107 30ff 	add.w	r0, r7, #4294967295
 8000676:	f080 811b 	bcs.w	80008b0 <__udivmoddi4+0x28c>
 800067a:	4299      	cmp	r1, r3
 800067c:	f240 8118 	bls.w	80008b0 <__udivmoddi4+0x28c>
 8000680:	3f02      	subs	r7, #2
 8000682:	442b      	add	r3, r5
 8000684:	1a5b      	subs	r3, r3, r1
 8000686:	b2a4      	uxth	r4, r4
 8000688:	fbb3 f0fe 	udiv	r0, r3, lr
 800068c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000690:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000694:	fb00 fc0c 	mul.w	ip, r0, ip
 8000698:	45a4      	cmp	ip, r4
 800069a:	d909      	bls.n	80006b0 <__udivmoddi4+0x8c>
 800069c:	192c      	adds	r4, r5, r4
 800069e:	f100 33ff 	add.w	r3, r0, #4294967295
 80006a2:	f080 8107 	bcs.w	80008b4 <__udivmoddi4+0x290>
 80006a6:	45a4      	cmp	ip, r4
 80006a8:	f240 8104 	bls.w	80008b4 <__udivmoddi4+0x290>
 80006ac:	3802      	subs	r0, #2
 80006ae:	442c      	add	r4, r5
 80006b0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80006b4:	eba4 040c 	sub.w	r4, r4, ip
 80006b8:	2700      	movs	r7, #0
 80006ba:	b11e      	cbz	r6, 80006c4 <__udivmoddi4+0xa0>
 80006bc:	40d4      	lsrs	r4, r2
 80006be:	2300      	movs	r3, #0
 80006c0:	e9c6 4300 	strd	r4, r3, [r6]
 80006c4:	4639      	mov	r1, r7
 80006c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006ca:	428b      	cmp	r3, r1
 80006cc:	d909      	bls.n	80006e2 <__udivmoddi4+0xbe>
 80006ce:	2e00      	cmp	r6, #0
 80006d0:	f000 80eb 	beq.w	80008aa <__udivmoddi4+0x286>
 80006d4:	2700      	movs	r7, #0
 80006d6:	e9c6 0100 	strd	r0, r1, [r6]
 80006da:	4638      	mov	r0, r7
 80006dc:	4639      	mov	r1, r7
 80006de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006e2:	fab3 f783 	clz	r7, r3
 80006e6:	2f00      	cmp	r7, #0
 80006e8:	d147      	bne.n	800077a <__udivmoddi4+0x156>
 80006ea:	428b      	cmp	r3, r1
 80006ec:	d302      	bcc.n	80006f4 <__udivmoddi4+0xd0>
 80006ee:	4282      	cmp	r2, r0
 80006f0:	f200 80fa 	bhi.w	80008e8 <__udivmoddi4+0x2c4>
 80006f4:	1a84      	subs	r4, r0, r2
 80006f6:	eb61 0303 	sbc.w	r3, r1, r3
 80006fa:	2001      	movs	r0, #1
 80006fc:	4698      	mov	r8, r3
 80006fe:	2e00      	cmp	r6, #0
 8000700:	d0e0      	beq.n	80006c4 <__udivmoddi4+0xa0>
 8000702:	e9c6 4800 	strd	r4, r8, [r6]
 8000706:	e7dd      	b.n	80006c4 <__udivmoddi4+0xa0>
 8000708:	b902      	cbnz	r2, 800070c <__udivmoddi4+0xe8>
 800070a:	deff      	udf	#255	; 0xff
 800070c:	fab2 f282 	clz	r2, r2
 8000710:	2a00      	cmp	r2, #0
 8000712:	f040 808f 	bne.w	8000834 <__udivmoddi4+0x210>
 8000716:	1b49      	subs	r1, r1, r5
 8000718:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800071c:	fa1f f885 	uxth.w	r8, r5
 8000720:	2701      	movs	r7, #1
 8000722:	fbb1 fcfe 	udiv	ip, r1, lr
 8000726:	0c23      	lsrs	r3, r4, #16
 8000728:	fb0e 111c 	mls	r1, lr, ip, r1
 800072c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000730:	fb08 f10c 	mul.w	r1, r8, ip
 8000734:	4299      	cmp	r1, r3
 8000736:	d907      	bls.n	8000748 <__udivmoddi4+0x124>
 8000738:	18eb      	adds	r3, r5, r3
 800073a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800073e:	d202      	bcs.n	8000746 <__udivmoddi4+0x122>
 8000740:	4299      	cmp	r1, r3
 8000742:	f200 80cd 	bhi.w	80008e0 <__udivmoddi4+0x2bc>
 8000746:	4684      	mov	ip, r0
 8000748:	1a59      	subs	r1, r3, r1
 800074a:	b2a3      	uxth	r3, r4
 800074c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000750:	fb0e 1410 	mls	r4, lr, r0, r1
 8000754:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000758:	fb08 f800 	mul.w	r8, r8, r0
 800075c:	45a0      	cmp	r8, r4
 800075e:	d907      	bls.n	8000770 <__udivmoddi4+0x14c>
 8000760:	192c      	adds	r4, r5, r4
 8000762:	f100 33ff 	add.w	r3, r0, #4294967295
 8000766:	d202      	bcs.n	800076e <__udivmoddi4+0x14a>
 8000768:	45a0      	cmp	r8, r4
 800076a:	f200 80b6 	bhi.w	80008da <__udivmoddi4+0x2b6>
 800076e:	4618      	mov	r0, r3
 8000770:	eba4 0408 	sub.w	r4, r4, r8
 8000774:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000778:	e79f      	b.n	80006ba <__udivmoddi4+0x96>
 800077a:	f1c7 0c20 	rsb	ip, r7, #32
 800077e:	40bb      	lsls	r3, r7
 8000780:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000784:	ea4e 0e03 	orr.w	lr, lr, r3
 8000788:	fa01 f407 	lsl.w	r4, r1, r7
 800078c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000790:	fa21 f30c 	lsr.w	r3, r1, ip
 8000794:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000798:	4325      	orrs	r5, r4
 800079a:	fbb3 f9f8 	udiv	r9, r3, r8
 800079e:	0c2c      	lsrs	r4, r5, #16
 80007a0:	fb08 3319 	mls	r3, r8, r9, r3
 80007a4:	fa1f fa8e 	uxth.w	sl, lr
 80007a8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80007ac:	fb09 f40a 	mul.w	r4, r9, sl
 80007b0:	429c      	cmp	r4, r3
 80007b2:	fa02 f207 	lsl.w	r2, r2, r7
 80007b6:	fa00 f107 	lsl.w	r1, r0, r7
 80007ba:	d90b      	bls.n	80007d4 <__udivmoddi4+0x1b0>
 80007bc:	eb1e 0303 	adds.w	r3, lr, r3
 80007c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80007c4:	f080 8087 	bcs.w	80008d6 <__udivmoddi4+0x2b2>
 80007c8:	429c      	cmp	r4, r3
 80007ca:	f240 8084 	bls.w	80008d6 <__udivmoddi4+0x2b2>
 80007ce:	f1a9 0902 	sub.w	r9, r9, #2
 80007d2:	4473      	add	r3, lr
 80007d4:	1b1b      	subs	r3, r3, r4
 80007d6:	b2ad      	uxth	r5, r5
 80007d8:	fbb3 f0f8 	udiv	r0, r3, r8
 80007dc:	fb08 3310 	mls	r3, r8, r0, r3
 80007e0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80007e4:	fb00 fa0a 	mul.w	sl, r0, sl
 80007e8:	45a2      	cmp	sl, r4
 80007ea:	d908      	bls.n	80007fe <__udivmoddi4+0x1da>
 80007ec:	eb1e 0404 	adds.w	r4, lr, r4
 80007f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80007f4:	d26b      	bcs.n	80008ce <__udivmoddi4+0x2aa>
 80007f6:	45a2      	cmp	sl, r4
 80007f8:	d969      	bls.n	80008ce <__udivmoddi4+0x2aa>
 80007fa:	3802      	subs	r0, #2
 80007fc:	4474      	add	r4, lr
 80007fe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000802:	fba0 8902 	umull	r8, r9, r0, r2
 8000806:	eba4 040a 	sub.w	r4, r4, sl
 800080a:	454c      	cmp	r4, r9
 800080c:	46c2      	mov	sl, r8
 800080e:	464b      	mov	r3, r9
 8000810:	d354      	bcc.n	80008bc <__udivmoddi4+0x298>
 8000812:	d051      	beq.n	80008b8 <__udivmoddi4+0x294>
 8000814:	2e00      	cmp	r6, #0
 8000816:	d069      	beq.n	80008ec <__udivmoddi4+0x2c8>
 8000818:	ebb1 050a 	subs.w	r5, r1, sl
 800081c:	eb64 0403 	sbc.w	r4, r4, r3
 8000820:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000824:	40fd      	lsrs	r5, r7
 8000826:	40fc      	lsrs	r4, r7
 8000828:	ea4c 0505 	orr.w	r5, ip, r5
 800082c:	e9c6 5400 	strd	r5, r4, [r6]
 8000830:	2700      	movs	r7, #0
 8000832:	e747      	b.n	80006c4 <__udivmoddi4+0xa0>
 8000834:	f1c2 0320 	rsb	r3, r2, #32
 8000838:	fa20 f703 	lsr.w	r7, r0, r3
 800083c:	4095      	lsls	r5, r2
 800083e:	fa01 f002 	lsl.w	r0, r1, r2
 8000842:	fa21 f303 	lsr.w	r3, r1, r3
 8000846:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800084a:	4338      	orrs	r0, r7
 800084c:	0c01      	lsrs	r1, r0, #16
 800084e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000852:	fa1f f885 	uxth.w	r8, r5
 8000856:	fb0e 3317 	mls	r3, lr, r7, r3
 800085a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800085e:	fb07 f308 	mul.w	r3, r7, r8
 8000862:	428b      	cmp	r3, r1
 8000864:	fa04 f402 	lsl.w	r4, r4, r2
 8000868:	d907      	bls.n	800087a <__udivmoddi4+0x256>
 800086a:	1869      	adds	r1, r5, r1
 800086c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000870:	d22f      	bcs.n	80008d2 <__udivmoddi4+0x2ae>
 8000872:	428b      	cmp	r3, r1
 8000874:	d92d      	bls.n	80008d2 <__udivmoddi4+0x2ae>
 8000876:	3f02      	subs	r7, #2
 8000878:	4429      	add	r1, r5
 800087a:	1acb      	subs	r3, r1, r3
 800087c:	b281      	uxth	r1, r0
 800087e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000882:	fb0e 3310 	mls	r3, lr, r0, r3
 8000886:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800088a:	fb00 f308 	mul.w	r3, r0, r8
 800088e:	428b      	cmp	r3, r1
 8000890:	d907      	bls.n	80008a2 <__udivmoddi4+0x27e>
 8000892:	1869      	adds	r1, r5, r1
 8000894:	f100 3cff 	add.w	ip, r0, #4294967295
 8000898:	d217      	bcs.n	80008ca <__udivmoddi4+0x2a6>
 800089a:	428b      	cmp	r3, r1
 800089c:	d915      	bls.n	80008ca <__udivmoddi4+0x2a6>
 800089e:	3802      	subs	r0, #2
 80008a0:	4429      	add	r1, r5
 80008a2:	1ac9      	subs	r1, r1, r3
 80008a4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80008a8:	e73b      	b.n	8000722 <__udivmoddi4+0xfe>
 80008aa:	4637      	mov	r7, r6
 80008ac:	4630      	mov	r0, r6
 80008ae:	e709      	b.n	80006c4 <__udivmoddi4+0xa0>
 80008b0:	4607      	mov	r7, r0
 80008b2:	e6e7      	b.n	8000684 <__udivmoddi4+0x60>
 80008b4:	4618      	mov	r0, r3
 80008b6:	e6fb      	b.n	80006b0 <__udivmoddi4+0x8c>
 80008b8:	4541      	cmp	r1, r8
 80008ba:	d2ab      	bcs.n	8000814 <__udivmoddi4+0x1f0>
 80008bc:	ebb8 0a02 	subs.w	sl, r8, r2
 80008c0:	eb69 020e 	sbc.w	r2, r9, lr
 80008c4:	3801      	subs	r0, #1
 80008c6:	4613      	mov	r3, r2
 80008c8:	e7a4      	b.n	8000814 <__udivmoddi4+0x1f0>
 80008ca:	4660      	mov	r0, ip
 80008cc:	e7e9      	b.n	80008a2 <__udivmoddi4+0x27e>
 80008ce:	4618      	mov	r0, r3
 80008d0:	e795      	b.n	80007fe <__udivmoddi4+0x1da>
 80008d2:	4667      	mov	r7, ip
 80008d4:	e7d1      	b.n	800087a <__udivmoddi4+0x256>
 80008d6:	4681      	mov	r9, r0
 80008d8:	e77c      	b.n	80007d4 <__udivmoddi4+0x1b0>
 80008da:	3802      	subs	r0, #2
 80008dc:	442c      	add	r4, r5
 80008de:	e747      	b.n	8000770 <__udivmoddi4+0x14c>
 80008e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80008e4:	442b      	add	r3, r5
 80008e6:	e72f      	b.n	8000748 <__udivmoddi4+0x124>
 80008e8:	4638      	mov	r0, r7
 80008ea:	e708      	b.n	80006fe <__udivmoddi4+0xda>
 80008ec:	4637      	mov	r7, r6
 80008ee:	e6e9      	b.n	80006c4 <__udivmoddi4+0xa0>

080008f0 <__aeabi_idiv0>:
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop

080008f4 <MVCD_delay_us>:

#define RST_PIN GPIO_PIN_14
#define RST_PORT GPIOF

void MVCD_delay_us (uint16_t us)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b083      	sub	sp, #12
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	4603      	mov	r3, r0
 80008fc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 80008fe:	4b08      	ldr	r3, [pc, #32]	; (8000920 <MVCD_delay_us+0x2c>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	2200      	movs	r2, #0
 8000904:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 8000906:	bf00      	nop
 8000908:	4b05      	ldr	r3, [pc, #20]	; (8000920 <MVCD_delay_us+0x2c>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800090e:	88fb      	ldrh	r3, [r7, #6]
 8000910:	429a      	cmp	r2, r3
 8000912:	d3f9      	bcc.n	8000908 <MVCD_delay_us+0x14>
}
 8000914:	bf00      	nop
 8000916:	370c      	adds	r7, #12
 8000918:	46bd      	mov	sp, r7
 800091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091e:	4770      	bx	lr
 8000920:	20000870 	.word	0x20000870

08000924 <MVCD_SendByte_SPI>:

void MVCD_SendByte_SPI(uint8_t byte)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	71fb      	strb	r3, [r7, #7]
	for(int i=0;i<8;i++)
 800092e:	2300      	movs	r3, #0
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	e023      	b.n	800097c <MVCD_SendByte_SPI+0x58>
	{
		if((byte<<i)&0x80)
 8000934:	79fa      	ldrb	r2, [r7, #7]
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	fa02 f303 	lsl.w	r3, r2, r3
 800093c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000940:	2b00      	cmp	r3, #0
 8000942:	d006      	beq.n	8000952 <MVCD_SendByte_SPI+0x2e>
			{
				HAL_GPIO_WritePin(SID_PORT, SID_PIN, GPIO_PIN_SET);  // SID=1  OR MOSI
 8000944:	2201      	movs	r2, #1
 8000946:	f44f 7100 	mov.w	r1, #512	; 0x200
 800094a:	4810      	ldr	r0, [pc, #64]	; (800098c <MVCD_SendByte_SPI+0x68>)
 800094c:	f002 f81e 	bl	800298c <HAL_GPIO_WritePin>
 8000950:	e005      	b.n	800095e <MVCD_SendByte_SPI+0x3a>
			}

		else HAL_GPIO_WritePin(SID_PORT, SID_PIN, GPIO_PIN_RESET);  // SID=0
 8000952:	2200      	movs	r2, #0
 8000954:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000958:	480c      	ldr	r0, [pc, #48]	; (800098c <MVCD_SendByte_SPI+0x68>)
 800095a:	f002 f817 	bl	800298c <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SCLK_PORT, SCLK_PIN, GPIO_PIN_RESET);  // SCLK =0  OR SCK
 800095e:	2200      	movs	r2, #0
 8000960:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000964:	480a      	ldr	r0, [pc, #40]	; (8000990 <MVCD_SendByte_SPI+0x6c>)
 8000966:	f002 f811 	bl	800298c <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SCLK_PORT, SCLK_PIN, GPIO_PIN_SET);  // SCLK=1
 800096a:	2201      	movs	r2, #1
 800096c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000970:	4807      	ldr	r0, [pc, #28]	; (8000990 <MVCD_SendByte_SPI+0x6c>)
 8000972:	f002 f80b 	bl	800298c <HAL_GPIO_WritePin>
	for(int i=0;i<8;i++)
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	3301      	adds	r3, #1
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	2b07      	cmp	r3, #7
 8000980:	ddd8      	ble.n	8000934 <MVCD_SendByte_SPI+0x10>
	}
}
 8000982:	bf00      	nop
 8000984:	3710      	adds	r7, #16
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40021000 	.word	0x40021000
 8000990:	40021400 	.word	0x40021400

08000994 <MVCD_ST7920_Send>:

void MVCD_ST7920_Send(uint8_t data, int modflag) //modflag - (data 1), (cmd 0)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	4603      	mov	r3, r0
 800099c:	6039      	str	r1, [r7, #0]
 800099e:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);  // PUll the CS high
 80009a0:	2201      	movs	r2, #1
 80009a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009a6:	4813      	ldr	r0, [pc, #76]	; (80009f4 <MVCD_ST7920_Send+0x60>)
 80009a8:	f001 fff0 	bl	800298c <HAL_GPIO_WritePin>

	MVCD_SendByte_SPI(0xf8+(modflag<<1));  // send the SYNC + RS(1)
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	005b      	lsls	r3, r3, #1
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	3b08      	subs	r3, #8
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	4618      	mov	r0, r3
 80009ba:	f7ff ffb3 	bl	8000924 <MVCD_SendByte_SPI>
	MVCD_SendByte_SPI(data&0xf0);  // send the higher nibble first
 80009be:	79fb      	ldrb	r3, [r7, #7]
 80009c0:	f023 030f 	bic.w	r3, r3, #15
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	4618      	mov	r0, r3
 80009c8:	f7ff ffac 	bl	8000924 <MVCD_SendByte_SPI>
	MVCD_SendByte_SPI((data<<4)&0xf0);  // send the lower nibble
 80009cc:	79fb      	ldrb	r3, [r7, #7]
 80009ce:	011b      	lsls	r3, r3, #4
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	4618      	mov	r0, r3
 80009d4:	f7ff ffa6 	bl	8000924 <MVCD_SendByte_SPI>
	MVCD_delay_us(10);
 80009d8:	200a      	movs	r0, #10
 80009da:	f7ff ff8b 	bl	80008f4 <MVCD_delay_us>
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);  // PUll the CS LOW
 80009de:	2200      	movs	r2, #0
 80009e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009e4:	4803      	ldr	r0, [pc, #12]	; (80009f4 <MVCD_ST7920_Send+0x60>)
 80009e6:	f001 ffd1 	bl	800298c <HAL_GPIO_WritePin>
}
 80009ea:	bf00      	nop
 80009ec:	3708      	adds	r7, #8
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	40021000 	.word	0x40021000

080009f8 <MVCD_ST7920_baseinit>:

void MVCD_ST7920_baseinit(){
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);  // RESET=0
 80009fc:	2200      	movs	r2, #0
 80009fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a02:	4822      	ldr	r0, [pc, #136]	; (8000a8c <MVCD_ST7920_baseinit+0x94>)
 8000a04:	f001 ffc2 	bl	800298c <HAL_GPIO_WritePin>
	HAL_Delay(10);   // wait for 10ms
 8000a08:	200a      	movs	r0, #10
 8000a0a:	f001 f89f 	bl	8001b4c <HAL_Delay>
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);  // RESET=1
 8000a0e:	2201      	movs	r2, #1
 8000a10:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a14:	481d      	ldr	r0, [pc, #116]	; (8000a8c <MVCD_ST7920_baseinit+0x94>)
 8000a16:	f001 ffb9 	bl	800298c <HAL_GPIO_WritePin>

	HAL_Delay(50);   //wait for >40 ms
 8000a1a:	2032      	movs	r0, #50	; 0x32
 8000a1c:	f001 f896 	bl	8001b4c <HAL_Delay>


	MVCD_ST7920_Send(0x30,CMD);  // 8bit mode
 8000a20:	2100      	movs	r1, #0
 8000a22:	2030      	movs	r0, #48	; 0x30
 8000a24:	f7ff ffb6 	bl	8000994 <MVCD_ST7920_Send>
	MVCD_delay_us(110);  //  >100us delay
 8000a28:	206e      	movs	r0, #110	; 0x6e
 8000a2a:	f7ff ff63 	bl	80008f4 <MVCD_delay_us>

	MVCD_ST7920_Send(0x30,CMD);  // 8bit mode
 8000a2e:	2100      	movs	r1, #0
 8000a30:	2030      	movs	r0, #48	; 0x30
 8000a32:	f7ff ffaf 	bl	8000994 <MVCD_ST7920_Send>
	MVCD_delay_us(40);  // >37us delay
 8000a36:	2028      	movs	r0, #40	; 0x28
 8000a38:	f7ff ff5c 	bl	80008f4 <MVCD_delay_us>

	MVCD_ST7920_Send(0x08,CMD);  // D=0, C=0, B=0
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	2008      	movs	r0, #8
 8000a40:	f7ff ffa8 	bl	8000994 <MVCD_ST7920_Send>
	MVCD_delay_us(110);  // >100us delay
 8000a44:	206e      	movs	r0, #110	; 0x6e
 8000a46:	f7ff ff55 	bl	80008f4 <MVCD_delay_us>

	MVCD_ST7920_Send(0x01,CMD);  // clear screen
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	f7ff ffa1 	bl	8000994 <MVCD_ST7920_Send>
	HAL_Delay(12);  // >10 ms delay
 8000a52:	200c      	movs	r0, #12
 8000a54:	f001 f87a 	bl	8001b4c <HAL_Delay>


	MVCD_ST7920_Send(0x06,CMD);  // cursor increment right no shift
 8000a58:	2100      	movs	r1, #0
 8000a5a:	2006      	movs	r0, #6
 8000a5c:	f7ff ff9a 	bl	8000994 <MVCD_ST7920_Send>
	HAL_Delay(1);  // 1ms delay
 8000a60:	2001      	movs	r0, #1
 8000a62:	f001 f873 	bl	8001b4c <HAL_Delay>

	MVCD_ST7920_Send(0x0C,CMD);  // D=1, C=0, B=0
 8000a66:	2100      	movs	r1, #0
 8000a68:	200c      	movs	r0, #12
 8000a6a:	f7ff ff93 	bl	8000994 <MVCD_ST7920_Send>
    HAL_Delay(1);  // 1ms delay
 8000a6e:	2001      	movs	r0, #1
 8000a70:	f001 f86c 	bl	8001b4c <HAL_Delay>

    MVCD_ST7920_Send(0x02,CMD);  // return to home
 8000a74:	2100      	movs	r1, #0
 8000a76:	2002      	movs	r0, #2
 8000a78:	f7ff ff8c 	bl	8000994 <MVCD_ST7920_Send>
	HAL_Delay(1);  // 1ms delay
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	f001 f865 	bl	8001b4c <HAL_Delay>
	HAL_Delay(2);
 8000a82:	2002      	movs	r0, #2
 8000a84:	f001 f862 	bl	8001b4c <HAL_Delay>
}
 8000a88:	bf00      	nop
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40021400 	.word	0x40021400

08000a90 <MVCD_ST7920_GraphicMode>:

void MVCD_ST7920_GraphicMode (_Bool enable)   // 1-enable, 0-disable
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	4603      	mov	r3, r0
 8000a98:	71fb      	strb	r3, [r7, #7]
	if (enable == ON)
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d015      	beq.n	8000acc <MVCD_ST7920_GraphicMode+0x3c>
	{
		MVCD_ST7920_Send(0x30,CMD);  // 8 bit mode
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	2030      	movs	r0, #48	; 0x30
 8000aa4:	f7ff ff76 	bl	8000994 <MVCD_ST7920_Send>
		HAL_Delay (1);
 8000aa8:	2001      	movs	r0, #1
 8000aaa:	f001 f84f 	bl	8001b4c <HAL_Delay>
		MVCD_ST7920_Send(0x34,CMD);  // switch to Extended instructions
 8000aae:	2100      	movs	r1, #0
 8000ab0:	2034      	movs	r0, #52	; 0x34
 8000ab2:	f7ff ff6f 	bl	8000994 <MVCD_ST7920_Send>
		HAL_Delay (1);
 8000ab6:	2001      	movs	r0, #1
 8000ab8:	f001 f848 	bl	8001b4c <HAL_Delay>
		MVCD_ST7920_Send(0x36,CMD);  // enable graphics
 8000abc:	2100      	movs	r1, #0
 8000abe:	2036      	movs	r0, #54	; 0x36
 8000ac0:	f7ff ff68 	bl	8000994 <MVCD_ST7920_Send>
		HAL_Delay (1);
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	f001 f841 	bl	8001b4c <HAL_Delay>
	else if (enable == OFF)
	{
		MVCD_ST7920_Send(0x30,CMD);  // 8 bit mode
		HAL_Delay (1);
	}
}
 8000aca:	e00c      	b.n	8000ae6 <MVCD_ST7920_GraphicMode+0x56>
	else if (enable == OFF)
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	f083 0301 	eor.w	r3, r3, #1
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d006      	beq.n	8000ae6 <MVCD_ST7920_GraphicMode+0x56>
		MVCD_ST7920_Send(0x30,CMD);  // 8 bit mode
 8000ad8:	2100      	movs	r1, #0
 8000ada:	2030      	movs	r0, #48	; 0x30
 8000adc:	f7ff ff5a 	bl	8000994 <MVCD_ST7920_Send>
		HAL_Delay (1);
 8000ae0:	2001      	movs	r0, #1
 8000ae2:	f001 f833 	bl	8001b4c <HAL_Delay>
}
 8000ae6:	bf00      	nop
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
	...

08000af0 <MVCD_dot_xy>:


void MVCD_dot_xy(int x,int y){
 8000af0:	b5b0      	push	{r4, r5, r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	6039      	str	r1, [r7, #0]
    int flx = (int)floor(x/16);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	da00      	bge.n	8000b02 <MVCD_dot_xy+0x12>
 8000b00:	330f      	adds	r3, #15
 8000b02:	111b      	asrs	r3, r3, #4
 8000b04:	4618      	mov	r0, r3
 8000b06:	f7ff fcc3 	bl	8000490 <__aeabi_i2d>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	460c      	mov	r4, r1
 8000b0e:	4618      	mov	r0, r3
 8000b10:	4621      	mov	r1, r4
 8000b12:	f7ff fd27 	bl	8000564 <__aeabi_d2iz>
 8000b16:	4603      	mov	r3, r0
 8000b18:	60fb      	str	r3, [r7, #12]
    prv_val[flx][y] |= (0x8000 >> x%16);
 8000b1a:	493a      	ldr	r1, [pc, #232]	; (8000c04 <MVCD_dot_xy+0x114>)
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	019a      	lsls	r2, r3, #6
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	4413      	add	r3, r2
 8000b24:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	4259      	negs	r1, r3
 8000b2c:	f003 030f 	and.w	r3, r3, #15
 8000b30:	f001 010f 	and.w	r1, r1, #15
 8000b34:	bf58      	it	pl
 8000b36:	424b      	negpl	r3, r1
 8000b38:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b3c:	fa41 f303 	asr.w	r3, r1, r3
 8000b40:	431a      	orrs	r2, r3
 8000b42:	4830      	ldr	r0, [pc, #192]	; (8000c04 <MVCD_dot_xy+0x114>)
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	0199      	lsls	r1, r3, #6
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	440b      	add	r3, r1
 8000b4c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    MVCD_ST7920_Send(0x36, CMD);
 8000b50:	2100      	movs	r1, #0
 8000b52:	2036      	movs	r0, #54	; 0x36
 8000b54:	f7ff ff1e 	bl	8000994 <MVCD_ST7920_Send>
    MVCD_ST7920_Send(0x80+(y % 32), CMD);
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	425a      	negs	r2, r3
 8000b5c:	f003 031f 	and.w	r3, r3, #31
 8000b60:	f002 021f 	and.w	r2, r2, #31
 8000b64:	bf58      	it	pl
 8000b66:	4253      	negpl	r3, r2
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	3b80      	subs	r3, #128	; 0x80
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	2100      	movs	r1, #0
 8000b70:	4618      	mov	r0, r3
 8000b72:	f7ff ff0f 	bl	8000994 <MVCD_ST7920_Send>
    MVCD_ST7920_Send(0x80+ (y / 32) * 8 + floor(x/16), CMD);
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	da00      	bge.n	8000b7e <MVCD_dot_xy+0x8e>
 8000b7c:	331f      	adds	r3, #31
 8000b7e:	115b      	asrs	r3, r3, #5
 8000b80:	3310      	adds	r3, #16
 8000b82:	00db      	lsls	r3, r3, #3
 8000b84:	4618      	mov	r0, r3
 8000b86:	f7ff fc83 	bl	8000490 <__aeabi_i2d>
 8000b8a:	4604      	mov	r4, r0
 8000b8c:	460d      	mov	r5, r1
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	da00      	bge.n	8000b96 <MVCD_dot_xy+0xa6>
 8000b94:	330f      	adds	r3, #15
 8000b96:	111b      	asrs	r3, r3, #4
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f7ff fc79 	bl	8000490 <__aeabi_i2d>
 8000b9e:	4602      	mov	r2, r0
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	4620      	mov	r0, r4
 8000ba4:	4629      	mov	r1, r5
 8000ba6:	f7ff fb27 	bl	80001f8 <__adddf3>
 8000baa:	4603      	mov	r3, r0
 8000bac:	460c      	mov	r4, r1
 8000bae:	4618      	mov	r0, r3
 8000bb0:	4621      	mov	r1, r4
 8000bb2:	f7ff fcff 	bl	80005b4 <__aeabi_d2uiz>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	2100      	movs	r1, #0
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff fee9 	bl	8000994 <MVCD_ST7920_Send>

    MVCD_ST7920_Send(0x30, CMD);
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	2030      	movs	r0, #48	; 0x30
 8000bc6:	f7ff fee5 	bl	8000994 <MVCD_ST7920_Send>
    MVCD_ST7920_Send(((prv_val[flx][y] &0xff00)>>8), DATA);
 8000bca:	490e      	ldr	r1, [pc, #56]	; (8000c04 <MVCD_dot_xy+0x114>)
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	019a      	lsls	r2, r3, #6
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	4413      	add	r3, r2
 8000bd4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000bd8:	121b      	asrs	r3, r3, #8
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	2101      	movs	r1, #1
 8000bde:	4618      	mov	r0, r3
 8000be0:	f7ff fed8 	bl	8000994 <MVCD_ST7920_Send>
    MVCD_ST7920_Send(prv_val[flx][y]&0xff, DATA);
 8000be4:	4907      	ldr	r1, [pc, #28]	; (8000c04 <MVCD_dot_xy+0x114>)
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	019a      	lsls	r2, r3, #6
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	4413      	add	r3, r2
 8000bee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff fecc 	bl	8000994 <MVCD_ST7920_Send>
}
 8000bfc:	bf00      	nop
 8000bfe:	3710      	adds	r7, #16
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bdb0      	pop	{r4, r5, r7, pc}
 8000c04:	20000028 	.word	0x20000028

08000c08 <MVCD_deldot_xy>:

void MVCD_deldot_xy(int x,int y){
 8000c08:	b5b0      	push	{r4, r5, r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	6039      	str	r1, [r7, #0]
    int flx = (int)floor(x/16);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	da00      	bge.n	8000c1a <MVCD_deldot_xy+0x12>
 8000c18:	330f      	adds	r3, #15
 8000c1a:	111b      	asrs	r3, r3, #4
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff fc37 	bl	8000490 <__aeabi_i2d>
 8000c22:	4603      	mov	r3, r0
 8000c24:	460c      	mov	r4, r1
 8000c26:	4618      	mov	r0, r3
 8000c28:	4621      	mov	r1, r4
 8000c2a:	f7ff fc9b 	bl	8000564 <__aeabi_d2iz>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	60fb      	str	r3, [r7, #12]
    prv_val[flx][y] &= ~(0x8000 >> x%16);
 8000c32:	493b      	ldr	r1, [pc, #236]	; (8000d20 <MVCD_deldot_xy+0x118>)
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	019a      	lsls	r2, r3, #6
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	4413      	add	r3, r2
 8000c3c:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	4259      	negs	r1, r3
 8000c44:	f003 030f 	and.w	r3, r3, #15
 8000c48:	f001 010f 	and.w	r1, r1, #15
 8000c4c:	bf58      	it	pl
 8000c4e:	424b      	negpl	r3, r1
 8000c50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c54:	fa41 f303 	asr.w	r3, r1, r3
 8000c58:	43db      	mvns	r3, r3
 8000c5a:	401a      	ands	r2, r3
 8000c5c:	4830      	ldr	r0, [pc, #192]	; (8000d20 <MVCD_deldot_xy+0x118>)
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	0199      	lsls	r1, r3, #6
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	440b      	add	r3, r1
 8000c66:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    MVCD_ST7920_Send(0x36, CMD);
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	2036      	movs	r0, #54	; 0x36
 8000c6e:	f7ff fe91 	bl	8000994 <MVCD_ST7920_Send>
    MVCD_ST7920_Send(0x80+(y % 32), CMD);
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	425a      	negs	r2, r3
 8000c76:	f003 031f 	and.w	r3, r3, #31
 8000c7a:	f002 021f 	and.w	r2, r2, #31
 8000c7e:	bf58      	it	pl
 8000c80:	4253      	negpl	r3, r2
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	3b80      	subs	r3, #128	; 0x80
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff fe82 	bl	8000994 <MVCD_ST7920_Send>
    MVCD_ST7920_Send(0x80+ (y / 32) * 8 + floor(x/16), CMD);
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	da00      	bge.n	8000c98 <MVCD_deldot_xy+0x90>
 8000c96:	331f      	adds	r3, #31
 8000c98:	115b      	asrs	r3, r3, #5
 8000c9a:	3310      	adds	r3, #16
 8000c9c:	00db      	lsls	r3, r3, #3
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff fbf6 	bl	8000490 <__aeabi_i2d>
 8000ca4:	4604      	mov	r4, r0
 8000ca6:	460d      	mov	r5, r1
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	da00      	bge.n	8000cb0 <MVCD_deldot_xy+0xa8>
 8000cae:	330f      	adds	r3, #15
 8000cb0:	111b      	asrs	r3, r3, #4
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff fbec 	bl	8000490 <__aeabi_i2d>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4620      	mov	r0, r4
 8000cbe:	4629      	mov	r1, r5
 8000cc0:	f7ff fa9a 	bl	80001f8 <__adddf3>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	460c      	mov	r4, r1
 8000cc8:	4618      	mov	r0, r3
 8000cca:	4621      	mov	r1, r4
 8000ccc:	f7ff fc72 	bl	80005b4 <__aeabi_d2uiz>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fe5c 	bl	8000994 <MVCD_ST7920_Send>

    MVCD_ST7920_Send(0x30, CMD);
 8000cdc:	2100      	movs	r1, #0
 8000cde:	2030      	movs	r0, #48	; 0x30
 8000ce0:	f7ff fe58 	bl	8000994 <MVCD_ST7920_Send>
    MVCD_ST7920_Send(((prv_val[flx][y] &0xff00)>>8), DATA);
 8000ce4:	490e      	ldr	r1, [pc, #56]	; (8000d20 <MVCD_deldot_xy+0x118>)
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	019a      	lsls	r2, r3, #6
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	4413      	add	r3, r2
 8000cee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000cf2:	121b      	asrs	r3, r3, #8
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff fe4b 	bl	8000994 <MVCD_ST7920_Send>
    MVCD_ST7920_Send(prv_val[flx][y]&0xff, DATA);
 8000cfe:	4908      	ldr	r1, [pc, #32]	; (8000d20 <MVCD_deldot_xy+0x118>)
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	019a      	lsls	r2, r3, #6
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	4413      	add	r3, r2
 8000d08:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	2101      	movs	r1, #1
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff fe3f 	bl	8000994 <MVCD_ST7920_Send>
}
 8000d16:	bf00      	nop
 8000d18:	3710      	adds	r7, #16
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bdb0      	pop	{r4, r5, r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000028 	.word	0x20000028

08000d24 <MVCD_LCDclear>:

void MVCD_LCDclear(){
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
    for(int j=0;j<8;j++){
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	607b      	str	r3, [r7, #4]
 8000d2e:	e044      	b.n	8000dba <MVCD_LCDclear+0x96>
        for(int i=0;i<64;i++){
 8000d30:	2300      	movs	r3, #0
 8000d32:	603b      	str	r3, [r7, #0]
 8000d34:	e03b      	b.n	8000dae <MVCD_LCDclear+0x8a>
        	MVCD_ST7920_Send(0x36, CMD);
 8000d36:	2100      	movs	r1, #0
 8000d38:	2036      	movs	r0, #54	; 0x36
 8000d3a:	f7ff fe2b 	bl	8000994 <MVCD_ST7920_Send>
        	MVCD_ST7920_Send(0x80+(i%32), CMD);
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	425a      	negs	r2, r3
 8000d42:	f003 031f 	and.w	r3, r3, #31
 8000d46:	f002 021f 	and.w	r2, r2, #31
 8000d4a:	bf58      	it	pl
 8000d4c:	4253      	negpl	r3, r2
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	3b80      	subs	r3, #128	; 0x80
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	2100      	movs	r1, #0
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff fe1c 	bl	8000994 <MVCD_ST7920_Send>
        	MVCD_ST7920_Send(0x80+((i/32)*8+j), CMD);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	da00      	bge.n	8000d64 <MVCD_LCDclear+0x40>
 8000d62:	331f      	adds	r3, #31
 8000d64:	115b      	asrs	r3, r3, #5
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	00db      	lsls	r3, r3, #3
 8000d6a:	b2da      	uxtb	r2, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	4413      	add	r3, r2
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	3b80      	subs	r3, #128	; 0x80
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff fe0a 	bl	8000994 <MVCD_ST7920_Send>
        	MVCD_ST7920_Send(0x30, CMD);
 8000d80:	2100      	movs	r1, #0
 8000d82:	2030      	movs	r0, #48	; 0x30
 8000d84:	f7ff fe06 	bl	8000994 <MVCD_ST7920_Send>
        	MVCD_ST7920_Send(0x00, DATA);
 8000d88:	2101      	movs	r1, #1
 8000d8a:	2000      	movs	r0, #0
 8000d8c:	f7ff fe02 	bl	8000994 <MVCD_ST7920_Send>
        	MVCD_ST7920_Send(0x00, DATA);
 8000d90:	2101      	movs	r1, #1
 8000d92:	2000      	movs	r0, #0
 8000d94:	f7ff fdfe 	bl	8000994 <MVCD_ST7920_Send>
        	prv_val[j][i] = 0;
 8000d98:	490b      	ldr	r1, [pc, #44]	; (8000dc8 <MVCD_LCDclear+0xa4>)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	019a      	lsls	r2, r3, #6
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	4413      	add	r3, r2
 8000da2:	2200      	movs	r2, #0
 8000da4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for(int i=0;i<64;i++){
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	3301      	adds	r3, #1
 8000dac:	603b      	str	r3, [r7, #0]
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	2b3f      	cmp	r3, #63	; 0x3f
 8000db2:	ddc0      	ble.n	8000d36 <MVCD_LCDclear+0x12>
    for(int j=0;j<8;j++){
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	3301      	adds	r3, #1
 8000db8:	607b      	str	r3, [r7, #4]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2b07      	cmp	r3, #7
 8000dbe:	ddb7      	ble.n	8000d30 <MVCD_LCDclear+0xc>
        }
    }

}
 8000dc0:	bf00      	nop
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	20000028 	.word	0x20000028

08000dcc <MVCD_DrawBitmap>:

void MVCD_DrawBitmap(const unsigned char* graphic)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	uint8_t x, y;
	for(y = 0; y < 64; y++)
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	73bb      	strb	r3, [r7, #14]
 8000dd8:	e072      	b.n	8000ec0 <MVCD_DrawBitmap+0xf4>
	{
		if(y < 32)
 8000dda:	7bbb      	ldrb	r3, [r7, #14]
 8000ddc:	2b1f      	cmp	r3, #31
 8000dde:	d834      	bhi.n	8000e4a <MVCD_DrawBitmap+0x7e>
		{
			for(x = 0; x < 8; x++)							// Draws top half of the screen.
 8000de0:	2300      	movs	r3, #0
 8000de2:	73fb      	strb	r3, [r7, #15]
 8000de4:	e02d      	b.n	8000e42 <MVCD_DrawBitmap+0x76>
			{												// In extended instruction mode, vertical and horizontal coordinates must be specified before sending data in.
				MVCD_ST7920_Send(0x80 | y,CMD);				// Vertical coordinate of the screen is specified first. (0-31)
 8000de6:	7bbb      	ldrb	r3, [r7, #14]
 8000de8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	2100      	movs	r1, #0
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff fdcf 	bl	8000994 <MVCD_ST7920_Send>
				MVCD_ST7920_Send(0x80 | x,CMD);				// Then horizontal coordinate of the screen is specified. (0-8)
 8000df6:	7bfb      	ldrb	r3, [r7, #15]
 8000df8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	2100      	movs	r1, #0
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff fdc7 	bl	8000994 <MVCD_ST7920_Send>
				MVCD_ST7920_Send(graphic[2*x + 16*y],DATA);		// Data to the upper byte is sent to the coordinate.
 8000e06:	7bfa      	ldrb	r2, [r7, #15]
 8000e08:	7bbb      	ldrb	r3, [r7, #14]
 8000e0a:	00db      	lsls	r3, r3, #3
 8000e0c:	4413      	add	r3, r2
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	461a      	mov	r2, r3
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4413      	add	r3, r2
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	2101      	movs	r1, #1
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff fdba 	bl	8000994 <MVCD_ST7920_Send>
				MVCD_ST7920_Send(graphic[2*x+1 + 16*y],DATA);	// Data to the lower byte is sent to the coordinate.
 8000e20:	7bfb      	ldrb	r3, [r7, #15]
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	1c5a      	adds	r2, r3, #1
 8000e26:	7bbb      	ldrb	r3, [r7, #14]
 8000e28:	011b      	lsls	r3, r3, #4
 8000e2a:	4413      	add	r3, r2
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4413      	add	r3, r2
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2101      	movs	r1, #1
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff fdac 	bl	8000994 <MVCD_ST7920_Send>
			for(x = 0; x < 8; x++)							// Draws top half of the screen.
 8000e3c:	7bfb      	ldrb	r3, [r7, #15]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	73fb      	strb	r3, [r7, #15]
 8000e42:	7bfb      	ldrb	r3, [r7, #15]
 8000e44:	2b07      	cmp	r3, #7
 8000e46:	d9ce      	bls.n	8000de6 <MVCD_DrawBitmap+0x1a>
 8000e48:	e037      	b.n	8000eba <MVCD_DrawBitmap+0xee>
			}
		}
		else
		{
			for(x = 0; x < 8; x++)							// Draws bottom half of the screen.
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	73fb      	strb	r3, [r7, #15]
 8000e4e:	e031      	b.n	8000eb4 <MVCD_DrawBitmap+0xe8>
			{												// Actions performed as same as the upper half screen.
				MVCD_ST7920_Send(0x80 | (y-32),CMD);			// Vertical coordinate must be scaled back to 0-31 as it is dealing with another half of the screen.
 8000e50:	7bbb      	ldrb	r3, [r7, #14]
 8000e52:	3b20      	subs	r3, #32
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	b25b      	sxtb	r3, r3
 8000e58:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000e5c:	b25b      	sxtb	r3, r3
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	2100      	movs	r1, #0
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff fd96 	bl	8000994 <MVCD_ST7920_Send>
				MVCD_ST7920_Send(0x88 | x,CMD);
 8000e68:	7bfb      	ldrb	r3, [r7, #15]
 8000e6a:	f063 0377 	orn	r3, r3, #119	; 0x77
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	2100      	movs	r1, #0
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff fd8e 	bl	8000994 <MVCD_ST7920_Send>
				MVCD_ST7920_Send(graphic[2*x + 16*y],DATA);
 8000e78:	7bfa      	ldrb	r2, [r7, #15]
 8000e7a:	7bbb      	ldrb	r3, [r7, #14]
 8000e7c:	00db      	lsls	r3, r3, #3
 8000e7e:	4413      	add	r3, r2
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	461a      	mov	r2, r3
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	4413      	add	r3, r2
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff fd81 	bl	8000994 <MVCD_ST7920_Send>
				MVCD_ST7920_Send(graphic[2*x+1 + 16*y],DATA);
 8000e92:	7bfb      	ldrb	r3, [r7, #15]
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	1c5a      	adds	r2, r3, #1
 8000e98:	7bbb      	ldrb	r3, [r7, #14]
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	4413      	add	r3, r2
 8000e9e:	461a      	mov	r2, r3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	2101      	movs	r1, #1
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff fd73 	bl	8000994 <MVCD_ST7920_Send>
			for(x = 0; x < 8; x++)							// Draws bottom half of the screen.
 8000eae:	7bfb      	ldrb	r3, [r7, #15]
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	73fb      	strb	r3, [r7, #15]
 8000eb4:	7bfb      	ldrb	r3, [r7, #15]
 8000eb6:	2b07      	cmp	r3, #7
 8000eb8:	d9ca      	bls.n	8000e50 <MVCD_DrawBitmap+0x84>
	for(y = 0; y < 64; y++)
 8000eba:	7bbb      	ldrb	r3, [r7, #14]
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	73bb      	strb	r3, [r7, #14]
 8000ec0:	7bbb      	ldrb	r3, [r7, #14]
 8000ec2:	2b3f      	cmp	r3, #63	; 0x3f
 8000ec4:	d989      	bls.n	8000dda <MVCD_DrawBitmap+0xe>
			}
		}

	}
}
 8000ec6:	bf00      	nop
 8000ec8:	3710      	adds	r7, #16
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
	...

08000ed0 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0

  heth.Instance = ETH;
 8000ed4:	4b1c      	ldr	r3, [pc, #112]	; (8000f48 <MX_ETH_Init+0x78>)
 8000ed6:	4a1d      	ldr	r2, [pc, #116]	; (8000f4c <MX_ETH_Init+0x7c>)
 8000ed8:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8000eda:	4b1b      	ldr	r3, [pc, #108]	; (8000f48 <MX_ETH_Init+0x78>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8000ee0:	4b19      	ldr	r3, [pc, #100]	; (8000f48 <MX_ETH_Init+0x78>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	821a      	strh	r2, [r3, #16]
  heth.Init.MACAddr[0] =   0x00;
 8000ee6:	4b18      	ldr	r3, [pc, #96]	; (8000f48 <MX_ETH_Init+0x78>)
 8000ee8:	695b      	ldr	r3, [r3, #20]
 8000eea:	2200      	movs	r2, #0
 8000eec:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 8000eee:	4b16      	ldr	r3, [pc, #88]	; (8000f48 <MX_ETH_Init+0x78>)
 8000ef0:	695b      	ldr	r3, [r3, #20]
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	2280      	movs	r2, #128	; 0x80
 8000ef6:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 8000ef8:	4b13      	ldr	r3, [pc, #76]	; (8000f48 <MX_ETH_Init+0x78>)
 8000efa:	695b      	ldr	r3, [r3, #20]
 8000efc:	3302      	adds	r3, #2
 8000efe:	22e1      	movs	r2, #225	; 0xe1
 8000f00:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 8000f02:	4b11      	ldr	r3, [pc, #68]	; (8000f48 <MX_ETH_Init+0x78>)
 8000f04:	695b      	ldr	r3, [r3, #20]
 8000f06:	3303      	adds	r3, #3
 8000f08:	2200      	movs	r2, #0
 8000f0a:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 8000f0c:	4b0e      	ldr	r3, [pc, #56]	; (8000f48 <MX_ETH_Init+0x78>)
 8000f0e:	695b      	ldr	r3, [r3, #20]
 8000f10:	3304      	adds	r3, #4
 8000f12:	2200      	movs	r2, #0
 8000f14:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 8000f16:	4b0c      	ldr	r3, [pc, #48]	; (8000f48 <MX_ETH_Init+0x78>)
 8000f18:	695b      	ldr	r3, [r3, #20]
 8000f1a:	3305      	adds	r3, #5
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	701a      	strb	r2, [r3, #0]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 8000f20:	4b09      	ldr	r3, [pc, #36]	; (8000f48 <MX_ETH_Init+0x78>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8000f26:	4b08      	ldr	r3, [pc, #32]	; (8000f48 <MX_ETH_Init+0x78>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8000f2c:	4b06      	ldr	r3, [pc, #24]	; (8000f48 <MX_ETH_Init+0x78>)
 8000f2e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000f32:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000f34:	4804      	ldr	r0, [pc, #16]	; (8000f48 <MX_ETH_Init+0x78>)
 8000f36:	f000 ff11 	bl	8001d5c <HAL_ETH_Init>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_ETH_Init+0x74>
  {
    Error_Handler();
 8000f40:	f000 fb06 	bl	8001550 <Error_Handler>
  }

}
 8000f44:	bf00      	nop
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	20000828 	.word	0x20000828
 8000f4c:	40028000 	.word	0x40028000

08000f50 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b08e      	sub	sp, #56	; 0x38
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	605a      	str	r2, [r3, #4]
 8000f62:	609a      	str	r2, [r3, #8]
 8000f64:	60da      	str	r2, [r3, #12]
 8000f66:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a55      	ldr	r2, [pc, #340]	; (80010c4 <HAL_ETH_MspInit+0x174>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	f040 80a4 	bne.w	80010bc <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000f74:	2300      	movs	r3, #0
 8000f76:	623b      	str	r3, [r7, #32]
 8000f78:	4b53      	ldr	r3, [pc, #332]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7c:	4a52      	ldr	r2, [pc, #328]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000f7e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f82:	6313      	str	r3, [r2, #48]	; 0x30
 8000f84:	4b50      	ldr	r3, [pc, #320]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f8c:	623b      	str	r3, [r7, #32]
 8000f8e:	6a3b      	ldr	r3, [r7, #32]
 8000f90:	2300      	movs	r3, #0
 8000f92:	61fb      	str	r3, [r7, #28]
 8000f94:	4b4c      	ldr	r3, [pc, #304]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f98:	4a4b      	ldr	r2, [pc, #300]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000f9a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000f9e:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa0:	4b49      	ldr	r3, [pc, #292]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000fa8:	61fb      	str	r3, [r7, #28]
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	2300      	movs	r3, #0
 8000fae:	61bb      	str	r3, [r7, #24]
 8000fb0:	4b45      	ldr	r3, [pc, #276]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb4:	4a44      	ldr	r2, [pc, #272]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000fb6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000fba:	6313      	str	r3, [r2, #48]	; 0x30
 8000fbc:	4b42      	ldr	r3, [pc, #264]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000fc4:	61bb      	str	r3, [r7, #24]
 8000fc6:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	4b3e      	ldr	r3, [pc, #248]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd0:	4a3d      	ldr	r2, [pc, #244]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000fd2:	f043 0304 	orr.w	r3, r3, #4
 8000fd6:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd8:	4b3b      	ldr	r3, [pc, #236]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fdc:	f003 0304 	and.w	r3, r3, #4
 8000fe0:	617b      	str	r3, [r7, #20]
 8000fe2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	613b      	str	r3, [r7, #16]
 8000fe8:	4b37      	ldr	r3, [pc, #220]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fec:	4a36      	ldr	r2, [pc, #216]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000fee:	f043 0301 	orr.w	r3, r3, #1
 8000ff2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff4:	4b34      	ldr	r3, [pc, #208]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8000ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff8:	f003 0301 	and.w	r3, r3, #1
 8000ffc:	613b      	str	r3, [r7, #16]
 8000ffe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001000:	2300      	movs	r3, #0
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	4b30      	ldr	r3, [pc, #192]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8001006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001008:	4a2f      	ldr	r2, [pc, #188]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 800100a:	f043 0302 	orr.w	r3, r3, #2
 800100e:	6313      	str	r3, [r2, #48]	; 0x30
 8001010:	4b2d      	ldr	r3, [pc, #180]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8001012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001014:	f003 0302 	and.w	r3, r3, #2
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800101c:	2300      	movs	r3, #0
 800101e:	60bb      	str	r3, [r7, #8]
 8001020:	4b29      	ldr	r3, [pc, #164]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8001022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001024:	4a28      	ldr	r2, [pc, #160]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 8001026:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800102a:	6313      	str	r3, [r2, #48]	; 0x30
 800102c:	4b26      	ldr	r3, [pc, #152]	; (80010c8 <HAL_ETH_MspInit+0x178>)
 800102e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001034:	60bb      	str	r3, [r7, #8]
 8001036:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001038:	2332      	movs	r3, #50	; 0x32
 800103a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800103c:	2302      	movs	r3, #2
 800103e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001044:	2303      	movs	r3, #3
 8001046:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001048:	230b      	movs	r3, #11
 800104a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800104c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001050:	4619      	mov	r1, r3
 8001052:	481e      	ldr	r0, [pc, #120]	; (80010cc <HAL_ETH_MspInit+0x17c>)
 8001054:	f001 faf0 	bl	8002638 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001058:	2386      	movs	r3, #134	; 0x86
 800105a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105c:	2302      	movs	r3, #2
 800105e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001064:	2303      	movs	r3, #3
 8001066:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001068:	230b      	movs	r3, #11
 800106a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001070:	4619      	mov	r1, r3
 8001072:	4817      	ldr	r0, [pc, #92]	; (80010d0 <HAL_ETH_MspInit+0x180>)
 8001074:	f001 fae0 	bl	8002638 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001078:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800107c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107e:	2302      	movs	r3, #2
 8001080:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001082:	2300      	movs	r3, #0
 8001084:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001086:	2303      	movs	r3, #3
 8001088:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800108a:	230b      	movs	r3, #11
 800108c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800108e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001092:	4619      	mov	r1, r3
 8001094:	480f      	ldr	r0, [pc, #60]	; (80010d4 <HAL_ETH_MspInit+0x184>)
 8001096:	f001 facf 	bl	8002638 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800109a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800109e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a0:	2302      	movs	r3, #2
 80010a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a4:	2300      	movs	r3, #0
 80010a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010a8:	2303      	movs	r3, #3
 80010aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80010ac:	230b      	movs	r3, #11
 80010ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010b4:	4619      	mov	r1, r3
 80010b6:	4808      	ldr	r0, [pc, #32]	; (80010d8 <HAL_ETH_MspInit+0x188>)
 80010b8:	f001 fabe 	bl	8002638 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80010bc:	bf00      	nop
 80010be:	3738      	adds	r7, #56	; 0x38
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	40028000 	.word	0x40028000
 80010c8:	40023800 	.word	0x40023800
 80010cc:	40020800 	.word	0x40020800
 80010d0:	40020000 	.word	0x40020000
 80010d4:	40020400 	.word	0x40020400
 80010d8:	40021800 	.word	0x40021800

080010dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08e      	sub	sp, #56	; 0x38
 80010e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
 80010f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	623b      	str	r3, [r7, #32]
 80010f6:	4b6e      	ldr	r3, [pc, #440]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	4a6d      	ldr	r2, [pc, #436]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 80010fc:	f043 0304 	orr.w	r3, r3, #4
 8001100:	6313      	str	r3, [r2, #48]	; 0x30
 8001102:	4b6b      	ldr	r3, [pc, #428]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	f003 0304 	and.w	r3, r3, #4
 800110a:	623b      	str	r3, [r7, #32]
 800110c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	61fb      	str	r3, [r7, #28]
 8001112:	4b67      	ldr	r3, [pc, #412]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	4a66      	ldr	r2, [pc, #408]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 8001118:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800111c:	6313      	str	r3, [r2, #48]	; 0x30
 800111e:	4b64      	ldr	r3, [pc, #400]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001126:	61fb      	str	r3, [r7, #28]
 8001128:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	61bb      	str	r3, [r7, #24]
 800112e:	4b60      	ldr	r3, [pc, #384]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	4a5f      	ldr	r2, [pc, #380]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 8001134:	f043 0301 	orr.w	r3, r3, #1
 8001138:	6313      	str	r3, [r2, #48]	; 0x30
 800113a:	4b5d      	ldr	r3, [pc, #372]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	61bb      	str	r3, [r7, #24]
 8001144:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	617b      	str	r3, [r7, #20]
 800114a:	4b59      	ldr	r3, [pc, #356]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	4a58      	ldr	r2, [pc, #352]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 8001150:	f043 0302 	orr.w	r3, r3, #2
 8001154:	6313      	str	r3, [r2, #48]	; 0x30
 8001156:	4b56      	ldr	r3, [pc, #344]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115a:	f003 0302 	and.w	r3, r3, #2
 800115e:	617b      	str	r3, [r7, #20]
 8001160:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	613b      	str	r3, [r7, #16]
 8001166:	4b52      	ldr	r3, [pc, #328]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	4a51      	ldr	r2, [pc, #324]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 800116c:	f043 0320 	orr.w	r3, r3, #32
 8001170:	6313      	str	r3, [r2, #48]	; 0x30
 8001172:	4b4f      	ldr	r3, [pc, #316]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	f003 0320 	and.w	r3, r3, #32
 800117a:	613b      	str	r3, [r7, #16]
 800117c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	4b4b      	ldr	r3, [pc, #300]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	4a4a      	ldr	r2, [pc, #296]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 8001188:	f043 0310 	orr.w	r3, r3, #16
 800118c:	6313      	str	r3, [r2, #48]	; 0x30
 800118e:	4b48      	ldr	r3, [pc, #288]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	f003 0310 	and.w	r3, r3, #16
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	4b44      	ldr	r3, [pc, #272]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	4a43      	ldr	r2, [pc, #268]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 80011a4:	f043 0308 	orr.w	r3, r3, #8
 80011a8:	6313      	str	r3, [r2, #48]	; 0x30
 80011aa:	4b41      	ldr	r3, [pc, #260]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ae:	f003 0308 	and.w	r3, r3, #8
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	607b      	str	r3, [r7, #4]
 80011ba:	4b3d      	ldr	r3, [pc, #244]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	4a3c      	ldr	r2, [pc, #240]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 80011c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011c4:	6313      	str	r3, [r2, #48]	; 0x30
 80011c6:	4b3a      	ldr	r3, [pc, #232]	; (80012b0 <MX_GPIO_Init+0x1d4>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80011d2:	2200      	movs	r2, #0
 80011d4:	f244 0181 	movw	r1, #16513	; 0x4081
 80011d8:	4836      	ldr	r0, [pc, #216]	; (80012b4 <MX_GPIO_Init+0x1d8>)
 80011da:	f001 fbd7 	bl	800298c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80011de:	2200      	movs	r2, #0
 80011e0:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80011e4:	4834      	ldr	r0, [pc, #208]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 80011e6:	f001 fbd1 	bl	800298c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_11, GPIO_PIN_RESET);
 80011ea:	2200      	movs	r2, #0
 80011ec:	f44f 6120 	mov.w	r1, #2560	; 0xa00
 80011f0:	4832      	ldr	r0, [pc, #200]	; (80012bc <MX_GPIO_Init+0x1e0>)
 80011f2:	f001 fbcb 	bl	800298c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80011f6:	2200      	movs	r2, #0
 80011f8:	2140      	movs	r1, #64	; 0x40
 80011fa:	4831      	ldr	r0, [pc, #196]	; (80012c0 <MX_GPIO_Init+0x1e4>)
 80011fc:	f001 fbc6 	bl	800298c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001200:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001204:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001206:	4b2f      	ldr	r3, [pc, #188]	; (80012c4 <MX_GPIO_Init+0x1e8>)
 8001208:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800120e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001212:	4619      	mov	r1, r3
 8001214:	482c      	ldr	r0, [pc, #176]	; (80012c8 <MX_GPIO_Init+0x1ec>)
 8001216:	f001 fa0f 	bl	8002638 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800121a:	f244 0381 	movw	r3, #16513	; 0x4081
 800121e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001220:	2301      	movs	r3, #1
 8001222:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001228:	2300      	movs	r3, #0
 800122a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800122c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001230:	4619      	mov	r1, r3
 8001232:	4820      	ldr	r0, [pc, #128]	; (80012b4 <MX_GPIO_Init+0x1d8>)
 8001234:	f001 fa00 	bl	8002638 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF13 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001238:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800123c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123e:	2301      	movs	r3, #1
 8001240:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001246:	2300      	movs	r3, #0
 8001248:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800124a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800124e:	4619      	mov	r1, r3
 8001250:	4819      	ldr	r0, [pc, #100]	; (80012b8 <MX_GPIO_Init+0x1dc>)
 8001252:	f001 f9f1 	bl	8002638 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE9 PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001256:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800125a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125c:	2301      	movs	r3, #1
 800125e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	2300      	movs	r3, #0
 8001266:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001268:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800126c:	4619      	mov	r1, r3
 800126e:	4813      	ldr	r0, [pc, #76]	; (80012bc <MX_GPIO_Init+0x1e0>)
 8001270:	f001 f9e2 	bl	8002638 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001274:	2340      	movs	r3, #64	; 0x40
 8001276:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001278:	2301      	movs	r3, #1
 800127a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001280:	2300      	movs	r3, #0
 8001282:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001284:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001288:	4619      	mov	r1, r3
 800128a:	480d      	ldr	r0, [pc, #52]	; (80012c0 <MX_GPIO_Init+0x1e4>)
 800128c:	f001 f9d4 	bl	8002638 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001290:	2380      	movs	r3, #128	; 0x80
 8001292:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001294:	2300      	movs	r3, #0
 8001296:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800129c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012a0:	4619      	mov	r1, r3
 80012a2:	4807      	ldr	r0, [pc, #28]	; (80012c0 <MX_GPIO_Init+0x1e4>)
 80012a4:	f001 f9c8 	bl	8002638 <HAL_GPIO_Init>

}
 80012a8:	bf00      	nop
 80012aa:	3738      	adds	r7, #56	; 0x38
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40023800 	.word	0x40023800
 80012b4:	40020400 	.word	0x40020400
 80012b8:	40021400 	.word	0x40021400
 80012bc:	40021000 	.word	0x40021000
 80012c0:	40021800 	.word	0x40021800
 80012c4:	10110000 	.word	0x10110000
 80012c8:	40020800 	.word	0x40020800

080012cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08a      	sub	sp, #40	; 0x28
 80012d0:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 80012d2:	f000 fbc9 	bl	8001a68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012d6:	f000 f8cf 	bl	8001478 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012da:	f7ff feff 	bl	80010dc <MX_GPIO_Init>
  MX_ETH_Init();
 80012de:	f7ff fdf7 	bl	8000ed0 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80012e2:	f000 fa45 	bl	8001770 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80012e6:	f000 fb0d 	bl	8001904 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM1_Init();
 80012ea:	f000 f9a5 	bl	8001638 <MX_TIM1_Init>
  MX_UART4_Init();
 80012ee:	f000 fa15 	bl	800171c <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  uint8_t a = 'a';
 80012f2:	2361      	movs	r3, #97	; 0x61
 80012f4:	71fb      	strb	r3, [r7, #7]
  uint8_t s = 'k';
 80012f6:	236b      	movs	r3, #107	; 0x6b
 80012f8:	71bb      	strb	r3, [r7, #6]
  HAL_TIM_Base_Start(&htim1);
 80012fa:	4859      	ldr	r0, [pc, #356]	; (8001460 <main+0x194>)
 80012fc:	f002 f925 	bl	800354a <HAL_TIM_Base_Start>
  MVCD_ST7920_baseinit();
 8001300:	f7ff fb7a 	bl	80009f8 <MVCD_ST7920_baseinit>
  MVCD_ST7920_GraphicMode(ON);
 8001304:	2001      	movs	r0, #1
 8001306:	f7ff fbc3 	bl	8000a90 <MVCD_ST7920_GraphicMode>

  MVCD_DrawBitmap(cubelogo);
 800130a:	4856      	ldr	r0, [pc, #344]	; (8001464 <main+0x198>)
 800130c:	f7ff fd5e 	bl	8000dcc <MVCD_DrawBitmap>
  HAL_Delay(5000);
 8001310:	f241 3088 	movw	r0, #5000	; 0x1388
 8001314:	f000 fc1a 	bl	8001b4c <HAL_Delay>

  MVCD_DrawBitmap(MVCDlogo);
 8001318:	4853      	ldr	r0, [pc, #332]	; (8001468 <main+0x19c>)
 800131a:	f7ff fd57 	bl	8000dcc <MVCD_DrawBitmap>
  HAL_Delay(5000);
 800131e:	f241 3088 	movw	r0, #5000	; 0x1388
 8001322:	f000 fc13 	bl	8001b4c <HAL_Delay>

  MVCD_DrawBitmap(Loading);
 8001326:	4851      	ldr	r0, [pc, #324]	; (800146c <main+0x1a0>)
 8001328:	f7ff fd50 	bl	8000dcc <MVCD_DrawBitmap>




  /********************** Loading.... */
  for(int i=0;i<128;i++){
 800132c:	2300      	movs	r3, #0
 800132e:	627b      	str	r3, [r7, #36]	; 0x24
 8001330:	e024      	b.n	800137c <main+0xb0>
	  for(int j=0;j<4;j++){
 8001332:	2300      	movs	r3, #0
 8001334:	623b      	str	r3, [r7, #32]
 8001336:	e01b      	b.n	8001370 <main+0xa4>
		  if(i==0 || i==127) MVCD_dot_xy(i, 30+j);
 8001338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133a:	2b00      	cmp	r3, #0
 800133c:	d002      	beq.n	8001344 <main+0x78>
 800133e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001340:	2b7f      	cmp	r3, #127	; 0x7f
 8001342:	d106      	bne.n	8001352 <main+0x86>
 8001344:	6a3b      	ldr	r3, [r7, #32]
 8001346:	331e      	adds	r3, #30
 8001348:	4619      	mov	r1, r3
 800134a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800134c:	f7ff fbd0 	bl	8000af0 <MVCD_dot_xy>
 8001350:	e00b      	b.n	800136a <main+0x9e>
		  else {
			  if(j==0 || j==3) MVCD_dot_xy(i, 30+j);
 8001352:	6a3b      	ldr	r3, [r7, #32]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d002      	beq.n	800135e <main+0x92>
 8001358:	6a3b      	ldr	r3, [r7, #32]
 800135a:	2b03      	cmp	r3, #3
 800135c:	d105      	bne.n	800136a <main+0x9e>
 800135e:	6a3b      	ldr	r3, [r7, #32]
 8001360:	331e      	adds	r3, #30
 8001362:	4619      	mov	r1, r3
 8001364:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001366:	f7ff fbc3 	bl	8000af0 <MVCD_dot_xy>
	  for(int j=0;j<4;j++){
 800136a:	6a3b      	ldr	r3, [r7, #32]
 800136c:	3301      	adds	r3, #1
 800136e:	623b      	str	r3, [r7, #32]
 8001370:	6a3b      	ldr	r3, [r7, #32]
 8001372:	2b03      	cmp	r3, #3
 8001374:	dde0      	ble.n	8001338 <main+0x6c>
  for(int i=0;i<128;i++){
 8001376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001378:	3301      	adds	r3, #1
 800137a:	627b      	str	r3, [r7, #36]	; 0x24
 800137c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800137e:	2b7f      	cmp	r3, #127	; 0x7f
 8001380:	ddd7      	ble.n	8001332 <main+0x66>
		  }
	  }
  }

  while(1){
	  for(int i=0;i<126;i++){
 8001382:	2300      	movs	r3, #0
 8001384:	61fb      	str	r3, [r7, #28]
 8001386:	e020      	b.n	80013ca <main+0xfe>
	 	  for(int j=0;j<2;j++){
 8001388:	2300      	movs	r3, #0
 800138a:	61bb      	str	r3, [r7, #24]
 800138c:	e017      	b.n	80013be <main+0xf2>
	 		 MVCD_dot_xy(1+i, 31+j);
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	1c5a      	adds	r2, r3, #1
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	331f      	adds	r3, #31
 8001396:	4619      	mov	r1, r3
 8001398:	4610      	mov	r0, r2
 800139a:	f7ff fba9 	bl	8000af0 <MVCD_dot_xy>
	 		 HAL_Delay(25);
 800139e:	2019      	movs	r0, #25
 80013a0:	f000 fbd4 	bl	8001b4c <HAL_Delay>
	 		 if(HAL_UART_Receive(&huart3, a, 1, 10) == HAL_OK) goto START;
 80013a4:	79fb      	ldrb	r3, [r7, #7]
 80013a6:	4619      	mov	r1, r3
 80013a8:	230a      	movs	r3, #10
 80013aa:	2201      	movs	r2, #1
 80013ac:	4830      	ldr	r0, [pc, #192]	; (8001470 <main+0x1a4>)
 80013ae:	f002 fbaa 	bl	8003b06 <HAL_UART_Receive>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d026      	beq.n	8001406 <main+0x13a>
	 	  for(int j=0;j<2;j++){
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	3301      	adds	r3, #1
 80013bc:	61bb      	str	r3, [r7, #24]
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	dde4      	ble.n	800138e <main+0xc2>
	  for(int i=0;i<126;i++){
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	3301      	adds	r3, #1
 80013c8:	61fb      	str	r3, [r7, #28]
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	2b7d      	cmp	r3, #125	; 0x7d
 80013ce:	dddb      	ble.n	8001388 <main+0xbc>
	 	  }
	  }
	  for(int i=0;i<126;i++){
 80013d0:	2300      	movs	r3, #0
 80013d2:	617b      	str	r3, [r7, #20]
 80013d4:	e013      	b.n	80013fe <main+0x132>
	 	  for(int j=0;j<2;j++){
 80013d6:	2300      	movs	r3, #0
 80013d8:	613b      	str	r3, [r7, #16]
 80013da:	e00a      	b.n	80013f2 <main+0x126>
	 		 MVCD_deldot_xy(1+i, 31+j);
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	1c5a      	adds	r2, r3, #1
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	331f      	adds	r3, #31
 80013e4:	4619      	mov	r1, r3
 80013e6:	4610      	mov	r0, r2
 80013e8:	f7ff fc0e 	bl	8000c08 <MVCD_deldot_xy>
	 	  for(int j=0;j<2;j++){
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	3301      	adds	r3, #1
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	ddf1      	ble.n	80013dc <main+0x110>
	  for(int i=0;i<126;i++){
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	3301      	adds	r3, #1
 80013fc:	617b      	str	r3, [r7, #20]
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	2b7d      	cmp	r3, #125	; 0x7d
 8001402:	dde8      	ble.n	80013d6 <main+0x10a>
	  for(int i=0;i<126;i++){
 8001404:	e7bd      	b.n	8001382 <main+0xb6>
	 		 if(HAL_UART_Receive(&huart3, a, 1, 10) == HAL_OK) goto START;
 8001406:	bf00      	nop
	  }
  }

  START:
  /********************** Loading.... */
  MVCD_LCDclear();
 8001408:	f7ff fc8c 	bl	8000d24 <MVCD_LCDclear>
  HAL_Delay(100);
 800140c:	2064      	movs	r0, #100	; 0x64
 800140e:	f000 fb9d 	bl	8001b4c <HAL_Delay>
  /* USER CODE BEGIN WHILE */

  while (1)
  {

	  for(int x=0;x<128;x++){
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	e019      	b.n	800144c <main+0x180>
		  for(int y=0;y<64;y++){
 8001418:	2300      	movs	r3, #0
 800141a:	60bb      	str	r3, [r7, #8]
 800141c:	e010      	b.n	8001440 <main+0x174>
			  MVCD_dot_xy(x % 2 == 0 ? x : 128 - x, y);
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	f003 0301 	and.w	r3, r3, #1
 8001424:	2b00      	cmp	r3, #0
 8001426:	d003      	beq.n	8001430 <main+0x164>
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800142e:	e000      	b.n	8001432 <main+0x166>
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	68b9      	ldr	r1, [r7, #8]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fb5b 	bl	8000af0 <MVCD_dot_xy>
		  for(int y=0;y<64;y++){
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	3301      	adds	r3, #1
 800143e:	60bb      	str	r3, [r7, #8]
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	2b3f      	cmp	r3, #63	; 0x3f
 8001444:	ddeb      	ble.n	800141e <main+0x152>
	  for(int x=0;x<128;x++){
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	3301      	adds	r3, #1
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	2b7f      	cmp	r3, #127	; 0x7f
 8001450:	dde2      	ble.n	8001418 <main+0x14c>
		  }
	  }
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8001452:	2101      	movs	r1, #1
 8001454:	4807      	ldr	r0, [pc, #28]	; (8001474 <main+0x1a8>)
 8001456:	f001 fab2 	bl	80029be <HAL_GPIO_TogglePin>
	  MVCD_LCDclear();
 800145a:	f7ff fc63 	bl	8000d24 <MVCD_LCDclear>
	  for(int x=0;x<128;x++){
 800145e:	e7d8      	b.n	8001412 <main+0x146>
 8001460:	20000870 	.word	0x20000870
 8001464:	080049c8 	.word	0x080049c8
 8001468:	08004dc8 	.word	0x08004dc8
 800146c:	080051c8 	.word	0x080051c8
 8001470:	200008b0 	.word	0x200008b0
 8001474:	40020400 	.word	0x40020400

08001478 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b094      	sub	sp, #80	; 0x50
 800147c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800147e:	f107 0320 	add.w	r3, r7, #32
 8001482:	2230      	movs	r2, #48	; 0x30
 8001484:	2100      	movs	r1, #0
 8001486:	4618      	mov	r0, r3
 8001488:	f003 fa8a 	bl	80049a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800148c:	f107 030c 	add.w	r3, r7, #12
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800149c:	2300      	movs	r3, #0
 800149e:	60bb      	str	r3, [r7, #8]
 80014a0:	4b29      	ldr	r3, [pc, #164]	; (8001548 <SystemClock_Config+0xd0>)
 80014a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a4:	4a28      	ldr	r2, [pc, #160]	; (8001548 <SystemClock_Config+0xd0>)
 80014a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014aa:	6413      	str	r3, [r2, #64]	; 0x40
 80014ac:	4b26      	ldr	r3, [pc, #152]	; (8001548 <SystemClock_Config+0xd0>)
 80014ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014b8:	2300      	movs	r3, #0
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	4b23      	ldr	r3, [pc, #140]	; (800154c <SystemClock_Config+0xd4>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014c4:	4a21      	ldr	r2, [pc, #132]	; (800154c <SystemClock_Config+0xd4>)
 80014c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014ca:	6013      	str	r3, [r2, #0]
 80014cc:	4b1f      	ldr	r3, [pc, #124]	; (800154c <SystemClock_Config+0xd4>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014d8:	2301      	movs	r3, #1
 80014da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80014dc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80014e0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e2:	2302      	movs	r3, #2
 80014e4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014e6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80014ec:	2304      	movs	r3, #4
 80014ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80014f0:	2348      	movs	r3, #72	; 0x48
 80014f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014f4:	2302      	movs	r3, #2
 80014f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80014f8:	2303      	movs	r3, #3
 80014fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014fc:	f107 0320 	add.w	r3, r7, #32
 8001500:	4618      	mov	r0, r3
 8001502:	f001 fb95 	bl	8002c30 <HAL_RCC_OscConfig>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800150c:	f000 f820 	bl	8001550 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001510:	230f      	movs	r3, #15
 8001512:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001514:	2302      	movs	r3, #2
 8001516:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001518:	2300      	movs	r3, #0
 800151a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800151c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001520:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001522:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001526:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001528:	f107 030c 	add.w	r3, r7, #12
 800152c:	2102      	movs	r1, #2
 800152e:	4618      	mov	r0, r3
 8001530:	f001 fdee 	bl	8003110 <HAL_RCC_ClockConfig>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800153a:	f000 f809 	bl	8001550 <Error_Handler>
  }
}
 800153e:	bf00      	nop
 8001540:	3750      	adds	r7, #80	; 0x50
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40023800 	.word	0x40023800
 800154c:	40007000 	.word	0x40007000

08001550 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
	...

08001560 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	607b      	str	r3, [r7, #4]
 800156a:	4b10      	ldr	r3, [pc, #64]	; (80015ac <HAL_MspInit+0x4c>)
 800156c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156e:	4a0f      	ldr	r2, [pc, #60]	; (80015ac <HAL_MspInit+0x4c>)
 8001570:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001574:	6453      	str	r3, [r2, #68]	; 0x44
 8001576:	4b0d      	ldr	r3, [pc, #52]	; (80015ac <HAL_MspInit+0x4c>)
 8001578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800157a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800157e:	607b      	str	r3, [r7, #4]
 8001580:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	603b      	str	r3, [r7, #0]
 8001586:	4b09      	ldr	r3, [pc, #36]	; (80015ac <HAL_MspInit+0x4c>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158a:	4a08      	ldr	r2, [pc, #32]	; (80015ac <HAL_MspInit+0x4c>)
 800158c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001590:	6413      	str	r3, [r2, #64]	; 0x40
 8001592:	4b06      	ldr	r3, [pc, #24]	; (80015ac <HAL_MspInit+0x4c>)
 8001594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800159a:	603b      	str	r3, [r7, #0]
 800159c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800159e:	bf00      	nop
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	40023800 	.word	0x40023800

080015b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80015b4:	bf00      	nop
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015be:	b480      	push	{r7}
 80015c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015c2:	e7fe      	b.n	80015c2 <HardFault_Handler+0x4>

080015c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c8:	e7fe      	b.n	80015c8 <MemManage_Handler+0x4>

080015ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ca:	b480      	push	{r7}
 80015cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015ce:	e7fe      	b.n	80015ce <BusFault_Handler+0x4>

080015d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015d4:	e7fe      	b.n	80015d4 <UsageFault_Handler+0x4>

080015d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015d6:	b480      	push	{r7}
 80015d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015da:	bf00      	nop
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr

080015f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015f2:	b480      	push	{r7}
 80015f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015f6:	bf00      	nop
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001604:	f000 fa82 	bl	8001b0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001608:	bf00      	nop
 800160a:	bd80      	pop	{r7, pc}

0800160c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001610:	4b08      	ldr	r3, [pc, #32]	; (8001634 <SystemInit+0x28>)
 8001612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001616:	4a07      	ldr	r2, [pc, #28]	; (8001634 <SystemInit+0x28>)
 8001618:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800161c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001620:	4b04      	ldr	r3, [pc, #16]	; (8001634 <SystemInit+0x28>)
 8001622:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001626:	609a      	str	r2, [r3, #8]
#endif
}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	e000ed00 	.word	0xe000ed00

08001638 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800163e:	f107 0308 	add.w	r3, r7, #8
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800164c:	463b      	mov	r3, r7
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8001654:	4b1e      	ldr	r3, [pc, #120]	; (80016d0 <MX_TIM1_Init+0x98>)
 8001656:	4a1f      	ldr	r2, [pc, #124]	; (80016d4 <MX_TIM1_Init+0x9c>)
 8001658:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800165a:	4b1d      	ldr	r3, [pc, #116]	; (80016d0 <MX_TIM1_Init+0x98>)
 800165c:	2247      	movs	r2, #71	; 0x47
 800165e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001660:	4b1b      	ldr	r3, [pc, #108]	; (80016d0 <MX_TIM1_Init+0x98>)
 8001662:	2200      	movs	r2, #0
 8001664:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff;
 8001666:	4b1a      	ldr	r3, [pc, #104]	; (80016d0 <MX_TIM1_Init+0x98>)
 8001668:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800166c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800166e:	4b18      	ldr	r3, [pc, #96]	; (80016d0 <MX_TIM1_Init+0x98>)
 8001670:	2200      	movs	r2, #0
 8001672:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001674:	4b16      	ldr	r3, [pc, #88]	; (80016d0 <MX_TIM1_Init+0x98>)
 8001676:	2200      	movs	r2, #0
 8001678:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800167a:	4b15      	ldr	r3, [pc, #84]	; (80016d0 <MX_TIM1_Init+0x98>)
 800167c:	2200      	movs	r2, #0
 800167e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001680:	4813      	ldr	r0, [pc, #76]	; (80016d0 <MX_TIM1_Init+0x98>)
 8001682:	f001 ff37 	bl	80034f4 <HAL_TIM_Base_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800168c:	f7ff ff60 	bl	8001550 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001690:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001694:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001696:	f107 0308 	add.w	r3, r7, #8
 800169a:	4619      	mov	r1, r3
 800169c:	480c      	ldr	r0, [pc, #48]	; (80016d0 <MX_TIM1_Init+0x98>)
 800169e:	f001 ff78 	bl	8003592 <HAL_TIM_ConfigClockSource>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80016a8:	f7ff ff52 	bl	8001550 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ac:	2300      	movs	r3, #0
 80016ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016b4:	463b      	mov	r3, r7
 80016b6:	4619      	mov	r1, r3
 80016b8:	4805      	ldr	r0, [pc, #20]	; (80016d0 <MX_TIM1_Init+0x98>)
 80016ba:	f002 f95b 	bl	8003974 <HAL_TIMEx_MasterConfigSynchronization>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80016c4:	f7ff ff44 	bl	8001550 <Error_Handler>
  }

}
 80016c8:	bf00      	nop
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000870 	.word	0x20000870
 80016d4:	40010000 	.word	0x40010000

080016d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a0b      	ldr	r2, [pc, #44]	; (8001714 <HAL_TIM_Base_MspInit+0x3c>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d10d      	bne.n	8001706 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	4b0a      	ldr	r3, [pc, #40]	; (8001718 <HAL_TIM_Base_MspInit+0x40>)
 80016f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f2:	4a09      	ldr	r2, [pc, #36]	; (8001718 <HAL_TIM_Base_MspInit+0x40>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	6453      	str	r3, [r2, #68]	; 0x44
 80016fa:	4b07      	ldr	r3, [pc, #28]	; (8001718 <HAL_TIM_Base_MspInit+0x40>)
 80016fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001706:	bf00      	nop
 8001708:	3714      	adds	r7, #20
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	40010000 	.word	0x40010000
 8001718:	40023800 	.word	0x40023800

0800171c <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8001720:	4b11      	ldr	r3, [pc, #68]	; (8001768 <MX_UART4_Init+0x4c>)
 8001722:	4a12      	ldr	r2, [pc, #72]	; (800176c <MX_UART4_Init+0x50>)
 8001724:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001726:	4b10      	ldr	r3, [pc, #64]	; (8001768 <MX_UART4_Init+0x4c>)
 8001728:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800172c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800172e:	4b0e      	ldr	r3, [pc, #56]	; (8001768 <MX_UART4_Init+0x4c>)
 8001730:	2200      	movs	r2, #0
 8001732:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001734:	4b0c      	ldr	r3, [pc, #48]	; (8001768 <MX_UART4_Init+0x4c>)
 8001736:	2200      	movs	r2, #0
 8001738:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800173a:	4b0b      	ldr	r3, [pc, #44]	; (8001768 <MX_UART4_Init+0x4c>)
 800173c:	2200      	movs	r2, #0
 800173e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001740:	4b09      	ldr	r3, [pc, #36]	; (8001768 <MX_UART4_Init+0x4c>)
 8001742:	220c      	movs	r2, #12
 8001744:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001746:	4b08      	ldr	r3, [pc, #32]	; (8001768 <MX_UART4_Init+0x4c>)
 8001748:	2200      	movs	r2, #0
 800174a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800174c:	4b06      	ldr	r3, [pc, #24]	; (8001768 <MX_UART4_Init+0x4c>)
 800174e:	2200      	movs	r2, #0
 8001750:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001752:	4805      	ldr	r0, [pc, #20]	; (8001768 <MX_UART4_Init+0x4c>)
 8001754:	f002 f98a 	bl	8003a6c <HAL_UART_Init>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800175e:	f7ff fef7 	bl	8001550 <Error_Handler>
  }

}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	200008f0 	.word	0x200008f0
 800176c:	40004c00 	.word	0x40004c00

08001770 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8001774:	4b11      	ldr	r3, [pc, #68]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 8001776:	4a12      	ldr	r2, [pc, #72]	; (80017c0 <MX_USART3_UART_Init+0x50>)
 8001778:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800177a:	4b10      	ldr	r3, [pc, #64]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 800177c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001780:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001782:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 8001784:	2200      	movs	r2, #0
 8001786:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 800178a:	2200      	movs	r2, #0
 800178c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800178e:	4b0b      	ldr	r3, [pc, #44]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 8001790:	2200      	movs	r2, #0
 8001792:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001794:	4b09      	ldr	r3, [pc, #36]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 8001796:	220c      	movs	r2, #12
 8001798:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800179a:	4b08      	ldr	r3, [pc, #32]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 800179c:	2200      	movs	r2, #0
 800179e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017a0:	4b06      	ldr	r3, [pc, #24]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017a6:	4805      	ldr	r0, [pc, #20]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 80017a8:	f002 f960 	bl	8003a6c <HAL_UART_Init>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80017b2:	f7ff fecd 	bl	8001550 <Error_Handler>
  }

}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	200008b0 	.word	0x200008b0
 80017c0:	40004800 	.word	0x40004800

080017c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08c      	sub	sp, #48	; 0x30
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017cc:	f107 031c 	add.w	r3, r7, #28
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a42      	ldr	r2, [pc, #264]	; (80018ec <HAL_UART_MspInit+0x128>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d14b      	bne.n	800187e <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	61bb      	str	r3, [r7, #24]
 80017ea:	4b41      	ldr	r3, [pc, #260]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 80017ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ee:	4a40      	ldr	r2, [pc, #256]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 80017f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80017f4:	6413      	str	r3, [r2, #64]	; 0x40
 80017f6:	4b3e      	ldr	r3, [pc, #248]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 80017f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017fe:	61bb      	str	r3, [r7, #24]
 8001800:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
 8001806:	4b3a      	ldr	r3, [pc, #232]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	4a39      	ldr	r2, [pc, #228]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 800180c:	f043 0301 	orr.w	r3, r3, #1
 8001810:	6313      	str	r3, [r2, #48]	; 0x30
 8001812:	4b37      	ldr	r3, [pc, #220]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	617b      	str	r3, [r7, #20]
 800181c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800181e:	2300      	movs	r3, #0
 8001820:	613b      	str	r3, [r7, #16]
 8001822:	4b33      	ldr	r3, [pc, #204]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	4a32      	ldr	r2, [pc, #200]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 8001828:	f043 0304 	orr.w	r3, r3, #4
 800182c:	6313      	str	r3, [r2, #48]	; 0x30
 800182e:	4b30      	ldr	r3, [pc, #192]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	f003 0304 	and.w	r3, r3, #4
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration    
    PA0/WKUP     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800183a:	2301      	movs	r3, #1
 800183c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183e:	2302      	movs	r3, #2
 8001840:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001842:	2301      	movs	r3, #1
 8001844:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001846:	2303      	movs	r3, #3
 8001848:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800184a:	2308      	movs	r3, #8
 800184c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800184e:	f107 031c 	add.w	r3, r7, #28
 8001852:	4619      	mov	r1, r3
 8001854:	4827      	ldr	r0, [pc, #156]	; (80018f4 <HAL_UART_MspInit+0x130>)
 8001856:	f000 feef 	bl	8002638 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800185a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800185e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001860:	2302      	movs	r3, #2
 8001862:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001864:	2301      	movs	r3, #1
 8001866:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001868:	2303      	movs	r3, #3
 800186a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800186c:	2308      	movs	r3, #8
 800186e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001870:	f107 031c 	add.w	r3, r7, #28
 8001874:	4619      	mov	r1, r3
 8001876:	4820      	ldr	r0, [pc, #128]	; (80018f8 <HAL_UART_MspInit+0x134>)
 8001878:	f000 fede 	bl	8002638 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800187c:	e031      	b.n	80018e2 <HAL_UART_MspInit+0x11e>
  else if(uartHandle->Instance==USART3)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a1e      	ldr	r2, [pc, #120]	; (80018fc <HAL_UART_MspInit+0x138>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d12c      	bne.n	80018e2 <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001888:	2300      	movs	r3, #0
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	4b18      	ldr	r3, [pc, #96]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 800188e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001890:	4a17      	ldr	r2, [pc, #92]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 8001892:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001896:	6413      	str	r3, [r2, #64]	; 0x40
 8001898:	4b15      	ldr	r3, [pc, #84]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 800189a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018a4:	2300      	movs	r3, #0
 80018a6:	60bb      	str	r3, [r7, #8]
 80018a8:	4b11      	ldr	r3, [pc, #68]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 80018aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ac:	4a10      	ldr	r2, [pc, #64]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 80018ae:	f043 0308 	orr.w	r3, r3, #8
 80018b2:	6313      	str	r3, [r2, #48]	; 0x30
 80018b4:	4b0e      	ldr	r3, [pc, #56]	; (80018f0 <HAL_UART_MspInit+0x12c>)
 80018b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b8:	f003 0308 	and.w	r3, r3, #8
 80018bc:	60bb      	str	r3, [r7, #8]
 80018be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80018c0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c6:	2302      	movs	r3, #2
 80018c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018ca:	2301      	movs	r3, #1
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ce:	2303      	movs	r3, #3
 80018d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018d2:	2307      	movs	r3, #7
 80018d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018d6:	f107 031c 	add.w	r3, r7, #28
 80018da:	4619      	mov	r1, r3
 80018dc:	4808      	ldr	r0, [pc, #32]	; (8001900 <HAL_UART_MspInit+0x13c>)
 80018de:	f000 feab 	bl	8002638 <HAL_GPIO_Init>
}
 80018e2:	bf00      	nop
 80018e4:	3730      	adds	r7, #48	; 0x30
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40004c00 	.word	0x40004c00
 80018f0:	40023800 	.word	0x40023800
 80018f4:	40020000 	.word	0x40020000
 80018f8:	40020800 	.word	0x40020800
 80018fc:	40004800 	.word	0x40004800
 8001900:	40020c00 	.word	0x40020c00

08001904 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001908:	4b14      	ldr	r3, [pc, #80]	; (800195c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800190a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800190e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001910:	4b12      	ldr	r3, [pc, #72]	; (800195c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001912:	2204      	movs	r2, #4
 8001914:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001916:	4b11      	ldr	r3, [pc, #68]	; (800195c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001918:	2202      	movs	r2, #2
 800191a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800191c:	4b0f      	ldr	r3, [pc, #60]	; (800195c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800191e:	2200      	movs	r2, #0
 8001920:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001922:	4b0e      	ldr	r3, [pc, #56]	; (800195c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001924:	2202      	movs	r2, #2
 8001926:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001928:	4b0c      	ldr	r3, [pc, #48]	; (800195c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800192a:	2201      	movs	r2, #1
 800192c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800192e:	4b0b      	ldr	r3, [pc, #44]	; (800195c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001930:	2200      	movs	r2, #0
 8001932:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001934:	4b09      	ldr	r3, [pc, #36]	; (800195c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001936:	2200      	movs	r2, #0
 8001938:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800193a:	4b08      	ldr	r3, [pc, #32]	; (800195c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800193c:	2201      	movs	r2, #1
 800193e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001940:	4b06      	ldr	r3, [pc, #24]	; (800195c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001942:	2200      	movs	r2, #0
 8001944:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001946:	4805      	ldr	r0, [pc, #20]	; (800195c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001948:	f001 f854 	bl	80029f4 <HAL_PCD_Init>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001952:	f7ff fdfd 	bl	8001550 <Error_Handler>
  }

}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000930 	.word	0x20000930

08001960 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08a      	sub	sp, #40	; 0x28
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001980:	d13f      	bne.n	8001a02 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	4b21      	ldr	r3, [pc, #132]	; (8001a0c <HAL_PCD_MspInit+0xac>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	4a20      	ldr	r2, [pc, #128]	; (8001a0c <HAL_PCD_MspInit+0xac>)
 800198c:	f043 0301 	orr.w	r3, r3, #1
 8001990:	6313      	str	r3, [r2, #48]	; 0x30
 8001992:	4b1e      	ldr	r3, [pc, #120]	; (8001a0c <HAL_PCD_MspInit+0xac>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	f003 0301 	and.w	r3, r3, #1
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800199e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80019a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a4:	2302      	movs	r3, #2
 80019a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ac:	2303      	movs	r3, #3
 80019ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80019b0:	230a      	movs	r3, #10
 80019b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b4:	f107 0314 	add.w	r3, r7, #20
 80019b8:	4619      	mov	r1, r3
 80019ba:	4815      	ldr	r0, [pc, #84]	; (8001a10 <HAL_PCD_MspInit+0xb0>)
 80019bc:	f000 fe3c 	bl	8002638 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80019c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ca:	2300      	movs	r3, #0
 80019cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80019ce:	f107 0314 	add.w	r3, r7, #20
 80019d2:	4619      	mov	r1, r3
 80019d4:	480e      	ldr	r0, [pc, #56]	; (8001a10 <HAL_PCD_MspInit+0xb0>)
 80019d6:	f000 fe2f 	bl	8002638 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80019da:	4b0c      	ldr	r3, [pc, #48]	; (8001a0c <HAL_PCD_MspInit+0xac>)
 80019dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019de:	4a0b      	ldr	r2, [pc, #44]	; (8001a0c <HAL_PCD_MspInit+0xac>)
 80019e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019e4:	6353      	str	r3, [r2, #52]	; 0x34
 80019e6:	2300      	movs	r3, #0
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	4b08      	ldr	r3, [pc, #32]	; (8001a0c <HAL_PCD_MspInit+0xac>)
 80019ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ee:	4a07      	ldr	r2, [pc, #28]	; (8001a0c <HAL_PCD_MspInit+0xac>)
 80019f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019f4:	6453      	str	r3, [r2, #68]	; 0x44
 80019f6:	4b05      	ldr	r3, [pc, #20]	; (8001a0c <HAL_PCD_MspInit+0xac>)
 80019f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001a02:	bf00      	nop
 8001a04:	3728      	adds	r7, #40	; 0x28
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40023800 	.word	0x40023800
 8001a10:	40020000 	.word	0x40020000

08001a14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001a14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a4c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001a18:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001a1a:	e003      	b.n	8001a24 <LoopCopyDataInit>

08001a1c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001a1c:	4b0c      	ldr	r3, [pc, #48]	; (8001a50 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001a1e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001a20:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001a22:	3104      	adds	r1, #4

08001a24 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001a24:	480b      	ldr	r0, [pc, #44]	; (8001a54 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001a26:	4b0c      	ldr	r3, [pc, #48]	; (8001a58 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001a28:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001a2a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001a2c:	d3f6      	bcc.n	8001a1c <CopyDataInit>
  ldr  r2, =_sbss
 8001a2e:	4a0b      	ldr	r2, [pc, #44]	; (8001a5c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001a30:	e002      	b.n	8001a38 <LoopFillZerobss>

08001a32 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001a32:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001a34:	f842 3b04 	str.w	r3, [r2], #4

08001a38 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001a38:	4b09      	ldr	r3, [pc, #36]	; (8001a60 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001a3a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001a3c:	d3f9      	bcc.n	8001a32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001a3e:	f7ff fde5 	bl	800160c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a42:	f002 ff89 	bl	8004958 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a46:	f7ff fc41 	bl	80012cc <main>
  bx  lr    
 8001a4a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001a4c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001a50:	080055f0 	.word	0x080055f0
  ldr  r0, =_sdata
 8001a54:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001a58:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8001a5c:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8001a60:	20000d3c 	.word	0x20000d3c

08001a64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a64:	e7fe      	b.n	8001a64 <ADC_IRQHandler>
	...

08001a68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a6c:	4b0e      	ldr	r3, [pc, #56]	; (8001aa8 <HAL_Init+0x40>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a0d      	ldr	r2, [pc, #52]	; (8001aa8 <HAL_Init+0x40>)
 8001a72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a78:	4b0b      	ldr	r3, [pc, #44]	; (8001aa8 <HAL_Init+0x40>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a0a      	ldr	r2, [pc, #40]	; (8001aa8 <HAL_Init+0x40>)
 8001a7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a84:	4b08      	ldr	r3, [pc, #32]	; (8001aa8 <HAL_Init+0x40>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a07      	ldr	r2, [pc, #28]	; (8001aa8 <HAL_Init+0x40>)
 8001a8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a90:	2003      	movs	r0, #3
 8001a92:	f000 f92f 	bl	8001cf4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a96:	2000      	movs	r0, #0
 8001a98:	f000 f808 	bl	8001aac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a9c:	f7ff fd60 	bl	8001560 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40023c00 	.word	0x40023c00

08001aac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ab4:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <HAL_InitTick+0x54>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	4b12      	ldr	r3, [pc, #72]	; (8001b04 <HAL_InitTick+0x58>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	4619      	mov	r1, r3
 8001abe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ac2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aca:	4618      	mov	r0, r3
 8001acc:	f000 f939 	bl	8001d42 <HAL_SYSTICK_Config>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e00e      	b.n	8001af8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2b0f      	cmp	r3, #15
 8001ade:	d80a      	bhi.n	8001af6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	6879      	ldr	r1, [r7, #4]
 8001ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae8:	f000 f90f 	bl	8001d0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001aec:	4a06      	ldr	r2, [pc, #24]	; (8001b08 <HAL_InitTick+0x5c>)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001af2:	2300      	movs	r3, #0
 8001af4:	e000      	b.n	8001af8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3708      	adds	r7, #8
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000000 	.word	0x20000000
 8001b04:	20000008 	.word	0x20000008
 8001b08:	20000004 	.word	0x20000004

08001b0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b10:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <HAL_IncTick+0x20>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	461a      	mov	r2, r3
 8001b16:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <HAL_IncTick+0x24>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	4a04      	ldr	r2, [pc, #16]	; (8001b30 <HAL_IncTick+0x24>)
 8001b1e:	6013      	str	r3, [r2, #0]
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	20000008 	.word	0x20000008
 8001b30:	20000d38 	.word	0x20000d38

08001b34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  return uwTick;
 8001b38:	4b03      	ldr	r3, [pc, #12]	; (8001b48 <HAL_GetTick+0x14>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	20000d38 	.word	0x20000d38

08001b4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b54:	f7ff ffee 	bl	8001b34 <HAL_GetTick>
 8001b58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b64:	d005      	beq.n	8001b72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b66:	4b09      	ldr	r3, [pc, #36]	; (8001b8c <HAL_Delay+0x40>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	4413      	add	r3, r2
 8001b70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b72:	bf00      	nop
 8001b74:	f7ff ffde 	bl	8001b34 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d8f7      	bhi.n	8001b74 <HAL_Delay+0x28>
  {
  }
}
 8001b84:	bf00      	nop
 8001b86:	3710      	adds	r7, #16
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20000008 	.word	0x20000008

08001b90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b085      	sub	sp, #20
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f003 0307 	and.w	r3, r3, #7
 8001b9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ba0:	4b0c      	ldr	r3, [pc, #48]	; (8001bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ba6:	68ba      	ldr	r2, [r7, #8]
 8001ba8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bac:	4013      	ands	r3, r2
 8001bae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bc2:	4a04      	ldr	r2, [pc, #16]	; (8001bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	60d3      	str	r3, [r2, #12]
}
 8001bc8:	bf00      	nop
 8001bca:	3714      	adds	r7, #20
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	e000ed00 	.word	0xe000ed00

08001bd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bdc:	4b04      	ldr	r3, [pc, #16]	; (8001bf0 <__NVIC_GetPriorityGrouping+0x18>)
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	0a1b      	lsrs	r3, r3, #8
 8001be2:	f003 0307 	and.w	r3, r3, #7
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	e000ed00 	.word	0xe000ed00

08001bf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	6039      	str	r1, [r7, #0]
 8001bfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	db0a      	blt.n	8001c1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	490c      	ldr	r1, [pc, #48]	; (8001c40 <__NVIC_SetPriority+0x4c>)
 8001c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c12:	0112      	lsls	r2, r2, #4
 8001c14:	b2d2      	uxtb	r2, r2
 8001c16:	440b      	add	r3, r1
 8001c18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c1c:	e00a      	b.n	8001c34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	b2da      	uxtb	r2, r3
 8001c22:	4908      	ldr	r1, [pc, #32]	; (8001c44 <__NVIC_SetPriority+0x50>)
 8001c24:	79fb      	ldrb	r3, [r7, #7]
 8001c26:	f003 030f 	and.w	r3, r3, #15
 8001c2a:	3b04      	subs	r3, #4
 8001c2c:	0112      	lsls	r2, r2, #4
 8001c2e:	b2d2      	uxtb	r2, r2
 8001c30:	440b      	add	r3, r1
 8001c32:	761a      	strb	r2, [r3, #24]
}
 8001c34:	bf00      	nop
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	e000e100 	.word	0xe000e100
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b089      	sub	sp, #36	; 0x24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f003 0307 	and.w	r3, r3, #7
 8001c5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	f1c3 0307 	rsb	r3, r3, #7
 8001c62:	2b04      	cmp	r3, #4
 8001c64:	bf28      	it	cs
 8001c66:	2304      	movcs	r3, #4
 8001c68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	3304      	adds	r3, #4
 8001c6e:	2b06      	cmp	r3, #6
 8001c70:	d902      	bls.n	8001c78 <NVIC_EncodePriority+0x30>
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	3b03      	subs	r3, #3
 8001c76:	e000      	b.n	8001c7a <NVIC_EncodePriority+0x32>
 8001c78:	2300      	movs	r3, #0
 8001c7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	43da      	mvns	r2, r3
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	401a      	ands	r2, r3
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c90:	f04f 31ff 	mov.w	r1, #4294967295
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	fa01 f303 	lsl.w	r3, r1, r3
 8001c9a:	43d9      	mvns	r1, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ca0:	4313      	orrs	r3, r2
         );
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3724      	adds	r7, #36	; 0x24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
	...

08001cb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cc0:	d301      	bcc.n	8001cc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e00f      	b.n	8001ce6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cc6:	4a0a      	ldr	r2, [pc, #40]	; (8001cf0 <SysTick_Config+0x40>)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	3b01      	subs	r3, #1
 8001ccc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cce:	210f      	movs	r1, #15
 8001cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd4:	f7ff ff8e 	bl	8001bf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cd8:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <SysTick_Config+0x40>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cde:	4b04      	ldr	r3, [pc, #16]	; (8001cf0 <SysTick_Config+0x40>)
 8001ce0:	2207      	movs	r2, #7
 8001ce2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	e000e010 	.word	0xe000e010

08001cf4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f7ff ff47 	bl	8001b90 <__NVIC_SetPriorityGrouping>
}
 8001d02:	bf00      	nop
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b086      	sub	sp, #24
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	4603      	mov	r3, r0
 8001d12:	60b9      	str	r1, [r7, #8]
 8001d14:	607a      	str	r2, [r7, #4]
 8001d16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d1c:	f7ff ff5c 	bl	8001bd8 <__NVIC_GetPriorityGrouping>
 8001d20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	68b9      	ldr	r1, [r7, #8]
 8001d26:	6978      	ldr	r0, [r7, #20]
 8001d28:	f7ff ff8e 	bl	8001c48 <NVIC_EncodePriority>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d32:	4611      	mov	r1, r2
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff ff5d 	bl	8001bf4 <__NVIC_SetPriority>
}
 8001d3a:	bf00      	nop
 8001d3c:	3718      	adds	r7, #24
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	b082      	sub	sp, #8
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f7ff ffb0 	bl	8001cb0 <SysTick_Config>
 8001d50:	4603      	mov	r3, r0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
	...

08001d5c <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b088      	sub	sp, #32
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8001d64:	2300      	movs	r3, #0
 8001d66:	61fb      	str	r3, [r7, #28]
 8001d68:	2300      	movs	r3, #0
 8001d6a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8001d6c:	4baa      	ldr	r3, [pc, #680]	; (8002018 <HAL_ETH_Init+0x2bc>)
 8001d6e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8001d70:	2300      	movs	r3, #0
 8001d72:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8001d74:	2300      	movs	r3, #0
 8001d76:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d101      	bne.n	8001d82 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e185      	b.n	800208e <HAL_ETH_Init+0x332>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d106      	bne.n	8001d9c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2200      	movs	r2, #0
 8001d92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f7ff f8da 	bl	8000f50 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60bb      	str	r3, [r7, #8]
 8001da0:	4b9e      	ldr	r3, [pc, #632]	; (800201c <HAL_ETH_Init+0x2c0>)
 8001da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001da4:	4a9d      	ldr	r2, [pc, #628]	; (800201c <HAL_ETH_Init+0x2c0>)
 8001da6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001daa:	6453      	str	r3, [r2, #68]	; 0x44
 8001dac:	4b9b      	ldr	r3, [pc, #620]	; (800201c <HAL_ETH_Init+0x2c0>)
 8001dae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001db4:	60bb      	str	r3, [r7, #8]
 8001db6:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001db8:	4b99      	ldr	r3, [pc, #612]	; (8002020 <HAL_ETH_Init+0x2c4>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	4a98      	ldr	r2, [pc, #608]	; (8002020 <HAL_ETH_Init+0x2c4>)
 8001dbe:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001dc2:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001dc4:	4b96      	ldr	r3, [pc, #600]	; (8002020 <HAL_ETH_Init+0x2c4>)
 8001dc6:	685a      	ldr	r2, [r3, #4]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6a1b      	ldr	r3, [r3, #32]
 8001dcc:	4994      	ldr	r1, [pc, #592]	; (8002020 <HAL_ETH_Init+0x2c4>)
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f042 0201 	orr.w	r2, r2, #1
 8001de4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001de8:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8001dea:	f7ff fea3 	bl	8001b34 <HAL_GetTick>
 8001dee:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8001df0:	e011      	b.n	8001e16 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8001df2:	f7ff fe9f 	bl	8001b34 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001e00:	d909      	bls.n	8001e16 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2203      	movs	r2, #3
 8001e06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e13b      	b.n	800208e <HAL_ETH_Init+0x332>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d1e4      	bne.n	8001df2 <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	691b      	ldr	r3, [r3, #16]
 8001e2e:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	f023 031c 	bic.w	r3, r3, #28
 8001e36:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001e38:	f001 fb28 	bl	800348c <HAL_RCC_GetHCLKFreq>
 8001e3c:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	4a78      	ldr	r2, [pc, #480]	; (8002024 <HAL_ETH_Init+0x2c8>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d908      	bls.n	8001e58 <HAL_ETH_Init+0xfc>
 8001e46:	69bb      	ldr	r3, [r7, #24]
 8001e48:	4a77      	ldr	r2, [pc, #476]	; (8002028 <HAL_ETH_Init+0x2cc>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d804      	bhi.n	8001e58 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	f043 0308 	orr.w	r3, r3, #8
 8001e54:	61fb      	str	r3, [r7, #28]
 8001e56:	e027      	b.n	8001ea8 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	4a73      	ldr	r2, [pc, #460]	; (8002028 <HAL_ETH_Init+0x2cc>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d908      	bls.n	8001e72 <HAL_ETH_Init+0x116>
 8001e60:	69bb      	ldr	r3, [r7, #24]
 8001e62:	4a72      	ldr	r2, [pc, #456]	; (800202c <HAL_ETH_Init+0x2d0>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d804      	bhi.n	8001e72 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	f043 030c 	orr.w	r3, r3, #12
 8001e6e:	61fb      	str	r3, [r7, #28]
 8001e70:	e01a      	b.n	8001ea8 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	4a6d      	ldr	r2, [pc, #436]	; (800202c <HAL_ETH_Init+0x2d0>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d903      	bls.n	8001e82 <HAL_ETH_Init+0x126>
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	4a6c      	ldr	r2, [pc, #432]	; (8002030 <HAL_ETH_Init+0x2d4>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d911      	bls.n	8001ea6 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	4a6a      	ldr	r2, [pc, #424]	; (8002030 <HAL_ETH_Init+0x2d4>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d908      	bls.n	8001e9c <HAL_ETH_Init+0x140>
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	4a69      	ldr	r2, [pc, #420]	; (8002034 <HAL_ETH_Init+0x2d8>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d804      	bhi.n	8001e9c <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	f043 0304 	orr.w	r3, r3, #4
 8001e98:	61fb      	str	r3, [r7, #28]
 8001e9a:	e005      	b.n	8001ea8 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	f043 0310 	orr.w	r3, r3, #16
 8001ea2:	61fb      	str	r3, [r7, #28]
 8001ea4:	e000      	b.n	8001ea8 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8001ea6:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	69fa      	ldr	r2, [r7, #28]
 8001eae:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8001eb0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 f956 	bl	8002168 <HAL_ETH_WritePHYRegister>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d00b      	beq.n	8001eda <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8001ec6:	6939      	ldr	r1, [r7, #16]
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f000 f9b3 	bl	8002234 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e0d9      	b.n	800208e <HAL_ETH_Init+0x332>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8001eda:	20ff      	movs	r0, #255	; 0xff
 8001edc:	f7ff fe36 	bl	8001b4c <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	f000 80a7 	beq.w	8002038 <HAL_ETH_Init+0x2dc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8001eea:	f7ff fe23 	bl	8001b34 <HAL_GetTick>
 8001eee:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8001ef0:	f107 030c 	add.w	r3, r7, #12
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f000 f8cd 	bl	8002098 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8001efe:	f7ff fe19 	bl	8001b34 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d90f      	bls.n	8001f30 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8001f14:	6939      	ldr	r1, [r7, #16]
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f000 f98c 	bl	8002234 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e0ae      	b.n	800208e <HAL_ETH_Init+0x332>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	f003 0304 	and.w	r3, r3, #4
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d0da      	beq.n	8001ef0 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8001f3a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f3e:	2100      	movs	r1, #0
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f000 f911 	bl	8002168 <HAL_ETH_WritePHYRegister>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d00b      	beq.n	8001f64 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001f50:	6939      	ldr	r1, [r7, #16]
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f000 f96e 	bl	8002234 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8001f60:	2301      	movs	r3, #1
 8001f62:	e094      	b.n	800208e <HAL_ETH_Init+0x332>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8001f64:	f7ff fde6 	bl	8001b34 <HAL_GetTick>
 8001f68:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8001f6a:	f107 030c 	add.w	r3, r7, #12
 8001f6e:	461a      	mov	r2, r3
 8001f70:	2101      	movs	r1, #1
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f000 f890 	bl	8002098 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8001f78:	f7ff fddc 	bl	8001b34 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d90f      	bls.n	8001faa <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8001f8e:	6939      	ldr	r1, [r7, #16]
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 f94f 	bl	8002234 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2201      	movs	r2, #1
 8001f9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e071      	b.n	800208e <HAL_ETH_Init+0x332>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f003 0320 	and.w	r3, r3, #32
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d0da      	beq.n	8001f6a <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8001fb4:	f107 030c 	add.w	r3, r7, #12
 8001fb8:	461a      	mov	r2, r3
 8001fba:	211f      	movs	r1, #31
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f000 f86b 	bl	8002098 <HAL_ETH_ReadPHYRegister>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d00b      	beq.n	8001fe0 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001fcc:	6939      	ldr	r1, [r7, #16]
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f000 f930 	bl	8002234 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e056      	b.n	800208e <HAL_ETH_Init+0x332>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f003 0310 	and.w	r3, r3, #16
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d004      	beq.n	8001ff4 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ff0:	60da      	str	r2, [r3, #12]
 8001ff2:	e002      	b.n	8001ffa <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	f003 0304 	and.w	r3, r3, #4
 8002000:	2b00      	cmp	r3, #0
 8002002:	d003      	beq.n	800200c <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2200      	movs	r2, #0
 8002008:	609a      	str	r2, [r3, #8]
 800200a:	e037      	b.n	800207c <HAL_ETH_Init+0x320>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	e032      	b.n	800207c <HAL_ETH_Init+0x320>
 8002016:	bf00      	nop
 8002018:	03938700 	.word	0x03938700
 800201c:	40023800 	.word	0x40023800
 8002020:	40013800 	.word	0x40013800
 8002024:	01312cff 	.word	0x01312cff
 8002028:	02160ebf 	.word	0x02160ebf
 800202c:	039386ff 	.word	0x039386ff
 8002030:	05f5e0ff 	.word	0x05f5e0ff
 8002034:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	08db      	lsrs	r3, r3, #3
 800203e:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	085b      	lsrs	r3, r3, #1
 8002046:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8002048:	4313      	orrs	r3, r2
 800204a:	b29b      	uxth	r3, r3
 800204c:	461a      	mov	r2, r3
 800204e:	2100      	movs	r1, #0
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f000 f889 	bl	8002168 <HAL_ETH_WritePHYRegister>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d00b      	beq.n	8002074 <HAL_ETH_Init+0x318>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002060:	6939      	ldr	r1, [r7, #16]
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f000 f8e6 	bl	8002234 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e00c      	b.n	800208e <HAL_ETH_Init+0x332>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8002074:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002078:	f7ff fd68 	bl	8001b4c <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 800207c:	6939      	ldr	r1, [r7, #16]
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f8d8 	bl	8002234 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800208c:	2300      	movs	r3, #0
}
 800208e:	4618      	mov	r0, r3
 8002090:	3720      	adds	r7, #32
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop

08002098 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b086      	sub	sp, #24
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	460b      	mov	r3, r1
 80020a2:	607a      	str	r2, [r7, #4]
 80020a4:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 80020a6:	2300      	movs	r3, #0
 80020a8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80020aa:	2300      	movs	r3, #0
 80020ac:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	2b82      	cmp	r3, #130	; 0x82
 80020b8:	d101      	bne.n	80020be <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80020ba:	2302      	movs	r3, #2
 80020bc:	e050      	b.n	8002160 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2282      	movs	r2, #130	; 0x82
 80020c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	691b      	ldr	r3, [r3, #16]
 80020cc:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	f003 031c 	and.w	r3, r3, #28
 80020d4:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	8a1b      	ldrh	r3, [r3, #16]
 80020da:	02db      	lsls	r3, r3, #11
 80020dc:	b29b      	uxth	r3, r3
 80020de:	697a      	ldr	r2, [r7, #20]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 80020e4:	897b      	ldrh	r3, [r7, #10]
 80020e6:	019b      	lsls	r3, r3, #6
 80020e8:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80020ec:	697a      	ldr	r2, [r7, #20]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	f023 0302 	bic.w	r3, r3, #2
 80020f8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	f043 0301 	orr.w	r3, r3, #1
 8002100:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	697a      	ldr	r2, [r7, #20]
 8002108:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800210a:	f7ff fd13 	bl	8001b34 <HAL_GetTick>
 800210e:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002110:	e015      	b.n	800213e <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8002112:	f7ff fd0f 	bl	8001b34 <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002120:	d309      	bcc.n	8002136 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2201      	movs	r2, #1
 8002126:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e014      	b.n	8002160 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	691b      	ldr	r3, [r3, #16]
 800213c:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	2b00      	cmp	r3, #0
 8002146:	d1e4      	bne.n	8002112 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	695b      	ldr	r3, [r3, #20]
 800214e:	b29b      	uxth	r3, r3
 8002150:	461a      	mov	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	2201      	movs	r2, #1
 800215a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3718      	adds	r7, #24
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	460b      	mov	r3, r1
 8002172:	607a      	str	r2, [r7, #4]
 8002174:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8002176:	2300      	movs	r3, #0
 8002178:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800217a:	2300      	movs	r3, #0
 800217c:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b42      	cmp	r3, #66	; 0x42
 8002188:	d101      	bne.n	800218e <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 800218a:	2302      	movs	r3, #2
 800218c:	e04e      	b.n	800222c <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2242      	movs	r2, #66	; 0x42
 8002192:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	691b      	ldr	r3, [r3, #16]
 800219c:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	f003 031c 	and.w	r3, r3, #28
 80021a4:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	8a1b      	ldrh	r3, [r3, #16]
 80021aa:	02db      	lsls	r3, r3, #11
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	697a      	ldr	r2, [r7, #20]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80021b4:	897b      	ldrh	r3, [r7, #10]
 80021b6:	019b      	lsls	r3, r3, #6
 80021b8:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80021bc:	697a      	ldr	r2, [r7, #20]
 80021be:	4313      	orrs	r3, r2
 80021c0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	f043 0302 	orr.w	r3, r3, #2
 80021c8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	f043 0301 	orr.w	r3, r3, #1
 80021d0:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	697a      	ldr	r2, [r7, #20]
 80021e2:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80021e4:	f7ff fca6 	bl	8001b34 <HAL_GetTick>
 80021e8:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80021ea:	e015      	b.n	8002218 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 80021ec:	f7ff fca2 	bl	8001b34 <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021fa:	d309      	bcc.n	8002210 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2201      	movs	r2, #1
 8002200:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2200      	movs	r2, #0
 8002208:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800220c:	2303      	movs	r3, #3
 800220e:	e00d      	b.n	800222c <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	691b      	ldr	r3, [r3, #16]
 8002216:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	2b00      	cmp	r3, #0
 8002220:	d1e4      	bne.n	80021ec <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2201      	movs	r2, #1
 8002226:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 800222a:	2300      	movs	r3, #0
}
 800222c:	4618      	mov	r0, r3
 800222e:	3718      	adds	r7, #24
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b0b0      	sub	sp, #192	; 0xc0
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800223e:	2300      	movs	r3, #0
 8002240:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d007      	beq.n	800225a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002250:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002258:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800225a:	2300      	movs	r3, #0
 800225c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800225e:	2300      	movs	r3, #0
 8002260:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8002262:	2300      	movs	r3, #0
 8002264:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8002266:	2300      	movs	r3, #0
 8002268:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800226a:	2300      	movs	r3, #0
 800226c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800226e:	2300      	movs	r3, #0
 8002270:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d103      	bne.n	8002282 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800227a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800227e:	663b      	str	r3, [r7, #96]	; 0x60
 8002280:	e001      	b.n	8002286 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8002282:	2300      	movs	r3, #0
 8002284:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8002286:	f44f 7300 	mov.w	r3, #512	; 0x200
 800228a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 800228c:	2300      	movs	r3, #0
 800228e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002290:	2300      	movs	r3, #0
 8002292:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8002294:	2300      	movs	r3, #0
 8002296:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8002298:	2300      	movs	r3, #0
 800229a:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 800229c:	2300      	movs	r3, #0
 800229e:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80022a0:	2340      	movs	r3, #64	; 0x40
 80022a2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80022a4:	2300      	movs	r3, #0
 80022a6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80022aa:	2300      	movs	r3, #0
 80022ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80022b0:	2300      	movs	r3, #0
 80022b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80022b6:	2300      	movs	r3, #0
 80022b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80022bc:	2300      	movs	r3, #0
 80022be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 80022c2:	2300      	movs	r3, #0
 80022c4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 80022c8:	2300      	movs	r3, #0
 80022ca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 80022ce:	2300      	movs	r3, #0
 80022d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80022d4:	2380      	movs	r3, #128	; 0x80
 80022d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80022da:	2300      	movs	r3, #0
 80022dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80022e0:	2300      	movs	r3, #0
 80022e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80022e6:	2300      	movs	r3, #0
 80022e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80022ec:	2300      	movs	r3, #0
 80022ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 80022f2:	2300      	movs	r3, #0
 80022f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 80022f8:	2300      	movs	r3, #0
 80022fa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002308:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800230c:	4bac      	ldr	r3, [pc, #688]	; (80025c0 <ETH_MACDMAConfig+0x38c>)
 800230e:	4013      	ands	r3, r2
 8002310:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8002314:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8002316:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8002318:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800231a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 800231c:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800231e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8002320:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8002326:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8002328:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 800232a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 800232c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800232e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8002334:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8002336:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8002338:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 800233a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 800233c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800233e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8002340:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8002342:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8002344:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8002346:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8002348:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 800234a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800234e:	4313      	orrs	r3, r2
 8002350:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800235c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002368:	2001      	movs	r0, #1
 800236a:	f7ff fbef 	bl	8001b4c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002376:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002378:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800237a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800237c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800237e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8002380:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8002382:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8002386:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8002388:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 800238c:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800238e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8002392:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8002394:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8002398:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 800239c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80023a4:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80023a6:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80023b2:	2001      	movs	r0, #1
 80023b4:	f7ff fbca 	bl	8001b4c <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80023c0:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80023ca:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80023d4:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80023e0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80023e4:	f64f 7341 	movw	r3, #65345	; 0xff41
 80023e8:	4013      	ands	r3, r2
 80023ea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80023ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80023f2:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 80023f4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80023f8:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 80023fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 80023fe:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8002400:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8002404:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8002406:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800240a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800240c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8002410:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8002412:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002416:	4313      	orrs	r3, r2
 8002418:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002424:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8002430:	2001      	movs	r0, #1
 8002432:	f7ff fb8b 	bl	8001b4c <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800243e:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8002440:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8002444:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	430a      	orrs	r2, r1
 800244e:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	69db      	ldr	r3, [r3, #28]
 8002456:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800245a:	2001      	movs	r0, #1
 800245c:	f7ff fb76 	bl	8001b4c <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002468:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800246a:	2300      	movs	r3, #0
 800246c:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800246e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002472:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8002474:	2300      	movs	r3, #0
 8002476:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8002478:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800247c:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800247e:	2300      	movs	r3, #0
 8002480:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8002482:	2300      	movs	r3, #0
 8002484:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8002486:	2300      	movs	r3, #0
 8002488:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800248a:	2300      	movs	r3, #0
 800248c:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800248e:	2304      	movs	r3, #4
 8002490:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8002492:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002496:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8002498:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800249c:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800249e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80024a2:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80024a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024a8:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80024aa:	2380      	movs	r3, #128	; 0x80
 80024ac:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 80024ae:	2300      	movs	r3, #0
 80024b0:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80024b2:	2300      	movs	r3, #0
 80024b4:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80024be:	3318      	adds	r3, #24
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80024c6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80024ca:	4b3e      	ldr	r3, [pc, #248]	; (80025c4 <ETH_MACDMAConfig+0x390>)
 80024cc:	4013      	ands	r3, r2
 80024ce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80024d2:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 80024d4:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80024d6:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 80024d8:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 80024da:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 80024dc:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 80024de:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 80024e0:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 80024e2:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 80024e4:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 80024e6:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 80024e8:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 80024ea:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 80024ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 80024ee:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 80024f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 80024f2:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80024f4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80024f8:	4313      	orrs	r3, r2
 80024fa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002506:	3318      	adds	r3, #24
 8002508:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800250c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002516:	3318      	adds	r3, #24
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800251e:	2001      	movs	r0, #1
 8002520:	f7ff fb14 	bl	8001b4c <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800252c:	3318      	adds	r3, #24
 800252e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002532:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002534:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8002536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002538:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800253a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 800253c:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800253e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8002540:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8002542:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8002544:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 8002546:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002548:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800254a:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 800254c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 800254e:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002558:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800255c:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800256c:	2001      	movs	r0, #1
 800256e:	f7ff faed 	bl	8001b4c <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800257a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800257e:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	699b      	ldr	r3, [r3, #24]
 8002584:	2b01      	cmp	r3, #1
 8002586:	d10f      	bne.n	80025a8 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002590:	331c      	adds	r3, #28
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800259c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80025a4:	331c      	adds	r3, #28
 80025a6:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	695b      	ldr	r3, [r3, #20]
 80025ac:	461a      	mov	r2, r3
 80025ae:	2100      	movs	r1, #0
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f000 f809 	bl	80025c8 <ETH_MACAddressConfig>
}
 80025b6:	bf00      	nop
 80025b8:	37c0      	adds	r7, #192	; 0xc0
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	ff20810f 	.word	0xff20810f
 80025c4:	f8de3f23 	.word	0xf8de3f23

080025c8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b087      	sub	sp, #28
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	3305      	adds	r3, #5
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	021b      	lsls	r3, r3, #8
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	3204      	adds	r2, #4
 80025e0:	7812      	ldrb	r2, [r2, #0]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80025e6:	68ba      	ldr	r2, [r7, #8]
 80025e8:	4b11      	ldr	r3, [pc, #68]	; (8002630 <ETH_MACAddressConfig+0x68>)
 80025ea:	4413      	add	r3, r2
 80025ec:	461a      	mov	r2, r3
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	3303      	adds	r3, #3
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	061a      	lsls	r2, r3, #24
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	3302      	adds	r3, #2
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	041b      	lsls	r3, r3, #16
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	3301      	adds	r3, #1
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	021b      	lsls	r3, r3, #8
 800260c:	4313      	orrs	r3, r2
 800260e:	687a      	ldr	r2, [r7, #4]
 8002610:	7812      	ldrb	r2, [r2, #0]
 8002612:	4313      	orrs	r3, r2
 8002614:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002616:	68ba      	ldr	r2, [r7, #8]
 8002618:	4b06      	ldr	r3, [pc, #24]	; (8002634 <ETH_MACAddressConfig+0x6c>)
 800261a:	4413      	add	r3, r2
 800261c:	461a      	mov	r2, r3
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	6013      	str	r3, [r2, #0]
}
 8002622:	bf00      	nop
 8002624:	371c      	adds	r7, #28
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	40028040 	.word	0x40028040
 8002634:	40028044 	.word	0x40028044

08002638 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002638:	b480      	push	{r7}
 800263a:	b089      	sub	sp, #36	; 0x24
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002642:	2300      	movs	r3, #0
 8002644:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002646:	2300      	movs	r3, #0
 8002648:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800264a:	2300      	movs	r3, #0
 800264c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800264e:	2300      	movs	r3, #0
 8002650:	61fb      	str	r3, [r7, #28]
 8002652:	e177      	b.n	8002944 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002654:	2201      	movs	r2, #1
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	fa02 f303 	lsl.w	r3, r2, r3
 800265c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	697a      	ldr	r2, [r7, #20]
 8002664:	4013      	ands	r3, r2
 8002666:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002668:	693a      	ldr	r2, [r7, #16]
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	429a      	cmp	r2, r3
 800266e:	f040 8166 	bne.w	800293e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d00b      	beq.n	8002692 <HAL_GPIO_Init+0x5a>
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	2b02      	cmp	r3, #2
 8002680:	d007      	beq.n	8002692 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002686:	2b11      	cmp	r3, #17
 8002688:	d003      	beq.n	8002692 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	2b12      	cmp	r3, #18
 8002690:	d130      	bne.n	80026f4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	2203      	movs	r2, #3
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	43db      	mvns	r3, r3
 80026a4:	69ba      	ldr	r2, [r7, #24]
 80026a6:	4013      	ands	r3, r2
 80026a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	68da      	ldr	r2, [r3, #12]
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	69ba      	ldr	r2, [r7, #24]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026c8:	2201      	movs	r2, #1
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	43db      	mvns	r3, r3
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	4013      	ands	r3, r2
 80026d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	091b      	lsrs	r3, r3, #4
 80026de:	f003 0201 	and.w	r2, r3, #1
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	2203      	movs	r2, #3
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	43db      	mvns	r3, r3
 8002706:	69ba      	ldr	r2, [r7, #24]
 8002708:	4013      	ands	r3, r2
 800270a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	4313      	orrs	r3, r2
 800271c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	2b02      	cmp	r3, #2
 800272a:	d003      	beq.n	8002734 <HAL_GPIO_Init+0xfc>
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	2b12      	cmp	r3, #18
 8002732:	d123      	bne.n	800277c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	08da      	lsrs	r2, r3, #3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	3208      	adds	r2, #8
 800273c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002740:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	f003 0307 	and.w	r3, r3, #7
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	220f      	movs	r2, #15
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	43db      	mvns	r3, r3
 8002752:	69ba      	ldr	r2, [r7, #24]
 8002754:	4013      	ands	r3, r2
 8002756:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	691a      	ldr	r2, [r3, #16]
 800275c:	69fb      	ldr	r3, [r7, #28]
 800275e:	f003 0307 	and.w	r3, r3, #7
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	4313      	orrs	r3, r2
 800276c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	08da      	lsrs	r2, r3, #3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	3208      	adds	r2, #8
 8002776:	69b9      	ldr	r1, [r7, #24]
 8002778:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	2203      	movs	r2, #3
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	43db      	mvns	r3, r3
 800278e:	69ba      	ldr	r2, [r7, #24]
 8002790:	4013      	ands	r3, r2
 8002792:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f003 0203 	and.w	r2, r3, #3
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	f000 80c0 	beq.w	800293e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	4b65      	ldr	r3, [pc, #404]	; (8002958 <HAL_GPIO_Init+0x320>)
 80027c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c6:	4a64      	ldr	r2, [pc, #400]	; (8002958 <HAL_GPIO_Init+0x320>)
 80027c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027cc:	6453      	str	r3, [r2, #68]	; 0x44
 80027ce:	4b62      	ldr	r3, [pc, #392]	; (8002958 <HAL_GPIO_Init+0x320>)
 80027d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027da:	4a60      	ldr	r2, [pc, #384]	; (800295c <HAL_GPIO_Init+0x324>)
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	089b      	lsrs	r3, r3, #2
 80027e0:	3302      	adds	r3, #2
 80027e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	f003 0303 	and.w	r3, r3, #3
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	220f      	movs	r2, #15
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	43db      	mvns	r3, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4013      	ands	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a57      	ldr	r2, [pc, #348]	; (8002960 <HAL_GPIO_Init+0x328>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d037      	beq.n	8002876 <HAL_GPIO_Init+0x23e>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a56      	ldr	r2, [pc, #344]	; (8002964 <HAL_GPIO_Init+0x32c>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d031      	beq.n	8002872 <HAL_GPIO_Init+0x23a>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a55      	ldr	r2, [pc, #340]	; (8002968 <HAL_GPIO_Init+0x330>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d02b      	beq.n	800286e <HAL_GPIO_Init+0x236>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a54      	ldr	r2, [pc, #336]	; (800296c <HAL_GPIO_Init+0x334>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d025      	beq.n	800286a <HAL_GPIO_Init+0x232>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a53      	ldr	r2, [pc, #332]	; (8002970 <HAL_GPIO_Init+0x338>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d01f      	beq.n	8002866 <HAL_GPIO_Init+0x22e>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a52      	ldr	r2, [pc, #328]	; (8002974 <HAL_GPIO_Init+0x33c>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d019      	beq.n	8002862 <HAL_GPIO_Init+0x22a>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a51      	ldr	r2, [pc, #324]	; (8002978 <HAL_GPIO_Init+0x340>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d013      	beq.n	800285e <HAL_GPIO_Init+0x226>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a50      	ldr	r2, [pc, #320]	; (800297c <HAL_GPIO_Init+0x344>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d00d      	beq.n	800285a <HAL_GPIO_Init+0x222>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a4f      	ldr	r2, [pc, #316]	; (8002980 <HAL_GPIO_Init+0x348>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d007      	beq.n	8002856 <HAL_GPIO_Init+0x21e>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a4e      	ldr	r2, [pc, #312]	; (8002984 <HAL_GPIO_Init+0x34c>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d101      	bne.n	8002852 <HAL_GPIO_Init+0x21a>
 800284e:	2309      	movs	r3, #9
 8002850:	e012      	b.n	8002878 <HAL_GPIO_Init+0x240>
 8002852:	230a      	movs	r3, #10
 8002854:	e010      	b.n	8002878 <HAL_GPIO_Init+0x240>
 8002856:	2308      	movs	r3, #8
 8002858:	e00e      	b.n	8002878 <HAL_GPIO_Init+0x240>
 800285a:	2307      	movs	r3, #7
 800285c:	e00c      	b.n	8002878 <HAL_GPIO_Init+0x240>
 800285e:	2306      	movs	r3, #6
 8002860:	e00a      	b.n	8002878 <HAL_GPIO_Init+0x240>
 8002862:	2305      	movs	r3, #5
 8002864:	e008      	b.n	8002878 <HAL_GPIO_Init+0x240>
 8002866:	2304      	movs	r3, #4
 8002868:	e006      	b.n	8002878 <HAL_GPIO_Init+0x240>
 800286a:	2303      	movs	r3, #3
 800286c:	e004      	b.n	8002878 <HAL_GPIO_Init+0x240>
 800286e:	2302      	movs	r3, #2
 8002870:	e002      	b.n	8002878 <HAL_GPIO_Init+0x240>
 8002872:	2301      	movs	r3, #1
 8002874:	e000      	b.n	8002878 <HAL_GPIO_Init+0x240>
 8002876:	2300      	movs	r3, #0
 8002878:	69fa      	ldr	r2, [r7, #28]
 800287a:	f002 0203 	and.w	r2, r2, #3
 800287e:	0092      	lsls	r2, r2, #2
 8002880:	4093      	lsls	r3, r2
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	4313      	orrs	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002888:	4934      	ldr	r1, [pc, #208]	; (800295c <HAL_GPIO_Init+0x324>)
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	089b      	lsrs	r3, r3, #2
 800288e:	3302      	adds	r3, #2
 8002890:	69ba      	ldr	r2, [r7, #24]
 8002892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002896:	4b3c      	ldr	r3, [pc, #240]	; (8002988 <HAL_GPIO_Init+0x350>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	43db      	mvns	r3, r3
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	4013      	ands	r3, r2
 80028a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d003      	beq.n	80028ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028ba:	4a33      	ldr	r2, [pc, #204]	; (8002988 <HAL_GPIO_Init+0x350>)
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80028c0:	4b31      	ldr	r3, [pc, #196]	; (8002988 <HAL_GPIO_Init+0x350>)
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	43db      	mvns	r3, r3
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	4013      	ands	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d003      	beq.n	80028e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028e4:	4a28      	ldr	r2, [pc, #160]	; (8002988 <HAL_GPIO_Init+0x350>)
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028ea:	4b27      	ldr	r3, [pc, #156]	; (8002988 <HAL_GPIO_Init+0x350>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	43db      	mvns	r3, r3
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	4013      	ands	r3, r2
 80028f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	4313      	orrs	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800290e:	4a1e      	ldr	r2, [pc, #120]	; (8002988 <HAL_GPIO_Init+0x350>)
 8002910:	69bb      	ldr	r3, [r7, #24]
 8002912:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002914:	4b1c      	ldr	r3, [pc, #112]	; (8002988 <HAL_GPIO_Init+0x350>)
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	43db      	mvns	r3, r3
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	4013      	ands	r3, r2
 8002922:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d003      	beq.n	8002938 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	4313      	orrs	r3, r2
 8002936:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002938:	4a13      	ldr	r2, [pc, #76]	; (8002988 <HAL_GPIO_Init+0x350>)
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	3301      	adds	r3, #1
 8002942:	61fb      	str	r3, [r7, #28]
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	2b0f      	cmp	r3, #15
 8002948:	f67f ae84 	bls.w	8002654 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800294c:	bf00      	nop
 800294e:	3724      	adds	r7, #36	; 0x24
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr
 8002958:	40023800 	.word	0x40023800
 800295c:	40013800 	.word	0x40013800
 8002960:	40020000 	.word	0x40020000
 8002964:	40020400 	.word	0x40020400
 8002968:	40020800 	.word	0x40020800
 800296c:	40020c00 	.word	0x40020c00
 8002970:	40021000 	.word	0x40021000
 8002974:	40021400 	.word	0x40021400
 8002978:	40021800 	.word	0x40021800
 800297c:	40021c00 	.word	0x40021c00
 8002980:	40022000 	.word	0x40022000
 8002984:	40022400 	.word	0x40022400
 8002988:	40013c00 	.word	0x40013c00

0800298c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	460b      	mov	r3, r1
 8002996:	807b      	strh	r3, [r7, #2]
 8002998:	4613      	mov	r3, r2
 800299a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800299c:	787b      	ldrb	r3, [r7, #1]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d003      	beq.n	80029aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029a2:	887a      	ldrh	r2, [r7, #2]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029a8:	e003      	b.n	80029b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029aa:	887b      	ldrh	r3, [r7, #2]
 80029ac:	041a      	lsls	r2, r3, #16
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	619a      	str	r2, [r3, #24]
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
 80029c6:	460b      	mov	r3, r1
 80029c8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	695a      	ldr	r2, [r3, #20]
 80029ce:	887b      	ldrh	r3, [r7, #2]
 80029d0:	401a      	ands	r2, r3
 80029d2:	887b      	ldrh	r3, [r7, #2]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d104      	bne.n	80029e2 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80029d8:	887b      	ldrh	r3, [r7, #2]
 80029da:	041a      	lsls	r2, r3, #16
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80029e0:	e002      	b.n	80029e8 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80029e2:	887a      	ldrh	r2, [r7, #2]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	619a      	str	r2, [r3, #24]
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80029f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029f6:	b08f      	sub	sp, #60	; 0x3c
 80029f8:	af0a      	add	r7, sp, #40	; 0x28
 80029fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e10f      	b.n	8002c26 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d106      	bne.n	8002a26 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f7fe ff9d 	bl	8001960 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2203      	movs	r2, #3
 8002a2a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d102      	bne.n	8002a40 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f001 fd2c 	bl	80044a2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	603b      	str	r3, [r7, #0]
 8002a50:	687e      	ldr	r6, [r7, #4]
 8002a52:	466d      	mov	r5, sp
 8002a54:	f106 0410 	add.w	r4, r6, #16
 8002a58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a60:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a64:	e885 0003 	stmia.w	r5, {r0, r1}
 8002a68:	1d33      	adds	r3, r6, #4
 8002a6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a6c:	6838      	ldr	r0, [r7, #0]
 8002a6e:	f001 fcb7 	bl	80043e0 <USB_CoreInit>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d005      	beq.n	8002a84 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e0d0      	b.n	8002c26 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2100      	movs	r1, #0
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f001 fd1a 	bl	80044c4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a90:	2300      	movs	r3, #0
 8002a92:	73fb      	strb	r3, [r7, #15]
 8002a94:	e04a      	b.n	8002b2c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002a96:	7bfa      	ldrb	r2, [r7, #15]
 8002a98:	6879      	ldr	r1, [r7, #4]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	00db      	lsls	r3, r3, #3
 8002a9e:	1a9b      	subs	r3, r3, r2
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	440b      	add	r3, r1
 8002aa4:	333d      	adds	r3, #61	; 0x3d
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002aaa:	7bfa      	ldrb	r2, [r7, #15]
 8002aac:	6879      	ldr	r1, [r7, #4]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	00db      	lsls	r3, r3, #3
 8002ab2:	1a9b      	subs	r3, r3, r2
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	440b      	add	r3, r1
 8002ab8:	333c      	adds	r3, #60	; 0x3c
 8002aba:	7bfa      	ldrb	r2, [r7, #15]
 8002abc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002abe:	7bfa      	ldrb	r2, [r7, #15]
 8002ac0:	7bfb      	ldrb	r3, [r7, #15]
 8002ac2:	b298      	uxth	r0, r3
 8002ac4:	6879      	ldr	r1, [r7, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	00db      	lsls	r3, r3, #3
 8002aca:	1a9b      	subs	r3, r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	440b      	add	r3, r1
 8002ad0:	3342      	adds	r3, #66	; 0x42
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002ad6:	7bfa      	ldrb	r2, [r7, #15]
 8002ad8:	6879      	ldr	r1, [r7, #4]
 8002ada:	4613      	mov	r3, r2
 8002adc:	00db      	lsls	r3, r3, #3
 8002ade:	1a9b      	subs	r3, r3, r2
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	440b      	add	r3, r1
 8002ae4:	333f      	adds	r3, #63	; 0x3f
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002aea:	7bfa      	ldrb	r2, [r7, #15]
 8002aec:	6879      	ldr	r1, [r7, #4]
 8002aee:	4613      	mov	r3, r2
 8002af0:	00db      	lsls	r3, r3, #3
 8002af2:	1a9b      	subs	r3, r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	440b      	add	r3, r1
 8002af8:	3344      	adds	r3, #68	; 0x44
 8002afa:	2200      	movs	r2, #0
 8002afc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002afe:	7bfa      	ldrb	r2, [r7, #15]
 8002b00:	6879      	ldr	r1, [r7, #4]
 8002b02:	4613      	mov	r3, r2
 8002b04:	00db      	lsls	r3, r3, #3
 8002b06:	1a9b      	subs	r3, r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	440b      	add	r3, r1
 8002b0c:	3348      	adds	r3, #72	; 0x48
 8002b0e:	2200      	movs	r2, #0
 8002b10:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002b12:	7bfa      	ldrb	r2, [r7, #15]
 8002b14:	6879      	ldr	r1, [r7, #4]
 8002b16:	4613      	mov	r3, r2
 8002b18:	00db      	lsls	r3, r3, #3
 8002b1a:	1a9b      	subs	r3, r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	440b      	add	r3, r1
 8002b20:	3350      	adds	r3, #80	; 0x50
 8002b22:	2200      	movs	r2, #0
 8002b24:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b26:	7bfb      	ldrb	r3, [r7, #15]
 8002b28:	3301      	adds	r3, #1
 8002b2a:	73fb      	strb	r3, [r7, #15]
 8002b2c:	7bfa      	ldrb	r2, [r7, #15]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d3af      	bcc.n	8002a96 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b36:	2300      	movs	r3, #0
 8002b38:	73fb      	strb	r3, [r7, #15]
 8002b3a:	e044      	b.n	8002bc6 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002b3c:	7bfa      	ldrb	r2, [r7, #15]
 8002b3e:	6879      	ldr	r1, [r7, #4]
 8002b40:	4613      	mov	r3, r2
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	1a9b      	subs	r3, r3, r2
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	440b      	add	r3, r1
 8002b4a:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002b4e:	2200      	movs	r2, #0
 8002b50:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002b52:	7bfa      	ldrb	r2, [r7, #15]
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	4613      	mov	r3, r2
 8002b58:	00db      	lsls	r3, r3, #3
 8002b5a:	1a9b      	subs	r3, r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	440b      	add	r3, r1
 8002b60:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002b64:	7bfa      	ldrb	r2, [r7, #15]
 8002b66:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002b68:	7bfa      	ldrb	r2, [r7, #15]
 8002b6a:	6879      	ldr	r1, [r7, #4]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	1a9b      	subs	r3, r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	440b      	add	r3, r1
 8002b76:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002b7e:	7bfa      	ldrb	r2, [r7, #15]
 8002b80:	6879      	ldr	r1, [r7, #4]
 8002b82:	4613      	mov	r3, r2
 8002b84:	00db      	lsls	r3, r3, #3
 8002b86:	1a9b      	subs	r3, r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	440b      	add	r3, r1
 8002b8c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002b90:	2200      	movs	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002b94:	7bfa      	ldrb	r2, [r7, #15]
 8002b96:	6879      	ldr	r1, [r7, #4]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	00db      	lsls	r3, r3, #3
 8002b9c:	1a9b      	subs	r3, r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	440b      	add	r3, r1
 8002ba2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002baa:	7bfa      	ldrb	r2, [r7, #15]
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	1a9b      	subs	r3, r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	440b      	add	r3, r1
 8002bb8:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bc0:	7bfb      	ldrb	r3, [r7, #15]
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	73fb      	strb	r3, [r7, #15]
 8002bc6:	7bfa      	ldrb	r2, [r7, #15]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d3b5      	bcc.n	8002b3c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	603b      	str	r3, [r7, #0]
 8002bd6:	687e      	ldr	r6, [r7, #4]
 8002bd8:	466d      	mov	r5, sp
 8002bda:	f106 0410 	add.w	r4, r6, #16
 8002bde:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002be0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002be2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002be4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002be6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002bea:	e885 0003 	stmia.w	r5, {r0, r1}
 8002bee:	1d33      	adds	r3, r6, #4
 8002bf0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bf2:	6838      	ldr	r0, [r7, #0]
 8002bf4:	f001 fc90 	bl	8004518 <USB_DevInit>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d005      	beq.n	8002c0a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2202      	movs	r2, #2
 8002c02:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e00d      	b.n	8002c26 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2201      	movs	r2, #1
 8002c16:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f001 fe4d 	bl	80048be <USB_DevDisconnect>

  return HAL_OK;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3714      	adds	r7, #20
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002c30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b086      	sub	sp, #24
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e25b      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d075      	beq.n	8002d3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c4e:	4ba3      	ldr	r3, [pc, #652]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f003 030c 	and.w	r3, r3, #12
 8002c56:	2b04      	cmp	r3, #4
 8002c58:	d00c      	beq.n	8002c74 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c5a:	4ba0      	ldr	r3, [pc, #640]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c62:	2b08      	cmp	r3, #8
 8002c64:	d112      	bne.n	8002c8c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c66:	4b9d      	ldr	r3, [pc, #628]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c72:	d10b      	bne.n	8002c8c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c74:	4b99      	ldr	r3, [pc, #612]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d05b      	beq.n	8002d38 <HAL_RCC_OscConfig+0x108>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d157      	bne.n	8002d38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e236      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c94:	d106      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x74>
 8002c96:	4b91      	ldr	r3, [pc, #580]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a90      	ldr	r2, [pc, #576]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002c9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ca0:	6013      	str	r3, [r2, #0]
 8002ca2:	e01d      	b.n	8002ce0 <HAL_RCC_OscConfig+0xb0>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cac:	d10c      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x98>
 8002cae:	4b8b      	ldr	r3, [pc, #556]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a8a      	ldr	r2, [pc, #552]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002cb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cb8:	6013      	str	r3, [r2, #0]
 8002cba:	4b88      	ldr	r3, [pc, #544]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a87      	ldr	r2, [pc, #540]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002cc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cc4:	6013      	str	r3, [r2, #0]
 8002cc6:	e00b      	b.n	8002ce0 <HAL_RCC_OscConfig+0xb0>
 8002cc8:	4b84      	ldr	r3, [pc, #528]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a83      	ldr	r2, [pc, #524]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002cce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cd2:	6013      	str	r3, [r2, #0]
 8002cd4:	4b81      	ldr	r3, [pc, #516]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a80      	ldr	r2, [pc, #512]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002cda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d013      	beq.n	8002d10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ce8:	f7fe ff24 	bl	8001b34 <HAL_GetTick>
 8002cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cee:	e008      	b.n	8002d02 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cf0:	f7fe ff20 	bl	8001b34 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b64      	cmp	r3, #100	; 0x64
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e1fb      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d02:	4b76      	ldr	r3, [pc, #472]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d0f0      	beq.n	8002cf0 <HAL_RCC_OscConfig+0xc0>
 8002d0e:	e014      	b.n	8002d3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d10:	f7fe ff10 	bl	8001b34 <HAL_GetTick>
 8002d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d16:	e008      	b.n	8002d2a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d18:	f7fe ff0c 	bl	8001b34 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	2b64      	cmp	r3, #100	; 0x64
 8002d24:	d901      	bls.n	8002d2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e1e7      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d2a:	4b6c      	ldr	r3, [pc, #432]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1f0      	bne.n	8002d18 <HAL_RCC_OscConfig+0xe8>
 8002d36:	e000      	b.n	8002d3a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d063      	beq.n	8002e0e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d46:	4b65      	ldr	r3, [pc, #404]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f003 030c 	and.w	r3, r3, #12
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00b      	beq.n	8002d6a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d52:	4b62      	ldr	r3, [pc, #392]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d5a:	2b08      	cmp	r3, #8
 8002d5c:	d11c      	bne.n	8002d98 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d5e:	4b5f      	ldr	r3, [pc, #380]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d116      	bne.n	8002d98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d6a:	4b5c      	ldr	r3, [pc, #368]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0302 	and.w	r3, r3, #2
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d005      	beq.n	8002d82 <HAL_RCC_OscConfig+0x152>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d001      	beq.n	8002d82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e1bb      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d82:	4b56      	ldr	r3, [pc, #344]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	691b      	ldr	r3, [r3, #16]
 8002d8e:	00db      	lsls	r3, r3, #3
 8002d90:	4952      	ldr	r1, [pc, #328]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d96:	e03a      	b.n	8002e0e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d020      	beq.n	8002de2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002da0:	4b4f      	ldr	r3, [pc, #316]	; (8002ee0 <HAL_RCC_OscConfig+0x2b0>)
 8002da2:	2201      	movs	r2, #1
 8002da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da6:	f7fe fec5 	bl	8001b34 <HAL_GetTick>
 8002daa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dac:	e008      	b.n	8002dc0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dae:	f7fe fec1 	bl	8001b34 <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	d901      	bls.n	8002dc0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e19c      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc0:	4b46      	ldr	r3, [pc, #280]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0302 	and.w	r3, r3, #2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d0f0      	beq.n	8002dae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dcc:	4b43      	ldr	r3, [pc, #268]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	691b      	ldr	r3, [r3, #16]
 8002dd8:	00db      	lsls	r3, r3, #3
 8002dda:	4940      	ldr	r1, [pc, #256]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	600b      	str	r3, [r1, #0]
 8002de0:	e015      	b.n	8002e0e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002de2:	4b3f      	ldr	r3, [pc, #252]	; (8002ee0 <HAL_RCC_OscConfig+0x2b0>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de8:	f7fe fea4 	bl	8001b34 <HAL_GetTick>
 8002dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dee:	e008      	b.n	8002e02 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002df0:	f7fe fea0 	bl	8001b34 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d901      	bls.n	8002e02 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e17b      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e02:	4b36      	ldr	r3, [pc, #216]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0302 	and.w	r3, r3, #2
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d1f0      	bne.n	8002df0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0308 	and.w	r3, r3, #8
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d030      	beq.n	8002e7c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	695b      	ldr	r3, [r3, #20]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d016      	beq.n	8002e50 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e22:	4b30      	ldr	r3, [pc, #192]	; (8002ee4 <HAL_RCC_OscConfig+0x2b4>)
 8002e24:	2201      	movs	r2, #1
 8002e26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e28:	f7fe fe84 	bl	8001b34 <HAL_GetTick>
 8002e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e2e:	e008      	b.n	8002e42 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e30:	f7fe fe80 	bl	8001b34 <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	2b02      	cmp	r3, #2
 8002e3c:	d901      	bls.n	8002e42 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e15b      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e42:	4b26      	ldr	r3, [pc, #152]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002e44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d0f0      	beq.n	8002e30 <HAL_RCC_OscConfig+0x200>
 8002e4e:	e015      	b.n	8002e7c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e50:	4b24      	ldr	r3, [pc, #144]	; (8002ee4 <HAL_RCC_OscConfig+0x2b4>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e56:	f7fe fe6d 	bl	8001b34 <HAL_GetTick>
 8002e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e5c:	e008      	b.n	8002e70 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e5e:	f7fe fe69 	bl	8001b34 <HAL_GetTick>
 8002e62:	4602      	mov	r2, r0
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	2b02      	cmp	r3, #2
 8002e6a:	d901      	bls.n	8002e70 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e144      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e70:	4b1a      	ldr	r3, [pc, #104]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002e72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e74:	f003 0302 	and.w	r3, r3, #2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1f0      	bne.n	8002e5e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0304 	and.w	r3, r3, #4
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	f000 80a0 	beq.w	8002fca <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e8e:	4b13      	ldr	r3, [pc, #76]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d10f      	bne.n	8002eba <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60bb      	str	r3, [r7, #8]
 8002e9e:	4b0f      	ldr	r3, [pc, #60]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea2:	4a0e      	ldr	r2, [pc, #56]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002ea4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ea8:	6413      	str	r3, [r2, #64]	; 0x40
 8002eaa:	4b0c      	ldr	r3, [pc, #48]	; (8002edc <HAL_RCC_OscConfig+0x2ac>)
 8002eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eb2:	60bb      	str	r3, [r7, #8]
 8002eb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eba:	4b0b      	ldr	r3, [pc, #44]	; (8002ee8 <HAL_RCC_OscConfig+0x2b8>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d121      	bne.n	8002f0a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ec6:	4b08      	ldr	r3, [pc, #32]	; (8002ee8 <HAL_RCC_OscConfig+0x2b8>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a07      	ldr	r2, [pc, #28]	; (8002ee8 <HAL_RCC_OscConfig+0x2b8>)
 8002ecc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ed0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ed2:	f7fe fe2f 	bl	8001b34 <HAL_GetTick>
 8002ed6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ed8:	e011      	b.n	8002efe <HAL_RCC_OscConfig+0x2ce>
 8002eda:	bf00      	nop
 8002edc:	40023800 	.word	0x40023800
 8002ee0:	42470000 	.word	0x42470000
 8002ee4:	42470e80 	.word	0x42470e80
 8002ee8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eec:	f7fe fe22 	bl	8001b34 <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e0fd      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002efe:	4b81      	ldr	r3, [pc, #516]	; (8003104 <HAL_RCC_OscConfig+0x4d4>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d0f0      	beq.n	8002eec <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d106      	bne.n	8002f20 <HAL_RCC_OscConfig+0x2f0>
 8002f12:	4b7d      	ldr	r3, [pc, #500]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f16:	4a7c      	ldr	r2, [pc, #496]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002f18:	f043 0301 	orr.w	r3, r3, #1
 8002f1c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f1e:	e01c      	b.n	8002f5a <HAL_RCC_OscConfig+0x32a>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	2b05      	cmp	r3, #5
 8002f26:	d10c      	bne.n	8002f42 <HAL_RCC_OscConfig+0x312>
 8002f28:	4b77      	ldr	r3, [pc, #476]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002f2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f2c:	4a76      	ldr	r2, [pc, #472]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002f2e:	f043 0304 	orr.w	r3, r3, #4
 8002f32:	6713      	str	r3, [r2, #112]	; 0x70
 8002f34:	4b74      	ldr	r3, [pc, #464]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002f36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f38:	4a73      	ldr	r2, [pc, #460]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002f3a:	f043 0301 	orr.w	r3, r3, #1
 8002f3e:	6713      	str	r3, [r2, #112]	; 0x70
 8002f40:	e00b      	b.n	8002f5a <HAL_RCC_OscConfig+0x32a>
 8002f42:	4b71      	ldr	r3, [pc, #452]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f46:	4a70      	ldr	r2, [pc, #448]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002f48:	f023 0301 	bic.w	r3, r3, #1
 8002f4c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f4e:	4b6e      	ldr	r3, [pc, #440]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002f50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f52:	4a6d      	ldr	r2, [pc, #436]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002f54:	f023 0304 	bic.w	r3, r3, #4
 8002f58:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d015      	beq.n	8002f8e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f62:	f7fe fde7 	bl	8001b34 <HAL_GetTick>
 8002f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f68:	e00a      	b.n	8002f80 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f6a:	f7fe fde3 	bl	8001b34 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d901      	bls.n	8002f80 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e0bc      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f80:	4b61      	ldr	r3, [pc, #388]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f84:	f003 0302 	and.w	r3, r3, #2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d0ee      	beq.n	8002f6a <HAL_RCC_OscConfig+0x33a>
 8002f8c:	e014      	b.n	8002fb8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f8e:	f7fe fdd1 	bl	8001b34 <HAL_GetTick>
 8002f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f94:	e00a      	b.n	8002fac <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f96:	f7fe fdcd 	bl	8001b34 <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d901      	bls.n	8002fac <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	e0a6      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fac:	4b56      	ldr	r3, [pc, #344]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002fae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d1ee      	bne.n	8002f96 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002fb8:	7dfb      	ldrb	r3, [r7, #23]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d105      	bne.n	8002fca <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fbe:	4b52      	ldr	r3, [pc, #328]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc2:	4a51      	ldr	r2, [pc, #324]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002fc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fc8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	699b      	ldr	r3, [r3, #24]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	f000 8092 	beq.w	80030f8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fd4:	4b4c      	ldr	r3, [pc, #304]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f003 030c 	and.w	r3, r3, #12
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d05c      	beq.n	800309a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	699b      	ldr	r3, [r3, #24]
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d141      	bne.n	800306c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fe8:	4b48      	ldr	r3, [pc, #288]	; (800310c <HAL_RCC_OscConfig+0x4dc>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fee:	f7fe fda1 	bl	8001b34 <HAL_GetTick>
 8002ff2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ff4:	e008      	b.n	8003008 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ff6:	f7fe fd9d 	bl	8001b34 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d901      	bls.n	8003008 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e078      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003008:	4b3f      	ldr	r3, [pc, #252]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d1f0      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	69da      	ldr	r2, [r3, #28]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6a1b      	ldr	r3, [r3, #32]
 800301c:	431a      	orrs	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003022:	019b      	lsls	r3, r3, #6
 8003024:	431a      	orrs	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800302a:	085b      	lsrs	r3, r3, #1
 800302c:	3b01      	subs	r3, #1
 800302e:	041b      	lsls	r3, r3, #16
 8003030:	431a      	orrs	r2, r3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003036:	061b      	lsls	r3, r3, #24
 8003038:	4933      	ldr	r1, [pc, #204]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 800303a:	4313      	orrs	r3, r2
 800303c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800303e:	4b33      	ldr	r3, [pc, #204]	; (800310c <HAL_RCC_OscConfig+0x4dc>)
 8003040:	2201      	movs	r2, #1
 8003042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003044:	f7fe fd76 	bl	8001b34 <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800304c:	f7fe fd72 	bl	8001b34 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e04d      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800305e:	4b2a      	ldr	r3, [pc, #168]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d0f0      	beq.n	800304c <HAL_RCC_OscConfig+0x41c>
 800306a:	e045      	b.n	80030f8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800306c:	4b27      	ldr	r3, [pc, #156]	; (800310c <HAL_RCC_OscConfig+0x4dc>)
 800306e:	2200      	movs	r2, #0
 8003070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003072:	f7fe fd5f 	bl	8001b34 <HAL_GetTick>
 8003076:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003078:	e008      	b.n	800308c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800307a:	f7fe fd5b 	bl	8001b34 <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	2b02      	cmp	r3, #2
 8003086:	d901      	bls.n	800308c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e036      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800308c:	4b1e      	ldr	r3, [pc, #120]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d1f0      	bne.n	800307a <HAL_RCC_OscConfig+0x44a>
 8003098:	e02e      	b.n	80030f8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	699b      	ldr	r3, [r3, #24]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d101      	bne.n	80030a6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e029      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80030a6:	4b18      	ldr	r3, [pc, #96]	; (8003108 <HAL_RCC_OscConfig+0x4d8>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	69db      	ldr	r3, [r3, #28]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d11c      	bne.n	80030f4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d115      	bne.n	80030f4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80030c8:	68fa      	ldr	r2, [r7, #12]
 80030ca:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80030ce:	4013      	ands	r3, r2
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d10d      	bne.n	80030f4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d106      	bne.n	80030f4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d001      	beq.n	80030f8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e000      	b.n	80030fa <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3718      	adds	r7, #24
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	40007000 	.word	0x40007000
 8003108:	40023800 	.word	0x40023800
 800310c:	42470060 	.word	0x42470060

08003110 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d101      	bne.n	8003124 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e0cc      	b.n	80032be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003124:	4b68      	ldr	r3, [pc, #416]	; (80032c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 030f 	and.w	r3, r3, #15
 800312c:	683a      	ldr	r2, [r7, #0]
 800312e:	429a      	cmp	r2, r3
 8003130:	d90c      	bls.n	800314c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003132:	4b65      	ldr	r3, [pc, #404]	; (80032c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003134:	683a      	ldr	r2, [r7, #0]
 8003136:	b2d2      	uxtb	r2, r2
 8003138:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800313a:	4b63      	ldr	r3, [pc, #396]	; (80032c8 <HAL_RCC_ClockConfig+0x1b8>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	429a      	cmp	r2, r3
 8003146:	d001      	beq.n	800314c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e0b8      	b.n	80032be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0302 	and.w	r3, r3, #2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d020      	beq.n	800319a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0304 	and.w	r3, r3, #4
 8003160:	2b00      	cmp	r3, #0
 8003162:	d005      	beq.n	8003170 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003164:	4b59      	ldr	r3, [pc, #356]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	4a58      	ldr	r2, [pc, #352]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 800316a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800316e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0308 	and.w	r3, r3, #8
 8003178:	2b00      	cmp	r3, #0
 800317a:	d005      	beq.n	8003188 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800317c:	4b53      	ldr	r3, [pc, #332]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	4a52      	ldr	r2, [pc, #328]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003182:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003186:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003188:	4b50      	ldr	r3, [pc, #320]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	494d      	ldr	r1, [pc, #308]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003196:	4313      	orrs	r3, r2
 8003198:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d044      	beq.n	8003230 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d107      	bne.n	80031be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ae:	4b47      	ldr	r3, [pc, #284]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d119      	bne.n	80031ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e07f      	b.n	80032be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d003      	beq.n	80031ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031ca:	2b03      	cmp	r3, #3
 80031cc:	d107      	bne.n	80031de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031ce:	4b3f      	ldr	r3, [pc, #252]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d109      	bne.n	80031ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e06f      	b.n	80032be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031de:	4b3b      	ldr	r3, [pc, #236]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d101      	bne.n	80031ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e067      	b.n	80032be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031ee:	4b37      	ldr	r3, [pc, #220]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f023 0203 	bic.w	r2, r3, #3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	4934      	ldr	r1, [pc, #208]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003200:	f7fe fc98 	bl	8001b34 <HAL_GetTick>
 8003204:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003206:	e00a      	b.n	800321e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003208:	f7fe fc94 	bl	8001b34 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	f241 3288 	movw	r2, #5000	; 0x1388
 8003216:	4293      	cmp	r3, r2
 8003218:	d901      	bls.n	800321e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e04f      	b.n	80032be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800321e:	4b2b      	ldr	r3, [pc, #172]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 020c 	and.w	r2, r3, #12
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	429a      	cmp	r2, r3
 800322e:	d1eb      	bne.n	8003208 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003230:	4b25      	ldr	r3, [pc, #148]	; (80032c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 030f 	and.w	r3, r3, #15
 8003238:	683a      	ldr	r2, [r7, #0]
 800323a:	429a      	cmp	r2, r3
 800323c:	d20c      	bcs.n	8003258 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800323e:	4b22      	ldr	r3, [pc, #136]	; (80032c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003240:	683a      	ldr	r2, [r7, #0]
 8003242:	b2d2      	uxtb	r2, r2
 8003244:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003246:	4b20      	ldr	r3, [pc, #128]	; (80032c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 030f 	and.w	r3, r3, #15
 800324e:	683a      	ldr	r2, [r7, #0]
 8003250:	429a      	cmp	r2, r3
 8003252:	d001      	beq.n	8003258 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e032      	b.n	80032be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0304 	and.w	r3, r3, #4
 8003260:	2b00      	cmp	r3, #0
 8003262:	d008      	beq.n	8003276 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003264:	4b19      	ldr	r3, [pc, #100]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	4916      	ldr	r1, [pc, #88]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003272:	4313      	orrs	r3, r2
 8003274:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0308 	and.w	r3, r3, #8
 800327e:	2b00      	cmp	r3, #0
 8003280:	d009      	beq.n	8003296 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003282:	4b12      	ldr	r3, [pc, #72]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	00db      	lsls	r3, r3, #3
 8003290:	490e      	ldr	r1, [pc, #56]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 8003292:	4313      	orrs	r3, r2
 8003294:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003296:	f000 f821 	bl	80032dc <HAL_RCC_GetSysClockFreq>
 800329a:	4601      	mov	r1, r0
 800329c:	4b0b      	ldr	r3, [pc, #44]	; (80032cc <HAL_RCC_ClockConfig+0x1bc>)
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	091b      	lsrs	r3, r3, #4
 80032a2:	f003 030f 	and.w	r3, r3, #15
 80032a6:	4a0a      	ldr	r2, [pc, #40]	; (80032d0 <HAL_RCC_ClockConfig+0x1c0>)
 80032a8:	5cd3      	ldrb	r3, [r2, r3]
 80032aa:	fa21 f303 	lsr.w	r3, r1, r3
 80032ae:	4a09      	ldr	r2, [pc, #36]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 80032b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80032b2:	4b09      	ldr	r3, [pc, #36]	; (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7fe fbf8 	bl	8001aac <HAL_InitTick>

  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3710      	adds	r7, #16
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	40023c00 	.word	0x40023c00
 80032cc:	40023800 	.word	0x40023800
 80032d0:	080055c8 	.word	0x080055c8
 80032d4:	20000000 	.word	0x20000000
 80032d8:	20000004 	.word	0x20000004

080032dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80032e2:	2300      	movs	r3, #0
 80032e4:	607b      	str	r3, [r7, #4]
 80032e6:	2300      	movs	r3, #0
 80032e8:	60fb      	str	r3, [r7, #12]
 80032ea:	2300      	movs	r3, #0
 80032ec:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80032ee:	2300      	movs	r3, #0
 80032f0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032f2:	4b63      	ldr	r3, [pc, #396]	; (8003480 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f003 030c 	and.w	r3, r3, #12
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	d007      	beq.n	800330e <HAL_RCC_GetSysClockFreq+0x32>
 80032fe:	2b08      	cmp	r3, #8
 8003300:	d008      	beq.n	8003314 <HAL_RCC_GetSysClockFreq+0x38>
 8003302:	2b00      	cmp	r3, #0
 8003304:	f040 80b4 	bne.w	8003470 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003308:	4b5e      	ldr	r3, [pc, #376]	; (8003484 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800330a:	60bb      	str	r3, [r7, #8]
       break;
 800330c:	e0b3      	b.n	8003476 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800330e:	4b5e      	ldr	r3, [pc, #376]	; (8003488 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003310:	60bb      	str	r3, [r7, #8]
      break;
 8003312:	e0b0      	b.n	8003476 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003314:	4b5a      	ldr	r3, [pc, #360]	; (8003480 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800331c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800331e:	4b58      	ldr	r3, [pc, #352]	; (8003480 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d04a      	beq.n	80033c0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800332a:	4b55      	ldr	r3, [pc, #340]	; (8003480 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	099b      	lsrs	r3, r3, #6
 8003330:	f04f 0400 	mov.w	r4, #0
 8003334:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003338:	f04f 0200 	mov.w	r2, #0
 800333c:	ea03 0501 	and.w	r5, r3, r1
 8003340:	ea04 0602 	and.w	r6, r4, r2
 8003344:	4629      	mov	r1, r5
 8003346:	4632      	mov	r2, r6
 8003348:	f04f 0300 	mov.w	r3, #0
 800334c:	f04f 0400 	mov.w	r4, #0
 8003350:	0154      	lsls	r4, r2, #5
 8003352:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003356:	014b      	lsls	r3, r1, #5
 8003358:	4619      	mov	r1, r3
 800335a:	4622      	mov	r2, r4
 800335c:	1b49      	subs	r1, r1, r5
 800335e:	eb62 0206 	sbc.w	r2, r2, r6
 8003362:	f04f 0300 	mov.w	r3, #0
 8003366:	f04f 0400 	mov.w	r4, #0
 800336a:	0194      	lsls	r4, r2, #6
 800336c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003370:	018b      	lsls	r3, r1, #6
 8003372:	1a5b      	subs	r3, r3, r1
 8003374:	eb64 0402 	sbc.w	r4, r4, r2
 8003378:	f04f 0100 	mov.w	r1, #0
 800337c:	f04f 0200 	mov.w	r2, #0
 8003380:	00e2      	lsls	r2, r4, #3
 8003382:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003386:	00d9      	lsls	r1, r3, #3
 8003388:	460b      	mov	r3, r1
 800338a:	4614      	mov	r4, r2
 800338c:	195b      	adds	r3, r3, r5
 800338e:	eb44 0406 	adc.w	r4, r4, r6
 8003392:	f04f 0100 	mov.w	r1, #0
 8003396:	f04f 0200 	mov.w	r2, #0
 800339a:	0262      	lsls	r2, r4, #9
 800339c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80033a0:	0259      	lsls	r1, r3, #9
 80033a2:	460b      	mov	r3, r1
 80033a4:	4614      	mov	r4, r2
 80033a6:	4618      	mov	r0, r3
 80033a8:	4621      	mov	r1, r4
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f04f 0400 	mov.w	r4, #0
 80033b0:	461a      	mov	r2, r3
 80033b2:	4623      	mov	r3, r4
 80033b4:	f7fd f91e 	bl	80005f4 <__aeabi_uldivmod>
 80033b8:	4603      	mov	r3, r0
 80033ba:	460c      	mov	r4, r1
 80033bc:	60fb      	str	r3, [r7, #12]
 80033be:	e049      	b.n	8003454 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033c0:	4b2f      	ldr	r3, [pc, #188]	; (8003480 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	099b      	lsrs	r3, r3, #6
 80033c6:	f04f 0400 	mov.w	r4, #0
 80033ca:	f240 11ff 	movw	r1, #511	; 0x1ff
 80033ce:	f04f 0200 	mov.w	r2, #0
 80033d2:	ea03 0501 	and.w	r5, r3, r1
 80033d6:	ea04 0602 	and.w	r6, r4, r2
 80033da:	4629      	mov	r1, r5
 80033dc:	4632      	mov	r2, r6
 80033de:	f04f 0300 	mov.w	r3, #0
 80033e2:	f04f 0400 	mov.w	r4, #0
 80033e6:	0154      	lsls	r4, r2, #5
 80033e8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80033ec:	014b      	lsls	r3, r1, #5
 80033ee:	4619      	mov	r1, r3
 80033f0:	4622      	mov	r2, r4
 80033f2:	1b49      	subs	r1, r1, r5
 80033f4:	eb62 0206 	sbc.w	r2, r2, r6
 80033f8:	f04f 0300 	mov.w	r3, #0
 80033fc:	f04f 0400 	mov.w	r4, #0
 8003400:	0194      	lsls	r4, r2, #6
 8003402:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003406:	018b      	lsls	r3, r1, #6
 8003408:	1a5b      	subs	r3, r3, r1
 800340a:	eb64 0402 	sbc.w	r4, r4, r2
 800340e:	f04f 0100 	mov.w	r1, #0
 8003412:	f04f 0200 	mov.w	r2, #0
 8003416:	00e2      	lsls	r2, r4, #3
 8003418:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800341c:	00d9      	lsls	r1, r3, #3
 800341e:	460b      	mov	r3, r1
 8003420:	4614      	mov	r4, r2
 8003422:	195b      	adds	r3, r3, r5
 8003424:	eb44 0406 	adc.w	r4, r4, r6
 8003428:	f04f 0100 	mov.w	r1, #0
 800342c:	f04f 0200 	mov.w	r2, #0
 8003430:	02a2      	lsls	r2, r4, #10
 8003432:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003436:	0299      	lsls	r1, r3, #10
 8003438:	460b      	mov	r3, r1
 800343a:	4614      	mov	r4, r2
 800343c:	4618      	mov	r0, r3
 800343e:	4621      	mov	r1, r4
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f04f 0400 	mov.w	r4, #0
 8003446:	461a      	mov	r2, r3
 8003448:	4623      	mov	r3, r4
 800344a:	f7fd f8d3 	bl	80005f4 <__aeabi_uldivmod>
 800344e:	4603      	mov	r3, r0
 8003450:	460c      	mov	r4, r1
 8003452:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003454:	4b0a      	ldr	r3, [pc, #40]	; (8003480 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	0c1b      	lsrs	r3, r3, #16
 800345a:	f003 0303 	and.w	r3, r3, #3
 800345e:	3301      	adds	r3, #1
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003464:	68fa      	ldr	r2, [r7, #12]
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	fbb2 f3f3 	udiv	r3, r2, r3
 800346c:	60bb      	str	r3, [r7, #8]
      break;
 800346e:	e002      	b.n	8003476 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003470:	4b04      	ldr	r3, [pc, #16]	; (8003484 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003472:	60bb      	str	r3, [r7, #8]
      break;
 8003474:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003476:	68bb      	ldr	r3, [r7, #8]
}
 8003478:	4618      	mov	r0, r3
 800347a:	3714      	adds	r7, #20
 800347c:	46bd      	mov	sp, r7
 800347e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003480:	40023800 	.word	0x40023800
 8003484:	00f42400 	.word	0x00f42400
 8003488:	007a1200 	.word	0x007a1200

0800348c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800348c:	b480      	push	{r7}
 800348e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003490:	4b03      	ldr	r3, [pc, #12]	; (80034a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003492:	681b      	ldr	r3, [r3, #0]
}
 8003494:	4618      	mov	r0, r3
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	20000000 	.word	0x20000000

080034a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80034a8:	f7ff fff0 	bl	800348c <HAL_RCC_GetHCLKFreq>
 80034ac:	4601      	mov	r1, r0
 80034ae:	4b05      	ldr	r3, [pc, #20]	; (80034c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	0a9b      	lsrs	r3, r3, #10
 80034b4:	f003 0307 	and.w	r3, r3, #7
 80034b8:	4a03      	ldr	r2, [pc, #12]	; (80034c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034ba:	5cd3      	ldrb	r3, [r2, r3]
 80034bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	40023800 	.word	0x40023800
 80034c8:	080055d8 	.word	0x080055d8

080034cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80034d0:	f7ff ffdc 	bl	800348c <HAL_RCC_GetHCLKFreq>
 80034d4:	4601      	mov	r1, r0
 80034d6:	4b05      	ldr	r3, [pc, #20]	; (80034ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	0b5b      	lsrs	r3, r3, #13
 80034dc:	f003 0307 	and.w	r3, r3, #7
 80034e0:	4a03      	ldr	r2, [pc, #12]	; (80034f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034e2:	5cd3      	ldrb	r3, [r2, r3]
 80034e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	40023800 	.word	0x40023800
 80034f0:	080055d8 	.word	0x080055d8

080034f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e01d      	b.n	8003542 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800350c:	b2db      	uxtb	r3, r3
 800350e:	2b00      	cmp	r3, #0
 8003510:	d106      	bne.n	8003520 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f7fe f8dc 	bl	80016d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2202      	movs	r2, #2
 8003524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	3304      	adds	r3, #4
 8003530:	4619      	mov	r1, r3
 8003532:	4610      	mov	r0, r2
 8003534:	f000 f8e4 	bl	8003700 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003540:	2300      	movs	r3, #0
}
 8003542:	4618      	mov	r0, r3
 8003544:	3708      	adds	r7, #8
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}

0800354a <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800354a:	b480      	push	{r7}
 800354c:	b085      	sub	sp, #20
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2202      	movs	r2, #2
 8003556:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f003 0307 	and.w	r3, r3, #7
 8003564:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2b06      	cmp	r3, #6
 800356a:	d007      	beq.n	800357c <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f042 0201 	orr.w	r2, r2, #1
 800357a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3714      	adds	r7, #20
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b084      	sub	sp, #16
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
 800359a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d101      	bne.n	80035aa <HAL_TIM_ConfigClockSource+0x18>
 80035a6:	2302      	movs	r3, #2
 80035a8:	e0a6      	b.n	80036f8 <HAL_TIM_ConfigClockSource+0x166>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2202      	movs	r2, #2
 80035b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80035c8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035d0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	2b40      	cmp	r3, #64	; 0x40
 80035e0:	d067      	beq.n	80036b2 <HAL_TIM_ConfigClockSource+0x120>
 80035e2:	2b40      	cmp	r3, #64	; 0x40
 80035e4:	d80b      	bhi.n	80035fe <HAL_TIM_ConfigClockSource+0x6c>
 80035e6:	2b10      	cmp	r3, #16
 80035e8:	d073      	beq.n	80036d2 <HAL_TIM_ConfigClockSource+0x140>
 80035ea:	2b10      	cmp	r3, #16
 80035ec:	d802      	bhi.n	80035f4 <HAL_TIM_ConfigClockSource+0x62>
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d06f      	beq.n	80036d2 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80035f2:	e078      	b.n	80036e6 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80035f4:	2b20      	cmp	r3, #32
 80035f6:	d06c      	beq.n	80036d2 <HAL_TIM_ConfigClockSource+0x140>
 80035f8:	2b30      	cmp	r3, #48	; 0x30
 80035fa:	d06a      	beq.n	80036d2 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80035fc:	e073      	b.n	80036e6 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80035fe:	2b70      	cmp	r3, #112	; 0x70
 8003600:	d00d      	beq.n	800361e <HAL_TIM_ConfigClockSource+0x8c>
 8003602:	2b70      	cmp	r3, #112	; 0x70
 8003604:	d804      	bhi.n	8003610 <HAL_TIM_ConfigClockSource+0x7e>
 8003606:	2b50      	cmp	r3, #80	; 0x50
 8003608:	d033      	beq.n	8003672 <HAL_TIM_ConfigClockSource+0xe0>
 800360a:	2b60      	cmp	r3, #96	; 0x60
 800360c:	d041      	beq.n	8003692 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800360e:	e06a      	b.n	80036e6 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003614:	d066      	beq.n	80036e4 <HAL_TIM_ConfigClockSource+0x152>
 8003616:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800361a:	d017      	beq.n	800364c <HAL_TIM_ConfigClockSource+0xba>
      break;
 800361c:	e063      	b.n	80036e6 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6818      	ldr	r0, [r3, #0]
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	6899      	ldr	r1, [r3, #8]
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	685a      	ldr	r2, [r3, #4]
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	f000 f981 	bl	8003934 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003640:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	68fa      	ldr	r2, [r7, #12]
 8003648:	609a      	str	r2, [r3, #8]
      break;
 800364a:	e04c      	b.n	80036e6 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6818      	ldr	r0, [r3, #0]
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	6899      	ldr	r1, [r3, #8]
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685a      	ldr	r2, [r3, #4]
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	f000 f96a 	bl	8003934 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689a      	ldr	r2, [r3, #8]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800366e:	609a      	str	r2, [r3, #8]
      break;
 8003670:	e039      	b.n	80036e6 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6818      	ldr	r0, [r3, #0]
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	6859      	ldr	r1, [r3, #4]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	461a      	mov	r2, r3
 8003680:	f000 f8de 	bl	8003840 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2150      	movs	r1, #80	; 0x50
 800368a:	4618      	mov	r0, r3
 800368c:	f000 f937 	bl	80038fe <TIM_ITRx_SetConfig>
      break;
 8003690:	e029      	b.n	80036e6 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6818      	ldr	r0, [r3, #0]
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	6859      	ldr	r1, [r3, #4]
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	461a      	mov	r2, r3
 80036a0:	f000 f8fd 	bl	800389e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2160      	movs	r1, #96	; 0x60
 80036aa:	4618      	mov	r0, r3
 80036ac:	f000 f927 	bl	80038fe <TIM_ITRx_SetConfig>
      break;
 80036b0:	e019      	b.n	80036e6 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6818      	ldr	r0, [r3, #0]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	6859      	ldr	r1, [r3, #4]
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	461a      	mov	r2, r3
 80036c0:	f000 f8be 	bl	8003840 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2140      	movs	r1, #64	; 0x40
 80036ca:	4618      	mov	r0, r3
 80036cc:	f000 f917 	bl	80038fe <TIM_ITRx_SetConfig>
      break;
 80036d0:	e009      	b.n	80036e6 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4619      	mov	r1, r3
 80036dc:	4610      	mov	r0, r2
 80036de:	f000 f90e 	bl	80038fe <TIM_ITRx_SetConfig>
      break;
 80036e2:	e000      	b.n	80036e6 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80036e4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2201      	movs	r2, #1
 80036ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4a40      	ldr	r2, [pc, #256]	; (8003814 <TIM_Base_SetConfig+0x114>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d013      	beq.n	8003740 <TIM_Base_SetConfig+0x40>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800371e:	d00f      	beq.n	8003740 <TIM_Base_SetConfig+0x40>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a3d      	ldr	r2, [pc, #244]	; (8003818 <TIM_Base_SetConfig+0x118>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d00b      	beq.n	8003740 <TIM_Base_SetConfig+0x40>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	4a3c      	ldr	r2, [pc, #240]	; (800381c <TIM_Base_SetConfig+0x11c>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d007      	beq.n	8003740 <TIM_Base_SetConfig+0x40>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	4a3b      	ldr	r2, [pc, #236]	; (8003820 <TIM_Base_SetConfig+0x120>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d003      	beq.n	8003740 <TIM_Base_SetConfig+0x40>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	4a3a      	ldr	r2, [pc, #232]	; (8003824 <TIM_Base_SetConfig+0x124>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d108      	bne.n	8003752 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003746:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	68fa      	ldr	r2, [r7, #12]
 800374e:	4313      	orrs	r3, r2
 8003750:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a2f      	ldr	r2, [pc, #188]	; (8003814 <TIM_Base_SetConfig+0x114>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d02b      	beq.n	80037b2 <TIM_Base_SetConfig+0xb2>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003760:	d027      	beq.n	80037b2 <TIM_Base_SetConfig+0xb2>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a2c      	ldr	r2, [pc, #176]	; (8003818 <TIM_Base_SetConfig+0x118>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d023      	beq.n	80037b2 <TIM_Base_SetConfig+0xb2>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a2b      	ldr	r2, [pc, #172]	; (800381c <TIM_Base_SetConfig+0x11c>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d01f      	beq.n	80037b2 <TIM_Base_SetConfig+0xb2>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a2a      	ldr	r2, [pc, #168]	; (8003820 <TIM_Base_SetConfig+0x120>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d01b      	beq.n	80037b2 <TIM_Base_SetConfig+0xb2>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a29      	ldr	r2, [pc, #164]	; (8003824 <TIM_Base_SetConfig+0x124>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d017      	beq.n	80037b2 <TIM_Base_SetConfig+0xb2>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a28      	ldr	r2, [pc, #160]	; (8003828 <TIM_Base_SetConfig+0x128>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d013      	beq.n	80037b2 <TIM_Base_SetConfig+0xb2>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a27      	ldr	r2, [pc, #156]	; (800382c <TIM_Base_SetConfig+0x12c>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d00f      	beq.n	80037b2 <TIM_Base_SetConfig+0xb2>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a26      	ldr	r2, [pc, #152]	; (8003830 <TIM_Base_SetConfig+0x130>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d00b      	beq.n	80037b2 <TIM_Base_SetConfig+0xb2>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a25      	ldr	r2, [pc, #148]	; (8003834 <TIM_Base_SetConfig+0x134>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d007      	beq.n	80037b2 <TIM_Base_SetConfig+0xb2>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a24      	ldr	r2, [pc, #144]	; (8003838 <TIM_Base_SetConfig+0x138>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d003      	beq.n	80037b2 <TIM_Base_SetConfig+0xb2>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a23      	ldr	r2, [pc, #140]	; (800383c <TIM_Base_SetConfig+0x13c>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d108      	bne.n	80037c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	695b      	ldr	r3, [r3, #20]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68fa      	ldr	r2, [r7, #12]
 80037d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	689a      	ldr	r2, [r3, #8]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a0a      	ldr	r2, [pc, #40]	; (8003814 <TIM_Base_SetConfig+0x114>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d003      	beq.n	80037f8 <TIM_Base_SetConfig+0xf8>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a0c      	ldr	r2, [pc, #48]	; (8003824 <TIM_Base_SetConfig+0x124>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d103      	bne.n	8003800 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	691a      	ldr	r2, [r3, #16]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	615a      	str	r2, [r3, #20]
}
 8003806:	bf00      	nop
 8003808:	3714      	adds	r7, #20
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	40010000 	.word	0x40010000
 8003818:	40000400 	.word	0x40000400
 800381c:	40000800 	.word	0x40000800
 8003820:	40000c00 	.word	0x40000c00
 8003824:	40010400 	.word	0x40010400
 8003828:	40014000 	.word	0x40014000
 800382c:	40014400 	.word	0x40014400
 8003830:	40014800 	.word	0x40014800
 8003834:	40001800 	.word	0x40001800
 8003838:	40001c00 	.word	0x40001c00
 800383c:	40002000 	.word	0x40002000

08003840 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003840:	b480      	push	{r7}
 8003842:	b087      	sub	sp, #28
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a1b      	ldr	r3, [r3, #32]
 8003856:	f023 0201 	bic.w	r2, r3, #1
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	699b      	ldr	r3, [r3, #24]
 8003862:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800386a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	011b      	lsls	r3, r3, #4
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	4313      	orrs	r3, r2
 8003874:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	f023 030a 	bic.w	r3, r3, #10
 800387c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	4313      	orrs	r3, r2
 8003884:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	693a      	ldr	r2, [r7, #16]
 800388a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	697a      	ldr	r2, [r7, #20]
 8003890:	621a      	str	r2, [r3, #32]
}
 8003892:	bf00      	nop
 8003894:	371c      	adds	r7, #28
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr

0800389e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800389e:	b480      	push	{r7}
 80038a0:	b087      	sub	sp, #28
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	60f8      	str	r0, [r7, #12]
 80038a6:	60b9      	str	r1, [r7, #8]
 80038a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6a1b      	ldr	r3, [r3, #32]
 80038ae:	f023 0210 	bic.w	r2, r3, #16
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	699b      	ldr	r3, [r3, #24]
 80038ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6a1b      	ldr	r3, [r3, #32]
 80038c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80038c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	031b      	lsls	r3, r3, #12
 80038ce:	697a      	ldr	r2, [r7, #20]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80038da:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	011b      	lsls	r3, r3, #4
 80038e0:	693a      	ldr	r2, [r7, #16]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	697a      	ldr	r2, [r7, #20]
 80038ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	693a      	ldr	r2, [r7, #16]
 80038f0:	621a      	str	r2, [r3, #32]
}
 80038f2:	bf00      	nop
 80038f4:	371c      	adds	r7, #28
 80038f6:	46bd      	mov	sp, r7
 80038f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fc:	4770      	bx	lr

080038fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80038fe:	b480      	push	{r7}
 8003900:	b085      	sub	sp, #20
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
 8003906:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003914:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003916:	683a      	ldr	r2, [r7, #0]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	4313      	orrs	r3, r2
 800391c:	f043 0307 	orr.w	r3, r3, #7
 8003920:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	68fa      	ldr	r2, [r7, #12]
 8003926:	609a      	str	r2, [r3, #8]
}
 8003928:	bf00      	nop
 800392a:	3714      	adds	r7, #20
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003934:	b480      	push	{r7}
 8003936:	b087      	sub	sp, #28
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
 8003940:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800394e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	021a      	lsls	r2, r3, #8
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	431a      	orrs	r2, r3
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	4313      	orrs	r3, r2
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	4313      	orrs	r3, r2
 8003960:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	697a      	ldr	r2, [r7, #20]
 8003966:	609a      	str	r2, [r3, #8]
}
 8003968:	bf00      	nop
 800396a:	371c      	adds	r7, #28
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003974:	b480      	push	{r7}
 8003976:	b085      	sub	sp, #20
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003984:	2b01      	cmp	r3, #1
 8003986:	d101      	bne.n	800398c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003988:	2302      	movs	r3, #2
 800398a:	e05a      	b.n	8003a42 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2202      	movs	r2, #2
 8003998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a21      	ldr	r2, [pc, #132]	; (8003a50 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d022      	beq.n	8003a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039d8:	d01d      	beq.n	8003a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a1d      	ldr	r2, [pc, #116]	; (8003a54 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d018      	beq.n	8003a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a1b      	ldr	r2, [pc, #108]	; (8003a58 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d013      	beq.n	8003a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a1a      	ldr	r2, [pc, #104]	; (8003a5c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d00e      	beq.n	8003a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a18      	ldr	r2, [pc, #96]	; (8003a60 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d009      	beq.n	8003a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a17      	ldr	r2, [pc, #92]	; (8003a64 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d004      	beq.n	8003a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a15      	ldr	r2, [pc, #84]	; (8003a68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d10c      	bne.n	8003a30 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	68ba      	ldr	r2, [r7, #8]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68ba      	ldr	r2, [r7, #8]
 8003a2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3714      	adds	r7, #20
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	40010000 	.word	0x40010000
 8003a54:	40000400 	.word	0x40000400
 8003a58:	40000800 	.word	0x40000800
 8003a5c:	40000c00 	.word	0x40000c00
 8003a60:	40010400 	.word	0x40010400
 8003a64:	40014000 	.word	0x40014000
 8003a68:	40001800 	.word	0x40001800

08003a6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d101      	bne.n	8003a7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e03f      	b.n	8003afe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d106      	bne.n	8003a98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f7fd fe96 	bl	80017c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2224      	movs	r2, #36	; 0x24
 8003a9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	68da      	ldr	r2, [r3, #12]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003aae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f000 f919 	bl	8003ce8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	691a      	ldr	r2, [r3, #16]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ac4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	695a      	ldr	r2, [r3, #20]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ad4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	68da      	ldr	r2, [r3, #12]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ae4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2220      	movs	r2, #32
 8003af0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2220      	movs	r2, #32
 8003af8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3708      	adds	r7, #8
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}

08003b06 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b088      	sub	sp, #32
 8003b0a:	af02      	add	r7, sp, #8
 8003b0c:	60f8      	str	r0, [r7, #12]
 8003b0e:	60b9      	str	r1, [r7, #8]
 8003b10:	603b      	str	r3, [r7, #0]
 8003b12:	4613      	mov	r3, r2
 8003b14:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003b16:	2300      	movs	r3, #0
 8003b18:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b20      	cmp	r3, #32
 8003b24:	f040 8090 	bne.w	8003c48 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d002      	beq.n	8003b34 <HAL_UART_Receive+0x2e>
 8003b2e:	88fb      	ldrh	r3, [r7, #6]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d101      	bne.n	8003b38 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e088      	b.n	8003c4a <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d101      	bne.n	8003b46 <HAL_UART_Receive+0x40>
 8003b42:	2302      	movs	r3, #2
 8003b44:	e081      	b.n	8003c4a <HAL_UART_Receive+0x144>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2222      	movs	r2, #34	; 0x22
 8003b58:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003b5c:	f7fd ffea 	bl	8001b34 <HAL_GetTick>
 8003b60:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	88fa      	ldrh	r2, [r7, #6]
 8003b66:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	88fa      	ldrh	r2, [r7, #6]
 8003b6c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003b76:	e05c      	b.n	8003c32 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b8e:	d12b      	bne.n	8003be8 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	9300      	str	r3, [sp, #0]
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	2200      	movs	r2, #0
 8003b98:	2120      	movs	r1, #32
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 f859 	bl	8003c52 <UART_WaitOnFlagUntilTimeout>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e04f      	b.n	8003c4a <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10c      	bne.n	8003bd0 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bc2:	b29a      	uxth	r2, r3
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	3302      	adds	r3, #2
 8003bcc:	60bb      	str	r3, [r7, #8]
 8003bce:	e030      	b.n	8003c32 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	b29a      	uxth	r2, r3
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	3301      	adds	r3, #1
 8003be4:	60bb      	str	r3, [r7, #8]
 8003be6:	e024      	b.n	8003c32 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	9300      	str	r3, [sp, #0]
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	2120      	movs	r1, #32
 8003bf2:	68f8      	ldr	r0, [r7, #12]
 8003bf4:	f000 f82d 	bl	8003c52 <UART_WaitOnFlagUntilTimeout>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e023      	b.n	8003c4a <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d108      	bne.n	8003c1c <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	6859      	ldr	r1, [r3, #4]
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	1c5a      	adds	r2, r3, #1
 8003c14:	60ba      	str	r2, [r7, #8]
 8003c16:	b2ca      	uxtb	r2, r1
 8003c18:	701a      	strb	r2, [r3, #0]
 8003c1a:	e00a      	b.n	8003c32 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	b2da      	uxtb	r2, r3
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	1c59      	adds	r1, r3, #1
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003c2e:	b2d2      	uxtb	r2, r2
 8003c30:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d19d      	bne.n	8003b78 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2220      	movs	r2, #32
 8003c40:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8003c44:	2300      	movs	r3, #0
 8003c46:	e000      	b.n	8003c4a <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8003c48:	2302      	movs	r3, #2
  }
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3718      	adds	r7, #24
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}

08003c52 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003c52:	b580      	push	{r7, lr}
 8003c54:	b084      	sub	sp, #16
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	60f8      	str	r0, [r7, #12]
 8003c5a:	60b9      	str	r1, [r7, #8]
 8003c5c:	603b      	str	r3, [r7, #0]
 8003c5e:	4613      	mov	r3, r2
 8003c60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c62:	e02c      	b.n	8003cbe <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c6a:	d028      	beq.n	8003cbe <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d007      	beq.n	8003c82 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c72:	f7fd ff5f 	bl	8001b34 <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	69ba      	ldr	r2, [r7, #24]
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d21d      	bcs.n	8003cbe <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	68da      	ldr	r2, [r3, #12]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c90:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	695a      	ldr	r2, [r3, #20]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f022 0201 	bic.w	r2, r2, #1
 8003ca0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2220      	movs	r2, #32
 8003ca6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2220      	movs	r2, #32
 8003cae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e00f      	b.n	8003cde <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	68ba      	ldr	r2, [r7, #8]
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	bf0c      	ite	eq
 8003cce:	2301      	moveq	r3, #1
 8003cd0:	2300      	movne	r3, #0
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	79fb      	ldrb	r3, [r7, #7]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d0c3      	beq.n	8003c64 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3710      	adds	r7, #16
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
	...

08003ce8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cec:	b085      	sub	sp, #20
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	691b      	ldr	r3, [r3, #16]
 8003cf8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	68da      	ldr	r2, [r3, #12]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	430a      	orrs	r2, r1
 8003d06:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	689a      	ldr	r2, [r3, #8]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	431a      	orrs	r2, r3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	431a      	orrs	r2, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	69db      	ldr	r3, [r3, #28]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003d2a:	f023 030c 	bic.w	r3, r3, #12
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	6812      	ldr	r2, [r2, #0]
 8003d32:	68f9      	ldr	r1, [r7, #12]
 8003d34:	430b      	orrs	r3, r1
 8003d36:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	699a      	ldr	r2, [r3, #24]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	69db      	ldr	r3, [r3, #28]
 8003d52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d56:	f040 818b 	bne.w	8004070 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4ac1      	ldr	r2, [pc, #772]	; (8004064 <UART_SetConfig+0x37c>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d005      	beq.n	8003d70 <UART_SetConfig+0x88>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4abf      	ldr	r2, [pc, #764]	; (8004068 <UART_SetConfig+0x380>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	f040 80bd 	bne.w	8003eea <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d70:	f7ff fbac 	bl	80034cc <HAL_RCC_GetPCLK2Freq>
 8003d74:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	461d      	mov	r5, r3
 8003d7a:	f04f 0600 	mov.w	r6, #0
 8003d7e:	46a8      	mov	r8, r5
 8003d80:	46b1      	mov	r9, r6
 8003d82:	eb18 0308 	adds.w	r3, r8, r8
 8003d86:	eb49 0409 	adc.w	r4, r9, r9
 8003d8a:	4698      	mov	r8, r3
 8003d8c:	46a1      	mov	r9, r4
 8003d8e:	eb18 0805 	adds.w	r8, r8, r5
 8003d92:	eb49 0906 	adc.w	r9, r9, r6
 8003d96:	f04f 0100 	mov.w	r1, #0
 8003d9a:	f04f 0200 	mov.w	r2, #0
 8003d9e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003da2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003da6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003daa:	4688      	mov	r8, r1
 8003dac:	4691      	mov	r9, r2
 8003dae:	eb18 0005 	adds.w	r0, r8, r5
 8003db2:	eb49 0106 	adc.w	r1, r9, r6
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	461d      	mov	r5, r3
 8003dbc:	f04f 0600 	mov.w	r6, #0
 8003dc0:	196b      	adds	r3, r5, r5
 8003dc2:	eb46 0406 	adc.w	r4, r6, r6
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	4623      	mov	r3, r4
 8003dca:	f7fc fc13 	bl	80005f4 <__aeabi_uldivmod>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	460c      	mov	r4, r1
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	4ba5      	ldr	r3, [pc, #660]	; (800406c <UART_SetConfig+0x384>)
 8003dd6:	fba3 2302 	umull	r2, r3, r3, r2
 8003dda:	095b      	lsrs	r3, r3, #5
 8003ddc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	461d      	mov	r5, r3
 8003de4:	f04f 0600 	mov.w	r6, #0
 8003de8:	46a9      	mov	r9, r5
 8003dea:	46b2      	mov	sl, r6
 8003dec:	eb19 0309 	adds.w	r3, r9, r9
 8003df0:	eb4a 040a 	adc.w	r4, sl, sl
 8003df4:	4699      	mov	r9, r3
 8003df6:	46a2      	mov	sl, r4
 8003df8:	eb19 0905 	adds.w	r9, r9, r5
 8003dfc:	eb4a 0a06 	adc.w	sl, sl, r6
 8003e00:	f04f 0100 	mov.w	r1, #0
 8003e04:	f04f 0200 	mov.w	r2, #0
 8003e08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e0c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003e10:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003e14:	4689      	mov	r9, r1
 8003e16:	4692      	mov	sl, r2
 8003e18:	eb19 0005 	adds.w	r0, r9, r5
 8003e1c:	eb4a 0106 	adc.w	r1, sl, r6
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	461d      	mov	r5, r3
 8003e26:	f04f 0600 	mov.w	r6, #0
 8003e2a:	196b      	adds	r3, r5, r5
 8003e2c:	eb46 0406 	adc.w	r4, r6, r6
 8003e30:	461a      	mov	r2, r3
 8003e32:	4623      	mov	r3, r4
 8003e34:	f7fc fbde 	bl	80005f4 <__aeabi_uldivmod>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	460c      	mov	r4, r1
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	4b8b      	ldr	r3, [pc, #556]	; (800406c <UART_SetConfig+0x384>)
 8003e40:	fba3 1302 	umull	r1, r3, r3, r2
 8003e44:	095b      	lsrs	r3, r3, #5
 8003e46:	2164      	movs	r1, #100	; 0x64
 8003e48:	fb01 f303 	mul.w	r3, r1, r3
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	00db      	lsls	r3, r3, #3
 8003e50:	3332      	adds	r3, #50	; 0x32
 8003e52:	4a86      	ldr	r2, [pc, #536]	; (800406c <UART_SetConfig+0x384>)
 8003e54:	fba2 2303 	umull	r2, r3, r2, r3
 8003e58:	095b      	lsrs	r3, r3, #5
 8003e5a:	005b      	lsls	r3, r3, #1
 8003e5c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003e60:	4498      	add	r8, r3
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	461d      	mov	r5, r3
 8003e66:	f04f 0600 	mov.w	r6, #0
 8003e6a:	46a9      	mov	r9, r5
 8003e6c:	46b2      	mov	sl, r6
 8003e6e:	eb19 0309 	adds.w	r3, r9, r9
 8003e72:	eb4a 040a 	adc.w	r4, sl, sl
 8003e76:	4699      	mov	r9, r3
 8003e78:	46a2      	mov	sl, r4
 8003e7a:	eb19 0905 	adds.w	r9, r9, r5
 8003e7e:	eb4a 0a06 	adc.w	sl, sl, r6
 8003e82:	f04f 0100 	mov.w	r1, #0
 8003e86:	f04f 0200 	mov.w	r2, #0
 8003e8a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e8e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003e92:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003e96:	4689      	mov	r9, r1
 8003e98:	4692      	mov	sl, r2
 8003e9a:	eb19 0005 	adds.w	r0, r9, r5
 8003e9e:	eb4a 0106 	adc.w	r1, sl, r6
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	461d      	mov	r5, r3
 8003ea8:	f04f 0600 	mov.w	r6, #0
 8003eac:	196b      	adds	r3, r5, r5
 8003eae:	eb46 0406 	adc.w	r4, r6, r6
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	4623      	mov	r3, r4
 8003eb6:	f7fc fb9d 	bl	80005f4 <__aeabi_uldivmod>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	460c      	mov	r4, r1
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	4b6a      	ldr	r3, [pc, #424]	; (800406c <UART_SetConfig+0x384>)
 8003ec2:	fba3 1302 	umull	r1, r3, r3, r2
 8003ec6:	095b      	lsrs	r3, r3, #5
 8003ec8:	2164      	movs	r1, #100	; 0x64
 8003eca:	fb01 f303 	mul.w	r3, r1, r3
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	00db      	lsls	r3, r3, #3
 8003ed2:	3332      	adds	r3, #50	; 0x32
 8003ed4:	4a65      	ldr	r2, [pc, #404]	; (800406c <UART_SetConfig+0x384>)
 8003ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eda:	095b      	lsrs	r3, r3, #5
 8003edc:	f003 0207 	and.w	r2, r3, #7
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4442      	add	r2, r8
 8003ee6:	609a      	str	r2, [r3, #8]
 8003ee8:	e26f      	b.n	80043ca <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003eea:	f7ff fadb 	bl	80034a4 <HAL_RCC_GetPCLK1Freq>
 8003eee:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	461d      	mov	r5, r3
 8003ef4:	f04f 0600 	mov.w	r6, #0
 8003ef8:	46a8      	mov	r8, r5
 8003efa:	46b1      	mov	r9, r6
 8003efc:	eb18 0308 	adds.w	r3, r8, r8
 8003f00:	eb49 0409 	adc.w	r4, r9, r9
 8003f04:	4698      	mov	r8, r3
 8003f06:	46a1      	mov	r9, r4
 8003f08:	eb18 0805 	adds.w	r8, r8, r5
 8003f0c:	eb49 0906 	adc.w	r9, r9, r6
 8003f10:	f04f 0100 	mov.w	r1, #0
 8003f14:	f04f 0200 	mov.w	r2, #0
 8003f18:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003f1c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003f20:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003f24:	4688      	mov	r8, r1
 8003f26:	4691      	mov	r9, r2
 8003f28:	eb18 0005 	adds.w	r0, r8, r5
 8003f2c:	eb49 0106 	adc.w	r1, r9, r6
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	461d      	mov	r5, r3
 8003f36:	f04f 0600 	mov.w	r6, #0
 8003f3a:	196b      	adds	r3, r5, r5
 8003f3c:	eb46 0406 	adc.w	r4, r6, r6
 8003f40:	461a      	mov	r2, r3
 8003f42:	4623      	mov	r3, r4
 8003f44:	f7fc fb56 	bl	80005f4 <__aeabi_uldivmod>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	460c      	mov	r4, r1
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	4b47      	ldr	r3, [pc, #284]	; (800406c <UART_SetConfig+0x384>)
 8003f50:	fba3 2302 	umull	r2, r3, r3, r2
 8003f54:	095b      	lsrs	r3, r3, #5
 8003f56:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	461d      	mov	r5, r3
 8003f5e:	f04f 0600 	mov.w	r6, #0
 8003f62:	46a9      	mov	r9, r5
 8003f64:	46b2      	mov	sl, r6
 8003f66:	eb19 0309 	adds.w	r3, r9, r9
 8003f6a:	eb4a 040a 	adc.w	r4, sl, sl
 8003f6e:	4699      	mov	r9, r3
 8003f70:	46a2      	mov	sl, r4
 8003f72:	eb19 0905 	adds.w	r9, r9, r5
 8003f76:	eb4a 0a06 	adc.w	sl, sl, r6
 8003f7a:	f04f 0100 	mov.w	r1, #0
 8003f7e:	f04f 0200 	mov.w	r2, #0
 8003f82:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f86:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003f8a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003f8e:	4689      	mov	r9, r1
 8003f90:	4692      	mov	sl, r2
 8003f92:	eb19 0005 	adds.w	r0, r9, r5
 8003f96:	eb4a 0106 	adc.w	r1, sl, r6
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	461d      	mov	r5, r3
 8003fa0:	f04f 0600 	mov.w	r6, #0
 8003fa4:	196b      	adds	r3, r5, r5
 8003fa6:	eb46 0406 	adc.w	r4, r6, r6
 8003faa:	461a      	mov	r2, r3
 8003fac:	4623      	mov	r3, r4
 8003fae:	f7fc fb21 	bl	80005f4 <__aeabi_uldivmod>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	460c      	mov	r4, r1
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	4b2c      	ldr	r3, [pc, #176]	; (800406c <UART_SetConfig+0x384>)
 8003fba:	fba3 1302 	umull	r1, r3, r3, r2
 8003fbe:	095b      	lsrs	r3, r3, #5
 8003fc0:	2164      	movs	r1, #100	; 0x64
 8003fc2:	fb01 f303 	mul.w	r3, r1, r3
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	00db      	lsls	r3, r3, #3
 8003fca:	3332      	adds	r3, #50	; 0x32
 8003fcc:	4a27      	ldr	r2, [pc, #156]	; (800406c <UART_SetConfig+0x384>)
 8003fce:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd2:	095b      	lsrs	r3, r3, #5
 8003fd4:	005b      	lsls	r3, r3, #1
 8003fd6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003fda:	4498      	add	r8, r3
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	461d      	mov	r5, r3
 8003fe0:	f04f 0600 	mov.w	r6, #0
 8003fe4:	46a9      	mov	r9, r5
 8003fe6:	46b2      	mov	sl, r6
 8003fe8:	eb19 0309 	adds.w	r3, r9, r9
 8003fec:	eb4a 040a 	adc.w	r4, sl, sl
 8003ff0:	4699      	mov	r9, r3
 8003ff2:	46a2      	mov	sl, r4
 8003ff4:	eb19 0905 	adds.w	r9, r9, r5
 8003ff8:	eb4a 0a06 	adc.w	sl, sl, r6
 8003ffc:	f04f 0100 	mov.w	r1, #0
 8004000:	f04f 0200 	mov.w	r2, #0
 8004004:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004008:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800400c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004010:	4689      	mov	r9, r1
 8004012:	4692      	mov	sl, r2
 8004014:	eb19 0005 	adds.w	r0, r9, r5
 8004018:	eb4a 0106 	adc.w	r1, sl, r6
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	461d      	mov	r5, r3
 8004022:	f04f 0600 	mov.w	r6, #0
 8004026:	196b      	adds	r3, r5, r5
 8004028:	eb46 0406 	adc.w	r4, r6, r6
 800402c:	461a      	mov	r2, r3
 800402e:	4623      	mov	r3, r4
 8004030:	f7fc fae0 	bl	80005f4 <__aeabi_uldivmod>
 8004034:	4603      	mov	r3, r0
 8004036:	460c      	mov	r4, r1
 8004038:	461a      	mov	r2, r3
 800403a:	4b0c      	ldr	r3, [pc, #48]	; (800406c <UART_SetConfig+0x384>)
 800403c:	fba3 1302 	umull	r1, r3, r3, r2
 8004040:	095b      	lsrs	r3, r3, #5
 8004042:	2164      	movs	r1, #100	; 0x64
 8004044:	fb01 f303 	mul.w	r3, r1, r3
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	00db      	lsls	r3, r3, #3
 800404c:	3332      	adds	r3, #50	; 0x32
 800404e:	4a07      	ldr	r2, [pc, #28]	; (800406c <UART_SetConfig+0x384>)
 8004050:	fba2 2303 	umull	r2, r3, r2, r3
 8004054:	095b      	lsrs	r3, r3, #5
 8004056:	f003 0207 	and.w	r2, r3, #7
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4442      	add	r2, r8
 8004060:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004062:	e1b2      	b.n	80043ca <UART_SetConfig+0x6e2>
 8004064:	40011000 	.word	0x40011000
 8004068:	40011400 	.word	0x40011400
 800406c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4ad7      	ldr	r2, [pc, #860]	; (80043d4 <UART_SetConfig+0x6ec>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d005      	beq.n	8004086 <UART_SetConfig+0x39e>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4ad6      	ldr	r2, [pc, #856]	; (80043d8 <UART_SetConfig+0x6f0>)
 8004080:	4293      	cmp	r3, r2
 8004082:	f040 80d1 	bne.w	8004228 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004086:	f7ff fa21 	bl	80034cc <HAL_RCC_GetPCLK2Freq>
 800408a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	469a      	mov	sl, r3
 8004090:	f04f 0b00 	mov.w	fp, #0
 8004094:	46d0      	mov	r8, sl
 8004096:	46d9      	mov	r9, fp
 8004098:	eb18 0308 	adds.w	r3, r8, r8
 800409c:	eb49 0409 	adc.w	r4, r9, r9
 80040a0:	4698      	mov	r8, r3
 80040a2:	46a1      	mov	r9, r4
 80040a4:	eb18 080a 	adds.w	r8, r8, sl
 80040a8:	eb49 090b 	adc.w	r9, r9, fp
 80040ac:	f04f 0100 	mov.w	r1, #0
 80040b0:	f04f 0200 	mov.w	r2, #0
 80040b4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80040b8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80040bc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80040c0:	4688      	mov	r8, r1
 80040c2:	4691      	mov	r9, r2
 80040c4:	eb1a 0508 	adds.w	r5, sl, r8
 80040c8:	eb4b 0609 	adc.w	r6, fp, r9
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	4619      	mov	r1, r3
 80040d2:	f04f 0200 	mov.w	r2, #0
 80040d6:	f04f 0300 	mov.w	r3, #0
 80040da:	f04f 0400 	mov.w	r4, #0
 80040de:	0094      	lsls	r4, r2, #2
 80040e0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80040e4:	008b      	lsls	r3, r1, #2
 80040e6:	461a      	mov	r2, r3
 80040e8:	4623      	mov	r3, r4
 80040ea:	4628      	mov	r0, r5
 80040ec:	4631      	mov	r1, r6
 80040ee:	f7fc fa81 	bl	80005f4 <__aeabi_uldivmod>
 80040f2:	4603      	mov	r3, r0
 80040f4:	460c      	mov	r4, r1
 80040f6:	461a      	mov	r2, r3
 80040f8:	4bb8      	ldr	r3, [pc, #736]	; (80043dc <UART_SetConfig+0x6f4>)
 80040fa:	fba3 2302 	umull	r2, r3, r3, r2
 80040fe:	095b      	lsrs	r3, r3, #5
 8004100:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	469b      	mov	fp, r3
 8004108:	f04f 0c00 	mov.w	ip, #0
 800410c:	46d9      	mov	r9, fp
 800410e:	46e2      	mov	sl, ip
 8004110:	eb19 0309 	adds.w	r3, r9, r9
 8004114:	eb4a 040a 	adc.w	r4, sl, sl
 8004118:	4699      	mov	r9, r3
 800411a:	46a2      	mov	sl, r4
 800411c:	eb19 090b 	adds.w	r9, r9, fp
 8004120:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004124:	f04f 0100 	mov.w	r1, #0
 8004128:	f04f 0200 	mov.w	r2, #0
 800412c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004130:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004134:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004138:	4689      	mov	r9, r1
 800413a:	4692      	mov	sl, r2
 800413c:	eb1b 0509 	adds.w	r5, fp, r9
 8004140:	eb4c 060a 	adc.w	r6, ip, sl
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	4619      	mov	r1, r3
 800414a:	f04f 0200 	mov.w	r2, #0
 800414e:	f04f 0300 	mov.w	r3, #0
 8004152:	f04f 0400 	mov.w	r4, #0
 8004156:	0094      	lsls	r4, r2, #2
 8004158:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800415c:	008b      	lsls	r3, r1, #2
 800415e:	461a      	mov	r2, r3
 8004160:	4623      	mov	r3, r4
 8004162:	4628      	mov	r0, r5
 8004164:	4631      	mov	r1, r6
 8004166:	f7fc fa45 	bl	80005f4 <__aeabi_uldivmod>
 800416a:	4603      	mov	r3, r0
 800416c:	460c      	mov	r4, r1
 800416e:	461a      	mov	r2, r3
 8004170:	4b9a      	ldr	r3, [pc, #616]	; (80043dc <UART_SetConfig+0x6f4>)
 8004172:	fba3 1302 	umull	r1, r3, r3, r2
 8004176:	095b      	lsrs	r3, r3, #5
 8004178:	2164      	movs	r1, #100	; 0x64
 800417a:	fb01 f303 	mul.w	r3, r1, r3
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	011b      	lsls	r3, r3, #4
 8004182:	3332      	adds	r3, #50	; 0x32
 8004184:	4a95      	ldr	r2, [pc, #596]	; (80043dc <UART_SetConfig+0x6f4>)
 8004186:	fba2 2303 	umull	r2, r3, r2, r3
 800418a:	095b      	lsrs	r3, r3, #5
 800418c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004190:	4498      	add	r8, r3
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	469b      	mov	fp, r3
 8004196:	f04f 0c00 	mov.w	ip, #0
 800419a:	46d9      	mov	r9, fp
 800419c:	46e2      	mov	sl, ip
 800419e:	eb19 0309 	adds.w	r3, r9, r9
 80041a2:	eb4a 040a 	adc.w	r4, sl, sl
 80041a6:	4699      	mov	r9, r3
 80041a8:	46a2      	mov	sl, r4
 80041aa:	eb19 090b 	adds.w	r9, r9, fp
 80041ae:	eb4a 0a0c 	adc.w	sl, sl, ip
 80041b2:	f04f 0100 	mov.w	r1, #0
 80041b6:	f04f 0200 	mov.w	r2, #0
 80041ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80041be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80041c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80041c6:	4689      	mov	r9, r1
 80041c8:	4692      	mov	sl, r2
 80041ca:	eb1b 0509 	adds.w	r5, fp, r9
 80041ce:	eb4c 060a 	adc.w	r6, ip, sl
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	4619      	mov	r1, r3
 80041d8:	f04f 0200 	mov.w	r2, #0
 80041dc:	f04f 0300 	mov.w	r3, #0
 80041e0:	f04f 0400 	mov.w	r4, #0
 80041e4:	0094      	lsls	r4, r2, #2
 80041e6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80041ea:	008b      	lsls	r3, r1, #2
 80041ec:	461a      	mov	r2, r3
 80041ee:	4623      	mov	r3, r4
 80041f0:	4628      	mov	r0, r5
 80041f2:	4631      	mov	r1, r6
 80041f4:	f7fc f9fe 	bl	80005f4 <__aeabi_uldivmod>
 80041f8:	4603      	mov	r3, r0
 80041fa:	460c      	mov	r4, r1
 80041fc:	461a      	mov	r2, r3
 80041fe:	4b77      	ldr	r3, [pc, #476]	; (80043dc <UART_SetConfig+0x6f4>)
 8004200:	fba3 1302 	umull	r1, r3, r3, r2
 8004204:	095b      	lsrs	r3, r3, #5
 8004206:	2164      	movs	r1, #100	; 0x64
 8004208:	fb01 f303 	mul.w	r3, r1, r3
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	011b      	lsls	r3, r3, #4
 8004210:	3332      	adds	r3, #50	; 0x32
 8004212:	4a72      	ldr	r2, [pc, #456]	; (80043dc <UART_SetConfig+0x6f4>)
 8004214:	fba2 2303 	umull	r2, r3, r2, r3
 8004218:	095b      	lsrs	r3, r3, #5
 800421a:	f003 020f 	and.w	r2, r3, #15
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4442      	add	r2, r8
 8004224:	609a      	str	r2, [r3, #8]
 8004226:	e0d0      	b.n	80043ca <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004228:	f7ff f93c 	bl	80034a4 <HAL_RCC_GetPCLK1Freq>
 800422c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	469a      	mov	sl, r3
 8004232:	f04f 0b00 	mov.w	fp, #0
 8004236:	46d0      	mov	r8, sl
 8004238:	46d9      	mov	r9, fp
 800423a:	eb18 0308 	adds.w	r3, r8, r8
 800423e:	eb49 0409 	adc.w	r4, r9, r9
 8004242:	4698      	mov	r8, r3
 8004244:	46a1      	mov	r9, r4
 8004246:	eb18 080a 	adds.w	r8, r8, sl
 800424a:	eb49 090b 	adc.w	r9, r9, fp
 800424e:	f04f 0100 	mov.w	r1, #0
 8004252:	f04f 0200 	mov.w	r2, #0
 8004256:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800425a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800425e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004262:	4688      	mov	r8, r1
 8004264:	4691      	mov	r9, r2
 8004266:	eb1a 0508 	adds.w	r5, sl, r8
 800426a:	eb4b 0609 	adc.w	r6, fp, r9
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	4619      	mov	r1, r3
 8004274:	f04f 0200 	mov.w	r2, #0
 8004278:	f04f 0300 	mov.w	r3, #0
 800427c:	f04f 0400 	mov.w	r4, #0
 8004280:	0094      	lsls	r4, r2, #2
 8004282:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004286:	008b      	lsls	r3, r1, #2
 8004288:	461a      	mov	r2, r3
 800428a:	4623      	mov	r3, r4
 800428c:	4628      	mov	r0, r5
 800428e:	4631      	mov	r1, r6
 8004290:	f7fc f9b0 	bl	80005f4 <__aeabi_uldivmod>
 8004294:	4603      	mov	r3, r0
 8004296:	460c      	mov	r4, r1
 8004298:	461a      	mov	r2, r3
 800429a:	4b50      	ldr	r3, [pc, #320]	; (80043dc <UART_SetConfig+0x6f4>)
 800429c:	fba3 2302 	umull	r2, r3, r3, r2
 80042a0:	095b      	lsrs	r3, r3, #5
 80042a2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	469b      	mov	fp, r3
 80042aa:	f04f 0c00 	mov.w	ip, #0
 80042ae:	46d9      	mov	r9, fp
 80042b0:	46e2      	mov	sl, ip
 80042b2:	eb19 0309 	adds.w	r3, r9, r9
 80042b6:	eb4a 040a 	adc.w	r4, sl, sl
 80042ba:	4699      	mov	r9, r3
 80042bc:	46a2      	mov	sl, r4
 80042be:	eb19 090b 	adds.w	r9, r9, fp
 80042c2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80042c6:	f04f 0100 	mov.w	r1, #0
 80042ca:	f04f 0200 	mov.w	r2, #0
 80042ce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80042d2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80042d6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80042da:	4689      	mov	r9, r1
 80042dc:	4692      	mov	sl, r2
 80042de:	eb1b 0509 	adds.w	r5, fp, r9
 80042e2:	eb4c 060a 	adc.w	r6, ip, sl
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	4619      	mov	r1, r3
 80042ec:	f04f 0200 	mov.w	r2, #0
 80042f0:	f04f 0300 	mov.w	r3, #0
 80042f4:	f04f 0400 	mov.w	r4, #0
 80042f8:	0094      	lsls	r4, r2, #2
 80042fa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80042fe:	008b      	lsls	r3, r1, #2
 8004300:	461a      	mov	r2, r3
 8004302:	4623      	mov	r3, r4
 8004304:	4628      	mov	r0, r5
 8004306:	4631      	mov	r1, r6
 8004308:	f7fc f974 	bl	80005f4 <__aeabi_uldivmod>
 800430c:	4603      	mov	r3, r0
 800430e:	460c      	mov	r4, r1
 8004310:	461a      	mov	r2, r3
 8004312:	4b32      	ldr	r3, [pc, #200]	; (80043dc <UART_SetConfig+0x6f4>)
 8004314:	fba3 1302 	umull	r1, r3, r3, r2
 8004318:	095b      	lsrs	r3, r3, #5
 800431a:	2164      	movs	r1, #100	; 0x64
 800431c:	fb01 f303 	mul.w	r3, r1, r3
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	011b      	lsls	r3, r3, #4
 8004324:	3332      	adds	r3, #50	; 0x32
 8004326:	4a2d      	ldr	r2, [pc, #180]	; (80043dc <UART_SetConfig+0x6f4>)
 8004328:	fba2 2303 	umull	r2, r3, r2, r3
 800432c:	095b      	lsrs	r3, r3, #5
 800432e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004332:	4498      	add	r8, r3
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	469b      	mov	fp, r3
 8004338:	f04f 0c00 	mov.w	ip, #0
 800433c:	46d9      	mov	r9, fp
 800433e:	46e2      	mov	sl, ip
 8004340:	eb19 0309 	adds.w	r3, r9, r9
 8004344:	eb4a 040a 	adc.w	r4, sl, sl
 8004348:	4699      	mov	r9, r3
 800434a:	46a2      	mov	sl, r4
 800434c:	eb19 090b 	adds.w	r9, r9, fp
 8004350:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004354:	f04f 0100 	mov.w	r1, #0
 8004358:	f04f 0200 	mov.w	r2, #0
 800435c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004360:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004364:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004368:	4689      	mov	r9, r1
 800436a:	4692      	mov	sl, r2
 800436c:	eb1b 0509 	adds.w	r5, fp, r9
 8004370:	eb4c 060a 	adc.w	r6, ip, sl
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	4619      	mov	r1, r3
 800437a:	f04f 0200 	mov.w	r2, #0
 800437e:	f04f 0300 	mov.w	r3, #0
 8004382:	f04f 0400 	mov.w	r4, #0
 8004386:	0094      	lsls	r4, r2, #2
 8004388:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800438c:	008b      	lsls	r3, r1, #2
 800438e:	461a      	mov	r2, r3
 8004390:	4623      	mov	r3, r4
 8004392:	4628      	mov	r0, r5
 8004394:	4631      	mov	r1, r6
 8004396:	f7fc f92d 	bl	80005f4 <__aeabi_uldivmod>
 800439a:	4603      	mov	r3, r0
 800439c:	460c      	mov	r4, r1
 800439e:	461a      	mov	r2, r3
 80043a0:	4b0e      	ldr	r3, [pc, #56]	; (80043dc <UART_SetConfig+0x6f4>)
 80043a2:	fba3 1302 	umull	r1, r3, r3, r2
 80043a6:	095b      	lsrs	r3, r3, #5
 80043a8:	2164      	movs	r1, #100	; 0x64
 80043aa:	fb01 f303 	mul.w	r3, r1, r3
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	011b      	lsls	r3, r3, #4
 80043b2:	3332      	adds	r3, #50	; 0x32
 80043b4:	4a09      	ldr	r2, [pc, #36]	; (80043dc <UART_SetConfig+0x6f4>)
 80043b6:	fba2 2303 	umull	r2, r3, r2, r3
 80043ba:	095b      	lsrs	r3, r3, #5
 80043bc:	f003 020f 	and.w	r2, r3, #15
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4442      	add	r2, r8
 80043c6:	609a      	str	r2, [r3, #8]
}
 80043c8:	e7ff      	b.n	80043ca <UART_SetConfig+0x6e2>
 80043ca:	bf00      	nop
 80043cc:	3714      	adds	r7, #20
 80043ce:	46bd      	mov	sp, r7
 80043d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043d4:	40011000 	.word	0x40011000
 80043d8:	40011400 	.word	0x40011400
 80043dc:	51eb851f 	.word	0x51eb851f

080043e0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80043e0:	b084      	sub	sp, #16
 80043e2:	b580      	push	{r7, lr}
 80043e4:	b084      	sub	sp, #16
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
 80043ea:	f107 001c 	add.w	r0, r7, #28
 80043ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80043f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d122      	bne.n	800443e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043fc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800440c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004420:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004422:	2b01      	cmp	r3, #1
 8004424:	d105      	bne.n	8004432 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 fa5c 	bl	80048f0 <USB_CoreReset>
 8004438:	4603      	mov	r3, r0
 800443a:	73fb      	strb	r3, [r7, #15]
 800443c:	e01a      	b.n	8004474 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 fa50 	bl	80048f0 <USB_CoreReset>
 8004450:	4603      	mov	r3, r0
 8004452:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004454:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004456:	2b00      	cmp	r3, #0
 8004458:	d106      	bne.n	8004468 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	639a      	str	r2, [r3, #56]	; 0x38
 8004466:	e005      	b.n	8004474 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004476:	2b01      	cmp	r3, #1
 8004478:	d10b      	bne.n	8004492 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f043 0206 	orr.w	r2, r3, #6
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f043 0220 	orr.w	r2, r3, #32
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004492:	7bfb      	ldrb	r3, [r7, #15]
}
 8004494:	4618      	mov	r0, r3
 8004496:	3710      	adds	r7, #16
 8004498:	46bd      	mov	sp, r7
 800449a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800449e:	b004      	add	sp, #16
 80044a0:	4770      	bx	lr

080044a2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80044a2:	b480      	push	{r7}
 80044a4:	b083      	sub	sp, #12
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	f023 0201 	bic.w	r2, r3, #1
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80044b6:	2300      	movs	r3, #0
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	460b      	mov	r3, r1
 80044ce:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80044dc:	78fb      	ldrb	r3, [r7, #3]
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d106      	bne.n	80044f0 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	60da      	str	r2, [r3, #12]
 80044ee:	e00b      	b.n	8004508 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80044f0:	78fb      	ldrb	r3, [r7, #3]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d106      	bne.n	8004504 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	60da      	str	r2, [r3, #12]
 8004502:	e001      	b.n	8004508 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e003      	b.n	8004510 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8004508:	2032      	movs	r0, #50	; 0x32
 800450a:	f7fd fb1f 	bl	8001b4c <HAL_Delay>

  return HAL_OK;
 800450e:	2300      	movs	r3, #0
}
 8004510:	4618      	mov	r0, r3
 8004512:	3708      	adds	r7, #8
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004518:	b084      	sub	sp, #16
 800451a:	b580      	push	{r7, lr}
 800451c:	b086      	sub	sp, #24
 800451e:	af00      	add	r7, sp, #0
 8004520:	6078      	str	r0, [r7, #4]
 8004522:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004526:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800452a:	2300      	movs	r3, #0
 800452c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004532:	2300      	movs	r3, #0
 8004534:	613b      	str	r3, [r7, #16]
 8004536:	e009      	b.n	800454c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	3340      	adds	r3, #64	; 0x40
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	4413      	add	r3, r2
 8004542:	2200      	movs	r2, #0
 8004544:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	3301      	adds	r3, #1
 800454a:	613b      	str	r3, [r7, #16]
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	2b0e      	cmp	r3, #14
 8004550:	d9f2      	bls.n	8004538 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004552:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004554:	2b00      	cmp	r3, #0
 8004556:	d112      	bne.n	800457e <USB_DevInit+0x66>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800455c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004568:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004574:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	639a      	str	r2, [r3, #56]	; 0x38
 800457c:	e00b      	b.n	8004596 <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	601a      	str	r2, [r3, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800458e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800459c:	461a      	mov	r2, r3
 800459e:	2300      	movs	r3, #0
 80045a0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045a8:	4619      	mov	r1, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045b0:	461a      	mov	r2, r3
 80045b2:	680b      	ldr	r3, [r1, #0]
 80045b4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80045b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d10c      	bne.n	80045d6 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80045bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d104      	bne.n	80045cc <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80045c2:	2100      	movs	r1, #0
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f000 f961 	bl	800488c <USB_SetDevSpeed>
 80045ca:	e008      	b.n	80045de <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80045cc:	2101      	movs	r1, #1
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 f95c 	bl	800488c <USB_SetDevSpeed>
 80045d4:	e003      	b.n	80045de <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80045d6:	2103      	movs	r1, #3
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 f957 	bl	800488c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80045de:	2110      	movs	r1, #16
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f000 f90b 	bl	80047fc <USB_FlushTxFifo>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d001      	beq.n	80045f0 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f000 f929 	bl	8004848 <USB_FlushRxFifo>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d001      	beq.n	8004600 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004606:	461a      	mov	r2, r3
 8004608:	2300      	movs	r3, #0
 800460a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004612:	461a      	mov	r2, r3
 8004614:	2300      	movs	r3, #0
 8004616:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800461e:	461a      	mov	r2, r3
 8004620:	2300      	movs	r3, #0
 8004622:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004624:	2300      	movs	r3, #0
 8004626:	613b      	str	r3, [r7, #16]
 8004628:	e043      	b.n	80046b2 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	015a      	lsls	r2, r3, #5
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	4413      	add	r3, r2
 8004632:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800463c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004640:	d118      	bne.n	8004674 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d10a      	bne.n	800465e <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	015a      	lsls	r2, r3, #5
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	4413      	add	r3, r2
 8004650:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004654:	461a      	mov	r2, r3
 8004656:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800465a:	6013      	str	r3, [r2, #0]
 800465c:	e013      	b.n	8004686 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	015a      	lsls	r2, r3, #5
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	4413      	add	r3, r2
 8004666:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800466a:	461a      	mov	r2, r3
 800466c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004670:	6013      	str	r3, [r2, #0]
 8004672:	e008      	b.n	8004686 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	015a      	lsls	r2, r3, #5
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	4413      	add	r3, r2
 800467c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004680:	461a      	mov	r2, r3
 8004682:	2300      	movs	r3, #0
 8004684:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	015a      	lsls	r2, r3, #5
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	4413      	add	r3, r2
 800468e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004692:	461a      	mov	r2, r3
 8004694:	2300      	movs	r3, #0
 8004696:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	015a      	lsls	r2, r3, #5
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	4413      	add	r3, r2
 80046a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046a4:	461a      	mov	r2, r3
 80046a6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80046aa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	3301      	adds	r3, #1
 80046b0:	613b      	str	r3, [r7, #16]
 80046b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d3b7      	bcc.n	800462a <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80046ba:	2300      	movs	r3, #0
 80046bc:	613b      	str	r3, [r7, #16]
 80046be:	e043      	b.n	8004748 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	015a      	lsls	r2, r3, #5
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	4413      	add	r3, r2
 80046c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80046d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80046d6:	d118      	bne.n	800470a <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d10a      	bne.n	80046f4 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	015a      	lsls	r2, r3, #5
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	4413      	add	r3, r2
 80046e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046ea:	461a      	mov	r2, r3
 80046ec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80046f0:	6013      	str	r3, [r2, #0]
 80046f2:	e013      	b.n	800471c <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	015a      	lsls	r2, r3, #5
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	4413      	add	r3, r2
 80046fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004700:	461a      	mov	r2, r3
 8004702:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004706:	6013      	str	r3, [r2, #0]
 8004708:	e008      	b.n	800471c <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	015a      	lsls	r2, r3, #5
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	4413      	add	r3, r2
 8004712:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004716:	461a      	mov	r2, r3
 8004718:	2300      	movs	r3, #0
 800471a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	015a      	lsls	r2, r3, #5
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	4413      	add	r3, r2
 8004724:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004728:	461a      	mov	r2, r3
 800472a:	2300      	movs	r3, #0
 800472c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	015a      	lsls	r2, r3, #5
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	4413      	add	r3, r2
 8004736:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800473a:	461a      	mov	r2, r3
 800473c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004740:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	3301      	adds	r3, #1
 8004746:	613b      	str	r3, [r7, #16]
 8004748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	429a      	cmp	r2, r3
 800474e:	d3b7      	bcc.n	80046c0 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	68fa      	ldr	r2, [r7, #12]
 800475a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800475e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004762:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 8004764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004766:	2b01      	cmp	r3, #1
 8004768:	d111      	bne.n	800478e <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004770:	461a      	mov	r2, r3
 8004772:	4b20      	ldr	r3, [pc, #128]	; (80047f4 <USB_DevInit+0x2dc>)
 8004774:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800477c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800477e:	68fa      	ldr	r2, [r7, #12]
 8004780:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004784:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004788:	f043 0303 	orr.w	r3, r3, #3
 800478c:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800479a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800479c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d105      	bne.n	80047ae <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	f043 0210 	orr.w	r2, r3, #16
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	699a      	ldr	r2, [r3, #24]
 80047b2:	4b11      	ldr	r3, [pc, #68]	; (80047f8 <USB_DevInit+0x2e0>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80047ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d005      	beq.n	80047cc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	f043 0208 	orr.w	r2, r3, #8
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80047cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d107      	bne.n	80047e2 <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	699b      	ldr	r3, [r3, #24]
 80047d6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80047da:	f043 0304 	orr.w	r3, r3, #4
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80047e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3718      	adds	r7, #24
 80047e8:	46bd      	mov	sp, r7
 80047ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80047ee:	b004      	add	sp, #16
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	00800100 	.word	0x00800100
 80047f8:	803c3800 	.word	0x803c3800

080047fc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8004806:	2300      	movs	r3, #0
 8004808:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	019b      	lsls	r3, r3, #6
 800480e:	f043 0220 	orr.w	r2, r3, #32
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	3301      	adds	r3, #1
 800481a:	60fb      	str	r3, [r7, #12]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	4a09      	ldr	r2, [pc, #36]	; (8004844 <USB_FlushTxFifo+0x48>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d901      	bls.n	8004828 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e006      	b.n	8004836 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	691b      	ldr	r3, [r3, #16]
 800482c:	f003 0320 	and.w	r3, r3, #32
 8004830:	2b20      	cmp	r3, #32
 8004832:	d0f0      	beq.n	8004816 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3714      	adds	r7, #20
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	00030d40 	.word	0x00030d40

08004848 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8004850:	2300      	movs	r3, #0
 8004852:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2210      	movs	r2, #16
 8004858:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	3301      	adds	r3, #1
 800485e:	60fb      	str	r3, [r7, #12]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	4a09      	ldr	r2, [pc, #36]	; (8004888 <USB_FlushRxFifo+0x40>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d901      	bls.n	800486c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e006      	b.n	800487a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	691b      	ldr	r3, [r3, #16]
 8004870:	f003 0310 	and.w	r3, r3, #16
 8004874:	2b10      	cmp	r3, #16
 8004876:	d0f0      	beq.n	800485a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3714      	adds	r7, #20
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	00030d40 	.word	0x00030d40

0800488c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800488c:	b480      	push	{r7}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	460b      	mov	r3, r1
 8004896:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	78fb      	ldrb	r3, [r7, #3]
 80048a6:	68f9      	ldr	r1, [r7, #12]
 80048a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048ac:	4313      	orrs	r3, r2
 80048ae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80048b0:	2300      	movs	r3, #0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3714      	adds	r7, #20
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr

080048be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80048be:	b580      	push	{r7, lr}
 80048c0:	b084      	sub	sp, #16
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80048d8:	f043 0302 	orr.w	r3, r3, #2
 80048dc:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80048de:	2003      	movs	r0, #3
 80048e0:	f7fd f934 	bl	8001b4c <HAL_Delay>

  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3710      	adds	r7, #16
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
	...

080048f0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b085      	sub	sp, #20
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80048f8:	2300      	movs	r3, #0
 80048fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	3301      	adds	r3, #1
 8004900:	60fb      	str	r3, [r7, #12]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	4a13      	ldr	r2, [pc, #76]	; (8004954 <USB_CoreReset+0x64>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d901      	bls.n	800490e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e01b      	b.n	8004946 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	691b      	ldr	r3, [r3, #16]
 8004912:	2b00      	cmp	r3, #0
 8004914:	daf2      	bge.n	80048fc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004916:	2300      	movs	r3, #0
 8004918:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	f043 0201 	orr.w	r2, r3, #1
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	3301      	adds	r3, #1
 800492a:	60fb      	str	r3, [r7, #12]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	4a09      	ldr	r2, [pc, #36]	; (8004954 <USB_CoreReset+0x64>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d901      	bls.n	8004938 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e006      	b.n	8004946 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	691b      	ldr	r3, [r3, #16]
 800493c:	f003 0301 	and.w	r3, r3, #1
 8004940:	2b01      	cmp	r3, #1
 8004942:	d0f0      	beq.n	8004926 <USB_CoreReset+0x36>

  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3714      	adds	r7, #20
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	00030d40 	.word	0x00030d40

08004958 <__libc_init_array>:
 8004958:	b570      	push	{r4, r5, r6, lr}
 800495a:	4e0d      	ldr	r6, [pc, #52]	; (8004990 <__libc_init_array+0x38>)
 800495c:	4c0d      	ldr	r4, [pc, #52]	; (8004994 <__libc_init_array+0x3c>)
 800495e:	1ba4      	subs	r4, r4, r6
 8004960:	10a4      	asrs	r4, r4, #2
 8004962:	2500      	movs	r5, #0
 8004964:	42a5      	cmp	r5, r4
 8004966:	d109      	bne.n	800497c <__libc_init_array+0x24>
 8004968:	4e0b      	ldr	r6, [pc, #44]	; (8004998 <__libc_init_array+0x40>)
 800496a:	4c0c      	ldr	r4, [pc, #48]	; (800499c <__libc_init_array+0x44>)
 800496c:	f000 f820 	bl	80049b0 <_init>
 8004970:	1ba4      	subs	r4, r4, r6
 8004972:	10a4      	asrs	r4, r4, #2
 8004974:	2500      	movs	r5, #0
 8004976:	42a5      	cmp	r5, r4
 8004978:	d105      	bne.n	8004986 <__libc_init_array+0x2e>
 800497a:	bd70      	pop	{r4, r5, r6, pc}
 800497c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004980:	4798      	blx	r3
 8004982:	3501      	adds	r5, #1
 8004984:	e7ee      	b.n	8004964 <__libc_init_array+0xc>
 8004986:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800498a:	4798      	blx	r3
 800498c:	3501      	adds	r5, #1
 800498e:	e7f2      	b.n	8004976 <__libc_init_array+0x1e>
 8004990:	080055e8 	.word	0x080055e8
 8004994:	080055e8 	.word	0x080055e8
 8004998:	080055e8 	.word	0x080055e8
 800499c:	080055ec 	.word	0x080055ec

080049a0 <memset>:
 80049a0:	4402      	add	r2, r0
 80049a2:	4603      	mov	r3, r0
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d100      	bne.n	80049aa <memset+0xa>
 80049a8:	4770      	bx	lr
 80049aa:	f803 1b01 	strb.w	r1, [r3], #1
 80049ae:	e7f9      	b.n	80049a4 <memset+0x4>

080049b0 <_init>:
 80049b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049b2:	bf00      	nop
 80049b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049b6:	bc08      	pop	{r3}
 80049b8:	469e      	mov	lr, r3
 80049ba:	4770      	bx	lr

080049bc <_fini>:
 80049bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049be:	bf00      	nop
 80049c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049c2:	bc08      	pop	{r3}
 80049c4:	469e      	mov	lr, r3
 80049c6:	4770      	bx	lr
