Timing Analyzer report for BB_SYSTEM
Fri Nov 24 16:49:19 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'BB_SYSTEM_CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'BB_SYSTEM_CLOCK_50'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'BB_SYSTEM_CLOCK_50'
 23. Slow 1200mV 0C Model Hold: 'BB_SYSTEM_CLOCK_50'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'BB_SYSTEM_CLOCK_50'
 31. Fast 1200mV 0C Model Hold: 'BB_SYSTEM_CLOCK_50'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; BB_SYSTEM                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.6%      ;
;     Processors 3-4         ;   0.6%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; BB_SYSTEM.sdc ; OK     ; Fri Nov 24 16:49:17 2023 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                 ;
+--------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+
; Clock Name         ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                ;
+--------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+
; BB_SYSTEM_CLOCK_50 ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BB_SYSTEM_CLOCK_50 } ;
+--------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+------------+-----------------+--------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name         ; Note ;
+------------+-----------------+--------------------+------+
; 222.12 MHz ; 222.12 MHz      ; BB_SYSTEM_CLOCK_50 ;      ;
+------------+-----------------+--------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------+
; Slow 1200mV 85C Model Setup Summary         ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; BB_SYSTEM_CLOCK_50 ; 15.498 ; 0.000         ;
+--------------------+--------+---------------+


+--------------------------------------------+
; Slow 1200mV 85C Model Hold Summary         ;
+--------------------+-------+---------------+
; Clock              ; Slack ; End Point TNS ;
+--------------------+-------+---------------+
; BB_SYSTEM_CLOCK_50 ; 0.357 ; 0.000         ;
+--------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------+-------+----------------------+
; Clock              ; Slack ; End Point TNS        ;
+--------------------+-------+----------------------+
; BB_SYSTEM_CLOCK_50 ; 9.590 ; 0.000                ;
+--------------------+-------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                  ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 15.498 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.053     ; 4.444      ;
; 15.608 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.053     ; 4.334      ;
; 15.621 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.053     ; 4.321      ;
; 15.688 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 4.233      ;
; 15.691 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 4.230      ;
; 15.831 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 4.090      ;
; 15.834 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 4.087      ;
; 15.848 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 4.073      ;
; 15.850 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 4.071      ;
; 15.853 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 4.068      ;
; 15.920 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 4.001      ;
; 15.923 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.998      ;
; 15.934 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.987      ;
; 15.937 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.984      ;
; 15.968 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.953      ;
; 15.971 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.950      ;
; 15.991 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.930      ;
; 15.992 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.929      ;
; 15.995 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.926      ;
; 16.002 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.919      ;
; 16.005 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.916      ;
; 16.010 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.911      ;
; 16.063 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.858      ;
; 16.066 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.855      ;
; 16.076 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.845      ;
; 16.080 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.841      ;
; 16.091 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.830      ;
; 16.094 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.827      ;
; 16.097 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.824      ;
; 16.128 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.793      ;
; 16.131 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.790      ;
; 16.152 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.769      ;
; 16.157 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.764      ;
; 16.160 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.761      ;
; 16.162 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.759      ;
; 16.165 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.756      ;
; 16.168 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.753      ;
; 16.186 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.735      ;
; 16.189 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.732      ;
; 16.191 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.736      ;
; 16.191 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.736      ;
; 16.223 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.698      ;
; 16.241 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.680      ;
; 16.249 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.115     ; 3.631      ;
; 16.264 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.669      ;
; 16.265 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.656      ;
; 16.277 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.656      ;
; 16.288 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.633      ;
; 16.307 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.614      ;
; 16.310 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.611      ;
; 16.317 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.604      ;
; 16.320 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.601      ;
; 16.325 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.596      ;
; 16.334 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.593      ;
; 16.334 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.593      ;
; 16.353 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.574      ;
; 16.353 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.574      ;
; 16.372 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[1]                                       ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.574      ;
; 16.379 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]                                       ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.056     ; 3.560      ;
; 16.392 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.115     ; 3.488      ;
; 16.403 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.108     ; 3.484      ;
; 16.408 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.513      ;
; 16.411 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.115     ; 3.469      ;
; 16.417 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[5]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.517      ;
; 16.419 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.514      ;
; 16.419 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.514      ;
; 16.419 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.515      ;
; 16.421 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.512      ;
; 16.421 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.512      ;
; 16.423 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.504      ;
; 16.423 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.504      ;
; 16.426 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.507      ;
; 16.426 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.507      ;
; 16.427 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.494      ;
; 16.434 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.499      ;
; 16.437 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.490      ;
; 16.437 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.490      ;
; 16.438 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.483      ;
; 16.440 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.493      ;
; 16.440 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.493      ;
; 16.441 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.480      ;
; 16.442 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.491      ;
; 16.442 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.491      ;
; 16.444 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.477      ;
; 16.447 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.486      ;
; 16.447 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.486      ;
; 16.467 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.454      ;
; 16.471 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.456      ;
; 16.471 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.456      ;
; 16.476 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.115     ; 3.404      ;
; 16.481 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.115     ; 3.399      ;
; 16.495 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.432      ;
; 16.495 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.432      ;
; 16.497 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.424      ;
; 16.497 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.115     ; 3.383      ;
; 16.505 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.422      ;
; 16.505 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.068     ; 3.422      ;
; 16.511 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.410      ;
; 16.532 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.062     ; 3.401      ;
; 16.545 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.074     ; 3.376      ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.357 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_CHECK_0                 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_CHECK_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[5]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[5]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[6]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[6]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_CHECK_0                 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_CHECK_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[3]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[3]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[4]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[4]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[7]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[7]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[2]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[2]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[0]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.580      ;
; 0.377 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[1]                                                     ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.596      ;
; 0.380 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[3]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.599      ;
; 0.382 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[12] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[13] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[11] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[5]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE                                  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.603      ;
; 0.386 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|DFF2                                                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.605      ;
; 0.386 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|DFF2                                                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.063      ; 0.606      ;
; 0.387 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.606      ;
; 0.389 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[14]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[14]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.608      ;
; 0.389 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|DFF2                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.608      ;
; 0.393 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN                                     ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE                                  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.612      ;
; 0.395 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[15] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.062      ; 0.614      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.512 ns




+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+------------+-----------------+--------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name         ; Note ;
+------------+-----------------+--------------------+------+
; 247.34 MHz ; 247.34 MHz      ; BB_SYSTEM_CLOCK_50 ;      ;
+------------+-----------------+--------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------+
; Slow 1200mV 0C Model Setup Summary          ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; BB_SYSTEM_CLOCK_50 ; 15.957 ; 0.000         ;
+--------------------+--------+---------------+


+--------------------------------------------+
; Slow 1200mV 0C Model Hold Summary          ;
+--------------------+-------+---------------+
; Clock              ; Slack ; End Point TNS ;
+--------------------+-------+---------------+
; BB_SYSTEM_CLOCK_50 ; 0.311 ; 0.000         ;
+--------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------------+-------+---------------------+
; Clock              ; Slack ; End Point TNS       ;
+--------------------+-------+---------------------+
; BB_SYSTEM_CLOCK_50 ; 9.592 ; 0.000               ;
+--------------------+-------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                  ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 15.957 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.048     ; 3.990      ;
; 16.056 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.048     ; 3.891      ;
; 16.058 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.048     ; 3.889      ;
; 16.162 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.768      ;
; 16.175 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.755      ;
; 16.286 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.644      ;
; 16.299 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.631      ;
; 16.299 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.631      ;
; 16.311 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.619      ;
; 16.312 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.618      ;
; 16.354 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.576      ;
; 16.356 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.574      ;
; 16.366 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.564      ;
; 16.373 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.557      ;
; 16.377 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.553      ;
; 16.379 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.551      ;
; 16.419 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.511      ;
; 16.430 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.500      ;
; 16.432 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.498      ;
; 16.435 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.495      ;
; 16.443 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.487      ;
; 16.448 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.482      ;
; 16.458 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.472      ;
; 16.477 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.453      ;
; 16.488 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.442      ;
; 16.495 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.435      ;
; 16.496 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.434      ;
; 16.497 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.433      ;
; 16.501 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.429      ;
; 16.545 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.385      ;
; 16.558 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.372      ;
; 16.568 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.362      ;
; 16.569 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.361      ;
; 16.569 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.361      ;
; 16.570 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.360      ;
; 16.573 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.357      ;
; 16.579 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.351      ;
; 16.582 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.348      ;
; 16.583 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.347      ;
; 16.601 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.329      ;
; 16.609 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.325      ;
; 16.609 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.325      ;
; 16.613 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.317      ;
; 16.634 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.306      ;
; 16.645 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.295      ;
; 16.673 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.257      ;
; 16.675 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.255      ;
; 16.688 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.242      ;
; 16.688 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.242      ;
; 16.699 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.231      ;
; 16.712 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.218      ;
; 16.718 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.212      ;
; 16.719 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.211      ;
; 16.733 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.201      ;
; 16.733 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.201      ;
; 16.746 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.188      ;
; 16.746 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.188      ;
; 16.756 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[1]                                       ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.045     ; 3.194      ;
; 16.766 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.054     ; 3.175      ;
; 16.766 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[5]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.054     ; 3.175      ;
; 16.773 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]                                       ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.049     ; 3.173      ;
; 16.779 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.161      ;
; 16.799 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.141      ;
; 16.799 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.141      ;
; 16.799 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.131      ;
; 16.801 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.139      ;
; 16.803 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.137      ;
; 16.803 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.131      ;
; 16.803 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.131      ;
; 16.805 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.058     ; 3.132      ;
; 16.806 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.134      ;
; 16.806 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.134      ;
; 16.812 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.118      ;
; 16.812 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.118      ;
; 16.813 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.121      ;
; 16.813 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.121      ;
; 16.816 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.124      ;
; 16.816 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.124      ;
; 16.818 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.122      ;
; 16.819 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.111      ;
; 16.820 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.120      ;
; 16.823 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.107      ;
; 16.823 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.117      ;
; 16.823 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.117      ;
; 16.825 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.105      ;
; 16.832 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.098      ;
; 16.836 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.098      ;
; 16.836 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.098      ;
; 16.842 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.088      ;
; 16.844 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.086      ;
; 16.848 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.082      ;
; 16.861 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.069      ;
; 16.866 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.068      ;
; 16.866 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.068      ;
; 16.867 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.063      ;
; 16.868 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.055     ; 3.072      ;
; 16.877 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.057      ;
; 16.877 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.061     ; 3.057      ;
; 16.886 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.044      ;
; 16.892 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.065     ; 3.038      ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.311 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_CHECK_0                 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_CHECK_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[3]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[3]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[4]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[4]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[5]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[5]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[6]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[6]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[7]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[7]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[2]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[2]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_CHECK_0                 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_CHECK_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[0]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.335 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[1]                                                     ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.534      ;
; 0.343 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[3]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE                                  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[12] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[14]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[14]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[13] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[11] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[5]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.546      ;
; 0.349 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|DFF2                                                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.548      ;
; 0.351 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|DFF2                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.550      ;
; 0.352 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|DFF2                                                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.551      ;
; 0.357 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN                                     ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE                                  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[15] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.055      ; 0.557      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.789 ns




+---------------------------------------------+
; Fast 1200mV 0C Model Setup Summary          ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; BB_SYSTEM_CLOCK_50 ; 17.380 ; 0.000         ;
+--------------------+--------+---------------+


+--------------------------------------------+
; Fast 1200mV 0C Model Hold Summary          ;
+--------------------+-------+---------------+
; Clock              ; Slack ; End Point TNS ;
+--------------------+-------+---------------+
; BB_SYSTEM_CLOCK_50 ; 0.186 ; 0.000         ;
+--------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------------+-------+---------------------+
; Clock              ; Slack ; End Point TNS       ;
+--------------------+-------+---------------------+
; BB_SYSTEM_CLOCK_50 ; 9.270 ; 0.000               ;
+--------------------+-------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                  ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 17.380 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.574      ;
; 17.450 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.504      ;
; 17.457 ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                               ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.033     ; 2.497      ;
; 17.565 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.379      ;
; 17.581 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.363      ;
; 17.647 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.297      ;
; 17.661 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.283      ;
; 17.661 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.283      ;
; 17.663 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.281      ;
; 17.677 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.267      ;
; 17.696 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.248      ;
; 17.712 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.232      ;
; 17.731 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.213      ;
; 17.740 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.204      ;
; 17.743 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.201      ;
; 17.746 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.198      ;
; 17.747 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.197      ;
; 17.749 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.195      ;
; 17.756 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.188      ;
; 17.757 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.187      ;
; 17.762 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.182      ;
; 17.765 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.179      ;
; 17.773 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.171      ;
; 17.789 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.155      ;
; 17.792 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.152      ;
; 17.814 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.130      ;
; 17.816 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.128      ;
; 17.824 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.037     ; 2.126      ;
; 17.827 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.117      ;
; 17.830 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.114      ;
; 17.830 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.114      ;
; 17.832 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.112      ;
; 17.836 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.108      ;
; 17.839 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 2.108      ;
; 17.839 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 2.108      ;
; 17.842 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.102      ;
; 17.842 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.102      ;
; 17.845 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.099      ;
; 17.846 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.098      ;
; 17.858 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.086      ;
; 17.866 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.078      ;
; 17.869 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.075      ;
; 17.882 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.062      ;
; 17.882 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.062      ;
; 17.884 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[1]                                       ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.031     ; 2.072      ;
; 17.906 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.037     ; 2.044      ;
; 17.907 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                             ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.031     ; 2.049      ;
; 17.910 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[3]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.034      ;
; 17.912 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[6]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.032      ;
; 17.913 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]                                       ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[7] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.032     ; 2.042      ;
; 17.917 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.027      ;
; 17.920 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.037     ; 2.030      ;
; 17.921 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 2.026      ;
; 17.921 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 2.026      ;
; 17.926 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[15] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.018      ;
; 17.933 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.011      ;
; 17.935 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 2.012      ;
; 17.935 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 2.012      ;
; 17.938 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[8]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 2.006      ;
; 17.940 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 2.011      ;
; 17.952 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 1.999      ;
; 17.955 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.037     ; 1.995      ;
; 17.962 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[1]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 1.982      ;
; 17.964 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[9]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 1.980      ;
; 17.970 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 1.977      ;
; 17.970 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 1.977      ;
; 17.978 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 1.966      ;
; 17.981 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 1.963      ;
; 17.986 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[1]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 1.958      ;
; 17.990 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.037     ; 1.960      ;
; 17.999 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.037     ; 1.951      ;
; 18.002 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[3]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 1.942      ;
; 18.005 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 1.942      ;
; 18.005 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[0]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 1.942      ;
; 18.005 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.037     ; 1.945      ;
; 18.006 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 1.945      ;
; 18.006 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 1.945      ;
; 18.007 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 1.944      ;
; 18.008 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.037     ; 1.942      ;
; 18.009 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 1.942      ;
; 18.010 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 1.941      ;
; 18.010 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 1.941      ;
; 18.013 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[2]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 1.931      ;
; 18.013 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[5]  ; matrix_ctrl:matrix_ctrl_unit_0|cur_col_reg[0]                                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.043     ; 1.931      ;
; 18.014 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 1.933      ;
; 18.014 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[13] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 1.933      ;
; 18.018 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 1.933      ;
; 18.018 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 1.933      ;
; 18.019 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 1.932      ;
; 18.020 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 1.927      ;
; 18.020 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[2]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 1.927      ;
; 18.021 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 1.930      ;
; 18.022 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 1.929      ;
; 18.022 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 1.929      ;
; 18.023 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 1.924      ;
; 18.023 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[10] ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.UPDATE_FRAME_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 1.924      ;
; 18.032 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP                                       ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.037     ; 1.918      ;
; 18.034 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                       ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[1]                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.036     ; 1.917      ;
; 18.046 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[0]                                                       ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[10]                                                   ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.037     ; 1.904      ;
; 18.047 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|cnt_reg[7]  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.START                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 20.000       ; -0.040     ; 1.900      ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BB_SYSTEM_CLOCK_50'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_SCAN_MODE_WAIT2FINISH                        ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[4]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[2]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[3]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[5]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[6]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u0|RegSHIFTER_Register[7]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_CHECK_0                 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0|STATE_Register.STATE_CHECK_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[4]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[3]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[2]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u2|q_reg[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[3]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[3]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[4]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[4]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[5]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[5]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[6]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[6]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[7]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[7]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[2]                                     ; SC_RegSHIFTER:SC_RegSHIFTER_u1|RegSHIFTER_Register[2]                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_CHECK_0                 ; SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u1|STATE_Register.STATE_CHECK_0                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[7]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[7]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[9]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[9]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[8]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[8]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[6]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[6]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[5]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[5]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[1]                                                     ; SC_DEBOUNCE1:SC_DEBOUNCE1_u3|q_reg[1]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[0]                                                     ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[0]                                                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[3]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[11] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[1]                                                     ; matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0                                           ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[11] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[12] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[12] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[13] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[4]  ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[5]  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.INTENSITY_WAIT2FINISH                            ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE                                  ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|DFF2                                                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|DFF2                                                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u0|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|DFF2                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u1|SC_DEBOUNCE1_button_Out                                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[14]                                                    ; CC_SEVENSEG1:CC_SEVENSEG1_u0|count[14]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|DFF1                                                         ; SC_DEBOUNCE1:SC_DEBOUNCE1_u4|q_reg[10]                                                    ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE                                  ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.SET_DECODE_MODE_WAIT2FINISH                      ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN                                     ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DIS_SHUTDOWN_WAIT2FINISH                         ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF                                 ; matrix_ctrl:matrix_ctrl_unit_0|state_reg.DISPLAY_TEST_OFF_WAIT2FINISH                     ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[14] ; matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0|r_reg[15] ; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 0.000        ; 0.036      ; 0.327      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.584 ns




+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+---------------------+--------+-------+----------+---------+---------------------+
; Clock               ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack    ; 15.498 ; 0.186 ; N/A      ; N/A     ; 9.270               ;
;  BB_SYSTEM_CLOCK_50 ; 15.498 ; 0.186 ; N/A      ; N/A     ; 9.270               ;
; Design-wide TNS     ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  BB_SYSTEM_CLOCK_50 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; BB_SYSTEM_display_OutBUS[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_display_OutBUS[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_max7219DIN_Out     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_max7219NCS_Out     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BB_SYSTEM_max7219CLK_Out     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------+
; Input Transition Times                                                          ;
+------------------------------+--------------+-----------------+-----------------+
; Pin                          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------------------------+--------------+-----------------+-----------------+
; BB_SYSTEM_CLOCK_50           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BB_SYSTEM_RESET_InHigh       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BB_SYSTEM_startButton_InLow  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BB_SYSTEM_leftButton_InLow   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BB_SYSTEM_rightButton_InLow  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BB_SYSTEM_leftButton_InLow1  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BB_SYSTEM_rightButton_InLow1 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+------------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BB_SYSTEM_display_OutBUS[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; BB_SYSTEM_display_OutBUS[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_max7219DIN_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_max7219NCS_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_max7219CLK_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BB_SYSTEM_display_OutBUS[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; BB_SYSTEM_display_OutBUS[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_display_OutBUS[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_max7219DIN_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_max7219NCS_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BB_SYSTEM_max7219CLK_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BB_SYSTEM_display_OutBUS[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; BB_SYSTEM_display_OutBUS[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_display_OutBUS[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_max7219DIN_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_max7219NCS_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BB_SYSTEM_max7219CLK_Out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------+
; Setup Transfers                                                                     ;
+--------------------+--------------------+----------+----------+----------+----------+
; From Clock         ; To Clock           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------+--------------------+----------+----------+----------+----------+
; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 2085     ; 0        ; 0        ; 0        ;
+--------------------+--------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------+
; Hold Transfers                                                                      ;
+--------------------+--------------------+----------+----------+----------+----------+
; From Clock         ; To Clock           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------+--------------------+----------+----------+----------+----------+
; BB_SYSTEM_CLOCK_50 ; BB_SYSTEM_CLOCK_50 ; 2085     ; 0        ; 0        ; 0        ;
+--------------------+--------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 166   ; 166  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                           ;
+----------------------------------------------------+--------------------+------+---------------+
; Target                                             ; Clock              ; Type ; Status        ;
+----------------------------------------------------+--------------------+------+---------------+
; BB_SYSTEM_CLOCK_50                                 ; BB_SYSTEM_CLOCK_50 ; Base ; Constrained   ;
; matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP ;                    ; Base ; Unconstrained ;
+----------------------------------------------------+--------------------+------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                           ;
+------------------------------+--------------------------------------------------------------------------------------+
; Input Port                   ; Comment                                                                              ;
+------------------------------+--------------------------------------------------------------------------------------+
; BB_SYSTEM_RESET_InHigh       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_leftButton_InLow   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_leftButton_InLow1  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_rightButton_InLow  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_rightButton_InLow1 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_startButton_InLow  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; BB_SYSTEM_display_OutBUS[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_max7219CLK_Out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_max7219DIN_Out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_max7219NCS_Out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                           ;
+------------------------------+--------------------------------------------------------------------------------------+
; Input Port                   ; Comment                                                                              ;
+------------------------------+--------------------------------------------------------------------------------------+
; BB_SYSTEM_RESET_InHigh       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_leftButton_InLow   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_leftButton_InLow1  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_rightButton_InLow  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_rightButton_InLow1 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_startButton_InLow  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; BB_SYSTEM_display_OutBUS[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_display_OutBUS[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_max7219CLK_Out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_max7219DIN_Out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BB_SYSTEM_max7219NCS_Out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Nov 24 16:49:16 2023
Info: Command: quartus_sta BB_SYSTEM -c BB_SYSTEM
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'BB_SYSTEM.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch matrix_ctrl:matrix_ctrl_unit_0|ctrl_sr[0] is being clocked by matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 15.498
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.498               0.000 BB_SYSTEM_CLOCK_50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 BB_SYSTEM_CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.590               0.000 BB_SYSTEM_CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.512 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch matrix_ctrl:matrix_ctrl_unit_0|ctrl_sr[0] is being clocked by matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.957
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.957               0.000 BB_SYSTEM_CLOCK_50 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 BB_SYSTEM_CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.592               0.000 BB_SYSTEM_CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.789 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch matrix_ctrl:matrix_ctrl_unit_0|ctrl_sr[0] is being clocked by matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.380               0.000 BB_SYSTEM_CLOCK_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 BB_SYSTEM_CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.270               0.000 BB_SYSTEM_CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.584 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4791 megabytes
    Info: Processing ended: Fri Nov 24 16:49:19 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


