Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/Lab3_part2/tb_lab3dpath_isim_beh.exe -prj C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/Lab3_part2/tb_lab3dpath_beh.prj work.tb_lab3dpath work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/Lab3_part2/ipcore_dir/mult12x12.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/Lab3_part2/lab3dpath.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/Lab3_part2/tb_lab3dpath.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" Line 5: Illegal redeclaration of module <glbl>.
Starting static elaboration
Completed static elaboration
Compiling module MULT18X18SIO(AREG=0,BREG=0,PREG=...
Compiling module VCC
Compiling module GND
Compiling module mult12x12
Compiling module lab3dpath
Compiling module tb_lab3dpath
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/Lab3_part2/tb_lab3dpath_isim_beh.exe
Fuse Memory Usage: 26384 KB
Fuse CPU Usage: 343 ms
