# Universal-Verification-Methdology-
(UVM) SystemVerilog Hardware semiconductor


What is UVM ?
- The Universal Verification Methodology (UVM) is a standardized methodology for verifying integrated circuit designs.

What is this repository about?
- This repository consists of my UVM learning material and hardware testbench codes written in SystemVerilog

References:
- Verification Academy (https://verificationacademy.com/)
- Doulus (https://www.doulos.com/)

