<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/Matze/Amiga/Hardwarehacks/68030-RAM-IDE/Logic/SDRAM-IDE-68030/SDRAM_IDE_TB_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="conversions" />
            <top_module name="ff_package" />
            <top_module name="gen_utils" />
            <top_module name="sdram_ide_tb" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="textio" />
            <top_module name="vital_primitives" />
            <top_module name="vital_timing" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="47" />
   <wave_markers>
      <marker time="2691000000" label="" />
      <marker time="2698900000" label="" />
   </wave_markers>
   <wvobject fp_name="/sdram_ide_tb/a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">a[31:0]</obj_property>
      <obj_property name="ObjectShortName">a[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/siz" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">siz[1:0]</obj_property>
      <obj_property name="ObjectShortName">siz[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/rw" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rw</obj_property>
      <obj_property name="ObjectShortName">rw</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/cbreq" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cbreq</obj_property>
      <obj_property name="ObjectShortName">cbreq</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/ide_wait" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ide_wait</obj_property>
      <obj_property name="ObjectShortName">ide_wait</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/pll_c_half" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">pll_c_half</obj_property>
      <obj_property name="ObjectShortName">pll_c_half</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/pll_c" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">pll_c</obj_property>
      <obj_property name="ObjectShortName">pll_c</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/ecs" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ecs</obj_property>
      <obj_property name="ObjectShortName">ecs</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/sterm" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sterm</obj_property>
      <obj_property name="ObjectShortName">sterm</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/nas" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nas</obj_property>
      <obj_property name="ObjectShortName">nas</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/nds" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nds</obj_property>
      <obj_property name="ObjectShortName">nds</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/d" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">d[31:0]</obj_property>
      <obj_property name="ObjectShortName">d[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/dram" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dram[31:0]</obj_property>
      <obj_property name="ObjectShortName">dram[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/ndsack" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ndsack[1:0]</obj_property>
      <obj_property name="ObjectShortName">ndsack[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/aram" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">aram[12:0]</obj_property>
      <obj_property name="ObjectShortName">aram[12:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/le_30_ram" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">le_30_ram</obj_property>
      <obj_property name="ObjectShortName">le_30_ram</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/oe_30_ram" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">oe_30_ram</obj_property>
      <obj_property name="ObjectShortName">oe_30_ram</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/le_ram_30" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">le_ram_30</obj_property>
      <obj_property name="ObjectShortName">le_ram_30</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/oe_ram_30" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">oe_ram_30</obj_property>
      <obj_property name="ObjectShortName">oe_ram_30</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/uut/cq" type="other" db_ref_id="1">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">cq</obj_property>
      <obj_property name="ObjectShortName">cq</obj_property>
      <obj_property name="label">cq</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/udq0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">udq0</obj_property>
      <obj_property name="ObjectShortName">udq0</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/ldq0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ldq0</obj_property>
      <obj_property name="ObjectShortName">ldq0</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/udq1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">udq1</obj_property>
      <obj_property name="ObjectShortName">udq1</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/ldq1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ldq1</obj_property>
      <obj_property name="ObjectShortName">ldq1</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/ras" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ras</obj_property>
      <obj_property name="ObjectShortName">ras</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/cas" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cas</obj_property>
      <obj_property name="ObjectShortName">cas</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/mem_we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_we</obj_property>
      <obj_property name="ObjectShortName">mem_we</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/clk_ram" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk_ram</obj_property>
      <obj_property name="ObjectShortName">clk_ram</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/clk_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk_en</obj_property>
      <obj_property name="ObjectShortName">clk_en</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/ba" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ba[1:0]</obj_property>
      <obj_property name="ObjectShortName">ba[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/nram_sel" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nram_sel</obj_property>
      <obj_property name="ObjectShortName">nram_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/cback" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cback</obj_property>
      <obj_property name="ObjectShortName">cback</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/ciin" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ciin</obj_property>
      <obj_property name="ObjectShortName">ciin</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/ide_cs" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ide_cs[1:0]</obj_property>
      <obj_property name="ObjectShortName">ide_cs[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/ide_a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ide_a[2:0]</obj_property>
      <obj_property name="ObjectShortName">ide_a[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/ide_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ide_r</obj_property>
      <obj_property name="ObjectShortName">ide_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/ide_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ide_w</obj_property>
      <obj_property name="ObjectShortName">ide_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/ide_reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ide_reset</obj_property>
      <obj_property name="ObjectShortName">ide_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/ide_buffer_dir" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ide_buffer_dir</obj_property>
      <obj_property name="ObjectShortName">ide_buffer_dir</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/s" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">s[1:0]</obj_property>
      <obj_property name="ObjectShortName">s[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/rom_b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rom_b[1:0]</obj_property>
      <obj_property name="ObjectShortName">rom_b[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/rom_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rom_en</obj_property>
      <obj_property name="ObjectShortName">rom_en</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/rom_oe" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rom_oe</obj_property>
      <obj_property name="ObjectShortName">rom_oe</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/rom_we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rom_we</obj_property>
      <obj_property name="ObjectShortName">rom_we</obj_property>
   </wvobject>
   <wvobject fp_name="/sdram_ide_tb/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
</wave_config>
