; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt %s -S -mtriple=x86_64-unknown-unknown -float128-expand -intel-libirc-allowed | FileCheck %s

%eh.ThrowInfo = type { i32, i32, i32, i32 }
declare dso_local void @_CxxThrowException(i8*,  %eh.ThrowInfo*) local_unnamed_addr #1

define dso_local fp128 @foo(fp128 %x) local_unnamed_addr #2 personality i8* bitcast (i32 (...)* @__CxxFrameHandler3 to i8*) {
; CHECK-LABEL: @foo(
; CHECK-NEXT:  bb1:
; CHECK-NEXT:    [[TMP0:%.*]] = alloca fp128, align 16
; CHECK-NEXT:    [[TMP1:%.*]] = alloca fp128, align 16
; CHECK-NEXT:    [[TMP2:%.*]] = alloca fp128, align 16
; CHECK-NEXT:    [[TMP3:%.*]] = alloca fp128, align 16
; CHECK-NEXT:    [[TMP4:%.*]] = alloca fp128, align 16
; CHECK-NEXT:    [[TMP5:%.*]] = alloca i32, align 4
; CHECK-NEXT:    [[TMP6:%.*]] = alloca i32, align 4
; CHECK-NEXT:    [[TMP7:%.*]] = alloca fp128, align 16
; CHECK-NEXT:    store fp128 [[X:%.*]], fp128* [[TMP4]], align 16
; CHECK-NEXT:    [[TMP8:%.*]] = bitcast i32* [[TMP5]] to i8*
; CHECK-NEXT:    call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull [[TMP8]])
; CHECK-NEXT:    store i32 1, i32* [[TMP5]], align 4
; CHECK-NEXT:    invoke void @_CxxThrowException(i8* nonnull [[TMP8]], %eh.ThrowInfo* null)
; CHECK-NEXT:    to label [[BB2:%.*]] unwind label [[BB3:%.*]]
; CHECK:       bb2:
; CHECK-NEXT:    unreachable
; CHECK:       bb3:
; CHECK-NEXT:    [[TMP9:%.*]] = catchswitch within none [label [[BB4:%.*]], label %bb6] unwind to caller
; CHECK:       bb4:
; CHECK-NEXT:    [[TMP10:%.*]] = catchpad within [[TMP9]] [i32 0, fp128* %7]
; CHECK-NEXT:    call void @__addq(fp128* [[TMP0]], fp128* [[TMP4]], fp128* [[TMP4]])
; CHECK-NEXT:    [[TMP11:%.*]] = load fp128, fp128* [[TMP0]], align 16
; CHECK-NEXT:    catchret from [[TMP10]] to label [[BB5:%.*]]
; CHECK:       bb6:
; CHECK-NEXT:    [[TMP12:%.*]] = catchpad within [[TMP9]] [i32 0, i32* %6]
; CHECK-NEXT:    call void @__subq(fp128* [[TMP3]], fp128* [[TMP4]], fp128* [[TMP4]])
; CHECK-NEXT:    [[TMP13:%.*]] = load fp128, fp128* [[TMP3]], align 16
; CHECK-NEXT:    catchret from [[TMP12]] to label [[BB5]]
; CHECK:       bb5:
; CHECK-NEXT:    [[TMP14:%.*]] = phi fp128 [ [[TMP13]], [[BB6:%.*]] ], [ [[TMP11]], [[BB4]] ]
; CHECK-NEXT:    store fp128 [[TMP14]], fp128* [[TMP1]], align 16
; CHECK-NEXT:    call void @__addq(fp128* [[TMP2]], fp128* [[TMP1]], fp128* [[TMP4]])
; CHECK-NEXT:    [[TMP15:%.*]] = load fp128, fp128* [[TMP2]], align 16
; CHECK-NEXT:    ret fp128 [[TMP15]]
;
bb1:
  %0 = alloca i32, align 4
  %1 = alloca i32, align 4
  %2 = alloca fp128, align 16
  %3 = bitcast i32* %0 to i8*
  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %3)
  store i32 1, i32* %0, align 4
  invoke void @_CxxThrowException(i8* nonnull %3,  %eh.ThrowInfo* null) #4
  to label %bb2 unwind label %bb3

bb2:                                                ; preds = %2
  unreachable

bb3:                                                ; preds = %2
  %4 = catchswitch within none [label %bb4, label %bb6] unwind to caller

bb4:                                               ; preds = %8
  %5 = catchpad within %4 [i32 0, fp128* %2]
  %6 = fadd fp128 %x, %x
  catchret from %5 to label %bb5

bb6:                                               ; preds = %8
  %7 = catchpad within %4 [i32 0, i32* %1]
  %8 = fsub fp128 %x, %x
  catchret from %7 to label %bb5

bb5:                                               ; preds = %15, %10
  %9 = phi fp128 [ %8, %bb6 ], [ %6, %bb4 ]
  %10 = fadd fp128 %9, %x
  ret fp128 %10
}

declare dso_local i32 @__CxxFrameHandler3(...) #1

declare void @llvm.lifetime.start.p0i8(i64 immarg, i8* nocapture) #3
