# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Feb 10 2021 21:54:40

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
	5::Path Details for Clock Relationship Summary
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: a[0]
			6.1.2::Path details for port: a[1]
			6.1.3::Path details for port: a[2]
			6.1.4::Path details for port: a[3]
			6.1.5::Path details for port: b[0]
			6.1.6::Path details for port: b[1]
			6.1.7::Path details for port: b[2]
			6.1.8::Path details for port: b[3]
			6.1.9::Path details for port: func[0]
			6.1.10::Path details for port: func[1]
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: result[0]
			6.2.2::Path details for port: result[1]
			6.2.3::Path details for port: result[2]
			6.2.4::Path details for port: result[3]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: a[0]
			6.4.2::Path details for port: a[1]
			6.4.3::Path details for port: a[2]
			6.4.4::Path details for port: a[3]
			6.4.5::Path details for port: b[0]
			6.4.6::Path details for port: b[1]
			6.4.7::Path details for port: b[2]
			6.4.8::Path details for port: b[3]
			6.4.9::Path details for port: func[0]
			6.4.10::Path details for port: func[1]
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: result[0]
			6.5.2::Path details for port: result[1]
			6.5.3::Path details for port: result[2]
			6.5.4::Path details for port: result[3]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|clk  | N/A  | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
a[0]       clk         3662         top|clk:R              
a[1]       clk         3466         top|clk:R              
a[2]       clk         3340         top|clk:R              
a[3]       clk         2912         top|clk:R              
b[0]       clk         4287         top|clk:R              
b[1]       clk         5051         top|clk:R              
b[2]       clk         3613         top|clk:R              
b[3]       clk         3684         top|clk:R              
func[0]    clk         4630         top|clk:R              
func[1]    clk         2596         top|clk:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
result[0]  clk         4955          top|clk:R              
result[1]  clk         4955          top|clk:R              
result[2]  clk         4955          top|clk:R              
result[3]  clk         4955          top|clk:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
a[0]       clk         -2883       top|clk:R              
a[1]       clk         -2596       top|clk:R              
a[2]       clk         -2448       top|clk:R              
a[3]       clk         -2378       top|clk:R              
b[0]       clk         -2946       top|clk:R              
b[1]       clk         -2708       top|clk:R              
b[2]       clk         -1803       top|clk:R              
b[3]       clk         -3087       top|clk:R              
func[0]    clk         -2540       top|clk:R              
func[1]    clk         -1719       top|clk:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
result[0]  clk         4865                  top|clk:R              
result[1]  clk         4865                  top|clk:R              
result[2]  clk         4865                  top|clk:R              
result[3]  clk         4865                  top|clk:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary

===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 


===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: a[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 3662


Data Path Delay                6046
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 3662

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[0]                                  top                        0      0                  RISE  1       
a_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
a_ibuf_0_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
a_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__122/I                              Odrv4                      0      1207               RISE  1       
I__122/O                              Odrv4                      351    1558               RISE  1       
I__123/I                              Span4Mux_v                 0      1558               RISE  1       
I__123/O                              Span4Mux_v                 351    1909               RISE  1       
I__124/I                              LocalMux                   0      1909               RISE  1       
I__124/O                              LocalMux                   330    2238               RISE  1       
I__126/I                              InMux                      0      2238               RISE  1       
I__126/O                              InMux                      259    2498               RISE  1       
result_RNO_0_0_LC_2_6_5/in1           LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
result_RNO_0_0_LC_2_6_5/lcout         LogicCell40_SEQ_MODE_0000  400    2897               RISE  1       
I__113/I                              LocalMux                   0      2897               RISE  1       
I__113/O                              LocalMux                   330    3227               RISE  1       
I__114/I                              InMux                      0      3227               RISE  1       
I__114/O                              InMux                      259    3487               RISE  1       
result_RNO_0_LC_2_7_2/in0             LogicCell40_SEQ_MODE_0000  0      3487               RISE  1       
result_RNO_0_LC_2_7_2/lcout           LogicCell40_SEQ_MODE_0000  449    3935               RISE  1       
I__104/I                              Odrv4                      0      3935               RISE  1       
I__104/O                              Odrv4                      351    4286               RISE  1       
I__105/I                              Span4Mux_v                 0      4286               RISE  1       
I__105/O                              Span4Mux_v                 351    4637               RISE  1       
I__106/I                              Span4Mux_h                 0      4637               RISE  1       
I__106/O                              Span4Mux_h                 302    4938               RISE  1       
I__107/I                              Span4Mux_s3_h              0      4938               RISE  1       
I__107/O                              Span4Mux_s3_h              231    5170               RISE  1       
I__108/I                              IoSpan4Mux                 0      5170               RISE  1       
I__108/O                              IoSpan4Mux                 288    5457               RISE  1       
I__109/I                              LocalMux                   0      5457               RISE  1       
I__109/O                              LocalMux                   330    5787               RISE  1       
I__110/I                              IoInMux                    0      5787               RISE  1       
I__110/O                              IoInMux                    259    6046               RISE  1       
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101     0      6046               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.2::Path details for port: a[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 3466


Data Path Delay                5850
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 3466

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[1]                                  top                        0      0                  RISE  1       
a_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
a_ibuf_1_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
a_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__158/I                              Odrv4                      0      1207               RISE  1       
I__158/O                              Odrv4                      351    1558               RISE  1       
I__159/I                              Span4Mux_v                 0      1558               RISE  1       
I__159/O                              Span4Mux_v                 351    1909               RISE  1       
I__161/I                              LocalMux                   0      1909               RISE  1       
I__161/O                              LocalMux                   330    2238               RISE  1       
I__164/I                              InMux                      0      2238               RISE  1       
I__164/O                              InMux                      259    2498               RISE  1       
I__165/I                              CascadeMux                 0      2498               RISE  1       
I__165/O                              CascadeMux                 0      2498               RISE  1       
result_RNO_1_1_LC_2_6_2/in2           LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
result_RNO_1_1_LC_2_6_2/carryout      LogicCell40_SEQ_MODE_0000  231    2729               RISE  2       
I__52/I                               InMux                      0      2729               RISE  1       
I__52/O                               InMux                      259    2989               RISE  1       
result_RNO_1_2_LC_2_6_3/in3           LogicCell40_SEQ_MODE_0000  0      2989               RISE  1       
result_RNO_1_2_LC_2_6_3/lcout         LogicCell40_SEQ_MODE_0000  316    3304               RISE  1       
I__102/I                              LocalMux                   0      3304               RISE  1       
I__102/O                              LocalMux                   330    3634               RISE  1       
I__103/I                              InMux                      0      3634               RISE  1       
I__103/O                              InMux                      259    3893               RISE  1       
result_RNO_2_LC_2_7_4/in0             LogicCell40_SEQ_MODE_0000  0      3893               RISE  1       
result_RNO_2_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_0000  449    4342               RISE  1       
I__96/I                               Odrv12                     0      4342               RISE  1       
I__96/O                               Odrv12                     491    4833               RISE  1       
I__97/I                               Span12Mux_s10_h            0      4833               RISE  1       
I__97/O                               Span12Mux_s10_h            428    5261               RISE  1       
I__98/I                               LocalMux                   0      5261               RISE  1       
I__98/O                               LocalMux                   330    5591               RISE  1       
I__99/I                               IoInMux                    0      5591               RISE  1       
I__99/O                               IoInMux                    259    5850               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      5850               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.3::Path details for port: a[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 3340


Data Path Delay                5724
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 3340

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[2]                                  top                        0      0                  RISE  1       
a_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
a_ibuf_2_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
a_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__53/I                               Odrv4                      0      1207               RISE  1       
I__53/O                               Odrv4                      351    1558               RISE  1       
I__55/I                               Span4Mux_v                 0      1558               RISE  1       
I__55/O                               Span4Mux_v                 351    1909               RISE  1       
I__57/I                               Span4Mux_h                 0      1909               RISE  1       
I__57/O                               Span4Mux_h                 302    2210               RISE  1       
I__60/I                               LocalMux                   0      2210               RISE  1       
I__60/O                               LocalMux                   330    2540               RISE  1       
I__61/I                               InMux                      0      2540               RISE  1       
I__61/O                               InMux                      259    2799               RISE  1       
I__62/I                               CascadeMux                 0      2799               RISE  1       
I__62/O                               CascadeMux                 0      2799               RISE  1       
result_RNO_1_2_LC_2_6_3/in2           LogicCell40_SEQ_MODE_0000  0      2799               RISE  1       
result_RNO_1_2_LC_2_6_3/lcout         LogicCell40_SEQ_MODE_0000  379    3178               RISE  1       
I__102/I                              LocalMux                   0      3178               RISE  1       
I__102/O                              LocalMux                   330    3508               RISE  1       
I__103/I                              InMux                      0      3508               RISE  1       
I__103/O                              InMux                      259    3767               RISE  1       
result_RNO_2_LC_2_7_4/in0             LogicCell40_SEQ_MODE_0000  0      3767               RISE  1       
result_RNO_2_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_0000  449    4216               RISE  1       
I__96/I                               Odrv12                     0      4216               RISE  1       
I__96/O                               Odrv12                     491    4707               RISE  1       
I__97/I                               Span12Mux_s10_h            0      4707               RISE  1       
I__97/O                               Span12Mux_s10_h            428    5135               RISE  1       
I__98/I                               LocalMux                   0      5135               RISE  1       
I__98/O                               LocalMux                   330    5464               RISE  1       
I__99/I                               IoInMux                    0      5464               RISE  1       
I__99/O                               IoInMux                    259    5724               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      5724               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.4::Path details for port: a[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 2912


Data Path Delay                5296
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 2912

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[3]                                  top                        0      0                  RISE  1       
a_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
a_ibuf_3_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
a_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__68/I                               LocalMux                   0      1207               RISE  1       
I__68/O                               LocalMux                   330    1537               RISE  1       
I__69/I                               InMux                      0      1537               RISE  1       
I__69/O                               InMux                      259    1796               RISE  1       
result_RNO_0_3_LC_1_6_0/in0           LogicCell40_SEQ_MODE_0000  0      1796               RISE  1       
result_RNO_0_3_LC_1_6_0/lcout         LogicCell40_SEQ_MODE_0000  449    2245               RISE  1       
I__47/I                               LocalMux                   0      2245               RISE  1       
I__47/O                               LocalMux                   330    2575               RISE  1       
I__48/I                               InMux                      0      2575               RISE  1       
I__48/O                               InMux                      259    2834               RISE  1       
I__49/I                               CascadeMux                 0      2834               RISE  1       
I__49/O                               CascadeMux                 0      2834               RISE  1       
result_RNO_3_LC_2_6_4/in2             LogicCell40_SEQ_MODE_0000  0      2834               RISE  1       
result_RNO_3_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_0000  379    3213               RISE  1       
I__39/I                               Odrv4                      0      3213               RISE  1       
I__39/O                               Odrv4                      351    3564               RISE  1       
I__40/I                               Span4Mux_v                 0      3564               RISE  1       
I__40/O                               Span4Mux_v                 351    3914               RISE  1       
I__41/I                               Span4Mux_h                 0      3914               RISE  1       
I__41/O                               Span4Mux_h                 302    4216               RISE  1       
I__42/I                               Span4Mux_s2_h              0      4216               RISE  1       
I__42/O                               Span4Mux_s2_h              203    4419               RISE  1       
I__43/I                               IoSpan4Mux                 0      4419               RISE  1       
I__43/O                               IoSpan4Mux                 288    4707               RISE  1       
I__44/I                               LocalMux                   0      4707               RISE  1       
I__44/O                               LocalMux                   330    5037               RISE  1       
I__45/I                               IoInMux                    0      5037               RISE  1       
I__45/O                               IoInMux                    259    5296               RISE  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      5296               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.5::Path details for port: b[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 4287


Data Path Delay                6671
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 4287

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[0]                                  top                        0      0                  RISE  1       
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
b_ibuf_0_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__118/I                              Odrv12                     0      1207               RISE  1       
I__118/O                              Odrv12                     491    1698               RISE  1       
I__119/I                              LocalMux                   0      1698               RISE  1       
I__119/O                              LocalMux                   330    2028               RISE  1       
I__120/I                              InMux                      0      2028               RISE  1       
I__120/O                              InMux                      259    2287               RISE  1       
b_ibuf_RNIMA6R_0_LC_2_6_7/in3         LogicCell40_SEQ_MODE_0000  0      2287               RISE  1       
b_ibuf_RNIMA6R_0_LC_2_6_7/lcout       LogicCell40_SEQ_MODE_0000  316    2603               RISE  1       
I__115/I                              LocalMux                   0      2603               RISE  1       
I__115/O                              LocalMux                   330    2932               RISE  1       
I__116/I                              InMux                      0      2932               RISE  1       
I__116/O                              InMux                      259    3192               RISE  1       
I__117/I                              CascadeMux                 0      3192               RISE  1       
I__117/O                              CascadeMux                 0      3192               RISE  1       
result_RNO_1_0_LC_2_6_1/in2           LogicCell40_SEQ_MODE_0000  0      3192               RISE  1       
result_RNO_1_0_LC_2_6_1/carryout      LogicCell40_SEQ_MODE_0000  231    3423               RISE  2       
result_RNO_1_1_LC_2_6_2/carryin       LogicCell40_SEQ_MODE_0000  0      3423               RISE  1       
result_RNO_1_1_LC_2_6_2/carryout      LogicCell40_SEQ_MODE_0000  126    3550               RISE  2       
I__52/I                               InMux                      0      3550               RISE  1       
I__52/O                               InMux                      259    3809               RISE  1       
result_RNO_1_2_LC_2_6_3/in3           LogicCell40_SEQ_MODE_0000  0      3809               RISE  1       
result_RNO_1_2_LC_2_6_3/lcout         LogicCell40_SEQ_MODE_0000  316    4125               RISE  1       
I__102/I                              LocalMux                   0      4125               RISE  1       
I__102/O                              LocalMux                   330    4454               RISE  1       
I__103/I                              InMux                      0      4454               RISE  1       
I__103/O                              InMux                      259    4714               RISE  1       
result_RNO_2_LC_2_7_4/in0             LogicCell40_SEQ_MODE_0000  0      4714               RISE  1       
result_RNO_2_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_0000  449    5163               RISE  1       
I__96/I                               Odrv12                     0      5163               RISE  1       
I__96/O                               Odrv12                     491    5654               RISE  1       
I__97/I                               Span12Mux_s10_h            0      5654               RISE  1       
I__97/O                               Span12Mux_s10_h            428    6082               RISE  1       
I__98/I                               LocalMux                   0      6082               RISE  1       
I__98/O                               LocalMux                   330    6411               RISE  1       
I__99/I                               IoInMux                    0      6411               RISE  1       
I__99/O                               IoInMux                    259    6671               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      6671               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.6::Path details for port: b[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 5051


Data Path Delay                7435
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 5051

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[1]                                  top                        0      0                  RISE  1       
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
b_ibuf_1_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__151/I                              Odrv12                     0      1207               RISE  1       
I__151/O                              Odrv12                     491    1698               RISE  1       
I__153/I                              Sp12to4                    0      1698               RISE  1       
I__153/O                              Sp12to4                    428    2126               RISE  1       
I__155/I                              Span4Mux_v                 0      2126               RISE  1       
I__155/O                              Span4Mux_v                 351    2477               RISE  1       
I__156/I                              LocalMux                   0      2477               RISE  1       
I__156/O                              LocalMux                   330    2806               RISE  1       
I__157/I                              InMux                      0      2806               RISE  1       
I__157/O                              InMux                      259    3066               RISE  1       
b_ibuf_RNIOC6R_1_LC_2_6_6/in1         LogicCell40_SEQ_MODE_0000  0      3066               RISE  1       
b_ibuf_RNIOC6R_1_LC_2_6_6/lcout       LogicCell40_SEQ_MODE_0000  400    3466               RISE  1       
I__149/I                              LocalMux                   0      3466               RISE  1       
I__149/O                              LocalMux                   330    3795               RISE  1       
I__150/I                              InMux                      0      3795               RISE  1       
I__150/O                              InMux                      259    4055               RISE  1       
result_RNO_1_1_LC_2_6_2/in1           LogicCell40_SEQ_MODE_0000  0      4055               RISE  1       
result_RNO_1_1_LC_2_6_2/carryout      LogicCell40_SEQ_MODE_0000  259    4314               RISE  2       
I__52/I                               InMux                      0      4314               RISE  1       
I__52/O                               InMux                      259    4574               RISE  1       
result_RNO_1_2_LC_2_6_3/in3           LogicCell40_SEQ_MODE_0000  0      4574               RISE  1       
result_RNO_1_2_LC_2_6_3/lcout         LogicCell40_SEQ_MODE_0000  316    4889               RISE  1       
I__102/I                              LocalMux                   0      4889               RISE  1       
I__102/O                              LocalMux                   330    5219               RISE  1       
I__103/I                              InMux                      0      5219               RISE  1       
I__103/O                              InMux                      259    5478               RISE  1       
result_RNO_2_LC_2_7_4/in0             LogicCell40_SEQ_MODE_0000  0      5478               RISE  1       
result_RNO_2_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_0000  449    5927               RISE  1       
I__96/I                               Odrv12                     0      5927               RISE  1       
I__96/O                               Odrv12                     491    6418               RISE  1       
I__97/I                               Span12Mux_s10_h            0      6418               RISE  1       
I__97/O                               Span12Mux_s10_h            428    6846               RISE  1       
I__98/I                               LocalMux                   0      6846               RISE  1       
I__98/O                               LocalMux                   330    7176               RISE  1       
I__99/I                               IoInMux                    0      7176               RISE  1       
I__99/O                               IoInMux                    259    7435               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      7435               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.7::Path details for port: b[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 3613


Data Path Delay                5997
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 3613

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[2]                                  top                        0      0                  RISE  1       
b_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
b_ibuf_2_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
b_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__76/I                               LocalMux                   0      1207               RISE  1       
I__76/O                               LocalMux                   330    1537               RISE  1       
I__77/I                               InMux                      0      1537               RISE  1       
I__77/O                               InMux                      259    1796               RISE  1       
b_ibuf_RNIQE6R_2_LC_1_6_2/in3         LogicCell40_SEQ_MODE_0000  0      1796               RISE  1       
b_ibuf_RNIQE6R_2_LC_1_6_2/lcout       LogicCell40_SEQ_MODE_0000  316    2112               RISE  1       
I__63/I                               Odrv4                      0      2112               RISE  1       
I__63/O                               Odrv4                      351    2463               RISE  1       
I__64/I                               LocalMux                   0      2463               RISE  1       
I__64/O                               LocalMux                   330    2792               RISE  1       
I__65/I                               InMux                      0      2792               RISE  1       
I__65/O                               InMux                      259    3052               RISE  1       
result_RNO_1_2_LC_2_6_3/in1           LogicCell40_SEQ_MODE_0000  0      3052               RISE  1       
result_RNO_1_2_LC_2_6_3/lcout         LogicCell40_SEQ_MODE_0000  400    3451               RISE  1       
I__102/I                              LocalMux                   0      3451               RISE  1       
I__102/O                              LocalMux                   330    3781               RISE  1       
I__103/I                              InMux                      0      3781               RISE  1       
I__103/O                              InMux                      259    4041               RISE  1       
result_RNO_2_LC_2_7_4/in0             LogicCell40_SEQ_MODE_0000  0      4041               RISE  1       
result_RNO_2_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_0000  449    4489               RISE  1       
I__96/I                               Odrv12                     0      4489               RISE  1       
I__96/O                               Odrv12                     491    4980               RISE  1       
I__97/I                               Span12Mux_s10_h            0      4980               RISE  1       
I__97/O                               Span12Mux_s10_h            428    5408               RISE  1       
I__98/I                               LocalMux                   0      5408               RISE  1       
I__98/O                               LocalMux                   330    5738               RISE  1       
I__99/I                               IoInMux                    0      5738               RISE  1       
I__99/O                               IoInMux                    259    5997               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      5997               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.8::Path details for port: b[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 3684


Data Path Delay                6068
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 3684

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[3]                                  top                        0      0                  RISE  1       
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
b_ibuf_3_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__71/I                               Odrv4                      0      1207               RISE  1       
I__71/O                               Odrv4                      351    1558               RISE  1       
I__72/I                               Span4Mux_v                 0      1558               RISE  1       
I__72/O                               Span4Mux_v                 351    1909               RISE  1       
I__73/I                               LocalMux                   0      1909               RISE  1       
I__73/O                               LocalMux                   330    2238               RISE  1       
I__75/I                               InMux                      0      2238               RISE  1       
I__75/O                               InMux                      259    2498               RISE  1       
result_RNO_1_3_LC_1_6_5/in0           LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
result_RNO_1_3_LC_1_6_5/lcout         LogicCell40_SEQ_MODE_0000  449    2947               RISE  1       
I__50/I                               LocalMux                   0      2947               RISE  1       
I__50/O                               LocalMux                   330    3276               RISE  1       
I__51/I                               InMux                      0      3276               RISE  1       
I__51/O                               InMux                      259    3536               RISE  1       
result_RNO_3_LC_2_6_4/in0             LogicCell40_SEQ_MODE_0000  0      3536               RISE  1       
result_RNO_3_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_0000  449    3985               RISE  1       
I__39/I                               Odrv4                      0      3985               RISE  1       
I__39/O                               Odrv4                      351    4335               RISE  1       
I__40/I                               Span4Mux_v                 0      4335               RISE  1       
I__40/O                               Span4Mux_v                 351    4686               RISE  1       
I__41/I                               Span4Mux_h                 0      4686               RISE  1       
I__41/O                               Span4Mux_h                 302    4987               RISE  1       
I__42/I                               Span4Mux_s2_h              0      4987               RISE  1       
I__42/O                               Span4Mux_s2_h              203    5191               RISE  1       
I__43/I                               IoSpan4Mux                 0      5191               RISE  1       
I__43/O                               IoSpan4Mux                 288    5478               RISE  1       
I__44/I                               LocalMux                   0      5478               RISE  1       
I__44/O                               LocalMux                   330    5808               RISE  1       
I__45/I                               IoInMux                    0      5808               RISE  1       
I__45/O                               IoInMux                    259    6068               RISE  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      6068               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.9::Path details for port: func[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 4630


Data Path Delay                7014
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 4630

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[0]                               top                        0      0                  RISE  1       
func_ibuf_0_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
func_ibuf_0_iopad/DOUT                IO_PAD                     590    590                RISE  1       
func_ibuf_0_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
func_ibuf_0_preio/DIN0                PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__129/I                              Odrv4                      0      1207               RISE  1       
I__129/O                              Odrv4                      351    1558               RISE  1       
I__131/I                              Span4Mux_v                 0      1558               RISE  1       
I__131/O                              Span4Mux_v                 351    1909               RISE  1       
I__136/I                              LocalMux                   0      1909               RISE  1       
I__136/O                              LocalMux                   330    2238               RISE  1       
I__143/I                              InMux                      0      2238               RISE  1       
I__143/O                              InMux                      259    2498               RISE  1       
b_ibuf_RNIMA6R_0_LC_2_6_7/in0         LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
b_ibuf_RNIMA6R_0_LC_2_6_7/lcout       LogicCell40_SEQ_MODE_0000  449    2947               RISE  1       
I__115/I                              LocalMux                   0      2947               RISE  1       
I__115/O                              LocalMux                   330    3276               RISE  1       
I__116/I                              InMux                      0      3276               RISE  1       
I__116/O                              InMux                      259    3536               RISE  1       
I__117/I                              CascadeMux                 0      3536               RISE  1       
I__117/O                              CascadeMux                 0      3536               RISE  1       
result_RNO_1_0_LC_2_6_1/in2           LogicCell40_SEQ_MODE_0000  0      3536               RISE  1       
result_RNO_1_0_LC_2_6_1/carryout      LogicCell40_SEQ_MODE_0000  231    3767               RISE  2       
result_RNO_1_1_LC_2_6_2/carryin       LogicCell40_SEQ_MODE_0000  0      3767               RISE  1       
result_RNO_1_1_LC_2_6_2/carryout      LogicCell40_SEQ_MODE_0000  126    3893               RISE  2       
I__52/I                               InMux                      0      3893               RISE  1       
I__52/O                               InMux                      259    4153               RISE  1       
result_RNO_1_2_LC_2_6_3/in3           LogicCell40_SEQ_MODE_0000  0      4153               RISE  1       
result_RNO_1_2_LC_2_6_3/lcout         LogicCell40_SEQ_MODE_0000  316    4468               RISE  1       
I__102/I                              LocalMux                   0      4468               RISE  1       
I__102/O                              LocalMux                   330    4798               RISE  1       
I__103/I                              InMux                      0      4798               RISE  1       
I__103/O                              InMux                      259    5058               RISE  1       
result_RNO_2_LC_2_7_4/in0             LogicCell40_SEQ_MODE_0000  0      5058               RISE  1       
result_RNO_2_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_0000  449    5506               RISE  1       
I__96/I                               Odrv12                     0      5506               RISE  1       
I__96/O                               Odrv12                     491    5997               RISE  1       
I__97/I                               Span12Mux_s10_h            0      5997               RISE  1       
I__97/O                               Span12Mux_s10_h            428    6425               RISE  1       
I__98/I                               LocalMux                   0      6425               RISE  1       
I__98/O                               LocalMux                   330    6755               RISE  1       
I__99/I                               IoInMux                    0      6755               RISE  1       
I__99/O                               IoInMux                    259    7014               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      7014               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.10::Path details for port: func[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 2596


Data Path Delay                4987
+ Setup Time                     70
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 2596

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[1]                               top                        0      0                  RISE  1       
func_ibuf_1_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
func_ibuf_1_iopad/DOUT                IO_PAD                     590    590                RISE  1       
func_ibuf_1_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
func_ibuf_1_preio/DIN0                PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__88/I                               Odrv4                      0      1207               RISE  1       
I__88/O                               Odrv4                      351    1558               RISE  1       
I__89/I                               Span4Mux_v                 0      1558               RISE  1       
I__89/O                               Span4Mux_v                 351    1909               RISE  1       
I__90/I                               LocalMux                   0      1909               RISE  1       
I__90/O                               LocalMux                   330    2238               RISE  1       
I__92/I                               InMux                      0      2238               RISE  1       
I__92/O                               InMux                      259    2498               RISE  1       
result_RNO_3_LC_2_6_4/in1             LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
result_RNO_3_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_0000  379    2876               FALL  1       
I__39/I                               Odrv4                      0      2876               FALL  1       
I__39/O                               Odrv4                      372    3248               FALL  1       
I__40/I                               Span4Mux_v                 0      3248               FALL  1       
I__40/O                               Span4Mux_v                 372    3620               FALL  1       
I__41/I                               Span4Mux_h                 0      3620               FALL  1       
I__41/O                               Span4Mux_h                 316    3935               FALL  1       
I__42/I                               Span4Mux_s2_h              0      3935               FALL  1       
I__42/O                               Span4Mux_s2_h              203    4139               FALL  1       
I__43/I                               IoSpan4Mux                 0      4139               FALL  1       
I__43/O                               IoSpan4Mux                 323    4461               FALL  1       
I__44/I                               LocalMux                   0      4461               FALL  1       
I__44/O                               LocalMux                   309    4770               FALL  1       
I__45/I                               IoInMux                    0      4770               FALL  1       
I__45/O                               IoInMux                    217    4987               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      4987               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: result[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[0]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
result_obuf_0_iopad/DIN                IO_PAD                  0      2602               FALL  1       
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                  2353   4955               FALL  1       
result[0]                              top                     0      4955               FALL  1       

6.2.2::Path details for port: result[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[1]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
result_obuf_1_iopad/DIN                IO_PAD                  0      2602               FALL  1       
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                  2353   4955               FALL  1       
result[1]                              top                     0      4955               FALL  1       

6.2.3::Path details for port: result[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[2]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
result_obuf_2_iopad/DIN                IO_PAD                  0      2602               FALL  1       
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                  2353   4955               FALL  1       
result[2]                              top                     0      4955               FALL  1       

6.2.4::Path details for port: result[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[3]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
result_obuf_3_iopad/DIN                IO_PAD                  0      2602               FALL  1       
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                  2353   4955               FALL  1       
result[3]                              top                     0      4955               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: a[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2883


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -5344
---------------------------- ------
Hold Time                     -2883

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[0]                                  top                        0      0                  FALL  1       
a_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_0_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__122/I                              Odrv4                      0      1003               FALL  1       
I__122/O                              Odrv4                      372    1375               FALL  1       
I__123/I                              Span4Mux_v                 0      1375               FALL  1       
I__123/O                              Span4Mux_v                 372    1746               FALL  1       
I__124/I                              LocalMux                   0      1746               FALL  1       
I__124/O                              LocalMux                   309    2055               FALL  1       
I__127/I                              InMux                      0      2055               FALL  1       
I__127/O                              InMux                      217    2272               FALL  1       
result_RNO_1_0_LC_2_6_1/in1           LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
result_RNO_1_0_LC_2_6_1/carryout      LogicCell40_SEQ_MODE_0000  245    2518               FALL  2       
result_RNO_1_1_LC_2_6_2/carryin       LogicCell40_SEQ_MODE_0000  0      2518               FALL  1       
result_RNO_1_1_LC_2_6_2/carryout      LogicCell40_SEQ_MODE_0000  105    2623               FALL  2       
result_RNO_1_2_LC_2_6_3/carryin       LogicCell40_SEQ_MODE_0000  0      2623               FALL  1       
result_RNO_1_2_LC_2_6_3/carryout      LogicCell40_SEQ_MODE_0000  105    2728               FALL  1       
I__46/I                               InMux                      0      2728               FALL  1       
I__46/O                               InMux                      217    2946               FALL  1       
result_RNO_3_LC_2_6_4/in3             LogicCell40_SEQ_MODE_0000  0      2946               FALL  1       
result_RNO_3_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_0000  288    3233               FALL  1       
I__39/I                               Odrv4                      0      3233               FALL  1       
I__39/O                               Odrv4                      372    3605               FALL  1       
I__40/I                               Span4Mux_v                 0      3605               FALL  1       
I__40/O                               Span4Mux_v                 372    3977               FALL  1       
I__41/I                               Span4Mux_h                 0      3977               FALL  1       
I__41/O                               Span4Mux_h                 316    4292               FALL  1       
I__42/I                               Span4Mux_s2_h              0      4292               FALL  1       
I__42/O                               Span4Mux_s2_h              203    4496               FALL  1       
I__43/I                               IoSpan4Mux                 0      4496               FALL  1       
I__43/O                               IoSpan4Mux                 323    4818               FALL  1       
I__44/I                               LocalMux                   0      4818               FALL  1       
I__44/O                               LocalMux                   309    5127               FALL  1       
I__45/I                               IoInMux                    0      5127               FALL  1       
I__45/O                               IoInMux                    217    5344               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      5344               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.2::Path details for port: a[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2596


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -5057
---------------------------- ------
Hold Time                     -2596

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[1]                                  top                        0      0                  FALL  1       
a_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_1_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__158/I                              Odrv4                      0      1003               FALL  1       
I__158/O                              Odrv4                      372    1375               FALL  1       
I__159/I                              Span4Mux_v                 0      1375               FALL  1       
I__159/O                              Span4Mux_v                 372    1746               FALL  1       
I__161/I                              LocalMux                   0      1746               FALL  1       
I__161/O                              LocalMux                   309    2055               FALL  1       
I__164/I                              InMux                      0      2055               FALL  1       
I__164/O                              InMux                      217    2272               FALL  1       
I__165/I                              CascadeMux                 0      2272               FALL  1       
I__165/O                              CascadeMux                 0      2272               FALL  1       
result_RNO_1_1_LC_2_6_2/in2           LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
result_RNO_1_1_LC_2_6_2/lcout         LogicCell40_SEQ_MODE_0000  351    2623               FALL  1       
I__86/I                               LocalMux                   0      2623               FALL  1       
I__86/O                               LocalMux                   309    2932               FALL  1       
I__87/I                               InMux                      0      2932               FALL  1       
I__87/O                               InMux                      217    3149               FALL  1       
result_RNO_1_LC_2_7_5/in1             LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
result_RNO_1_LC_2_7_5/lcout           LogicCell40_SEQ_MODE_0000  400    3549               RISE  1       
I__79/I                               Odrv12                     0      3549               RISE  1       
I__79/O                               Odrv12                     491    4040               RISE  1       
I__80/I                               Span12Mux_s10_h            0      4040               RISE  1       
I__80/O                               Span12Mux_s10_h            428    4468               RISE  1       
I__81/I                               LocalMux                   0      4468               RISE  1       
I__81/O                               LocalMux                   330    4797               RISE  1       
I__82/I                               IoInMux                    0      4797               RISE  1       
I__82/O                               IoInMux                    259    5057               RISE  1       
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101     0      5057               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.3::Path details for port: a[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2448


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4909
---------------------------- ------
Hold Time                     -2448

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[2]                                  top                        0      0                  FALL  1       
a_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_2_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__53/I                               Odrv4                      0      1003               FALL  1       
I__53/O                               Odrv4                      372    1375               FALL  1       
I__54/I                               Span4Mux_v                 0      1375               FALL  1       
I__54/O                               Span4Mux_v                 372    1746               FALL  1       
I__56/I                               LocalMux                   0      1746               FALL  1       
I__56/O                               LocalMux                   309    2055               FALL  1       
I__59/I                               InMux                      0      2055               FALL  1       
I__59/O                               InMux                      217    2272               FALL  1       
result_RNO_0_2_LC_1_6_1/in3           LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
result_RNO_0_2_LC_1_6_1/lcout         LogicCell40_SEQ_MODE_0000  288    2560               FALL  1       
I__100/I                              LocalMux                   0      2560               FALL  1       
I__100/O                              LocalMux                   309    2868               FALL  1       
I__101/I                              InMux                      0      2868               FALL  1       
I__101/O                              InMux                      217    3086               FALL  1       
result_RNO_2_LC_2_7_4/in3             LogicCell40_SEQ_MODE_0000  0      3086               FALL  1       
result_RNO_2_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_0000  288    3373               FALL  1       
I__96/I                               Odrv12                     0      3373               FALL  1       
I__96/O                               Odrv12                     540    3913               FALL  1       
I__97/I                               Span12Mux_s10_h            0      3913               FALL  1       
I__97/O                               Span12Mux_s10_h            470    4383               FALL  1       
I__98/I                               LocalMux                   0      4383               FALL  1       
I__98/O                               LocalMux                   309    4692               FALL  1       
I__99/I                               IoInMux                    0      4692               FALL  1       
I__99/O                               IoInMux                    217    4909               FALL  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      4909               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.4::Path details for port: a[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2378


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4839
---------------------------- ------
Hold Time                     -2378

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[3]                                  top                        0      0                  FALL  1       
a_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_3_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__68/I                               LocalMux                   0      1003               FALL  1       
I__68/O                               LocalMux                   309    1311               FALL  1       
I__70/I                               InMux                      0      1311               FALL  1       
I__70/O                               InMux                      217    1529               FALL  1       
result_RNO_1_3_LC_1_6_5/in3           LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
result_RNO_1_3_LC_1_6_5/lcout         LogicCell40_SEQ_MODE_0000  288    1816               FALL  1       
I__50/I                               LocalMux                   0      1816               FALL  1       
I__50/O                               LocalMux                   309    2125               FALL  1       
I__51/I                               InMux                      0      2125               FALL  1       
I__51/O                               InMux                      217    2342               FALL  1       
result_RNO_3_LC_2_6_4/in0             LogicCell40_SEQ_MODE_0000  0      2342               FALL  1       
result_RNO_3_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_0000  386    2728               FALL  1       
I__39/I                               Odrv4                      0      2728               FALL  1       
I__39/O                               Odrv4                      372    3100               FALL  1       
I__40/I                               Span4Mux_v                 0      3100               FALL  1       
I__40/O                               Span4Mux_v                 372    3472               FALL  1       
I__41/I                               Span4Mux_h                 0      3472               FALL  1       
I__41/O                               Span4Mux_h                 316    3787               FALL  1       
I__42/I                               Span4Mux_s2_h              0      3787               FALL  1       
I__42/O                               Span4Mux_s2_h              203    3991               FALL  1       
I__43/I                               IoSpan4Mux                 0      3991               FALL  1       
I__43/O                               IoSpan4Mux                 323    4313               FALL  1       
I__44/I                               LocalMux                   0      4313               FALL  1       
I__44/O                               LocalMux                   309    4622               FALL  1       
I__45/I                               IoInMux                    0      4622               FALL  1       
I__45/O                               IoInMux                    217    4839               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      4839               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.5::Path details for port: b[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2946


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -5407
---------------------------- ------
Hold Time                     -2946

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[0]                                  top                        0      0                  FALL  1       
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_0_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__118/I                              Odrv12                     0      1003               FALL  1       
I__118/O                              Odrv12                     540    1543               FALL  1       
I__119/I                              LocalMux                   0      1543               FALL  1       
I__119/O                              LocalMux                   309    1852               FALL  1       
I__121/I                              InMux                      0      1852               FALL  1       
I__121/O                              InMux                      217    2069               FALL  1       
result_RNO_0_0_LC_2_6_5/in3           LogicCell40_SEQ_MODE_0000  0      2069               FALL  1       
result_RNO_0_0_LC_2_6_5/lcout         LogicCell40_SEQ_MODE_0000  288    2356               FALL  1       
I__113/I                              LocalMux                   0      2356               FALL  1       
I__113/O                              LocalMux                   309    2665               FALL  1       
I__114/I                              InMux                      0      2665               FALL  1       
I__114/O                              InMux                      217    2882               FALL  1       
result_RNO_0_LC_2_7_2/in0             LogicCell40_SEQ_MODE_0000  0      2882               FALL  1       
result_RNO_0_LC_2_7_2/lcout           LogicCell40_SEQ_MODE_0000  386    3268               FALL  1       
I__104/I                              Odrv4                      0      3268               FALL  1       
I__104/O                              Odrv4                      372    3640               FALL  1       
I__105/I                              Span4Mux_v                 0      3640               FALL  1       
I__105/O                              Span4Mux_v                 372    4012               FALL  1       
I__106/I                              Span4Mux_h                 0      4012               FALL  1       
I__106/O                              Span4Mux_h                 316    4327               FALL  1       
I__107/I                              Span4Mux_s3_h              0      4327               FALL  1       
I__107/O                              Span4Mux_s3_h              231    4559               FALL  1       
I__108/I                              IoSpan4Mux                 0      4559               FALL  1       
I__108/O                              IoSpan4Mux                 323    4881               FALL  1       
I__109/I                              LocalMux                   0      4881               FALL  1       
I__109/O                              LocalMux                   309    5190               FALL  1       
I__110/I                              IoInMux                    0      5190               FALL  1       
I__110/O                              IoInMux                    217    5407               FALL  1       
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101     0      5407               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.6::Path details for port: b[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2708


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -5169
---------------------------- ------
Hold Time                     -2708

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[1]                                  top                        0      0                  FALL  1       
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_1_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__151/I                              Odrv12                     0      1003               FALL  1       
I__151/O                              Odrv12                     540    1543               FALL  1       
I__152/I                              LocalMux                   0      1543               FALL  1       
I__152/O                              LocalMux                   309    1852               FALL  1       
I__154/I                              InMux                      0      1852               FALL  1       
I__154/O                              InMux                      217    2069               FALL  1       
result_RNO_0_1_LC_2_5_5/in1           LogicCell40_SEQ_MODE_0000  0      2069               FALL  1       
result_RNO_0_1_LC_2_5_5/lcout         LogicCell40_SEQ_MODE_0000  379    2448               FALL  1       
I__83/I                               Odrv4                      0      2448               FALL  1       
I__83/O                               Odrv4                      372    2819               FALL  1       
I__84/I                               LocalMux                   0      2819               FALL  1       
I__84/O                               LocalMux                   309    3128               FALL  1       
I__85/I                               InMux                      0      3128               FALL  1       
I__85/O                               InMux                      217    3345               FALL  1       
result_RNO_1_LC_2_7_5/in3             LogicCell40_SEQ_MODE_0000  0      3345               FALL  1       
result_RNO_1_LC_2_7_5/lcout           LogicCell40_SEQ_MODE_0000  288    3633               FALL  1       
I__79/I                               Odrv12                     0      3633               FALL  1       
I__79/O                               Odrv12                     540    4173               FALL  1       
I__80/I                               Span12Mux_s10_h            0      4173               FALL  1       
I__80/O                               Span12Mux_s10_h            470    4643               FALL  1       
I__81/I                               LocalMux                   0      4643               FALL  1       
I__81/O                               LocalMux                   309    4951               FALL  1       
I__82/I                               IoInMux                    0      4951               FALL  1       
I__82/O                               IoInMux                    217    5169               FALL  1       
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101     0      5169               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.7::Path details for port: b[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -1803


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4264
---------------------------- ------
Hold Time                     -1803

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[2]                                  top                        0      0                  FALL  1       
b_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_2_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__76/I                               LocalMux                   0      1003               FALL  1       
I__76/O                               LocalMux                   309    1311               FALL  1       
I__78/I                               InMux                      0      1311               FALL  1       
I__78/O                               InMux                      217    1529               FALL  1       
result_RNO_0_2_LC_1_6_1/in0           LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
result_RNO_0_2_LC_1_6_1/lcout         LogicCell40_SEQ_MODE_0000  386    1915               FALL  1       
I__100/I                              LocalMux                   0      1915               FALL  1       
I__100/O                              LocalMux                   309    2223               FALL  1       
I__101/I                              InMux                      0      2223               FALL  1       
I__101/O                              InMux                      217    2441               FALL  1       
result_RNO_2_LC_2_7_4/in3             LogicCell40_SEQ_MODE_0000  0      2441               FALL  1       
result_RNO_2_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_0000  288    2728               FALL  1       
I__96/I                               Odrv12                     0      2728               FALL  1       
I__96/O                               Odrv12                     540    3268               FALL  1       
I__97/I                               Span12Mux_s10_h            0      3268               FALL  1       
I__97/O                               Span12Mux_s10_h            470    3738               FALL  1       
I__98/I                               LocalMux                   0      3738               FALL  1       
I__98/O                               LocalMux                   309    4047               FALL  1       
I__99/I                               IoInMux                    0      4047               FALL  1       
I__99/O                               IoInMux                    217    4264               FALL  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      4264               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.8::Path details for port: b[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -3087


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -5548
---------------------------- ------
Hold Time                     -3087

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[3]                                  top                        0      0                  FALL  1       
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_3_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__71/I                               Odrv4                      0      1003               FALL  1       
I__71/O                               Odrv4                      372    1375               FALL  1       
I__72/I                               Span4Mux_v                 0      1375               FALL  1       
I__72/O                               Span4Mux_v                 372    1746               FALL  1       
I__73/I                               LocalMux                   0      1746               FALL  1       
I__73/O                               LocalMux                   309    2055               FALL  1       
I__74/I                               InMux                      0      2055               FALL  1       
I__74/O                               InMux                      217    2272               FALL  1       
result_RNO_0_3_LC_1_6_0/in3           LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
result_RNO_0_3_LC_1_6_0/lcout         LogicCell40_SEQ_MODE_0000  288    2560               FALL  1       
I__47/I                               LocalMux                   0      2560               FALL  1       
I__47/O                               LocalMux                   309    2868               FALL  1       
I__48/I                               InMux                      0      2868               FALL  1       
I__48/O                               InMux                      217    3086               FALL  1       
I__49/I                               CascadeMux                 0      3086               FALL  1       
I__49/O                               CascadeMux                 0      3086               FALL  1       
result_RNO_3_LC_2_6_4/in2             LogicCell40_SEQ_MODE_0000  0      3086               FALL  1       
result_RNO_3_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_0000  351    3437               FALL  1       
I__39/I                               Odrv4                      0      3437               FALL  1       
I__39/O                               Odrv4                      372    3808               FALL  1       
I__40/I                               Span4Mux_v                 0      3808               FALL  1       
I__40/O                               Span4Mux_v                 372    4180               FALL  1       
I__41/I                               Span4Mux_h                 0      4180               FALL  1       
I__41/O                               Span4Mux_h                 316    4496               FALL  1       
I__42/I                               Span4Mux_s2_h              0      4496               FALL  1       
I__42/O                               Span4Mux_s2_h              203    4699               FALL  1       
I__43/I                               IoSpan4Mux                 0      4699               FALL  1       
I__43/O                               IoSpan4Mux                 323    5022               FALL  1       
I__44/I                               LocalMux                   0      5022               FALL  1       
I__44/O                               LocalMux                   309    5330               FALL  1       
I__45/I                               IoInMux                    0      5330               FALL  1       
I__45/O                               IoInMux                    217    5548               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      5548               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.9::Path details for port: func[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2540


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -5001
---------------------------- ------
Hold Time                     -2540

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[0]                               top                        0      0                  FALL  1       
func_ibuf_0_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
func_ibuf_0_iopad/DOUT                IO_PAD                     540    540                FALL  1       
func_ibuf_0_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
func_ibuf_0_preio/DIN0                PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__128/I                              Odrv4                      0      1003               FALL  1       
I__128/O                              Odrv4                      372    1375               FALL  1       
I__130/I                              Span4Mux_v                 0      1375               FALL  1       
I__130/O                              Span4Mux_v                 372    1746               FALL  1       
I__134/I                              LocalMux                   0      1746               FALL  1       
I__134/O                              LocalMux                   309    2055               FALL  1       
I__140/I                              InMux                      0      2055               FALL  1       
I__140/O                              InMux                      217    2272               FALL  1       
result_RNO_0_2_LC_1_6_1/in1           LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
result_RNO_0_2_LC_1_6_1/lcout         LogicCell40_SEQ_MODE_0000  379    2651               FALL  1       
I__100/I                              LocalMux                   0      2651               FALL  1       
I__100/O                              LocalMux                   309    2960               FALL  1       
I__101/I                              InMux                      0      2960               FALL  1       
I__101/O                              InMux                      217    3177               FALL  1       
result_RNO_2_LC_2_7_4/in3             LogicCell40_SEQ_MODE_0000  0      3177               FALL  1       
result_RNO_2_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_0000  288    3465               FALL  1       
I__96/I                               Odrv12                     0      3465               FALL  1       
I__96/O                               Odrv12                     540    4005               FALL  1       
I__97/I                               Span12Mux_s10_h            0      4005               FALL  1       
I__97/O                               Span12Mux_s10_h            470    4475               FALL  1       
I__98/I                               LocalMux                   0      4475               FALL  1       
I__98/O                               LocalMux                   309    4783               FALL  1       
I__99/I                               IoInMux                    0      4783               FALL  1       
I__99/O                               IoInMux                    217    5001               FALL  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      5001               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.10::Path details for port: func[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -1719


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4180
---------------------------- ------
Hold Time                     -1719

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[1]                               top                        0      0                  FALL  1       
func_ibuf_1_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
func_ibuf_1_iopad/DOUT                IO_PAD                     540    540                FALL  1       
func_ibuf_1_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
func_ibuf_1_preio/DIN0                PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__88/I                               Odrv4                      0      1003               FALL  1       
I__88/O                               Odrv4                      372    1375               FALL  1       
I__89/I                               Span4Mux_v                 0      1375               FALL  1       
I__89/O                               Span4Mux_v                 372    1746               FALL  1       
I__91/I                               LocalMux                   0      1746               FALL  1       
I__91/O                               LocalMux                   309    2055               FALL  1       
I__95/I                               InMux                      0      2055               FALL  1       
I__95/O                               InMux                      217    2272               FALL  1       
result_RNO_2_LC_2_7_4/in1             LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
result_RNO_2_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_0000  400    2672               RISE  1       
I__96/I                               Odrv12                     0      2672               RISE  1       
I__96/O                               Odrv12                     491    3163               RISE  1       
I__97/I                               Span12Mux_s10_h            0      3163               RISE  1       
I__97/O                               Span12Mux_s10_h            428    3591               RISE  1       
I__98/I                               LocalMux                   0      3591               RISE  1       
I__98/O                               LocalMux                   330    3920               RISE  1       
I__99/I                               IoInMux                    0      3920               RISE  1       
I__99/O                               IoInMux                    259    4180               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      4180               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: result[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[0]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
result_obuf_0_iopad/DIN                IO_PAD                  0      2574               RISE  1       
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                  2292   4865               RISE  1       
result[0]                              top                     0      4865               RISE  1       

6.5.2::Path details for port: result[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[1]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
result_obuf_1_iopad/DIN                IO_PAD                  0      2574               RISE  1       
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                  2292   4865               RISE  1       
result[1]                              top                     0      4865               RISE  1       

6.5.3::Path details for port: result[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[2]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
result_obuf_2_iopad/DIN                IO_PAD                  0      2574               RISE  1       
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                  2292   4865               RISE  1       
result[2]                              top                     0      4865               RISE  1       

6.5.4::Path details for port: result[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[3]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
result_obuf_3_iopad/DIN                IO_PAD                  0      2574               RISE  1       
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                  2292   4865               RISE  1       
result[3]                              top                     0      4865               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[3]
Path End         : result_obuf_3_preio/DOUT0(result[3])
Capture Clock    : result_obuf_3_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                 -70
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5598
---------------------------------------   ---- 
End-of-path arrival time (ps)             5598
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[3]                                  top                            0                 0   +INF  RISE       1
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_3_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__71/I                               Odrv4                          0              1053   +INF  FALL       1
I__71/O                               Odrv4                        372              1425   +INF  FALL       1
I__72/I                               Span4Mux_v                     0              1425   +INF  FALL       1
I__72/O                               Span4Mux_v                   372              1796   +INF  FALL       1
I__73/I                               LocalMux                       0              1796   +INF  FALL       1
I__73/O                               LocalMux                     309              2105   +INF  FALL       1
I__74/I                               InMux                          0              2105   +INF  FALL       1
I__74/O                               InMux                        217              2322   +INF  FALL       1
result_RNO_0_3_LC_1_6_0/in3           LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
result_RNO_0_3_LC_1_6_0/lcout         LogicCell40_SEQ_MODE_0000    288              2610   +INF  FALL       1
I__47/I                               LocalMux                       0              2610   +INF  FALL       1
I__47/O                               LocalMux                     309              2918   +INF  FALL       1
I__48/I                               InMux                          0              2918   +INF  FALL       1
I__48/O                               InMux                        217              3136   +INF  FALL       1
I__49/I                               CascadeMux                     0              3136   +INF  FALL       1
I__49/O                               CascadeMux                     0              3136   +INF  FALL       1
result_RNO_3_LC_2_6_4/in2             LogicCell40_SEQ_MODE_0000      0              3136   +INF  FALL       1
result_RNO_3_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_0000    351              3487   +INF  FALL       1
I__39/I                               Odrv4                          0              3487   +INF  FALL       1
I__39/O                               Odrv4                        372              3858   +INF  FALL       1
I__40/I                               Span4Mux_v                     0              3858   +INF  FALL       1
I__40/O                               Span4Mux_v                   372              4230   +INF  FALL       1
I__41/I                               Span4Mux_h                     0              4230   +INF  FALL       1
I__41/O                               Span4Mux_h                   316              4546   +INF  FALL       1
I__42/I                               Span4Mux_s2_h                  0              4546   +INF  FALL       1
I__42/O                               Span4Mux_s2_h                203              4749   +INF  FALL       1
I__43/I                               IoSpan4Mux                     0              4749   +INF  FALL       1
I__43/O                               IoSpan4Mux                   323              5072   +INF  FALL       1
I__44/I                               LocalMux                       0              5072   +INF  FALL       1
I__44/O                               LocalMux                     309              5380   +INF  FALL       1
I__45/I                               IoInMux                        0              5380   +INF  FALL       1
I__45/O                               IoInMux                      217              5598   +INF  FALL       1
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101         0              5598   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__37/I                                           ClkMux                      0              2153  RISE       1
I__37/O                                           ClkMux                    309              2461  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[2]
Path End         : result_obuf_2_preio/DOUT0(result[2])
Capture Clock    : result_obuf_2_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                 -70
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5591
---------------------------------------   ---- 
End-of-path arrival time (ps)             5591
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[2]                                  top                            0                 0   +INF  RISE       1
b_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_2_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__76/I                               LocalMux                       0              1053   +INF  FALL       1
I__76/O                               LocalMux                     309              1361   +INF  FALL       1
I__77/I                               InMux                          0              1361   +INF  FALL       1
I__77/O                               InMux                        217              1579   +INF  FALL       1
b_ibuf_RNIQE6R_2_LC_1_6_2/in3         LogicCell40_SEQ_MODE_0000      0              1579   +INF  FALL       1
b_ibuf_RNIQE6R_2_LC_1_6_2/lcout       LogicCell40_SEQ_MODE_0000    288              1866   +INF  FALL       1
I__63/I                               Odrv4                          0              1866   +INF  FALL       1
I__63/O                               Odrv4                        372              2238   +INF  FALL       1
I__64/I                               LocalMux                       0              2238   +INF  FALL       1
I__64/O                               LocalMux                     309              2547   +INF  FALL       1
I__65/I                               InMux                          0              2547   +INF  FALL       1
I__65/O                               InMux                        217              2764   +INF  FALL       1
result_RNO_1_2_LC_2_6_3/in1           LogicCell40_SEQ_MODE_0000      0              2764   +INF  FALL       1
result_RNO_1_2_LC_2_6_3/lcout         LogicCell40_SEQ_MODE_0000    379              3143   +INF  FALL       1
I__102/I                              LocalMux                       0              3143   +INF  FALL       1
I__102/O                              LocalMux                     309              3451   +INF  FALL       1
I__103/I                              InMux                          0              3451   +INF  FALL       1
I__103/O                              InMux                        217              3669   +INF  FALL       1
result_RNO_2_LC_2_7_4/in0             LogicCell40_SEQ_MODE_0000      0              3669   +INF  FALL       1
result_RNO_2_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_0000    386              4055   +INF  FALL       1
I__96/I                               Odrv12                         0              4055   +INF  FALL       1
I__96/O                               Odrv12                       540              4595   +INF  FALL       1
I__97/I                               Span12Mux_s10_h                0              4595   +INF  FALL       1
I__97/O                               Span12Mux_s10_h              470              5065   +INF  FALL       1
I__98/I                               LocalMux                       0              5065   +INF  FALL       1
I__98/O                               LocalMux                     309              5373   +INF  FALL       1
I__99/I                               IoInMux                        0              5373   +INF  FALL       1
I__99/O                               IoInMux                      217              5591   +INF  FALL       1
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101         0              5591   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__37/I                                           ClkMux                      0              2153  RISE       1
I__37/O                                           ClkMux                    309              2461  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[1]
Path End         : result_obuf_1_preio/DOUT0(result[1])
Capture Clock    : result_obuf_1_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                 -70
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5219
---------------------------------------   ---- 
End-of-path arrival time (ps)             5219
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[1]                                  top                            0                 0   +INF  RISE       1
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_1_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__151/I                              Odrv12                         0              1053   +INF  FALL       1
I__151/O                              Odrv12                       540              1593   +INF  FALL       1
I__152/I                              LocalMux                       0              1593   +INF  FALL       1
I__152/O                              LocalMux                     309              1902   +INF  FALL       1
I__154/I                              InMux                          0              1902   +INF  FALL       1
I__154/O                              InMux                        217              2119   +INF  FALL       1
result_RNO_0_1_LC_2_5_5/in1           LogicCell40_SEQ_MODE_0000      0              2119   +INF  FALL       1
result_RNO_0_1_LC_2_5_5/lcout         LogicCell40_SEQ_MODE_0000    379              2498   +INF  FALL       1
I__83/I                               Odrv4                          0              2498   +INF  FALL       1
I__83/O                               Odrv4                        372              2869   +INF  FALL       1
I__84/I                               LocalMux                       0              2869   +INF  FALL       1
I__84/O                               LocalMux                     309              3178   +INF  FALL       1
I__85/I                               InMux                          0              3178   +INF  FALL       1
I__85/O                               InMux                        217              3395   +INF  FALL       1
result_RNO_1_LC_2_7_5/in3             LogicCell40_SEQ_MODE_0000      0              3395   +INF  FALL       1
result_RNO_1_LC_2_7_5/lcout           LogicCell40_SEQ_MODE_0000    288              3683   +INF  FALL       1
I__79/I                               Odrv12                         0              3683   +INF  FALL       1
I__79/O                               Odrv12                       540              4223   +INF  FALL       1
I__80/I                               Span12Mux_s10_h                0              4223   +INF  FALL       1
I__80/O                               Span12Mux_s10_h              470              4693   +INF  FALL       1
I__81/I                               LocalMux                       0              4693   +INF  FALL       1
I__81/O                               LocalMux                     309              5001   +INF  FALL       1
I__82/I                               IoInMux                        0              5001   +INF  FALL       1
I__82/O                               IoInMux                      217              5219   +INF  FALL       1
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101         0              5219   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[0]
Path End         : result_obuf_0_preio/DOUT0(result[0])
Capture Clock    : result_obuf_0_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                 -70
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6327
---------------------------------------   ---- 
End-of-path arrival time (ps)             6327
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[0]                                  top                            0                 0   +INF  RISE       1
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_0_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__118/I                              Odrv12                         0              1053   +INF  FALL       1
I__118/O                              Odrv12                       540              1593   +INF  FALL       1
I__119/I                              LocalMux                       0              1593   +INF  FALL       1
I__119/O                              LocalMux                     309              1902   +INF  FALL       1
I__120/I                              InMux                          0              1902   +INF  FALL       1
I__120/O                              InMux                        217              2119   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_2_6_7/in3         LogicCell40_SEQ_MODE_0000      0              2119   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_2_6_7/lcout       LogicCell40_SEQ_MODE_0000    288              2406   +INF  FALL       1
I__115/I                              LocalMux                       0              2406   +INF  FALL       1
I__115/O                              LocalMux                     309              2715   +INF  FALL       1
I__116/I                              InMux                          0              2715   +INF  FALL       1
I__116/O                              InMux                        217              2932   +INF  FALL       1
I__117/I                              CascadeMux                     0              2932   +INF  FALL       1
I__117/O                              CascadeMux                     0              2932   +INF  FALL       1
result_RNO_1_0_LC_2_6_1/in2           LogicCell40_SEQ_MODE_0000      0              2932   +INF  FALL       1
result_RNO_1_0_LC_2_6_1/lcout         LogicCell40_SEQ_MODE_0000    351              3283   +INF  FALL       1
I__111/I                              LocalMux                       0              3283   +INF  FALL       1
I__111/O                              LocalMux                     309              3592   +INF  FALL       1
I__112/I                              InMux                          0              3592   +INF  FALL       1
I__112/O                              InMux                        217              3809   +INF  FALL       1
result_RNO_0_LC_2_7_2/in1             LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
result_RNO_0_LC_2_7_2/lcout           LogicCell40_SEQ_MODE_0000    379              4188   +INF  FALL       1
I__104/I                              Odrv4                          0              4188   +INF  FALL       1
I__104/O                              Odrv4                        372              4560   +INF  FALL       1
I__105/I                              Span4Mux_v                     0              4560   +INF  FALL       1
I__105/O                              Span4Mux_v                   372              4931   +INF  FALL       1
I__106/I                              Span4Mux_h                     0              4931   +INF  FALL       1
I__106/O                              Span4Mux_h                   316              5247   +INF  FALL       1
I__107/I                              Span4Mux_s3_h                  0              5247   +INF  FALL       1
I__107/O                              Span4Mux_s3_h                231              5478   +INF  FALL       1
I__108/I                              IoSpan4Mux                     0              5478   +INF  FALL       1
I__108/O                              IoSpan4Mux                   323              5801   +INF  FALL       1
I__109/I                              LocalMux                       0              5801   +INF  FALL       1
I__109/O                              LocalMux                     309              6110   +INF  FALL       1
I__110/I                              IoInMux                        0              6110   +INF  FALL       1
I__110/O                              IoInMux                      217              6327   +INF  FALL       1
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101         0              6327   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_1_preio/PADOUT(result[1])
Path End         : result[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_1_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[1]                              top                         0              4865   +INF  RISE       1


++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_2_preio/PADOUT(result[2])
Path End         : result[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__37/I                                           ClkMux                      0              2153  RISE       1
I__37/O                                           ClkMux                    309              2461  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_2_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[2]                              top                         0              4865   +INF  RISE       1


++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_3_preio/PADOUT(result[3])
Path End         : result[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__37/I                                           ClkMux                      0              2153  RISE       1
I__37/O                                           ClkMux                    309              2461  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_3_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[3]                              top                         0              4865   +INF  RISE       1


++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_0_preio/PADOUT(result[0])
Path End         : result[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_0_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[0]                              top                         0              4865   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[3]
Path End         : result_obuf_3_preio/DOUT0(result[3])
Capture Clock    : result_obuf_3_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5598
---------------------------------------   ---- 
End-of-path arrival time (ps)             5598
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[3]                                  top                            0                 0   +INF  RISE       1
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_3_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__71/I                               Odrv4                          0              1053   +INF  FALL       1
I__71/O                               Odrv4                        372              1425   +INF  FALL       1
I__72/I                               Span4Mux_v                     0              1425   +INF  FALL       1
I__72/O                               Span4Mux_v                   372              1796   +INF  FALL       1
I__73/I                               LocalMux                       0              1796   +INF  FALL       1
I__73/O                               LocalMux                     309              2105   +INF  FALL       1
I__74/I                               InMux                          0              2105   +INF  FALL       1
I__74/O                               InMux                        217              2322   +INF  FALL       1
result_RNO_0_3_LC_1_6_0/in3           LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
result_RNO_0_3_LC_1_6_0/lcout         LogicCell40_SEQ_MODE_0000    288              2610   +INF  FALL       1
I__47/I                               LocalMux                       0              2610   +INF  FALL       1
I__47/O                               LocalMux                     309              2918   +INF  FALL       1
I__48/I                               InMux                          0              2918   +INF  FALL       1
I__48/O                               InMux                        217              3136   +INF  FALL       1
I__49/I                               CascadeMux                     0              3136   +INF  FALL       1
I__49/O                               CascadeMux                     0              3136   +INF  FALL       1
result_RNO_3_LC_2_6_4/in2             LogicCell40_SEQ_MODE_0000      0              3136   +INF  FALL       1
result_RNO_3_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_0000    351              3487   +INF  FALL       1
I__39/I                               Odrv4                          0              3487   +INF  FALL       1
I__39/O                               Odrv4                        372              3858   +INF  FALL       1
I__40/I                               Span4Mux_v                     0              3858   +INF  FALL       1
I__40/O                               Span4Mux_v                   372              4230   +INF  FALL       1
I__41/I                               Span4Mux_h                     0              4230   +INF  FALL       1
I__41/O                               Span4Mux_h                   316              4546   +INF  FALL       1
I__42/I                               Span4Mux_s2_h                  0              4546   +INF  FALL       1
I__42/O                               Span4Mux_s2_h                203              4749   +INF  FALL       1
I__43/I                               IoSpan4Mux                     0              4749   +INF  FALL       1
I__43/O                               IoSpan4Mux                   323              5072   +INF  FALL       1
I__44/I                               LocalMux                       0              5072   +INF  FALL       1
I__44/O                               LocalMux                     309              5380   +INF  FALL       1
I__45/I                               IoInMux                        0              5380   +INF  FALL       1
I__45/O                               IoInMux                      217              5598   +INF  FALL       1
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101         0              5598   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__37/I                                           ClkMux                      0              2153  RISE       1
I__37/O                                           ClkMux                    309              2461  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[2]
Path End         : result_obuf_2_preio/DOUT0(result[2])
Capture Clock    : result_obuf_2_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5591
---------------------------------------   ---- 
End-of-path arrival time (ps)             5591
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[2]                                  top                            0                 0   +INF  RISE       1
b_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_2_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__76/I                               LocalMux                       0              1053   +INF  FALL       1
I__76/O                               LocalMux                     309              1361   +INF  FALL       1
I__77/I                               InMux                          0              1361   +INF  FALL       1
I__77/O                               InMux                        217              1579   +INF  FALL       1
b_ibuf_RNIQE6R_2_LC_1_6_2/in3         LogicCell40_SEQ_MODE_0000      0              1579   +INF  FALL       1
b_ibuf_RNIQE6R_2_LC_1_6_2/lcout       LogicCell40_SEQ_MODE_0000    288              1866   +INF  FALL       1
I__63/I                               Odrv4                          0              1866   +INF  FALL       1
I__63/O                               Odrv4                        372              2238   +INF  FALL       1
I__64/I                               LocalMux                       0              2238   +INF  FALL       1
I__64/O                               LocalMux                     309              2547   +INF  FALL       1
I__65/I                               InMux                          0              2547   +INF  FALL       1
I__65/O                               InMux                        217              2764   +INF  FALL       1
result_RNO_1_2_LC_2_6_3/in1           LogicCell40_SEQ_MODE_0000      0              2764   +INF  FALL       1
result_RNO_1_2_LC_2_6_3/lcout         LogicCell40_SEQ_MODE_0000    379              3143   +INF  FALL       1
I__102/I                              LocalMux                       0              3143   +INF  FALL       1
I__102/O                              LocalMux                     309              3451   +INF  FALL       1
I__103/I                              InMux                          0              3451   +INF  FALL       1
I__103/O                              InMux                        217              3669   +INF  FALL       1
result_RNO_2_LC_2_7_4/in0             LogicCell40_SEQ_MODE_0000      0              3669   +INF  FALL       1
result_RNO_2_LC_2_7_4/lcout           LogicCell40_SEQ_MODE_0000    386              4055   +INF  FALL       1
I__96/I                               Odrv12                         0              4055   +INF  FALL       1
I__96/O                               Odrv12                       540              4595   +INF  FALL       1
I__97/I                               Span12Mux_s10_h                0              4595   +INF  FALL       1
I__97/O                               Span12Mux_s10_h              470              5065   +INF  FALL       1
I__98/I                               LocalMux                       0              5065   +INF  FALL       1
I__98/O                               LocalMux                     309              5373   +INF  FALL       1
I__99/I                               IoInMux                        0              5373   +INF  FALL       1
I__99/O                               IoInMux                      217              5591   +INF  FALL       1
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101         0              5591   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__37/I                                           ClkMux                      0              2153  RISE       1
I__37/O                                           ClkMux                    309              2461  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[1]
Path End         : result_obuf_1_preio/DOUT0(result[1])
Capture Clock    : result_obuf_1_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5219
---------------------------------------   ---- 
End-of-path arrival time (ps)             5219
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[1]                                  top                            0                 0   +INF  RISE       1
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_1_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__151/I                              Odrv12                         0              1053   +INF  FALL       1
I__151/O                              Odrv12                       540              1593   +INF  FALL       1
I__152/I                              LocalMux                       0              1593   +INF  FALL       1
I__152/O                              LocalMux                     309              1902   +INF  FALL       1
I__154/I                              InMux                          0              1902   +INF  FALL       1
I__154/O                              InMux                        217              2119   +INF  FALL       1
result_RNO_0_1_LC_2_5_5/in1           LogicCell40_SEQ_MODE_0000      0              2119   +INF  FALL       1
result_RNO_0_1_LC_2_5_5/lcout         LogicCell40_SEQ_MODE_0000    379              2498   +INF  FALL       1
I__83/I                               Odrv4                          0              2498   +INF  FALL       1
I__83/O                               Odrv4                        372              2869   +INF  FALL       1
I__84/I                               LocalMux                       0              2869   +INF  FALL       1
I__84/O                               LocalMux                     309              3178   +INF  FALL       1
I__85/I                               InMux                          0              3178   +INF  FALL       1
I__85/O                               InMux                        217              3395   +INF  FALL       1
result_RNO_1_LC_2_7_5/in3             LogicCell40_SEQ_MODE_0000      0              3395   +INF  FALL       1
result_RNO_1_LC_2_7_5/lcout           LogicCell40_SEQ_MODE_0000    288              3683   +INF  FALL       1
I__79/I                               Odrv12                         0              3683   +INF  FALL       1
I__79/O                               Odrv12                       540              4223   +INF  FALL       1
I__80/I                               Span12Mux_s10_h                0              4223   +INF  FALL       1
I__80/O                               Span12Mux_s10_h              470              4693   +INF  FALL       1
I__81/I                               LocalMux                       0              4693   +INF  FALL       1
I__81/O                               LocalMux                     309              5001   +INF  FALL       1
I__82/I                               IoInMux                        0              5001   +INF  FALL       1
I__82/O                               IoInMux                      217              5219   +INF  FALL       1
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101         0              5219   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[0]
Path End         : result_obuf_0_preio/DOUT0(result[0])
Capture Clock    : result_obuf_0_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6327
---------------------------------------   ---- 
End-of-path arrival time (ps)             6327
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[0]                                  top                            0                 0   +INF  RISE       1
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_0_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__118/I                              Odrv12                         0              1053   +INF  FALL       1
I__118/O                              Odrv12                       540              1593   +INF  FALL       1
I__119/I                              LocalMux                       0              1593   +INF  FALL       1
I__119/O                              LocalMux                     309              1902   +INF  FALL       1
I__120/I                              InMux                          0              1902   +INF  FALL       1
I__120/O                              InMux                        217              2119   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_2_6_7/in3         LogicCell40_SEQ_MODE_0000      0              2119   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_2_6_7/lcout       LogicCell40_SEQ_MODE_0000    288              2406   +INF  FALL       1
I__115/I                              LocalMux                       0              2406   +INF  FALL       1
I__115/O                              LocalMux                     309              2715   +INF  FALL       1
I__116/I                              InMux                          0              2715   +INF  FALL       1
I__116/O                              InMux                        217              2932   +INF  FALL       1
I__117/I                              CascadeMux                     0              2932   +INF  FALL       1
I__117/O                              CascadeMux                     0              2932   +INF  FALL       1
result_RNO_1_0_LC_2_6_1/in2           LogicCell40_SEQ_MODE_0000      0              2932   +INF  FALL       1
result_RNO_1_0_LC_2_6_1/lcout         LogicCell40_SEQ_MODE_0000    351              3283   +INF  FALL       1
I__111/I                              LocalMux                       0              3283   +INF  FALL       1
I__111/O                              LocalMux                     309              3592   +INF  FALL       1
I__112/I                              InMux                          0              3592   +INF  FALL       1
I__112/O                              InMux                        217              3809   +INF  FALL       1
result_RNO_0_LC_2_7_2/in1             LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
result_RNO_0_LC_2_7_2/lcout           LogicCell40_SEQ_MODE_0000    379              4188   +INF  FALL       1
I__104/I                              Odrv4                          0              4188   +INF  FALL       1
I__104/O                              Odrv4                        372              4560   +INF  FALL       1
I__105/I                              Span4Mux_v                     0              4560   +INF  FALL       1
I__105/O                              Span4Mux_v                   372              4931   +INF  FALL       1
I__106/I                              Span4Mux_h                     0              4931   +INF  FALL       1
I__106/O                              Span4Mux_h                   316              5247   +INF  FALL       1
I__107/I                              Span4Mux_s3_h                  0              5247   +INF  FALL       1
I__107/O                              Span4Mux_s3_h                231              5478   +INF  FALL       1
I__108/I                              IoSpan4Mux                     0              5478   +INF  FALL       1
I__108/O                              IoSpan4Mux                   323              5801   +INF  FALL       1
I__109/I                              LocalMux                       0              5801   +INF  FALL       1
I__109/O                              LocalMux                     309              6110   +INF  FALL       1
I__110/I                              IoInMux                        0              6110   +INF  FALL       1
I__110/O                              IoInMux                      217              6327   +INF  FALL       1
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101         0              6327   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_1_preio/PADOUT(result[1])
Path End         : result[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_1_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[1]                              top                         0              4865   +INF  RISE       1


++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_2_preio/PADOUT(result[2])
Path End         : result[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__37/I                                           ClkMux                      0              2153  RISE       1
I__37/O                                           ClkMux                    309              2461  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_2_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[2]                              top                         0              4865   +INF  RISE       1


++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_3_preio/PADOUT(result[3])
Path End         : result[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__37/I                                           ClkMux                      0              2153  RISE       1
I__37/O                                           ClkMux                    309              2461  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_3_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[3]                              top                         0              4865   +INF  RISE       1


++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_0_preio/PADOUT(result[0])
Path End         : result[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_0_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[0]                              top                         0              4865   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

