{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531566983692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531566983692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 14:16:23 2018 " "Processing started: Sat Jul 14 14:16:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531566983692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531566983692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off move -c move " "Command: quartus_map --read_settings_files=on --write_settings_files=off move -c move" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531566983692 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531566984207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsync.v 1 1 " "Found 1 design units, including 1 entities, in source file vsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsync " "Found entity 1: vsync" {  } { { "vsync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vsync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566984254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566984254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificare.v 1 1 " "Found 1 design units, including 1 entities, in source file verificare.v" { { "Info" "ISGN_ENTITY_NAME" "1 verificare " "Found entity 1: verificare" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566984254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566984254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncro.v 1 1 " "Found 1 design units, including 1 entities, in source file syncro.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncro " "Found entity 1: syncro" {  } { { "syncro.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/syncro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566984270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566984270 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SIPO.v(43) " "Verilog HDL information at SIPO.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "SIPO.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/SIPO.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531566984270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo.v 1 1 " "Found 1 design units, including 1 entities, in source file sipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "SIPO.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/SIPO.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566984270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566984270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_coord.v 1 1 " "Found 1 design units, including 1 entities, in source file random_coord.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_coord " "Found entity 1: random_coord" {  } { { "random_coord.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/random_coord.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566984270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566984270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ps2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566984270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566984270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_d_ck.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_d_ck.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_D_ck " "Found entity 1: latch_D_ck" {  } { { "latch_D_ck.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/latch_D_ck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566984270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566984270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync.v 1 1 " "Found 1 design units, including 1 entities, in source file hsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hsync " "Found entity 1: hsync" {  } { { "hsync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/hsync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566984270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566984270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor_simplu.v 1 1 " "Found 1 design units, including 1 entities, in source file divizor_simplu.v" { { "Info" "ISGN_ENTITY_NAME" "1 divizor_simplu " "Found entity 1: divizor_simplu" {  } { { "divizor_simplu.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/divizor_simplu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566984270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566984270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file choose_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 choose_sync " "Found entity 1: choose_sync" {  } { { "choose_sync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/choose_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566984285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566984285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ceas.v 1 1 " "Found 1 design units, including 1 entities, in source file ceas.v" { { "Info" "ISGN_ENTITY_NAME" "1 ceas " "Found entity 1: ceas" {  } { { "ceas.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ceas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566984285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566984285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move.v 1 1 " "Found 1 design units, including 1 entities, in source file move.v" { { "Info" "ISGN_ENTITY_NAME" "1 move " "Found entity 1: move" {  } { { "move.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566984285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566984285 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "vga.v(170) " "Verilog HDL syntax warning at vga.v(170): extra block comment delimiter characters /* within block comment" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 170 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1531566984285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531566984285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531566984285 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "disp_active_h syncro.v(19) " "Verilog HDL Implicit Net warning at syncro.v(19): created implicit net for \"disp_active_h\"" {  } { { "syncro.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/syncro.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566984285 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "disp_active_v syncro.v(20) " "Verilog HDL Implicit Net warning at syncro.v(20): created implicit net for \"disp_active_v\"" {  } { { "syncro.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/syncro.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566984285 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R random_coord.v(58) " "Verilog HDL Implicit Net warning at random_coord.v(58): created implicit net for \"R\"" {  } { { "random_coord.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/random_coord.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566984285 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G random_coord.v(59) " "Verilog HDL Implicit Net warning at random_coord.v(59): created implicit net for \"G\"" {  } { { "random_coord.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/random_coord.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566984285 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B random_coord.v(60) " "Verilog HDL Implicit Net warning at random_coord.v(60): created implicit net for \"B\"" {  } { { "random_coord.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/random_coord.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566984285 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xpos move.v(17) " "Verilog HDL Implicit Net warning at move.v(17): created implicit net for \"xpos\"" {  } { { "move.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566984285 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ypos move.v(17) " "Verilog HDL Implicit Net warning at move.v(17): created implicit net for \"ypos\"" {  } { { "move.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566984285 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led move.v(18) " "Verilog HDL Implicit Net warning at move.v(18): created implicit net for \"led\"" {  } { { "move.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566984285 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_movement vga.v(201) " "Verilog HDL Implicit Net warning at vga.v(201): created implicit net for \"clock_movement\"" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566984285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "move " "Elaborating entity \"move\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531566984348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:display " "Elaborating entity \"vga\" for hierarchy \"vga:display\"" {  } { { "move.v" "display" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(59) " "Verilog HDL assignment warning at vga.v(59): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566984348 "|move|vga:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(63) " "Verilog HDL assignment warning at vga.v(63): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566984348 "|move|vga:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(67) " "Verilog HDL assignment warning at vga.v(67): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566984348 "|move|vga:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(71) " "Verilog HDL assignment warning at vga.v(71): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566984348 "|move|vga:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ceas vga:display\|ceas:c " "Elaborating entity \"ceas\" for hierarchy \"vga:display\|ceas:c\"" {  } { { "vga.v" "c" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_simplu vga:display\|ceas:c\|divizor_simplu:d " "Elaborating entity \"divizor_simplu\" for hierarchy \"vga:display\|ceas:c\|divizor_simplu:d\"" {  } { { "ceas.v" "d" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ceas.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_simplu vga:display\|divizor_simplu:d1 " "Elaborating entity \"divizor_simplu\" for hierarchy \"vga:display\|divizor_simplu:d1\"" {  } { { "vga.v" "d1" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_sync vga:display\|choose_sync:sincr " "Elaborating entity \"choose_sync\" for hierarchy \"vga:display\|choose_sync:sincr\"" {  } { { "vga.v" "sincr" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncro vga:display\|choose_sync:sincr\|syncro:s0 " "Elaborating entity \"syncro\" for hierarchy \"vga:display\|choose_sync:sincr\|syncro:s0\"" {  } { { "choose_sync.v" "s0" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/choose_sync.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1 " "Elaborating entity \"hsync\" for hierarchy \"vga:display\|choose_sync:sincr\|syncro:s0\|hsync:h1\"" {  } { { "syncro.v" "h1" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/syncro.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 hsync.v(12) " "Verilog HDL assignment warning at hsync.v(12): truncated value with size 32 to match size of target (11)" {  } { { "hsync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/hsync.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566984395 "|move|choose_sync:sincr|syncro:s0|hsync:h1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync vga:display\|choose_sync:sincr\|syncro:s0\|vsync:v1 " "Elaborating entity \"vsync\" for hierarchy \"vga:display\|choose_sync:sincr\|syncro:s0\|vsync:v1\"" {  } { { "syncro.v" "v1" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/syncro.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vsync.v(13) " "Verilog HDL assignment warning at vsync.v(13): truncated value with size 32 to match size of target (11)" {  } { { "vsync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vsync.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566984395 "|move|choose_sync:sincr|syncro:s0|vsync:v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncro vga:display\|choose_sync:sincr\|syncro:s1 " "Elaborating entity \"syncro\" for hierarchy \"vga:display\|choose_sync:sincr\|syncro:s1\"" {  } { { "choose_sync.v" "s1" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/choose_sync.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1 " "Elaborating entity \"hsync\" for hierarchy \"vga:display\|choose_sync:sincr\|syncro:s1\|hsync:h1\"" {  } { { "syncro.v" "h1" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/syncro.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 hsync.v(12) " "Verilog HDL assignment warning at hsync.v(12): truncated value with size 32 to match size of target (11)" {  } { { "hsync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/hsync.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566984395 "|move|choose_sync:sincr|syncro:s1|hsync:h1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync vga:display\|choose_sync:sincr\|syncro:s1\|vsync:v1 " "Elaborating entity \"vsync\" for hierarchy \"vga:display\|choose_sync:sincr\|syncro:s1\|vsync:v1\"" {  } { { "syncro.v" "v1" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/syncro.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vsync.v(13) " "Verilog HDL assignment warning at vsync.v(13): truncated value with size 32 to match size of target (11)" {  } { { "vsync.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vsync.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566984410 "|move|choose_sync:sincr|syncro:s1|vsync:v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:keyboard " "Elaborating entity \"ps2\" for hierarchy \"ps2:keyboard\"" {  } { { "move.v" "keyboard" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/move.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2.v(36) " "Verilog HDL assignment warning at ps2.v(36): truncated value with size 32 to match size of target (1)" {  } { { "ps2.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ps2.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566984410 "|move|ps2:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_D_ck ps2:keyboard\|latch_D_ck:ceas " "Elaborating entity \"latch_D_ck\" for hierarchy \"ps2:keyboard\|latch_D_ck:ceas\"" {  } { { "ps2.v" "ceas" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ps2.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984410 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q latch_D_ck.v(12) " "Inferred latch for \"Q\" at latch_D_ck.v(12)" {  } { { "latch_D_ck.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/latch_D_ck.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531566984410 "|move|ps2:keyboard|latch_D_ck:ceas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO ps2:keyboard\|SIPO:registru " "Elaborating entity \"SIPO\" for hierarchy \"ps2:keyboard\|SIPO:registru\"" {  } { { "ps2.v" "registru" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ps2.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SIPO.v(62) " "Verilog HDL assignment warning at SIPO.v(62): truncated value with size 32 to match size of target (4)" {  } { { "SIPO.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/SIPO.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531566984426 "|move|ps2:keyboard|SIPO:registru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verificare ps2:keyboard\|verificare:ver " "Elaborating entity \"verificare\" for hierarchy \"ps2:keyboard\|verificare:ver\"" {  } { { "ps2.v" "ver" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ps2.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531566984426 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sum verificare.v(88) " "Verilog HDL Always Construct warning at verificare.v(88): variable \"sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531566984426 "|move|ps2:keyboard|verificare:ver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in_parallel verificare.v(88) " "Verilog HDL Always Construct warning at verificare.v(88): variable \"data_in_parallel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531566984426 "|move|ps2:keyboard|verificare:ver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in_parallel verificare.v(90) " "Verilog HDL Always Construct warning at verificare.v(90): variable \"data_in_parallel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531566984426 "|move|ps2:keyboard|verificare:ver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "par_check verificare.v(90) " "Verilog HDL Always Construct warning at verificare.v(90): variable \"par_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1531566984426 "|move|ps2:keyboard|verificare:ver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum verificare.v(86) " "Verilog HDL Always Construct warning at verificare.v(86): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531566984426 "|move|ps2:keyboard|verificare:ver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ok verificare.v(86) " "Verilog HDL Always Construct warning at verificare.v(86): inferring latch(es) for variable \"ok\", which holds its previous value in one or more paths through the always construct" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531566984426 "|move|ps2:keyboard|verificare:ver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ok verificare.v(89) " "Inferred latch for \"ok\" at verificare.v(89)" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531566984426 "|move|ps2:keyboard|verificare:ver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum verificare.v(89) " "Inferred latch for \"sum\" at verificare.v(89)" {  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531566984426 "|move|ps2:keyboard|verificare:ver"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "vga:display\|ceas:c\|out " "Found clock multiplexer vga:display\|ceas:c\|out" {  } { { "ceas.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/ceas.v" 1 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1531566984566 "|move|vga:display|ceas:c|out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1531566984566 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R2\[3\]~0 " "Converted tri-state buffer \"vga:display\|R2\[3\]~0\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R2\[2\]~1 " "Converted tri-state buffer \"vga:display\|R2\[2\]~1\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R2\[1\]~2 " "Converted tri-state buffer \"vga:display\|R2\[1\]~2\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R2\[0\]~3 " "Converted tri-state buffer \"vga:display\|R2\[0\]~3\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G2\[3\]~0 " "Converted tri-state buffer \"vga:display\|G2\[3\]~0\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G2\[2\]~1 " "Converted tri-state buffer \"vga:display\|G2\[2\]~1\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G2\[1\]~2 " "Converted tri-state buffer \"vga:display\|G2\[1\]~2\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G2\[0\]~3 " "Converted tri-state buffer \"vga:display\|G2\[0\]~3\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B2\[3\]~1 " "Converted tri-state buffer \"vga:display\|B2\[3\]~1\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B2\[2\]~2 " "Converted tri-state buffer \"vga:display\|B2\[2\]~2\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B2\[1\]~3 " "Converted tri-state buffer \"vga:display\|B2\[1\]~3\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B2\[0\]~0 " "Converted tri-state buffer \"vga:display\|B2\[0\]~0\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B1\[0\]~0 " "Converted tri-state buffer \"vga:display\|B1\[0\]~0\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B1\[1\]~1 " "Converted tri-state buffer \"vga:display\|B1\[1\]~1\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B1\[2\]~2 " "Converted tri-state buffer \"vga:display\|B1\[2\]~2\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|B1\[3\]~3 " "Converted tri-state buffer \"vga:display\|B1\[3\]~3\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G1\[0\]~0 " "Converted tri-state buffer \"vga:display\|G1\[0\]~0\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G1\[1\]~1 " "Converted tri-state buffer \"vga:display\|G1\[1\]~1\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G1\[2\]~2 " "Converted tri-state buffer \"vga:display\|G1\[2\]~2\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|G1\[3\]~3 " "Converted tri-state buffer \"vga:display\|G1\[3\]~3\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R1\[0\]~0 " "Converted tri-state buffer \"vga:display\|R1\[0\]~0\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R1\[1\]~1 " "Converted tri-state buffer \"vga:display\|R1\[1\]~1\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R1\[2\]~2 " "Converted tri-state buffer \"vga:display\|R1\[2\]~2\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga:display\|R1\[3\]~3 " "Converted tri-state buffer \"vga:display\|R1\[3\]~3\" feeding internal logic into a wire" {  } { { "vga.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/vga.v" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531566984566 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1531566984566 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1531566985129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ps2:keyboard\|verificare:ver\|sum " "Latch ps2:keyboard\|verificare:ver\|sum has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2:keyboard\|SIPO:registru\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal ps2:keyboard\|SIPO:registru\|count\[2\]" {  } { { "SIPO.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/SIPO.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1531566985160 ""}  } { { "verificare.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/verificare.v" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1531566985160 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1531566986129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/output_files/move.map.smsg " "Generated suppressed messages file E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/move/output_files/move.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1531566986191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531566986316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531566986316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "410 " "Implemented 410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531566986394 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531566986394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "379 " "Implemented 379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531566986394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531566986394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531566986425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 14:16:26 2018 " "Processing ended: Sat Jul 14 14:16:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531566986425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531566986425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531566986425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531566986425 ""}
