# compile vhdl design source files
vhdl xil_defaultlib  "../../../ultrahangos_tavolsagmero.srcs/sources_1/new/jelgenerator.vhd"
vhdl xil_defaultlib  "../../../ultrahangos_tavolsagmero.srcs/sim_1/new/szimulacio_jelgenerator.vhd"

# Do not sort compile order
nosort
