logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[4:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-5 Port_B_Depth-16 Port_B_Width-5 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[4:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-5 Port_B_Depth-16 Port_B_Width-5 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem[67:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-68 Port_B_Depth-8 Port_B_Width-68 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem[67:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-68 Port_B_Depth-8 Port_B_Width-68 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/ram/mem[7:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-7 Port_B_Depth-8 Port_B_Width-7 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem[72:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-72 Port_B_Depth-8 Port_B_Width-72 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem[73:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-74 Port_B_Depth-8 Port_B_Width-74 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[4:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-5 Port_B_Depth-16 Port_B_Width-5 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[4:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-5 Port_B_Depth-16 Port_B_Width-5 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem[70:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-66 Port_B_Depth-16 Port_B_Width-66 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem[12:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-13 Port_B_Depth-16 Port_B_Width-13 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem[72:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-73 Port_B_Depth-16 Port_B_Width-73 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/genblk1.DPRam/mem[8:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-9 Port_B_Depth-16 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem[63:0] Physical_names-[CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-64 Port_B_Depth-16 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/mem[63:0] Physical_names-[CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-64 Port_B_Depth-16 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem[63:0] Physical_names-[DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-3 Port_A_Width-64 Port_B_Depth-3 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem[63:0] Physical_names-[DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-3 Port_A_Width-64 Port_B_Depth-3 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly[7:0] Physical_names-[DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_indly_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly[7:0] Physical_names-[DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly_outdly_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_b_size[8:0] Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_b_size_wrtq_b_size_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-6 Port_A_Width-9 Port_B_Depth-6 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_213/MSC_i_214/gen_fifo_regs[0].nonresettable.fifo[63:0] Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_213/MSC_i_214/gen_fifo_regs[0].nonresettable.fifo_gen_fifo_regs[0].nonresettable.fifo_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_213/MSC_i_214/gen_fifo_regs[0].nonresettable.fifo_gen_fifo_regs[0].nonresettable.fifo_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_213/MSC_i_214/gen_fifo_regs[0].nonresettable.fifo_gen_fifo_regs[0].nonresettable.fifo_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-64 Port_B_Depth-32 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_220/mem[63:0] Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_220/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_220/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_220/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_220/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_220/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_220/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-64 Port_B_Depth-32 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_135/mem[128:0] Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_135/mem_mem_0_1/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_135/mem_mem_0_4/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_135/mem_mem_0_2/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_135/mem_mem_0_0/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_135/mem_mem_0_3/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_135/mem_mem_0_5/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_135/mem_mem_0_6/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-1024 Port_A_Width-129 Port_B_Depth-1024 Port_B_Width-129 RAM_type-0 RAM_Port_type-1 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem[76:0] Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_0/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_1/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-73 Port_B_Depth-256 Port_B_Width-73 RAM_type-0 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_17/MSC_i_20/mem[5:0] Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_17/MSC_i_20/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-2 Port_B_Depth-16 Port_B_Width-2 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem[144:0] Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_1/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_0/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_2/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_3/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-145 Port_B_Depth-512 Port_B_Width-145 RAM_type-0 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem[94:0] Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_7/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-95 Port_B_Depth-16 Port_B_Width-95 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_103/mem[45:0] Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_103/mem_mem_0_0/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_103/mem_mem_0_1/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_103/mem_mem_0_2/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-1024 Port_A_Width-46 Port_B_Depth-1024 Port_B_Width-46 RAM_type-0 RAM_Port_type-1 Memory_Source-3 ECC-0 
logical_instance_name-DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem[69:0] Physical_names-[DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_0/INST_RAM1K20_IP@@DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_1/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-70 Port_B_Depth-512 Port_B_Width-70 RAM_type-0 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-LSRAM_0 Physical_names-[LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1/INST_RAM1K20_IP@@LSRAM_0/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C1/INST_RAM1K20_IP@@] Cascade_type-Depth Port_A_Depth-8192 Port_A_Width-80 Port_B_Depth-8192 Port_B_Width-80 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/_T_1151[31:0] Physical_names-[MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/_T_1151__T_1151_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/_T_1151__T_1151_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/_T_1151__T_1151_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-31 Port_A_Width-32 Port_B_Depth-31 Port_B_Width-32 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/_T_1151_1[31:0] Physical_names-[MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-31 Port_A_Width-32 Port_B_Depth-31 Port_B_Width-32 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/ram[20:0] Physical_names-[MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/ram_ram_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-128 Port_A_Width-21 Port_B_Depth-128 Port_B_Width-21 RAM_type-0 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram[7:0] Physical_names-[MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_ram_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-2048 Port_A_Width-8 Port_B_Depth-2048 Port_B_Width-8 RAM_type-0 RAM_Port_type-1 Memory_Source-3 ECC-0 
logical_instance_name-MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_1[7:0] Physical_names-[MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_1_ram_1_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-2048 Port_A_Width-8 Port_B_Depth-2048 Port_B_Width-8 RAM_type-0 RAM_Port_type-1 Memory_Source-3 ECC-0 
logical_instance_name-MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_2[7:0] Physical_names-[MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_2_ram_2_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-2048 Port_A_Width-8 Port_B_Depth-2048 Port_B_Width-8 RAM_type-0 RAM_Port_type-1 Memory_Source-3 ECC-0 
logical_instance_name-MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_3[7:0] Physical_names-[MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/ram_3_ram_3_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-2048 Port_A_Width-8 Port_B_Depth-2048 Port_B_Width-8 RAM_type-0 RAM_Port_type-1 Memory_Source-3 ECC-0 
logical_instance_name-MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram[31:0] Physical_names-[MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_2/INST_RAM1K20_IP@@MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K20_IP@@MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_3/INST_RAM1K20_IP@@MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/ram_ram_0_1/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-2048 Port_A_Width-32 Port_B_Depth-2048 Port_B_Width-32 RAM_type-0 RAM_Port_type-1 Memory_Source-3 ECC-0 
logical_instance_name-MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/ram[19:0] Physical_names-[MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/ram_ram_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-128 Port_A_Width-20 Port_B_Depth-128 Port_B_Width-20 RAM_type-0 RAM_Port_type-1 Memory_Source-3 ECC-0 
logical_instance_name-SPI_Controller_0/SPI_Controller_0/USPI/URXF/fifo_mem_q[8] Physical_names-[SPI_Controller_0/SPI_Controller_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-9 Port_B_Depth-32 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-SPI_Controller_0/SPI_Controller_0/USPI/UTXF/fifo_mem_q[8] Physical_names-[SPI_Controller_0/SPI_Controller_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-9 Port_B_Depth-32 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
