<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p982" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_982{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_982{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_982{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_982{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_982{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t6_982{left:95px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#t7_982{left:406px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-1.01px;}
#t8_982{left:95px;bottom:1037px;letter-spacing:-0.17px;word-spacing:-0.33px;}
#t9_982{left:95px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ta_982{left:95px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tb_982{left:95px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tc_982{left:95px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#td_982{left:95px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_982{left:95px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_982{left:69px;bottom:904px;}
#tg_982{left:95px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#th_982{left:188px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ti_982{left:95px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tj_982{left:95px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#tk_982{left:95px;bottom:857px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tl_982{left:641px;bottom:857px;letter-spacing:-0.18px;word-spacing:-0.91px;}
#tm_982{left:95px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#tn_982{left:69px;bottom:814px;}
#to_982{left:95px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_982{left:250px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_982{left:95px;bottom:800px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tr_982{left:838px;bottom:807px;}
#ts_982{left:95px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_982{left:95px;bottom:767px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#tu_982{left:69px;bottom:740px;}
#tv_982{left:95px;bottom:744px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tw_982{left:356px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_982{left:95px;bottom:727px;letter-spacing:-0.16px;word-spacing:-0.85px;}
#ty_982{left:95px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tz_982{left:69px;bottom:684px;}
#t10_982{left:95px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_982{left:199px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t12_982{left:95px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_982{left:95px;bottom:654px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t14_982{left:95px;bottom:637px;letter-spacing:-0.13px;word-spacing:-0.38px;}
#t15_982{left:69px;bottom:611px;}
#t16_982{left:95px;bottom:614px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t17_982{left:437px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t18_982{left:95px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t19_982{left:95px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t1a_982{left:95px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_982{left:95px;bottom:547px;letter-spacing:-0.13px;word-spacing:-0.34px;}
#t1c_982{left:69px;bottom:520px;}
#t1d_982{left:95px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t1e_982{left:212px;bottom:524px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#t1f_982{left:95px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1g_982{left:69px;bottom:481px;}
#t1h_982{left:95px;bottom:484px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1i_982{left:408px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_982{left:95px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1k_982{left:742px;bottom:474px;}
#t1l_982{left:69px;bottom:441px;}
#t1m_982{left:95px;bottom:444px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#t1n_982{left:278px;bottom:444px;letter-spacing:-0.16px;word-spacing:-1.07px;}
#t1o_982{left:317px;bottom:444px;letter-spacing:-0.13px;word-spacing:-1px;}
#t1p_982{left:95px;bottom:428px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#t1q_982{left:95px;bottom:405px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#t1r_982{left:95px;bottom:388px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#t1s_982{left:95px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1t_982{left:95px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1u_982{left:95px;bottom:331px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t1v_982{left:95px;bottom:315px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1w_982{left:69px;bottom:288px;}
#t1x_982{left:95px;bottom:292px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1y_982{left:176px;bottom:292px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1z_982{left:95px;bottom:275px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t20_982{left:95px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t21_982{left:95px;bottom:241px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t22_982{left:69px;bottom:192px;letter-spacing:-0.12px;}
#t23_982{left:91px;bottom:192px;letter-spacing:-0.11px;}
#t24_982{left:631px;bottom:192px;}
#t25_982{left:641px;bottom:192px;letter-spacing:-0.11px;}
#t26_982{left:69px;bottom:171px;letter-spacing:-0.16px;}
#t27_982{left:91px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.2px;}
#t28_982{left:91px;bottom:154px;letter-spacing:-0.11px;}
#t29_982{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t2a_982{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t2b_982{left:91px;bottom:116px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_982{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_982{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_982{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_982{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_982{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_982{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_982{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_982{font-size:14px;font-family:NeoSansIntel-Italic_1uk3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts982" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_1uk3;
	src: url("fonts/NeoSansIntel-Italic_1uk3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg982Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg982" style="-webkit-user-select: none;"><object width="935" height="1210" data="982/982.svg" type="image/svg+xml" id="pdf982" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_982" class="t s1_982">26-6 </span><span id="t2_982" class="t s1_982">Vol. 3C </span>
<span id="t3_982" class="t s2_982">VMX NON-ROOT OPERATION </span>
<span id="t4_982" class="t s3_982">Page faults (exceptions with vector 14) are specially treated. When a page fault occurs, a processor consults </span>
<span id="t5_982" class="t s3_982">(1) bit 14 of the exception bitmap; (2) the error code produced with the page fault [PFEC]; (3) the page-fault </span>
<span id="t6_982" class="t s3_982">error-code mask field [PFEC_MASK]; and (4) </span><span id="t7_982" class="t s3_982">the page-fault error-code match field [PFEC_MATCH]. It checks if </span>
<span id="t8_982" class="t s3_982">PFEC &amp; PFEC_MASK = PFEC_MATCH. If there is equality, the specification of bit 14 in the exception bitmap is </span>
<span id="t9_982" class="t s3_982">followed (for example, a VM exit occurs if that bit is set). If there is inequality, the meaning of that bit is </span>
<span id="ta_982" class="t s3_982">reversed (for example, a VM exit occurs if that bit is clear). </span>
<span id="tb_982" class="t s3_982">Thus, if software desires VM exits on all page faults, it can set bit 14 in the exception bitmap to 1 and set the </span>
<span id="tc_982" class="t s3_982">page-fault error-code mask and match fields each to 00000000H. If software desires VM exits on no page </span>
<span id="td_982" class="t s3_982">faults, it can set bit 14 in the exception bitmap to 1, the page-fault error-code mask field to 00000000H, and </span>
<span id="te_982" class="t s3_982">the page-fault error-code match field to FFFFFFFFH. </span>
<span id="tf_982" class="t s4_982">• </span><span id="tg_982" class="t s5_982">Triple fault. </span><span id="th_982" class="t s3_982">A VM exit occurs if the logical processor encounters an exception while attempting to call the </span>
<span id="ti_982" class="t s3_982">double-fault handler and that exception itself does not cause a VM exit due to the exception bitmap. This </span>
<span id="tj_982" class="t s3_982">applies to the case in which the double-fault exception was generated within VMX non-root operation, the case </span>
<span id="tk_982" class="t s3_982">in which the double-fault exception was generated during event injection by VM </span><span id="tl_982" class="t s3_982">entry, and to the case in which </span>
<span id="tm_982" class="t s3_982">VM entry is injecting a double-fault exception. </span>
<span id="tn_982" class="t s4_982">• </span><span id="to_982" class="t s5_982">External interrupts. </span><span id="tp_982" class="t s3_982">An external interrupt causes a VM exit if the “external-interrupt exiting” VM-execution </span>
<span id="tq_982" class="t s3_982">control is 1. (See Section 26.6 for an exception.) Otherwise, the processor handles the interrupt is normally. </span>
<span id="tr_982" class="t s6_982">1 </span>
<span id="ts_982" class="t s3_982">(If a logical processor is in the shutdown state or the wait-for-SIPI state, external interrupts are blocked. The </span>
<span id="tt_982" class="t s3_982">processor does handle the interrupt and no VM exit occurs.) </span>
<span id="tu_982" class="t s4_982">• </span><span id="tv_982" class="t s5_982">Non-maskable interrupts (NMIs). </span><span id="tw_982" class="t s3_982">An NMI causes a VM exit if the “NMI exiting” VM-execution control is 1. </span>
<span id="tx_982" class="t s3_982">Otherwise, it is delivered using descriptor 2 of the IDT. (If a logical processor is in the wait-for-SIPI state, NMIs </span>
<span id="ty_982" class="t s3_982">are blocked. The NMI is not delivered through the IDT and no VM exit occurs.) </span>
<span id="tz_982" class="t s4_982">• </span><span id="t10_982" class="t s5_982">INIT signals. </span><span id="t11_982" class="t s3_982">INIT signals cause VM exits. A logical processor performs none of the operations normally </span>
<span id="t12_982" class="t s3_982">associated with these events. Such exits do not modify register state or clear pending events as they would </span>
<span id="t13_982" class="t s3_982">outside of VMX operation. (If a logical processor is in the wait-for-SIPI state, INIT signals are blocked. They do </span>
<span id="t14_982" class="t s3_982">not cause VM exits in this case.) </span>
<span id="t15_982" class="t s4_982">• </span><span id="t16_982" class="t s5_982">Start-up IPIs (SIPIs). SIPIs cause VM exits. </span><span id="t17_982" class="t s3_982">If a logical processor is not in the wait-for-SIPI activity state </span>
<span id="t18_982" class="t s3_982">when a SIPI arrives, no VM exit occurs and the SIPI is discarded. VM exits due to SIPIs do not perform any of </span>
<span id="t19_982" class="t s3_982">the normal operations associated with those events: they do not modify register state as they would outside of </span>
<span id="t1a_982" class="t s3_982">VMX operation. (If a logical processor is not in the wait-for-SIPI state, SIPIs are blocked. They do not cause </span>
<span id="t1b_982" class="t s3_982">VM exits in this case.) </span>
<span id="t1c_982" class="t s4_982">• </span><span id="t1d_982" class="t s5_982">Task switches. </span><span id="t1e_982" class="t s3_982">Task switches are not allowed in VMX non-root operation. Any attempt to effect a task switch </span>
<span id="t1f_982" class="t s3_982">in VMX non-root operation causes a VM exit. See Section 26.4.2. </span>
<span id="t1g_982" class="t s4_982">• </span><span id="t1h_982" class="t s5_982">System-management interrupts (SMIs). </span><span id="t1i_982" class="t s3_982">If the logical processor is using the dual-monitor treatment of </span>
<span id="t1j_982" class="t s3_982">SMIs and system-management mode (SMM), SMIs cause SMM VM exits. See Section 32.15.2. </span>
<span id="t1k_982" class="t s6_982">2 </span>
<span id="t1l_982" class="t s4_982">• </span><span id="t1m_982" class="t s5_982">VMX-preemption timer. </span><span id="t1n_982" class="t s3_982">A VM </span><span id="t1o_982" class="t s3_982">exit occurs when the timer counts down to zero. See Section 26.5.1 for details </span>
<span id="t1p_982" class="t s3_982">of operation of the VMX-preemption timer. </span>
<span id="t1q_982" class="t s3_982">Debug-trap exceptions and higher priority events take priority over VM exits caused by the VMX-preemption </span>
<span id="t1r_982" class="t s3_982">timer. VM exits caused by the VMX-preemption timer take priority over VM exits caused by the “NMI-window </span>
<span id="t1s_982" class="t s3_982">exiting” VM-execution control and lower priority events. </span>
<span id="t1t_982" class="t s3_982">These VM exits wake a logical processor from the same inactive states as would a non-maskable interrupt. </span>
<span id="t1u_982" class="t s3_982">Specifically, they wake a logical processor from the shutdown state and from the states entered using the HLT </span>
<span id="t1v_982" class="t s3_982">and MWAIT instructions. These VM exits do not occur if the logical processor is in the wait-for-SIPI state. </span>
<span id="t1w_982" class="t s4_982">• </span><span id="t1x_982" class="t s5_982">Bus locks. </span><span id="t1y_982" class="t s3_982">Assertion of a bus lock (see Section 9.1.2) causes a VM exit if the “VMM bus-lock detection” </span>
<span id="t1z_982" class="t s3_982">VM-execution control is 1. Such a VM exit is trap-like because it is generated after execution of an instruction </span>
<span id="t20_982" class="t s3_982">that asserts a bus lock. The VM exit thus does not prevent assertion of the bus lock. These VM exits take </span>
<span id="t21_982" class="t s3_982">priority over system-management interrupts (SMIs), INIT signals, and lower priority events. </span>
<span id="t22_982" class="t s7_982">2. </span><span id="t23_982" class="t s7_982">INT1 and INT3 refer to the instructions with opcodes F1 and CC, respectively, and not to INT </span><span id="t24_982" class="t s8_982">n </span><span id="t25_982" class="t s7_982">with value 1 or 3 for n. </span>
<span id="t26_982" class="t s7_982">1. </span><span id="t27_982" class="t s7_982">Normal handling usually means delivery through the IDT, but it could also mean treatment of the interrupt as a user-interrupt notifi- </span>
<span id="t28_982" class="t s7_982">cation. </span>
<span id="t29_982" class="t s7_982">2. </span><span id="t2a_982" class="t s7_982">Under the dual-monitor treatment of SMIs and SMM, SMIs also cause SMM VM exits if they occur in VMX root operation outside SMM. </span>
<span id="t2b_982" class="t s7_982">If the processor is using the default treatment of SMIs and SMM, SMIs are delivered as described in Section 32.14.1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
