
F446RE_AI_SIN_TEST_v5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075b8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e4  08007788  08007788  00017788  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800816c  0800816c  000207b4  2**0
                  CONTENTS
  4 .ARM          00000008  0800816c  0800816c  0001816c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008174  08008174  000207b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008174  08008174  00018174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008178  08008178  00018178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000007b4  20000000  0800817c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  200007b4  08008930  000207b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  200008f8  08008930  000208f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000207b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e648  00000000  00000000  000207e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000204d  00000000  00000000  0002ee2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c78  00000000  00000000  00030e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b90  00000000  00000000  00031af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024463  00000000  00000000  00032688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eebd  00000000  00000000  00056aeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd607  00000000  00000000  000659a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000cb  00000000  00000000  00142faf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044e4  00000000  00000000  0014307c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200007b4 	.word	0x200007b4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007770 	.word	0x08007770

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200007b8 	.word	0x200007b8
 800020c:	08007770 	.word	0x08007770

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eec:	b5b0      	push	{r4, r5, r7, lr}
 8000eee:	b0d0      	sub	sp, #320	; 0x140
 8000ef0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	char buf[50];
	int buf_len = 0;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
	AI_ALIGNED(4) ai_u8 activations[AI_SIN_MODEL_DATA_ACTIVATIONS_SIZE];

	AI_ALIGNED(4) ai_i8 in_data[AI_SIN_MODEL_IN_1_SIZE_BYTES];
	AI_ALIGNED(4) ai_i8 out_data[AI_SIN_MODEL_OUT_1_SIZE_BYTES];

	ai_handle sin_model = AI_HANDLE_NULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	663b      	str	r3, [r7, #96]	; 0x60

	ai_buffer ai_input[AI_SIN_MODEL_IN_NUM] = AI_SIN_MODEL_IN;
 8000efc:	4b9f      	ldr	r3, [pc, #636]	; (800117c <main+0x290>)
 8000efe:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8000f02:	461d      	mov	r5, r3
 8000f04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f08:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f0c:	e884 0003 	stmia.w	r4, {r0, r1}
	ai_buffer ai_output[AI_SIN_MODEL_OUT_NUM] = AI_SIN_MODEL_OUT;
 8000f10:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000f14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000f18:	4a98      	ldr	r2, [pc, #608]	; (800117c <main+0x290>)
 8000f1a:	461c      	mov	r4, r3
 8000f1c:	4615      	mov	r5, r2
 8000f1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f22:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f26:	e884 0003 	stmia.w	r4, {r0, r1}


	ai_network_params ai_params = {
 8000f2a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000f2e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000f32:	4a93      	ldr	r2, [pc, #588]	; (8001180 <main+0x294>)
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000f3a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000f3e:	2201      	movs	r2, #1
 8000f40:	809a      	strh	r2, [r3, #4]
 8000f42:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000f46:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	80da      	strh	r2, [r3, #6]
 8000f4e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000f52:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000f56:	2201      	movs	r2, #1
 8000f58:	811a      	strh	r2, [r3, #8]
 8000f5a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000f5e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000f62:	f240 5204 	movw	r2, #1284	; 0x504
 8000f66:	60da      	str	r2, [r3, #12]
			AI_SIN_MODEL_DATA_WEIGHTS(ai_sin_model_data_weights_get()),
 8000f68:	f002 fbfc 	bl	8003764 <ai_sin_model_data_weights_get>
 8000f6c:	4602      	mov	r2, r0
	ai_network_params ai_params = {
 8000f6e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000f72:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000f76:	611a      	str	r2, [r3, #16]
 8000f78:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000f7c:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000f80:	2200      	movs	r2, #0
 8000f82:	615a      	str	r2, [r3, #20]
 8000f84:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000f88:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000f8c:	4a7d      	ldr	r2, [pc, #500]	; (8001184 <main+0x298>)
 8000f8e:	619a      	str	r2, [r3, #24]
 8000f90:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000f94:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000f98:	2201      	movs	r2, #1
 8000f9a:	839a      	strh	r2, [r3, #28]
 8000f9c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000fa0:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	83da      	strh	r2, [r3, #30]
 8000fa8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000fac:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	841a      	strh	r2, [r3, #32]
 8000fb4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000fb8:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000fbc:	2280      	movs	r2, #128	; 0x80
 8000fbe:	625a      	str	r2, [r3, #36]	; 0x24
 8000fc0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000fc4:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000fc8:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8000fcc:	629a      	str	r2, [r3, #40]	; 0x28
 8000fce:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000fd2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	62da      	str	r2, [r3, #44]	; 0x2c
			AI_SIN_MODEL_DATA_ACTIVATIONS(activations)
	};

	ai_input[0].n_batches = 1;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	ai_input[0].data = AI_HANDLE_PTR(in_data);
 8000fe0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000fe4:	65bb      	str	r3, [r7, #88]	; 0x58
	ai_output[0].n_batches = 1;
 8000fe6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000fea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000fee:	2201      	movs	r2, #1
 8000ff0:	809a      	strh	r2, [r3, #4]
	ai_output[0].data = AI_HANDLE_PTR(out_data);
 8000ff2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000ff6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000ffa:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8000ffe:	611a      	str	r2, [r3, #16]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001000:	f000 fbfa 	bl	80017f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001004:	f000 f8d0 	bl	80011a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001008:	f000 f9a2 	bl	8001350 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800100c:	f000 f976 	bl	80012fc <MX_USART2_UART_Init>
  MX_CRC_Init();
 8001010:	f000 f93c 	bl	800128c <MX_CRC_Init>
  MX_TIM14_Init();
 8001014:	f000 f94e 	bl	80012b4 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim14);
 8001018:	485b      	ldr	r0, [pc, #364]	; (8001188 <main+0x29c>)
 800101a:	f001 fdbb 	bl	8002b94 <HAL_TIM_Base_Start>

  // Greetings!
  buf_len = sprintf(buf, "\r\n\r\nSTM32 X-Cube-AI test\r\n");
 800101e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001022:	495a      	ldr	r1, [pc, #360]	; (800118c <main+0x2a0>)
 8001024:	4618      	mov	r0, r3
 8001026:	f004 fa31 	bl	800548c <siprintf>
 800102a:	f8c7 0130 	str.w	r0, [r7, #304]	; 0x130
  HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);
 800102e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001032:	b29a      	uxth	r2, r3
 8001034:	f107 01f0 	add.w	r1, r7, #240	; 0xf0
 8001038:	2364      	movs	r3, #100	; 0x64
 800103a:	4855      	ldr	r0, [pc, #340]	; (8001190 <main+0x2a4>)
 800103c:	f001 feff 	bl	8002e3e <HAL_UART_Transmit>

  // Create instance of neural network
  ai_err = ai_sin_model_create(&sin_model, AI_SIN_MODEL_DATA_CONFIG);
 8001040:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f002 fb26 	bl	8003698 <ai_sin_model_create>
 800104c:	4603      	mov	r3, r0
 800104e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  if (ai_err.type != AI_ERROR_NONE)
 8001052:	f897 30ec 	ldrb.w	r3, [r7, #236]	; 0xec
 8001056:	2b00      	cmp	r3, #0
 8001058:	d011      	beq.n	800107e <main+0x192>
  {
	  buf_len = sprintf(buf, "Error: could not create NN instance\r\n");
 800105a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800105e:	494d      	ldr	r1, [pc, #308]	; (8001194 <main+0x2a8>)
 8001060:	4618      	mov	r0, r3
 8001062:	f004 fa13 	bl	800548c <siprintf>
 8001066:	f8c7 0130 	str.w	r0, [r7, #304]	; 0x130
	  HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);
 800106a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800106e:	b29a      	uxth	r2, r3
 8001070:	f107 01f0 	add.w	r1, r7, #240	; 0xf0
 8001074:	2364      	movs	r3, #100	; 0x64
 8001076:	4846      	ldr	r0, [pc, #280]	; (8001190 <main+0x2a4>)
 8001078:	f001 fee1 	bl	8002e3e <HAL_UART_Transmit>
	  while(1);
 800107c:	e7fe      	b.n	800107c <main+0x190>
  }

  // Initialize neural network
  if (!ai_sin_model_init(sin_model, &ai_params))
 800107e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001080:	463a      	mov	r2, r7
 8001082:	4611      	mov	r1, r2
 8001084:	4618      	mov	r0, r3
 8001086:	f002 fb1d 	bl	80036c4 <ai_sin_model_init>
 800108a:	4603      	mov	r3, r0
 800108c:	f083 0301 	eor.w	r3, r3, #1
 8001090:	b2db      	uxtb	r3, r3
 8001092:	2b00      	cmp	r3, #0
 8001094:	d011      	beq.n	80010ba <main+0x1ce>
  {
	  buf_len = sprintf(buf, "Error: could not initialize NN\r\n");
 8001096:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800109a:	493f      	ldr	r1, [pc, #252]	; (8001198 <main+0x2ac>)
 800109c:	4618      	mov	r0, r3
 800109e:	f004 f9f5 	bl	800548c <siprintf>
 80010a2:	f8c7 0130 	str.w	r0, [r7, #304]	; 0x130
	  HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);
 80010a6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80010aa:	b29a      	uxth	r2, r3
 80010ac:	f107 01f0 	add.w	r1, r7, #240	; 0xf0
 80010b0:	2364      	movs	r3, #100	; 0x64
 80010b2:	4837      	ldr	r0, [pc, #220]	; (8001190 <main+0x2a4>)
 80010b4:	f001 fec3 	bl	8002e3e <HAL_UART_Transmit>
	  while(1);
 80010b8:	e7fe      	b.n	80010b8 <main+0x1cc>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Fill input buffer (use test value)
	  for (uint32_t i = 0; i < AI_SIN_MODEL_IN_1_SIZE; i++)
 80010ba:	2300      	movs	r3, #0
 80010bc:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 80010c0:	e00c      	b.n	80010dc <main+0x1f0>
	  {
		  ((ai_float *)in_data)[i] = (ai_float)3.0f;
 80010c2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80010cc:	4413      	add	r3, r2
 80010ce:	4a33      	ldr	r2, [pc, #204]	; (800119c <main+0x2b0>)
 80010d0:	601a      	str	r2, [r3, #0]
	  for (uint32_t i = 0; i < AI_SIN_MODEL_IN_1_SIZE; i++)
 80010d2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80010d6:	3301      	adds	r3, #1
 80010d8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 80010dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d0ee      	beq.n	80010c2 <main+0x1d6>
	  }

	  // Get current timestamp
	  timestamp = htim14.Instance->CNT;
 80010e4:	4b28      	ldr	r3, [pc, #160]	; (8001188 <main+0x29c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

	  // Perform inference
	  nbatch = ai_sin_model_run(sin_model, &ai_input[0], &ai_output[0]);
 80010ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80010f0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80010f4:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80010f8:	4618      	mov	r0, r3
 80010fa:	f002 fb22 	bl	8003742 <ai_sin_model_run>
 80010fe:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128
	  if (nbatch != 1) {
 8001102:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001106:	2b01      	cmp	r3, #1
 8001108:	d010      	beq.n	800112c <main+0x240>
		  buf_len = sprintf(buf, "Error: could not run inference\r\n");
 800110a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800110e:	4924      	ldr	r1, [pc, #144]	; (80011a0 <main+0x2b4>)
 8001110:	4618      	mov	r0, r3
 8001112:	f004 f9bb 	bl	800548c <siprintf>
 8001116:	f8c7 0130 	str.w	r0, [r7, #304]	; 0x130
		  HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);
 800111a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800111e:	b29a      	uxth	r2, r3
 8001120:	f107 01f0 	add.w	r1, r7, #240	; 0xf0
 8001124:	2364      	movs	r3, #100	; 0x64
 8001126:	481a      	ldr	r0, [pc, #104]	; (8001190 <main+0x2a4>)
 8001128:	f001 fe89 	bl	8002e3e <HAL_UART_Transmit>
	  }

	  // Read output (predicted y) of neural network
	  y_val = ((float *)out_data)[0];
 800112c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124

	  // Print output of neural network along with inference time (microseconds)
	  buf_len = sprintf(buf,
 8001136:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800113a:	f7ff fa25 	bl	8000588 <__aeabi_f2d>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
			  "Output: %f | Duration: %lu\r\n",
			  y_val,
			  htim14.Instance->CNT - timestamp);
 8001142:	4911      	ldr	r1, [pc, #68]	; (8001188 <main+0x29c>)
 8001144:	6809      	ldr	r1, [r1, #0]
 8001146:	6a48      	ldr	r0, [r1, #36]	; 0x24
	  buf_len = sprintf(buf,
 8001148:	f8d7 112c 	ldr.w	r1, [r7, #300]	; 0x12c
 800114c:	1a41      	subs	r1, r0, r1
 800114e:	f107 00f0 	add.w	r0, r7, #240	; 0xf0
 8001152:	9100      	str	r1, [sp, #0]
 8001154:	4913      	ldr	r1, [pc, #76]	; (80011a4 <main+0x2b8>)
 8001156:	f004 f999 	bl	800548c <siprintf>
 800115a:	f8c7 0130 	str.w	r0, [r7, #304]	; 0x130
	  HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);
 800115e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001162:	b29a      	uxth	r2, r3
 8001164:	f107 01f0 	add.w	r1, r7, #240	; 0xf0
 8001168:	2364      	movs	r3, #100	; 0x64
 800116a:	4809      	ldr	r0, [pc, #36]	; (8001190 <main+0x2a4>)
 800116c:	f001 fe67 	bl	8002e3e <HAL_UART_Transmit>

	  // Wait before doing it again
	  HAL_Delay(500);
 8001170:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001174:	f000 fbb2 	bl	80018dc <HAL_Delay>
	  for (uint32_t i = 0; i < AI_SIN_MODEL_IN_1_SIZE; i++)
 8001178:	e79f      	b.n	80010ba <main+0x1ce>
 800117a:	bf00      	nop
 800117c:	08007834 	.word	0x08007834
 8001180:	40040440 	.word	0x40040440
 8001184:	00040440 	.word	0x00040440
 8001188:	200007d8 	.word	0x200007d8
 800118c:	08007788 	.word	0x08007788
 8001190:	20000820 	.word	0x20000820
 8001194:	080077a4 	.word	0x080077a4
 8001198:	080077cc 	.word	0x080077cc
 800119c:	40400000 	.word	0x40400000
 80011a0:	080077f0 	.word	0x080077f0
 80011a4:	08007814 	.word	0x08007814

080011a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b094      	sub	sp, #80	; 0x50
 80011ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ae:	f107 031c 	add.w	r3, r7, #28
 80011b2:	2234      	movs	r2, #52	; 0x34
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f003 fc06 	bl	80049c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011bc:	f107 0308 	add.w	r3, r7, #8
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011cc:	2300      	movs	r3, #0
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	4b2c      	ldr	r3, [pc, #176]	; (8001284 <SystemClock_Config+0xdc>)
 80011d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d4:	4a2b      	ldr	r2, [pc, #172]	; (8001284 <SystemClock_Config+0xdc>)
 80011d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011da:	6413      	str	r3, [r2, #64]	; 0x40
 80011dc:	4b29      	ldr	r3, [pc, #164]	; (8001284 <SystemClock_Config+0xdc>)
 80011de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e4:	607b      	str	r3, [r7, #4]
 80011e6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011e8:	2300      	movs	r3, #0
 80011ea:	603b      	str	r3, [r7, #0]
 80011ec:	4b26      	ldr	r3, [pc, #152]	; (8001288 <SystemClock_Config+0xe0>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a25      	ldr	r2, [pc, #148]	; (8001288 <SystemClock_Config+0xe0>)
 80011f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011f6:	6013      	str	r3, [r2, #0]
 80011f8:	4b23      	ldr	r3, [pc, #140]	; (8001288 <SystemClock_Config+0xe0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001200:	603b      	str	r3, [r7, #0]
 8001202:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001204:	2302      	movs	r3, #2
 8001206:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001208:	2301      	movs	r3, #1
 800120a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800120c:	2310      	movs	r3, #16
 800120e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001210:	2302      	movs	r3, #2
 8001212:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001214:	2300      	movs	r3, #0
 8001216:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001218:	2308      	movs	r3, #8
 800121a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800121c:	23b4      	movs	r3, #180	; 0xb4
 800121e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001220:	2302      	movs	r3, #2
 8001222:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001224:	2302      	movs	r3, #2
 8001226:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001228:	2302      	movs	r3, #2
 800122a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800122c:	f107 031c 	add.w	r3, r7, #28
 8001230:	4618      	mov	r0, r3
 8001232:	f001 f9c1 	bl	80025b8 <HAL_RCC_OscConfig>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800123c:	f000 f8f6 	bl	800142c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001240:	f000 fe20 	bl	8001e84 <HAL_PWREx_EnableOverDrive>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800124a:	f000 f8ef 	bl	800142c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800124e:	230f      	movs	r3, #15
 8001250:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001252:	2302      	movs	r3, #2
 8001254:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800125a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800125e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001260:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001264:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001266:	f107 0308 	add.w	r3, r7, #8
 800126a:	2105      	movs	r1, #5
 800126c:	4618      	mov	r0, r3
 800126e:	f000 fe59 	bl	8001f24 <HAL_RCC_ClockConfig>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001278:	f000 f8d8 	bl	800142c <Error_Handler>
  }
}
 800127c:	bf00      	nop
 800127e:	3750      	adds	r7, #80	; 0x50
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40023800 	.word	0x40023800
 8001288:	40007000 	.word	0x40007000

0800128c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001290:	4b06      	ldr	r3, [pc, #24]	; (80012ac <MX_CRC_Init+0x20>)
 8001292:	4a07      	ldr	r2, [pc, #28]	; (80012b0 <MX_CRC_Init+0x24>)
 8001294:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001296:	4805      	ldr	r0, [pc, #20]	; (80012ac <MX_CRC_Init+0x20>)
 8001298:	f000 fc29 	bl	8001aee <HAL_CRC_Init>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80012a2:	f000 f8c3 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	200007d0 	.word	0x200007d0
 80012b0:	40023000 	.word	0x40023000

080012b4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80012b8:	4b0e      	ldr	r3, [pc, #56]	; (80012f4 <MX_TIM14_Init+0x40>)
 80012ba:	4a0f      	ldr	r2, [pc, #60]	; (80012f8 <MX_TIM14_Init+0x44>)
 80012bc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 90 - 1;
 80012be:	4b0d      	ldr	r3, [pc, #52]	; (80012f4 <MX_TIM14_Init+0x40>)
 80012c0:	2259      	movs	r2, #89	; 0x59
 80012c2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012c4:	4b0b      	ldr	r3, [pc, #44]	; (80012f4 <MX_TIM14_Init+0x40>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 80012ca:	4b0a      	ldr	r3, [pc, #40]	; (80012f4 <MX_TIM14_Init+0x40>)
 80012cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012d0:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012d2:	4b08      	ldr	r3, [pc, #32]	; (80012f4 <MX_TIM14_Init+0x40>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012d8:	4b06      	ldr	r3, [pc, #24]	; (80012f4 <MX_TIM14_Init+0x40>)
 80012da:	2200      	movs	r2, #0
 80012dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80012de:	4805      	ldr	r0, [pc, #20]	; (80012f4 <MX_TIM14_Init+0x40>)
 80012e0:	f001 fc08 	bl	8002af4 <HAL_TIM_Base_Init>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 80012ea:	f000 f89f 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	200007d8 	.word	0x200007d8
 80012f8:	40002000 	.word	0x40002000

080012fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001300:	4b11      	ldr	r3, [pc, #68]	; (8001348 <MX_USART2_UART_Init+0x4c>)
 8001302:	4a12      	ldr	r2, [pc, #72]	; (800134c <MX_USART2_UART_Init+0x50>)
 8001304:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001306:	4b10      	ldr	r3, [pc, #64]	; (8001348 <MX_USART2_UART_Init+0x4c>)
 8001308:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800130c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800130e:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <MX_USART2_UART_Init+0x4c>)
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001314:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <MX_USART2_UART_Init+0x4c>)
 8001316:	2200      	movs	r2, #0
 8001318:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800131a:	4b0b      	ldr	r3, [pc, #44]	; (8001348 <MX_USART2_UART_Init+0x4c>)
 800131c:	2200      	movs	r2, #0
 800131e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001320:	4b09      	ldr	r3, [pc, #36]	; (8001348 <MX_USART2_UART_Init+0x4c>)
 8001322:	220c      	movs	r2, #12
 8001324:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001326:	4b08      	ldr	r3, [pc, #32]	; (8001348 <MX_USART2_UART_Init+0x4c>)
 8001328:	2200      	movs	r2, #0
 800132a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800132c:	4b06      	ldr	r3, [pc, #24]	; (8001348 <MX_USART2_UART_Init+0x4c>)
 800132e:	2200      	movs	r2, #0
 8001330:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001332:	4805      	ldr	r0, [pc, #20]	; (8001348 <MX_USART2_UART_Init+0x4c>)
 8001334:	f001 fd36 	bl	8002da4 <HAL_UART_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800133e:	f000 f875 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20000820 	.word	0x20000820
 800134c:	40004400 	.word	0x40004400

08001350 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08a      	sub	sp, #40	; 0x28
 8001354:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001356:	f107 0314 	add.w	r3, r7, #20
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
 8001364:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	613b      	str	r3, [r7, #16]
 800136a:	4b2d      	ldr	r3, [pc, #180]	; (8001420 <MX_GPIO_Init+0xd0>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	4a2c      	ldr	r2, [pc, #176]	; (8001420 <MX_GPIO_Init+0xd0>)
 8001370:	f043 0304 	orr.w	r3, r3, #4
 8001374:	6313      	str	r3, [r2, #48]	; 0x30
 8001376:	4b2a      	ldr	r3, [pc, #168]	; (8001420 <MX_GPIO_Init+0xd0>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	f003 0304 	and.w	r3, r3, #4
 800137e:	613b      	str	r3, [r7, #16]
 8001380:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	4b26      	ldr	r3, [pc, #152]	; (8001420 <MX_GPIO_Init+0xd0>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	4a25      	ldr	r2, [pc, #148]	; (8001420 <MX_GPIO_Init+0xd0>)
 800138c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001390:	6313      	str	r3, [r2, #48]	; 0x30
 8001392:	4b23      	ldr	r3, [pc, #140]	; (8001420 <MX_GPIO_Init+0xd0>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	60bb      	str	r3, [r7, #8]
 80013a2:	4b1f      	ldr	r3, [pc, #124]	; (8001420 <MX_GPIO_Init+0xd0>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	4a1e      	ldr	r2, [pc, #120]	; (8001420 <MX_GPIO_Init+0xd0>)
 80013a8:	f043 0301 	orr.w	r3, r3, #1
 80013ac:	6313      	str	r3, [r2, #48]	; 0x30
 80013ae:	4b1c      	ldr	r3, [pc, #112]	; (8001420 <MX_GPIO_Init+0xd0>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	f003 0301 	and.w	r3, r3, #1
 80013b6:	60bb      	str	r3, [r7, #8]
 80013b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	607b      	str	r3, [r7, #4]
 80013be:	4b18      	ldr	r3, [pc, #96]	; (8001420 <MX_GPIO_Init+0xd0>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	4a17      	ldr	r2, [pc, #92]	; (8001420 <MX_GPIO_Init+0xd0>)
 80013c4:	f043 0302 	orr.w	r3, r3, #2
 80013c8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ca:	4b15      	ldr	r3, [pc, #84]	; (8001420 <MX_GPIO_Init+0xd0>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	f003 0302 	and.w	r3, r3, #2
 80013d2:	607b      	str	r3, [r7, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2120      	movs	r1, #32
 80013da:	4812      	ldr	r0, [pc, #72]	; (8001424 <MX_GPIO_Init+0xd4>)
 80013dc:	f000 fd38 	bl	8001e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013e6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80013ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013f0:	f107 0314 	add.w	r3, r7, #20
 80013f4:	4619      	mov	r1, r3
 80013f6:	480c      	ldr	r0, [pc, #48]	; (8001428 <MX_GPIO_Init+0xd8>)
 80013f8:	f000 fb96 	bl	8001b28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80013fc:	2320      	movs	r3, #32
 80013fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001400:	2301      	movs	r3, #1
 8001402:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	2300      	movs	r3, #0
 8001406:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001408:	2300      	movs	r3, #0
 800140a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800140c:	f107 0314 	add.w	r3, r7, #20
 8001410:	4619      	mov	r1, r3
 8001412:	4804      	ldr	r0, [pc, #16]	; (8001424 <MX_GPIO_Init+0xd4>)
 8001414:	f000 fb88 	bl	8001b28 <HAL_GPIO_Init>

}
 8001418:	bf00      	nop
 800141a:	3728      	adds	r7, #40	; 0x28
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	40023800 	.word	0x40023800
 8001424:	40020000 	.word	0x40020000
 8001428:	40020800 	.word	0x40020800

0800142c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001430:	b672      	cpsid	i
}
 8001432:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001434:	e7fe      	b.n	8001434 <Error_Handler+0x8>
	...

08001438 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	607b      	str	r3, [r7, #4]
 8001442:	4b10      	ldr	r3, [pc, #64]	; (8001484 <HAL_MspInit+0x4c>)
 8001444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001446:	4a0f      	ldr	r2, [pc, #60]	; (8001484 <HAL_MspInit+0x4c>)
 8001448:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800144c:	6453      	str	r3, [r2, #68]	; 0x44
 800144e:	4b0d      	ldr	r3, [pc, #52]	; (8001484 <HAL_MspInit+0x4c>)
 8001450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001452:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001456:	607b      	str	r3, [r7, #4]
 8001458:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	603b      	str	r3, [r7, #0]
 800145e:	4b09      	ldr	r3, [pc, #36]	; (8001484 <HAL_MspInit+0x4c>)
 8001460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001462:	4a08      	ldr	r2, [pc, #32]	; (8001484 <HAL_MspInit+0x4c>)
 8001464:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001468:	6413      	str	r3, [r2, #64]	; 0x40
 800146a:	4b06      	ldr	r3, [pc, #24]	; (8001484 <HAL_MspInit+0x4c>)
 800146c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001472:	603b      	str	r3, [r7, #0]
 8001474:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001476:	2007      	movs	r0, #7
 8001478:	f000 fb06 	bl	8001a88 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800147c:	bf00      	nop
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40023800 	.word	0x40023800

08001488 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a0b      	ldr	r2, [pc, #44]	; (80014c4 <HAL_CRC_MspInit+0x3c>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d10d      	bne.n	80014b6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	4b0a      	ldr	r3, [pc, #40]	; (80014c8 <HAL_CRC_MspInit+0x40>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	4a09      	ldr	r2, [pc, #36]	; (80014c8 <HAL_CRC_MspInit+0x40>)
 80014a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014a8:	6313      	str	r3, [r2, #48]	; 0x30
 80014aa:	4b07      	ldr	r3, [pc, #28]	; (80014c8 <HAL_CRC_MspInit+0x40>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014b2:	60fb      	str	r3, [r7, #12]
 80014b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80014b6:	bf00      	nop
 80014b8:	3714      	adds	r7, #20
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	40023000 	.word	0x40023000
 80014c8:	40023800 	.word	0x40023800

080014cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b085      	sub	sp, #20
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a0b      	ldr	r2, [pc, #44]	; (8001508 <HAL_TIM_Base_MspInit+0x3c>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d10d      	bne.n	80014fa <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	60fb      	str	r3, [r7, #12]
 80014e2:	4b0a      	ldr	r3, [pc, #40]	; (800150c <HAL_TIM_Base_MspInit+0x40>)
 80014e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e6:	4a09      	ldr	r2, [pc, #36]	; (800150c <HAL_TIM_Base_MspInit+0x40>)
 80014e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014ec:	6413      	str	r3, [r2, #64]	; 0x40
 80014ee:	4b07      	ldr	r3, [pc, #28]	; (800150c <HAL_TIM_Base_MspInit+0x40>)
 80014f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014f6:	60fb      	str	r3, [r7, #12]
 80014f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80014fa:	bf00      	nop
 80014fc:	3714      	adds	r7, #20
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	40002000 	.word	0x40002000
 800150c:	40023800 	.word	0x40023800

08001510 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08a      	sub	sp, #40	; 0x28
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001518:	f107 0314 	add.w	r3, r7, #20
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	609a      	str	r2, [r3, #8]
 8001524:	60da      	str	r2, [r3, #12]
 8001526:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a19      	ldr	r2, [pc, #100]	; (8001594 <HAL_UART_MspInit+0x84>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d12b      	bne.n	800158a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	613b      	str	r3, [r7, #16]
 8001536:	4b18      	ldr	r3, [pc, #96]	; (8001598 <HAL_UART_MspInit+0x88>)
 8001538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153a:	4a17      	ldr	r2, [pc, #92]	; (8001598 <HAL_UART_MspInit+0x88>)
 800153c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001540:	6413      	str	r3, [r2, #64]	; 0x40
 8001542:	4b15      	ldr	r3, [pc, #84]	; (8001598 <HAL_UART_MspInit+0x88>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800154a:	613b      	str	r3, [r7, #16]
 800154c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	60fb      	str	r3, [r7, #12]
 8001552:	4b11      	ldr	r3, [pc, #68]	; (8001598 <HAL_UART_MspInit+0x88>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	4a10      	ldr	r2, [pc, #64]	; (8001598 <HAL_UART_MspInit+0x88>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	6313      	str	r3, [r2, #48]	; 0x30
 800155e:	4b0e      	ldr	r3, [pc, #56]	; (8001598 <HAL_UART_MspInit+0x88>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800156a:	230c      	movs	r3, #12
 800156c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156e:	2302      	movs	r3, #2
 8001570:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001572:	2300      	movs	r3, #0
 8001574:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001576:	2303      	movs	r3, #3
 8001578:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800157a:	2307      	movs	r3, #7
 800157c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800157e:	f107 0314 	add.w	r3, r7, #20
 8001582:	4619      	mov	r1, r3
 8001584:	4805      	ldr	r0, [pc, #20]	; (800159c <HAL_UART_MspInit+0x8c>)
 8001586:	f000 facf 	bl	8001b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800158a:	bf00      	nop
 800158c:	3728      	adds	r7, #40	; 0x28
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40004400 	.word	0x40004400
 8001598:	40023800 	.word	0x40023800
 800159c:	40020000 	.word	0x40020000

080015a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015a4:	e7fe      	b.n	80015a4 <NMI_Handler+0x4>

080015a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015a6:	b480      	push	{r7}
 80015a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015aa:	e7fe      	b.n	80015aa <HardFault_Handler+0x4>

080015ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015b0:	e7fe      	b.n	80015b0 <MemManage_Handler+0x4>

080015b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015b2:	b480      	push	{r7}
 80015b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015b6:	e7fe      	b.n	80015b6 <BusFault_Handler+0x4>

080015b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015bc:	e7fe      	b.n	80015bc <UsageFault_Handler+0x4>

080015be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015be:	b480      	push	{r7}
 80015c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015c2:	bf00      	nop
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr

080015cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015d0:	bf00      	nop
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015da:	b480      	push	{r7}
 80015dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015de:	bf00      	nop
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015ec:	f000 f956 	bl	800189c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
	return 1;
 80015f8:	2301      	movs	r3, #1
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <_kill>:

int _kill(int pid, int sig)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800160e:	f003 f99b 	bl	8004948 <__errno>
 8001612:	4603      	mov	r3, r0
 8001614:	2216      	movs	r2, #22
 8001616:	601a      	str	r2, [r3, #0]
	return -1;
 8001618:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800161c:	4618      	mov	r0, r3
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <_exit>:

void _exit (int status)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800162c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f7ff ffe7 	bl	8001604 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001636:	e7fe      	b.n	8001636 <_exit+0x12>

08001638 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	e00a      	b.n	8001660 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800164a:	f3af 8000 	nop.w
 800164e:	4601      	mov	r1, r0
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	1c5a      	adds	r2, r3, #1
 8001654:	60ba      	str	r2, [r7, #8]
 8001656:	b2ca      	uxtb	r2, r1
 8001658:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	3301      	adds	r3, #1
 800165e:	617b      	str	r3, [r7, #20]
 8001660:	697a      	ldr	r2, [r7, #20]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	429a      	cmp	r2, r3
 8001666:	dbf0      	blt.n	800164a <_read+0x12>
	}

return len;
 8001668:	687b      	ldr	r3, [r7, #4]
}
 800166a:	4618      	mov	r0, r3
 800166c:	3718      	adds	r7, #24
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b086      	sub	sp, #24
 8001676:	af00      	add	r7, sp, #0
 8001678:	60f8      	str	r0, [r7, #12]
 800167a:	60b9      	str	r1, [r7, #8]
 800167c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800167e:	2300      	movs	r3, #0
 8001680:	617b      	str	r3, [r7, #20]
 8001682:	e009      	b.n	8001698 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	1c5a      	adds	r2, r3, #1
 8001688:	60ba      	str	r2, [r7, #8]
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	4618      	mov	r0, r3
 800168e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	3301      	adds	r3, #1
 8001696:	617b      	str	r3, [r7, #20]
 8001698:	697a      	ldr	r2, [r7, #20]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	429a      	cmp	r2, r3
 800169e:	dbf1      	blt.n	8001684 <_write+0x12>
	}
	return len;
 80016a0:	687b      	ldr	r3, [r7, #4]
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3718      	adds	r7, #24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <_close>:

int _close(int file)
{
 80016aa:	b480      	push	{r7}
 80016ac:	b083      	sub	sp, #12
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
	return -1;
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
 80016ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016d2:	605a      	str	r2, [r3, #4]
	return 0;
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr

080016e2 <_isatty>:

int _isatty(int file)
{
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
	return 1;
 80016ea:	2301      	movs	r3, #1
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	60b9      	str	r1, [r7, #8]
 8001702:	607a      	str	r2, [r7, #4]
	return 0;
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3714      	adds	r7, #20
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
	...

08001714 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800171c:	4a14      	ldr	r2, [pc, #80]	; (8001770 <_sbrk+0x5c>)
 800171e:	4b15      	ldr	r3, [pc, #84]	; (8001774 <_sbrk+0x60>)
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001728:	4b13      	ldr	r3, [pc, #76]	; (8001778 <_sbrk+0x64>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d102      	bne.n	8001736 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001730:	4b11      	ldr	r3, [pc, #68]	; (8001778 <_sbrk+0x64>)
 8001732:	4a12      	ldr	r2, [pc, #72]	; (800177c <_sbrk+0x68>)
 8001734:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001736:	4b10      	ldr	r3, [pc, #64]	; (8001778 <_sbrk+0x64>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	429a      	cmp	r2, r3
 8001742:	d207      	bcs.n	8001754 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001744:	f003 f900 	bl	8004948 <__errno>
 8001748:	4603      	mov	r3, r0
 800174a:	220c      	movs	r2, #12
 800174c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800174e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001752:	e009      	b.n	8001768 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001754:	4b08      	ldr	r3, [pc, #32]	; (8001778 <_sbrk+0x64>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800175a:	4b07      	ldr	r3, [pc, #28]	; (8001778 <_sbrk+0x64>)
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4413      	add	r3, r2
 8001762:	4a05      	ldr	r2, [pc, #20]	; (8001778 <_sbrk+0x64>)
 8001764:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001766:	68fb      	ldr	r3, [r7, #12]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20020000 	.word	0x20020000
 8001774:	00000800 	.word	0x00000800
 8001778:	20000864 	.word	0x20000864
 800177c:	200008f8 	.word	0x200008f8

08001780 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001784:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <SystemInit+0x20>)
 8001786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800178a:	4a05      	ldr	r2, [pc, #20]	; (80017a0 <SystemInit+0x20>)
 800178c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001790:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001794:	bf00      	nop
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80017a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017dc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017a8:	480d      	ldr	r0, [pc, #52]	; (80017e0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80017aa:	490e      	ldr	r1, [pc, #56]	; (80017e4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80017ac:	4a0e      	ldr	r2, [pc, #56]	; (80017e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017b0:	e002      	b.n	80017b8 <LoopCopyDataInit>

080017b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017b6:	3304      	adds	r3, #4

080017b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017bc:	d3f9      	bcc.n	80017b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017be:	4a0b      	ldr	r2, [pc, #44]	; (80017ec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80017c0:	4c0b      	ldr	r4, [pc, #44]	; (80017f0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80017c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017c4:	e001      	b.n	80017ca <LoopFillZerobss>

080017c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017c8:	3204      	adds	r2, #4

080017ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017cc:	d3fb      	bcc.n	80017c6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017ce:	f7ff ffd7 	bl	8001780 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017d2:	f003 f8bf 	bl	8004954 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017d6:	f7ff fb89 	bl	8000eec <main>
  bx  lr    
 80017da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017e4:	200007b4 	.word	0x200007b4
  ldr r2, =_sidata
 80017e8:	0800817c 	.word	0x0800817c
  ldr r2, =_sbss
 80017ec:	200007b4 	.word	0x200007b4
  ldr r4, =_ebss
 80017f0:	200008f8 	.word	0x200008f8

080017f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017f4:	e7fe      	b.n	80017f4 <ADC_IRQHandler>
	...

080017f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017fc:	4b0e      	ldr	r3, [pc, #56]	; (8001838 <HAL_Init+0x40>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a0d      	ldr	r2, [pc, #52]	; (8001838 <HAL_Init+0x40>)
 8001802:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001806:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001808:	4b0b      	ldr	r3, [pc, #44]	; (8001838 <HAL_Init+0x40>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a0a      	ldr	r2, [pc, #40]	; (8001838 <HAL_Init+0x40>)
 800180e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001812:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001814:	4b08      	ldr	r3, [pc, #32]	; (8001838 <HAL_Init+0x40>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a07      	ldr	r2, [pc, #28]	; (8001838 <HAL_Init+0x40>)
 800181a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800181e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001820:	2003      	movs	r0, #3
 8001822:	f000 f931 	bl	8001a88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001826:	2000      	movs	r0, #0
 8001828:	f000 f808 	bl	800183c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800182c:	f7ff fe04 	bl	8001438 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40023c00 	.word	0x40023c00

0800183c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001844:	4b12      	ldr	r3, [pc, #72]	; (8001890 <HAL_InitTick+0x54>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	4b12      	ldr	r3, [pc, #72]	; (8001894 <HAL_InitTick+0x58>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	4619      	mov	r1, r3
 800184e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001852:	fbb3 f3f1 	udiv	r3, r3, r1
 8001856:	fbb2 f3f3 	udiv	r3, r2, r3
 800185a:	4618      	mov	r0, r3
 800185c:	f000 f93b 	bl	8001ad6 <HAL_SYSTICK_Config>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e00e      	b.n	8001888 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2b0f      	cmp	r3, #15
 800186e:	d80a      	bhi.n	8001886 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001870:	2200      	movs	r2, #0
 8001872:	6879      	ldr	r1, [r7, #4]
 8001874:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001878:	f000 f911 	bl	8001a9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800187c:	4a06      	ldr	r2, [pc, #24]	; (8001898 <HAL_InitTick+0x5c>)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001882:	2300      	movs	r3, #0
 8001884:	e000      	b.n	8001888 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
}
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000000 	.word	0x20000000
 8001894:	20000008 	.word	0x20000008
 8001898:	20000004 	.word	0x20000004

0800189c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018a0:	4b06      	ldr	r3, [pc, #24]	; (80018bc <HAL_IncTick+0x20>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	461a      	mov	r2, r3
 80018a6:	4b06      	ldr	r3, [pc, #24]	; (80018c0 <HAL_IncTick+0x24>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4413      	add	r3, r2
 80018ac:	4a04      	ldr	r2, [pc, #16]	; (80018c0 <HAL_IncTick+0x24>)
 80018ae:	6013      	str	r3, [r2, #0]
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	20000008 	.word	0x20000008
 80018c0:	20000868 	.word	0x20000868

080018c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  return uwTick;
 80018c8:	4b03      	ldr	r3, [pc, #12]	; (80018d8 <HAL_GetTick+0x14>)
 80018ca:	681b      	ldr	r3, [r3, #0]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	20000868 	.word	0x20000868

080018dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018e4:	f7ff ffee 	bl	80018c4 <HAL_GetTick>
 80018e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018f4:	d005      	beq.n	8001902 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018f6:	4b0a      	ldr	r3, [pc, #40]	; (8001920 <HAL_Delay+0x44>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	461a      	mov	r2, r3
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	4413      	add	r3, r2
 8001900:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001902:	bf00      	nop
 8001904:	f7ff ffde 	bl	80018c4 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	429a      	cmp	r2, r3
 8001912:	d8f7      	bhi.n	8001904 <HAL_Delay+0x28>
  {
  }
}
 8001914:	bf00      	nop
 8001916:	bf00      	nop
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000008 	.word	0x20000008

08001924 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001934:	4b0c      	ldr	r3, [pc, #48]	; (8001968 <__NVIC_SetPriorityGrouping+0x44>)
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800193a:	68ba      	ldr	r2, [r7, #8]
 800193c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001940:	4013      	ands	r3, r2
 8001942:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800194c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001950:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001954:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001956:	4a04      	ldr	r2, [pc, #16]	; (8001968 <__NVIC_SetPriorityGrouping+0x44>)
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	60d3      	str	r3, [r2, #12]
}
 800195c:	bf00      	nop
 800195e:	3714      	adds	r7, #20
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr
 8001968:	e000ed00 	.word	0xe000ed00

0800196c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001970:	4b04      	ldr	r3, [pc, #16]	; (8001984 <__NVIC_GetPriorityGrouping+0x18>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	0a1b      	lsrs	r3, r3, #8
 8001976:	f003 0307 	and.w	r3, r3, #7
}
 800197a:	4618      	mov	r0, r3
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	e000ed00 	.word	0xe000ed00

08001988 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	4603      	mov	r3, r0
 8001990:	6039      	str	r1, [r7, #0]
 8001992:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001998:	2b00      	cmp	r3, #0
 800199a:	db0a      	blt.n	80019b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	490c      	ldr	r1, [pc, #48]	; (80019d4 <__NVIC_SetPriority+0x4c>)
 80019a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a6:	0112      	lsls	r2, r2, #4
 80019a8:	b2d2      	uxtb	r2, r2
 80019aa:	440b      	add	r3, r1
 80019ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019b0:	e00a      	b.n	80019c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	b2da      	uxtb	r2, r3
 80019b6:	4908      	ldr	r1, [pc, #32]	; (80019d8 <__NVIC_SetPriority+0x50>)
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	f003 030f 	and.w	r3, r3, #15
 80019be:	3b04      	subs	r3, #4
 80019c0:	0112      	lsls	r2, r2, #4
 80019c2:	b2d2      	uxtb	r2, r2
 80019c4:	440b      	add	r3, r1
 80019c6:	761a      	strb	r2, [r3, #24]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	e000e100 	.word	0xe000e100
 80019d8:	e000ed00 	.word	0xe000ed00

080019dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019dc:	b480      	push	{r7}
 80019de:	b089      	sub	sp, #36	; 0x24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	f1c3 0307 	rsb	r3, r3, #7
 80019f6:	2b04      	cmp	r3, #4
 80019f8:	bf28      	it	cs
 80019fa:	2304      	movcs	r3, #4
 80019fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	3304      	adds	r3, #4
 8001a02:	2b06      	cmp	r3, #6
 8001a04:	d902      	bls.n	8001a0c <NVIC_EncodePriority+0x30>
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	3b03      	subs	r3, #3
 8001a0a:	e000      	b.n	8001a0e <NVIC_EncodePriority+0x32>
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a14:	69bb      	ldr	r3, [r7, #24]
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	43da      	mvns	r2, r3
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	401a      	ands	r2, r3
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2e:	43d9      	mvns	r1, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a34:	4313      	orrs	r3, r2
         );
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3724      	adds	r7, #36	; 0x24
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
	...

08001a44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a54:	d301      	bcc.n	8001a5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a56:	2301      	movs	r3, #1
 8001a58:	e00f      	b.n	8001a7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a5a:	4a0a      	ldr	r2, [pc, #40]	; (8001a84 <SysTick_Config+0x40>)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a62:	210f      	movs	r1, #15
 8001a64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a68:	f7ff ff8e 	bl	8001988 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a6c:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <SysTick_Config+0x40>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a72:	4b04      	ldr	r3, [pc, #16]	; (8001a84 <SysTick_Config+0x40>)
 8001a74:	2207      	movs	r2, #7
 8001a76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	e000e010 	.word	0xe000e010

08001a88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f7ff ff47 	bl	8001924 <__NVIC_SetPriorityGrouping>
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b086      	sub	sp, #24
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	60b9      	str	r1, [r7, #8]
 8001aa8:	607a      	str	r2, [r7, #4]
 8001aaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001aac:	2300      	movs	r3, #0
 8001aae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab0:	f7ff ff5c 	bl	800196c <__NVIC_GetPriorityGrouping>
 8001ab4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	68b9      	ldr	r1, [r7, #8]
 8001aba:	6978      	ldr	r0, [r7, #20]
 8001abc:	f7ff ff8e 	bl	80019dc <NVIC_EncodePriority>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ac6:	4611      	mov	r1, r2
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ff5d 	bl	8001988 <__NVIC_SetPriority>
}
 8001ace:	bf00      	nop
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f7ff ffb0 	bl	8001a44 <SysTick_Config>
 8001ae4:	4603      	mov	r3, r0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b082      	sub	sp, #8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d101      	bne.n	8001b00 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	e00e      	b.n	8001b1e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	795b      	ldrb	r3, [r3, #5]
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d105      	bne.n	8001b16 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f7ff fcb9 	bl	8001488 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2201      	movs	r2, #1
 8001b1a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
	...

08001b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b089      	sub	sp, #36	; 0x24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b36:	2300      	movs	r3, #0
 8001b38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61fb      	str	r3, [r7, #28]
 8001b42:	e165      	b.n	8001e10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b44:	2201      	movs	r2, #1
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	697a      	ldr	r2, [r7, #20]
 8001b54:	4013      	ands	r3, r2
 8001b56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	f040 8154 	bne.w	8001e0a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f003 0303 	and.w	r3, r3, #3
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d005      	beq.n	8001b7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d130      	bne.n	8001bdc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	2203      	movs	r2, #3
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	43db      	mvns	r3, r3
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	68da      	ldr	r2, [r3, #12]
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	69ba      	ldr	r2, [r7, #24]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69ba      	ldr	r2, [r7, #24]
 8001ba8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	43db      	mvns	r3, r3
 8001bba:	69ba      	ldr	r2, [r7, #24]
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	091b      	lsrs	r3, r3, #4
 8001bc6:	f003 0201 	and.w	r2, r3, #1
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f003 0303 	and.w	r3, r3, #3
 8001be4:	2b03      	cmp	r3, #3
 8001be6:	d017      	beq.n	8001c18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	2203      	movs	r2, #3
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	689a      	ldr	r2, [r3, #8]
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f003 0303 	and.w	r3, r3, #3
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d123      	bne.n	8001c6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	08da      	lsrs	r2, r3, #3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3208      	adds	r2, #8
 8001c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	f003 0307 	and.w	r3, r3, #7
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	220f      	movs	r2, #15
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4013      	ands	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	691a      	ldr	r2, [r3, #16]
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	f003 0307 	and.w	r3, r3, #7
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	08da      	lsrs	r2, r3, #3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	3208      	adds	r2, #8
 8001c66:	69b9      	ldr	r1, [r7, #24]
 8001c68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	2203      	movs	r2, #3
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	4013      	ands	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f003 0203 	and.w	r2, r3, #3
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f000 80ae 	beq.w	8001e0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	4b5d      	ldr	r3, [pc, #372]	; (8001e28 <HAL_GPIO_Init+0x300>)
 8001cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb6:	4a5c      	ldr	r2, [pc, #368]	; (8001e28 <HAL_GPIO_Init+0x300>)
 8001cb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cbc:	6453      	str	r3, [r2, #68]	; 0x44
 8001cbe:	4b5a      	ldr	r3, [pc, #360]	; (8001e28 <HAL_GPIO_Init+0x300>)
 8001cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cca:	4a58      	ldr	r2, [pc, #352]	; (8001e2c <HAL_GPIO_Init+0x304>)
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	089b      	lsrs	r3, r3, #2
 8001cd0:	3302      	adds	r3, #2
 8001cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	f003 0303 	and.w	r3, r3, #3
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	220f      	movs	r2, #15
 8001ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce6:	43db      	mvns	r3, r3
 8001ce8:	69ba      	ldr	r2, [r7, #24]
 8001cea:	4013      	ands	r3, r2
 8001cec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a4f      	ldr	r2, [pc, #316]	; (8001e30 <HAL_GPIO_Init+0x308>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d025      	beq.n	8001d42 <HAL_GPIO_Init+0x21a>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a4e      	ldr	r2, [pc, #312]	; (8001e34 <HAL_GPIO_Init+0x30c>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d01f      	beq.n	8001d3e <HAL_GPIO_Init+0x216>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a4d      	ldr	r2, [pc, #308]	; (8001e38 <HAL_GPIO_Init+0x310>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d019      	beq.n	8001d3a <HAL_GPIO_Init+0x212>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a4c      	ldr	r2, [pc, #304]	; (8001e3c <HAL_GPIO_Init+0x314>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d013      	beq.n	8001d36 <HAL_GPIO_Init+0x20e>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a4b      	ldr	r2, [pc, #300]	; (8001e40 <HAL_GPIO_Init+0x318>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d00d      	beq.n	8001d32 <HAL_GPIO_Init+0x20a>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a4a      	ldr	r2, [pc, #296]	; (8001e44 <HAL_GPIO_Init+0x31c>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d007      	beq.n	8001d2e <HAL_GPIO_Init+0x206>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4a49      	ldr	r2, [pc, #292]	; (8001e48 <HAL_GPIO_Init+0x320>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d101      	bne.n	8001d2a <HAL_GPIO_Init+0x202>
 8001d26:	2306      	movs	r3, #6
 8001d28:	e00c      	b.n	8001d44 <HAL_GPIO_Init+0x21c>
 8001d2a:	2307      	movs	r3, #7
 8001d2c:	e00a      	b.n	8001d44 <HAL_GPIO_Init+0x21c>
 8001d2e:	2305      	movs	r3, #5
 8001d30:	e008      	b.n	8001d44 <HAL_GPIO_Init+0x21c>
 8001d32:	2304      	movs	r3, #4
 8001d34:	e006      	b.n	8001d44 <HAL_GPIO_Init+0x21c>
 8001d36:	2303      	movs	r3, #3
 8001d38:	e004      	b.n	8001d44 <HAL_GPIO_Init+0x21c>
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	e002      	b.n	8001d44 <HAL_GPIO_Init+0x21c>
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e000      	b.n	8001d44 <HAL_GPIO_Init+0x21c>
 8001d42:	2300      	movs	r3, #0
 8001d44:	69fa      	ldr	r2, [r7, #28]
 8001d46:	f002 0203 	and.w	r2, r2, #3
 8001d4a:	0092      	lsls	r2, r2, #2
 8001d4c:	4093      	lsls	r3, r2
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d54:	4935      	ldr	r1, [pc, #212]	; (8001e2c <HAL_GPIO_Init+0x304>)
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	089b      	lsrs	r3, r3, #2
 8001d5a:	3302      	adds	r3, #2
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d62:	4b3a      	ldr	r3, [pc, #232]	; (8001e4c <HAL_GPIO_Init+0x324>)
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	43db      	mvns	r3, r3
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d003      	beq.n	8001d86 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d86:	4a31      	ldr	r2, [pc, #196]	; (8001e4c <HAL_GPIO_Init+0x324>)
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d8c:	4b2f      	ldr	r3, [pc, #188]	; (8001e4c <HAL_GPIO_Init+0x324>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	43db      	mvns	r3, r3
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d003      	beq.n	8001db0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001db0:	4a26      	ldr	r2, [pc, #152]	; (8001e4c <HAL_GPIO_Init+0x324>)
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001db6:	4b25      	ldr	r3, [pc, #148]	; (8001e4c <HAL_GPIO_Init+0x324>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d003      	beq.n	8001dda <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dda:	4a1c      	ldr	r2, [pc, #112]	; (8001e4c <HAL_GPIO_Init+0x324>)
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001de0:	4b1a      	ldr	r3, [pc, #104]	; (8001e4c <HAL_GPIO_Init+0x324>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	43db      	mvns	r3, r3
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	4013      	ands	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d003      	beq.n	8001e04 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e04:	4a11      	ldr	r2, [pc, #68]	; (8001e4c <HAL_GPIO_Init+0x324>)
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	61fb      	str	r3, [r7, #28]
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	2b0f      	cmp	r3, #15
 8001e14:	f67f ae96 	bls.w	8001b44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e18:	bf00      	nop
 8001e1a:	bf00      	nop
 8001e1c:	3724      	adds	r7, #36	; 0x24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	40013800 	.word	0x40013800
 8001e30:	40020000 	.word	0x40020000
 8001e34:	40020400 	.word	0x40020400
 8001e38:	40020800 	.word	0x40020800
 8001e3c:	40020c00 	.word	0x40020c00
 8001e40:	40021000 	.word	0x40021000
 8001e44:	40021400 	.word	0x40021400
 8001e48:	40021800 	.word	0x40021800
 8001e4c:	40013c00 	.word	0x40013c00

08001e50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	460b      	mov	r3, r1
 8001e5a:	807b      	strh	r3, [r7, #2]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e60:	787b      	ldrb	r3, [r7, #1]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d003      	beq.n	8001e6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e66:	887a      	ldrh	r2, [r7, #2]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e6c:	e003      	b.n	8001e76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e6e:	887b      	ldrh	r3, [r7, #2]
 8001e70:	041a      	lsls	r2, r3, #16
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	619a      	str	r2, [r3, #24]
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
	...

08001e84 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	603b      	str	r3, [r7, #0]
 8001e92:	4b20      	ldr	r3, [pc, #128]	; (8001f14 <HAL_PWREx_EnableOverDrive+0x90>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	4a1f      	ldr	r2, [pc, #124]	; (8001f14 <HAL_PWREx_EnableOverDrive+0x90>)
 8001e98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e9e:	4b1d      	ldr	r3, [pc, #116]	; (8001f14 <HAL_PWREx_EnableOverDrive+0x90>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea6:	603b      	str	r3, [r7, #0]
 8001ea8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001eaa:	4b1b      	ldr	r3, [pc, #108]	; (8001f18 <HAL_PWREx_EnableOverDrive+0x94>)
 8001eac:	2201      	movs	r2, #1
 8001eae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001eb0:	f7ff fd08 	bl	80018c4 <HAL_GetTick>
 8001eb4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001eb6:	e009      	b.n	8001ecc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001eb8:	f7ff fd04 	bl	80018c4 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ec6:	d901      	bls.n	8001ecc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e01f      	b.n	8001f0c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001ecc:	4b13      	ldr	r3, [pc, #76]	; (8001f1c <HAL_PWREx_EnableOverDrive+0x98>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ed4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ed8:	d1ee      	bne.n	8001eb8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001eda:	4b11      	ldr	r3, [pc, #68]	; (8001f20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001edc:	2201      	movs	r2, #1
 8001ede:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ee0:	f7ff fcf0 	bl	80018c4 <HAL_GetTick>
 8001ee4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001ee6:	e009      	b.n	8001efc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001ee8:	f7ff fcec 	bl	80018c4 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ef6:	d901      	bls.n	8001efc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e007      	b.n	8001f0c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001efc:	4b07      	ldr	r3, [pc, #28]	; (8001f1c <HAL_PWREx_EnableOverDrive+0x98>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f04:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001f08:	d1ee      	bne.n	8001ee8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	40023800 	.word	0x40023800
 8001f18:	420e0040 	.word	0x420e0040
 8001f1c:	40007000 	.word	0x40007000
 8001f20:	420e0044 	.word	0x420e0044

08001f24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d101      	bne.n	8001f38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e0cc      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f38:	4b68      	ldr	r3, [pc, #416]	; (80020dc <HAL_RCC_ClockConfig+0x1b8>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 030f 	and.w	r3, r3, #15
 8001f40:	683a      	ldr	r2, [r7, #0]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d90c      	bls.n	8001f60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f46:	4b65      	ldr	r3, [pc, #404]	; (80020dc <HAL_RCC_ClockConfig+0x1b8>)
 8001f48:	683a      	ldr	r2, [r7, #0]
 8001f4a:	b2d2      	uxtb	r2, r2
 8001f4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f4e:	4b63      	ldr	r3, [pc, #396]	; (80020dc <HAL_RCC_ClockConfig+0x1b8>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 030f 	and.w	r3, r3, #15
 8001f56:	683a      	ldr	r2, [r7, #0]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d001      	beq.n	8001f60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e0b8      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0302 	and.w	r3, r3, #2
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d020      	beq.n	8001fae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0304 	and.w	r3, r3, #4
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d005      	beq.n	8001f84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f78:	4b59      	ldr	r3, [pc, #356]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	4a58      	ldr	r2, [pc, #352]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001f82:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0308 	and.w	r3, r3, #8
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d005      	beq.n	8001f9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f90:	4b53      	ldr	r3, [pc, #332]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	4a52      	ldr	r2, [pc, #328]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f96:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001f9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f9c:	4b50      	ldr	r3, [pc, #320]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	494d      	ldr	r1, [pc, #308]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001faa:	4313      	orrs	r3, r2
 8001fac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d044      	beq.n	8002044 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d107      	bne.n	8001fd2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fc2:	4b47      	ldr	r3, [pc, #284]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d119      	bne.n	8002002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e07f      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d003      	beq.n	8001fe2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001fde:	2b03      	cmp	r3, #3
 8001fe0:	d107      	bne.n	8001ff2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fe2:	4b3f      	ldr	r3, [pc, #252]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d109      	bne.n	8002002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e06f      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff2:	4b3b      	ldr	r3, [pc, #236]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e067      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002002:	4b37      	ldr	r3, [pc, #220]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f023 0203 	bic.w	r2, r3, #3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	4934      	ldr	r1, [pc, #208]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002010:	4313      	orrs	r3, r2
 8002012:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002014:	f7ff fc56 	bl	80018c4 <HAL_GetTick>
 8002018:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800201a:	e00a      	b.n	8002032 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800201c:	f7ff fc52 	bl	80018c4 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	f241 3288 	movw	r2, #5000	; 0x1388
 800202a:	4293      	cmp	r3, r2
 800202c:	d901      	bls.n	8002032 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800202e:	2303      	movs	r3, #3
 8002030:	e04f      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002032:	4b2b      	ldr	r3, [pc, #172]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	f003 020c 	and.w	r2, r3, #12
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	429a      	cmp	r2, r3
 8002042:	d1eb      	bne.n	800201c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002044:	4b25      	ldr	r3, [pc, #148]	; (80020dc <HAL_RCC_ClockConfig+0x1b8>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 030f 	and.w	r3, r3, #15
 800204c:	683a      	ldr	r2, [r7, #0]
 800204e:	429a      	cmp	r2, r3
 8002050:	d20c      	bcs.n	800206c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002052:	4b22      	ldr	r3, [pc, #136]	; (80020dc <HAL_RCC_ClockConfig+0x1b8>)
 8002054:	683a      	ldr	r2, [r7, #0]
 8002056:	b2d2      	uxtb	r2, r2
 8002058:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800205a:	4b20      	ldr	r3, [pc, #128]	; (80020dc <HAL_RCC_ClockConfig+0x1b8>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 030f 	and.w	r3, r3, #15
 8002062:	683a      	ldr	r2, [r7, #0]
 8002064:	429a      	cmp	r2, r3
 8002066:	d001      	beq.n	800206c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e032      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0304 	and.w	r3, r3, #4
 8002074:	2b00      	cmp	r3, #0
 8002076:	d008      	beq.n	800208a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002078:	4b19      	ldr	r3, [pc, #100]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	4916      	ldr	r1, [pc, #88]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002086:	4313      	orrs	r3, r2
 8002088:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0308 	and.w	r3, r3, #8
 8002092:	2b00      	cmp	r3, #0
 8002094:	d009      	beq.n	80020aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002096:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	490e      	ldr	r1, [pc, #56]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 80020a6:	4313      	orrs	r3, r2
 80020a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80020aa:	f000 f855 	bl	8002158 <HAL_RCC_GetSysClockFreq>
 80020ae:	4602      	mov	r2, r0
 80020b0:	4b0b      	ldr	r3, [pc, #44]	; (80020e0 <HAL_RCC_ClockConfig+0x1bc>)
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	091b      	lsrs	r3, r3, #4
 80020b6:	f003 030f 	and.w	r3, r3, #15
 80020ba:	490a      	ldr	r1, [pc, #40]	; (80020e4 <HAL_RCC_ClockConfig+0x1c0>)
 80020bc:	5ccb      	ldrb	r3, [r1, r3]
 80020be:	fa22 f303 	lsr.w	r3, r2, r3
 80020c2:	4a09      	ldr	r2, [pc, #36]	; (80020e8 <HAL_RCC_ClockConfig+0x1c4>)
 80020c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80020c6:	4b09      	ldr	r3, [pc, #36]	; (80020ec <HAL_RCC_ClockConfig+0x1c8>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7ff fbb6 	bl	800183c <HAL_InitTick>

  return HAL_OK;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40023c00 	.word	0x40023c00
 80020e0:	40023800 	.word	0x40023800
 80020e4:	08007850 	.word	0x08007850
 80020e8:	20000000 	.word	0x20000000
 80020ec:	20000004 	.word	0x20000004

080020f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020f4:	4b03      	ldr	r3, [pc, #12]	; (8002104 <HAL_RCC_GetHCLKFreq+0x14>)
 80020f6:	681b      	ldr	r3, [r3, #0]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	20000000 	.word	0x20000000

08002108 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800210c:	f7ff fff0 	bl	80020f0 <HAL_RCC_GetHCLKFreq>
 8002110:	4602      	mov	r2, r0
 8002112:	4b05      	ldr	r3, [pc, #20]	; (8002128 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	0a9b      	lsrs	r3, r3, #10
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	4903      	ldr	r1, [pc, #12]	; (800212c <HAL_RCC_GetPCLK1Freq+0x24>)
 800211e:	5ccb      	ldrb	r3, [r1, r3]
 8002120:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002124:	4618      	mov	r0, r3
 8002126:	bd80      	pop	{r7, pc}
 8002128:	40023800 	.word	0x40023800
 800212c:	08007860 	.word	0x08007860

08002130 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002134:	f7ff ffdc 	bl	80020f0 <HAL_RCC_GetHCLKFreq>
 8002138:	4602      	mov	r2, r0
 800213a:	4b05      	ldr	r3, [pc, #20]	; (8002150 <HAL_RCC_GetPCLK2Freq+0x20>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	0b5b      	lsrs	r3, r3, #13
 8002140:	f003 0307 	and.w	r3, r3, #7
 8002144:	4903      	ldr	r1, [pc, #12]	; (8002154 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002146:	5ccb      	ldrb	r3, [r1, r3]
 8002148:	fa22 f303 	lsr.w	r3, r2, r3
}
 800214c:	4618      	mov	r0, r3
 800214e:	bd80      	pop	{r7, pc}
 8002150:	40023800 	.word	0x40023800
 8002154:	08007860 	.word	0x08007860

08002158 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800215c:	b0ae      	sub	sp, #184	; 0xb8
 800215e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002160:	2300      	movs	r3, #0
 8002162:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8002166:	2300      	movs	r3, #0
 8002168:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800216c:	2300      	movs	r3, #0
 800216e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002172:	2300      	movs	r3, #0
 8002174:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002178:	2300      	movs	r3, #0
 800217a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800217e:	4bcb      	ldr	r3, [pc, #812]	; (80024ac <HAL_RCC_GetSysClockFreq+0x354>)
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f003 030c 	and.w	r3, r3, #12
 8002186:	2b0c      	cmp	r3, #12
 8002188:	f200 8206 	bhi.w	8002598 <HAL_RCC_GetSysClockFreq+0x440>
 800218c:	a201      	add	r2, pc, #4	; (adr r2, 8002194 <HAL_RCC_GetSysClockFreq+0x3c>)
 800218e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002192:	bf00      	nop
 8002194:	080021c9 	.word	0x080021c9
 8002198:	08002599 	.word	0x08002599
 800219c:	08002599 	.word	0x08002599
 80021a0:	08002599 	.word	0x08002599
 80021a4:	080021d1 	.word	0x080021d1
 80021a8:	08002599 	.word	0x08002599
 80021ac:	08002599 	.word	0x08002599
 80021b0:	08002599 	.word	0x08002599
 80021b4:	080021d9 	.word	0x080021d9
 80021b8:	08002599 	.word	0x08002599
 80021bc:	08002599 	.word	0x08002599
 80021c0:	08002599 	.word	0x08002599
 80021c4:	080023c9 	.word	0x080023c9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021c8:	4bb9      	ldr	r3, [pc, #740]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x358>)
 80021ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80021ce:	e1e7      	b.n	80025a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80021d0:	4bb8      	ldr	r3, [pc, #736]	; (80024b4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80021d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80021d6:	e1e3      	b.n	80025a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021d8:	4bb4      	ldr	r3, [pc, #720]	; (80024ac <HAL_RCC_GetSysClockFreq+0x354>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80021e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021e4:	4bb1      	ldr	r3, [pc, #708]	; (80024ac <HAL_RCC_GetSysClockFreq+0x354>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d071      	beq.n	80022d4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021f0:	4bae      	ldr	r3, [pc, #696]	; (80024ac <HAL_RCC_GetSysClockFreq+0x354>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	099b      	lsrs	r3, r3, #6
 80021f6:	2200      	movs	r2, #0
 80021f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80021fc:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002200:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002204:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002208:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800220c:	2300      	movs	r3, #0
 800220e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002212:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002216:	4622      	mov	r2, r4
 8002218:	462b      	mov	r3, r5
 800221a:	f04f 0000 	mov.w	r0, #0
 800221e:	f04f 0100 	mov.w	r1, #0
 8002222:	0159      	lsls	r1, r3, #5
 8002224:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002228:	0150      	lsls	r0, r2, #5
 800222a:	4602      	mov	r2, r0
 800222c:	460b      	mov	r3, r1
 800222e:	4621      	mov	r1, r4
 8002230:	1a51      	subs	r1, r2, r1
 8002232:	6439      	str	r1, [r7, #64]	; 0x40
 8002234:	4629      	mov	r1, r5
 8002236:	eb63 0301 	sbc.w	r3, r3, r1
 800223a:	647b      	str	r3, [r7, #68]	; 0x44
 800223c:	f04f 0200 	mov.w	r2, #0
 8002240:	f04f 0300 	mov.w	r3, #0
 8002244:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002248:	4649      	mov	r1, r9
 800224a:	018b      	lsls	r3, r1, #6
 800224c:	4641      	mov	r1, r8
 800224e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002252:	4641      	mov	r1, r8
 8002254:	018a      	lsls	r2, r1, #6
 8002256:	4641      	mov	r1, r8
 8002258:	1a51      	subs	r1, r2, r1
 800225a:	63b9      	str	r1, [r7, #56]	; 0x38
 800225c:	4649      	mov	r1, r9
 800225e:	eb63 0301 	sbc.w	r3, r3, r1
 8002262:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002264:	f04f 0200 	mov.w	r2, #0
 8002268:	f04f 0300 	mov.w	r3, #0
 800226c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002270:	4649      	mov	r1, r9
 8002272:	00cb      	lsls	r3, r1, #3
 8002274:	4641      	mov	r1, r8
 8002276:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800227a:	4641      	mov	r1, r8
 800227c:	00ca      	lsls	r2, r1, #3
 800227e:	4610      	mov	r0, r2
 8002280:	4619      	mov	r1, r3
 8002282:	4603      	mov	r3, r0
 8002284:	4622      	mov	r2, r4
 8002286:	189b      	adds	r3, r3, r2
 8002288:	633b      	str	r3, [r7, #48]	; 0x30
 800228a:	462b      	mov	r3, r5
 800228c:	460a      	mov	r2, r1
 800228e:	eb42 0303 	adc.w	r3, r2, r3
 8002292:	637b      	str	r3, [r7, #52]	; 0x34
 8002294:	f04f 0200 	mov.w	r2, #0
 8002298:	f04f 0300 	mov.w	r3, #0
 800229c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80022a0:	4629      	mov	r1, r5
 80022a2:	024b      	lsls	r3, r1, #9
 80022a4:	4621      	mov	r1, r4
 80022a6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80022aa:	4621      	mov	r1, r4
 80022ac:	024a      	lsls	r2, r1, #9
 80022ae:	4610      	mov	r0, r2
 80022b0:	4619      	mov	r1, r3
 80022b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80022b6:	2200      	movs	r2, #0
 80022b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80022bc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80022c0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80022c4:	f7fe fc90 	bl	8000be8 <__aeabi_uldivmod>
 80022c8:	4602      	mov	r2, r0
 80022ca:	460b      	mov	r3, r1
 80022cc:	4613      	mov	r3, r2
 80022ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80022d2:	e067      	b.n	80023a4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022d4:	4b75      	ldr	r3, [pc, #468]	; (80024ac <HAL_RCC_GetSysClockFreq+0x354>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	099b      	lsrs	r3, r3, #6
 80022da:	2200      	movs	r2, #0
 80022dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80022e0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80022e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80022e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80022ee:	2300      	movs	r3, #0
 80022f0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80022f2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80022f6:	4622      	mov	r2, r4
 80022f8:	462b      	mov	r3, r5
 80022fa:	f04f 0000 	mov.w	r0, #0
 80022fe:	f04f 0100 	mov.w	r1, #0
 8002302:	0159      	lsls	r1, r3, #5
 8002304:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002308:	0150      	lsls	r0, r2, #5
 800230a:	4602      	mov	r2, r0
 800230c:	460b      	mov	r3, r1
 800230e:	4621      	mov	r1, r4
 8002310:	1a51      	subs	r1, r2, r1
 8002312:	62b9      	str	r1, [r7, #40]	; 0x28
 8002314:	4629      	mov	r1, r5
 8002316:	eb63 0301 	sbc.w	r3, r3, r1
 800231a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800231c:	f04f 0200 	mov.w	r2, #0
 8002320:	f04f 0300 	mov.w	r3, #0
 8002324:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002328:	4649      	mov	r1, r9
 800232a:	018b      	lsls	r3, r1, #6
 800232c:	4641      	mov	r1, r8
 800232e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002332:	4641      	mov	r1, r8
 8002334:	018a      	lsls	r2, r1, #6
 8002336:	4641      	mov	r1, r8
 8002338:	ebb2 0a01 	subs.w	sl, r2, r1
 800233c:	4649      	mov	r1, r9
 800233e:	eb63 0b01 	sbc.w	fp, r3, r1
 8002342:	f04f 0200 	mov.w	r2, #0
 8002346:	f04f 0300 	mov.w	r3, #0
 800234a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800234e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002352:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002356:	4692      	mov	sl, r2
 8002358:	469b      	mov	fp, r3
 800235a:	4623      	mov	r3, r4
 800235c:	eb1a 0303 	adds.w	r3, sl, r3
 8002360:	623b      	str	r3, [r7, #32]
 8002362:	462b      	mov	r3, r5
 8002364:	eb4b 0303 	adc.w	r3, fp, r3
 8002368:	627b      	str	r3, [r7, #36]	; 0x24
 800236a:	f04f 0200 	mov.w	r2, #0
 800236e:	f04f 0300 	mov.w	r3, #0
 8002372:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002376:	4629      	mov	r1, r5
 8002378:	028b      	lsls	r3, r1, #10
 800237a:	4621      	mov	r1, r4
 800237c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002380:	4621      	mov	r1, r4
 8002382:	028a      	lsls	r2, r1, #10
 8002384:	4610      	mov	r0, r2
 8002386:	4619      	mov	r1, r3
 8002388:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800238c:	2200      	movs	r2, #0
 800238e:	673b      	str	r3, [r7, #112]	; 0x70
 8002390:	677a      	str	r2, [r7, #116]	; 0x74
 8002392:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002396:	f7fe fc27 	bl	8000be8 <__aeabi_uldivmod>
 800239a:	4602      	mov	r2, r0
 800239c:	460b      	mov	r3, r1
 800239e:	4613      	mov	r3, r2
 80023a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80023a4:	4b41      	ldr	r3, [pc, #260]	; (80024ac <HAL_RCC_GetSysClockFreq+0x354>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	0c1b      	lsrs	r3, r3, #16
 80023aa:	f003 0303 	and.w	r3, r3, #3
 80023ae:	3301      	adds	r3, #1
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80023b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80023ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80023be:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80023c6:	e0eb      	b.n	80025a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023c8:	4b38      	ldr	r3, [pc, #224]	; (80024ac <HAL_RCC_GetSysClockFreq+0x354>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80023d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023d4:	4b35      	ldr	r3, [pc, #212]	; (80024ac <HAL_RCC_GetSysClockFreq+0x354>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d06b      	beq.n	80024b8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023e0:	4b32      	ldr	r3, [pc, #200]	; (80024ac <HAL_RCC_GetSysClockFreq+0x354>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	099b      	lsrs	r3, r3, #6
 80023e6:	2200      	movs	r2, #0
 80023e8:	66bb      	str	r3, [r7, #104]	; 0x68
 80023ea:	66fa      	str	r2, [r7, #108]	; 0x6c
 80023ec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80023ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023f2:	663b      	str	r3, [r7, #96]	; 0x60
 80023f4:	2300      	movs	r3, #0
 80023f6:	667b      	str	r3, [r7, #100]	; 0x64
 80023f8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80023fc:	4622      	mov	r2, r4
 80023fe:	462b      	mov	r3, r5
 8002400:	f04f 0000 	mov.w	r0, #0
 8002404:	f04f 0100 	mov.w	r1, #0
 8002408:	0159      	lsls	r1, r3, #5
 800240a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800240e:	0150      	lsls	r0, r2, #5
 8002410:	4602      	mov	r2, r0
 8002412:	460b      	mov	r3, r1
 8002414:	4621      	mov	r1, r4
 8002416:	1a51      	subs	r1, r2, r1
 8002418:	61b9      	str	r1, [r7, #24]
 800241a:	4629      	mov	r1, r5
 800241c:	eb63 0301 	sbc.w	r3, r3, r1
 8002420:	61fb      	str	r3, [r7, #28]
 8002422:	f04f 0200 	mov.w	r2, #0
 8002426:	f04f 0300 	mov.w	r3, #0
 800242a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800242e:	4659      	mov	r1, fp
 8002430:	018b      	lsls	r3, r1, #6
 8002432:	4651      	mov	r1, sl
 8002434:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002438:	4651      	mov	r1, sl
 800243a:	018a      	lsls	r2, r1, #6
 800243c:	4651      	mov	r1, sl
 800243e:	ebb2 0801 	subs.w	r8, r2, r1
 8002442:	4659      	mov	r1, fp
 8002444:	eb63 0901 	sbc.w	r9, r3, r1
 8002448:	f04f 0200 	mov.w	r2, #0
 800244c:	f04f 0300 	mov.w	r3, #0
 8002450:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002454:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002458:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800245c:	4690      	mov	r8, r2
 800245e:	4699      	mov	r9, r3
 8002460:	4623      	mov	r3, r4
 8002462:	eb18 0303 	adds.w	r3, r8, r3
 8002466:	613b      	str	r3, [r7, #16]
 8002468:	462b      	mov	r3, r5
 800246a:	eb49 0303 	adc.w	r3, r9, r3
 800246e:	617b      	str	r3, [r7, #20]
 8002470:	f04f 0200 	mov.w	r2, #0
 8002474:	f04f 0300 	mov.w	r3, #0
 8002478:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800247c:	4629      	mov	r1, r5
 800247e:	024b      	lsls	r3, r1, #9
 8002480:	4621      	mov	r1, r4
 8002482:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002486:	4621      	mov	r1, r4
 8002488:	024a      	lsls	r2, r1, #9
 800248a:	4610      	mov	r0, r2
 800248c:	4619      	mov	r1, r3
 800248e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002492:	2200      	movs	r2, #0
 8002494:	65bb      	str	r3, [r7, #88]	; 0x58
 8002496:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002498:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800249c:	f7fe fba4 	bl	8000be8 <__aeabi_uldivmod>
 80024a0:	4602      	mov	r2, r0
 80024a2:	460b      	mov	r3, r1
 80024a4:	4613      	mov	r3, r2
 80024a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80024aa:	e065      	b.n	8002578 <HAL_RCC_GetSysClockFreq+0x420>
 80024ac:	40023800 	.word	0x40023800
 80024b0:	00f42400 	.word	0x00f42400
 80024b4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024b8:	4b3d      	ldr	r3, [pc, #244]	; (80025b0 <HAL_RCC_GetSysClockFreq+0x458>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	099b      	lsrs	r3, r3, #6
 80024be:	2200      	movs	r2, #0
 80024c0:	4618      	mov	r0, r3
 80024c2:	4611      	mov	r1, r2
 80024c4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80024c8:	653b      	str	r3, [r7, #80]	; 0x50
 80024ca:	2300      	movs	r3, #0
 80024cc:	657b      	str	r3, [r7, #84]	; 0x54
 80024ce:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80024d2:	4642      	mov	r2, r8
 80024d4:	464b      	mov	r3, r9
 80024d6:	f04f 0000 	mov.w	r0, #0
 80024da:	f04f 0100 	mov.w	r1, #0
 80024de:	0159      	lsls	r1, r3, #5
 80024e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024e4:	0150      	lsls	r0, r2, #5
 80024e6:	4602      	mov	r2, r0
 80024e8:	460b      	mov	r3, r1
 80024ea:	4641      	mov	r1, r8
 80024ec:	1a51      	subs	r1, r2, r1
 80024ee:	60b9      	str	r1, [r7, #8]
 80024f0:	4649      	mov	r1, r9
 80024f2:	eb63 0301 	sbc.w	r3, r3, r1
 80024f6:	60fb      	str	r3, [r7, #12]
 80024f8:	f04f 0200 	mov.w	r2, #0
 80024fc:	f04f 0300 	mov.w	r3, #0
 8002500:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002504:	4659      	mov	r1, fp
 8002506:	018b      	lsls	r3, r1, #6
 8002508:	4651      	mov	r1, sl
 800250a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800250e:	4651      	mov	r1, sl
 8002510:	018a      	lsls	r2, r1, #6
 8002512:	4651      	mov	r1, sl
 8002514:	1a54      	subs	r4, r2, r1
 8002516:	4659      	mov	r1, fp
 8002518:	eb63 0501 	sbc.w	r5, r3, r1
 800251c:	f04f 0200 	mov.w	r2, #0
 8002520:	f04f 0300 	mov.w	r3, #0
 8002524:	00eb      	lsls	r3, r5, #3
 8002526:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800252a:	00e2      	lsls	r2, r4, #3
 800252c:	4614      	mov	r4, r2
 800252e:	461d      	mov	r5, r3
 8002530:	4643      	mov	r3, r8
 8002532:	18e3      	adds	r3, r4, r3
 8002534:	603b      	str	r3, [r7, #0]
 8002536:	464b      	mov	r3, r9
 8002538:	eb45 0303 	adc.w	r3, r5, r3
 800253c:	607b      	str	r3, [r7, #4]
 800253e:	f04f 0200 	mov.w	r2, #0
 8002542:	f04f 0300 	mov.w	r3, #0
 8002546:	e9d7 4500 	ldrd	r4, r5, [r7]
 800254a:	4629      	mov	r1, r5
 800254c:	028b      	lsls	r3, r1, #10
 800254e:	4621      	mov	r1, r4
 8002550:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002554:	4621      	mov	r1, r4
 8002556:	028a      	lsls	r2, r1, #10
 8002558:	4610      	mov	r0, r2
 800255a:	4619      	mov	r1, r3
 800255c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002560:	2200      	movs	r2, #0
 8002562:	64bb      	str	r3, [r7, #72]	; 0x48
 8002564:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002566:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800256a:	f7fe fb3d 	bl	8000be8 <__aeabi_uldivmod>
 800256e:	4602      	mov	r2, r0
 8002570:	460b      	mov	r3, r1
 8002572:	4613      	mov	r3, r2
 8002574:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002578:	4b0d      	ldr	r3, [pc, #52]	; (80025b0 <HAL_RCC_GetSysClockFreq+0x458>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	0f1b      	lsrs	r3, r3, #28
 800257e:	f003 0307 	and.w	r3, r3, #7
 8002582:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8002586:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800258a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800258e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002592:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002596:	e003      	b.n	80025a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002598:	4b06      	ldr	r3, [pc, #24]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800259a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800259e:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	37b8      	adds	r7, #184	; 0xb8
 80025a8:	46bd      	mov	sp, r7
 80025aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025ae:	bf00      	nop
 80025b0:	40023800 	.word	0x40023800
 80025b4:	00f42400 	.word	0x00f42400

080025b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e28d      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 8083 	beq.w	80026de <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80025d8:	4b94      	ldr	r3, [pc, #592]	; (800282c <HAL_RCC_OscConfig+0x274>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f003 030c 	and.w	r3, r3, #12
 80025e0:	2b04      	cmp	r3, #4
 80025e2:	d019      	beq.n	8002618 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80025e4:	4b91      	ldr	r3, [pc, #580]	; (800282c <HAL_RCC_OscConfig+0x274>)
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80025ec:	2b08      	cmp	r3, #8
 80025ee:	d106      	bne.n	80025fe <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80025f0:	4b8e      	ldr	r3, [pc, #568]	; (800282c <HAL_RCC_OscConfig+0x274>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80025fc:	d00c      	beq.n	8002618 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025fe:	4b8b      	ldr	r3, [pc, #556]	; (800282c <HAL_RCC_OscConfig+0x274>)
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002606:	2b0c      	cmp	r3, #12
 8002608:	d112      	bne.n	8002630 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800260a:	4b88      	ldr	r3, [pc, #544]	; (800282c <HAL_RCC_OscConfig+0x274>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002612:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002616:	d10b      	bne.n	8002630 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002618:	4b84      	ldr	r3, [pc, #528]	; (800282c <HAL_RCC_OscConfig+0x274>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d05b      	beq.n	80026dc <HAL_RCC_OscConfig+0x124>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d157      	bne.n	80026dc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e25a      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002638:	d106      	bne.n	8002648 <HAL_RCC_OscConfig+0x90>
 800263a:	4b7c      	ldr	r3, [pc, #496]	; (800282c <HAL_RCC_OscConfig+0x274>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a7b      	ldr	r2, [pc, #492]	; (800282c <HAL_RCC_OscConfig+0x274>)
 8002640:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002644:	6013      	str	r3, [r2, #0]
 8002646:	e01d      	b.n	8002684 <HAL_RCC_OscConfig+0xcc>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002650:	d10c      	bne.n	800266c <HAL_RCC_OscConfig+0xb4>
 8002652:	4b76      	ldr	r3, [pc, #472]	; (800282c <HAL_RCC_OscConfig+0x274>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a75      	ldr	r2, [pc, #468]	; (800282c <HAL_RCC_OscConfig+0x274>)
 8002658:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800265c:	6013      	str	r3, [r2, #0]
 800265e:	4b73      	ldr	r3, [pc, #460]	; (800282c <HAL_RCC_OscConfig+0x274>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a72      	ldr	r2, [pc, #456]	; (800282c <HAL_RCC_OscConfig+0x274>)
 8002664:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002668:	6013      	str	r3, [r2, #0]
 800266a:	e00b      	b.n	8002684 <HAL_RCC_OscConfig+0xcc>
 800266c:	4b6f      	ldr	r3, [pc, #444]	; (800282c <HAL_RCC_OscConfig+0x274>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a6e      	ldr	r2, [pc, #440]	; (800282c <HAL_RCC_OscConfig+0x274>)
 8002672:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002676:	6013      	str	r3, [r2, #0]
 8002678:	4b6c      	ldr	r3, [pc, #432]	; (800282c <HAL_RCC_OscConfig+0x274>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a6b      	ldr	r2, [pc, #428]	; (800282c <HAL_RCC_OscConfig+0x274>)
 800267e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002682:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d013      	beq.n	80026b4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7ff f91a 	bl	80018c4 <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002694:	f7ff f916 	bl	80018c4 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b64      	cmp	r3, #100	; 0x64
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e21f      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026a6:	4b61      	ldr	r3, [pc, #388]	; (800282c <HAL_RCC_OscConfig+0x274>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d0f0      	beq.n	8002694 <HAL_RCC_OscConfig+0xdc>
 80026b2:	e014      	b.n	80026de <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b4:	f7ff f906 	bl	80018c4 <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026bc:	f7ff f902 	bl	80018c4 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b64      	cmp	r3, #100	; 0x64
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e20b      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ce:	4b57      	ldr	r3, [pc, #348]	; (800282c <HAL_RCC_OscConfig+0x274>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1f0      	bne.n	80026bc <HAL_RCC_OscConfig+0x104>
 80026da:	e000      	b.n	80026de <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d06f      	beq.n	80027ca <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80026ea:	4b50      	ldr	r3, [pc, #320]	; (800282c <HAL_RCC_OscConfig+0x274>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f003 030c 	and.w	r3, r3, #12
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d017      	beq.n	8002726 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80026f6:	4b4d      	ldr	r3, [pc, #308]	; (800282c <HAL_RCC_OscConfig+0x274>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80026fe:	2b08      	cmp	r3, #8
 8002700:	d105      	bne.n	800270e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002702:	4b4a      	ldr	r3, [pc, #296]	; (800282c <HAL_RCC_OscConfig+0x274>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d00b      	beq.n	8002726 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800270e:	4b47      	ldr	r3, [pc, #284]	; (800282c <HAL_RCC_OscConfig+0x274>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002716:	2b0c      	cmp	r3, #12
 8002718:	d11c      	bne.n	8002754 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800271a:	4b44      	ldr	r3, [pc, #272]	; (800282c <HAL_RCC_OscConfig+0x274>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d116      	bne.n	8002754 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002726:	4b41      	ldr	r3, [pc, #260]	; (800282c <HAL_RCC_OscConfig+0x274>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d005      	beq.n	800273e <HAL_RCC_OscConfig+0x186>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	2b01      	cmp	r3, #1
 8002738:	d001      	beq.n	800273e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e1d3      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800273e:	4b3b      	ldr	r3, [pc, #236]	; (800282c <HAL_RCC_OscConfig+0x274>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	691b      	ldr	r3, [r3, #16]
 800274a:	00db      	lsls	r3, r3, #3
 800274c:	4937      	ldr	r1, [pc, #220]	; (800282c <HAL_RCC_OscConfig+0x274>)
 800274e:	4313      	orrs	r3, r2
 8002750:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002752:	e03a      	b.n	80027ca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d020      	beq.n	800279e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800275c:	4b34      	ldr	r3, [pc, #208]	; (8002830 <HAL_RCC_OscConfig+0x278>)
 800275e:	2201      	movs	r2, #1
 8002760:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002762:	f7ff f8af 	bl	80018c4 <HAL_GetTick>
 8002766:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002768:	e008      	b.n	800277c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800276a:	f7ff f8ab 	bl	80018c4 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e1b4      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800277c:	4b2b      	ldr	r3, [pc, #172]	; (800282c <HAL_RCC_OscConfig+0x274>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d0f0      	beq.n	800276a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002788:	4b28      	ldr	r3, [pc, #160]	; (800282c <HAL_RCC_OscConfig+0x274>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	691b      	ldr	r3, [r3, #16]
 8002794:	00db      	lsls	r3, r3, #3
 8002796:	4925      	ldr	r1, [pc, #148]	; (800282c <HAL_RCC_OscConfig+0x274>)
 8002798:	4313      	orrs	r3, r2
 800279a:	600b      	str	r3, [r1, #0]
 800279c:	e015      	b.n	80027ca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800279e:	4b24      	ldr	r3, [pc, #144]	; (8002830 <HAL_RCC_OscConfig+0x278>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a4:	f7ff f88e 	bl	80018c4 <HAL_GetTick>
 80027a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027aa:	e008      	b.n	80027be <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027ac:	f7ff f88a 	bl	80018c4 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d901      	bls.n	80027be <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e193      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027be:	4b1b      	ldr	r3, [pc, #108]	; (800282c <HAL_RCC_OscConfig+0x274>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1f0      	bne.n	80027ac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0308 	and.w	r3, r3, #8
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d036      	beq.n	8002844 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	695b      	ldr	r3, [r3, #20]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d016      	beq.n	800280c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027de:	4b15      	ldr	r3, [pc, #84]	; (8002834 <HAL_RCC_OscConfig+0x27c>)
 80027e0:	2201      	movs	r2, #1
 80027e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e4:	f7ff f86e 	bl	80018c4 <HAL_GetTick>
 80027e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027ea:	e008      	b.n	80027fe <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027ec:	f7ff f86a 	bl	80018c4 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e173      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027fe:	4b0b      	ldr	r3, [pc, #44]	; (800282c <HAL_RCC_OscConfig+0x274>)
 8002800:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002802:	f003 0302 	and.w	r3, r3, #2
 8002806:	2b00      	cmp	r3, #0
 8002808:	d0f0      	beq.n	80027ec <HAL_RCC_OscConfig+0x234>
 800280a:	e01b      	b.n	8002844 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800280c:	4b09      	ldr	r3, [pc, #36]	; (8002834 <HAL_RCC_OscConfig+0x27c>)
 800280e:	2200      	movs	r2, #0
 8002810:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002812:	f7ff f857 	bl	80018c4 <HAL_GetTick>
 8002816:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002818:	e00e      	b.n	8002838 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800281a:	f7ff f853 	bl	80018c4 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d907      	bls.n	8002838 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e15c      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
 800282c:	40023800 	.word	0x40023800
 8002830:	42470000 	.word	0x42470000
 8002834:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002838:	4b8a      	ldr	r3, [pc, #552]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 800283a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800283c:	f003 0302 	and.w	r3, r3, #2
 8002840:	2b00      	cmp	r3, #0
 8002842:	d1ea      	bne.n	800281a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	2b00      	cmp	r3, #0
 800284e:	f000 8097 	beq.w	8002980 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002852:	2300      	movs	r3, #0
 8002854:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002856:	4b83      	ldr	r3, [pc, #524]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 8002858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d10f      	bne.n	8002882 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	60bb      	str	r3, [r7, #8]
 8002866:	4b7f      	ldr	r3, [pc, #508]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 8002868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286a:	4a7e      	ldr	r2, [pc, #504]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 800286c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002870:	6413      	str	r3, [r2, #64]	; 0x40
 8002872:	4b7c      	ldr	r3, [pc, #496]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 8002874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002876:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800287a:	60bb      	str	r3, [r7, #8]
 800287c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800287e:	2301      	movs	r3, #1
 8002880:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002882:	4b79      	ldr	r3, [pc, #484]	; (8002a68 <HAL_RCC_OscConfig+0x4b0>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800288a:	2b00      	cmp	r3, #0
 800288c:	d118      	bne.n	80028c0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800288e:	4b76      	ldr	r3, [pc, #472]	; (8002a68 <HAL_RCC_OscConfig+0x4b0>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a75      	ldr	r2, [pc, #468]	; (8002a68 <HAL_RCC_OscConfig+0x4b0>)
 8002894:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002898:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800289a:	f7ff f813 	bl	80018c4 <HAL_GetTick>
 800289e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a0:	e008      	b.n	80028b4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028a2:	f7ff f80f 	bl	80018c4 <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d901      	bls.n	80028b4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80028b0:	2303      	movs	r3, #3
 80028b2:	e118      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028b4:	4b6c      	ldr	r3, [pc, #432]	; (8002a68 <HAL_RCC_OscConfig+0x4b0>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d0f0      	beq.n	80028a2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d106      	bne.n	80028d6 <HAL_RCC_OscConfig+0x31e>
 80028c8:	4b66      	ldr	r3, [pc, #408]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 80028ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028cc:	4a65      	ldr	r2, [pc, #404]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 80028ce:	f043 0301 	orr.w	r3, r3, #1
 80028d2:	6713      	str	r3, [r2, #112]	; 0x70
 80028d4:	e01c      	b.n	8002910 <HAL_RCC_OscConfig+0x358>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	2b05      	cmp	r3, #5
 80028dc:	d10c      	bne.n	80028f8 <HAL_RCC_OscConfig+0x340>
 80028de:	4b61      	ldr	r3, [pc, #388]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 80028e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028e2:	4a60      	ldr	r2, [pc, #384]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 80028e4:	f043 0304 	orr.w	r3, r3, #4
 80028e8:	6713      	str	r3, [r2, #112]	; 0x70
 80028ea:	4b5e      	ldr	r3, [pc, #376]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 80028ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ee:	4a5d      	ldr	r2, [pc, #372]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 80028f0:	f043 0301 	orr.w	r3, r3, #1
 80028f4:	6713      	str	r3, [r2, #112]	; 0x70
 80028f6:	e00b      	b.n	8002910 <HAL_RCC_OscConfig+0x358>
 80028f8:	4b5a      	ldr	r3, [pc, #360]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 80028fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028fc:	4a59      	ldr	r2, [pc, #356]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 80028fe:	f023 0301 	bic.w	r3, r3, #1
 8002902:	6713      	str	r3, [r2, #112]	; 0x70
 8002904:	4b57      	ldr	r3, [pc, #348]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 8002906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002908:	4a56      	ldr	r2, [pc, #344]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 800290a:	f023 0304 	bic.w	r3, r3, #4
 800290e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d015      	beq.n	8002944 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002918:	f7fe ffd4 	bl	80018c4 <HAL_GetTick>
 800291c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800291e:	e00a      	b.n	8002936 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002920:	f7fe ffd0 	bl	80018c4 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	f241 3288 	movw	r2, #5000	; 0x1388
 800292e:	4293      	cmp	r3, r2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e0d7      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002936:	4b4b      	ldr	r3, [pc, #300]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 8002938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d0ee      	beq.n	8002920 <HAL_RCC_OscConfig+0x368>
 8002942:	e014      	b.n	800296e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002944:	f7fe ffbe 	bl	80018c4 <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800294a:	e00a      	b.n	8002962 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800294c:	f7fe ffba 	bl	80018c4 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	f241 3288 	movw	r2, #5000	; 0x1388
 800295a:	4293      	cmp	r3, r2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e0c1      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002962:	4b40      	ldr	r3, [pc, #256]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 8002964:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1ee      	bne.n	800294c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800296e:	7dfb      	ldrb	r3, [r7, #23]
 8002970:	2b01      	cmp	r3, #1
 8002972:	d105      	bne.n	8002980 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002974:	4b3b      	ldr	r3, [pc, #236]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 8002976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002978:	4a3a      	ldr	r2, [pc, #232]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 800297a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800297e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	699b      	ldr	r3, [r3, #24]
 8002984:	2b00      	cmp	r3, #0
 8002986:	f000 80ad 	beq.w	8002ae4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800298a:	4b36      	ldr	r3, [pc, #216]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f003 030c 	and.w	r3, r3, #12
 8002992:	2b08      	cmp	r3, #8
 8002994:	d060      	beq.n	8002a58 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	2b02      	cmp	r3, #2
 800299c:	d145      	bne.n	8002a2a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800299e:	4b33      	ldr	r3, [pc, #204]	; (8002a6c <HAL_RCC_OscConfig+0x4b4>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a4:	f7fe ff8e 	bl	80018c4 <HAL_GetTick>
 80029a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029ac:	f7fe ff8a 	bl	80018c4 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e093      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029be:	4b29      	ldr	r3, [pc, #164]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1f0      	bne.n	80029ac <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	69da      	ldr	r2, [r3, #28]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a1b      	ldr	r3, [r3, #32]
 80029d2:	431a      	orrs	r2, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d8:	019b      	lsls	r3, r3, #6
 80029da:	431a      	orrs	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e0:	085b      	lsrs	r3, r3, #1
 80029e2:	3b01      	subs	r3, #1
 80029e4:	041b      	lsls	r3, r3, #16
 80029e6:	431a      	orrs	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ec:	061b      	lsls	r3, r3, #24
 80029ee:	431a      	orrs	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f4:	071b      	lsls	r3, r3, #28
 80029f6:	491b      	ldr	r1, [pc, #108]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029fc:	4b1b      	ldr	r3, [pc, #108]	; (8002a6c <HAL_RCC_OscConfig+0x4b4>)
 80029fe:	2201      	movs	r2, #1
 8002a00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a02:	f7fe ff5f 	bl	80018c4 <HAL_GetTick>
 8002a06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a08:	e008      	b.n	8002a1c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a0a:	f7fe ff5b 	bl	80018c4 <HAL_GetTick>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d901      	bls.n	8002a1c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	e064      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a1c:	4b11      	ldr	r3, [pc, #68]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d0f0      	beq.n	8002a0a <HAL_RCC_OscConfig+0x452>
 8002a28:	e05c      	b.n	8002ae4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a2a:	4b10      	ldr	r3, [pc, #64]	; (8002a6c <HAL_RCC_OscConfig+0x4b4>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a30:	f7fe ff48 	bl	80018c4 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a38:	f7fe ff44 	bl	80018c4 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e04d      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a4a:	4b06      	ldr	r3, [pc, #24]	; (8002a64 <HAL_RCC_OscConfig+0x4ac>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f0      	bne.n	8002a38 <HAL_RCC_OscConfig+0x480>
 8002a56:	e045      	b.n	8002ae4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d107      	bne.n	8002a70 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e040      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
 8002a64:	40023800 	.word	0x40023800
 8002a68:	40007000 	.word	0x40007000
 8002a6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a70:	4b1f      	ldr	r3, [pc, #124]	; (8002af0 <HAL_RCC_OscConfig+0x538>)
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	699b      	ldr	r3, [r3, #24]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d030      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d129      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d122      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002aa6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d119      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ab6:	085b      	lsrs	r3, r3, #1
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d10f      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d107      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ada:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d001      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e000      	b.n	8002ae6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3718      	adds	r7, #24
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	40023800 	.word	0x40023800

08002af4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e041      	b.n	8002b8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d106      	bne.n	8002b20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f7fe fcd6 	bl	80014cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2202      	movs	r2, #2
 8002b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	3304      	adds	r3, #4
 8002b30:	4619      	mov	r1, r3
 8002b32:	4610      	mov	r0, r2
 8002b34:	f000 f896 	bl	8002c64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
	...

08002b94 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d001      	beq.n	8002bac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e046      	b.n	8002c3a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2202      	movs	r2, #2
 8002bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a23      	ldr	r2, [pc, #140]	; (8002c48 <HAL_TIM_Base_Start+0xb4>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d022      	beq.n	8002c04 <HAL_TIM_Base_Start+0x70>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bc6:	d01d      	beq.n	8002c04 <HAL_TIM_Base_Start+0x70>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a1f      	ldr	r2, [pc, #124]	; (8002c4c <HAL_TIM_Base_Start+0xb8>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d018      	beq.n	8002c04 <HAL_TIM_Base_Start+0x70>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a1e      	ldr	r2, [pc, #120]	; (8002c50 <HAL_TIM_Base_Start+0xbc>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d013      	beq.n	8002c04 <HAL_TIM_Base_Start+0x70>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a1c      	ldr	r2, [pc, #112]	; (8002c54 <HAL_TIM_Base_Start+0xc0>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d00e      	beq.n	8002c04 <HAL_TIM_Base_Start+0x70>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a1b      	ldr	r2, [pc, #108]	; (8002c58 <HAL_TIM_Base_Start+0xc4>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d009      	beq.n	8002c04 <HAL_TIM_Base_Start+0x70>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a19      	ldr	r2, [pc, #100]	; (8002c5c <HAL_TIM_Base_Start+0xc8>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d004      	beq.n	8002c04 <HAL_TIM_Base_Start+0x70>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a18      	ldr	r2, [pc, #96]	; (8002c60 <HAL_TIM_Base_Start+0xcc>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d111      	bne.n	8002c28 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f003 0307 	and.w	r3, r3, #7
 8002c0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2b06      	cmp	r3, #6
 8002c14:	d010      	beq.n	8002c38 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f042 0201 	orr.w	r2, r2, #1
 8002c24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c26:	e007      	b.n	8002c38 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f042 0201 	orr.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3714      	adds	r7, #20
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	40010000 	.word	0x40010000
 8002c4c:	40000400 	.word	0x40000400
 8002c50:	40000800 	.word	0x40000800
 8002c54:	40000c00 	.word	0x40000c00
 8002c58:	40010400 	.word	0x40010400
 8002c5c:	40014000 	.word	0x40014000
 8002c60:	40001800 	.word	0x40001800

08002c64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a40      	ldr	r2, [pc, #256]	; (8002d78 <TIM_Base_SetConfig+0x114>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d013      	beq.n	8002ca4 <TIM_Base_SetConfig+0x40>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c82:	d00f      	beq.n	8002ca4 <TIM_Base_SetConfig+0x40>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	4a3d      	ldr	r2, [pc, #244]	; (8002d7c <TIM_Base_SetConfig+0x118>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d00b      	beq.n	8002ca4 <TIM_Base_SetConfig+0x40>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	4a3c      	ldr	r2, [pc, #240]	; (8002d80 <TIM_Base_SetConfig+0x11c>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d007      	beq.n	8002ca4 <TIM_Base_SetConfig+0x40>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	4a3b      	ldr	r2, [pc, #236]	; (8002d84 <TIM_Base_SetConfig+0x120>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d003      	beq.n	8002ca4 <TIM_Base_SetConfig+0x40>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	4a3a      	ldr	r2, [pc, #232]	; (8002d88 <TIM_Base_SetConfig+0x124>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d108      	bne.n	8002cb6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002caa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	68fa      	ldr	r2, [r7, #12]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a2f      	ldr	r2, [pc, #188]	; (8002d78 <TIM_Base_SetConfig+0x114>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d02b      	beq.n	8002d16 <TIM_Base_SetConfig+0xb2>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cc4:	d027      	beq.n	8002d16 <TIM_Base_SetConfig+0xb2>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a2c      	ldr	r2, [pc, #176]	; (8002d7c <TIM_Base_SetConfig+0x118>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d023      	beq.n	8002d16 <TIM_Base_SetConfig+0xb2>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a2b      	ldr	r2, [pc, #172]	; (8002d80 <TIM_Base_SetConfig+0x11c>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d01f      	beq.n	8002d16 <TIM_Base_SetConfig+0xb2>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a2a      	ldr	r2, [pc, #168]	; (8002d84 <TIM_Base_SetConfig+0x120>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d01b      	beq.n	8002d16 <TIM_Base_SetConfig+0xb2>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a29      	ldr	r2, [pc, #164]	; (8002d88 <TIM_Base_SetConfig+0x124>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d017      	beq.n	8002d16 <TIM_Base_SetConfig+0xb2>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a28      	ldr	r2, [pc, #160]	; (8002d8c <TIM_Base_SetConfig+0x128>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d013      	beq.n	8002d16 <TIM_Base_SetConfig+0xb2>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a27      	ldr	r2, [pc, #156]	; (8002d90 <TIM_Base_SetConfig+0x12c>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d00f      	beq.n	8002d16 <TIM_Base_SetConfig+0xb2>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a26      	ldr	r2, [pc, #152]	; (8002d94 <TIM_Base_SetConfig+0x130>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d00b      	beq.n	8002d16 <TIM_Base_SetConfig+0xb2>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a25      	ldr	r2, [pc, #148]	; (8002d98 <TIM_Base_SetConfig+0x134>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d007      	beq.n	8002d16 <TIM_Base_SetConfig+0xb2>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a24      	ldr	r2, [pc, #144]	; (8002d9c <TIM_Base_SetConfig+0x138>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d003      	beq.n	8002d16 <TIM_Base_SetConfig+0xb2>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a23      	ldr	r2, [pc, #140]	; (8002da0 <TIM_Base_SetConfig+0x13c>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d108      	bne.n	8002d28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	68fa      	ldr	r2, [r7, #12]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	68fa      	ldr	r2, [r7, #12]
 8002d3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	689a      	ldr	r2, [r3, #8]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4a0a      	ldr	r2, [pc, #40]	; (8002d78 <TIM_Base_SetConfig+0x114>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d003      	beq.n	8002d5c <TIM_Base_SetConfig+0xf8>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a0c      	ldr	r2, [pc, #48]	; (8002d88 <TIM_Base_SetConfig+0x124>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d103      	bne.n	8002d64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	691a      	ldr	r2, [r3, #16]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	615a      	str	r2, [r3, #20]
}
 8002d6a:	bf00      	nop
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	40010000 	.word	0x40010000
 8002d7c:	40000400 	.word	0x40000400
 8002d80:	40000800 	.word	0x40000800
 8002d84:	40000c00 	.word	0x40000c00
 8002d88:	40010400 	.word	0x40010400
 8002d8c:	40014000 	.word	0x40014000
 8002d90:	40014400 	.word	0x40014400
 8002d94:	40014800 	.word	0x40014800
 8002d98:	40001800 	.word	0x40001800
 8002d9c:	40001c00 	.word	0x40001c00
 8002da0:	40002000 	.word	0x40002000

08002da4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d101      	bne.n	8002db6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e03f      	b.n	8002e36 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d106      	bne.n	8002dd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f7fe fba0 	bl	8001510 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2224      	movs	r2, #36	; 0x24
 8002dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68da      	ldr	r2, [r3, #12]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002de6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 f929 	bl	8003040 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	691a      	ldr	r2, [r3, #16]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002dfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	695a      	ldr	r2, [r3, #20]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68da      	ldr	r2, [r3, #12]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002e1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2220      	movs	r2, #32
 8002e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2220      	movs	r2, #32
 8002e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e3e:	b580      	push	{r7, lr}
 8002e40:	b08a      	sub	sp, #40	; 0x28
 8002e42:	af02      	add	r7, sp, #8
 8002e44:	60f8      	str	r0, [r7, #12]
 8002e46:	60b9      	str	r1, [r7, #8]
 8002e48:	603b      	str	r3, [r7, #0]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	2b20      	cmp	r3, #32
 8002e5c:	d17c      	bne.n	8002f58 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d002      	beq.n	8002e6a <HAL_UART_Transmit+0x2c>
 8002e64:	88fb      	ldrh	r3, [r7, #6]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e075      	b.n	8002f5a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d101      	bne.n	8002e7c <HAL_UART_Transmit+0x3e>
 8002e78:	2302      	movs	r3, #2
 8002e7a:	e06e      	b.n	8002f5a <HAL_UART_Transmit+0x11c>
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2200      	movs	r2, #0
 8002e88:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2221      	movs	r2, #33	; 0x21
 8002e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e92:	f7fe fd17 	bl	80018c4 <HAL_GetTick>
 8002e96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	88fa      	ldrh	r2, [r7, #6]
 8002e9c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	88fa      	ldrh	r2, [r7, #6]
 8002ea2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eac:	d108      	bne.n	8002ec0 <HAL_UART_Transmit+0x82>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	691b      	ldr	r3, [r3, #16]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d104      	bne.n	8002ec0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	61bb      	str	r3, [r7, #24]
 8002ebe:	e003      	b.n	8002ec8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002ed0:	e02a      	b.n	8002f28 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	9300      	str	r3, [sp, #0]
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	2180      	movs	r1, #128	; 0x80
 8002edc:	68f8      	ldr	r0, [r7, #12]
 8002ede:	f000 f840 	bl	8002f62 <UART_WaitOnFlagUntilTimeout>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e036      	b.n	8002f5a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d10b      	bne.n	8002f0a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	881b      	ldrh	r3, [r3, #0]
 8002ef6:	461a      	mov	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	3302      	adds	r3, #2
 8002f06:	61bb      	str	r3, [r7, #24]
 8002f08:	e007      	b.n	8002f1a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	781a      	ldrb	r2, [r3, #0]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	3301      	adds	r3, #1
 8002f18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	3b01      	subs	r3, #1
 8002f22:	b29a      	uxth	r2, r3
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1cf      	bne.n	8002ed2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	2140      	movs	r1, #64	; 0x40
 8002f3c:	68f8      	ldr	r0, [r7, #12]
 8002f3e:	f000 f810 	bl	8002f62 <UART_WaitOnFlagUntilTimeout>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002f48:	2303      	movs	r3, #3
 8002f4a:	e006      	b.n	8002f5a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2220      	movs	r2, #32
 8002f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002f54:	2300      	movs	r3, #0
 8002f56:	e000      	b.n	8002f5a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002f58:	2302      	movs	r3, #2
  }
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3720      	adds	r7, #32
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002f62:	b580      	push	{r7, lr}
 8002f64:	b090      	sub	sp, #64	; 0x40
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	60f8      	str	r0, [r7, #12]
 8002f6a:	60b9      	str	r1, [r7, #8]
 8002f6c:	603b      	str	r3, [r7, #0]
 8002f6e:	4613      	mov	r3, r2
 8002f70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f72:	e050      	b.n	8003016 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f7a:	d04c      	beq.n	8003016 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002f7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d007      	beq.n	8002f92 <UART_WaitOnFlagUntilTimeout+0x30>
 8002f82:	f7fe fc9f 	bl	80018c4 <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d241      	bcs.n	8003016 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	330c      	adds	r3, #12
 8002f98:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f9c:	e853 3f00 	ldrex	r3, [r3]
 8002fa0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	330c      	adds	r3, #12
 8002fb0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002fb2:	637a      	str	r2, [r7, #52]	; 0x34
 8002fb4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fb6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002fb8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002fba:	e841 2300 	strex	r3, r2, [r1]
 8002fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1e5      	bne.n	8002f92 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	3314      	adds	r3, #20
 8002fcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	e853 3f00 	ldrex	r3, [r3]
 8002fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	f023 0301 	bic.w	r3, r3, #1
 8002fdc:	63bb      	str	r3, [r7, #56]	; 0x38
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	3314      	adds	r3, #20
 8002fe4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002fe6:	623a      	str	r2, [r7, #32]
 8002fe8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fea:	69f9      	ldr	r1, [r7, #28]
 8002fec:	6a3a      	ldr	r2, [r7, #32]
 8002fee:	e841 2300 	strex	r3, r2, [r1]
 8002ff2:	61bb      	str	r3, [r7, #24]
   return(result);
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1e5      	bne.n	8002fc6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2220      	movs	r2, #32
 8002ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2220      	movs	r2, #32
 8003006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e00f      	b.n	8003036 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	4013      	ands	r3, r2
 8003020:	68ba      	ldr	r2, [r7, #8]
 8003022:	429a      	cmp	r2, r3
 8003024:	bf0c      	ite	eq
 8003026:	2301      	moveq	r3, #1
 8003028:	2300      	movne	r3, #0
 800302a:	b2db      	uxtb	r3, r3
 800302c:	461a      	mov	r2, r3
 800302e:	79fb      	ldrb	r3, [r7, #7]
 8003030:	429a      	cmp	r2, r3
 8003032:	d09f      	beq.n	8002f74 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3740      	adds	r7, #64	; 0x40
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
	...

08003040 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003040:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003044:	b0c0      	sub	sp, #256	; 0x100
 8003046:	af00      	add	r7, sp, #0
 8003048:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800304c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	691b      	ldr	r3, [r3, #16]
 8003054:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800305c:	68d9      	ldr	r1, [r3, #12]
 800305e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	ea40 0301 	orr.w	r3, r0, r1
 8003068:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800306a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	431a      	orrs	r2, r3
 8003078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	431a      	orrs	r2, r3
 8003080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003084:	69db      	ldr	r3, [r3, #28]
 8003086:	4313      	orrs	r3, r2
 8003088:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800308c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003098:	f021 010c 	bic.w	r1, r1, #12
 800309c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80030a6:	430b      	orrs	r3, r1
 80030a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80030b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030ba:	6999      	ldr	r1, [r3, #24]
 80030bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	ea40 0301 	orr.w	r3, r0, r1
 80030c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80030c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	4b8f      	ldr	r3, [pc, #572]	; (800330c <UART_SetConfig+0x2cc>)
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d005      	beq.n	80030e0 <UART_SetConfig+0xa0>
 80030d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	4b8d      	ldr	r3, [pc, #564]	; (8003310 <UART_SetConfig+0x2d0>)
 80030dc:	429a      	cmp	r2, r3
 80030de:	d104      	bne.n	80030ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80030e0:	f7ff f826 	bl	8002130 <HAL_RCC_GetPCLK2Freq>
 80030e4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80030e8:	e003      	b.n	80030f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80030ea:	f7ff f80d 	bl	8002108 <HAL_RCC_GetPCLK1Freq>
 80030ee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030f6:	69db      	ldr	r3, [r3, #28]
 80030f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030fc:	f040 810c 	bne.w	8003318 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003100:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003104:	2200      	movs	r2, #0
 8003106:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800310a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800310e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003112:	4622      	mov	r2, r4
 8003114:	462b      	mov	r3, r5
 8003116:	1891      	adds	r1, r2, r2
 8003118:	65b9      	str	r1, [r7, #88]	; 0x58
 800311a:	415b      	adcs	r3, r3
 800311c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800311e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003122:	4621      	mov	r1, r4
 8003124:	eb12 0801 	adds.w	r8, r2, r1
 8003128:	4629      	mov	r1, r5
 800312a:	eb43 0901 	adc.w	r9, r3, r1
 800312e:	f04f 0200 	mov.w	r2, #0
 8003132:	f04f 0300 	mov.w	r3, #0
 8003136:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800313a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800313e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003142:	4690      	mov	r8, r2
 8003144:	4699      	mov	r9, r3
 8003146:	4623      	mov	r3, r4
 8003148:	eb18 0303 	adds.w	r3, r8, r3
 800314c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003150:	462b      	mov	r3, r5
 8003152:	eb49 0303 	adc.w	r3, r9, r3
 8003156:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800315a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003166:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800316a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800316e:	460b      	mov	r3, r1
 8003170:	18db      	adds	r3, r3, r3
 8003172:	653b      	str	r3, [r7, #80]	; 0x50
 8003174:	4613      	mov	r3, r2
 8003176:	eb42 0303 	adc.w	r3, r2, r3
 800317a:	657b      	str	r3, [r7, #84]	; 0x54
 800317c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003180:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003184:	f7fd fd30 	bl	8000be8 <__aeabi_uldivmod>
 8003188:	4602      	mov	r2, r0
 800318a:	460b      	mov	r3, r1
 800318c:	4b61      	ldr	r3, [pc, #388]	; (8003314 <UART_SetConfig+0x2d4>)
 800318e:	fba3 2302 	umull	r2, r3, r3, r2
 8003192:	095b      	lsrs	r3, r3, #5
 8003194:	011c      	lsls	r4, r3, #4
 8003196:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800319a:	2200      	movs	r2, #0
 800319c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80031a0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80031a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80031a8:	4642      	mov	r2, r8
 80031aa:	464b      	mov	r3, r9
 80031ac:	1891      	adds	r1, r2, r2
 80031ae:	64b9      	str	r1, [r7, #72]	; 0x48
 80031b0:	415b      	adcs	r3, r3
 80031b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80031b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80031b8:	4641      	mov	r1, r8
 80031ba:	eb12 0a01 	adds.w	sl, r2, r1
 80031be:	4649      	mov	r1, r9
 80031c0:	eb43 0b01 	adc.w	fp, r3, r1
 80031c4:	f04f 0200 	mov.w	r2, #0
 80031c8:	f04f 0300 	mov.w	r3, #0
 80031cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80031d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80031d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80031d8:	4692      	mov	sl, r2
 80031da:	469b      	mov	fp, r3
 80031dc:	4643      	mov	r3, r8
 80031de:	eb1a 0303 	adds.w	r3, sl, r3
 80031e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80031e6:	464b      	mov	r3, r9
 80031e8:	eb4b 0303 	adc.w	r3, fp, r3
 80031ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80031f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80031fc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003200:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003204:	460b      	mov	r3, r1
 8003206:	18db      	adds	r3, r3, r3
 8003208:	643b      	str	r3, [r7, #64]	; 0x40
 800320a:	4613      	mov	r3, r2
 800320c:	eb42 0303 	adc.w	r3, r2, r3
 8003210:	647b      	str	r3, [r7, #68]	; 0x44
 8003212:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003216:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800321a:	f7fd fce5 	bl	8000be8 <__aeabi_uldivmod>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	4611      	mov	r1, r2
 8003224:	4b3b      	ldr	r3, [pc, #236]	; (8003314 <UART_SetConfig+0x2d4>)
 8003226:	fba3 2301 	umull	r2, r3, r3, r1
 800322a:	095b      	lsrs	r3, r3, #5
 800322c:	2264      	movs	r2, #100	; 0x64
 800322e:	fb02 f303 	mul.w	r3, r2, r3
 8003232:	1acb      	subs	r3, r1, r3
 8003234:	00db      	lsls	r3, r3, #3
 8003236:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800323a:	4b36      	ldr	r3, [pc, #216]	; (8003314 <UART_SetConfig+0x2d4>)
 800323c:	fba3 2302 	umull	r2, r3, r3, r2
 8003240:	095b      	lsrs	r3, r3, #5
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003248:	441c      	add	r4, r3
 800324a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800324e:	2200      	movs	r2, #0
 8003250:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003254:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003258:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800325c:	4642      	mov	r2, r8
 800325e:	464b      	mov	r3, r9
 8003260:	1891      	adds	r1, r2, r2
 8003262:	63b9      	str	r1, [r7, #56]	; 0x38
 8003264:	415b      	adcs	r3, r3
 8003266:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003268:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800326c:	4641      	mov	r1, r8
 800326e:	1851      	adds	r1, r2, r1
 8003270:	6339      	str	r1, [r7, #48]	; 0x30
 8003272:	4649      	mov	r1, r9
 8003274:	414b      	adcs	r3, r1
 8003276:	637b      	str	r3, [r7, #52]	; 0x34
 8003278:	f04f 0200 	mov.w	r2, #0
 800327c:	f04f 0300 	mov.w	r3, #0
 8003280:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003284:	4659      	mov	r1, fp
 8003286:	00cb      	lsls	r3, r1, #3
 8003288:	4651      	mov	r1, sl
 800328a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800328e:	4651      	mov	r1, sl
 8003290:	00ca      	lsls	r2, r1, #3
 8003292:	4610      	mov	r0, r2
 8003294:	4619      	mov	r1, r3
 8003296:	4603      	mov	r3, r0
 8003298:	4642      	mov	r2, r8
 800329a:	189b      	adds	r3, r3, r2
 800329c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80032a0:	464b      	mov	r3, r9
 80032a2:	460a      	mov	r2, r1
 80032a4:	eb42 0303 	adc.w	r3, r2, r3
 80032a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80032ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80032b8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80032bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80032c0:	460b      	mov	r3, r1
 80032c2:	18db      	adds	r3, r3, r3
 80032c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80032c6:	4613      	mov	r3, r2
 80032c8:	eb42 0303 	adc.w	r3, r2, r3
 80032cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80032d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80032d6:	f7fd fc87 	bl	8000be8 <__aeabi_uldivmod>
 80032da:	4602      	mov	r2, r0
 80032dc:	460b      	mov	r3, r1
 80032de:	4b0d      	ldr	r3, [pc, #52]	; (8003314 <UART_SetConfig+0x2d4>)
 80032e0:	fba3 1302 	umull	r1, r3, r3, r2
 80032e4:	095b      	lsrs	r3, r3, #5
 80032e6:	2164      	movs	r1, #100	; 0x64
 80032e8:	fb01 f303 	mul.w	r3, r1, r3
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	3332      	adds	r3, #50	; 0x32
 80032f2:	4a08      	ldr	r2, [pc, #32]	; (8003314 <UART_SetConfig+0x2d4>)
 80032f4:	fba2 2303 	umull	r2, r3, r2, r3
 80032f8:	095b      	lsrs	r3, r3, #5
 80032fa:	f003 0207 	and.w	r2, r3, #7
 80032fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4422      	add	r2, r4
 8003306:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003308:	e105      	b.n	8003516 <UART_SetConfig+0x4d6>
 800330a:	bf00      	nop
 800330c:	40011000 	.word	0x40011000
 8003310:	40011400 	.word	0x40011400
 8003314:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003318:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800331c:	2200      	movs	r2, #0
 800331e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003322:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003326:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800332a:	4642      	mov	r2, r8
 800332c:	464b      	mov	r3, r9
 800332e:	1891      	adds	r1, r2, r2
 8003330:	6239      	str	r1, [r7, #32]
 8003332:	415b      	adcs	r3, r3
 8003334:	627b      	str	r3, [r7, #36]	; 0x24
 8003336:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800333a:	4641      	mov	r1, r8
 800333c:	1854      	adds	r4, r2, r1
 800333e:	4649      	mov	r1, r9
 8003340:	eb43 0501 	adc.w	r5, r3, r1
 8003344:	f04f 0200 	mov.w	r2, #0
 8003348:	f04f 0300 	mov.w	r3, #0
 800334c:	00eb      	lsls	r3, r5, #3
 800334e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003352:	00e2      	lsls	r2, r4, #3
 8003354:	4614      	mov	r4, r2
 8003356:	461d      	mov	r5, r3
 8003358:	4643      	mov	r3, r8
 800335a:	18e3      	adds	r3, r4, r3
 800335c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003360:	464b      	mov	r3, r9
 8003362:	eb45 0303 	adc.w	r3, r5, r3
 8003366:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800336a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003376:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800337a:	f04f 0200 	mov.w	r2, #0
 800337e:	f04f 0300 	mov.w	r3, #0
 8003382:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003386:	4629      	mov	r1, r5
 8003388:	008b      	lsls	r3, r1, #2
 800338a:	4621      	mov	r1, r4
 800338c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003390:	4621      	mov	r1, r4
 8003392:	008a      	lsls	r2, r1, #2
 8003394:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003398:	f7fd fc26 	bl	8000be8 <__aeabi_uldivmod>
 800339c:	4602      	mov	r2, r0
 800339e:	460b      	mov	r3, r1
 80033a0:	4b60      	ldr	r3, [pc, #384]	; (8003524 <UART_SetConfig+0x4e4>)
 80033a2:	fba3 2302 	umull	r2, r3, r3, r2
 80033a6:	095b      	lsrs	r3, r3, #5
 80033a8:	011c      	lsls	r4, r3, #4
 80033aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033ae:	2200      	movs	r2, #0
 80033b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80033b4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80033b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80033bc:	4642      	mov	r2, r8
 80033be:	464b      	mov	r3, r9
 80033c0:	1891      	adds	r1, r2, r2
 80033c2:	61b9      	str	r1, [r7, #24]
 80033c4:	415b      	adcs	r3, r3
 80033c6:	61fb      	str	r3, [r7, #28]
 80033c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033cc:	4641      	mov	r1, r8
 80033ce:	1851      	adds	r1, r2, r1
 80033d0:	6139      	str	r1, [r7, #16]
 80033d2:	4649      	mov	r1, r9
 80033d4:	414b      	adcs	r3, r1
 80033d6:	617b      	str	r3, [r7, #20]
 80033d8:	f04f 0200 	mov.w	r2, #0
 80033dc:	f04f 0300 	mov.w	r3, #0
 80033e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033e4:	4659      	mov	r1, fp
 80033e6:	00cb      	lsls	r3, r1, #3
 80033e8:	4651      	mov	r1, sl
 80033ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033ee:	4651      	mov	r1, sl
 80033f0:	00ca      	lsls	r2, r1, #3
 80033f2:	4610      	mov	r0, r2
 80033f4:	4619      	mov	r1, r3
 80033f6:	4603      	mov	r3, r0
 80033f8:	4642      	mov	r2, r8
 80033fa:	189b      	adds	r3, r3, r2
 80033fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003400:	464b      	mov	r3, r9
 8003402:	460a      	mov	r2, r1
 8003404:	eb42 0303 	adc.w	r3, r2, r3
 8003408:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800340c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	67bb      	str	r3, [r7, #120]	; 0x78
 8003416:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003418:	f04f 0200 	mov.w	r2, #0
 800341c:	f04f 0300 	mov.w	r3, #0
 8003420:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003424:	4649      	mov	r1, r9
 8003426:	008b      	lsls	r3, r1, #2
 8003428:	4641      	mov	r1, r8
 800342a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800342e:	4641      	mov	r1, r8
 8003430:	008a      	lsls	r2, r1, #2
 8003432:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003436:	f7fd fbd7 	bl	8000be8 <__aeabi_uldivmod>
 800343a:	4602      	mov	r2, r0
 800343c:	460b      	mov	r3, r1
 800343e:	4b39      	ldr	r3, [pc, #228]	; (8003524 <UART_SetConfig+0x4e4>)
 8003440:	fba3 1302 	umull	r1, r3, r3, r2
 8003444:	095b      	lsrs	r3, r3, #5
 8003446:	2164      	movs	r1, #100	; 0x64
 8003448:	fb01 f303 	mul.w	r3, r1, r3
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	011b      	lsls	r3, r3, #4
 8003450:	3332      	adds	r3, #50	; 0x32
 8003452:	4a34      	ldr	r2, [pc, #208]	; (8003524 <UART_SetConfig+0x4e4>)
 8003454:	fba2 2303 	umull	r2, r3, r2, r3
 8003458:	095b      	lsrs	r3, r3, #5
 800345a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800345e:	441c      	add	r4, r3
 8003460:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003464:	2200      	movs	r2, #0
 8003466:	673b      	str	r3, [r7, #112]	; 0x70
 8003468:	677a      	str	r2, [r7, #116]	; 0x74
 800346a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800346e:	4642      	mov	r2, r8
 8003470:	464b      	mov	r3, r9
 8003472:	1891      	adds	r1, r2, r2
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	415b      	adcs	r3, r3
 8003478:	60fb      	str	r3, [r7, #12]
 800347a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800347e:	4641      	mov	r1, r8
 8003480:	1851      	adds	r1, r2, r1
 8003482:	6039      	str	r1, [r7, #0]
 8003484:	4649      	mov	r1, r9
 8003486:	414b      	adcs	r3, r1
 8003488:	607b      	str	r3, [r7, #4]
 800348a:	f04f 0200 	mov.w	r2, #0
 800348e:	f04f 0300 	mov.w	r3, #0
 8003492:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003496:	4659      	mov	r1, fp
 8003498:	00cb      	lsls	r3, r1, #3
 800349a:	4651      	mov	r1, sl
 800349c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034a0:	4651      	mov	r1, sl
 80034a2:	00ca      	lsls	r2, r1, #3
 80034a4:	4610      	mov	r0, r2
 80034a6:	4619      	mov	r1, r3
 80034a8:	4603      	mov	r3, r0
 80034aa:	4642      	mov	r2, r8
 80034ac:	189b      	adds	r3, r3, r2
 80034ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80034b0:	464b      	mov	r3, r9
 80034b2:	460a      	mov	r2, r1
 80034b4:	eb42 0303 	adc.w	r3, r2, r3
 80034b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80034ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	663b      	str	r3, [r7, #96]	; 0x60
 80034c4:	667a      	str	r2, [r7, #100]	; 0x64
 80034c6:	f04f 0200 	mov.w	r2, #0
 80034ca:	f04f 0300 	mov.w	r3, #0
 80034ce:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80034d2:	4649      	mov	r1, r9
 80034d4:	008b      	lsls	r3, r1, #2
 80034d6:	4641      	mov	r1, r8
 80034d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034dc:	4641      	mov	r1, r8
 80034de:	008a      	lsls	r2, r1, #2
 80034e0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80034e4:	f7fd fb80 	bl	8000be8 <__aeabi_uldivmod>
 80034e8:	4602      	mov	r2, r0
 80034ea:	460b      	mov	r3, r1
 80034ec:	4b0d      	ldr	r3, [pc, #52]	; (8003524 <UART_SetConfig+0x4e4>)
 80034ee:	fba3 1302 	umull	r1, r3, r3, r2
 80034f2:	095b      	lsrs	r3, r3, #5
 80034f4:	2164      	movs	r1, #100	; 0x64
 80034f6:	fb01 f303 	mul.w	r3, r1, r3
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	011b      	lsls	r3, r3, #4
 80034fe:	3332      	adds	r3, #50	; 0x32
 8003500:	4a08      	ldr	r2, [pc, #32]	; (8003524 <UART_SetConfig+0x4e4>)
 8003502:	fba2 2303 	umull	r2, r3, r2, r3
 8003506:	095b      	lsrs	r3, r3, #5
 8003508:	f003 020f 	and.w	r2, r3, #15
 800350c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4422      	add	r2, r4
 8003514:	609a      	str	r2, [r3, #8]
}
 8003516:	bf00      	nop
 8003518:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800351c:	46bd      	mov	sp, r7
 800351e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003522:	bf00      	nop
 8003524:	51eb851f 	.word	0x51eb851f

08003528 <sin_model_configure_activations>:


AI_DECLARE_STATIC
ai_bool sin_model_configure_activations(
  ai_network* net_ctx, const ai_buffer* activation_buffer)
{
 8003528:	b480      	push	{r7}
 800352a:	b085      	sub	sp, #20
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  activation_buffer && activation_buffer->data)

  ai_ptr activations = AI_PTR(AI_PTR_ALIGN(activation_buffer->data, AI_SIN_MODEL_ACTIVATIONS_ALIGNMENT));
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	691b      	ldr	r3, [r3, #16]
 8003536:	3303      	adds	r3, #3
 8003538:	f023 0303 	bic.w	r3, r3, #3
 800353c:	60fb      	str	r3, [r7, #12]
  AI_ASSERT(activations)
  AI_UNUSED(net_ctx)

  {
    /* Updating activations (byte) offsets */
    serving_default_dense_3_input0_output_array.data = AI_PTR(NULL);
 800353e:	4b16      	ldr	r3, [pc, #88]	; (8003598 <sin_model_configure_activations+0x70>)
 8003540:	2200      	movs	r2, #0
 8003542:	609a      	str	r2, [r3, #8]
    serving_default_dense_3_input0_output_array.data_start = AI_PTR(NULL);
 8003544:	4b14      	ldr	r3, [pc, #80]	; (8003598 <sin_model_configure_activations+0x70>)
 8003546:	2200      	movs	r2, #0
 8003548:	60da      	str	r2, [r3, #12]
    dense_0_output_array.data = AI_PTR(activations + 0);
 800354a:	4a14      	ldr	r2, [pc, #80]	; (800359c <sin_model_configure_activations+0x74>)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6093      	str	r3, [r2, #8]
    dense_0_output_array.data_start = AI_PTR(activations + 0);
 8003550:	4a12      	ldr	r2, [pc, #72]	; (800359c <sin_model_configure_activations+0x74>)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	60d3      	str	r3, [r2, #12]
    nl_0_output_array.data = AI_PTR(activations + 0);
 8003556:	4a12      	ldr	r2, [pc, #72]	; (80035a0 <sin_model_configure_activations+0x78>)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6093      	str	r3, [r2, #8]
    nl_0_output_array.data_start = AI_PTR(activations + 0);
 800355c:	4a10      	ldr	r2, [pc, #64]	; (80035a0 <sin_model_configure_activations+0x78>)
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	60d3      	str	r3, [r2, #12]
    dense_1_output_array.data = AI_PTR(activations + 64);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	3340      	adds	r3, #64	; 0x40
 8003566:	4a0f      	ldr	r2, [pc, #60]	; (80035a4 <sin_model_configure_activations+0x7c>)
 8003568:	6093      	str	r3, [r2, #8]
    dense_1_output_array.data_start = AI_PTR(activations + 64);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	3340      	adds	r3, #64	; 0x40
 800356e:	4a0d      	ldr	r2, [pc, #52]	; (80035a4 <sin_model_configure_activations+0x7c>)
 8003570:	60d3      	str	r3, [r2, #12]
    nl_1_output_array.data = AI_PTR(activations + 0);
 8003572:	4a0d      	ldr	r2, [pc, #52]	; (80035a8 <sin_model_configure_activations+0x80>)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6093      	str	r3, [r2, #8]
    nl_1_output_array.data_start = AI_PTR(activations + 0);
 8003578:	4a0b      	ldr	r2, [pc, #44]	; (80035a8 <sin_model_configure_activations+0x80>)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	60d3      	str	r3, [r2, #12]
    dense_2_output_array.data = AI_PTR(NULL);
 800357e:	4b0b      	ldr	r3, [pc, #44]	; (80035ac <sin_model_configure_activations+0x84>)
 8003580:	2200      	movs	r2, #0
 8003582:	609a      	str	r2, [r3, #8]
    dense_2_output_array.data_start = AI_PTR(NULL);
 8003584:	4b09      	ldr	r3, [pc, #36]	; (80035ac <sin_model_configure_activations+0x84>)
 8003586:	2200      	movs	r2, #0
 8003588:	60da      	str	r2, [r3, #12]
    
  }
  return true;
 800358a:	2301      	movs	r3, #1
}
 800358c:	4618      	mov	r0, r3
 800358e:	3714      	adds	r7, #20
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr
 8003598:	200000cc 	.word	0x200000cc
 800359c:	200000dc 	.word	0x200000dc
 80035a0:	200000ec 	.word	0x200000ec
 80035a4:	200000fc 	.word	0x200000fc
 80035a8:	2000010c 	.word	0x2000010c
 80035ac:	2000011c 	.word	0x2000011c

080035b0 <sin_model_configure_weights>:


AI_DECLARE_STATIC
ai_bool sin_model_configure_weights(
  ai_network* net_ctx, const ai_buffer* weights_buffer)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  weights_buffer && weights_buffer->data)

  ai_ptr weights = AI_PTR(weights_buffer->data);
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	60fb      	str	r3, [r7, #12]
  AI_UNUSED(net_ctx)

  {
    /* Updating weights (byte) offsets */
    
    dense_2_bias_array.format |= AI_FMT_FLAG_CONST;
 80035c0:	4b2f      	ldr	r3, [pc, #188]	; (8003680 <sin_model_configure_weights+0xd0>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80035c8:	4a2d      	ldr	r2, [pc, #180]	; (8003680 <sin_model_configure_weights+0xd0>)
 80035ca:	6013      	str	r3, [r2, #0]
    dense_2_bias_array.data = AI_PTR(weights + 1280);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035d2:	4a2b      	ldr	r2, [pc, #172]	; (8003680 <sin_model_configure_weights+0xd0>)
 80035d4:	6093      	str	r3, [r2, #8]
    dense_2_bias_array.data_start = AI_PTR(weights + 1280);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035dc:	4a28      	ldr	r2, [pc, #160]	; (8003680 <sin_model_configure_weights+0xd0>)
 80035de:	60d3      	str	r3, [r2, #12]
    dense_2_weights_array.format |= AI_FMT_FLAG_CONST;
 80035e0:	4b28      	ldr	r3, [pc, #160]	; (8003684 <sin_model_configure_weights+0xd4>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80035e8:	4a26      	ldr	r2, [pc, #152]	; (8003684 <sin_model_configure_weights+0xd4>)
 80035ea:	6013      	str	r3, [r2, #0]
    dense_2_weights_array.data = AI_PTR(weights + 1216);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f503 6398 	add.w	r3, r3, #1216	; 0x4c0
 80035f2:	4a24      	ldr	r2, [pc, #144]	; (8003684 <sin_model_configure_weights+0xd4>)
 80035f4:	6093      	str	r3, [r2, #8]
    dense_2_weights_array.data_start = AI_PTR(weights + 1216);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f503 6398 	add.w	r3, r3, #1216	; 0x4c0
 80035fc:	4a21      	ldr	r2, [pc, #132]	; (8003684 <sin_model_configure_weights+0xd4>)
 80035fe:	60d3      	str	r3, [r2, #12]
    dense_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8003600:	4b21      	ldr	r3, [pc, #132]	; (8003688 <sin_model_configure_weights+0xd8>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003608:	4a1f      	ldr	r2, [pc, #124]	; (8003688 <sin_model_configure_weights+0xd8>)
 800360a:	6013      	str	r3, [r2, #0]
    dense_1_bias_array.data = AI_PTR(weights + 1152);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 8003612:	4a1d      	ldr	r2, [pc, #116]	; (8003688 <sin_model_configure_weights+0xd8>)
 8003614:	6093      	str	r3, [r2, #8]
    dense_1_bias_array.data_start = AI_PTR(weights + 1152);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 800361c:	4a1a      	ldr	r2, [pc, #104]	; (8003688 <sin_model_configure_weights+0xd8>)
 800361e:	60d3      	str	r3, [r2, #12]
    dense_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8003620:	4b1a      	ldr	r3, [pc, #104]	; (800368c <sin_model_configure_weights+0xdc>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003628:	4a18      	ldr	r2, [pc, #96]	; (800368c <sin_model_configure_weights+0xdc>)
 800362a:	6013      	str	r3, [r2, #0]
    dense_1_weights_array.data = AI_PTR(weights + 128);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	3380      	adds	r3, #128	; 0x80
 8003630:	4a16      	ldr	r2, [pc, #88]	; (800368c <sin_model_configure_weights+0xdc>)
 8003632:	6093      	str	r3, [r2, #8]
    dense_1_weights_array.data_start = AI_PTR(weights + 128);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	3380      	adds	r3, #128	; 0x80
 8003638:	4a14      	ldr	r2, [pc, #80]	; (800368c <sin_model_configure_weights+0xdc>)
 800363a:	60d3      	str	r3, [r2, #12]
    dense_0_bias_array.format |= AI_FMT_FLAG_CONST;
 800363c:	4b14      	ldr	r3, [pc, #80]	; (8003690 <sin_model_configure_weights+0xe0>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003644:	4a12      	ldr	r2, [pc, #72]	; (8003690 <sin_model_configure_weights+0xe0>)
 8003646:	6013      	str	r3, [r2, #0]
    dense_0_bias_array.data = AI_PTR(weights + 64);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	3340      	adds	r3, #64	; 0x40
 800364c:	4a10      	ldr	r2, [pc, #64]	; (8003690 <sin_model_configure_weights+0xe0>)
 800364e:	6093      	str	r3, [r2, #8]
    dense_0_bias_array.data_start = AI_PTR(weights + 64);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	3340      	adds	r3, #64	; 0x40
 8003654:	4a0e      	ldr	r2, [pc, #56]	; (8003690 <sin_model_configure_weights+0xe0>)
 8003656:	60d3      	str	r3, [r2, #12]
    dense_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8003658:	4b0e      	ldr	r3, [pc, #56]	; (8003694 <sin_model_configure_weights+0xe4>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003660:	4a0c      	ldr	r2, [pc, #48]	; (8003694 <sin_model_configure_weights+0xe4>)
 8003662:	6013      	str	r3, [r2, #0]
    dense_0_weights_array.data = AI_PTR(weights + 0);
 8003664:	4a0b      	ldr	r2, [pc, #44]	; (8003694 <sin_model_configure_weights+0xe4>)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6093      	str	r3, [r2, #8]
    dense_0_weights_array.data_start = AI_PTR(weights + 0);
 800366a:	4a0a      	ldr	r2, [pc, #40]	; (8003694 <sin_model_configure_weights+0xe4>)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	60d3      	str	r3, [r2, #12]
  }

  return true;
 8003670:	2301      	movs	r3, #1
}
 8003672:	4618      	mov	r0, r3
 8003674:	3714      	adds	r7, #20
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	2000006c 	.word	0x2000006c
 8003684:	2000007c 	.word	0x2000007c
 8003688:	2000008c 	.word	0x2000008c
 800368c:	2000009c 	.word	0x2000009c
 8003690:	200000ac 	.word	0x200000ac
 8003694:	200000bc 	.word	0x200000bc

08003698 <ai_sin_model_create>:
}

AI_API_ENTRY
ai_error ai_sin_model_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af02      	add	r7, sp, #8
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80036a2:	2300      	movs	r3, #0
 80036a4:	9301      	str	r3, [sp, #4]
 80036a6:	2303      	movs	r3, #3
 80036a8:	9300      	str	r3, [sp, #0]
 80036aa:	2301      	movs	r3, #1
 80036ac:	4a04      	ldr	r2, [pc, #16]	; (80036c0 <ai_sin_model_create+0x28>)
 80036ae:	6839      	ldr	r1, [r7, #0]
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 f881 	bl	80037b8 <ai_platform_network_create>
 80036b6:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3708      	adds	r7, #8
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	2000000c 	.word	0x2000000c

080036c4 <ai_sin_model_init>:
}

AI_API_ENTRY
ai_bool ai_sin_model_init(
  ai_handle network, const ai_network_params* params)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 80036ce:	6839      	ldr	r1, [r7, #0]
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f000 f8c9 	bl	8003868 <ai_platform_network_init>
 80036d6:	60f8      	str	r0, [r7, #12]
  if ( !net_ctx ) return false;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <ai_sin_model_init+0x1e>
 80036de:	2300      	movs	r3, #0
 80036e0:	e02b      	b.n	800373a <ai_sin_model_init+0x76>

  ai_bool ok = true;
 80036e2:	2301      	movs	r3, #1
 80036e4:	72fb      	strb	r3, [r7, #11]
  ok &= sin_model_configure_weights(net_ctx, &params->params);
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	4619      	mov	r1, r3
 80036ea:	68f8      	ldr	r0, [r7, #12]
 80036ec:	f7ff ff60 	bl	80035b0 <sin_model_configure_weights>
 80036f0:	4603      	mov	r3, r0
 80036f2:	461a      	mov	r2, r3
 80036f4:	7afb      	ldrb	r3, [r7, #11]
 80036f6:	4013      	ands	r3, r2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	bf14      	ite	ne
 80036fc:	2301      	movne	r3, #1
 80036fe:	2300      	moveq	r3, #0
 8003700:	72fb      	strb	r3, [r7, #11]
  ok &= sin_model_configure_activations(net_ctx, &params->activations);
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	3318      	adds	r3, #24
 8003706:	4619      	mov	r1, r3
 8003708:	68f8      	ldr	r0, [r7, #12]
 800370a:	f7ff ff0d 	bl	8003528 <sin_model_configure_activations>
 800370e:	4603      	mov	r3, r0
 8003710:	461a      	mov	r2, r3
 8003712:	7afb      	ldrb	r3, [r7, #11]
 8003714:	4013      	ands	r3, r2
 8003716:	2b00      	cmp	r3, #0
 8003718:	bf14      	ite	ne
 800371a:	2301      	movne	r3, #1
 800371c:	2300      	moveq	r3, #0
 800371e:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f91f 	bl	8003964 <ai_platform_network_post_init>
 8003726:	4603      	mov	r3, r0
 8003728:	461a      	mov	r2, r3
 800372a:	7afb      	ldrb	r3, [r7, #11]
 800372c:	4013      	ands	r3, r2
 800372e:	2b00      	cmp	r3, #0
 8003730:	bf14      	ite	ne
 8003732:	2301      	movne	r3, #1
 8003734:	2300      	moveq	r3, #0
 8003736:	72fb      	strb	r3, [r7, #11]

  return ok;
 8003738:	7afb      	ldrb	r3, [r7, #11]
}
 800373a:	4618      	mov	r0, r3
 800373c:	3710      	adds	r7, #16
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}

08003742 <ai_sin_model_run>:


AI_API_ENTRY
ai_i32 ai_sin_model_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8003742:	b580      	push	{r7, lr}
 8003744:	b084      	sub	sp, #16
 8003746:	af00      	add	r7, sp, #0
 8003748:	60f8      	str	r0, [r7, #12]
 800374a:	60b9      	str	r1, [r7, #8]
 800374c:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	68b9      	ldr	r1, [r7, #8]
 8003752:	68f8      	ldr	r0, [r7, #12]
 8003754:	f000 f94e 	bl	80039f4 <ai_platform_network_process>
 8003758:	4603      	mov	r3, r0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3710      	adds	r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
	...

08003764 <ai_sin_model_data_weights_get>:
#include "sin_model_data.h"

ai_handle ai_sin_model_data_weights_get(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
    0xf1, 0xf8, 0x3d, 0x29, 0x0d, 0x27, 0xbf, 0x36, 0xa2,
    0x3e, 0xbf, 0xb2, 0x24, 0x62, 0x3f, 0xc1, 0xe9, 0x94,
    0x3e, 0x19, 0x53, 0x7c, 0x3e, 0x77, 0x00, 0xdf, 0xbe
  };

  return AI_HANDLE_PTR(s_sin_model_weights);
 8003768:	4b02      	ldr	r3, [pc, #8]	; (8003774 <ai_sin_model_data_weights_get+0x10>)

}
 800376a:	4618      	mov	r0, r3
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr
 8003774:	08007890 	.word	0x08007890

08003778 <_platform_network_state_setup.isra.1>:
 8003778:	b430      	push	{r4, r5}
 800377a:	68dd      	ldr	r5, [r3, #12]
 800377c:	695c      	ldr	r4, [r3, #20]
 800377e:	68ed      	ldr	r5, [r5, #12]
 8003780:	68e4      	ldr	r4, [r4, #12]
 8003782:	fb04 f405 	mul.w	r4, r4, r5
 8003786:	6084      	str	r4, [r0, #8]
 8003788:	8809      	ldrh	r1, [r1, #0]
 800378a:	fb04 f401 	mul.w	r4, r4, r1
 800378e:	60c4      	str	r4, [r0, #12]
 8003790:	6811      	ldr	r1, [r2, #0]
 8003792:	6041      	str	r1, [r0, #4]
 8003794:	6812      	ldr	r2, [r2, #0]
 8003796:	4414      	add	r4, r2
 8003798:	6004      	str	r4, [r0, #0]
 800379a:	699a      	ldr	r2, [r3, #24]
 800379c:	6814      	ldr	r4, [r2, #0]
 800379e:	00a4      	lsls	r4, r4, #2
 80037a0:	d407      	bmi.n	80037b2 <_platform_network_state_setup.isra.1+0x3a>
 80037a2:	e9d2 4502 	ldrd	r4, r5, [r2, #8]
 80037a6:	1b64      	subs	r4, r4, r5
 80037a8:	4421      	add	r1, r4
 80037aa:	6091      	str	r1, [r2, #8]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	6842      	ldr	r2, [r0, #4]
 80037b0:	60da      	str	r2, [r3, #12]
 80037b2:	bc30      	pop	{r4, r5}
 80037b4:	4770      	bx	lr
	...

080037b8 <ai_platform_network_create>:
 80037b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037bc:	4e23      	ldr	r6, [pc, #140]	; (800384c <ai_platform_network_create+0x94>)
 80037be:	4924      	ldr	r1, [pc, #144]	; (8003850 <ai_platform_network_create+0x98>)
 80037c0:	6835      	ldr	r5, [r6, #0]
 80037c2:	b082      	sub	sp, #8
 80037c4:	f025 0501 	bic.w	r5, r5, #1
 80037c8:	f89d 7020 	ldrb.w	r7, [sp, #32]
 80037cc:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
 80037d0:	6035      	str	r5, [r6, #0]
 80037d2:	2501      	movs	r5, #1
 80037d4:	600d      	str	r5, [r1, #0]
 80037d6:	680d      	ldr	r5, [r1, #0]
 80037d8:	2d00      	cmp	r5, #0
 80037da:	d1fc      	bne.n	80037d6 <ai_platform_network_create+0x1e>
 80037dc:	491d      	ldr	r1, [pc, #116]	; (8003854 <ai_platform_network_create+0x9c>)
 80037de:	4e1e      	ldr	r6, [pc, #120]	; (8003858 <ai_platform_network_create+0xa0>)
 80037e0:	600e      	str	r6, [r1, #0]
 80037e2:	680e      	ldr	r6, [r1, #0]
 80037e4:	491d      	ldr	r1, [pc, #116]	; (800385c <ai_platform_network_create+0xa4>)
 80037e6:	428e      	cmp	r6, r1
 80037e8:	d000      	beq.n	80037ec <ai_platform_network_create+0x34>
 80037ea:	e7fe      	b.n	80037ea <ai_platform_network_create+0x32>
 80037ec:	b1d0      	cbz	r0, 8003824 <ai_platform_network_create+0x6c>
 80037ee:	4698      	mov	r8, r3
 80037f0:	4613      	mov	r3, r2
 80037f2:	4a1b      	ldr	r2, [pc, #108]	; (8003860 <ai_platform_network_create+0xa8>)
 80037f4:	601a      	str	r2, [r3, #0]
 80037f6:	6003      	str	r3, [r0, #0]
 80037f8:	4606      	mov	r6, r0
 80037fa:	f000 fb05 	bl	8003e08 <core_init>
 80037fe:	b1b0      	cbz	r0, 800382e <ai_platform_network_create+0x76>
 8003800:	0223      	lsls	r3, r4, #8
 8003802:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8003806:	ea43 6308 	orr.w	r3, r3, r8, lsl #24
 800380a:	f1b3 7f82 	cmp.w	r3, #17039360	; 0x1040000
 800380e:	d910      	bls.n	8003832 <ai_platform_network_create+0x7a>
 8003810:	2201      	movs	r2, #1
 8003812:	2300      	movs	r3, #0
 8003814:	6033      	str	r3, [r6, #0]
 8003816:	2310      	movs	r3, #16
 8003818:	2000      	movs	r0, #0
 800381a:	f362 0007 	bfi	r0, r2, #0, #8
 800381e:	f363 201f 	bfi	r0, r3, #8, #24
 8003822:	e001      	b.n	8003828 <ai_platform_network_create+0x70>
 8003824:	f241 0010 	movw	r0, #4112	; 0x1010
 8003828:	b002      	add	sp, #8
 800382a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800382e:	2230      	movs	r2, #48	; 0x30
 8003830:	e7ef      	b.n	8003812 <ai_platform_network_create+0x5a>
 8003832:	a802      	add	r0, sp, #8
 8003834:	4b0b      	ldr	r3, [pc, #44]	; (8003864 <ai_platform_network_create+0xac>)
 8003836:	f840 3d04 	str.w	r3, [r0, #-4]!
 800383a:	f000 ffb3 	bl	80047a4 <ai_check_custom_types>
 800383e:	b110      	cbz	r0, 8003846 <ai_platform_network_create+0x8e>
 8003840:	462b      	mov	r3, r5
 8003842:	462a      	mov	r2, r5
 8003844:	e7e8      	b.n	8003818 <ai_platform_network_create+0x60>
 8003846:	2202      	movs	r2, #2
 8003848:	e7e3      	b.n	8003812 <ai_platform_network_create+0x5a>
 800384a:	bf00      	nop
 800384c:	e0002000 	.word	0xe0002000
 8003850:	40023008 	.word	0x40023008
 8003854:	40023000 	.word	0x40023000
 8003858:	f407a5c2 	.word	0xf407a5c2
 800385c:	b5e8b5cd 	.word	0xb5e8b5cd
 8003860:	a1c00100 	.word	0xa1c00100
 8003864:	84048403 	.word	0x84048403

08003868 <ai_platform_network_init>:
 8003868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800386a:	460c      	mov	r4, r1
 800386c:	4605      	mov	r5, r0
 800386e:	b120      	cbz	r0, 800387a <ai_platform_network_init+0x12>
 8003870:	4b36      	ldr	r3, [pc, #216]	; (800394c <ai_platform_network_init+0xe4>)
 8003872:	6802      	ldr	r2, [r0, #0]
 8003874:	429a      	cmp	r2, r3
 8003876:	bf18      	it	ne
 8003878:	2500      	movne	r5, #0
 800387a:	4935      	ldr	r1, [pc, #212]	; (8003950 <ai_platform_network_init+0xe8>)
 800387c:	4a35      	ldr	r2, [pc, #212]	; (8003954 <ai_platform_network_init+0xec>)
 800387e:	680b      	ldr	r3, [r1, #0]
 8003880:	2001      	movs	r0, #1
 8003882:	f023 0301 	bic.w	r3, r3, #1
 8003886:	600b      	str	r3, [r1, #0]
 8003888:	4613      	mov	r3, r2
 800388a:	6010      	str	r0, [r2, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	2a00      	cmp	r2, #0
 8003890:	d1fc      	bne.n	800388c <ai_platform_network_init+0x24>
 8003892:	4b31      	ldr	r3, [pc, #196]	; (8003958 <ai_platform_network_init+0xf0>)
 8003894:	4a31      	ldr	r2, [pc, #196]	; (800395c <ai_platform_network_init+0xf4>)
 8003896:	601a      	str	r2, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	4b31      	ldr	r3, [pc, #196]	; (8003960 <ai_platform_network_init+0xf8>)
 800389c:	429a      	cmp	r2, r3
 800389e:	d000      	beq.n	80038a2 <ai_platform_network_init+0x3a>
 80038a0:	e7fe      	b.n	80038a0 <ai_platform_network_init+0x38>
 80038a2:	b33d      	cbz	r5, 80038f4 <ai_platform_network_init+0x8c>
 80038a4:	b344      	cbz	r4, 80038f8 <ai_platform_network_init+0x90>
 80038a6:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 80038a8:	6926      	ldr	r6, [r4, #16]
 80038aa:	2f00      	cmp	r7, #0
 80038ac:	d03d      	beq.n	800392a <ai_platform_network_init+0xc2>
 80038ae:	b35e      	cbz	r6, 8003908 <ai_platform_network_init+0xa0>
 80038b0:	4627      	mov	r7, r4
 80038b2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80038b4:	f105 0618 	add.w	r6, r5, #24
 80038b8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80038ba:	e897 0003 	ldmia.w	r7, {r0, r1}
 80038be:	e886 0003 	stmia.w	r6, {r0, r1}
 80038c2:	3418      	adds	r4, #24
 80038c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038c6:	f105 0630 	add.w	r6, r5, #48	; 0x30
 80038ca:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80038cc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80038d0:	e886 0003 	stmia.w	r6, {r0, r1}
 80038d4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 80038d6:	2303      	movs	r3, #3
 80038d8:	60eb      	str	r3, [r5, #12]
 80038da:	b15a      	cbz	r2, 80038f4 <ai_platform_network_init+0x8c>
 80038dc:	68d3      	ldr	r3, [r2, #12]
 80038de:	6095      	str	r5, [r2, #8]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d007      	beq.n	80038f4 <ai_platform_network_init+0x8c>
 80038e4:	b133      	cbz	r3, 80038f4 <ai_platform_network_init+0x8c>
 80038e6:	68da      	ldr	r2, [r3, #12]
 80038e8:	609d      	str	r5, [r3, #8]
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d002      	beq.n	80038f4 <ai_platform_network_init+0x8c>
 80038ee:	4613      	mov	r3, r2
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d1f8      	bne.n	80038e6 <ai_platform_network_init+0x7e>
 80038f4:	4628      	mov	r0, r5
 80038f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038f8:	f105 0010 	add.w	r0, r5, #16
 80038fc:	2211      	movs	r2, #17
 80038fe:	2110      	movs	r1, #16
 8003900:	f000 fa84 	bl	8003e0c <core_set_error>
 8003904:	4625      	mov	r5, r4
 8003906:	e7f5      	b.n	80038f4 <ai_platform_network_init+0x8c>
 8003908:	8921      	ldrh	r1, [r4, #8]
 800390a:	88e2      	ldrh	r2, [r4, #6]
 800390c:	68e3      	ldr	r3, [r4, #12]
 800390e:	fb02 f201 	mul.w	r2, r2, r1
 8003912:	fb03 f302 	mul.w	r3, r3, r2
 8003916:	2b00      	cmp	r3, #0
 8003918:	d0ca      	beq.n	80038b0 <ai_platform_network_init+0x48>
 800391a:	f105 0010 	add.w	r0, r5, #16
 800391e:	2212      	movs	r2, #18
 8003920:	2110      	movs	r1, #16
 8003922:	f000 fa73 	bl	8003e0c <core_set_error>
 8003926:	4635      	mov	r5, r6
 8003928:	e7e4      	b.n	80038f4 <ai_platform_network_init+0x8c>
 800392a:	8c21      	ldrh	r1, [r4, #32]
 800392c:	8be2      	ldrh	r2, [r4, #30]
 800392e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003930:	fb02 f201 	mul.w	r2, r2, r1
 8003934:	fb03 f302 	mul.w	r3, r3, r2
 8003938:	2b00      	cmp	r3, #0
 800393a:	d0b8      	beq.n	80038ae <ai_platform_network_init+0x46>
 800393c:	f105 0010 	add.w	r0, r5, #16
 8003940:	2213      	movs	r2, #19
 8003942:	2110      	movs	r1, #16
 8003944:	f000 fa62 	bl	8003e0c <core_set_error>
 8003948:	463d      	mov	r5, r7
 800394a:	e7d3      	b.n	80038f4 <ai_platform_network_init+0x8c>
 800394c:	a1c00100 	.word	0xa1c00100
 8003950:	e0002000 	.word	0xe0002000
 8003954:	40023008 	.word	0x40023008
 8003958:	40023000 	.word	0x40023000
 800395c:	f407a5c2 	.word	0xf407a5c2
 8003960:	b5e8b5cd 	.word	0xb5e8b5cd

08003964 <ai_platform_network_post_init>:
 8003964:	b538      	push	{r3, r4, r5, lr}
 8003966:	4604      	mov	r4, r0
 8003968:	b120      	cbz	r0, 8003974 <ai_platform_network_post_init+0x10>
 800396a:	4b1c      	ldr	r3, [pc, #112]	; (80039dc <ai_platform_network_post_init+0x78>)
 800396c:	6802      	ldr	r2, [r0, #0]
 800396e:	429a      	cmp	r2, r3
 8003970:	bf18      	it	ne
 8003972:	2400      	movne	r4, #0
 8003974:	491a      	ldr	r1, [pc, #104]	; (80039e0 <ai_platform_network_post_init+0x7c>)
 8003976:	4a1b      	ldr	r2, [pc, #108]	; (80039e4 <ai_platform_network_post_init+0x80>)
 8003978:	680b      	ldr	r3, [r1, #0]
 800397a:	2001      	movs	r0, #1
 800397c:	f023 0301 	bic.w	r3, r3, #1
 8003980:	600b      	str	r3, [r1, #0]
 8003982:	4613      	mov	r3, r2
 8003984:	6010      	str	r0, [r2, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	2a00      	cmp	r2, #0
 800398a:	d1fc      	bne.n	8003986 <ai_platform_network_post_init+0x22>
 800398c:	4b16      	ldr	r3, [pc, #88]	; (80039e8 <ai_platform_network_post_init+0x84>)
 800398e:	4a17      	ldr	r2, [pc, #92]	; (80039ec <ai_platform_network_post_init+0x88>)
 8003990:	601a      	str	r2, [r3, #0]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	4b16      	ldr	r3, [pc, #88]	; (80039f0 <ai_platform_network_post_init+0x8c>)
 8003996:	429a      	cmp	r2, r3
 8003998:	d000      	beq.n	800399c <ai_platform_network_post_init+0x38>
 800399a:	e7fe      	b.n	800399a <ai_platform_network_post_init+0x36>
 800399c:	b1a4      	cbz	r4, 80039c8 <ai_platform_network_post_init+0x64>
 800399e:	68e3      	ldr	r3, [r4, #12]
 80039a0:	f013 0502 	ands.w	r5, r3, #2
 80039a4:	d012      	beq.n	80039cc <ai_platform_network_post_init+0x68>
 80039a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80039a8:	b163      	cbz	r3, 80039c4 <ai_platform_network_post_init+0x60>
 80039aa:	6d25      	ldr	r5, [r4, #80]	; 0x50
 80039ac:	b91d      	cbnz	r5, 80039b6 <ai_platform_network_post_init+0x52>
 80039ae:	e009      	b.n	80039c4 <ai_platform_network_post_init+0x60>
 80039b0:	461d      	mov	r5, r3
 80039b2:	b13b      	cbz	r3, 80039c4 <ai_platform_network_post_init+0x60>
 80039b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80039b6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80039b8:	4629      	mov	r1, r5
 80039ba:	2000      	movs	r0, #0
 80039bc:	4798      	blx	r3
 80039be:	68eb      	ldr	r3, [r5, #12]
 80039c0:	42ab      	cmp	r3, r5
 80039c2:	d1f5      	bne.n	80039b0 <ai_platform_network_post_init+0x4c>
 80039c4:	2001      	movs	r0, #1
 80039c6:	bd38      	pop	{r3, r4, r5, pc}
 80039c8:	4620      	mov	r0, r4
 80039ca:	bd38      	pop	{r3, r4, r5, pc}
 80039cc:	f104 0010 	add.w	r0, r4, #16
 80039d0:	2210      	movs	r2, #16
 80039d2:	2111      	movs	r1, #17
 80039d4:	f000 fa1a 	bl	8003e0c <core_set_error>
 80039d8:	4628      	mov	r0, r5
 80039da:	bd38      	pop	{r3, r4, r5, pc}
 80039dc:	a1c00100 	.word	0xa1c00100
 80039e0:	e0002000 	.word	0xe0002000
 80039e4:	40023008 	.word	0x40023008
 80039e8:	40023000 	.word	0x40023000
 80039ec:	f407a5c2 	.word	0xf407a5c2
 80039f0:	b5e8b5cd 	.word	0xb5e8b5cd

080039f4 <ai_platform_network_process>:
 80039f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039f8:	b083      	sub	sp, #12
 80039fa:	4604      	mov	r4, r0
 80039fc:	9201      	str	r2, [sp, #4]
 80039fe:	b120      	cbz	r0, 8003a0a <ai_platform_network_process+0x16>
 8003a00:	4ba5      	ldr	r3, [pc, #660]	; (8003c98 <ai_platform_network_process+0x2a4>)
 8003a02:	6802      	ldr	r2, [r0, #0]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	bf18      	it	ne
 8003a08:	2400      	movne	r4, #0
 8003a0a:	48a4      	ldr	r0, [pc, #656]	; (8003c9c <ai_platform_network_process+0x2a8>)
 8003a0c:	4ba4      	ldr	r3, [pc, #656]	; (8003ca0 <ai_platform_network_process+0x2ac>)
 8003a0e:	6802      	ldr	r2, [r0, #0]
 8003a10:	f022 0201 	bic.w	r2, r2, #1
 8003a14:	6002      	str	r2, [r0, #0]
 8003a16:	2201      	movs	r2, #1
 8003a18:	601a      	str	r2, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	2a00      	cmp	r2, #0
 8003a1e:	d1fc      	bne.n	8003a1a <ai_platform_network_process+0x26>
 8003a20:	4ba0      	ldr	r3, [pc, #640]	; (8003ca4 <ai_platform_network_process+0x2b0>)
 8003a22:	4aa1      	ldr	r2, [pc, #644]	; (8003ca8 <ai_platform_network_process+0x2b4>)
 8003a24:	601a      	str	r2, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	4ba0      	ldr	r3, [pc, #640]	; (8003cac <ai_platform_network_process+0x2b8>)
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d000      	beq.n	8003a30 <ai_platform_network_process+0x3c>
 8003a2e:	e7fe      	b.n	8003a2e <ai_platform_network_process+0x3a>
 8003a30:	2c00      	cmp	r4, #0
 8003a32:	d066      	beq.n	8003b02 <ai_platform_network_process+0x10e>
 8003a34:	f8b4 7048 	ldrh.w	r7, [r4, #72]	; 0x48
 8003a38:	b107      	cbz	r7, 8003a3c <ai_platform_network_process+0x48>
 8003a3a:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 8003a3c:	68e3      	ldr	r3, [r4, #12]
 8003a3e:	f003 0303 	and.w	r3, r3, #3
 8003a42:	2600      	movs	r6, #0
 8003a44:	2b03      	cmp	r3, #3
 8003a46:	6166      	str	r6, [r4, #20]
 8003a48:	f040 80fe 	bne.w	8003c48 <ai_platform_network_process+0x254>
 8003a4c:	2900      	cmp	r1, #0
 8003a4e:	d07f      	beq.n	8003b50 <ai_platform_network_process+0x15c>
 8003a50:	2f00      	cmp	r7, #0
 8003a52:	d07d      	beq.n	8003b50 <ai_platform_network_process+0x15c>
 8003a54:	883b      	ldrh	r3, [r7, #0]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d07a      	beq.n	8003b50 <ai_platform_network_process+0x15c>
 8003a5a:	460d      	mov	r5, r1
 8003a5c:	46a0      	mov	r8, r4
 8003a5e:	f835 9f04 	ldrh.w	r9, [r5, #4]!
 8003a62:	429e      	cmp	r6, r3
 8003a64:	d27d      	bcs.n	8003b62 <ai_platform_network_process+0x16e>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d07a      	beq.n	8003b62 <ai_platform_network_process+0x16e>
 8003a6c:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8003a70:	2c00      	cmp	r4, #0
 8003a72:	d076      	beq.n	8003b62 <ai_platform_network_process+0x16e>
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	eb13 1a06 	adds.w	sl, r3, r6, lsl #4
 8003a7c:	d067      	beq.n	8003b4e <ai_platform_network_process+0x15a>
 8003a7e:	f8b5 e004 	ldrh.w	lr, [r5, #4]
 8003a82:	f8b5 b002 	ldrh.w	fp, [r5, #2]
 8003a86:	69a0      	ldr	r0, [r4, #24]
 8003a88:	f8d5 c008 	ldr.w	ip, [r5, #8]
 8003a8c:	6841      	ldr	r1, [r0, #4]
 8003a8e:	fb0b f30e 	mul.w	r3, fp, lr
 8003a92:	fb0c f303 	mul.w	r3, ip, r3
 8003a96:	4299      	cmp	r1, r3
 8003a98:	d350      	bcc.n	8003b3c <ai_platform_network_process+0x148>
 8003a9a:	68e3      	ldr	r3, [r4, #12]
 8003a9c:	68da      	ldr	r2, [r3, #12]
 8003a9e:	455a      	cmp	r2, fp
 8003aa0:	d14c      	bne.n	8003b3c <ai_platform_network_process+0x148>
 8003aa2:	689a      	ldr	r2, [r3, #8]
 8003aa4:	4572      	cmp	r2, lr
 8003aa6:	d149      	bne.n	8003b3c <ai_platform_network_process+0x148>
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	459c      	cmp	ip, r3
 8003aac:	d146      	bne.n	8003b3c <ai_platform_network_process+0x148>
 8003aae:	6800      	ldr	r0, [r0, #0]
 8003ab0:	f000 ff28 	bl	8004904 <ai_array_get_byte_size>
 8003ab4:	68e2      	ldr	r2, [r4, #12]
 8003ab6:	6963      	ldr	r3, [r4, #20]
 8003ab8:	68d2      	ldr	r2, [r2, #12]
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	fb03 f302 	mul.w	r3, r3, r2
 8003ac0:	4298      	cmp	r0, r3
 8003ac2:	d33b      	bcc.n	8003b3c <ai_platform_network_process+0x148>
 8003ac4:	69a3      	ldr	r3, [r4, #24]
 8003ac6:	6818      	ldr	r0, [r3, #0]
 8003ac8:	f000 fed0 	bl	800486c <ai_array_to_buffer_fmt>
 8003acc:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8003ad0:	4043      	eors	r3, r0
 8003ad2:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 8003ad6:	d128      	bne.n	8003b2a <ai_platform_network_process+0x136>
 8003ad8:	68eb      	ldr	r3, [r5, #12]
 8003ada:	b1f3      	cbz	r3, 8003b1a <ai_platform_network_process+0x126>
 8003adc:	f8b5 b000 	ldrh.w	fp, [r5]
 8003ae0:	f1bb 0f00 	cmp.w	fp, #0
 8003ae4:	d012      	beq.n	8003b0c <ai_platform_network_process+0x118>
 8003ae6:	4623      	mov	r3, r4
 8003ae8:	f105 020c 	add.w	r2, r5, #12
 8003aec:	4629      	mov	r1, r5
 8003aee:	4650      	mov	r0, sl
 8003af0:	f7ff fe42 	bl	8003778 <_platform_network_state_setup.isra.1>
 8003af4:	45d9      	cmp	r9, fp
 8003af6:	883b      	ldrh	r3, [r7, #0]
 8003af8:	bf38      	it	cc
 8003afa:	46d9      	movcc	r9, fp
 8003afc:	3601      	adds	r6, #1
 8003afe:	3518      	adds	r5, #24
 8003b00:	e7af      	b.n	8003a62 <ai_platform_network_process+0x6e>
 8003b02:	46a3      	mov	fp, r4
 8003b04:	4658      	mov	r0, fp
 8003b06:	b003      	add	sp, #12
 8003b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b0c:	f108 0010 	add.w	r0, r8, #16
 8003b10:	2221      	movs	r2, #33	; 0x21
 8003b12:	2112      	movs	r1, #18
 8003b14:	f000 f97a 	bl	8003e0c <core_set_error>
 8003b18:	e7f4      	b.n	8003b04 <ai_platform_network_process+0x110>
 8003b1a:	f108 0010 	add.w	r0, r8, #16
 8003b1e:	2217      	movs	r2, #23
 8003b20:	2112      	movs	r1, #18
 8003b22:	469b      	mov	fp, r3
 8003b24:	f000 f972 	bl	8003e0c <core_set_error>
 8003b28:	e7ec      	b.n	8003b04 <ai_platform_network_process+0x110>
 8003b2a:	f108 0010 	add.w	r0, r8, #16
 8003b2e:	2219      	movs	r2, #25
 8003b30:	2112      	movs	r1, #18
 8003b32:	f000 f96b 	bl	8003e0c <core_set_error>
 8003b36:	f04f 0b00 	mov.w	fp, #0
 8003b3a:	e7e3      	b.n	8003b04 <ai_platform_network_process+0x110>
 8003b3c:	f108 0010 	add.w	r0, r8, #16
 8003b40:	2218      	movs	r2, #24
 8003b42:	2112      	movs	r1, #18
 8003b44:	f000 f962 	bl	8003e0c <core_set_error>
 8003b48:	f04f 0b00 	mov.w	fp, #0
 8003b4c:	e7da      	b.n	8003b04 <ai_platform_network_process+0x110>
 8003b4e:	4644      	mov	r4, r8
 8003b50:	f104 0010 	add.w	r0, r4, #16
 8003b54:	2217      	movs	r2, #23
 8003b56:	2112      	movs	r1, #18
 8003b58:	f000 f958 	bl	8003e0c <core_set_error>
 8003b5c:	f04f 0b00 	mov.w	fp, #0
 8003b60:	e7d0      	b.n	8003b04 <ai_platform_network_process+0x110>
 8003b62:	9a01      	ldr	r2, [sp, #4]
 8003b64:	f8b8 3048 	ldrh.w	r3, [r8, #72]	; 0x48
 8003b68:	4644      	mov	r4, r8
 8003b6a:	2a00      	cmp	r2, #0
 8003b6c:	f000 80a4 	beq.w	8003cb8 <ai_platform_network_process+0x2c4>
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	f240 8140 	bls.w	8003df6 <ai_platform_network_process+0x402>
 8003b76:	f8d8 804c 	ldr.w	r8, [r8, #76]	; 0x4c
 8003b7a:	f118 0f0c 	cmn.w	r8, #12
 8003b7e:	f000 813a 	beq.w	8003df6 <ai_platform_network_process+0x402>
 8003b82:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	f000 8135 	beq.w	8003df6 <ai_platform_network_process+0x402>
 8003b8c:	3204      	adds	r2, #4
 8003b8e:	4615      	mov	r5, r2
 8003b90:	2700      	movs	r7, #0
 8003b92:	429f      	cmp	r7, r3
 8003b94:	f080 808c 	bcs.w	8003cb0 <ai_platform_network_process+0x2bc>
 8003b98:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f000 8087 	beq.w	8003cb0 <ai_platform_network_process+0x2bc>
 8003ba2:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 8003ba6:	2e00      	cmp	r6, #0
 8003ba8:	f000 8082 	beq.w	8003cb0 <ai_platform_network_process+0x2bc>
 8003bac:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	eb13 1a07 	adds.w	sl, r3, r7, lsl #4
 8003bb6:	d067      	beq.n	8003c88 <ai_platform_network_process+0x294>
 8003bb8:	f8b5 e004 	ldrh.w	lr, [r5, #4]
 8003bbc:	f8b5 b002 	ldrh.w	fp, [r5, #2]
 8003bc0:	69b0      	ldr	r0, [r6, #24]
 8003bc2:	f8d5 c008 	ldr.w	ip, [r5, #8]
 8003bc6:	6841      	ldr	r1, [r0, #4]
 8003bc8:	fb0b f30e 	mul.w	r3, fp, lr
 8003bcc:	fb0c f303 	mul.w	r3, ip, r3
 8003bd0:	4299      	cmp	r1, r3
 8003bd2:	f0c0 8110 	bcc.w	8003df6 <ai_platform_network_process+0x402>
 8003bd6:	68f3      	ldr	r3, [r6, #12]
 8003bd8:	68da      	ldr	r2, [r3, #12]
 8003bda:	455a      	cmp	r2, fp
 8003bdc:	f040 810b 	bne.w	8003df6 <ai_platform_network_process+0x402>
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	4572      	cmp	r2, lr
 8003be4:	f040 8107 	bne.w	8003df6 <ai_platform_network_process+0x402>
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	459c      	cmp	ip, r3
 8003bec:	f040 8103 	bne.w	8003df6 <ai_platform_network_process+0x402>
 8003bf0:	6800      	ldr	r0, [r0, #0]
 8003bf2:	f000 fe87 	bl	8004904 <ai_array_get_byte_size>
 8003bf6:	68f2      	ldr	r2, [r6, #12]
 8003bf8:	6973      	ldr	r3, [r6, #20]
 8003bfa:	68d2      	ldr	r2, [r2, #12]
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	fb03 f302 	mul.w	r3, r3, r2
 8003c02:	4298      	cmp	r0, r3
 8003c04:	f0c0 80f7 	bcc.w	8003df6 <ai_platform_network_process+0x402>
 8003c08:	69b3      	ldr	r3, [r6, #24]
 8003c0a:	6818      	ldr	r0, [r3, #0]
 8003c0c:	f000 fe2e 	bl	800486c <ai_array_to_buffer_fmt>
 8003c10:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8003c14:	4043      	eors	r3, r0
 8003c16:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 8003c1a:	d12c      	bne.n	8003c76 <ai_platform_network_process+0x282>
 8003c1c:	68eb      	ldr	r3, [r5, #12]
 8003c1e:	b313      	cbz	r3, 8003c66 <ai_platform_network_process+0x272>
 8003c20:	f8b5 b000 	ldrh.w	fp, [r5]
 8003c24:	f1bb 0f00 	cmp.w	fp, #0
 8003c28:	d016      	beq.n	8003c58 <ai_platform_network_process+0x264>
 8003c2a:	4633      	mov	r3, r6
 8003c2c:	f105 020c 	add.w	r2, r5, #12
 8003c30:	4629      	mov	r1, r5
 8003c32:	4650      	mov	r0, sl
 8003c34:	f7ff fda0 	bl	8003778 <_platform_network_state_setup.isra.1>
 8003c38:	45d9      	cmp	r9, fp
 8003c3a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8003c3e:	bf38      	it	cc
 8003c40:	46d9      	movcc	r9, fp
 8003c42:	3701      	adds	r7, #1
 8003c44:	3518      	adds	r5, #24
 8003c46:	e7a4      	b.n	8003b92 <ai_platform_network_process+0x19e>
 8003c48:	f104 0010 	add.w	r0, r4, #16
 8003c4c:	2230      	movs	r2, #48	; 0x30
 8003c4e:	2111      	movs	r1, #17
 8003c50:	f000 f8dc 	bl	8003e0c <core_set_error>
 8003c54:	46b3      	mov	fp, r6
 8003c56:	e755      	b.n	8003b04 <ai_platform_network_process+0x110>
 8003c58:	f104 0010 	add.w	r0, r4, #16
 8003c5c:	2221      	movs	r2, #33	; 0x21
 8003c5e:	2113      	movs	r1, #19
 8003c60:	f000 f8d4 	bl	8003e0c <core_set_error>
 8003c64:	e74e      	b.n	8003b04 <ai_platform_network_process+0x110>
 8003c66:	f104 0010 	add.w	r0, r4, #16
 8003c6a:	2217      	movs	r2, #23
 8003c6c:	2113      	movs	r1, #19
 8003c6e:	469b      	mov	fp, r3
 8003c70:	f000 f8cc 	bl	8003e0c <core_set_error>
 8003c74:	e746      	b.n	8003b04 <ai_platform_network_process+0x110>
 8003c76:	f104 0010 	add.w	r0, r4, #16
 8003c7a:	2219      	movs	r2, #25
 8003c7c:	2113      	movs	r1, #19
 8003c7e:	f000 f8c5 	bl	8003e0c <core_set_error>
 8003c82:	f04f 0b00 	mov.w	fp, #0
 8003c86:	e73d      	b.n	8003b04 <ai_platform_network_process+0x110>
 8003c88:	f104 0010 	add.w	r0, r4, #16
 8003c8c:	2217      	movs	r2, #23
 8003c8e:	2113      	movs	r1, #19
 8003c90:	f000 f8bc 	bl	8003e0c <core_set_error>
 8003c94:	46d3      	mov	fp, sl
 8003c96:	e735      	b.n	8003b04 <ai_platform_network_process+0x110>
 8003c98:	a1c00100 	.word	0xa1c00100
 8003c9c:	e0002000 	.word	0xe0002000
 8003ca0:	40023008 	.word	0x40023008
 8003ca4:	40023000 	.word	0x40023000
 8003ca8:	f407a5c2 	.word	0xf407a5c2
 8003cac:	b5e8b5cd 	.word	0xb5e8b5cd
 8003cb0:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
 8003cb4:	f8a4 9014 	strh.w	r9, [r4, #20]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	f000 8099 	beq.w	8003df0 <ai_platform_network_process+0x3fc>
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8003cc2:	f240 8093 	bls.w	8003dec <ai_platform_network_process+0x3f8>
 8003cc6:	f105 070c 	add.w	r7, r5, #12
 8003cca:	8ae0      	ldrh	r0, [r4, #22]
 8003ccc:	8aa3      	ldrh	r3, [r4, #20]
 8003cce:	4283      	cmp	r3, r0
 8003cd0:	d977      	bls.n	8003dc2 <ai_platform_network_process+0x3ce>
 8003cd2:	46a3      	mov	fp, r4
 8003cd4:	2d00      	cmp	r5, #0
 8003cd6:	d032      	beq.n	8003d3e <ai_platform_network_process+0x34a>
 8003cd8:	882b      	ldrh	r3, [r5, #0]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d02f      	beq.n	8003d3e <ai_platform_network_process+0x34a>
 8003cde:	686b      	ldr	r3, [r5, #4]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d02c      	beq.n	8003d3e <ai_platform_network_process+0x34a>
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f04f 0800 	mov.w	r8, #0
 8003cea:	b343      	cbz	r3, 8003d3e <ai_platform_network_process+0x34a>
 8003cec:	68a9      	ldr	r1, [r5, #8]
 8003cee:	699a      	ldr	r2, [r3, #24]
 8003cf0:	f8d1 a000 	ldr.w	sl, [r1]
 8003cf4:	6814      	ldr	r4, [r2, #0]
 8003cf6:	6890      	ldr	r0, [r2, #8]
 8003cf8:	ea4f 1908 	mov.w	r9, r8, lsl #4
 8003cfc:	eb0a 0609 	add.w	r6, sl, r9
 8003d00:	00a4      	lsls	r4, r4, #2
 8003d02:	6871      	ldr	r1, [r6, #4]
 8003d04:	d45f      	bmi.n	8003dc6 <ai_platform_network_process+0x3d2>
 8003d06:	68d4      	ldr	r4, [r2, #12]
 8003d08:	1b00      	subs	r0, r0, r4
 8003d0a:	4401      	add	r1, r0
 8003d0c:	6091      	str	r1, [r2, #8]
 8003d0e:	699b      	ldr	r3, [r3, #24]
 8003d10:	6872      	ldr	r2, [r6, #4]
 8003d12:	60da      	str	r2, [r3, #12]
 8003d14:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 8003d18:	f85a 2009 	ldr.w	r2, [sl, r9]
 8003d1c:	440b      	add	r3, r1
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	bf24      	itt	cs
 8003d22:	68f3      	ldrcs	r3, [r6, #12]
 8003d24:	1ad3      	subcs	r3, r2, r3
 8003d26:	6073      	str	r3, [r6, #4]
 8003d28:	882b      	ldrh	r3, [r5, #0]
 8003d2a:	f108 0801 	add.w	r8, r8, #1
 8003d2e:	4598      	cmp	r8, r3
 8003d30:	d205      	bcs.n	8003d3e <ai_platform_network_process+0x34a>
 8003d32:	686b      	ldr	r3, [r5, #4]
 8003d34:	b11b      	cbz	r3, 8003d3e <ai_platform_network_process+0x34a>
 8003d36:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1d6      	bne.n	8003cec <ai_platform_network_process+0x2f8>
 8003d3e:	4658      	mov	r0, fp
 8003d40:	f000 fd5a 	bl	80047f8 <ai_layers_forward_all>
 8003d44:	2f00      	cmp	r7, #0
 8003d46:	d032      	beq.n	8003dae <ai_platform_network_process+0x3ba>
 8003d48:	883b      	ldrh	r3, [r7, #0]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d02f      	beq.n	8003dae <ai_platform_network_process+0x3ba>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	b36b      	cbz	r3, 8003dae <ai_platform_network_process+0x3ba>
 8003d52:	6818      	ldr	r0, [r3, #0]
 8003d54:	b358      	cbz	r0, 8003dae <ai_platform_network_process+0x3ba>
 8003d56:	f04f 0800 	mov.w	r8, #0
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	6981      	ldr	r1, [r0, #24]
 8003d5e:	f8d3 a000 	ldr.w	sl, [r3]
 8003d62:	680c      	ldr	r4, [r1, #0]
 8003d64:	ea4f 1908 	mov.w	r9, r8, lsl #4
 8003d68:	eb0a 0609 	add.w	r6, sl, r9
 8003d6c:	e9d6 c201 	ldrd	ip, r2, [r6, #4]
 8003d70:	00a4      	lsls	r4, r4, #2
 8003d72:	eb0c 0302 	add.w	r3, ip, r2
 8003d76:	d42a      	bmi.n	8003dce <ai_platform_network_process+0x3da>
 8003d78:	f85a 2009 	ldr.w	r2, [sl, r9]
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	bf24      	itt	cs
 8003d80:	68f3      	ldrcs	r3, [r6, #12]
 8003d82:	1ad3      	subcs	r3, r2, r3
 8003d84:	6073      	str	r3, [r6, #4]
 8003d86:	6981      	ldr	r1, [r0, #24]
 8003d88:	e9d1 2402 	ldrd	r2, r4, [r1, #8]
 8003d8c:	1b12      	subs	r2, r2, r4
 8003d8e:	4413      	add	r3, r2
 8003d90:	608b      	str	r3, [r1, #8]
 8003d92:	6983      	ldr	r3, [r0, #24]
 8003d94:	6872      	ldr	r2, [r6, #4]
 8003d96:	60da      	str	r2, [r3, #12]
 8003d98:	883b      	ldrh	r3, [r7, #0]
 8003d9a:	f108 0801 	add.w	r8, r8, #1
 8003d9e:	4598      	cmp	r8, r3
 8003da0:	d205      	bcs.n	8003dae <ai_platform_network_process+0x3ba>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	b11b      	cbz	r3, 8003dae <ai_platform_network_process+0x3ba>
 8003da6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8003daa:	2800      	cmp	r0, #0
 8003dac:	d1d5      	bne.n	8003d5a <ai_platform_network_process+0x366>
 8003dae:	f8bb 0016 	ldrh.w	r0, [fp, #22]
 8003db2:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 8003db6:	3001      	adds	r0, #1
 8003db8:	b280      	uxth	r0, r0
 8003dba:	4283      	cmp	r3, r0
 8003dbc:	f8ab 0016 	strh.w	r0, [fp, #22]
 8003dc0:	d888      	bhi.n	8003cd4 <ai_platform_network_process+0x2e0>
 8003dc2:	4683      	mov	fp, r0
 8003dc4:	e69e      	b.n	8003b04 <ai_platform_network_process+0x110>
 8003dc6:	68b2      	ldr	r2, [r6, #8]
 8003dc8:	f000 fdf0 	bl	80049ac <memcpy>
 8003dcc:	e7a2      	b.n	8003d14 <ai_platform_network_process+0x320>
 8003dce:	6889      	ldr	r1, [r1, #8]
 8003dd0:	4660      	mov	r0, ip
 8003dd2:	f000 fdeb 	bl	80049ac <memcpy>
 8003dd6:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 8003dda:	f85a 2009 	ldr.w	r2, [sl, r9]
 8003dde:	440b      	add	r3, r1
 8003de0:	4293      	cmp	r3, r2
 8003de2:	bf24      	itt	cs
 8003de4:	68f3      	ldrcs	r3, [r6, #12]
 8003de6:	1ad3      	subcs	r3, r2, r3
 8003de8:	6073      	str	r3, [r6, #4]
 8003dea:	e7d5      	b.n	8003d98 <ai_platform_network_process+0x3a4>
 8003dec:	2700      	movs	r7, #0
 8003dee:	e76c      	b.n	8003cca <ai_platform_network_process+0x2d6>
 8003df0:	461d      	mov	r5, r3
 8003df2:	461f      	mov	r7, r3
 8003df4:	e769      	b.n	8003cca <ai_platform_network_process+0x2d6>
 8003df6:	f104 0010 	add.w	r0, r4, #16
 8003dfa:	2218      	movs	r2, #24
 8003dfc:	2113      	movs	r1, #19
 8003dfe:	f000 f805 	bl	8003e0c <core_set_error>
 8003e02:	f04f 0b00 	mov.w	fp, #0
 8003e06:	e67d      	b.n	8003b04 <ai_platform_network_process+0x110>

08003e08 <core_init>:
 8003e08:	2001      	movs	r0, #1
 8003e0a:	4770      	bx	lr

08003e0c <core_set_error>:
 8003e0c:	7803      	ldrb	r3, [r0, #0]
 8003e0e:	b933      	cbnz	r3, 8003e1e <core_set_error+0x12>
 8003e10:	7001      	strb	r1, [r0, #0]
 8003e12:	6803      	ldr	r3, [r0, #0]
 8003e14:	f362 231f 	bfi	r3, r2, #8, #24
 8003e18:	6003      	str	r3, [r0, #0]
 8003e1a:	2001      	movs	r0, #1
 8003e1c:	4770      	bx	lr
 8003e1e:	2000      	movs	r0, #0
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop

08003e24 <ai_dict8_dot_array_f32>:
 8003e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e28:	f8dd c020 	ldr.w	ip, [sp, #32]
 8003e2c:	ea5f 08dc 	movs.w	r8, ip, lsr #3
 8003e30:	f000 80c0 	beq.w	8003fb4 <ai_dict8_dot_array_f32+0x190>
 8003e34:	f101 0408 	add.w	r4, r1, #8
 8003e38:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 8003e3c:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8003fbc <ai_dict8_dot_array_f32+0x198>
 8003e40:	eb04 0e09 	add.w	lr, r4, r9
 8003e44:	f103 0520 	add.w	r5, r3, #32
 8003e48:	f814 6c07 	ldrb.w	r6, [r4, #-7]
 8003e4c:	f814 ac08 	ldrb.w	sl, [r4, #-8]
 8003e50:	ed15 3a07 	vldr	s6, [r5, #-28]	; 0xffffffe4
 8003e54:	ed15 5a08 	vldr	s10, [r5, #-32]	; 0xffffffe0
 8003e58:	f814 7c06 	ldrb.w	r7, [r4, #-6]
 8003e5c:	ed15 4a06 	vldr	s8, [r5, #-24]	; 0xffffffe8
 8003e60:	ed15 6a05 	vldr	s12, [r5, #-20]	; 0xffffffec
 8003e64:	ed55 3a04 	vldr	s7, [r5, #-16]
 8003e68:	ed55 4a03 	vldr	s9, [r5, #-12]
 8003e6c:	ed55 5a02 	vldr	s11, [r5, #-8]
 8003e70:	ed55 6a01 	vldr	s13, [r5, #-4]
 8003e74:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8003e78:	edd6 7a00 	vldr	s15, [r6]
 8003e7c:	f814 6c05 	ldrb.w	r6, [r4, #-5]
 8003e80:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8003e84:	ee67 7a83 	vmul.f32	s15, s15, s6
 8003e88:	ed9a 3a00 	vldr	s6, [sl]
 8003e8c:	f814 ac04 	ldrb.w	sl, [r4, #-4]
 8003e90:	eee3 7a05 	vfma.f32	s15, s6, s10
 8003e94:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8003e98:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8003e9c:	ed97 3a00 	vldr	s6, [r7]
 8003ea0:	ed96 5a00 	vldr	s10, [r6]
 8003ea4:	f814 6c03 	ldrb.w	r6, [r4, #-3]
 8003ea8:	f814 7c02 	ldrb.w	r7, [r4, #-2]
 8003eac:	eee3 7a04 	vfma.f32	s15, s6, s8
 8003eb0:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8003eb4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8003eb8:	ed9a 3a00 	vldr	s6, [sl]
 8003ebc:	ed96 4a00 	vldr	s8, [r6]
 8003ec0:	f814 6c01 	ldrb.w	r6, [r4, #-1]
 8003ec4:	eee5 7a06 	vfma.f32	s15, s10, s12
 8003ec8:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8003ecc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8003ed0:	ed97 5a00 	vldr	s10, [r7]
 8003ed4:	ed96 6a00 	vldr	s12, [r6]
 8003ed8:	eee3 7a23 	vfma.f32	s15, s6, s7
 8003edc:	3408      	adds	r4, #8
 8003ede:	45a6      	cmp	lr, r4
 8003ee0:	f105 0520 	add.w	r5, r5, #32
 8003ee4:	eee4 7a24 	vfma.f32	s15, s8, s9
 8003ee8:	eee5 7a25 	vfma.f32	s15, s10, s11
 8003eec:	eee6 7a26 	vfma.f32	s15, s12, s13
 8003ef0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ef4:	d1a8      	bne.n	8003e48 <ai_dict8_dot_array_f32+0x24>
 8003ef6:	4449      	add	r1, r9
 8003ef8:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 8003efc:	f01c 0c07 	ands.w	ip, ip, #7
 8003f00:	d050      	beq.n	8003fa4 <ai_dict8_dot_array_f32+0x180>
 8003f02:	780c      	ldrb	r4, [r1, #0]
 8003f04:	edd3 6a00 	vldr	s13, [r3]
 8003f08:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8003f0c:	edd4 7a00 	vldr	s15, [r4]
 8003f10:	f1bc 0f01 	cmp.w	ip, #1
 8003f14:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8003f18:	d044      	beq.n	8003fa4 <ai_dict8_dot_array_f32+0x180>
 8003f1a:	784c      	ldrb	r4, [r1, #1]
 8003f1c:	edd3 6a01 	vldr	s13, [r3, #4]
 8003f20:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8003f24:	edd4 7a00 	vldr	s15, [r4]
 8003f28:	f1bc 0f02 	cmp.w	ip, #2
 8003f2c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8003f30:	d038      	beq.n	8003fa4 <ai_dict8_dot_array_f32+0x180>
 8003f32:	788c      	ldrb	r4, [r1, #2]
 8003f34:	edd3 6a02 	vldr	s13, [r3, #8]
 8003f38:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8003f3c:	edd4 7a00 	vldr	s15, [r4]
 8003f40:	f1bc 0f03 	cmp.w	ip, #3
 8003f44:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8003f48:	d02c      	beq.n	8003fa4 <ai_dict8_dot_array_f32+0x180>
 8003f4a:	78cc      	ldrb	r4, [r1, #3]
 8003f4c:	edd3 6a03 	vldr	s13, [r3, #12]
 8003f50:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8003f54:	edd4 7a00 	vldr	s15, [r4]
 8003f58:	f1bc 0f04 	cmp.w	ip, #4
 8003f5c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8003f60:	d020      	beq.n	8003fa4 <ai_dict8_dot_array_f32+0x180>
 8003f62:	790c      	ldrb	r4, [r1, #4]
 8003f64:	edd3 6a04 	vldr	s13, [r3, #16]
 8003f68:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8003f6c:	edd4 7a00 	vldr	s15, [r4]
 8003f70:	f1bc 0f05 	cmp.w	ip, #5
 8003f74:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8003f78:	d014      	beq.n	8003fa4 <ai_dict8_dot_array_f32+0x180>
 8003f7a:	794c      	ldrb	r4, [r1, #5]
 8003f7c:	edd3 6a05 	vldr	s13, [r3, #20]
 8003f80:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8003f84:	edd4 7a00 	vldr	s15, [r4]
 8003f88:	f1bc 0f06 	cmp.w	ip, #6
 8003f8c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8003f90:	d008      	beq.n	8003fa4 <ai_dict8_dot_array_f32+0x180>
 8003f92:	7989      	ldrb	r1, [r1, #6]
 8003f94:	edd3 7a06 	vldr	s15, [r3, #24]
 8003f98:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8003f9c:	edd2 6a00 	vldr	s13, [r2]
 8003fa0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8003fa4:	edd0 7a00 	vldr	s15, [r0]
 8003fa8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003fac:	ed80 7a00 	vstr	s14, [r0]
 8003fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fb4:	ed9f 7a01 	vldr	s14, [pc, #4]	; 8003fbc <ai_dict8_dot_array_f32+0x198>
 8003fb8:	e7a0      	b.n	8003efc <ai_dict8_dot_array_f32+0xd8>
 8003fba:	bf00      	nop
 8003fbc:	00000000 	.word	0x00000000

08003fc0 <ai_dict4_dot_array_f32>:
 8003fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fc4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003fc6:	f027 0c01 	bic.w	ip, r7, #1
 8003fca:	ea5f 08d7 	movs.w	r8, r7, lsr #3
 8003fce:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 8003fd2:	f000 80ae 	beq.w	8004132 <ai_dict4_dot_array_f32+0x172>
 8003fd6:	1d0d      	adds	r5, r1, #4
 8003fd8:	ea4f 0988 	mov.w	r9, r8, lsl #2
 8003fdc:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8004138 <ai_dict4_dot_array_f32+0x178>
 8003fe0:	eb05 0e09 	add.w	lr, r5, r9
 8003fe4:	f103 0420 	add.w	r4, r3, #32
 8003fe8:	f815 6c04 	ldrb.w	r6, [r5, #-4]
 8003fec:	ed14 3a07 	vldr	s6, [r4, #-28]	; 0xffffffe4
 8003ff0:	f815 bc03 	ldrb.w	fp, [r5, #-3]
 8003ff4:	ed54 3a08 	vldr	s7, [r4, #-32]	; 0xffffffe0
 8003ff8:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 8003ffc:	ed54 4a05 	vldr	s9, [r4, #-20]	; 0xffffffec
 8004000:	ed14 5a04 	vldr	s10, [r4, #-16]
 8004004:	ed54 5a03 	vldr	s11, [r4, #-12]
 8004008:	ed14 6a02 	vldr	s12, [r4, #-8]
 800400c:	ed54 6a01 	vldr	s13, [r4, #-4]
 8004010:	f006 0a0f 	and.w	sl, r6, #15
 8004014:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8004018:	edda 7a00 	vldr	s15, [sl]
 800401c:	f815 ac02 	ldrb.w	sl, [r5, #-2]
 8004020:	0936      	lsrs	r6, r6, #4
 8004022:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8004026:	ee67 7a83 	vmul.f32	s15, s15, s6
 800402a:	ed96 3a00 	vldr	s6, [r6]
 800402e:	ea4f 161b 	mov.w	r6, fp, lsr #4
 8004032:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004036:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800403a:	f00b 0b0f 	and.w	fp, fp, #15
 800403e:	edd6 3a00 	vldr	s7, [r6]
 8004042:	f815 6c01 	ldrb.w	r6, [r5, #-1]
 8004046:	eee3 7a84 	vfma.f32	s15, s7, s8
 800404a:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 800404e:	3504      	adds	r5, #4
 8004050:	ed9b 4a00 	vldr	s8, [fp]
 8004054:	ea4f 1b1a 	mov.w	fp, sl, lsr #4
 8004058:	eee4 7a24 	vfma.f32	s15, s8, s9
 800405c:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 8004060:	f00a 0a0f 	and.w	sl, sl, #15
 8004064:	eddb 4a00 	vldr	s9, [fp]
 8004068:	eee4 7a85 	vfma.f32	s15, s9, s10
 800406c:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8004070:	45ae      	cmp	lr, r5
 8004072:	ed9a 5a00 	vldr	s10, [sl]
 8004076:	ea4f 1a16 	mov.w	sl, r6, lsr #4
 800407a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800407e:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8004082:	f006 060f 	and.w	r6, r6, #15
 8004086:	edda 5a00 	vldr	s11, [sl]
 800408a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800408e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8004092:	f104 0420 	add.w	r4, r4, #32
 8004096:	ed96 6a00 	vldr	s12, [r6]
 800409a:	eee6 7a26 	vfma.f32	s15, s12, s13
 800409e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80040a2:	d1a1      	bne.n	8003fe8 <ai_dict4_dot_array_f32+0x28>
 80040a4:	4449      	add	r1, r9
 80040a6:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 80040aa:	459c      	cmp	ip, r3
 80040ac:	d92d      	bls.n	800410a <ai_dict4_dot_array_f32+0x14a>
 80040ae:	f10c 0c07 	add.w	ip, ip, #7
 80040b2:	f103 0508 	add.w	r5, r3, #8
 80040b6:	ebac 0c05 	sub.w	ip, ip, r5
 80040ba:	f02c 0407 	bic.w	r4, ip, #7
 80040be:	f103 0810 	add.w	r8, r3, #16
 80040c2:	44a0      	add	r8, r4
 80040c4:	f101 3eff 	add.w	lr, r1, #4294967295	; 0xffffffff
 80040c8:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 80040cc:	ed15 6a01 	vldr	s12, [r5, #-4]
 80040d0:	ed55 6a02 	vldr	s13, [r5, #-8]
 80040d4:	f004 060f 	and.w	r6, r4, #15
 80040d8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80040dc:	0924      	lsrs	r4, r4, #4
 80040de:	edd6 7a00 	vldr	s15, [r6]
 80040e2:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80040e6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80040ea:	ed94 6a00 	vldr	s12, [r4]
 80040ee:	eee6 7a26 	vfma.f32	s15, s12, s13
 80040f2:	3508      	adds	r5, #8
 80040f4:	45a8      	cmp	r8, r5
 80040f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80040fa:	d1e5      	bne.n	80040c8 <ai_dict4_dot_array_f32+0x108>
 80040fc:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 8004100:	f10c 0c01 	add.w	ip, ip, #1
 8004104:	4461      	add	r1, ip
 8004106:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 800410a:	07fc      	lsls	r4, r7, #31
 800410c:	d509      	bpl.n	8004122 <ai_dict4_dot_array_f32+0x162>
 800410e:	7809      	ldrb	r1, [r1, #0]
 8004110:	edd3 7a00 	vldr	s15, [r3]
 8004114:	090b      	lsrs	r3, r1, #4
 8004116:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800411a:	edd2 6a00 	vldr	s13, [r2]
 800411e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004122:	edd0 7a00 	vldr	s15, [r0]
 8004126:	ee37 7a87 	vadd.f32	s14, s15, s14
 800412a:	ed80 7a00 	vstr	s14, [r0]
 800412e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004132:	ed9f 7a01 	vldr	s14, [pc, #4]	; 8004138 <ai_dict4_dot_array_f32+0x178>
 8004136:	e7b8      	b.n	80040aa <ai_dict4_dot_array_f32+0xea>
 8004138:	00000000 	.word	0x00000000

0800413c <forward_dense>:
 800413c:	6942      	ldr	r2, [r0, #20]
 800413e:	8813      	ldrh	r3, [r2, #0]
 8004140:	2b00      	cmp	r3, #0
 8004142:	f000 81ca 	beq.w	80044da <forward_dense+0x39e>
 8004146:	6852      	ldr	r2, [r2, #4]
 8004148:	6850      	ldr	r0, [r2, #4]
 800414a:	b100      	cbz	r0, 800414e <forward_dense+0x12>
 800414c:	6800      	ldr	r0, [r0, #0]
 800414e:	2b01      	cmp	r3, #1
 8004150:	f240 81c0 	bls.w	80044d4 <forward_dense+0x398>
 8004154:	6911      	ldr	r1, [r2, #16]
 8004156:	b101      	cbz	r1, 800415a <forward_dense+0x1e>
 8004158:	6809      	ldr	r1, [r1, #0]
 800415a:	2b02      	cmp	r3, #2
 800415c:	f000 81bf 	beq.w	80044de <forward_dense+0x3a2>
 8004160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004164:	ed2d 8b10 	vpush	{d8-d15}
 8004168:	69d3      	ldr	r3, [r2, #28]
 800416a:	b091      	sub	sp, #68	; 0x44
 800416c:	2b00      	cmp	r3, #0
 800416e:	f000 820b 	beq.w	8004588 <forward_dense+0x44c>
 8004172:	681c      	ldr	r4, [r3, #0]
 8004174:	9408      	str	r4, [sp, #32]
 8004176:	f112 0418 	adds.w	r4, r2, #24
 800417a:	f000 81df 	beq.w	800453c <forward_dense+0x400>
 800417e:	8b12      	ldrh	r2, [r2, #24]
 8004180:	2a01      	cmp	r2, #1
 8004182:	f240 81fe 	bls.w	8004582 <forward_dense+0x446>
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 81da 	beq.w	8004540 <forward_dense+0x404>
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	9306      	str	r3, [sp, #24]
 8004190:	9b08      	ldr	r3, [sp, #32]
 8004192:	68cc      	ldr	r4, [r1, #12]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	68c5      	ldr	r5, [r0, #12]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	f8d5 8004 	ldr.w	r8, [r5, #4]
 800419e:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80041a2:	f3c2 1cc6 	ubfx	ip, r2, #7, #7
 80041a6:	f3c2 5541 	ubfx	r5, r2, #21, #2
 80041aa:	fa4c f505 	asr.w	r5, ip, r5
 80041ae:	f3c2 4243 	ubfx	r2, r2, #17, #4
 80041b2:	950b      	str	r5, [sp, #44]	; 0x2c
 80041b4:	2a04      	cmp	r2, #4
 80041b6:	fb07 f506 	mul.w	r5, r7, r6
 80041ba:	6864      	ldr	r4, [r4, #4]
 80041bc:	9507      	str	r5, [sp, #28]
 80041be:	f000 81dd 	beq.w	800457c <forward_dense+0x440>
 80041c2:	2a08      	cmp	r2, #8
 80041c4:	f000 81da 	beq.w	800457c <forward_dense+0x440>
 80041c8:	f04f 0a00 	mov.w	sl, #0
 80041cc:	698a      	ldr	r2, [r1, #24]
 80041ce:	6981      	ldr	r1, [r0, #24]
 80041d0:	6890      	ldr	r0, [r2, #8]
 80041d2:	9a08      	ldr	r2, [sp, #32]
 80041d4:	9004      	str	r0, [sp, #16]
 80041d6:	6952      	ldr	r2, [r2, #20]
 80041d8:	688f      	ldr	r7, [r1, #8]
 80041da:	f8d2 9004 	ldr.w	r9, [r2, #4]
 80041de:	00a2      	lsls	r2, r4, #2
 80041e0:	9209      	str	r2, [sp, #36]	; 0x24
 80041e2:	1886      	adds	r6, r0, r2
 80041e4:	9a07      	ldr	r2, [sp, #28]
 80041e6:	2a00      	cmp	r2, #0
 80041e8:	f000 81c3 	beq.w	8004572 <forward_dense+0x436>
 80041ec:	f1a8 0210 	sub.w	r2, r8, #16
 80041f0:	0912      	lsrs	r2, r2, #4
 80041f2:	3201      	adds	r2, #1
 80041f4:	0192      	lsls	r2, r2, #6
 80041f6:	920c      	str	r2, [sp, #48]	; 0x30
 80041f8:	ea4f 0288 	mov.w	r2, r8, lsl #2
 80041fc:	920a      	str	r2, [sp, #40]	; 0x28
 80041fe:	689d      	ldr	r5, [r3, #8]
 8004200:	9b06      	ldr	r3, [sp, #24]
 8004202:	eddf aad0 	vldr	s21, [pc, #832]	; 8004544 <forward_dense+0x408>
 8004206:	2200      	movs	r2, #0
 8004208:	9205      	str	r2, [sp, #20]
 800420a:	f008 020f 	and.w	r2, r8, #15
 800420e:	920d      	str	r2, [sp, #52]	; 0x34
 8004210:	2b00      	cmp	r3, #0
 8004212:	d043      	beq.n	800429c <forward_dense+0x160>
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	689c      	ldr	r4, [r3, #8]
 8004218:	9b04      	ldr	r3, [sp, #16]
 800421a:	f1ba 0f00 	cmp.w	sl, #0
 800421e:	d042      	beq.n	80042a6 <forward_dense+0x16a>
 8004220:	42b3      	cmp	r3, r6
 8004222:	d22a      	bcs.n	800427a <forward_dense+0x13e>
 8004224:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004226:	469b      	mov	fp, r3
 8004228:	ab0f      	add	r3, sp, #60	; 0x3c
 800422a:	9303      	str	r3, [sp, #12]
 800422c:	2a04      	cmp	r2, #4
 800422e:	4633      	mov	r3, r6
 8004230:	4646      	mov	r6, r8
 8004232:	4698      	mov	r8, r3
 8004234:	f000 8156 	beq.w	80044e4 <forward_dense+0x3a8>
 8004238:	2c00      	cmp	r4, #0
 800423a:	f000 8185 	beq.w	8004548 <forward_dense+0x40c>
 800423e:	f8d4 c000 	ldr.w	ip, [r4]
 8004242:	9803      	ldr	r0, [sp, #12]
 8004244:	9600      	str	r6, [sp, #0]
 8004246:	463b      	mov	r3, r7
 8004248:	4629      	mov	r1, r5
 800424a:	4652      	mov	r2, sl
 800424c:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 8004250:	f7ff fde8 	bl	8003e24 <ai_dict8_dot_array_f32>
 8004254:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004256:	f84b 3b04 	str.w	r3, [fp], #4
 800425a:	45c3      	cmp	fp, r8
 800425c:	f104 0404 	add.w	r4, r4, #4
 8004260:	444d      	add	r5, r9
 8004262:	d3e9      	bcc.n	8004238 <forward_dense+0xfc>
 8004264:	4643      	mov	r3, r8
 8004266:	46b0      	mov	r8, r6
 8004268:	461e      	mov	r6, r3
 800426a:	9a04      	ldr	r2, [sp, #16]
 800426c:	43d3      	mvns	r3, r2
 800426e:	4433      	add	r3, r6
 8004270:	f023 0303 	bic.w	r3, r3, #3
 8004274:	3304      	adds	r3, #4
 8004276:	18d3      	adds	r3, r2, r3
 8004278:	9304      	str	r3, [sp, #16]
 800427a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800427c:	9b05      	ldr	r3, [sp, #20]
 800427e:	4417      	add	r7, r2
 8004280:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004282:	4416      	add	r6, r2
 8004284:	9a07      	ldr	r2, [sp, #28]
 8004286:	3301      	adds	r3, #1
 8004288:	4293      	cmp	r3, r2
 800428a:	9305      	str	r3, [sp, #20]
 800428c:	f000 8171 	beq.w	8004572 <forward_dense+0x436>
 8004290:	9b08      	ldr	r3, [sp, #32]
 8004292:	699b      	ldr	r3, [r3, #24]
 8004294:	689d      	ldr	r5, [r3, #8]
 8004296:	9b06      	ldr	r3, [sp, #24]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d1bb      	bne.n	8004214 <forward_dense+0xd8>
 800429c:	461c      	mov	r4, r3
 800429e:	9b04      	ldr	r3, [sp, #16]
 80042a0:	f1ba 0f00 	cmp.w	sl, #0
 80042a4:	d1bc      	bne.n	8004220 <forward_dense+0xe4>
 80042a6:	42b3      	cmp	r3, r6
 80042a8:	d2e7      	bcs.n	800427a <forward_dense+0x13e>
 80042aa:	4618      	mov	r0, r3
 80042ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80042ae:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 80042b2:	eb07 0c03 	add.w	ip, r7, r3
 80042b6:	469e      	mov	lr, r3
 80042b8:	2c00      	cmp	r4, #0
 80042ba:	f000 80ff 	beq.w	80044bc <forward_dense+0x380>
 80042be:	f1b8 0f0f 	cmp.w	r8, #15
 80042c2:	edd4 fa00 	vldr	s31, [r4]
 80042c6:	eddf 6a9f 	vldr	s13, [pc, #636]	; 8004544 <forward_dense+0x408>
 80042ca:	f104 0404 	add.w	r4, r4, #4
 80042ce:	f240 80fd 	bls.w	80044cc <forward_dense+0x390>
 80042d2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80042d6:	f105 0340 	add.w	r3, r5, #64	; 0x40
 80042da:	4641      	mov	r1, r8
 80042dc:	ed13 fa0f 	vldr	s30, [r3, #-60]	; 0xffffffc4
 80042e0:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 80042e4:	ed53 ea10 	vldr	s29, [r3, #-64]	; 0xffffffc0
 80042e8:	ed12 ea10 	vldr	s28, [r2, #-64]	; 0xffffffc0
 80042ec:	ed52 da0e 	vldr	s27, [r2, #-56]	; 0xffffffc8
 80042f0:	ed12 da0d 	vldr	s26, [r2, #-52]	; 0xffffffcc
 80042f4:	ed53 ca0d 	vldr	s25, [r3, #-52]	; 0xffffffcc
 80042f8:	ed12 ca0c 	vldr	s24, [r2, #-48]	; 0xffffffd0
 80042fc:	ed53 ba0c 	vldr	s23, [r3, #-48]	; 0xffffffd0
 8004300:	ed13 ba0b 	vldr	s22, [r3, #-44]	; 0xffffffd4
 8004304:	ed12 aa0b 	vldr	s20, [r2, #-44]	; 0xffffffd4
 8004308:	ed52 9a0a 	vldr	s19, [r2, #-40]	; 0xffffffd8
 800430c:	ed13 9a0a 	vldr	s18, [r3, #-40]	; 0xffffffd8
 8004310:	ed52 8a09 	vldr	s17, [r2, #-36]	; 0xffffffdc
 8004314:	ed13 8a09 	vldr	s16, [r3, #-36]	; 0xffffffdc
 8004318:	ed13 0a08 	vldr	s0, [r3, #-32]	; 0xffffffe0
 800431c:	ed52 0a08 	vldr	s1, [r2, #-32]	; 0xffffffe0
 8004320:	ed13 1a07 	vldr	s2, [r3, #-28]	; 0xffffffe4
 8004324:	ed52 1a07 	vldr	s3, [r2, #-28]	; 0xffffffe4
 8004328:	ed13 2a06 	vldr	s4, [r3, #-24]	; 0xffffffe8
 800432c:	ed52 2a06 	vldr	s5, [r2, #-24]	; 0xffffffe8
 8004330:	ed12 3a05 	vldr	s6, [r2, #-20]	; 0xffffffec
 8004334:	ed53 3a05 	vldr	s7, [r3, #-20]	; 0xffffffec
 8004338:	ed13 4a04 	vldr	s8, [r3, #-16]
 800433c:	ed52 4a04 	vldr	s9, [r2, #-16]
 8004340:	ed12 5a03 	vldr	s10, [r2, #-12]
 8004344:	ed53 5a03 	vldr	s11, [r3, #-12]
 8004348:	ed12 6a02 	vldr	s12, [r2, #-8]
 800434c:	ed13 7a02 	vldr	s14, [r3, #-8]
 8004350:	ee67 7a8f 	vmul.f32	s15, s15, s30
 8004354:	ed13 fa0e 	vldr	s30, [r3, #-56]	; 0xffffffc8
 8004358:	eeee 7a8e 	vfma.f32	s15, s29, s28
 800435c:	3910      	subs	r1, #16
 800435e:	290f      	cmp	r1, #15
 8004360:	ed53 ea01 	vldr	s29, [r3, #-4]
 8004364:	ed12 ea01 	vldr	s28, [r2, #-4]
 8004368:	eeed 7a8f 	vfma.f32	s15, s27, s30
 800436c:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8004370:	f102 0240 	add.w	r2, r2, #64	; 0x40
 8004374:	eeed 7a2c 	vfma.f32	s15, s26, s25
 8004378:	eeec 7a2b 	vfma.f32	s15, s24, s23
 800437c:	eeeb 7a0a 	vfma.f32	s15, s22, s20
 8004380:	eee9 7a89 	vfma.f32	s15, s19, s18
 8004384:	eee8 7a88 	vfma.f32	s15, s17, s16
 8004388:	eee0 7a20 	vfma.f32	s15, s0, s1
 800438c:	eee1 7a21 	vfma.f32	s15, s2, s3
 8004390:	eee2 7a22 	vfma.f32	s15, s4, s5
 8004394:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004398:	eee4 7a24 	vfma.f32	s15, s8, s9
 800439c:	eee5 7a25 	vfma.f32	s15, s10, s11
 80043a0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80043a4:	eeee 7a8e 	vfma.f32	s15, s29, s28
 80043a8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80043ac:	d896      	bhi.n	80042dc <forward_dense+0x1a0>
 80043ae:	eb05 010e 	add.w	r1, r5, lr
 80043b2:	465b      	mov	r3, fp
 80043b4:	4662      	mov	r2, ip
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d075      	beq.n	80044a6 <forward_dense+0x36a>
 80043ba:	ed91 7a00 	vldr	s14, [r1]
 80043be:	edd2 7a00 	vldr	s15, [r2]
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80043c8:	d06d      	beq.n	80044a6 <forward_dense+0x36a>
 80043ca:	ed91 7a01 	vldr	s14, [r1, #4]
 80043ce:	edd2 7a01 	vldr	s15, [r2, #4]
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80043d8:	d065      	beq.n	80044a6 <forward_dense+0x36a>
 80043da:	ed91 7a02 	vldr	s14, [r1, #8]
 80043de:	edd2 7a02 	vldr	s15, [r2, #8]
 80043e2:	2b03      	cmp	r3, #3
 80043e4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80043e8:	d05d      	beq.n	80044a6 <forward_dense+0x36a>
 80043ea:	ed91 7a03 	vldr	s14, [r1, #12]
 80043ee:	edd2 7a03 	vldr	s15, [r2, #12]
 80043f2:	2b04      	cmp	r3, #4
 80043f4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80043f8:	d055      	beq.n	80044a6 <forward_dense+0x36a>
 80043fa:	ed91 7a04 	vldr	s14, [r1, #16]
 80043fe:	edd2 7a04 	vldr	s15, [r2, #16]
 8004402:	2b05      	cmp	r3, #5
 8004404:	eee7 6a27 	vfma.f32	s13, s14, s15
 8004408:	d04d      	beq.n	80044a6 <forward_dense+0x36a>
 800440a:	ed91 7a05 	vldr	s14, [r1, #20]
 800440e:	edd2 7a05 	vldr	s15, [r2, #20]
 8004412:	2b06      	cmp	r3, #6
 8004414:	eee7 6a27 	vfma.f32	s13, s14, s15
 8004418:	d045      	beq.n	80044a6 <forward_dense+0x36a>
 800441a:	ed91 7a06 	vldr	s14, [r1, #24]
 800441e:	edd2 7a06 	vldr	s15, [r2, #24]
 8004422:	2b07      	cmp	r3, #7
 8004424:	eee7 6a27 	vfma.f32	s13, s14, s15
 8004428:	d03d      	beq.n	80044a6 <forward_dense+0x36a>
 800442a:	ed91 7a07 	vldr	s14, [r1, #28]
 800442e:	edd2 7a07 	vldr	s15, [r2, #28]
 8004432:	2b08      	cmp	r3, #8
 8004434:	eee7 6a27 	vfma.f32	s13, s14, s15
 8004438:	d035      	beq.n	80044a6 <forward_dense+0x36a>
 800443a:	ed91 7a08 	vldr	s14, [r1, #32]
 800443e:	edd2 7a08 	vldr	s15, [r2, #32]
 8004442:	2b09      	cmp	r3, #9
 8004444:	eee7 6a27 	vfma.f32	s13, s14, s15
 8004448:	d02d      	beq.n	80044a6 <forward_dense+0x36a>
 800444a:	ed91 7a09 	vldr	s14, [r1, #36]	; 0x24
 800444e:	edd2 7a09 	vldr	s15, [r2, #36]	; 0x24
 8004452:	2b0a      	cmp	r3, #10
 8004454:	eee7 6a27 	vfma.f32	s13, s14, s15
 8004458:	d025      	beq.n	80044a6 <forward_dense+0x36a>
 800445a:	ed91 7a0a 	vldr	s14, [r1, #40]	; 0x28
 800445e:	edd2 7a0a 	vldr	s15, [r2, #40]	; 0x28
 8004462:	2b0b      	cmp	r3, #11
 8004464:	eee7 6a27 	vfma.f32	s13, s14, s15
 8004468:	d01d      	beq.n	80044a6 <forward_dense+0x36a>
 800446a:	ed91 7a0b 	vldr	s14, [r1, #44]	; 0x2c
 800446e:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8004472:	2b0c      	cmp	r3, #12
 8004474:	eee7 6a27 	vfma.f32	s13, s14, s15
 8004478:	d015      	beq.n	80044a6 <forward_dense+0x36a>
 800447a:	ed91 7a0c 	vldr	s14, [r1, #48]	; 0x30
 800447e:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 8004482:	2b0d      	cmp	r3, #13
 8004484:	eee7 6a27 	vfma.f32	s13, s14, s15
 8004488:	d00d      	beq.n	80044a6 <forward_dense+0x36a>
 800448a:	ed91 7a0d 	vldr	s14, [r1, #52]	; 0x34
 800448e:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 8004492:	2b0e      	cmp	r3, #14
 8004494:	eee7 6a27 	vfma.f32	s13, s14, s15
 8004498:	d005      	beq.n	80044a6 <forward_dense+0x36a>
 800449a:	ed91 7a0e 	vldr	s14, [r1, #56]	; 0x38
 800449e:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 80044a2:	eee7 6a27 	vfma.f32	s13, s14, s15
 80044a6:	444d      	add	r5, r9
 80044a8:	ee7f 6aa6 	vadd.f32	s13, s31, s13
 80044ac:	ece0 6a01 	vstmia	r0!, {s13}
 80044b0:	42b0      	cmp	r0, r6
 80044b2:	f4bf aeda 	bcs.w	800426a <forward_dense+0x12e>
 80044b6:	2c00      	cmp	r4, #0
 80044b8:	f47f af01 	bne.w	80042be <forward_dense+0x182>
 80044bc:	f1b8 0f0f 	cmp.w	r8, #15
 80044c0:	eef0 fa6a 	vmov.f32	s31, s21
 80044c4:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8004544 <forward_dense+0x408>
 80044c8:	f63f af03 	bhi.w	80042d2 <forward_dense+0x196>
 80044cc:	4643      	mov	r3, r8
 80044ce:	4629      	mov	r1, r5
 80044d0:	463a      	mov	r2, r7
 80044d2:	e770      	b.n	80043b6 <forward_dense+0x27a>
 80044d4:	2300      	movs	r3, #0
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	deff      	udf	#255	; 0xff
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	deff      	udf	#255	; 0xff
 80044de:	2300      	movs	r3, #0
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	deff      	udf	#255	; 0xff
 80044e4:	b1ac      	cbz	r4, 8004512 <forward_dense+0x3d6>
 80044e6:	f8d4 c000 	ldr.w	ip, [r4]
 80044ea:	9803      	ldr	r0, [sp, #12]
 80044ec:	9600      	str	r6, [sp, #0]
 80044ee:	463b      	mov	r3, r7
 80044f0:	4629      	mov	r1, r5
 80044f2:	4652      	mov	r2, sl
 80044f4:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 80044f8:	f7ff fd62 	bl	8003fc0 <ai_dict4_dot_array_f32>
 80044fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80044fe:	f84b 3b04 	str.w	r3, [fp], #4
 8004502:	45c3      	cmp	fp, r8
 8004504:	f104 0404 	add.w	r4, r4, #4
 8004508:	444d      	add	r5, r9
 800450a:	f4bf aeab 	bcs.w	8004264 <forward_dense+0x128>
 800450e:	2c00      	cmp	r4, #0
 8004510:	d1e9      	bne.n	80044e6 <forward_dense+0x3aa>
 8004512:	4634      	mov	r4, r6
 8004514:	4646      	mov	r6, r8
 8004516:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800451a:	9400      	str	r4, [sp, #0]
 800451c:	463b      	mov	r3, r7
 800451e:	4629      	mov	r1, r5
 8004520:	4652      	mov	r2, sl
 8004522:	4640      	mov	r0, r8
 8004524:	edcd aa0f 	vstr	s21, [sp, #60]	; 0x3c
 8004528:	f7ff fd4a 	bl	8003fc0 <ai_dict4_dot_array_f32>
 800452c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800452e:	f84b 3b04 	str.w	r3, [fp], #4
 8004532:	45b3      	cmp	fp, r6
 8004534:	444d      	add	r5, r9
 8004536:	d3f0      	bcc.n	800451a <forward_dense+0x3de>
 8004538:	46a0      	mov	r8, r4
 800453a:	e696      	b.n	800426a <forward_dense+0x12e>
 800453c:	9406      	str	r4, [sp, #24]
 800453e:	e627      	b.n	8004190 <forward_dense+0x54>
 8004540:	9306      	str	r3, [sp, #24]
 8004542:	e625      	b.n	8004190 <forward_dense+0x54>
 8004544:	00000000 	.word	0x00000000
 8004548:	4634      	mov	r4, r6
 800454a:	4646      	mov	r6, r8
 800454c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004550:	9400      	str	r4, [sp, #0]
 8004552:	463b      	mov	r3, r7
 8004554:	4629      	mov	r1, r5
 8004556:	4652      	mov	r2, sl
 8004558:	4640      	mov	r0, r8
 800455a:	edcd aa0f 	vstr	s21, [sp, #60]	; 0x3c
 800455e:	f7ff fc61 	bl	8003e24 <ai_dict8_dot_array_f32>
 8004562:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004564:	f84b 3b04 	str.w	r3, [fp], #4
 8004568:	45b3      	cmp	fp, r6
 800456a:	444d      	add	r5, r9
 800456c:	d3f0      	bcc.n	8004550 <forward_dense+0x414>
 800456e:	46a0      	mov	r8, r4
 8004570:	e67b      	b.n	800426a <forward_dense+0x12e>
 8004572:	b011      	add	sp, #68	; 0x44
 8004574:	ecbd 8b10 	vpop	{d8-d15}
 8004578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800457c:	f8d3 a00c 	ldr.w	sl, [r3, #12]
 8004580:	e624      	b.n	80041cc <forward_dense+0x90>
 8004582:	2300      	movs	r3, #0
 8004584:	9306      	str	r3, [sp, #24]
 8004586:	e603      	b.n	8004190 <forward_dense+0x54>
 8004588:	9308      	str	r3, [sp, #32]
 800458a:	e5f4      	b.n	8004176 <forward_dense+0x3a>

0800458c <nl_func_relu_generic_array_f32>:
 800458c:	b430      	push	{r4, r5}
 800458e:	edd3 6a02 	vldr	s13, [r3, #8]
 8004592:	6880      	ldr	r0, [r0, #8]
 8004594:	688c      	ldr	r4, [r1, #8]
 8004596:	ed93 7a00 	vldr	s14, [r3]
 800459a:	ed93 6a01 	vldr	s12, [r3, #4]
 800459e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80045a2:	3a01      	subs	r2, #1
 80045a4:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 80045a8:	0092      	lsls	r2, r2, #2
 80045aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045ae:	4410      	add	r0, r2
 80045b0:	4422      	add	r2, r4
 80045b2:	d421      	bmi.n	80045f8 <nl_func_relu_generic_array_f32+0x6c>
 80045b4:	42a2      	cmp	r2, r4
 80045b6:	d33d      	bcc.n	8004634 <nl_func_relu_generic_array_f32+0xa8>
 80045b8:	1d13      	adds	r3, r2, #4
 80045ba:	1d02      	adds	r2, r0, #4
 80045bc:	e010      	b.n	80045e0 <nl_func_relu_generic_array_f32+0x54>
 80045be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045c6:	ee77 5ac7 	vsub.f32	s11, s15, s14
 80045ca:	dd01      	ble.n	80045d0 <nl_func_relu_generic_array_f32+0x44>
 80045cc:	ee65 7a86 	vmul.f32	s15, s11, s12
 80045d0:	ed62 7a01 	vstmdb	r2!, {s15}
 80045d4:	6888      	ldr	r0, [r1, #8]
 80045d6:	f1a3 0408 	sub.w	r4, r3, #8
 80045da:	4284      	cmp	r4, r0
 80045dc:	462b      	mov	r3, r5
 80045de:	d329      	bcc.n	8004634 <nl_func_relu_generic_array_f32+0xa8>
 80045e0:	ed53 7a01 	vldr	s15, [r3, #-4]
 80045e4:	eef4 6ae7 	vcmpe.f32	s13, s15
 80045e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045ec:	f1a3 0504 	sub.w	r5, r3, #4
 80045f0:	dce5      	bgt.n	80045be <nl_func_relu_generic_array_f32+0x32>
 80045f2:	eef0 7a66 	vmov.f32	s15, s13
 80045f6:	e7eb      	b.n	80045d0 <nl_func_relu_generic_array_f32+0x44>
 80045f8:	eeb5 6a40 	vcmp.f32	s12, #0.0
 80045fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004600:	d01a      	beq.n	8004638 <nl_func_relu_generic_array_f32+0xac>
 8004602:	42a2      	cmp	r2, r4
 8004604:	d316      	bcc.n	8004634 <nl_func_relu_generic_array_f32+0xa8>
 8004606:	1d13      	adds	r3, r2, #4
 8004608:	1d02      	adds	r2, r0, #4
 800460a:	ed53 7a01 	vldr	s15, [r3, #-4]
 800460e:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8004612:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004616:	f1a3 0408 	sub.w	r4, r3, #8
 800461a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800461e:	f1a3 0004 	sub.w	r0, r3, #4
 8004622:	ee66 6a86 	vmul.f32	s13, s13, s12
 8004626:	4623      	mov	r3, r4
 8004628:	d51e      	bpl.n	8004668 <nl_func_relu_generic_array_f32+0xdc>
 800462a:	ed62 6a01 	vstmdb	r2!, {s13}
 800462e:	688b      	ldr	r3, [r1, #8]
 8004630:	42a3      	cmp	r3, r4
 8004632:	d91e      	bls.n	8004672 <nl_func_relu_generic_array_f32+0xe6>
 8004634:	bc30      	pop	{r4, r5}
 8004636:	4770      	bx	lr
 8004638:	42a2      	cmp	r2, r4
 800463a:	d3fb      	bcc.n	8004634 <nl_func_relu_generic_array_f32+0xa8>
 800463c:	1d13      	adds	r3, r2, #4
 800463e:	2500      	movs	r5, #0
 8004640:	1d02      	adds	r2, r0, #4
 8004642:	ed53 7a01 	vldr	s15, [r3, #-4]
 8004646:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800464a:	f1a3 0408 	sub.w	r4, r3, #8
 800464e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004652:	f1a3 0004 	sub.w	r0, r3, #4
 8004656:	4623      	mov	r3, r4
 8004658:	d80d      	bhi.n	8004676 <nl_func_relu_generic_array_f32+0xea>
 800465a:	ed62 7a01 	vstmdb	r2!, {s15}
 800465e:	688b      	ldr	r3, [r1, #8]
 8004660:	42a3      	cmp	r3, r4
 8004662:	d8e7      	bhi.n	8004634 <nl_func_relu_generic_array_f32+0xa8>
 8004664:	4603      	mov	r3, r0
 8004666:	e7ec      	b.n	8004642 <nl_func_relu_generic_array_f32+0xb6>
 8004668:	ed62 7a01 	vstmdb	r2!, {s15}
 800466c:	688c      	ldr	r4, [r1, #8]
 800466e:	429c      	cmp	r4, r3
 8004670:	d8e0      	bhi.n	8004634 <nl_func_relu_generic_array_f32+0xa8>
 8004672:	4603      	mov	r3, r0
 8004674:	e7c9      	b.n	800460a <nl_func_relu_generic_array_f32+0x7e>
 8004676:	f842 5d04 	str.w	r5, [r2, #-4]!
 800467a:	688c      	ldr	r4, [r1, #8]
 800467c:	429c      	cmp	r4, r3
 800467e:	d8d9      	bhi.n	8004634 <nl_func_relu_generic_array_f32+0xa8>
 8004680:	4603      	mov	r3, r0
 8004682:	e7de      	b.n	8004642 <nl_func_relu_generic_array_f32+0xb6>

08004684 <forward_relu>:
 8004684:	6942      	ldr	r2, [r0, #20]
 8004686:	8813      	ldrh	r3, [r2, #0]
 8004688:	b33b      	cbz	r3, 80046da <forward_relu+0x56>
 800468a:	b470      	push	{r4, r5, r6}
 800468c:	6852      	ldr	r2, [r2, #4]
 800468e:	6856      	ldr	r6, [r2, #4]
 8004690:	b106      	cbz	r6, 8004694 <forward_relu+0x10>
 8004692:	6836      	ldr	r6, [r6, #0]
 8004694:	2b01      	cmp	r3, #1
 8004696:	d91d      	bls.n	80046d4 <forward_relu+0x50>
 8004698:	6913      	ldr	r3, [r2, #16]
 800469a:	b103      	cbz	r3, 800469e <forward_relu+0x1a>
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	6982      	ldr	r2, [r0, #24]
 80046a0:	68b4      	ldr	r4, [r6, #8]
 80046a2:	6998      	ldr	r0, [r3, #24]
 80046a4:	69b1      	ldr	r1, [r6, #24]
 80046a6:	f3c4 2417 	ubfx	r4, r4, #8, #24
 80046aa:	2a00      	cmp	r2, #0
 80046ac:	d041      	beq.n	8004732 <forward_relu+0xae>
 80046ae:	e9d2 5301 	ldrd	r5, r3, [r2, #4]
 80046b2:	2d01      	cmp	r5, #1
 80046b4:	d013      	beq.n	80046de <forward_relu+0x5a>
 80046b6:	2c00      	cmp	r4, #0
 80046b8:	d06f      	beq.n	800479a <forward_relu+0x116>
 80046ba:	68f6      	ldr	r6, [r6, #12]
 80046bc:	2201      	movs	r2, #1
 80046be:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 80046c2:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80046c6:	42a6      	cmp	r6, r4
 80046c8:	fb05 f202 	mul.w	r2, r5, r2
 80046cc:	d1f9      	bne.n	80046c2 <forward_relu+0x3e>
 80046ce:	bc70      	pop	{r4, r5, r6}
 80046d0:	f7ff bf5c 	b.w	800458c <nl_func_relu_generic_array_f32>
 80046d4:	2300      	movs	r3, #0
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	deff      	udf	#255	; 0xff
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	deff      	udf	#255	; 0xff
 80046de:	6880      	ldr	r0, [r0, #8]
 80046e0:	688a      	ldr	r2, [r1, #8]
 80046e2:	ed93 7a00 	vldr	s14, [r3]
 80046e6:	b184      	cbz	r4, 800470a <forward_relu+0x86>
 80046e8:	68f6      	ldr	r6, [r6, #12]
 80046ea:	462b      	mov	r3, r5
 80046ec:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 80046f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80046f4:	42a6      	cmp	r6, r4
 80046f6:	fb05 f303 	mul.w	r3, r5, r3
 80046fa:	d1f9      	bne.n	80046f0 <forward_relu+0x6c>
 80046fc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004700:	3b01      	subs	r3, #1
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	18d2      	adds	r2, r2, r3
 8004706:	4418      	add	r0, r3
 8004708:	d23d      	bcs.n	8004786 <forward_relu+0x102>
 800470a:	1d13      	adds	r3, r2, #4
 800470c:	2500      	movs	r5, #0
 800470e:	1d02      	adds	r2, r0, #4
 8004710:	ed53 7a01 	vldr	s15, [r3, #-4]
 8004714:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800471c:	f1a3 0004 	sub.w	r0, r3, #4
 8004720:	d833      	bhi.n	800478a <forward_relu+0x106>
 8004722:	ed62 7a01 	vstmdb	r2!, {s15}
 8004726:	688c      	ldr	r4, [r1, #8]
 8004728:	3b08      	subs	r3, #8
 800472a:	429c      	cmp	r4, r3
 800472c:	d82b      	bhi.n	8004786 <forward_relu+0x102>
 800472e:	4603      	mov	r3, r0
 8004730:	e7ee      	b.n	8004710 <forward_relu+0x8c>
 8004732:	6880      	ldr	r0, [r0, #8]
 8004734:	688b      	ldr	r3, [r1, #8]
 8004736:	b184      	cbz	r4, 800475a <forward_relu+0xd6>
 8004738:	68f6      	ldr	r6, [r6, #12]
 800473a:	2201      	movs	r2, #1
 800473c:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8004740:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004744:	42a6      	cmp	r6, r4
 8004746:	fb05 f202 	mul.w	r2, r5, r2
 800474a:	d1f9      	bne.n	8004740 <forward_relu+0xbc>
 800474c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8004750:	3a01      	subs	r2, #1
 8004752:	0092      	lsls	r2, r2, #2
 8004754:	189b      	adds	r3, r3, r2
 8004756:	4410      	add	r0, r2
 8004758:	d215      	bcs.n	8004786 <forward_relu+0x102>
 800475a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80047a0 <forward_relu+0x11c>
 800475e:	3304      	adds	r3, #4
 8004760:	3004      	adds	r0, #4
 8004762:	ed53 7a01 	vldr	s15, [r3, #-4]
 8004766:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800476a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800476e:	bfb8      	it	lt
 8004770:	eef0 7a47 	vmovlt.f32	s15, s14
 8004774:	ed60 7a01 	vstmdb	r0!, {s15}
 8004778:	688c      	ldr	r4, [r1, #8]
 800477a:	f1a3 0208 	sub.w	r2, r3, #8
 800477e:	4294      	cmp	r4, r2
 8004780:	f1a3 0304 	sub.w	r3, r3, #4
 8004784:	d9ed      	bls.n	8004762 <forward_relu+0xde>
 8004786:	bc70      	pop	{r4, r5, r6}
 8004788:	4770      	bx	lr
 800478a:	f842 5d04 	str.w	r5, [r2, #-4]!
 800478e:	688c      	ldr	r4, [r1, #8]
 8004790:	3b08      	subs	r3, #8
 8004792:	429c      	cmp	r4, r3
 8004794:	d8f7      	bhi.n	8004786 <forward_relu+0x102>
 8004796:	4603      	mov	r3, r0
 8004798:	e7ba      	b.n	8004710 <forward_relu+0x8c>
 800479a:	2201      	movs	r2, #1
 800479c:	e797      	b.n	80046ce <forward_relu+0x4a>
 800479e:	bf00      	nop
 80047a0:	00000000 	.word	0x00000000

080047a4 <ai_check_custom_types>:
 80047a4:	4b13      	ldr	r3, [pc, #76]	; (80047f4 <ai_check_custom_types+0x50>)
 80047a6:	b082      	sub	sp, #8
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	9301      	str	r3, [sp, #4]
 80047ac:	b118      	cbz	r0, 80047b6 <ai_check_custom_types+0x12>
 80047ae:	7803      	ldrb	r3, [r0, #0]
 80047b0:	2b03      	cmp	r3, #3
 80047b2:	d002      	beq.n	80047ba <ai_check_custom_types+0x16>
 80047b4:	2000      	movs	r0, #0
 80047b6:	b002      	add	sp, #8
 80047b8:	4770      	bx	lr
 80047ba:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80047be:	4293      	cmp	r3, r2
 80047c0:	d004      	beq.n	80047cc <ai_check_custom_types+0x28>
 80047c2:	2001      	movs	r0, #1
 80047c4:	f080 0001 	eor.w	r0, r0, #1
 80047c8:	b002      	add	sp, #8
 80047ca:	4770      	bx	lr
 80047cc:	7842      	ldrb	r2, [r0, #1]
 80047ce:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80047d2:	429a      	cmp	r2, r3
 80047d4:	f100 0001 	add.w	r0, r0, #1
 80047d8:	d1f3      	bne.n	80047c2 <ai_check_custom_types+0x1e>
 80047da:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80047de:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d1ed      	bne.n	80047c2 <ai_check_custom_types+0x1e>
 80047e6:	7842      	ldrb	r2, [r0, #1]
 80047e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d1e8      	bne.n	80047c2 <ai_check_custom_types+0x1e>
 80047f0:	2000      	movs	r0, #0
 80047f2:	e7e7      	b.n	80047c4 <ai_check_custom_types+0x20>
 80047f4:	0800784c 	.word	0x0800784c

080047f8 <ai_layers_forward_all>:
 80047f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047fa:	6d86      	ldr	r6, [r0, #88]	; 0x58
 80047fc:	6d05      	ldr	r5, [r0, #80]	; 0x50
 80047fe:	4604      	mov	r4, r0
 8004800:	b31e      	cbz	r6, 800484a <ai_layers_forward_all+0x52>
 8004802:	b1cd      	cbz	r5, 8004838 <ai_layers_forward_all+0x40>
 8004804:	6545      	str	r5, [r0, #84]	; 0x54
 8004806:	4629      	mov	r1, r5
 8004808:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800480a:	2001      	movs	r0, #1
 800480c:	47b0      	blx	r6
 800480e:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8004810:	2700      	movs	r7, #0
 8004812:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004814:	2002      	movs	r0, #2
 8004816:	47b0      	blx	r6
 8004818:	6d65      	ldr	r5, [r4, #84]	; 0x54
 800481a:	692b      	ldr	r3, [r5, #16]
 800481c:	4628      	mov	r0, r5
 800481e:	4798      	blx	r3
 8004820:	68eb      	ldr	r3, [r5, #12]
 8004822:	429d      	cmp	r5, r3
 8004824:	f04f 0003 	mov.w	r0, #3
 8004828:	4619      	mov	r1, r3
 800482a:	d006      	beq.n	800483a <ai_layers_forward_all+0x42>
 800482c:	6563      	str	r3, [r4, #84]	; 0x54
 800482e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004830:	47b0      	blx	r6
 8004832:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8004834:	2900      	cmp	r1, #0
 8004836:	d1ec      	bne.n	8004812 <ai_layers_forward_all+0x1a>
 8004838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800483a:	2100      	movs	r1, #0
 800483c:	6567      	str	r7, [r4, #84]	; 0x54
 800483e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004840:	47b0      	blx	r6
 8004842:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8004844:	2900      	cmp	r1, #0
 8004846:	d1e4      	bne.n	8004812 <ai_layers_forward_all+0x1a>
 8004848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800484a:	2d00      	cmp	r5, #0
 800484c:	d0f4      	beq.n	8004838 <ai_layers_forward_all+0x40>
 800484e:	6545      	str	r5, [r0, #84]	; 0x54
 8004850:	692b      	ldr	r3, [r5, #16]
 8004852:	4628      	mov	r0, r5
 8004854:	4798      	blx	r3
 8004856:	68eb      	ldr	r3, [r5, #12]
 8004858:	42ab      	cmp	r3, r5
 800485a:	d004      	beq.n	8004866 <ai_layers_forward_all+0x6e>
 800485c:	6563      	str	r3, [r4, #84]	; 0x54
 800485e:	461d      	mov	r5, r3
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1f5      	bne.n	8004850 <ai_layers_forward_all+0x58>
 8004864:	e7e8      	b.n	8004838 <ai_layers_forward_all+0x40>
 8004866:	2300      	movs	r3, #0
 8004868:	6563      	str	r3, [r4, #84]	; 0x54
 800486a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800486c <ai_array_to_buffer_fmt>:
 800486c:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8004870:	2b02      	cmp	r3, #2
 8004872:	d01f      	beq.n	80048b4 <ai_array_to_buffer_fmt+0x48>
 8004874:	4a1c      	ldr	r2, [pc, #112]	; (80048e8 <ai_array_to_buffer_fmt+0x7c>)
 8004876:	f020 437e 	bic.w	r3, r0, #4261412864	; 0xfe000000
 800487a:	4293      	cmp	r3, r2
 800487c:	d00a      	beq.n	8004894 <ai_array_to_buffer_fmt+0x28>
 800487e:	dc0d      	bgt.n	800489c <ai_array_to_buffer_fmt+0x30>
 8004880:	4a1a      	ldr	r2, [pc, #104]	; (80048ec <ai_array_to_buffer_fmt+0x80>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d006      	beq.n	8004894 <ai_array_to_buffer_fmt+0x28>
 8004886:	dd1d      	ble.n	80048c4 <ai_array_to_buffer_fmt+0x58>
 8004888:	4a19      	ldr	r2, [pc, #100]	; (80048f0 <ai_array_to_buffer_fmt+0x84>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d002      	beq.n	8004894 <ai_array_to_buffer_fmt+0x28>
 800488e:	320f      	adds	r2, #15
 8004890:	4293      	cmp	r3, r2
 8004892:	d10d      	bne.n	80048b0 <ai_array_to_buffer_fmt+0x44>
 8004894:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8004898:	4318      	orrs	r0, r3
 800489a:	4770      	bx	lr
 800489c:	4a15      	ldr	r2, [pc, #84]	; (80048f4 <ai_array_to_buffer_fmt+0x88>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d0f8      	beq.n	8004894 <ai_array_to_buffer_fmt+0x28>
 80048a2:	dd18      	ble.n	80048d6 <ai_array_to_buffer_fmt+0x6a>
 80048a4:	4a14      	ldr	r2, [pc, #80]	; (80048f8 <ai_array_to_buffer_fmt+0x8c>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d0f4      	beq.n	8004894 <ai_array_to_buffer_fmt+0x28>
 80048aa:	4a14      	ldr	r2, [pc, #80]	; (80048fc <ai_array_to_buffer_fmt+0x90>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d0f1      	beq.n	8004894 <ai_array_to_buffer_fmt+0x28>
 80048b0:	2340      	movs	r3, #64	; 0x40
 80048b2:	e7ef      	b.n	8004894 <ai_array_to_buffer_fmt+0x28>
 80048b4:	4b12      	ldr	r3, [pc, #72]	; (8004900 <ai_array_to_buffer_fmt+0x94>)
 80048b6:	4003      	ands	r3, r0
 80048b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048bc:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 80048c0:	4318      	orrs	r0, r3
 80048c2:	4770      	bx	lr
 80048c4:	f2a2 4207 	subw	r2, r2, #1031	; 0x407
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d0e3      	beq.n	8004894 <ai_array_to_buffer_fmt+0x28>
 80048cc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d0df      	beq.n	8004894 <ai_array_to_buffer_fmt+0x28>
 80048d4:	e7ec      	b.n	80048b0 <ai_array_to_buffer_fmt+0x44>
 80048d6:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 80048da:	4293      	cmp	r3, r2
 80048dc:	d0da      	beq.n	8004894 <ai_array_to_buffer_fmt+0x28>
 80048de:	3207      	adds	r2, #7
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d0d7      	beq.n	8004894 <ai_array_to_buffer_fmt+0x28>
 80048e4:	e7e4      	b.n	80048b0 <ai_array_to_buffer_fmt+0x44>
 80048e6:	bf00      	nop
 80048e8:	00840040 	.word	0x00840040
 80048ec:	00040447 	.word	0x00040447
 80048f0:	00040840 	.word	0x00040840
 80048f4:	00840840 	.word	0x00840840
 80048f8:	0084084f 	.word	0x0084084f
 80048fc:	01821040 	.word	0x01821040
 8004900:	00803fff 	.word	0x00803fff

08004904 <ai_array_get_byte_size>:
 8004904:	b1c1      	cbz	r1, 8004938 <ai_array_get_byte_size+0x34>
 8004906:	f3c0 3282 	ubfx	r2, r0, #14, #3
 800490a:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800490e:	4413      	add	r3, r2
 8004910:	fb01 f103 	mul.w	r1, r1, r3
 8004914:	f3c0 5241 	ubfx	r2, r0, #21, #2
 8004918:	3107      	adds	r1, #7
 800491a:	f3c0 4043 	ubfx	r0, r0, #17, #4
 800491e:	f021 0107 	bic.w	r1, r1, #7
 8004922:	2804      	cmp	r0, #4
 8004924:	fa21 f102 	lsr.w	r1, r1, r2
 8004928:	d008      	beq.n	800493c <ai_array_get_byte_size+0x38>
 800492a:	2808      	cmp	r0, #8
 800492c:	d101      	bne.n	8004932 <ai_array_get_byte_size+0x2e>
 800492e:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8004932:	3107      	adds	r1, #7
 8004934:	08c8      	lsrs	r0, r1, #3
 8004936:	4770      	bx	lr
 8004938:	4608      	mov	r0, r1
 800493a:	4770      	bx	lr
 800493c:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 8004940:	3107      	adds	r1, #7
 8004942:	08c8      	lsrs	r0, r1, #3
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop

08004948 <__errno>:
 8004948:	4b01      	ldr	r3, [pc, #4]	; (8004950 <__errno+0x8>)
 800494a:	6818      	ldr	r0, [r3, #0]
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	200005e4 	.word	0x200005e4

08004954 <__libc_init_array>:
 8004954:	b570      	push	{r4, r5, r6, lr}
 8004956:	4d0d      	ldr	r5, [pc, #52]	; (800498c <__libc_init_array+0x38>)
 8004958:	4c0d      	ldr	r4, [pc, #52]	; (8004990 <__libc_init_array+0x3c>)
 800495a:	1b64      	subs	r4, r4, r5
 800495c:	10a4      	asrs	r4, r4, #2
 800495e:	2600      	movs	r6, #0
 8004960:	42a6      	cmp	r6, r4
 8004962:	d109      	bne.n	8004978 <__libc_init_array+0x24>
 8004964:	4d0b      	ldr	r5, [pc, #44]	; (8004994 <__libc_init_array+0x40>)
 8004966:	4c0c      	ldr	r4, [pc, #48]	; (8004998 <__libc_init_array+0x44>)
 8004968:	f002 ff02 	bl	8007770 <_init>
 800496c:	1b64      	subs	r4, r4, r5
 800496e:	10a4      	asrs	r4, r4, #2
 8004970:	2600      	movs	r6, #0
 8004972:	42a6      	cmp	r6, r4
 8004974:	d105      	bne.n	8004982 <__libc_init_array+0x2e>
 8004976:	bd70      	pop	{r4, r5, r6, pc}
 8004978:	f855 3b04 	ldr.w	r3, [r5], #4
 800497c:	4798      	blx	r3
 800497e:	3601      	adds	r6, #1
 8004980:	e7ee      	b.n	8004960 <__libc_init_array+0xc>
 8004982:	f855 3b04 	ldr.w	r3, [r5], #4
 8004986:	4798      	blx	r3
 8004988:	3601      	adds	r6, #1
 800498a:	e7f2      	b.n	8004972 <__libc_init_array+0x1e>
 800498c:	08008174 	.word	0x08008174
 8004990:	08008174 	.word	0x08008174
 8004994:	08008174 	.word	0x08008174
 8004998:	08008178 	.word	0x08008178

0800499c <malloc>:
 800499c:	4b02      	ldr	r3, [pc, #8]	; (80049a8 <malloc+0xc>)
 800499e:	4601      	mov	r1, r0
 80049a0:	6818      	ldr	r0, [r3, #0]
 80049a2:	f000 b885 	b.w	8004ab0 <_malloc_r>
 80049a6:	bf00      	nop
 80049a8:	200005e4 	.word	0x200005e4

080049ac <memcpy>:
 80049ac:	440a      	add	r2, r1
 80049ae:	4291      	cmp	r1, r2
 80049b0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80049b4:	d100      	bne.n	80049b8 <memcpy+0xc>
 80049b6:	4770      	bx	lr
 80049b8:	b510      	push	{r4, lr}
 80049ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80049c2:	4291      	cmp	r1, r2
 80049c4:	d1f9      	bne.n	80049ba <memcpy+0xe>
 80049c6:	bd10      	pop	{r4, pc}

080049c8 <memset>:
 80049c8:	4402      	add	r2, r0
 80049ca:	4603      	mov	r3, r0
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d100      	bne.n	80049d2 <memset+0xa>
 80049d0:	4770      	bx	lr
 80049d2:	f803 1b01 	strb.w	r1, [r3], #1
 80049d6:	e7f9      	b.n	80049cc <memset+0x4>

080049d8 <_free_r>:
 80049d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80049da:	2900      	cmp	r1, #0
 80049dc:	d044      	beq.n	8004a68 <_free_r+0x90>
 80049de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049e2:	9001      	str	r0, [sp, #4]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f1a1 0404 	sub.w	r4, r1, #4
 80049ea:	bfb8      	it	lt
 80049ec:	18e4      	addlt	r4, r4, r3
 80049ee:	f001 fbed 	bl	80061cc <__malloc_lock>
 80049f2:	4a1e      	ldr	r2, [pc, #120]	; (8004a6c <_free_r+0x94>)
 80049f4:	9801      	ldr	r0, [sp, #4]
 80049f6:	6813      	ldr	r3, [r2, #0]
 80049f8:	b933      	cbnz	r3, 8004a08 <_free_r+0x30>
 80049fa:	6063      	str	r3, [r4, #4]
 80049fc:	6014      	str	r4, [r2, #0]
 80049fe:	b003      	add	sp, #12
 8004a00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004a04:	f001 bbe8 	b.w	80061d8 <__malloc_unlock>
 8004a08:	42a3      	cmp	r3, r4
 8004a0a:	d908      	bls.n	8004a1e <_free_r+0x46>
 8004a0c:	6825      	ldr	r5, [r4, #0]
 8004a0e:	1961      	adds	r1, r4, r5
 8004a10:	428b      	cmp	r3, r1
 8004a12:	bf01      	itttt	eq
 8004a14:	6819      	ldreq	r1, [r3, #0]
 8004a16:	685b      	ldreq	r3, [r3, #4]
 8004a18:	1949      	addeq	r1, r1, r5
 8004a1a:	6021      	streq	r1, [r4, #0]
 8004a1c:	e7ed      	b.n	80049fa <_free_r+0x22>
 8004a1e:	461a      	mov	r2, r3
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	b10b      	cbz	r3, 8004a28 <_free_r+0x50>
 8004a24:	42a3      	cmp	r3, r4
 8004a26:	d9fa      	bls.n	8004a1e <_free_r+0x46>
 8004a28:	6811      	ldr	r1, [r2, #0]
 8004a2a:	1855      	adds	r5, r2, r1
 8004a2c:	42a5      	cmp	r5, r4
 8004a2e:	d10b      	bne.n	8004a48 <_free_r+0x70>
 8004a30:	6824      	ldr	r4, [r4, #0]
 8004a32:	4421      	add	r1, r4
 8004a34:	1854      	adds	r4, r2, r1
 8004a36:	42a3      	cmp	r3, r4
 8004a38:	6011      	str	r1, [r2, #0]
 8004a3a:	d1e0      	bne.n	80049fe <_free_r+0x26>
 8004a3c:	681c      	ldr	r4, [r3, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	6053      	str	r3, [r2, #4]
 8004a42:	4421      	add	r1, r4
 8004a44:	6011      	str	r1, [r2, #0]
 8004a46:	e7da      	b.n	80049fe <_free_r+0x26>
 8004a48:	d902      	bls.n	8004a50 <_free_r+0x78>
 8004a4a:	230c      	movs	r3, #12
 8004a4c:	6003      	str	r3, [r0, #0]
 8004a4e:	e7d6      	b.n	80049fe <_free_r+0x26>
 8004a50:	6825      	ldr	r5, [r4, #0]
 8004a52:	1961      	adds	r1, r4, r5
 8004a54:	428b      	cmp	r3, r1
 8004a56:	bf04      	itt	eq
 8004a58:	6819      	ldreq	r1, [r3, #0]
 8004a5a:	685b      	ldreq	r3, [r3, #4]
 8004a5c:	6063      	str	r3, [r4, #4]
 8004a5e:	bf04      	itt	eq
 8004a60:	1949      	addeq	r1, r1, r5
 8004a62:	6021      	streq	r1, [r4, #0]
 8004a64:	6054      	str	r4, [r2, #4]
 8004a66:	e7ca      	b.n	80049fe <_free_r+0x26>
 8004a68:	b003      	add	sp, #12
 8004a6a:	bd30      	pop	{r4, r5, pc}
 8004a6c:	200008e8 	.word	0x200008e8

08004a70 <sbrk_aligned>:
 8004a70:	b570      	push	{r4, r5, r6, lr}
 8004a72:	4e0e      	ldr	r6, [pc, #56]	; (8004aac <sbrk_aligned+0x3c>)
 8004a74:	460c      	mov	r4, r1
 8004a76:	6831      	ldr	r1, [r6, #0]
 8004a78:	4605      	mov	r5, r0
 8004a7a:	b911      	cbnz	r1, 8004a82 <sbrk_aligned+0x12>
 8004a7c:	f000 fcf6 	bl	800546c <_sbrk_r>
 8004a80:	6030      	str	r0, [r6, #0]
 8004a82:	4621      	mov	r1, r4
 8004a84:	4628      	mov	r0, r5
 8004a86:	f000 fcf1 	bl	800546c <_sbrk_r>
 8004a8a:	1c43      	adds	r3, r0, #1
 8004a8c:	d00a      	beq.n	8004aa4 <sbrk_aligned+0x34>
 8004a8e:	1cc4      	adds	r4, r0, #3
 8004a90:	f024 0403 	bic.w	r4, r4, #3
 8004a94:	42a0      	cmp	r0, r4
 8004a96:	d007      	beq.n	8004aa8 <sbrk_aligned+0x38>
 8004a98:	1a21      	subs	r1, r4, r0
 8004a9a:	4628      	mov	r0, r5
 8004a9c:	f000 fce6 	bl	800546c <_sbrk_r>
 8004aa0:	3001      	adds	r0, #1
 8004aa2:	d101      	bne.n	8004aa8 <sbrk_aligned+0x38>
 8004aa4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004aa8:	4620      	mov	r0, r4
 8004aaa:	bd70      	pop	{r4, r5, r6, pc}
 8004aac:	200008ec 	.word	0x200008ec

08004ab0 <_malloc_r>:
 8004ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ab4:	1ccd      	adds	r5, r1, #3
 8004ab6:	f025 0503 	bic.w	r5, r5, #3
 8004aba:	3508      	adds	r5, #8
 8004abc:	2d0c      	cmp	r5, #12
 8004abe:	bf38      	it	cc
 8004ac0:	250c      	movcc	r5, #12
 8004ac2:	2d00      	cmp	r5, #0
 8004ac4:	4607      	mov	r7, r0
 8004ac6:	db01      	blt.n	8004acc <_malloc_r+0x1c>
 8004ac8:	42a9      	cmp	r1, r5
 8004aca:	d905      	bls.n	8004ad8 <_malloc_r+0x28>
 8004acc:	230c      	movs	r3, #12
 8004ace:	603b      	str	r3, [r7, #0]
 8004ad0:	2600      	movs	r6, #0
 8004ad2:	4630      	mov	r0, r6
 8004ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ad8:	4e2e      	ldr	r6, [pc, #184]	; (8004b94 <_malloc_r+0xe4>)
 8004ada:	f001 fb77 	bl	80061cc <__malloc_lock>
 8004ade:	6833      	ldr	r3, [r6, #0]
 8004ae0:	461c      	mov	r4, r3
 8004ae2:	bb34      	cbnz	r4, 8004b32 <_malloc_r+0x82>
 8004ae4:	4629      	mov	r1, r5
 8004ae6:	4638      	mov	r0, r7
 8004ae8:	f7ff ffc2 	bl	8004a70 <sbrk_aligned>
 8004aec:	1c43      	adds	r3, r0, #1
 8004aee:	4604      	mov	r4, r0
 8004af0:	d14d      	bne.n	8004b8e <_malloc_r+0xde>
 8004af2:	6834      	ldr	r4, [r6, #0]
 8004af4:	4626      	mov	r6, r4
 8004af6:	2e00      	cmp	r6, #0
 8004af8:	d140      	bne.n	8004b7c <_malloc_r+0xcc>
 8004afa:	6823      	ldr	r3, [r4, #0]
 8004afc:	4631      	mov	r1, r6
 8004afe:	4638      	mov	r0, r7
 8004b00:	eb04 0803 	add.w	r8, r4, r3
 8004b04:	f000 fcb2 	bl	800546c <_sbrk_r>
 8004b08:	4580      	cmp	r8, r0
 8004b0a:	d13a      	bne.n	8004b82 <_malloc_r+0xd2>
 8004b0c:	6821      	ldr	r1, [r4, #0]
 8004b0e:	3503      	adds	r5, #3
 8004b10:	1a6d      	subs	r5, r5, r1
 8004b12:	f025 0503 	bic.w	r5, r5, #3
 8004b16:	3508      	adds	r5, #8
 8004b18:	2d0c      	cmp	r5, #12
 8004b1a:	bf38      	it	cc
 8004b1c:	250c      	movcc	r5, #12
 8004b1e:	4629      	mov	r1, r5
 8004b20:	4638      	mov	r0, r7
 8004b22:	f7ff ffa5 	bl	8004a70 <sbrk_aligned>
 8004b26:	3001      	adds	r0, #1
 8004b28:	d02b      	beq.n	8004b82 <_malloc_r+0xd2>
 8004b2a:	6823      	ldr	r3, [r4, #0]
 8004b2c:	442b      	add	r3, r5
 8004b2e:	6023      	str	r3, [r4, #0]
 8004b30:	e00e      	b.n	8004b50 <_malloc_r+0xa0>
 8004b32:	6822      	ldr	r2, [r4, #0]
 8004b34:	1b52      	subs	r2, r2, r5
 8004b36:	d41e      	bmi.n	8004b76 <_malloc_r+0xc6>
 8004b38:	2a0b      	cmp	r2, #11
 8004b3a:	d916      	bls.n	8004b6a <_malloc_r+0xba>
 8004b3c:	1961      	adds	r1, r4, r5
 8004b3e:	42a3      	cmp	r3, r4
 8004b40:	6025      	str	r5, [r4, #0]
 8004b42:	bf18      	it	ne
 8004b44:	6059      	strne	r1, [r3, #4]
 8004b46:	6863      	ldr	r3, [r4, #4]
 8004b48:	bf08      	it	eq
 8004b4a:	6031      	streq	r1, [r6, #0]
 8004b4c:	5162      	str	r2, [r4, r5]
 8004b4e:	604b      	str	r3, [r1, #4]
 8004b50:	4638      	mov	r0, r7
 8004b52:	f104 060b 	add.w	r6, r4, #11
 8004b56:	f001 fb3f 	bl	80061d8 <__malloc_unlock>
 8004b5a:	f026 0607 	bic.w	r6, r6, #7
 8004b5e:	1d23      	adds	r3, r4, #4
 8004b60:	1af2      	subs	r2, r6, r3
 8004b62:	d0b6      	beq.n	8004ad2 <_malloc_r+0x22>
 8004b64:	1b9b      	subs	r3, r3, r6
 8004b66:	50a3      	str	r3, [r4, r2]
 8004b68:	e7b3      	b.n	8004ad2 <_malloc_r+0x22>
 8004b6a:	6862      	ldr	r2, [r4, #4]
 8004b6c:	42a3      	cmp	r3, r4
 8004b6e:	bf0c      	ite	eq
 8004b70:	6032      	streq	r2, [r6, #0]
 8004b72:	605a      	strne	r2, [r3, #4]
 8004b74:	e7ec      	b.n	8004b50 <_malloc_r+0xa0>
 8004b76:	4623      	mov	r3, r4
 8004b78:	6864      	ldr	r4, [r4, #4]
 8004b7a:	e7b2      	b.n	8004ae2 <_malloc_r+0x32>
 8004b7c:	4634      	mov	r4, r6
 8004b7e:	6876      	ldr	r6, [r6, #4]
 8004b80:	e7b9      	b.n	8004af6 <_malloc_r+0x46>
 8004b82:	230c      	movs	r3, #12
 8004b84:	603b      	str	r3, [r7, #0]
 8004b86:	4638      	mov	r0, r7
 8004b88:	f001 fb26 	bl	80061d8 <__malloc_unlock>
 8004b8c:	e7a1      	b.n	8004ad2 <_malloc_r+0x22>
 8004b8e:	6025      	str	r5, [r4, #0]
 8004b90:	e7de      	b.n	8004b50 <_malloc_r+0xa0>
 8004b92:	bf00      	nop
 8004b94:	200008e8 	.word	0x200008e8

08004b98 <__cvt>:
 8004b98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b9c:	ec55 4b10 	vmov	r4, r5, d0
 8004ba0:	2d00      	cmp	r5, #0
 8004ba2:	460e      	mov	r6, r1
 8004ba4:	4619      	mov	r1, r3
 8004ba6:	462b      	mov	r3, r5
 8004ba8:	bfbb      	ittet	lt
 8004baa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004bae:	461d      	movlt	r5, r3
 8004bb0:	2300      	movge	r3, #0
 8004bb2:	232d      	movlt	r3, #45	; 0x2d
 8004bb4:	700b      	strb	r3, [r1, #0]
 8004bb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bb8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004bbc:	4691      	mov	r9, r2
 8004bbe:	f023 0820 	bic.w	r8, r3, #32
 8004bc2:	bfbc      	itt	lt
 8004bc4:	4622      	movlt	r2, r4
 8004bc6:	4614      	movlt	r4, r2
 8004bc8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004bcc:	d005      	beq.n	8004bda <__cvt+0x42>
 8004bce:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004bd2:	d100      	bne.n	8004bd6 <__cvt+0x3e>
 8004bd4:	3601      	adds	r6, #1
 8004bd6:	2102      	movs	r1, #2
 8004bd8:	e000      	b.n	8004bdc <__cvt+0x44>
 8004bda:	2103      	movs	r1, #3
 8004bdc:	ab03      	add	r3, sp, #12
 8004bde:	9301      	str	r3, [sp, #4]
 8004be0:	ab02      	add	r3, sp, #8
 8004be2:	9300      	str	r3, [sp, #0]
 8004be4:	ec45 4b10 	vmov	d0, r4, r5
 8004be8:	4653      	mov	r3, sl
 8004bea:	4632      	mov	r2, r6
 8004bec:	f000 fcfc 	bl	80055e8 <_dtoa_r>
 8004bf0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004bf4:	4607      	mov	r7, r0
 8004bf6:	d102      	bne.n	8004bfe <__cvt+0x66>
 8004bf8:	f019 0f01 	tst.w	r9, #1
 8004bfc:	d022      	beq.n	8004c44 <__cvt+0xac>
 8004bfe:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004c02:	eb07 0906 	add.w	r9, r7, r6
 8004c06:	d110      	bne.n	8004c2a <__cvt+0x92>
 8004c08:	783b      	ldrb	r3, [r7, #0]
 8004c0a:	2b30      	cmp	r3, #48	; 0x30
 8004c0c:	d10a      	bne.n	8004c24 <__cvt+0x8c>
 8004c0e:	2200      	movs	r2, #0
 8004c10:	2300      	movs	r3, #0
 8004c12:	4620      	mov	r0, r4
 8004c14:	4629      	mov	r1, r5
 8004c16:	f7fb ff77 	bl	8000b08 <__aeabi_dcmpeq>
 8004c1a:	b918      	cbnz	r0, 8004c24 <__cvt+0x8c>
 8004c1c:	f1c6 0601 	rsb	r6, r6, #1
 8004c20:	f8ca 6000 	str.w	r6, [sl]
 8004c24:	f8da 3000 	ldr.w	r3, [sl]
 8004c28:	4499      	add	r9, r3
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	4620      	mov	r0, r4
 8004c30:	4629      	mov	r1, r5
 8004c32:	f7fb ff69 	bl	8000b08 <__aeabi_dcmpeq>
 8004c36:	b108      	cbz	r0, 8004c3c <__cvt+0xa4>
 8004c38:	f8cd 900c 	str.w	r9, [sp, #12]
 8004c3c:	2230      	movs	r2, #48	; 0x30
 8004c3e:	9b03      	ldr	r3, [sp, #12]
 8004c40:	454b      	cmp	r3, r9
 8004c42:	d307      	bcc.n	8004c54 <__cvt+0xbc>
 8004c44:	9b03      	ldr	r3, [sp, #12]
 8004c46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004c48:	1bdb      	subs	r3, r3, r7
 8004c4a:	4638      	mov	r0, r7
 8004c4c:	6013      	str	r3, [r2, #0]
 8004c4e:	b004      	add	sp, #16
 8004c50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c54:	1c59      	adds	r1, r3, #1
 8004c56:	9103      	str	r1, [sp, #12]
 8004c58:	701a      	strb	r2, [r3, #0]
 8004c5a:	e7f0      	b.n	8004c3e <__cvt+0xa6>

08004c5c <__exponent>:
 8004c5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2900      	cmp	r1, #0
 8004c62:	bfb8      	it	lt
 8004c64:	4249      	neglt	r1, r1
 8004c66:	f803 2b02 	strb.w	r2, [r3], #2
 8004c6a:	bfb4      	ite	lt
 8004c6c:	222d      	movlt	r2, #45	; 0x2d
 8004c6e:	222b      	movge	r2, #43	; 0x2b
 8004c70:	2909      	cmp	r1, #9
 8004c72:	7042      	strb	r2, [r0, #1]
 8004c74:	dd2a      	ble.n	8004ccc <__exponent+0x70>
 8004c76:	f10d 0407 	add.w	r4, sp, #7
 8004c7a:	46a4      	mov	ip, r4
 8004c7c:	270a      	movs	r7, #10
 8004c7e:	46a6      	mov	lr, r4
 8004c80:	460a      	mov	r2, r1
 8004c82:	fb91 f6f7 	sdiv	r6, r1, r7
 8004c86:	fb07 1516 	mls	r5, r7, r6, r1
 8004c8a:	3530      	adds	r5, #48	; 0x30
 8004c8c:	2a63      	cmp	r2, #99	; 0x63
 8004c8e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8004c92:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004c96:	4631      	mov	r1, r6
 8004c98:	dcf1      	bgt.n	8004c7e <__exponent+0x22>
 8004c9a:	3130      	adds	r1, #48	; 0x30
 8004c9c:	f1ae 0502 	sub.w	r5, lr, #2
 8004ca0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004ca4:	1c44      	adds	r4, r0, #1
 8004ca6:	4629      	mov	r1, r5
 8004ca8:	4561      	cmp	r1, ip
 8004caa:	d30a      	bcc.n	8004cc2 <__exponent+0x66>
 8004cac:	f10d 0209 	add.w	r2, sp, #9
 8004cb0:	eba2 020e 	sub.w	r2, r2, lr
 8004cb4:	4565      	cmp	r5, ip
 8004cb6:	bf88      	it	hi
 8004cb8:	2200      	movhi	r2, #0
 8004cba:	4413      	add	r3, r2
 8004cbc:	1a18      	subs	r0, r3, r0
 8004cbe:	b003      	add	sp, #12
 8004cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004cc6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004cca:	e7ed      	b.n	8004ca8 <__exponent+0x4c>
 8004ccc:	2330      	movs	r3, #48	; 0x30
 8004cce:	3130      	adds	r1, #48	; 0x30
 8004cd0:	7083      	strb	r3, [r0, #2]
 8004cd2:	70c1      	strb	r1, [r0, #3]
 8004cd4:	1d03      	adds	r3, r0, #4
 8004cd6:	e7f1      	b.n	8004cbc <__exponent+0x60>

08004cd8 <_printf_float>:
 8004cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cdc:	ed2d 8b02 	vpush	{d8}
 8004ce0:	b08d      	sub	sp, #52	; 0x34
 8004ce2:	460c      	mov	r4, r1
 8004ce4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004ce8:	4616      	mov	r6, r2
 8004cea:	461f      	mov	r7, r3
 8004cec:	4605      	mov	r5, r0
 8004cee:	f001 fa69 	bl	80061c4 <_localeconv_r>
 8004cf2:	f8d0 a000 	ldr.w	sl, [r0]
 8004cf6:	4650      	mov	r0, sl
 8004cf8:	f7fb fa8a 	bl	8000210 <strlen>
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	930a      	str	r3, [sp, #40]	; 0x28
 8004d00:	6823      	ldr	r3, [r4, #0]
 8004d02:	9305      	str	r3, [sp, #20]
 8004d04:	f8d8 3000 	ldr.w	r3, [r8]
 8004d08:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004d0c:	3307      	adds	r3, #7
 8004d0e:	f023 0307 	bic.w	r3, r3, #7
 8004d12:	f103 0208 	add.w	r2, r3, #8
 8004d16:	f8c8 2000 	str.w	r2, [r8]
 8004d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d1e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004d22:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004d26:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004d2a:	9307      	str	r3, [sp, #28]
 8004d2c:	f8cd 8018 	str.w	r8, [sp, #24]
 8004d30:	ee08 0a10 	vmov	s16, r0
 8004d34:	4b9f      	ldr	r3, [pc, #636]	; (8004fb4 <_printf_float+0x2dc>)
 8004d36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d3e:	f7fb ff15 	bl	8000b6c <__aeabi_dcmpun>
 8004d42:	bb88      	cbnz	r0, 8004da8 <_printf_float+0xd0>
 8004d44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d48:	4b9a      	ldr	r3, [pc, #616]	; (8004fb4 <_printf_float+0x2dc>)
 8004d4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d4e:	f7fb feef 	bl	8000b30 <__aeabi_dcmple>
 8004d52:	bb48      	cbnz	r0, 8004da8 <_printf_float+0xd0>
 8004d54:	2200      	movs	r2, #0
 8004d56:	2300      	movs	r3, #0
 8004d58:	4640      	mov	r0, r8
 8004d5a:	4649      	mov	r1, r9
 8004d5c:	f7fb fede 	bl	8000b1c <__aeabi_dcmplt>
 8004d60:	b110      	cbz	r0, 8004d68 <_printf_float+0x90>
 8004d62:	232d      	movs	r3, #45	; 0x2d
 8004d64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d68:	4b93      	ldr	r3, [pc, #588]	; (8004fb8 <_printf_float+0x2e0>)
 8004d6a:	4894      	ldr	r0, [pc, #592]	; (8004fbc <_printf_float+0x2e4>)
 8004d6c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004d70:	bf94      	ite	ls
 8004d72:	4698      	movls	r8, r3
 8004d74:	4680      	movhi	r8, r0
 8004d76:	2303      	movs	r3, #3
 8004d78:	6123      	str	r3, [r4, #16]
 8004d7a:	9b05      	ldr	r3, [sp, #20]
 8004d7c:	f023 0204 	bic.w	r2, r3, #4
 8004d80:	6022      	str	r2, [r4, #0]
 8004d82:	f04f 0900 	mov.w	r9, #0
 8004d86:	9700      	str	r7, [sp, #0]
 8004d88:	4633      	mov	r3, r6
 8004d8a:	aa0b      	add	r2, sp, #44	; 0x2c
 8004d8c:	4621      	mov	r1, r4
 8004d8e:	4628      	mov	r0, r5
 8004d90:	f000 f9d8 	bl	8005144 <_printf_common>
 8004d94:	3001      	adds	r0, #1
 8004d96:	f040 8090 	bne.w	8004eba <_printf_float+0x1e2>
 8004d9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d9e:	b00d      	add	sp, #52	; 0x34
 8004da0:	ecbd 8b02 	vpop	{d8}
 8004da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004da8:	4642      	mov	r2, r8
 8004daa:	464b      	mov	r3, r9
 8004dac:	4640      	mov	r0, r8
 8004dae:	4649      	mov	r1, r9
 8004db0:	f7fb fedc 	bl	8000b6c <__aeabi_dcmpun>
 8004db4:	b140      	cbz	r0, 8004dc8 <_printf_float+0xf0>
 8004db6:	464b      	mov	r3, r9
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	bfbc      	itt	lt
 8004dbc:	232d      	movlt	r3, #45	; 0x2d
 8004dbe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004dc2:	487f      	ldr	r0, [pc, #508]	; (8004fc0 <_printf_float+0x2e8>)
 8004dc4:	4b7f      	ldr	r3, [pc, #508]	; (8004fc4 <_printf_float+0x2ec>)
 8004dc6:	e7d1      	b.n	8004d6c <_printf_float+0x94>
 8004dc8:	6863      	ldr	r3, [r4, #4]
 8004dca:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004dce:	9206      	str	r2, [sp, #24]
 8004dd0:	1c5a      	adds	r2, r3, #1
 8004dd2:	d13f      	bne.n	8004e54 <_printf_float+0x17c>
 8004dd4:	2306      	movs	r3, #6
 8004dd6:	6063      	str	r3, [r4, #4]
 8004dd8:	9b05      	ldr	r3, [sp, #20]
 8004dda:	6861      	ldr	r1, [r4, #4]
 8004ddc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004de0:	2300      	movs	r3, #0
 8004de2:	9303      	str	r3, [sp, #12]
 8004de4:	ab0a      	add	r3, sp, #40	; 0x28
 8004de6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004dea:	ab09      	add	r3, sp, #36	; 0x24
 8004dec:	ec49 8b10 	vmov	d0, r8, r9
 8004df0:	9300      	str	r3, [sp, #0]
 8004df2:	6022      	str	r2, [r4, #0]
 8004df4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004df8:	4628      	mov	r0, r5
 8004dfa:	f7ff fecd 	bl	8004b98 <__cvt>
 8004dfe:	9b06      	ldr	r3, [sp, #24]
 8004e00:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004e02:	2b47      	cmp	r3, #71	; 0x47
 8004e04:	4680      	mov	r8, r0
 8004e06:	d108      	bne.n	8004e1a <_printf_float+0x142>
 8004e08:	1cc8      	adds	r0, r1, #3
 8004e0a:	db02      	blt.n	8004e12 <_printf_float+0x13a>
 8004e0c:	6863      	ldr	r3, [r4, #4]
 8004e0e:	4299      	cmp	r1, r3
 8004e10:	dd41      	ble.n	8004e96 <_printf_float+0x1be>
 8004e12:	f1ab 0b02 	sub.w	fp, fp, #2
 8004e16:	fa5f fb8b 	uxtb.w	fp, fp
 8004e1a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004e1e:	d820      	bhi.n	8004e62 <_printf_float+0x18a>
 8004e20:	3901      	subs	r1, #1
 8004e22:	465a      	mov	r2, fp
 8004e24:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004e28:	9109      	str	r1, [sp, #36]	; 0x24
 8004e2a:	f7ff ff17 	bl	8004c5c <__exponent>
 8004e2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e30:	1813      	adds	r3, r2, r0
 8004e32:	2a01      	cmp	r2, #1
 8004e34:	4681      	mov	r9, r0
 8004e36:	6123      	str	r3, [r4, #16]
 8004e38:	dc02      	bgt.n	8004e40 <_printf_float+0x168>
 8004e3a:	6822      	ldr	r2, [r4, #0]
 8004e3c:	07d2      	lsls	r2, r2, #31
 8004e3e:	d501      	bpl.n	8004e44 <_printf_float+0x16c>
 8004e40:	3301      	adds	r3, #1
 8004e42:	6123      	str	r3, [r4, #16]
 8004e44:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d09c      	beq.n	8004d86 <_printf_float+0xae>
 8004e4c:	232d      	movs	r3, #45	; 0x2d
 8004e4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e52:	e798      	b.n	8004d86 <_printf_float+0xae>
 8004e54:	9a06      	ldr	r2, [sp, #24]
 8004e56:	2a47      	cmp	r2, #71	; 0x47
 8004e58:	d1be      	bne.n	8004dd8 <_printf_float+0x100>
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d1bc      	bne.n	8004dd8 <_printf_float+0x100>
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e7b9      	b.n	8004dd6 <_printf_float+0xfe>
 8004e62:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004e66:	d118      	bne.n	8004e9a <_printf_float+0x1c2>
 8004e68:	2900      	cmp	r1, #0
 8004e6a:	6863      	ldr	r3, [r4, #4]
 8004e6c:	dd0b      	ble.n	8004e86 <_printf_float+0x1ae>
 8004e6e:	6121      	str	r1, [r4, #16]
 8004e70:	b913      	cbnz	r3, 8004e78 <_printf_float+0x1a0>
 8004e72:	6822      	ldr	r2, [r4, #0]
 8004e74:	07d0      	lsls	r0, r2, #31
 8004e76:	d502      	bpl.n	8004e7e <_printf_float+0x1a6>
 8004e78:	3301      	adds	r3, #1
 8004e7a:	440b      	add	r3, r1
 8004e7c:	6123      	str	r3, [r4, #16]
 8004e7e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004e80:	f04f 0900 	mov.w	r9, #0
 8004e84:	e7de      	b.n	8004e44 <_printf_float+0x16c>
 8004e86:	b913      	cbnz	r3, 8004e8e <_printf_float+0x1b6>
 8004e88:	6822      	ldr	r2, [r4, #0]
 8004e8a:	07d2      	lsls	r2, r2, #31
 8004e8c:	d501      	bpl.n	8004e92 <_printf_float+0x1ba>
 8004e8e:	3302      	adds	r3, #2
 8004e90:	e7f4      	b.n	8004e7c <_printf_float+0x1a4>
 8004e92:	2301      	movs	r3, #1
 8004e94:	e7f2      	b.n	8004e7c <_printf_float+0x1a4>
 8004e96:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004e9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e9c:	4299      	cmp	r1, r3
 8004e9e:	db05      	blt.n	8004eac <_printf_float+0x1d4>
 8004ea0:	6823      	ldr	r3, [r4, #0]
 8004ea2:	6121      	str	r1, [r4, #16]
 8004ea4:	07d8      	lsls	r0, r3, #31
 8004ea6:	d5ea      	bpl.n	8004e7e <_printf_float+0x1a6>
 8004ea8:	1c4b      	adds	r3, r1, #1
 8004eaa:	e7e7      	b.n	8004e7c <_printf_float+0x1a4>
 8004eac:	2900      	cmp	r1, #0
 8004eae:	bfd4      	ite	le
 8004eb0:	f1c1 0202 	rsble	r2, r1, #2
 8004eb4:	2201      	movgt	r2, #1
 8004eb6:	4413      	add	r3, r2
 8004eb8:	e7e0      	b.n	8004e7c <_printf_float+0x1a4>
 8004eba:	6823      	ldr	r3, [r4, #0]
 8004ebc:	055a      	lsls	r2, r3, #21
 8004ebe:	d407      	bmi.n	8004ed0 <_printf_float+0x1f8>
 8004ec0:	6923      	ldr	r3, [r4, #16]
 8004ec2:	4642      	mov	r2, r8
 8004ec4:	4631      	mov	r1, r6
 8004ec6:	4628      	mov	r0, r5
 8004ec8:	47b8      	blx	r7
 8004eca:	3001      	adds	r0, #1
 8004ecc:	d12c      	bne.n	8004f28 <_printf_float+0x250>
 8004ece:	e764      	b.n	8004d9a <_printf_float+0xc2>
 8004ed0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004ed4:	f240 80e0 	bls.w	8005098 <_printf_float+0x3c0>
 8004ed8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004edc:	2200      	movs	r2, #0
 8004ede:	2300      	movs	r3, #0
 8004ee0:	f7fb fe12 	bl	8000b08 <__aeabi_dcmpeq>
 8004ee4:	2800      	cmp	r0, #0
 8004ee6:	d034      	beq.n	8004f52 <_printf_float+0x27a>
 8004ee8:	4a37      	ldr	r2, [pc, #220]	; (8004fc8 <_printf_float+0x2f0>)
 8004eea:	2301      	movs	r3, #1
 8004eec:	4631      	mov	r1, r6
 8004eee:	4628      	mov	r0, r5
 8004ef0:	47b8      	blx	r7
 8004ef2:	3001      	adds	r0, #1
 8004ef4:	f43f af51 	beq.w	8004d9a <_printf_float+0xc2>
 8004ef8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004efc:	429a      	cmp	r2, r3
 8004efe:	db02      	blt.n	8004f06 <_printf_float+0x22e>
 8004f00:	6823      	ldr	r3, [r4, #0]
 8004f02:	07d8      	lsls	r0, r3, #31
 8004f04:	d510      	bpl.n	8004f28 <_printf_float+0x250>
 8004f06:	ee18 3a10 	vmov	r3, s16
 8004f0a:	4652      	mov	r2, sl
 8004f0c:	4631      	mov	r1, r6
 8004f0e:	4628      	mov	r0, r5
 8004f10:	47b8      	blx	r7
 8004f12:	3001      	adds	r0, #1
 8004f14:	f43f af41 	beq.w	8004d9a <_printf_float+0xc2>
 8004f18:	f04f 0800 	mov.w	r8, #0
 8004f1c:	f104 091a 	add.w	r9, r4, #26
 8004f20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f22:	3b01      	subs	r3, #1
 8004f24:	4543      	cmp	r3, r8
 8004f26:	dc09      	bgt.n	8004f3c <_printf_float+0x264>
 8004f28:	6823      	ldr	r3, [r4, #0]
 8004f2a:	079b      	lsls	r3, r3, #30
 8004f2c:	f100 8105 	bmi.w	800513a <_printf_float+0x462>
 8004f30:	68e0      	ldr	r0, [r4, #12]
 8004f32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f34:	4298      	cmp	r0, r3
 8004f36:	bfb8      	it	lt
 8004f38:	4618      	movlt	r0, r3
 8004f3a:	e730      	b.n	8004d9e <_printf_float+0xc6>
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	464a      	mov	r2, r9
 8004f40:	4631      	mov	r1, r6
 8004f42:	4628      	mov	r0, r5
 8004f44:	47b8      	blx	r7
 8004f46:	3001      	adds	r0, #1
 8004f48:	f43f af27 	beq.w	8004d9a <_printf_float+0xc2>
 8004f4c:	f108 0801 	add.w	r8, r8, #1
 8004f50:	e7e6      	b.n	8004f20 <_printf_float+0x248>
 8004f52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	dc39      	bgt.n	8004fcc <_printf_float+0x2f4>
 8004f58:	4a1b      	ldr	r2, [pc, #108]	; (8004fc8 <_printf_float+0x2f0>)
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	4631      	mov	r1, r6
 8004f5e:	4628      	mov	r0, r5
 8004f60:	47b8      	blx	r7
 8004f62:	3001      	adds	r0, #1
 8004f64:	f43f af19 	beq.w	8004d9a <_printf_float+0xc2>
 8004f68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	d102      	bne.n	8004f76 <_printf_float+0x29e>
 8004f70:	6823      	ldr	r3, [r4, #0]
 8004f72:	07d9      	lsls	r1, r3, #31
 8004f74:	d5d8      	bpl.n	8004f28 <_printf_float+0x250>
 8004f76:	ee18 3a10 	vmov	r3, s16
 8004f7a:	4652      	mov	r2, sl
 8004f7c:	4631      	mov	r1, r6
 8004f7e:	4628      	mov	r0, r5
 8004f80:	47b8      	blx	r7
 8004f82:	3001      	adds	r0, #1
 8004f84:	f43f af09 	beq.w	8004d9a <_printf_float+0xc2>
 8004f88:	f04f 0900 	mov.w	r9, #0
 8004f8c:	f104 0a1a 	add.w	sl, r4, #26
 8004f90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f92:	425b      	negs	r3, r3
 8004f94:	454b      	cmp	r3, r9
 8004f96:	dc01      	bgt.n	8004f9c <_printf_float+0x2c4>
 8004f98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f9a:	e792      	b.n	8004ec2 <_printf_float+0x1ea>
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	4652      	mov	r2, sl
 8004fa0:	4631      	mov	r1, r6
 8004fa2:	4628      	mov	r0, r5
 8004fa4:	47b8      	blx	r7
 8004fa6:	3001      	adds	r0, #1
 8004fa8:	f43f aef7 	beq.w	8004d9a <_printf_float+0xc2>
 8004fac:	f109 0901 	add.w	r9, r9, #1
 8004fb0:	e7ee      	b.n	8004f90 <_printf_float+0x2b8>
 8004fb2:	bf00      	nop
 8004fb4:	7fefffff 	.word	0x7fefffff
 8004fb8:	08007d98 	.word	0x08007d98
 8004fbc:	08007d9c 	.word	0x08007d9c
 8004fc0:	08007da4 	.word	0x08007da4
 8004fc4:	08007da0 	.word	0x08007da0
 8004fc8:	08007da8 	.word	0x08007da8
 8004fcc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	bfa8      	it	ge
 8004fd4:	461a      	movge	r2, r3
 8004fd6:	2a00      	cmp	r2, #0
 8004fd8:	4691      	mov	r9, r2
 8004fda:	dc37      	bgt.n	800504c <_printf_float+0x374>
 8004fdc:	f04f 0b00 	mov.w	fp, #0
 8004fe0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004fe4:	f104 021a 	add.w	r2, r4, #26
 8004fe8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004fea:	9305      	str	r3, [sp, #20]
 8004fec:	eba3 0309 	sub.w	r3, r3, r9
 8004ff0:	455b      	cmp	r3, fp
 8004ff2:	dc33      	bgt.n	800505c <_printf_float+0x384>
 8004ff4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	db3b      	blt.n	8005074 <_printf_float+0x39c>
 8004ffc:	6823      	ldr	r3, [r4, #0]
 8004ffe:	07da      	lsls	r2, r3, #31
 8005000:	d438      	bmi.n	8005074 <_printf_float+0x39c>
 8005002:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005004:	9a05      	ldr	r2, [sp, #20]
 8005006:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005008:	1a9a      	subs	r2, r3, r2
 800500a:	eba3 0901 	sub.w	r9, r3, r1
 800500e:	4591      	cmp	r9, r2
 8005010:	bfa8      	it	ge
 8005012:	4691      	movge	r9, r2
 8005014:	f1b9 0f00 	cmp.w	r9, #0
 8005018:	dc35      	bgt.n	8005086 <_printf_float+0x3ae>
 800501a:	f04f 0800 	mov.w	r8, #0
 800501e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005022:	f104 0a1a 	add.w	sl, r4, #26
 8005026:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800502a:	1a9b      	subs	r3, r3, r2
 800502c:	eba3 0309 	sub.w	r3, r3, r9
 8005030:	4543      	cmp	r3, r8
 8005032:	f77f af79 	ble.w	8004f28 <_printf_float+0x250>
 8005036:	2301      	movs	r3, #1
 8005038:	4652      	mov	r2, sl
 800503a:	4631      	mov	r1, r6
 800503c:	4628      	mov	r0, r5
 800503e:	47b8      	blx	r7
 8005040:	3001      	adds	r0, #1
 8005042:	f43f aeaa 	beq.w	8004d9a <_printf_float+0xc2>
 8005046:	f108 0801 	add.w	r8, r8, #1
 800504a:	e7ec      	b.n	8005026 <_printf_float+0x34e>
 800504c:	4613      	mov	r3, r2
 800504e:	4631      	mov	r1, r6
 8005050:	4642      	mov	r2, r8
 8005052:	4628      	mov	r0, r5
 8005054:	47b8      	blx	r7
 8005056:	3001      	adds	r0, #1
 8005058:	d1c0      	bne.n	8004fdc <_printf_float+0x304>
 800505a:	e69e      	b.n	8004d9a <_printf_float+0xc2>
 800505c:	2301      	movs	r3, #1
 800505e:	4631      	mov	r1, r6
 8005060:	4628      	mov	r0, r5
 8005062:	9205      	str	r2, [sp, #20]
 8005064:	47b8      	blx	r7
 8005066:	3001      	adds	r0, #1
 8005068:	f43f ae97 	beq.w	8004d9a <_printf_float+0xc2>
 800506c:	9a05      	ldr	r2, [sp, #20]
 800506e:	f10b 0b01 	add.w	fp, fp, #1
 8005072:	e7b9      	b.n	8004fe8 <_printf_float+0x310>
 8005074:	ee18 3a10 	vmov	r3, s16
 8005078:	4652      	mov	r2, sl
 800507a:	4631      	mov	r1, r6
 800507c:	4628      	mov	r0, r5
 800507e:	47b8      	blx	r7
 8005080:	3001      	adds	r0, #1
 8005082:	d1be      	bne.n	8005002 <_printf_float+0x32a>
 8005084:	e689      	b.n	8004d9a <_printf_float+0xc2>
 8005086:	9a05      	ldr	r2, [sp, #20]
 8005088:	464b      	mov	r3, r9
 800508a:	4442      	add	r2, r8
 800508c:	4631      	mov	r1, r6
 800508e:	4628      	mov	r0, r5
 8005090:	47b8      	blx	r7
 8005092:	3001      	adds	r0, #1
 8005094:	d1c1      	bne.n	800501a <_printf_float+0x342>
 8005096:	e680      	b.n	8004d9a <_printf_float+0xc2>
 8005098:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800509a:	2a01      	cmp	r2, #1
 800509c:	dc01      	bgt.n	80050a2 <_printf_float+0x3ca>
 800509e:	07db      	lsls	r3, r3, #31
 80050a0:	d538      	bpl.n	8005114 <_printf_float+0x43c>
 80050a2:	2301      	movs	r3, #1
 80050a4:	4642      	mov	r2, r8
 80050a6:	4631      	mov	r1, r6
 80050a8:	4628      	mov	r0, r5
 80050aa:	47b8      	blx	r7
 80050ac:	3001      	adds	r0, #1
 80050ae:	f43f ae74 	beq.w	8004d9a <_printf_float+0xc2>
 80050b2:	ee18 3a10 	vmov	r3, s16
 80050b6:	4652      	mov	r2, sl
 80050b8:	4631      	mov	r1, r6
 80050ba:	4628      	mov	r0, r5
 80050bc:	47b8      	blx	r7
 80050be:	3001      	adds	r0, #1
 80050c0:	f43f ae6b 	beq.w	8004d9a <_printf_float+0xc2>
 80050c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80050c8:	2200      	movs	r2, #0
 80050ca:	2300      	movs	r3, #0
 80050cc:	f7fb fd1c 	bl	8000b08 <__aeabi_dcmpeq>
 80050d0:	b9d8      	cbnz	r0, 800510a <_printf_float+0x432>
 80050d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050d4:	f108 0201 	add.w	r2, r8, #1
 80050d8:	3b01      	subs	r3, #1
 80050da:	4631      	mov	r1, r6
 80050dc:	4628      	mov	r0, r5
 80050de:	47b8      	blx	r7
 80050e0:	3001      	adds	r0, #1
 80050e2:	d10e      	bne.n	8005102 <_printf_float+0x42a>
 80050e4:	e659      	b.n	8004d9a <_printf_float+0xc2>
 80050e6:	2301      	movs	r3, #1
 80050e8:	4652      	mov	r2, sl
 80050ea:	4631      	mov	r1, r6
 80050ec:	4628      	mov	r0, r5
 80050ee:	47b8      	blx	r7
 80050f0:	3001      	adds	r0, #1
 80050f2:	f43f ae52 	beq.w	8004d9a <_printf_float+0xc2>
 80050f6:	f108 0801 	add.w	r8, r8, #1
 80050fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050fc:	3b01      	subs	r3, #1
 80050fe:	4543      	cmp	r3, r8
 8005100:	dcf1      	bgt.n	80050e6 <_printf_float+0x40e>
 8005102:	464b      	mov	r3, r9
 8005104:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005108:	e6dc      	b.n	8004ec4 <_printf_float+0x1ec>
 800510a:	f04f 0800 	mov.w	r8, #0
 800510e:	f104 0a1a 	add.w	sl, r4, #26
 8005112:	e7f2      	b.n	80050fa <_printf_float+0x422>
 8005114:	2301      	movs	r3, #1
 8005116:	4642      	mov	r2, r8
 8005118:	e7df      	b.n	80050da <_printf_float+0x402>
 800511a:	2301      	movs	r3, #1
 800511c:	464a      	mov	r2, r9
 800511e:	4631      	mov	r1, r6
 8005120:	4628      	mov	r0, r5
 8005122:	47b8      	blx	r7
 8005124:	3001      	adds	r0, #1
 8005126:	f43f ae38 	beq.w	8004d9a <_printf_float+0xc2>
 800512a:	f108 0801 	add.w	r8, r8, #1
 800512e:	68e3      	ldr	r3, [r4, #12]
 8005130:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005132:	1a5b      	subs	r3, r3, r1
 8005134:	4543      	cmp	r3, r8
 8005136:	dcf0      	bgt.n	800511a <_printf_float+0x442>
 8005138:	e6fa      	b.n	8004f30 <_printf_float+0x258>
 800513a:	f04f 0800 	mov.w	r8, #0
 800513e:	f104 0919 	add.w	r9, r4, #25
 8005142:	e7f4      	b.n	800512e <_printf_float+0x456>

08005144 <_printf_common>:
 8005144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005148:	4616      	mov	r6, r2
 800514a:	4699      	mov	r9, r3
 800514c:	688a      	ldr	r2, [r1, #8]
 800514e:	690b      	ldr	r3, [r1, #16]
 8005150:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005154:	4293      	cmp	r3, r2
 8005156:	bfb8      	it	lt
 8005158:	4613      	movlt	r3, r2
 800515a:	6033      	str	r3, [r6, #0]
 800515c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005160:	4607      	mov	r7, r0
 8005162:	460c      	mov	r4, r1
 8005164:	b10a      	cbz	r2, 800516a <_printf_common+0x26>
 8005166:	3301      	adds	r3, #1
 8005168:	6033      	str	r3, [r6, #0]
 800516a:	6823      	ldr	r3, [r4, #0]
 800516c:	0699      	lsls	r1, r3, #26
 800516e:	bf42      	ittt	mi
 8005170:	6833      	ldrmi	r3, [r6, #0]
 8005172:	3302      	addmi	r3, #2
 8005174:	6033      	strmi	r3, [r6, #0]
 8005176:	6825      	ldr	r5, [r4, #0]
 8005178:	f015 0506 	ands.w	r5, r5, #6
 800517c:	d106      	bne.n	800518c <_printf_common+0x48>
 800517e:	f104 0a19 	add.w	sl, r4, #25
 8005182:	68e3      	ldr	r3, [r4, #12]
 8005184:	6832      	ldr	r2, [r6, #0]
 8005186:	1a9b      	subs	r3, r3, r2
 8005188:	42ab      	cmp	r3, r5
 800518a:	dc26      	bgt.n	80051da <_printf_common+0x96>
 800518c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005190:	1e13      	subs	r3, r2, #0
 8005192:	6822      	ldr	r2, [r4, #0]
 8005194:	bf18      	it	ne
 8005196:	2301      	movne	r3, #1
 8005198:	0692      	lsls	r2, r2, #26
 800519a:	d42b      	bmi.n	80051f4 <_printf_common+0xb0>
 800519c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051a0:	4649      	mov	r1, r9
 80051a2:	4638      	mov	r0, r7
 80051a4:	47c0      	blx	r8
 80051a6:	3001      	adds	r0, #1
 80051a8:	d01e      	beq.n	80051e8 <_printf_common+0xa4>
 80051aa:	6823      	ldr	r3, [r4, #0]
 80051ac:	68e5      	ldr	r5, [r4, #12]
 80051ae:	6832      	ldr	r2, [r6, #0]
 80051b0:	f003 0306 	and.w	r3, r3, #6
 80051b4:	2b04      	cmp	r3, #4
 80051b6:	bf08      	it	eq
 80051b8:	1aad      	subeq	r5, r5, r2
 80051ba:	68a3      	ldr	r3, [r4, #8]
 80051bc:	6922      	ldr	r2, [r4, #16]
 80051be:	bf0c      	ite	eq
 80051c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051c4:	2500      	movne	r5, #0
 80051c6:	4293      	cmp	r3, r2
 80051c8:	bfc4      	itt	gt
 80051ca:	1a9b      	subgt	r3, r3, r2
 80051cc:	18ed      	addgt	r5, r5, r3
 80051ce:	2600      	movs	r6, #0
 80051d0:	341a      	adds	r4, #26
 80051d2:	42b5      	cmp	r5, r6
 80051d4:	d11a      	bne.n	800520c <_printf_common+0xc8>
 80051d6:	2000      	movs	r0, #0
 80051d8:	e008      	b.n	80051ec <_printf_common+0xa8>
 80051da:	2301      	movs	r3, #1
 80051dc:	4652      	mov	r2, sl
 80051de:	4649      	mov	r1, r9
 80051e0:	4638      	mov	r0, r7
 80051e2:	47c0      	blx	r8
 80051e4:	3001      	adds	r0, #1
 80051e6:	d103      	bne.n	80051f0 <_printf_common+0xac>
 80051e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80051ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051f0:	3501      	adds	r5, #1
 80051f2:	e7c6      	b.n	8005182 <_printf_common+0x3e>
 80051f4:	18e1      	adds	r1, r4, r3
 80051f6:	1c5a      	adds	r2, r3, #1
 80051f8:	2030      	movs	r0, #48	; 0x30
 80051fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80051fe:	4422      	add	r2, r4
 8005200:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005204:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005208:	3302      	adds	r3, #2
 800520a:	e7c7      	b.n	800519c <_printf_common+0x58>
 800520c:	2301      	movs	r3, #1
 800520e:	4622      	mov	r2, r4
 8005210:	4649      	mov	r1, r9
 8005212:	4638      	mov	r0, r7
 8005214:	47c0      	blx	r8
 8005216:	3001      	adds	r0, #1
 8005218:	d0e6      	beq.n	80051e8 <_printf_common+0xa4>
 800521a:	3601      	adds	r6, #1
 800521c:	e7d9      	b.n	80051d2 <_printf_common+0x8e>
	...

08005220 <_printf_i>:
 8005220:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005224:	7e0f      	ldrb	r7, [r1, #24]
 8005226:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005228:	2f78      	cmp	r7, #120	; 0x78
 800522a:	4691      	mov	r9, r2
 800522c:	4680      	mov	r8, r0
 800522e:	460c      	mov	r4, r1
 8005230:	469a      	mov	sl, r3
 8005232:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005236:	d807      	bhi.n	8005248 <_printf_i+0x28>
 8005238:	2f62      	cmp	r7, #98	; 0x62
 800523a:	d80a      	bhi.n	8005252 <_printf_i+0x32>
 800523c:	2f00      	cmp	r7, #0
 800523e:	f000 80d8 	beq.w	80053f2 <_printf_i+0x1d2>
 8005242:	2f58      	cmp	r7, #88	; 0x58
 8005244:	f000 80a3 	beq.w	800538e <_printf_i+0x16e>
 8005248:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800524c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005250:	e03a      	b.n	80052c8 <_printf_i+0xa8>
 8005252:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005256:	2b15      	cmp	r3, #21
 8005258:	d8f6      	bhi.n	8005248 <_printf_i+0x28>
 800525a:	a101      	add	r1, pc, #4	; (adr r1, 8005260 <_printf_i+0x40>)
 800525c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005260:	080052b9 	.word	0x080052b9
 8005264:	080052cd 	.word	0x080052cd
 8005268:	08005249 	.word	0x08005249
 800526c:	08005249 	.word	0x08005249
 8005270:	08005249 	.word	0x08005249
 8005274:	08005249 	.word	0x08005249
 8005278:	080052cd 	.word	0x080052cd
 800527c:	08005249 	.word	0x08005249
 8005280:	08005249 	.word	0x08005249
 8005284:	08005249 	.word	0x08005249
 8005288:	08005249 	.word	0x08005249
 800528c:	080053d9 	.word	0x080053d9
 8005290:	080052fd 	.word	0x080052fd
 8005294:	080053bb 	.word	0x080053bb
 8005298:	08005249 	.word	0x08005249
 800529c:	08005249 	.word	0x08005249
 80052a0:	080053fb 	.word	0x080053fb
 80052a4:	08005249 	.word	0x08005249
 80052a8:	080052fd 	.word	0x080052fd
 80052ac:	08005249 	.word	0x08005249
 80052b0:	08005249 	.word	0x08005249
 80052b4:	080053c3 	.word	0x080053c3
 80052b8:	682b      	ldr	r3, [r5, #0]
 80052ba:	1d1a      	adds	r2, r3, #4
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	602a      	str	r2, [r5, #0]
 80052c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80052c8:	2301      	movs	r3, #1
 80052ca:	e0a3      	b.n	8005414 <_printf_i+0x1f4>
 80052cc:	6820      	ldr	r0, [r4, #0]
 80052ce:	6829      	ldr	r1, [r5, #0]
 80052d0:	0606      	lsls	r6, r0, #24
 80052d2:	f101 0304 	add.w	r3, r1, #4
 80052d6:	d50a      	bpl.n	80052ee <_printf_i+0xce>
 80052d8:	680e      	ldr	r6, [r1, #0]
 80052da:	602b      	str	r3, [r5, #0]
 80052dc:	2e00      	cmp	r6, #0
 80052de:	da03      	bge.n	80052e8 <_printf_i+0xc8>
 80052e0:	232d      	movs	r3, #45	; 0x2d
 80052e2:	4276      	negs	r6, r6
 80052e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052e8:	485e      	ldr	r0, [pc, #376]	; (8005464 <_printf_i+0x244>)
 80052ea:	230a      	movs	r3, #10
 80052ec:	e019      	b.n	8005322 <_printf_i+0x102>
 80052ee:	680e      	ldr	r6, [r1, #0]
 80052f0:	602b      	str	r3, [r5, #0]
 80052f2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80052f6:	bf18      	it	ne
 80052f8:	b236      	sxthne	r6, r6
 80052fa:	e7ef      	b.n	80052dc <_printf_i+0xbc>
 80052fc:	682b      	ldr	r3, [r5, #0]
 80052fe:	6820      	ldr	r0, [r4, #0]
 8005300:	1d19      	adds	r1, r3, #4
 8005302:	6029      	str	r1, [r5, #0]
 8005304:	0601      	lsls	r1, r0, #24
 8005306:	d501      	bpl.n	800530c <_printf_i+0xec>
 8005308:	681e      	ldr	r6, [r3, #0]
 800530a:	e002      	b.n	8005312 <_printf_i+0xf2>
 800530c:	0646      	lsls	r6, r0, #25
 800530e:	d5fb      	bpl.n	8005308 <_printf_i+0xe8>
 8005310:	881e      	ldrh	r6, [r3, #0]
 8005312:	4854      	ldr	r0, [pc, #336]	; (8005464 <_printf_i+0x244>)
 8005314:	2f6f      	cmp	r7, #111	; 0x6f
 8005316:	bf0c      	ite	eq
 8005318:	2308      	moveq	r3, #8
 800531a:	230a      	movne	r3, #10
 800531c:	2100      	movs	r1, #0
 800531e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005322:	6865      	ldr	r5, [r4, #4]
 8005324:	60a5      	str	r5, [r4, #8]
 8005326:	2d00      	cmp	r5, #0
 8005328:	bfa2      	ittt	ge
 800532a:	6821      	ldrge	r1, [r4, #0]
 800532c:	f021 0104 	bicge.w	r1, r1, #4
 8005330:	6021      	strge	r1, [r4, #0]
 8005332:	b90e      	cbnz	r6, 8005338 <_printf_i+0x118>
 8005334:	2d00      	cmp	r5, #0
 8005336:	d04d      	beq.n	80053d4 <_printf_i+0x1b4>
 8005338:	4615      	mov	r5, r2
 800533a:	fbb6 f1f3 	udiv	r1, r6, r3
 800533e:	fb03 6711 	mls	r7, r3, r1, r6
 8005342:	5dc7      	ldrb	r7, [r0, r7]
 8005344:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005348:	4637      	mov	r7, r6
 800534a:	42bb      	cmp	r3, r7
 800534c:	460e      	mov	r6, r1
 800534e:	d9f4      	bls.n	800533a <_printf_i+0x11a>
 8005350:	2b08      	cmp	r3, #8
 8005352:	d10b      	bne.n	800536c <_printf_i+0x14c>
 8005354:	6823      	ldr	r3, [r4, #0]
 8005356:	07de      	lsls	r6, r3, #31
 8005358:	d508      	bpl.n	800536c <_printf_i+0x14c>
 800535a:	6923      	ldr	r3, [r4, #16]
 800535c:	6861      	ldr	r1, [r4, #4]
 800535e:	4299      	cmp	r1, r3
 8005360:	bfde      	ittt	le
 8005362:	2330      	movle	r3, #48	; 0x30
 8005364:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005368:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800536c:	1b52      	subs	r2, r2, r5
 800536e:	6122      	str	r2, [r4, #16]
 8005370:	f8cd a000 	str.w	sl, [sp]
 8005374:	464b      	mov	r3, r9
 8005376:	aa03      	add	r2, sp, #12
 8005378:	4621      	mov	r1, r4
 800537a:	4640      	mov	r0, r8
 800537c:	f7ff fee2 	bl	8005144 <_printf_common>
 8005380:	3001      	adds	r0, #1
 8005382:	d14c      	bne.n	800541e <_printf_i+0x1fe>
 8005384:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005388:	b004      	add	sp, #16
 800538a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800538e:	4835      	ldr	r0, [pc, #212]	; (8005464 <_printf_i+0x244>)
 8005390:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005394:	6829      	ldr	r1, [r5, #0]
 8005396:	6823      	ldr	r3, [r4, #0]
 8005398:	f851 6b04 	ldr.w	r6, [r1], #4
 800539c:	6029      	str	r1, [r5, #0]
 800539e:	061d      	lsls	r5, r3, #24
 80053a0:	d514      	bpl.n	80053cc <_printf_i+0x1ac>
 80053a2:	07df      	lsls	r7, r3, #31
 80053a4:	bf44      	itt	mi
 80053a6:	f043 0320 	orrmi.w	r3, r3, #32
 80053aa:	6023      	strmi	r3, [r4, #0]
 80053ac:	b91e      	cbnz	r6, 80053b6 <_printf_i+0x196>
 80053ae:	6823      	ldr	r3, [r4, #0]
 80053b0:	f023 0320 	bic.w	r3, r3, #32
 80053b4:	6023      	str	r3, [r4, #0]
 80053b6:	2310      	movs	r3, #16
 80053b8:	e7b0      	b.n	800531c <_printf_i+0xfc>
 80053ba:	6823      	ldr	r3, [r4, #0]
 80053bc:	f043 0320 	orr.w	r3, r3, #32
 80053c0:	6023      	str	r3, [r4, #0]
 80053c2:	2378      	movs	r3, #120	; 0x78
 80053c4:	4828      	ldr	r0, [pc, #160]	; (8005468 <_printf_i+0x248>)
 80053c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80053ca:	e7e3      	b.n	8005394 <_printf_i+0x174>
 80053cc:	0659      	lsls	r1, r3, #25
 80053ce:	bf48      	it	mi
 80053d0:	b2b6      	uxthmi	r6, r6
 80053d2:	e7e6      	b.n	80053a2 <_printf_i+0x182>
 80053d4:	4615      	mov	r5, r2
 80053d6:	e7bb      	b.n	8005350 <_printf_i+0x130>
 80053d8:	682b      	ldr	r3, [r5, #0]
 80053da:	6826      	ldr	r6, [r4, #0]
 80053dc:	6961      	ldr	r1, [r4, #20]
 80053de:	1d18      	adds	r0, r3, #4
 80053e0:	6028      	str	r0, [r5, #0]
 80053e2:	0635      	lsls	r5, r6, #24
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	d501      	bpl.n	80053ec <_printf_i+0x1cc>
 80053e8:	6019      	str	r1, [r3, #0]
 80053ea:	e002      	b.n	80053f2 <_printf_i+0x1d2>
 80053ec:	0670      	lsls	r0, r6, #25
 80053ee:	d5fb      	bpl.n	80053e8 <_printf_i+0x1c8>
 80053f0:	8019      	strh	r1, [r3, #0]
 80053f2:	2300      	movs	r3, #0
 80053f4:	6123      	str	r3, [r4, #16]
 80053f6:	4615      	mov	r5, r2
 80053f8:	e7ba      	b.n	8005370 <_printf_i+0x150>
 80053fa:	682b      	ldr	r3, [r5, #0]
 80053fc:	1d1a      	adds	r2, r3, #4
 80053fe:	602a      	str	r2, [r5, #0]
 8005400:	681d      	ldr	r5, [r3, #0]
 8005402:	6862      	ldr	r2, [r4, #4]
 8005404:	2100      	movs	r1, #0
 8005406:	4628      	mov	r0, r5
 8005408:	f7fa ff0a 	bl	8000220 <memchr>
 800540c:	b108      	cbz	r0, 8005412 <_printf_i+0x1f2>
 800540e:	1b40      	subs	r0, r0, r5
 8005410:	6060      	str	r0, [r4, #4]
 8005412:	6863      	ldr	r3, [r4, #4]
 8005414:	6123      	str	r3, [r4, #16]
 8005416:	2300      	movs	r3, #0
 8005418:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800541c:	e7a8      	b.n	8005370 <_printf_i+0x150>
 800541e:	6923      	ldr	r3, [r4, #16]
 8005420:	462a      	mov	r2, r5
 8005422:	4649      	mov	r1, r9
 8005424:	4640      	mov	r0, r8
 8005426:	47d0      	blx	sl
 8005428:	3001      	adds	r0, #1
 800542a:	d0ab      	beq.n	8005384 <_printf_i+0x164>
 800542c:	6823      	ldr	r3, [r4, #0]
 800542e:	079b      	lsls	r3, r3, #30
 8005430:	d413      	bmi.n	800545a <_printf_i+0x23a>
 8005432:	68e0      	ldr	r0, [r4, #12]
 8005434:	9b03      	ldr	r3, [sp, #12]
 8005436:	4298      	cmp	r0, r3
 8005438:	bfb8      	it	lt
 800543a:	4618      	movlt	r0, r3
 800543c:	e7a4      	b.n	8005388 <_printf_i+0x168>
 800543e:	2301      	movs	r3, #1
 8005440:	4632      	mov	r2, r6
 8005442:	4649      	mov	r1, r9
 8005444:	4640      	mov	r0, r8
 8005446:	47d0      	blx	sl
 8005448:	3001      	adds	r0, #1
 800544a:	d09b      	beq.n	8005384 <_printf_i+0x164>
 800544c:	3501      	adds	r5, #1
 800544e:	68e3      	ldr	r3, [r4, #12]
 8005450:	9903      	ldr	r1, [sp, #12]
 8005452:	1a5b      	subs	r3, r3, r1
 8005454:	42ab      	cmp	r3, r5
 8005456:	dcf2      	bgt.n	800543e <_printf_i+0x21e>
 8005458:	e7eb      	b.n	8005432 <_printf_i+0x212>
 800545a:	2500      	movs	r5, #0
 800545c:	f104 0619 	add.w	r6, r4, #25
 8005460:	e7f5      	b.n	800544e <_printf_i+0x22e>
 8005462:	bf00      	nop
 8005464:	08007daa 	.word	0x08007daa
 8005468:	08007dbb 	.word	0x08007dbb

0800546c <_sbrk_r>:
 800546c:	b538      	push	{r3, r4, r5, lr}
 800546e:	4d06      	ldr	r5, [pc, #24]	; (8005488 <_sbrk_r+0x1c>)
 8005470:	2300      	movs	r3, #0
 8005472:	4604      	mov	r4, r0
 8005474:	4608      	mov	r0, r1
 8005476:	602b      	str	r3, [r5, #0]
 8005478:	f7fc f94c 	bl	8001714 <_sbrk>
 800547c:	1c43      	adds	r3, r0, #1
 800547e:	d102      	bne.n	8005486 <_sbrk_r+0x1a>
 8005480:	682b      	ldr	r3, [r5, #0]
 8005482:	b103      	cbz	r3, 8005486 <_sbrk_r+0x1a>
 8005484:	6023      	str	r3, [r4, #0]
 8005486:	bd38      	pop	{r3, r4, r5, pc}
 8005488:	200008f0 	.word	0x200008f0

0800548c <siprintf>:
 800548c:	b40e      	push	{r1, r2, r3}
 800548e:	b500      	push	{lr}
 8005490:	b09c      	sub	sp, #112	; 0x70
 8005492:	ab1d      	add	r3, sp, #116	; 0x74
 8005494:	9002      	str	r0, [sp, #8]
 8005496:	9006      	str	r0, [sp, #24]
 8005498:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800549c:	4809      	ldr	r0, [pc, #36]	; (80054c4 <siprintf+0x38>)
 800549e:	9107      	str	r1, [sp, #28]
 80054a0:	9104      	str	r1, [sp, #16]
 80054a2:	4909      	ldr	r1, [pc, #36]	; (80054c8 <siprintf+0x3c>)
 80054a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80054a8:	9105      	str	r1, [sp, #20]
 80054aa:	6800      	ldr	r0, [r0, #0]
 80054ac:	9301      	str	r3, [sp, #4]
 80054ae:	a902      	add	r1, sp, #8
 80054b0:	f001 fabc 	bl	8006a2c <_svfiprintf_r>
 80054b4:	9b02      	ldr	r3, [sp, #8]
 80054b6:	2200      	movs	r2, #0
 80054b8:	701a      	strb	r2, [r3, #0]
 80054ba:	b01c      	add	sp, #112	; 0x70
 80054bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80054c0:	b003      	add	sp, #12
 80054c2:	4770      	bx	lr
 80054c4:	200005e4 	.word	0x200005e4
 80054c8:	ffff0208 	.word	0xffff0208

080054cc <quorem>:
 80054cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054d0:	6903      	ldr	r3, [r0, #16]
 80054d2:	690c      	ldr	r4, [r1, #16]
 80054d4:	42a3      	cmp	r3, r4
 80054d6:	4607      	mov	r7, r0
 80054d8:	f2c0 8081 	blt.w	80055de <quorem+0x112>
 80054dc:	3c01      	subs	r4, #1
 80054de:	f101 0814 	add.w	r8, r1, #20
 80054e2:	f100 0514 	add.w	r5, r0, #20
 80054e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054ea:	9301      	str	r3, [sp, #4]
 80054ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80054f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054f4:	3301      	adds	r3, #1
 80054f6:	429a      	cmp	r2, r3
 80054f8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80054fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005500:	fbb2 f6f3 	udiv	r6, r2, r3
 8005504:	d331      	bcc.n	800556a <quorem+0x9e>
 8005506:	f04f 0e00 	mov.w	lr, #0
 800550a:	4640      	mov	r0, r8
 800550c:	46ac      	mov	ip, r5
 800550e:	46f2      	mov	sl, lr
 8005510:	f850 2b04 	ldr.w	r2, [r0], #4
 8005514:	b293      	uxth	r3, r2
 8005516:	fb06 e303 	mla	r3, r6, r3, lr
 800551a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800551e:	b29b      	uxth	r3, r3
 8005520:	ebaa 0303 	sub.w	r3, sl, r3
 8005524:	f8dc a000 	ldr.w	sl, [ip]
 8005528:	0c12      	lsrs	r2, r2, #16
 800552a:	fa13 f38a 	uxtah	r3, r3, sl
 800552e:	fb06 e202 	mla	r2, r6, r2, lr
 8005532:	9300      	str	r3, [sp, #0]
 8005534:	9b00      	ldr	r3, [sp, #0]
 8005536:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800553a:	b292      	uxth	r2, r2
 800553c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005540:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005544:	f8bd 3000 	ldrh.w	r3, [sp]
 8005548:	4581      	cmp	r9, r0
 800554a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800554e:	f84c 3b04 	str.w	r3, [ip], #4
 8005552:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005556:	d2db      	bcs.n	8005510 <quorem+0x44>
 8005558:	f855 300b 	ldr.w	r3, [r5, fp]
 800555c:	b92b      	cbnz	r3, 800556a <quorem+0x9e>
 800555e:	9b01      	ldr	r3, [sp, #4]
 8005560:	3b04      	subs	r3, #4
 8005562:	429d      	cmp	r5, r3
 8005564:	461a      	mov	r2, r3
 8005566:	d32e      	bcc.n	80055c6 <quorem+0xfa>
 8005568:	613c      	str	r4, [r7, #16]
 800556a:	4638      	mov	r0, r7
 800556c:	f001 f8bc 	bl	80066e8 <__mcmp>
 8005570:	2800      	cmp	r0, #0
 8005572:	db24      	blt.n	80055be <quorem+0xf2>
 8005574:	3601      	adds	r6, #1
 8005576:	4628      	mov	r0, r5
 8005578:	f04f 0c00 	mov.w	ip, #0
 800557c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005580:	f8d0 e000 	ldr.w	lr, [r0]
 8005584:	b293      	uxth	r3, r2
 8005586:	ebac 0303 	sub.w	r3, ip, r3
 800558a:	0c12      	lsrs	r2, r2, #16
 800558c:	fa13 f38e 	uxtah	r3, r3, lr
 8005590:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005594:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005598:	b29b      	uxth	r3, r3
 800559a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800559e:	45c1      	cmp	r9, r8
 80055a0:	f840 3b04 	str.w	r3, [r0], #4
 80055a4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80055a8:	d2e8      	bcs.n	800557c <quorem+0xb0>
 80055aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055b2:	b922      	cbnz	r2, 80055be <quorem+0xf2>
 80055b4:	3b04      	subs	r3, #4
 80055b6:	429d      	cmp	r5, r3
 80055b8:	461a      	mov	r2, r3
 80055ba:	d30a      	bcc.n	80055d2 <quorem+0x106>
 80055bc:	613c      	str	r4, [r7, #16]
 80055be:	4630      	mov	r0, r6
 80055c0:	b003      	add	sp, #12
 80055c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055c6:	6812      	ldr	r2, [r2, #0]
 80055c8:	3b04      	subs	r3, #4
 80055ca:	2a00      	cmp	r2, #0
 80055cc:	d1cc      	bne.n	8005568 <quorem+0x9c>
 80055ce:	3c01      	subs	r4, #1
 80055d0:	e7c7      	b.n	8005562 <quorem+0x96>
 80055d2:	6812      	ldr	r2, [r2, #0]
 80055d4:	3b04      	subs	r3, #4
 80055d6:	2a00      	cmp	r2, #0
 80055d8:	d1f0      	bne.n	80055bc <quorem+0xf0>
 80055da:	3c01      	subs	r4, #1
 80055dc:	e7eb      	b.n	80055b6 <quorem+0xea>
 80055de:	2000      	movs	r0, #0
 80055e0:	e7ee      	b.n	80055c0 <quorem+0xf4>
 80055e2:	0000      	movs	r0, r0
 80055e4:	0000      	movs	r0, r0
	...

080055e8 <_dtoa_r>:
 80055e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ec:	ed2d 8b04 	vpush	{d8-d9}
 80055f0:	ec57 6b10 	vmov	r6, r7, d0
 80055f4:	b093      	sub	sp, #76	; 0x4c
 80055f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80055f8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80055fc:	9106      	str	r1, [sp, #24]
 80055fe:	ee10 aa10 	vmov	sl, s0
 8005602:	4604      	mov	r4, r0
 8005604:	9209      	str	r2, [sp, #36]	; 0x24
 8005606:	930c      	str	r3, [sp, #48]	; 0x30
 8005608:	46bb      	mov	fp, r7
 800560a:	b975      	cbnz	r5, 800562a <_dtoa_r+0x42>
 800560c:	2010      	movs	r0, #16
 800560e:	f7ff f9c5 	bl	800499c <malloc>
 8005612:	4602      	mov	r2, r0
 8005614:	6260      	str	r0, [r4, #36]	; 0x24
 8005616:	b920      	cbnz	r0, 8005622 <_dtoa_r+0x3a>
 8005618:	4ba7      	ldr	r3, [pc, #668]	; (80058b8 <_dtoa_r+0x2d0>)
 800561a:	21ea      	movs	r1, #234	; 0xea
 800561c:	48a7      	ldr	r0, [pc, #668]	; (80058bc <_dtoa_r+0x2d4>)
 800561e:	f001 fb05 	bl	8006c2c <__assert_func>
 8005622:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005626:	6005      	str	r5, [r0, #0]
 8005628:	60c5      	str	r5, [r0, #12]
 800562a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800562c:	6819      	ldr	r1, [r3, #0]
 800562e:	b151      	cbz	r1, 8005646 <_dtoa_r+0x5e>
 8005630:	685a      	ldr	r2, [r3, #4]
 8005632:	604a      	str	r2, [r1, #4]
 8005634:	2301      	movs	r3, #1
 8005636:	4093      	lsls	r3, r2
 8005638:	608b      	str	r3, [r1, #8]
 800563a:	4620      	mov	r0, r4
 800563c:	f000 fe12 	bl	8006264 <_Bfree>
 8005640:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005642:	2200      	movs	r2, #0
 8005644:	601a      	str	r2, [r3, #0]
 8005646:	1e3b      	subs	r3, r7, #0
 8005648:	bfaa      	itet	ge
 800564a:	2300      	movge	r3, #0
 800564c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005650:	f8c8 3000 	strge.w	r3, [r8]
 8005654:	4b9a      	ldr	r3, [pc, #616]	; (80058c0 <_dtoa_r+0x2d8>)
 8005656:	bfbc      	itt	lt
 8005658:	2201      	movlt	r2, #1
 800565a:	f8c8 2000 	strlt.w	r2, [r8]
 800565e:	ea33 030b 	bics.w	r3, r3, fp
 8005662:	d11b      	bne.n	800569c <_dtoa_r+0xb4>
 8005664:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005666:	f242 730f 	movw	r3, #9999	; 0x270f
 800566a:	6013      	str	r3, [r2, #0]
 800566c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005670:	4333      	orrs	r3, r6
 8005672:	f000 8592 	beq.w	800619a <_dtoa_r+0xbb2>
 8005676:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005678:	b963      	cbnz	r3, 8005694 <_dtoa_r+0xac>
 800567a:	4b92      	ldr	r3, [pc, #584]	; (80058c4 <_dtoa_r+0x2dc>)
 800567c:	e022      	b.n	80056c4 <_dtoa_r+0xdc>
 800567e:	4b92      	ldr	r3, [pc, #584]	; (80058c8 <_dtoa_r+0x2e0>)
 8005680:	9301      	str	r3, [sp, #4]
 8005682:	3308      	adds	r3, #8
 8005684:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005686:	6013      	str	r3, [r2, #0]
 8005688:	9801      	ldr	r0, [sp, #4]
 800568a:	b013      	add	sp, #76	; 0x4c
 800568c:	ecbd 8b04 	vpop	{d8-d9}
 8005690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005694:	4b8b      	ldr	r3, [pc, #556]	; (80058c4 <_dtoa_r+0x2dc>)
 8005696:	9301      	str	r3, [sp, #4]
 8005698:	3303      	adds	r3, #3
 800569a:	e7f3      	b.n	8005684 <_dtoa_r+0x9c>
 800569c:	2200      	movs	r2, #0
 800569e:	2300      	movs	r3, #0
 80056a0:	4650      	mov	r0, sl
 80056a2:	4659      	mov	r1, fp
 80056a4:	f7fb fa30 	bl	8000b08 <__aeabi_dcmpeq>
 80056a8:	ec4b ab19 	vmov	d9, sl, fp
 80056ac:	4680      	mov	r8, r0
 80056ae:	b158      	cbz	r0, 80056c8 <_dtoa_r+0xe0>
 80056b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80056b2:	2301      	movs	r3, #1
 80056b4:	6013      	str	r3, [r2, #0]
 80056b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	f000 856b 	beq.w	8006194 <_dtoa_r+0xbac>
 80056be:	4883      	ldr	r0, [pc, #524]	; (80058cc <_dtoa_r+0x2e4>)
 80056c0:	6018      	str	r0, [r3, #0]
 80056c2:	1e43      	subs	r3, r0, #1
 80056c4:	9301      	str	r3, [sp, #4]
 80056c6:	e7df      	b.n	8005688 <_dtoa_r+0xa0>
 80056c8:	ec4b ab10 	vmov	d0, sl, fp
 80056cc:	aa10      	add	r2, sp, #64	; 0x40
 80056ce:	a911      	add	r1, sp, #68	; 0x44
 80056d0:	4620      	mov	r0, r4
 80056d2:	f001 f8af 	bl	8006834 <__d2b>
 80056d6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80056da:	ee08 0a10 	vmov	s16, r0
 80056de:	2d00      	cmp	r5, #0
 80056e0:	f000 8084 	beq.w	80057ec <_dtoa_r+0x204>
 80056e4:	ee19 3a90 	vmov	r3, s19
 80056e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056ec:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80056f0:	4656      	mov	r6, sl
 80056f2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80056f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80056fa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80056fe:	4b74      	ldr	r3, [pc, #464]	; (80058d0 <_dtoa_r+0x2e8>)
 8005700:	2200      	movs	r2, #0
 8005702:	4630      	mov	r0, r6
 8005704:	4639      	mov	r1, r7
 8005706:	f7fa fddf 	bl	80002c8 <__aeabi_dsub>
 800570a:	a365      	add	r3, pc, #404	; (adr r3, 80058a0 <_dtoa_r+0x2b8>)
 800570c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005710:	f7fa ff92 	bl	8000638 <__aeabi_dmul>
 8005714:	a364      	add	r3, pc, #400	; (adr r3, 80058a8 <_dtoa_r+0x2c0>)
 8005716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800571a:	f7fa fdd7 	bl	80002cc <__adddf3>
 800571e:	4606      	mov	r6, r0
 8005720:	4628      	mov	r0, r5
 8005722:	460f      	mov	r7, r1
 8005724:	f7fa ff1e 	bl	8000564 <__aeabi_i2d>
 8005728:	a361      	add	r3, pc, #388	; (adr r3, 80058b0 <_dtoa_r+0x2c8>)
 800572a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572e:	f7fa ff83 	bl	8000638 <__aeabi_dmul>
 8005732:	4602      	mov	r2, r0
 8005734:	460b      	mov	r3, r1
 8005736:	4630      	mov	r0, r6
 8005738:	4639      	mov	r1, r7
 800573a:	f7fa fdc7 	bl	80002cc <__adddf3>
 800573e:	4606      	mov	r6, r0
 8005740:	460f      	mov	r7, r1
 8005742:	f7fb fa29 	bl	8000b98 <__aeabi_d2iz>
 8005746:	2200      	movs	r2, #0
 8005748:	9000      	str	r0, [sp, #0]
 800574a:	2300      	movs	r3, #0
 800574c:	4630      	mov	r0, r6
 800574e:	4639      	mov	r1, r7
 8005750:	f7fb f9e4 	bl	8000b1c <__aeabi_dcmplt>
 8005754:	b150      	cbz	r0, 800576c <_dtoa_r+0x184>
 8005756:	9800      	ldr	r0, [sp, #0]
 8005758:	f7fa ff04 	bl	8000564 <__aeabi_i2d>
 800575c:	4632      	mov	r2, r6
 800575e:	463b      	mov	r3, r7
 8005760:	f7fb f9d2 	bl	8000b08 <__aeabi_dcmpeq>
 8005764:	b910      	cbnz	r0, 800576c <_dtoa_r+0x184>
 8005766:	9b00      	ldr	r3, [sp, #0]
 8005768:	3b01      	subs	r3, #1
 800576a:	9300      	str	r3, [sp, #0]
 800576c:	9b00      	ldr	r3, [sp, #0]
 800576e:	2b16      	cmp	r3, #22
 8005770:	d85a      	bhi.n	8005828 <_dtoa_r+0x240>
 8005772:	9a00      	ldr	r2, [sp, #0]
 8005774:	4b57      	ldr	r3, [pc, #348]	; (80058d4 <_dtoa_r+0x2ec>)
 8005776:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800577a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800577e:	ec51 0b19 	vmov	r0, r1, d9
 8005782:	f7fb f9cb 	bl	8000b1c <__aeabi_dcmplt>
 8005786:	2800      	cmp	r0, #0
 8005788:	d050      	beq.n	800582c <_dtoa_r+0x244>
 800578a:	9b00      	ldr	r3, [sp, #0]
 800578c:	3b01      	subs	r3, #1
 800578e:	9300      	str	r3, [sp, #0]
 8005790:	2300      	movs	r3, #0
 8005792:	930b      	str	r3, [sp, #44]	; 0x2c
 8005794:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005796:	1b5d      	subs	r5, r3, r5
 8005798:	1e6b      	subs	r3, r5, #1
 800579a:	9305      	str	r3, [sp, #20]
 800579c:	bf45      	ittet	mi
 800579e:	f1c5 0301 	rsbmi	r3, r5, #1
 80057a2:	9304      	strmi	r3, [sp, #16]
 80057a4:	2300      	movpl	r3, #0
 80057a6:	2300      	movmi	r3, #0
 80057a8:	bf4c      	ite	mi
 80057aa:	9305      	strmi	r3, [sp, #20]
 80057ac:	9304      	strpl	r3, [sp, #16]
 80057ae:	9b00      	ldr	r3, [sp, #0]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	db3d      	blt.n	8005830 <_dtoa_r+0x248>
 80057b4:	9b05      	ldr	r3, [sp, #20]
 80057b6:	9a00      	ldr	r2, [sp, #0]
 80057b8:	920a      	str	r2, [sp, #40]	; 0x28
 80057ba:	4413      	add	r3, r2
 80057bc:	9305      	str	r3, [sp, #20]
 80057be:	2300      	movs	r3, #0
 80057c0:	9307      	str	r3, [sp, #28]
 80057c2:	9b06      	ldr	r3, [sp, #24]
 80057c4:	2b09      	cmp	r3, #9
 80057c6:	f200 8089 	bhi.w	80058dc <_dtoa_r+0x2f4>
 80057ca:	2b05      	cmp	r3, #5
 80057cc:	bfc4      	itt	gt
 80057ce:	3b04      	subgt	r3, #4
 80057d0:	9306      	strgt	r3, [sp, #24]
 80057d2:	9b06      	ldr	r3, [sp, #24]
 80057d4:	f1a3 0302 	sub.w	r3, r3, #2
 80057d8:	bfcc      	ite	gt
 80057da:	2500      	movgt	r5, #0
 80057dc:	2501      	movle	r5, #1
 80057de:	2b03      	cmp	r3, #3
 80057e0:	f200 8087 	bhi.w	80058f2 <_dtoa_r+0x30a>
 80057e4:	e8df f003 	tbb	[pc, r3]
 80057e8:	59383a2d 	.word	0x59383a2d
 80057ec:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80057f0:	441d      	add	r5, r3
 80057f2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80057f6:	2b20      	cmp	r3, #32
 80057f8:	bfc1      	itttt	gt
 80057fa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80057fe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005802:	fa0b f303 	lslgt.w	r3, fp, r3
 8005806:	fa26 f000 	lsrgt.w	r0, r6, r0
 800580a:	bfda      	itte	le
 800580c:	f1c3 0320 	rsble	r3, r3, #32
 8005810:	fa06 f003 	lslle.w	r0, r6, r3
 8005814:	4318      	orrgt	r0, r3
 8005816:	f7fa fe95 	bl	8000544 <__aeabi_ui2d>
 800581a:	2301      	movs	r3, #1
 800581c:	4606      	mov	r6, r0
 800581e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005822:	3d01      	subs	r5, #1
 8005824:	930e      	str	r3, [sp, #56]	; 0x38
 8005826:	e76a      	b.n	80056fe <_dtoa_r+0x116>
 8005828:	2301      	movs	r3, #1
 800582a:	e7b2      	b.n	8005792 <_dtoa_r+0x1aa>
 800582c:	900b      	str	r0, [sp, #44]	; 0x2c
 800582e:	e7b1      	b.n	8005794 <_dtoa_r+0x1ac>
 8005830:	9b04      	ldr	r3, [sp, #16]
 8005832:	9a00      	ldr	r2, [sp, #0]
 8005834:	1a9b      	subs	r3, r3, r2
 8005836:	9304      	str	r3, [sp, #16]
 8005838:	4253      	negs	r3, r2
 800583a:	9307      	str	r3, [sp, #28]
 800583c:	2300      	movs	r3, #0
 800583e:	930a      	str	r3, [sp, #40]	; 0x28
 8005840:	e7bf      	b.n	80057c2 <_dtoa_r+0x1da>
 8005842:	2300      	movs	r3, #0
 8005844:	9308      	str	r3, [sp, #32]
 8005846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005848:	2b00      	cmp	r3, #0
 800584a:	dc55      	bgt.n	80058f8 <_dtoa_r+0x310>
 800584c:	2301      	movs	r3, #1
 800584e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005852:	461a      	mov	r2, r3
 8005854:	9209      	str	r2, [sp, #36]	; 0x24
 8005856:	e00c      	b.n	8005872 <_dtoa_r+0x28a>
 8005858:	2301      	movs	r3, #1
 800585a:	e7f3      	b.n	8005844 <_dtoa_r+0x25c>
 800585c:	2300      	movs	r3, #0
 800585e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005860:	9308      	str	r3, [sp, #32]
 8005862:	9b00      	ldr	r3, [sp, #0]
 8005864:	4413      	add	r3, r2
 8005866:	9302      	str	r3, [sp, #8]
 8005868:	3301      	adds	r3, #1
 800586a:	2b01      	cmp	r3, #1
 800586c:	9303      	str	r3, [sp, #12]
 800586e:	bfb8      	it	lt
 8005870:	2301      	movlt	r3, #1
 8005872:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005874:	2200      	movs	r2, #0
 8005876:	6042      	str	r2, [r0, #4]
 8005878:	2204      	movs	r2, #4
 800587a:	f102 0614 	add.w	r6, r2, #20
 800587e:	429e      	cmp	r6, r3
 8005880:	6841      	ldr	r1, [r0, #4]
 8005882:	d93d      	bls.n	8005900 <_dtoa_r+0x318>
 8005884:	4620      	mov	r0, r4
 8005886:	f000 fcad 	bl	80061e4 <_Balloc>
 800588a:	9001      	str	r0, [sp, #4]
 800588c:	2800      	cmp	r0, #0
 800588e:	d13b      	bne.n	8005908 <_dtoa_r+0x320>
 8005890:	4b11      	ldr	r3, [pc, #68]	; (80058d8 <_dtoa_r+0x2f0>)
 8005892:	4602      	mov	r2, r0
 8005894:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005898:	e6c0      	b.n	800561c <_dtoa_r+0x34>
 800589a:	2301      	movs	r3, #1
 800589c:	e7df      	b.n	800585e <_dtoa_r+0x276>
 800589e:	bf00      	nop
 80058a0:	636f4361 	.word	0x636f4361
 80058a4:	3fd287a7 	.word	0x3fd287a7
 80058a8:	8b60c8b3 	.word	0x8b60c8b3
 80058ac:	3fc68a28 	.word	0x3fc68a28
 80058b0:	509f79fb 	.word	0x509f79fb
 80058b4:	3fd34413 	.word	0x3fd34413
 80058b8:	08007dd9 	.word	0x08007dd9
 80058bc:	08007df0 	.word	0x08007df0
 80058c0:	7ff00000 	.word	0x7ff00000
 80058c4:	08007dd5 	.word	0x08007dd5
 80058c8:	08007dcc 	.word	0x08007dcc
 80058cc:	08007da9 	.word	0x08007da9
 80058d0:	3ff80000 	.word	0x3ff80000
 80058d4:	08007ee0 	.word	0x08007ee0
 80058d8:	08007e4b 	.word	0x08007e4b
 80058dc:	2501      	movs	r5, #1
 80058de:	2300      	movs	r3, #0
 80058e0:	9306      	str	r3, [sp, #24]
 80058e2:	9508      	str	r5, [sp, #32]
 80058e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80058e8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80058ec:	2200      	movs	r2, #0
 80058ee:	2312      	movs	r3, #18
 80058f0:	e7b0      	b.n	8005854 <_dtoa_r+0x26c>
 80058f2:	2301      	movs	r3, #1
 80058f4:	9308      	str	r3, [sp, #32]
 80058f6:	e7f5      	b.n	80058e4 <_dtoa_r+0x2fc>
 80058f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058fa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80058fe:	e7b8      	b.n	8005872 <_dtoa_r+0x28a>
 8005900:	3101      	adds	r1, #1
 8005902:	6041      	str	r1, [r0, #4]
 8005904:	0052      	lsls	r2, r2, #1
 8005906:	e7b8      	b.n	800587a <_dtoa_r+0x292>
 8005908:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800590a:	9a01      	ldr	r2, [sp, #4]
 800590c:	601a      	str	r2, [r3, #0]
 800590e:	9b03      	ldr	r3, [sp, #12]
 8005910:	2b0e      	cmp	r3, #14
 8005912:	f200 809d 	bhi.w	8005a50 <_dtoa_r+0x468>
 8005916:	2d00      	cmp	r5, #0
 8005918:	f000 809a 	beq.w	8005a50 <_dtoa_r+0x468>
 800591c:	9b00      	ldr	r3, [sp, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	dd32      	ble.n	8005988 <_dtoa_r+0x3a0>
 8005922:	4ab7      	ldr	r2, [pc, #732]	; (8005c00 <_dtoa_r+0x618>)
 8005924:	f003 030f 	and.w	r3, r3, #15
 8005928:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800592c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005930:	9b00      	ldr	r3, [sp, #0]
 8005932:	05d8      	lsls	r0, r3, #23
 8005934:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005938:	d516      	bpl.n	8005968 <_dtoa_r+0x380>
 800593a:	4bb2      	ldr	r3, [pc, #712]	; (8005c04 <_dtoa_r+0x61c>)
 800593c:	ec51 0b19 	vmov	r0, r1, d9
 8005940:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005944:	f7fa ffa2 	bl	800088c <__aeabi_ddiv>
 8005948:	f007 070f 	and.w	r7, r7, #15
 800594c:	4682      	mov	sl, r0
 800594e:	468b      	mov	fp, r1
 8005950:	2503      	movs	r5, #3
 8005952:	4eac      	ldr	r6, [pc, #688]	; (8005c04 <_dtoa_r+0x61c>)
 8005954:	b957      	cbnz	r7, 800596c <_dtoa_r+0x384>
 8005956:	4642      	mov	r2, r8
 8005958:	464b      	mov	r3, r9
 800595a:	4650      	mov	r0, sl
 800595c:	4659      	mov	r1, fp
 800595e:	f7fa ff95 	bl	800088c <__aeabi_ddiv>
 8005962:	4682      	mov	sl, r0
 8005964:	468b      	mov	fp, r1
 8005966:	e028      	b.n	80059ba <_dtoa_r+0x3d2>
 8005968:	2502      	movs	r5, #2
 800596a:	e7f2      	b.n	8005952 <_dtoa_r+0x36a>
 800596c:	07f9      	lsls	r1, r7, #31
 800596e:	d508      	bpl.n	8005982 <_dtoa_r+0x39a>
 8005970:	4640      	mov	r0, r8
 8005972:	4649      	mov	r1, r9
 8005974:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005978:	f7fa fe5e 	bl	8000638 <__aeabi_dmul>
 800597c:	3501      	adds	r5, #1
 800597e:	4680      	mov	r8, r0
 8005980:	4689      	mov	r9, r1
 8005982:	107f      	asrs	r7, r7, #1
 8005984:	3608      	adds	r6, #8
 8005986:	e7e5      	b.n	8005954 <_dtoa_r+0x36c>
 8005988:	f000 809b 	beq.w	8005ac2 <_dtoa_r+0x4da>
 800598c:	9b00      	ldr	r3, [sp, #0]
 800598e:	4f9d      	ldr	r7, [pc, #628]	; (8005c04 <_dtoa_r+0x61c>)
 8005990:	425e      	negs	r6, r3
 8005992:	4b9b      	ldr	r3, [pc, #620]	; (8005c00 <_dtoa_r+0x618>)
 8005994:	f006 020f 	and.w	r2, r6, #15
 8005998:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800599c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a0:	ec51 0b19 	vmov	r0, r1, d9
 80059a4:	f7fa fe48 	bl	8000638 <__aeabi_dmul>
 80059a8:	1136      	asrs	r6, r6, #4
 80059aa:	4682      	mov	sl, r0
 80059ac:	468b      	mov	fp, r1
 80059ae:	2300      	movs	r3, #0
 80059b0:	2502      	movs	r5, #2
 80059b2:	2e00      	cmp	r6, #0
 80059b4:	d17a      	bne.n	8005aac <_dtoa_r+0x4c4>
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d1d3      	bne.n	8005962 <_dtoa_r+0x37a>
 80059ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f000 8082 	beq.w	8005ac6 <_dtoa_r+0x4de>
 80059c2:	4b91      	ldr	r3, [pc, #580]	; (8005c08 <_dtoa_r+0x620>)
 80059c4:	2200      	movs	r2, #0
 80059c6:	4650      	mov	r0, sl
 80059c8:	4659      	mov	r1, fp
 80059ca:	f7fb f8a7 	bl	8000b1c <__aeabi_dcmplt>
 80059ce:	2800      	cmp	r0, #0
 80059d0:	d079      	beq.n	8005ac6 <_dtoa_r+0x4de>
 80059d2:	9b03      	ldr	r3, [sp, #12]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d076      	beq.n	8005ac6 <_dtoa_r+0x4de>
 80059d8:	9b02      	ldr	r3, [sp, #8]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	dd36      	ble.n	8005a4c <_dtoa_r+0x464>
 80059de:	9b00      	ldr	r3, [sp, #0]
 80059e0:	4650      	mov	r0, sl
 80059e2:	4659      	mov	r1, fp
 80059e4:	1e5f      	subs	r7, r3, #1
 80059e6:	2200      	movs	r2, #0
 80059e8:	4b88      	ldr	r3, [pc, #544]	; (8005c0c <_dtoa_r+0x624>)
 80059ea:	f7fa fe25 	bl	8000638 <__aeabi_dmul>
 80059ee:	9e02      	ldr	r6, [sp, #8]
 80059f0:	4682      	mov	sl, r0
 80059f2:	468b      	mov	fp, r1
 80059f4:	3501      	adds	r5, #1
 80059f6:	4628      	mov	r0, r5
 80059f8:	f7fa fdb4 	bl	8000564 <__aeabi_i2d>
 80059fc:	4652      	mov	r2, sl
 80059fe:	465b      	mov	r3, fp
 8005a00:	f7fa fe1a 	bl	8000638 <__aeabi_dmul>
 8005a04:	4b82      	ldr	r3, [pc, #520]	; (8005c10 <_dtoa_r+0x628>)
 8005a06:	2200      	movs	r2, #0
 8005a08:	f7fa fc60 	bl	80002cc <__adddf3>
 8005a0c:	46d0      	mov	r8, sl
 8005a0e:	46d9      	mov	r9, fp
 8005a10:	4682      	mov	sl, r0
 8005a12:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005a16:	2e00      	cmp	r6, #0
 8005a18:	d158      	bne.n	8005acc <_dtoa_r+0x4e4>
 8005a1a:	4b7e      	ldr	r3, [pc, #504]	; (8005c14 <_dtoa_r+0x62c>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	4640      	mov	r0, r8
 8005a20:	4649      	mov	r1, r9
 8005a22:	f7fa fc51 	bl	80002c8 <__aeabi_dsub>
 8005a26:	4652      	mov	r2, sl
 8005a28:	465b      	mov	r3, fp
 8005a2a:	4680      	mov	r8, r0
 8005a2c:	4689      	mov	r9, r1
 8005a2e:	f7fb f893 	bl	8000b58 <__aeabi_dcmpgt>
 8005a32:	2800      	cmp	r0, #0
 8005a34:	f040 8295 	bne.w	8005f62 <_dtoa_r+0x97a>
 8005a38:	4652      	mov	r2, sl
 8005a3a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005a3e:	4640      	mov	r0, r8
 8005a40:	4649      	mov	r1, r9
 8005a42:	f7fb f86b 	bl	8000b1c <__aeabi_dcmplt>
 8005a46:	2800      	cmp	r0, #0
 8005a48:	f040 8289 	bne.w	8005f5e <_dtoa_r+0x976>
 8005a4c:	ec5b ab19 	vmov	sl, fp, d9
 8005a50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	f2c0 8148 	blt.w	8005ce8 <_dtoa_r+0x700>
 8005a58:	9a00      	ldr	r2, [sp, #0]
 8005a5a:	2a0e      	cmp	r2, #14
 8005a5c:	f300 8144 	bgt.w	8005ce8 <_dtoa_r+0x700>
 8005a60:	4b67      	ldr	r3, [pc, #412]	; (8005c00 <_dtoa_r+0x618>)
 8005a62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a66:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	f280 80d5 	bge.w	8005c1c <_dtoa_r+0x634>
 8005a72:	9b03      	ldr	r3, [sp, #12]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f300 80d1 	bgt.w	8005c1c <_dtoa_r+0x634>
 8005a7a:	f040 826f 	bne.w	8005f5c <_dtoa_r+0x974>
 8005a7e:	4b65      	ldr	r3, [pc, #404]	; (8005c14 <_dtoa_r+0x62c>)
 8005a80:	2200      	movs	r2, #0
 8005a82:	4640      	mov	r0, r8
 8005a84:	4649      	mov	r1, r9
 8005a86:	f7fa fdd7 	bl	8000638 <__aeabi_dmul>
 8005a8a:	4652      	mov	r2, sl
 8005a8c:	465b      	mov	r3, fp
 8005a8e:	f7fb f859 	bl	8000b44 <__aeabi_dcmpge>
 8005a92:	9e03      	ldr	r6, [sp, #12]
 8005a94:	4637      	mov	r7, r6
 8005a96:	2800      	cmp	r0, #0
 8005a98:	f040 8245 	bne.w	8005f26 <_dtoa_r+0x93e>
 8005a9c:	9d01      	ldr	r5, [sp, #4]
 8005a9e:	2331      	movs	r3, #49	; 0x31
 8005aa0:	f805 3b01 	strb.w	r3, [r5], #1
 8005aa4:	9b00      	ldr	r3, [sp, #0]
 8005aa6:	3301      	adds	r3, #1
 8005aa8:	9300      	str	r3, [sp, #0]
 8005aaa:	e240      	b.n	8005f2e <_dtoa_r+0x946>
 8005aac:	07f2      	lsls	r2, r6, #31
 8005aae:	d505      	bpl.n	8005abc <_dtoa_r+0x4d4>
 8005ab0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ab4:	f7fa fdc0 	bl	8000638 <__aeabi_dmul>
 8005ab8:	3501      	adds	r5, #1
 8005aba:	2301      	movs	r3, #1
 8005abc:	1076      	asrs	r6, r6, #1
 8005abe:	3708      	adds	r7, #8
 8005ac0:	e777      	b.n	80059b2 <_dtoa_r+0x3ca>
 8005ac2:	2502      	movs	r5, #2
 8005ac4:	e779      	b.n	80059ba <_dtoa_r+0x3d2>
 8005ac6:	9f00      	ldr	r7, [sp, #0]
 8005ac8:	9e03      	ldr	r6, [sp, #12]
 8005aca:	e794      	b.n	80059f6 <_dtoa_r+0x40e>
 8005acc:	9901      	ldr	r1, [sp, #4]
 8005ace:	4b4c      	ldr	r3, [pc, #304]	; (8005c00 <_dtoa_r+0x618>)
 8005ad0:	4431      	add	r1, r6
 8005ad2:	910d      	str	r1, [sp, #52]	; 0x34
 8005ad4:	9908      	ldr	r1, [sp, #32]
 8005ad6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005ada:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005ade:	2900      	cmp	r1, #0
 8005ae0:	d043      	beq.n	8005b6a <_dtoa_r+0x582>
 8005ae2:	494d      	ldr	r1, [pc, #308]	; (8005c18 <_dtoa_r+0x630>)
 8005ae4:	2000      	movs	r0, #0
 8005ae6:	f7fa fed1 	bl	800088c <__aeabi_ddiv>
 8005aea:	4652      	mov	r2, sl
 8005aec:	465b      	mov	r3, fp
 8005aee:	f7fa fbeb 	bl	80002c8 <__aeabi_dsub>
 8005af2:	9d01      	ldr	r5, [sp, #4]
 8005af4:	4682      	mov	sl, r0
 8005af6:	468b      	mov	fp, r1
 8005af8:	4649      	mov	r1, r9
 8005afa:	4640      	mov	r0, r8
 8005afc:	f7fb f84c 	bl	8000b98 <__aeabi_d2iz>
 8005b00:	4606      	mov	r6, r0
 8005b02:	f7fa fd2f 	bl	8000564 <__aeabi_i2d>
 8005b06:	4602      	mov	r2, r0
 8005b08:	460b      	mov	r3, r1
 8005b0a:	4640      	mov	r0, r8
 8005b0c:	4649      	mov	r1, r9
 8005b0e:	f7fa fbdb 	bl	80002c8 <__aeabi_dsub>
 8005b12:	3630      	adds	r6, #48	; 0x30
 8005b14:	f805 6b01 	strb.w	r6, [r5], #1
 8005b18:	4652      	mov	r2, sl
 8005b1a:	465b      	mov	r3, fp
 8005b1c:	4680      	mov	r8, r0
 8005b1e:	4689      	mov	r9, r1
 8005b20:	f7fa fffc 	bl	8000b1c <__aeabi_dcmplt>
 8005b24:	2800      	cmp	r0, #0
 8005b26:	d163      	bne.n	8005bf0 <_dtoa_r+0x608>
 8005b28:	4642      	mov	r2, r8
 8005b2a:	464b      	mov	r3, r9
 8005b2c:	4936      	ldr	r1, [pc, #216]	; (8005c08 <_dtoa_r+0x620>)
 8005b2e:	2000      	movs	r0, #0
 8005b30:	f7fa fbca 	bl	80002c8 <__aeabi_dsub>
 8005b34:	4652      	mov	r2, sl
 8005b36:	465b      	mov	r3, fp
 8005b38:	f7fa fff0 	bl	8000b1c <__aeabi_dcmplt>
 8005b3c:	2800      	cmp	r0, #0
 8005b3e:	f040 80b5 	bne.w	8005cac <_dtoa_r+0x6c4>
 8005b42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b44:	429d      	cmp	r5, r3
 8005b46:	d081      	beq.n	8005a4c <_dtoa_r+0x464>
 8005b48:	4b30      	ldr	r3, [pc, #192]	; (8005c0c <_dtoa_r+0x624>)
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	4650      	mov	r0, sl
 8005b4e:	4659      	mov	r1, fp
 8005b50:	f7fa fd72 	bl	8000638 <__aeabi_dmul>
 8005b54:	4b2d      	ldr	r3, [pc, #180]	; (8005c0c <_dtoa_r+0x624>)
 8005b56:	4682      	mov	sl, r0
 8005b58:	468b      	mov	fp, r1
 8005b5a:	4640      	mov	r0, r8
 8005b5c:	4649      	mov	r1, r9
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f7fa fd6a 	bl	8000638 <__aeabi_dmul>
 8005b64:	4680      	mov	r8, r0
 8005b66:	4689      	mov	r9, r1
 8005b68:	e7c6      	b.n	8005af8 <_dtoa_r+0x510>
 8005b6a:	4650      	mov	r0, sl
 8005b6c:	4659      	mov	r1, fp
 8005b6e:	f7fa fd63 	bl	8000638 <__aeabi_dmul>
 8005b72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b74:	9d01      	ldr	r5, [sp, #4]
 8005b76:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b78:	4682      	mov	sl, r0
 8005b7a:	468b      	mov	fp, r1
 8005b7c:	4649      	mov	r1, r9
 8005b7e:	4640      	mov	r0, r8
 8005b80:	f7fb f80a 	bl	8000b98 <__aeabi_d2iz>
 8005b84:	4606      	mov	r6, r0
 8005b86:	f7fa fced 	bl	8000564 <__aeabi_i2d>
 8005b8a:	3630      	adds	r6, #48	; 0x30
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	460b      	mov	r3, r1
 8005b90:	4640      	mov	r0, r8
 8005b92:	4649      	mov	r1, r9
 8005b94:	f7fa fb98 	bl	80002c8 <__aeabi_dsub>
 8005b98:	f805 6b01 	strb.w	r6, [r5], #1
 8005b9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b9e:	429d      	cmp	r5, r3
 8005ba0:	4680      	mov	r8, r0
 8005ba2:	4689      	mov	r9, r1
 8005ba4:	f04f 0200 	mov.w	r2, #0
 8005ba8:	d124      	bne.n	8005bf4 <_dtoa_r+0x60c>
 8005baa:	4b1b      	ldr	r3, [pc, #108]	; (8005c18 <_dtoa_r+0x630>)
 8005bac:	4650      	mov	r0, sl
 8005bae:	4659      	mov	r1, fp
 8005bb0:	f7fa fb8c 	bl	80002cc <__adddf3>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	460b      	mov	r3, r1
 8005bb8:	4640      	mov	r0, r8
 8005bba:	4649      	mov	r1, r9
 8005bbc:	f7fa ffcc 	bl	8000b58 <__aeabi_dcmpgt>
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	d173      	bne.n	8005cac <_dtoa_r+0x6c4>
 8005bc4:	4652      	mov	r2, sl
 8005bc6:	465b      	mov	r3, fp
 8005bc8:	4913      	ldr	r1, [pc, #76]	; (8005c18 <_dtoa_r+0x630>)
 8005bca:	2000      	movs	r0, #0
 8005bcc:	f7fa fb7c 	bl	80002c8 <__aeabi_dsub>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	4640      	mov	r0, r8
 8005bd6:	4649      	mov	r1, r9
 8005bd8:	f7fa ffa0 	bl	8000b1c <__aeabi_dcmplt>
 8005bdc:	2800      	cmp	r0, #0
 8005bde:	f43f af35 	beq.w	8005a4c <_dtoa_r+0x464>
 8005be2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005be4:	1e6b      	subs	r3, r5, #1
 8005be6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005be8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005bec:	2b30      	cmp	r3, #48	; 0x30
 8005bee:	d0f8      	beq.n	8005be2 <_dtoa_r+0x5fa>
 8005bf0:	9700      	str	r7, [sp, #0]
 8005bf2:	e049      	b.n	8005c88 <_dtoa_r+0x6a0>
 8005bf4:	4b05      	ldr	r3, [pc, #20]	; (8005c0c <_dtoa_r+0x624>)
 8005bf6:	f7fa fd1f 	bl	8000638 <__aeabi_dmul>
 8005bfa:	4680      	mov	r8, r0
 8005bfc:	4689      	mov	r9, r1
 8005bfe:	e7bd      	b.n	8005b7c <_dtoa_r+0x594>
 8005c00:	08007ee0 	.word	0x08007ee0
 8005c04:	08007eb8 	.word	0x08007eb8
 8005c08:	3ff00000 	.word	0x3ff00000
 8005c0c:	40240000 	.word	0x40240000
 8005c10:	401c0000 	.word	0x401c0000
 8005c14:	40140000 	.word	0x40140000
 8005c18:	3fe00000 	.word	0x3fe00000
 8005c1c:	9d01      	ldr	r5, [sp, #4]
 8005c1e:	4656      	mov	r6, sl
 8005c20:	465f      	mov	r7, fp
 8005c22:	4642      	mov	r2, r8
 8005c24:	464b      	mov	r3, r9
 8005c26:	4630      	mov	r0, r6
 8005c28:	4639      	mov	r1, r7
 8005c2a:	f7fa fe2f 	bl	800088c <__aeabi_ddiv>
 8005c2e:	f7fa ffb3 	bl	8000b98 <__aeabi_d2iz>
 8005c32:	4682      	mov	sl, r0
 8005c34:	f7fa fc96 	bl	8000564 <__aeabi_i2d>
 8005c38:	4642      	mov	r2, r8
 8005c3a:	464b      	mov	r3, r9
 8005c3c:	f7fa fcfc 	bl	8000638 <__aeabi_dmul>
 8005c40:	4602      	mov	r2, r0
 8005c42:	460b      	mov	r3, r1
 8005c44:	4630      	mov	r0, r6
 8005c46:	4639      	mov	r1, r7
 8005c48:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005c4c:	f7fa fb3c 	bl	80002c8 <__aeabi_dsub>
 8005c50:	f805 6b01 	strb.w	r6, [r5], #1
 8005c54:	9e01      	ldr	r6, [sp, #4]
 8005c56:	9f03      	ldr	r7, [sp, #12]
 8005c58:	1bae      	subs	r6, r5, r6
 8005c5a:	42b7      	cmp	r7, r6
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	460b      	mov	r3, r1
 8005c60:	d135      	bne.n	8005cce <_dtoa_r+0x6e6>
 8005c62:	f7fa fb33 	bl	80002cc <__adddf3>
 8005c66:	4642      	mov	r2, r8
 8005c68:	464b      	mov	r3, r9
 8005c6a:	4606      	mov	r6, r0
 8005c6c:	460f      	mov	r7, r1
 8005c6e:	f7fa ff73 	bl	8000b58 <__aeabi_dcmpgt>
 8005c72:	b9d0      	cbnz	r0, 8005caa <_dtoa_r+0x6c2>
 8005c74:	4642      	mov	r2, r8
 8005c76:	464b      	mov	r3, r9
 8005c78:	4630      	mov	r0, r6
 8005c7a:	4639      	mov	r1, r7
 8005c7c:	f7fa ff44 	bl	8000b08 <__aeabi_dcmpeq>
 8005c80:	b110      	cbz	r0, 8005c88 <_dtoa_r+0x6a0>
 8005c82:	f01a 0f01 	tst.w	sl, #1
 8005c86:	d110      	bne.n	8005caa <_dtoa_r+0x6c2>
 8005c88:	4620      	mov	r0, r4
 8005c8a:	ee18 1a10 	vmov	r1, s16
 8005c8e:	f000 fae9 	bl	8006264 <_Bfree>
 8005c92:	2300      	movs	r3, #0
 8005c94:	9800      	ldr	r0, [sp, #0]
 8005c96:	702b      	strb	r3, [r5, #0]
 8005c98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c9a:	3001      	adds	r0, #1
 8005c9c:	6018      	str	r0, [r3, #0]
 8005c9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	f43f acf1 	beq.w	8005688 <_dtoa_r+0xa0>
 8005ca6:	601d      	str	r5, [r3, #0]
 8005ca8:	e4ee      	b.n	8005688 <_dtoa_r+0xa0>
 8005caa:	9f00      	ldr	r7, [sp, #0]
 8005cac:	462b      	mov	r3, r5
 8005cae:	461d      	mov	r5, r3
 8005cb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cb4:	2a39      	cmp	r2, #57	; 0x39
 8005cb6:	d106      	bne.n	8005cc6 <_dtoa_r+0x6de>
 8005cb8:	9a01      	ldr	r2, [sp, #4]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d1f7      	bne.n	8005cae <_dtoa_r+0x6c6>
 8005cbe:	9901      	ldr	r1, [sp, #4]
 8005cc0:	2230      	movs	r2, #48	; 0x30
 8005cc2:	3701      	adds	r7, #1
 8005cc4:	700a      	strb	r2, [r1, #0]
 8005cc6:	781a      	ldrb	r2, [r3, #0]
 8005cc8:	3201      	adds	r2, #1
 8005cca:	701a      	strb	r2, [r3, #0]
 8005ccc:	e790      	b.n	8005bf0 <_dtoa_r+0x608>
 8005cce:	4ba6      	ldr	r3, [pc, #664]	; (8005f68 <_dtoa_r+0x980>)
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f7fa fcb1 	bl	8000638 <__aeabi_dmul>
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	2300      	movs	r3, #0
 8005cda:	4606      	mov	r6, r0
 8005cdc:	460f      	mov	r7, r1
 8005cde:	f7fa ff13 	bl	8000b08 <__aeabi_dcmpeq>
 8005ce2:	2800      	cmp	r0, #0
 8005ce4:	d09d      	beq.n	8005c22 <_dtoa_r+0x63a>
 8005ce6:	e7cf      	b.n	8005c88 <_dtoa_r+0x6a0>
 8005ce8:	9a08      	ldr	r2, [sp, #32]
 8005cea:	2a00      	cmp	r2, #0
 8005cec:	f000 80d7 	beq.w	8005e9e <_dtoa_r+0x8b6>
 8005cf0:	9a06      	ldr	r2, [sp, #24]
 8005cf2:	2a01      	cmp	r2, #1
 8005cf4:	f300 80ba 	bgt.w	8005e6c <_dtoa_r+0x884>
 8005cf8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005cfa:	2a00      	cmp	r2, #0
 8005cfc:	f000 80b2 	beq.w	8005e64 <_dtoa_r+0x87c>
 8005d00:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005d04:	9e07      	ldr	r6, [sp, #28]
 8005d06:	9d04      	ldr	r5, [sp, #16]
 8005d08:	9a04      	ldr	r2, [sp, #16]
 8005d0a:	441a      	add	r2, r3
 8005d0c:	9204      	str	r2, [sp, #16]
 8005d0e:	9a05      	ldr	r2, [sp, #20]
 8005d10:	2101      	movs	r1, #1
 8005d12:	441a      	add	r2, r3
 8005d14:	4620      	mov	r0, r4
 8005d16:	9205      	str	r2, [sp, #20]
 8005d18:	f000 fb5c 	bl	80063d4 <__i2b>
 8005d1c:	4607      	mov	r7, r0
 8005d1e:	2d00      	cmp	r5, #0
 8005d20:	dd0c      	ble.n	8005d3c <_dtoa_r+0x754>
 8005d22:	9b05      	ldr	r3, [sp, #20]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	dd09      	ble.n	8005d3c <_dtoa_r+0x754>
 8005d28:	42ab      	cmp	r3, r5
 8005d2a:	9a04      	ldr	r2, [sp, #16]
 8005d2c:	bfa8      	it	ge
 8005d2e:	462b      	movge	r3, r5
 8005d30:	1ad2      	subs	r2, r2, r3
 8005d32:	9204      	str	r2, [sp, #16]
 8005d34:	9a05      	ldr	r2, [sp, #20]
 8005d36:	1aed      	subs	r5, r5, r3
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	9305      	str	r3, [sp, #20]
 8005d3c:	9b07      	ldr	r3, [sp, #28]
 8005d3e:	b31b      	cbz	r3, 8005d88 <_dtoa_r+0x7a0>
 8005d40:	9b08      	ldr	r3, [sp, #32]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	f000 80af 	beq.w	8005ea6 <_dtoa_r+0x8be>
 8005d48:	2e00      	cmp	r6, #0
 8005d4a:	dd13      	ble.n	8005d74 <_dtoa_r+0x78c>
 8005d4c:	4639      	mov	r1, r7
 8005d4e:	4632      	mov	r2, r6
 8005d50:	4620      	mov	r0, r4
 8005d52:	f000 fbff 	bl	8006554 <__pow5mult>
 8005d56:	ee18 2a10 	vmov	r2, s16
 8005d5a:	4601      	mov	r1, r0
 8005d5c:	4607      	mov	r7, r0
 8005d5e:	4620      	mov	r0, r4
 8005d60:	f000 fb4e 	bl	8006400 <__multiply>
 8005d64:	ee18 1a10 	vmov	r1, s16
 8005d68:	4680      	mov	r8, r0
 8005d6a:	4620      	mov	r0, r4
 8005d6c:	f000 fa7a 	bl	8006264 <_Bfree>
 8005d70:	ee08 8a10 	vmov	s16, r8
 8005d74:	9b07      	ldr	r3, [sp, #28]
 8005d76:	1b9a      	subs	r2, r3, r6
 8005d78:	d006      	beq.n	8005d88 <_dtoa_r+0x7a0>
 8005d7a:	ee18 1a10 	vmov	r1, s16
 8005d7e:	4620      	mov	r0, r4
 8005d80:	f000 fbe8 	bl	8006554 <__pow5mult>
 8005d84:	ee08 0a10 	vmov	s16, r0
 8005d88:	2101      	movs	r1, #1
 8005d8a:	4620      	mov	r0, r4
 8005d8c:	f000 fb22 	bl	80063d4 <__i2b>
 8005d90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	4606      	mov	r6, r0
 8005d96:	f340 8088 	ble.w	8005eaa <_dtoa_r+0x8c2>
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	4601      	mov	r1, r0
 8005d9e:	4620      	mov	r0, r4
 8005da0:	f000 fbd8 	bl	8006554 <__pow5mult>
 8005da4:	9b06      	ldr	r3, [sp, #24]
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	4606      	mov	r6, r0
 8005daa:	f340 8081 	ble.w	8005eb0 <_dtoa_r+0x8c8>
 8005dae:	f04f 0800 	mov.w	r8, #0
 8005db2:	6933      	ldr	r3, [r6, #16]
 8005db4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005db8:	6918      	ldr	r0, [r3, #16]
 8005dba:	f000 fabb 	bl	8006334 <__hi0bits>
 8005dbe:	f1c0 0020 	rsb	r0, r0, #32
 8005dc2:	9b05      	ldr	r3, [sp, #20]
 8005dc4:	4418      	add	r0, r3
 8005dc6:	f010 001f 	ands.w	r0, r0, #31
 8005dca:	f000 8092 	beq.w	8005ef2 <_dtoa_r+0x90a>
 8005dce:	f1c0 0320 	rsb	r3, r0, #32
 8005dd2:	2b04      	cmp	r3, #4
 8005dd4:	f340 808a 	ble.w	8005eec <_dtoa_r+0x904>
 8005dd8:	f1c0 001c 	rsb	r0, r0, #28
 8005ddc:	9b04      	ldr	r3, [sp, #16]
 8005dde:	4403      	add	r3, r0
 8005de0:	9304      	str	r3, [sp, #16]
 8005de2:	9b05      	ldr	r3, [sp, #20]
 8005de4:	4403      	add	r3, r0
 8005de6:	4405      	add	r5, r0
 8005de8:	9305      	str	r3, [sp, #20]
 8005dea:	9b04      	ldr	r3, [sp, #16]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	dd07      	ble.n	8005e00 <_dtoa_r+0x818>
 8005df0:	ee18 1a10 	vmov	r1, s16
 8005df4:	461a      	mov	r2, r3
 8005df6:	4620      	mov	r0, r4
 8005df8:	f000 fc06 	bl	8006608 <__lshift>
 8005dfc:	ee08 0a10 	vmov	s16, r0
 8005e00:	9b05      	ldr	r3, [sp, #20]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	dd05      	ble.n	8005e12 <_dtoa_r+0x82a>
 8005e06:	4631      	mov	r1, r6
 8005e08:	461a      	mov	r2, r3
 8005e0a:	4620      	mov	r0, r4
 8005e0c:	f000 fbfc 	bl	8006608 <__lshift>
 8005e10:	4606      	mov	r6, r0
 8005e12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d06e      	beq.n	8005ef6 <_dtoa_r+0x90e>
 8005e18:	ee18 0a10 	vmov	r0, s16
 8005e1c:	4631      	mov	r1, r6
 8005e1e:	f000 fc63 	bl	80066e8 <__mcmp>
 8005e22:	2800      	cmp	r0, #0
 8005e24:	da67      	bge.n	8005ef6 <_dtoa_r+0x90e>
 8005e26:	9b00      	ldr	r3, [sp, #0]
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	ee18 1a10 	vmov	r1, s16
 8005e2e:	9300      	str	r3, [sp, #0]
 8005e30:	220a      	movs	r2, #10
 8005e32:	2300      	movs	r3, #0
 8005e34:	4620      	mov	r0, r4
 8005e36:	f000 fa37 	bl	80062a8 <__multadd>
 8005e3a:	9b08      	ldr	r3, [sp, #32]
 8005e3c:	ee08 0a10 	vmov	s16, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f000 81b1 	beq.w	80061a8 <_dtoa_r+0xbc0>
 8005e46:	2300      	movs	r3, #0
 8005e48:	4639      	mov	r1, r7
 8005e4a:	220a      	movs	r2, #10
 8005e4c:	4620      	mov	r0, r4
 8005e4e:	f000 fa2b 	bl	80062a8 <__multadd>
 8005e52:	9b02      	ldr	r3, [sp, #8]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	4607      	mov	r7, r0
 8005e58:	f300 808e 	bgt.w	8005f78 <_dtoa_r+0x990>
 8005e5c:	9b06      	ldr	r3, [sp, #24]
 8005e5e:	2b02      	cmp	r3, #2
 8005e60:	dc51      	bgt.n	8005f06 <_dtoa_r+0x91e>
 8005e62:	e089      	b.n	8005f78 <_dtoa_r+0x990>
 8005e64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005e66:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005e6a:	e74b      	b.n	8005d04 <_dtoa_r+0x71c>
 8005e6c:	9b03      	ldr	r3, [sp, #12]
 8005e6e:	1e5e      	subs	r6, r3, #1
 8005e70:	9b07      	ldr	r3, [sp, #28]
 8005e72:	42b3      	cmp	r3, r6
 8005e74:	bfbf      	itttt	lt
 8005e76:	9b07      	ldrlt	r3, [sp, #28]
 8005e78:	9607      	strlt	r6, [sp, #28]
 8005e7a:	1af2      	sublt	r2, r6, r3
 8005e7c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005e7e:	bfb6      	itet	lt
 8005e80:	189b      	addlt	r3, r3, r2
 8005e82:	1b9e      	subge	r6, r3, r6
 8005e84:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005e86:	9b03      	ldr	r3, [sp, #12]
 8005e88:	bfb8      	it	lt
 8005e8a:	2600      	movlt	r6, #0
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	bfb7      	itett	lt
 8005e90:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005e94:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005e98:	1a9d      	sublt	r5, r3, r2
 8005e9a:	2300      	movlt	r3, #0
 8005e9c:	e734      	b.n	8005d08 <_dtoa_r+0x720>
 8005e9e:	9e07      	ldr	r6, [sp, #28]
 8005ea0:	9d04      	ldr	r5, [sp, #16]
 8005ea2:	9f08      	ldr	r7, [sp, #32]
 8005ea4:	e73b      	b.n	8005d1e <_dtoa_r+0x736>
 8005ea6:	9a07      	ldr	r2, [sp, #28]
 8005ea8:	e767      	b.n	8005d7a <_dtoa_r+0x792>
 8005eaa:	9b06      	ldr	r3, [sp, #24]
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	dc18      	bgt.n	8005ee2 <_dtoa_r+0x8fa>
 8005eb0:	f1ba 0f00 	cmp.w	sl, #0
 8005eb4:	d115      	bne.n	8005ee2 <_dtoa_r+0x8fa>
 8005eb6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005eba:	b993      	cbnz	r3, 8005ee2 <_dtoa_r+0x8fa>
 8005ebc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005ec0:	0d1b      	lsrs	r3, r3, #20
 8005ec2:	051b      	lsls	r3, r3, #20
 8005ec4:	b183      	cbz	r3, 8005ee8 <_dtoa_r+0x900>
 8005ec6:	9b04      	ldr	r3, [sp, #16]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	9304      	str	r3, [sp, #16]
 8005ecc:	9b05      	ldr	r3, [sp, #20]
 8005ece:	3301      	adds	r3, #1
 8005ed0:	9305      	str	r3, [sp, #20]
 8005ed2:	f04f 0801 	mov.w	r8, #1
 8005ed6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	f47f af6a 	bne.w	8005db2 <_dtoa_r+0x7ca>
 8005ede:	2001      	movs	r0, #1
 8005ee0:	e76f      	b.n	8005dc2 <_dtoa_r+0x7da>
 8005ee2:	f04f 0800 	mov.w	r8, #0
 8005ee6:	e7f6      	b.n	8005ed6 <_dtoa_r+0x8ee>
 8005ee8:	4698      	mov	r8, r3
 8005eea:	e7f4      	b.n	8005ed6 <_dtoa_r+0x8ee>
 8005eec:	f43f af7d 	beq.w	8005dea <_dtoa_r+0x802>
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	301c      	adds	r0, #28
 8005ef4:	e772      	b.n	8005ddc <_dtoa_r+0x7f4>
 8005ef6:	9b03      	ldr	r3, [sp, #12]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	dc37      	bgt.n	8005f6c <_dtoa_r+0x984>
 8005efc:	9b06      	ldr	r3, [sp, #24]
 8005efe:	2b02      	cmp	r3, #2
 8005f00:	dd34      	ble.n	8005f6c <_dtoa_r+0x984>
 8005f02:	9b03      	ldr	r3, [sp, #12]
 8005f04:	9302      	str	r3, [sp, #8]
 8005f06:	9b02      	ldr	r3, [sp, #8]
 8005f08:	b96b      	cbnz	r3, 8005f26 <_dtoa_r+0x93e>
 8005f0a:	4631      	mov	r1, r6
 8005f0c:	2205      	movs	r2, #5
 8005f0e:	4620      	mov	r0, r4
 8005f10:	f000 f9ca 	bl	80062a8 <__multadd>
 8005f14:	4601      	mov	r1, r0
 8005f16:	4606      	mov	r6, r0
 8005f18:	ee18 0a10 	vmov	r0, s16
 8005f1c:	f000 fbe4 	bl	80066e8 <__mcmp>
 8005f20:	2800      	cmp	r0, #0
 8005f22:	f73f adbb 	bgt.w	8005a9c <_dtoa_r+0x4b4>
 8005f26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f28:	9d01      	ldr	r5, [sp, #4]
 8005f2a:	43db      	mvns	r3, r3
 8005f2c:	9300      	str	r3, [sp, #0]
 8005f2e:	f04f 0800 	mov.w	r8, #0
 8005f32:	4631      	mov	r1, r6
 8005f34:	4620      	mov	r0, r4
 8005f36:	f000 f995 	bl	8006264 <_Bfree>
 8005f3a:	2f00      	cmp	r7, #0
 8005f3c:	f43f aea4 	beq.w	8005c88 <_dtoa_r+0x6a0>
 8005f40:	f1b8 0f00 	cmp.w	r8, #0
 8005f44:	d005      	beq.n	8005f52 <_dtoa_r+0x96a>
 8005f46:	45b8      	cmp	r8, r7
 8005f48:	d003      	beq.n	8005f52 <_dtoa_r+0x96a>
 8005f4a:	4641      	mov	r1, r8
 8005f4c:	4620      	mov	r0, r4
 8005f4e:	f000 f989 	bl	8006264 <_Bfree>
 8005f52:	4639      	mov	r1, r7
 8005f54:	4620      	mov	r0, r4
 8005f56:	f000 f985 	bl	8006264 <_Bfree>
 8005f5a:	e695      	b.n	8005c88 <_dtoa_r+0x6a0>
 8005f5c:	2600      	movs	r6, #0
 8005f5e:	4637      	mov	r7, r6
 8005f60:	e7e1      	b.n	8005f26 <_dtoa_r+0x93e>
 8005f62:	9700      	str	r7, [sp, #0]
 8005f64:	4637      	mov	r7, r6
 8005f66:	e599      	b.n	8005a9c <_dtoa_r+0x4b4>
 8005f68:	40240000 	.word	0x40240000
 8005f6c:	9b08      	ldr	r3, [sp, #32]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	f000 80ca 	beq.w	8006108 <_dtoa_r+0xb20>
 8005f74:	9b03      	ldr	r3, [sp, #12]
 8005f76:	9302      	str	r3, [sp, #8]
 8005f78:	2d00      	cmp	r5, #0
 8005f7a:	dd05      	ble.n	8005f88 <_dtoa_r+0x9a0>
 8005f7c:	4639      	mov	r1, r7
 8005f7e:	462a      	mov	r2, r5
 8005f80:	4620      	mov	r0, r4
 8005f82:	f000 fb41 	bl	8006608 <__lshift>
 8005f86:	4607      	mov	r7, r0
 8005f88:	f1b8 0f00 	cmp.w	r8, #0
 8005f8c:	d05b      	beq.n	8006046 <_dtoa_r+0xa5e>
 8005f8e:	6879      	ldr	r1, [r7, #4]
 8005f90:	4620      	mov	r0, r4
 8005f92:	f000 f927 	bl	80061e4 <_Balloc>
 8005f96:	4605      	mov	r5, r0
 8005f98:	b928      	cbnz	r0, 8005fa6 <_dtoa_r+0x9be>
 8005f9a:	4b87      	ldr	r3, [pc, #540]	; (80061b8 <_dtoa_r+0xbd0>)
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005fa2:	f7ff bb3b 	b.w	800561c <_dtoa_r+0x34>
 8005fa6:	693a      	ldr	r2, [r7, #16]
 8005fa8:	3202      	adds	r2, #2
 8005faa:	0092      	lsls	r2, r2, #2
 8005fac:	f107 010c 	add.w	r1, r7, #12
 8005fb0:	300c      	adds	r0, #12
 8005fb2:	f7fe fcfb 	bl	80049ac <memcpy>
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	4629      	mov	r1, r5
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f000 fb24 	bl	8006608 <__lshift>
 8005fc0:	9b01      	ldr	r3, [sp, #4]
 8005fc2:	f103 0901 	add.w	r9, r3, #1
 8005fc6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8005fca:	4413      	add	r3, r2
 8005fcc:	9305      	str	r3, [sp, #20]
 8005fce:	f00a 0301 	and.w	r3, sl, #1
 8005fd2:	46b8      	mov	r8, r7
 8005fd4:	9304      	str	r3, [sp, #16]
 8005fd6:	4607      	mov	r7, r0
 8005fd8:	4631      	mov	r1, r6
 8005fda:	ee18 0a10 	vmov	r0, s16
 8005fde:	f7ff fa75 	bl	80054cc <quorem>
 8005fe2:	4641      	mov	r1, r8
 8005fe4:	9002      	str	r0, [sp, #8]
 8005fe6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005fea:	ee18 0a10 	vmov	r0, s16
 8005fee:	f000 fb7b 	bl	80066e8 <__mcmp>
 8005ff2:	463a      	mov	r2, r7
 8005ff4:	9003      	str	r0, [sp, #12]
 8005ff6:	4631      	mov	r1, r6
 8005ff8:	4620      	mov	r0, r4
 8005ffa:	f000 fb91 	bl	8006720 <__mdiff>
 8005ffe:	68c2      	ldr	r2, [r0, #12]
 8006000:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8006004:	4605      	mov	r5, r0
 8006006:	bb02      	cbnz	r2, 800604a <_dtoa_r+0xa62>
 8006008:	4601      	mov	r1, r0
 800600a:	ee18 0a10 	vmov	r0, s16
 800600e:	f000 fb6b 	bl	80066e8 <__mcmp>
 8006012:	4602      	mov	r2, r0
 8006014:	4629      	mov	r1, r5
 8006016:	4620      	mov	r0, r4
 8006018:	9207      	str	r2, [sp, #28]
 800601a:	f000 f923 	bl	8006264 <_Bfree>
 800601e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006022:	ea43 0102 	orr.w	r1, r3, r2
 8006026:	9b04      	ldr	r3, [sp, #16]
 8006028:	430b      	orrs	r3, r1
 800602a:	464d      	mov	r5, r9
 800602c:	d10f      	bne.n	800604e <_dtoa_r+0xa66>
 800602e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006032:	d02a      	beq.n	800608a <_dtoa_r+0xaa2>
 8006034:	9b03      	ldr	r3, [sp, #12]
 8006036:	2b00      	cmp	r3, #0
 8006038:	dd02      	ble.n	8006040 <_dtoa_r+0xa58>
 800603a:	9b02      	ldr	r3, [sp, #8]
 800603c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006040:	f88b a000 	strb.w	sl, [fp]
 8006044:	e775      	b.n	8005f32 <_dtoa_r+0x94a>
 8006046:	4638      	mov	r0, r7
 8006048:	e7ba      	b.n	8005fc0 <_dtoa_r+0x9d8>
 800604a:	2201      	movs	r2, #1
 800604c:	e7e2      	b.n	8006014 <_dtoa_r+0xa2c>
 800604e:	9b03      	ldr	r3, [sp, #12]
 8006050:	2b00      	cmp	r3, #0
 8006052:	db04      	blt.n	800605e <_dtoa_r+0xa76>
 8006054:	9906      	ldr	r1, [sp, #24]
 8006056:	430b      	orrs	r3, r1
 8006058:	9904      	ldr	r1, [sp, #16]
 800605a:	430b      	orrs	r3, r1
 800605c:	d122      	bne.n	80060a4 <_dtoa_r+0xabc>
 800605e:	2a00      	cmp	r2, #0
 8006060:	ddee      	ble.n	8006040 <_dtoa_r+0xa58>
 8006062:	ee18 1a10 	vmov	r1, s16
 8006066:	2201      	movs	r2, #1
 8006068:	4620      	mov	r0, r4
 800606a:	f000 facd 	bl	8006608 <__lshift>
 800606e:	4631      	mov	r1, r6
 8006070:	ee08 0a10 	vmov	s16, r0
 8006074:	f000 fb38 	bl	80066e8 <__mcmp>
 8006078:	2800      	cmp	r0, #0
 800607a:	dc03      	bgt.n	8006084 <_dtoa_r+0xa9c>
 800607c:	d1e0      	bne.n	8006040 <_dtoa_r+0xa58>
 800607e:	f01a 0f01 	tst.w	sl, #1
 8006082:	d0dd      	beq.n	8006040 <_dtoa_r+0xa58>
 8006084:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006088:	d1d7      	bne.n	800603a <_dtoa_r+0xa52>
 800608a:	2339      	movs	r3, #57	; 0x39
 800608c:	f88b 3000 	strb.w	r3, [fp]
 8006090:	462b      	mov	r3, r5
 8006092:	461d      	mov	r5, r3
 8006094:	3b01      	subs	r3, #1
 8006096:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800609a:	2a39      	cmp	r2, #57	; 0x39
 800609c:	d071      	beq.n	8006182 <_dtoa_r+0xb9a>
 800609e:	3201      	adds	r2, #1
 80060a0:	701a      	strb	r2, [r3, #0]
 80060a2:	e746      	b.n	8005f32 <_dtoa_r+0x94a>
 80060a4:	2a00      	cmp	r2, #0
 80060a6:	dd07      	ble.n	80060b8 <_dtoa_r+0xad0>
 80060a8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80060ac:	d0ed      	beq.n	800608a <_dtoa_r+0xaa2>
 80060ae:	f10a 0301 	add.w	r3, sl, #1
 80060b2:	f88b 3000 	strb.w	r3, [fp]
 80060b6:	e73c      	b.n	8005f32 <_dtoa_r+0x94a>
 80060b8:	9b05      	ldr	r3, [sp, #20]
 80060ba:	f809 ac01 	strb.w	sl, [r9, #-1]
 80060be:	4599      	cmp	r9, r3
 80060c0:	d047      	beq.n	8006152 <_dtoa_r+0xb6a>
 80060c2:	ee18 1a10 	vmov	r1, s16
 80060c6:	2300      	movs	r3, #0
 80060c8:	220a      	movs	r2, #10
 80060ca:	4620      	mov	r0, r4
 80060cc:	f000 f8ec 	bl	80062a8 <__multadd>
 80060d0:	45b8      	cmp	r8, r7
 80060d2:	ee08 0a10 	vmov	s16, r0
 80060d6:	f04f 0300 	mov.w	r3, #0
 80060da:	f04f 020a 	mov.w	r2, #10
 80060de:	4641      	mov	r1, r8
 80060e0:	4620      	mov	r0, r4
 80060e2:	d106      	bne.n	80060f2 <_dtoa_r+0xb0a>
 80060e4:	f000 f8e0 	bl	80062a8 <__multadd>
 80060e8:	4680      	mov	r8, r0
 80060ea:	4607      	mov	r7, r0
 80060ec:	f109 0901 	add.w	r9, r9, #1
 80060f0:	e772      	b.n	8005fd8 <_dtoa_r+0x9f0>
 80060f2:	f000 f8d9 	bl	80062a8 <__multadd>
 80060f6:	4639      	mov	r1, r7
 80060f8:	4680      	mov	r8, r0
 80060fa:	2300      	movs	r3, #0
 80060fc:	220a      	movs	r2, #10
 80060fe:	4620      	mov	r0, r4
 8006100:	f000 f8d2 	bl	80062a8 <__multadd>
 8006104:	4607      	mov	r7, r0
 8006106:	e7f1      	b.n	80060ec <_dtoa_r+0xb04>
 8006108:	9b03      	ldr	r3, [sp, #12]
 800610a:	9302      	str	r3, [sp, #8]
 800610c:	9d01      	ldr	r5, [sp, #4]
 800610e:	ee18 0a10 	vmov	r0, s16
 8006112:	4631      	mov	r1, r6
 8006114:	f7ff f9da 	bl	80054cc <quorem>
 8006118:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800611c:	9b01      	ldr	r3, [sp, #4]
 800611e:	f805 ab01 	strb.w	sl, [r5], #1
 8006122:	1aea      	subs	r2, r5, r3
 8006124:	9b02      	ldr	r3, [sp, #8]
 8006126:	4293      	cmp	r3, r2
 8006128:	dd09      	ble.n	800613e <_dtoa_r+0xb56>
 800612a:	ee18 1a10 	vmov	r1, s16
 800612e:	2300      	movs	r3, #0
 8006130:	220a      	movs	r2, #10
 8006132:	4620      	mov	r0, r4
 8006134:	f000 f8b8 	bl	80062a8 <__multadd>
 8006138:	ee08 0a10 	vmov	s16, r0
 800613c:	e7e7      	b.n	800610e <_dtoa_r+0xb26>
 800613e:	9b02      	ldr	r3, [sp, #8]
 8006140:	2b00      	cmp	r3, #0
 8006142:	bfc8      	it	gt
 8006144:	461d      	movgt	r5, r3
 8006146:	9b01      	ldr	r3, [sp, #4]
 8006148:	bfd8      	it	le
 800614a:	2501      	movle	r5, #1
 800614c:	441d      	add	r5, r3
 800614e:	f04f 0800 	mov.w	r8, #0
 8006152:	ee18 1a10 	vmov	r1, s16
 8006156:	2201      	movs	r2, #1
 8006158:	4620      	mov	r0, r4
 800615a:	f000 fa55 	bl	8006608 <__lshift>
 800615e:	4631      	mov	r1, r6
 8006160:	ee08 0a10 	vmov	s16, r0
 8006164:	f000 fac0 	bl	80066e8 <__mcmp>
 8006168:	2800      	cmp	r0, #0
 800616a:	dc91      	bgt.n	8006090 <_dtoa_r+0xaa8>
 800616c:	d102      	bne.n	8006174 <_dtoa_r+0xb8c>
 800616e:	f01a 0f01 	tst.w	sl, #1
 8006172:	d18d      	bne.n	8006090 <_dtoa_r+0xaa8>
 8006174:	462b      	mov	r3, r5
 8006176:	461d      	mov	r5, r3
 8006178:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800617c:	2a30      	cmp	r2, #48	; 0x30
 800617e:	d0fa      	beq.n	8006176 <_dtoa_r+0xb8e>
 8006180:	e6d7      	b.n	8005f32 <_dtoa_r+0x94a>
 8006182:	9a01      	ldr	r2, [sp, #4]
 8006184:	429a      	cmp	r2, r3
 8006186:	d184      	bne.n	8006092 <_dtoa_r+0xaaa>
 8006188:	9b00      	ldr	r3, [sp, #0]
 800618a:	3301      	adds	r3, #1
 800618c:	9300      	str	r3, [sp, #0]
 800618e:	2331      	movs	r3, #49	; 0x31
 8006190:	7013      	strb	r3, [r2, #0]
 8006192:	e6ce      	b.n	8005f32 <_dtoa_r+0x94a>
 8006194:	4b09      	ldr	r3, [pc, #36]	; (80061bc <_dtoa_r+0xbd4>)
 8006196:	f7ff ba95 	b.w	80056c4 <_dtoa_r+0xdc>
 800619a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800619c:	2b00      	cmp	r3, #0
 800619e:	f47f aa6e 	bne.w	800567e <_dtoa_r+0x96>
 80061a2:	4b07      	ldr	r3, [pc, #28]	; (80061c0 <_dtoa_r+0xbd8>)
 80061a4:	f7ff ba8e 	b.w	80056c4 <_dtoa_r+0xdc>
 80061a8:	9b02      	ldr	r3, [sp, #8]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	dcae      	bgt.n	800610c <_dtoa_r+0xb24>
 80061ae:	9b06      	ldr	r3, [sp, #24]
 80061b0:	2b02      	cmp	r3, #2
 80061b2:	f73f aea8 	bgt.w	8005f06 <_dtoa_r+0x91e>
 80061b6:	e7a9      	b.n	800610c <_dtoa_r+0xb24>
 80061b8:	08007e4b 	.word	0x08007e4b
 80061bc:	08007da8 	.word	0x08007da8
 80061c0:	08007dcc 	.word	0x08007dcc

080061c4 <_localeconv_r>:
 80061c4:	4800      	ldr	r0, [pc, #0]	; (80061c8 <_localeconv_r+0x4>)
 80061c6:	4770      	bx	lr
 80061c8:	20000738 	.word	0x20000738

080061cc <__malloc_lock>:
 80061cc:	4801      	ldr	r0, [pc, #4]	; (80061d4 <__malloc_lock+0x8>)
 80061ce:	f000 bd5e 	b.w	8006c8e <__retarget_lock_acquire_recursive>
 80061d2:	bf00      	nop
 80061d4:	200008f4 	.word	0x200008f4

080061d8 <__malloc_unlock>:
 80061d8:	4801      	ldr	r0, [pc, #4]	; (80061e0 <__malloc_unlock+0x8>)
 80061da:	f000 bd59 	b.w	8006c90 <__retarget_lock_release_recursive>
 80061de:	bf00      	nop
 80061e0:	200008f4 	.word	0x200008f4

080061e4 <_Balloc>:
 80061e4:	b570      	push	{r4, r5, r6, lr}
 80061e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80061e8:	4604      	mov	r4, r0
 80061ea:	460d      	mov	r5, r1
 80061ec:	b976      	cbnz	r6, 800620c <_Balloc+0x28>
 80061ee:	2010      	movs	r0, #16
 80061f0:	f7fe fbd4 	bl	800499c <malloc>
 80061f4:	4602      	mov	r2, r0
 80061f6:	6260      	str	r0, [r4, #36]	; 0x24
 80061f8:	b920      	cbnz	r0, 8006204 <_Balloc+0x20>
 80061fa:	4b18      	ldr	r3, [pc, #96]	; (800625c <_Balloc+0x78>)
 80061fc:	4818      	ldr	r0, [pc, #96]	; (8006260 <_Balloc+0x7c>)
 80061fe:	2166      	movs	r1, #102	; 0x66
 8006200:	f000 fd14 	bl	8006c2c <__assert_func>
 8006204:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006208:	6006      	str	r6, [r0, #0]
 800620a:	60c6      	str	r6, [r0, #12]
 800620c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800620e:	68f3      	ldr	r3, [r6, #12]
 8006210:	b183      	cbz	r3, 8006234 <_Balloc+0x50>
 8006212:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800621a:	b9b8      	cbnz	r0, 800624c <_Balloc+0x68>
 800621c:	2101      	movs	r1, #1
 800621e:	fa01 f605 	lsl.w	r6, r1, r5
 8006222:	1d72      	adds	r2, r6, #5
 8006224:	0092      	lsls	r2, r2, #2
 8006226:	4620      	mov	r0, r4
 8006228:	f000 fb60 	bl	80068ec <_calloc_r>
 800622c:	b160      	cbz	r0, 8006248 <_Balloc+0x64>
 800622e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006232:	e00e      	b.n	8006252 <_Balloc+0x6e>
 8006234:	2221      	movs	r2, #33	; 0x21
 8006236:	2104      	movs	r1, #4
 8006238:	4620      	mov	r0, r4
 800623a:	f000 fb57 	bl	80068ec <_calloc_r>
 800623e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006240:	60f0      	str	r0, [r6, #12]
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d1e4      	bne.n	8006212 <_Balloc+0x2e>
 8006248:	2000      	movs	r0, #0
 800624a:	bd70      	pop	{r4, r5, r6, pc}
 800624c:	6802      	ldr	r2, [r0, #0]
 800624e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006252:	2300      	movs	r3, #0
 8006254:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006258:	e7f7      	b.n	800624a <_Balloc+0x66>
 800625a:	bf00      	nop
 800625c:	08007dd9 	.word	0x08007dd9
 8006260:	08007e5c 	.word	0x08007e5c

08006264 <_Bfree>:
 8006264:	b570      	push	{r4, r5, r6, lr}
 8006266:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006268:	4605      	mov	r5, r0
 800626a:	460c      	mov	r4, r1
 800626c:	b976      	cbnz	r6, 800628c <_Bfree+0x28>
 800626e:	2010      	movs	r0, #16
 8006270:	f7fe fb94 	bl	800499c <malloc>
 8006274:	4602      	mov	r2, r0
 8006276:	6268      	str	r0, [r5, #36]	; 0x24
 8006278:	b920      	cbnz	r0, 8006284 <_Bfree+0x20>
 800627a:	4b09      	ldr	r3, [pc, #36]	; (80062a0 <_Bfree+0x3c>)
 800627c:	4809      	ldr	r0, [pc, #36]	; (80062a4 <_Bfree+0x40>)
 800627e:	218a      	movs	r1, #138	; 0x8a
 8006280:	f000 fcd4 	bl	8006c2c <__assert_func>
 8006284:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006288:	6006      	str	r6, [r0, #0]
 800628a:	60c6      	str	r6, [r0, #12]
 800628c:	b13c      	cbz	r4, 800629e <_Bfree+0x3a>
 800628e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006290:	6862      	ldr	r2, [r4, #4]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006298:	6021      	str	r1, [r4, #0]
 800629a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800629e:	bd70      	pop	{r4, r5, r6, pc}
 80062a0:	08007dd9 	.word	0x08007dd9
 80062a4:	08007e5c 	.word	0x08007e5c

080062a8 <__multadd>:
 80062a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062ac:	690d      	ldr	r5, [r1, #16]
 80062ae:	4607      	mov	r7, r0
 80062b0:	460c      	mov	r4, r1
 80062b2:	461e      	mov	r6, r3
 80062b4:	f101 0c14 	add.w	ip, r1, #20
 80062b8:	2000      	movs	r0, #0
 80062ba:	f8dc 3000 	ldr.w	r3, [ip]
 80062be:	b299      	uxth	r1, r3
 80062c0:	fb02 6101 	mla	r1, r2, r1, r6
 80062c4:	0c1e      	lsrs	r6, r3, #16
 80062c6:	0c0b      	lsrs	r3, r1, #16
 80062c8:	fb02 3306 	mla	r3, r2, r6, r3
 80062cc:	b289      	uxth	r1, r1
 80062ce:	3001      	adds	r0, #1
 80062d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80062d4:	4285      	cmp	r5, r0
 80062d6:	f84c 1b04 	str.w	r1, [ip], #4
 80062da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80062de:	dcec      	bgt.n	80062ba <__multadd+0x12>
 80062e0:	b30e      	cbz	r6, 8006326 <__multadd+0x7e>
 80062e2:	68a3      	ldr	r3, [r4, #8]
 80062e4:	42ab      	cmp	r3, r5
 80062e6:	dc19      	bgt.n	800631c <__multadd+0x74>
 80062e8:	6861      	ldr	r1, [r4, #4]
 80062ea:	4638      	mov	r0, r7
 80062ec:	3101      	adds	r1, #1
 80062ee:	f7ff ff79 	bl	80061e4 <_Balloc>
 80062f2:	4680      	mov	r8, r0
 80062f4:	b928      	cbnz	r0, 8006302 <__multadd+0x5a>
 80062f6:	4602      	mov	r2, r0
 80062f8:	4b0c      	ldr	r3, [pc, #48]	; (800632c <__multadd+0x84>)
 80062fa:	480d      	ldr	r0, [pc, #52]	; (8006330 <__multadd+0x88>)
 80062fc:	21b5      	movs	r1, #181	; 0xb5
 80062fe:	f000 fc95 	bl	8006c2c <__assert_func>
 8006302:	6922      	ldr	r2, [r4, #16]
 8006304:	3202      	adds	r2, #2
 8006306:	f104 010c 	add.w	r1, r4, #12
 800630a:	0092      	lsls	r2, r2, #2
 800630c:	300c      	adds	r0, #12
 800630e:	f7fe fb4d 	bl	80049ac <memcpy>
 8006312:	4621      	mov	r1, r4
 8006314:	4638      	mov	r0, r7
 8006316:	f7ff ffa5 	bl	8006264 <_Bfree>
 800631a:	4644      	mov	r4, r8
 800631c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006320:	3501      	adds	r5, #1
 8006322:	615e      	str	r6, [r3, #20]
 8006324:	6125      	str	r5, [r4, #16]
 8006326:	4620      	mov	r0, r4
 8006328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800632c:	08007e4b 	.word	0x08007e4b
 8006330:	08007e5c 	.word	0x08007e5c

08006334 <__hi0bits>:
 8006334:	0c03      	lsrs	r3, r0, #16
 8006336:	041b      	lsls	r3, r3, #16
 8006338:	b9d3      	cbnz	r3, 8006370 <__hi0bits+0x3c>
 800633a:	0400      	lsls	r0, r0, #16
 800633c:	2310      	movs	r3, #16
 800633e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006342:	bf04      	itt	eq
 8006344:	0200      	lsleq	r0, r0, #8
 8006346:	3308      	addeq	r3, #8
 8006348:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800634c:	bf04      	itt	eq
 800634e:	0100      	lsleq	r0, r0, #4
 8006350:	3304      	addeq	r3, #4
 8006352:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006356:	bf04      	itt	eq
 8006358:	0080      	lsleq	r0, r0, #2
 800635a:	3302      	addeq	r3, #2
 800635c:	2800      	cmp	r0, #0
 800635e:	db05      	blt.n	800636c <__hi0bits+0x38>
 8006360:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006364:	f103 0301 	add.w	r3, r3, #1
 8006368:	bf08      	it	eq
 800636a:	2320      	moveq	r3, #32
 800636c:	4618      	mov	r0, r3
 800636e:	4770      	bx	lr
 8006370:	2300      	movs	r3, #0
 8006372:	e7e4      	b.n	800633e <__hi0bits+0xa>

08006374 <__lo0bits>:
 8006374:	6803      	ldr	r3, [r0, #0]
 8006376:	f013 0207 	ands.w	r2, r3, #7
 800637a:	4601      	mov	r1, r0
 800637c:	d00b      	beq.n	8006396 <__lo0bits+0x22>
 800637e:	07da      	lsls	r2, r3, #31
 8006380:	d423      	bmi.n	80063ca <__lo0bits+0x56>
 8006382:	0798      	lsls	r0, r3, #30
 8006384:	bf49      	itett	mi
 8006386:	085b      	lsrmi	r3, r3, #1
 8006388:	089b      	lsrpl	r3, r3, #2
 800638a:	2001      	movmi	r0, #1
 800638c:	600b      	strmi	r3, [r1, #0]
 800638e:	bf5c      	itt	pl
 8006390:	600b      	strpl	r3, [r1, #0]
 8006392:	2002      	movpl	r0, #2
 8006394:	4770      	bx	lr
 8006396:	b298      	uxth	r0, r3
 8006398:	b9a8      	cbnz	r0, 80063c6 <__lo0bits+0x52>
 800639a:	0c1b      	lsrs	r3, r3, #16
 800639c:	2010      	movs	r0, #16
 800639e:	b2da      	uxtb	r2, r3
 80063a0:	b90a      	cbnz	r2, 80063a6 <__lo0bits+0x32>
 80063a2:	3008      	adds	r0, #8
 80063a4:	0a1b      	lsrs	r3, r3, #8
 80063a6:	071a      	lsls	r2, r3, #28
 80063a8:	bf04      	itt	eq
 80063aa:	091b      	lsreq	r3, r3, #4
 80063ac:	3004      	addeq	r0, #4
 80063ae:	079a      	lsls	r2, r3, #30
 80063b0:	bf04      	itt	eq
 80063b2:	089b      	lsreq	r3, r3, #2
 80063b4:	3002      	addeq	r0, #2
 80063b6:	07da      	lsls	r2, r3, #31
 80063b8:	d403      	bmi.n	80063c2 <__lo0bits+0x4e>
 80063ba:	085b      	lsrs	r3, r3, #1
 80063bc:	f100 0001 	add.w	r0, r0, #1
 80063c0:	d005      	beq.n	80063ce <__lo0bits+0x5a>
 80063c2:	600b      	str	r3, [r1, #0]
 80063c4:	4770      	bx	lr
 80063c6:	4610      	mov	r0, r2
 80063c8:	e7e9      	b.n	800639e <__lo0bits+0x2a>
 80063ca:	2000      	movs	r0, #0
 80063cc:	4770      	bx	lr
 80063ce:	2020      	movs	r0, #32
 80063d0:	4770      	bx	lr
	...

080063d4 <__i2b>:
 80063d4:	b510      	push	{r4, lr}
 80063d6:	460c      	mov	r4, r1
 80063d8:	2101      	movs	r1, #1
 80063da:	f7ff ff03 	bl	80061e4 <_Balloc>
 80063de:	4602      	mov	r2, r0
 80063e0:	b928      	cbnz	r0, 80063ee <__i2b+0x1a>
 80063e2:	4b05      	ldr	r3, [pc, #20]	; (80063f8 <__i2b+0x24>)
 80063e4:	4805      	ldr	r0, [pc, #20]	; (80063fc <__i2b+0x28>)
 80063e6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80063ea:	f000 fc1f 	bl	8006c2c <__assert_func>
 80063ee:	2301      	movs	r3, #1
 80063f0:	6144      	str	r4, [r0, #20]
 80063f2:	6103      	str	r3, [r0, #16]
 80063f4:	bd10      	pop	{r4, pc}
 80063f6:	bf00      	nop
 80063f8:	08007e4b 	.word	0x08007e4b
 80063fc:	08007e5c 	.word	0x08007e5c

08006400 <__multiply>:
 8006400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006404:	4691      	mov	r9, r2
 8006406:	690a      	ldr	r2, [r1, #16]
 8006408:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800640c:	429a      	cmp	r2, r3
 800640e:	bfb8      	it	lt
 8006410:	460b      	movlt	r3, r1
 8006412:	460c      	mov	r4, r1
 8006414:	bfbc      	itt	lt
 8006416:	464c      	movlt	r4, r9
 8006418:	4699      	movlt	r9, r3
 800641a:	6927      	ldr	r7, [r4, #16]
 800641c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006420:	68a3      	ldr	r3, [r4, #8]
 8006422:	6861      	ldr	r1, [r4, #4]
 8006424:	eb07 060a 	add.w	r6, r7, sl
 8006428:	42b3      	cmp	r3, r6
 800642a:	b085      	sub	sp, #20
 800642c:	bfb8      	it	lt
 800642e:	3101      	addlt	r1, #1
 8006430:	f7ff fed8 	bl	80061e4 <_Balloc>
 8006434:	b930      	cbnz	r0, 8006444 <__multiply+0x44>
 8006436:	4602      	mov	r2, r0
 8006438:	4b44      	ldr	r3, [pc, #272]	; (800654c <__multiply+0x14c>)
 800643a:	4845      	ldr	r0, [pc, #276]	; (8006550 <__multiply+0x150>)
 800643c:	f240 115d 	movw	r1, #349	; 0x15d
 8006440:	f000 fbf4 	bl	8006c2c <__assert_func>
 8006444:	f100 0514 	add.w	r5, r0, #20
 8006448:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800644c:	462b      	mov	r3, r5
 800644e:	2200      	movs	r2, #0
 8006450:	4543      	cmp	r3, r8
 8006452:	d321      	bcc.n	8006498 <__multiply+0x98>
 8006454:	f104 0314 	add.w	r3, r4, #20
 8006458:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800645c:	f109 0314 	add.w	r3, r9, #20
 8006460:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006464:	9202      	str	r2, [sp, #8]
 8006466:	1b3a      	subs	r2, r7, r4
 8006468:	3a15      	subs	r2, #21
 800646a:	f022 0203 	bic.w	r2, r2, #3
 800646e:	3204      	adds	r2, #4
 8006470:	f104 0115 	add.w	r1, r4, #21
 8006474:	428f      	cmp	r7, r1
 8006476:	bf38      	it	cc
 8006478:	2204      	movcc	r2, #4
 800647a:	9201      	str	r2, [sp, #4]
 800647c:	9a02      	ldr	r2, [sp, #8]
 800647e:	9303      	str	r3, [sp, #12]
 8006480:	429a      	cmp	r2, r3
 8006482:	d80c      	bhi.n	800649e <__multiply+0x9e>
 8006484:	2e00      	cmp	r6, #0
 8006486:	dd03      	ble.n	8006490 <__multiply+0x90>
 8006488:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800648c:	2b00      	cmp	r3, #0
 800648e:	d05a      	beq.n	8006546 <__multiply+0x146>
 8006490:	6106      	str	r6, [r0, #16]
 8006492:	b005      	add	sp, #20
 8006494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006498:	f843 2b04 	str.w	r2, [r3], #4
 800649c:	e7d8      	b.n	8006450 <__multiply+0x50>
 800649e:	f8b3 a000 	ldrh.w	sl, [r3]
 80064a2:	f1ba 0f00 	cmp.w	sl, #0
 80064a6:	d024      	beq.n	80064f2 <__multiply+0xf2>
 80064a8:	f104 0e14 	add.w	lr, r4, #20
 80064ac:	46a9      	mov	r9, r5
 80064ae:	f04f 0c00 	mov.w	ip, #0
 80064b2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80064b6:	f8d9 1000 	ldr.w	r1, [r9]
 80064ba:	fa1f fb82 	uxth.w	fp, r2
 80064be:	b289      	uxth	r1, r1
 80064c0:	fb0a 110b 	mla	r1, sl, fp, r1
 80064c4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80064c8:	f8d9 2000 	ldr.w	r2, [r9]
 80064cc:	4461      	add	r1, ip
 80064ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80064d2:	fb0a c20b 	mla	r2, sl, fp, ip
 80064d6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80064da:	b289      	uxth	r1, r1
 80064dc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80064e0:	4577      	cmp	r7, lr
 80064e2:	f849 1b04 	str.w	r1, [r9], #4
 80064e6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80064ea:	d8e2      	bhi.n	80064b2 <__multiply+0xb2>
 80064ec:	9a01      	ldr	r2, [sp, #4]
 80064ee:	f845 c002 	str.w	ip, [r5, r2]
 80064f2:	9a03      	ldr	r2, [sp, #12]
 80064f4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80064f8:	3304      	adds	r3, #4
 80064fa:	f1b9 0f00 	cmp.w	r9, #0
 80064fe:	d020      	beq.n	8006542 <__multiply+0x142>
 8006500:	6829      	ldr	r1, [r5, #0]
 8006502:	f104 0c14 	add.w	ip, r4, #20
 8006506:	46ae      	mov	lr, r5
 8006508:	f04f 0a00 	mov.w	sl, #0
 800650c:	f8bc b000 	ldrh.w	fp, [ip]
 8006510:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006514:	fb09 220b 	mla	r2, r9, fp, r2
 8006518:	4492      	add	sl, r2
 800651a:	b289      	uxth	r1, r1
 800651c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006520:	f84e 1b04 	str.w	r1, [lr], #4
 8006524:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006528:	f8be 1000 	ldrh.w	r1, [lr]
 800652c:	0c12      	lsrs	r2, r2, #16
 800652e:	fb09 1102 	mla	r1, r9, r2, r1
 8006532:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006536:	4567      	cmp	r7, ip
 8006538:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800653c:	d8e6      	bhi.n	800650c <__multiply+0x10c>
 800653e:	9a01      	ldr	r2, [sp, #4]
 8006540:	50a9      	str	r1, [r5, r2]
 8006542:	3504      	adds	r5, #4
 8006544:	e79a      	b.n	800647c <__multiply+0x7c>
 8006546:	3e01      	subs	r6, #1
 8006548:	e79c      	b.n	8006484 <__multiply+0x84>
 800654a:	bf00      	nop
 800654c:	08007e4b 	.word	0x08007e4b
 8006550:	08007e5c 	.word	0x08007e5c

08006554 <__pow5mult>:
 8006554:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006558:	4615      	mov	r5, r2
 800655a:	f012 0203 	ands.w	r2, r2, #3
 800655e:	4606      	mov	r6, r0
 8006560:	460f      	mov	r7, r1
 8006562:	d007      	beq.n	8006574 <__pow5mult+0x20>
 8006564:	4c25      	ldr	r4, [pc, #148]	; (80065fc <__pow5mult+0xa8>)
 8006566:	3a01      	subs	r2, #1
 8006568:	2300      	movs	r3, #0
 800656a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800656e:	f7ff fe9b 	bl	80062a8 <__multadd>
 8006572:	4607      	mov	r7, r0
 8006574:	10ad      	asrs	r5, r5, #2
 8006576:	d03d      	beq.n	80065f4 <__pow5mult+0xa0>
 8006578:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800657a:	b97c      	cbnz	r4, 800659c <__pow5mult+0x48>
 800657c:	2010      	movs	r0, #16
 800657e:	f7fe fa0d 	bl	800499c <malloc>
 8006582:	4602      	mov	r2, r0
 8006584:	6270      	str	r0, [r6, #36]	; 0x24
 8006586:	b928      	cbnz	r0, 8006594 <__pow5mult+0x40>
 8006588:	4b1d      	ldr	r3, [pc, #116]	; (8006600 <__pow5mult+0xac>)
 800658a:	481e      	ldr	r0, [pc, #120]	; (8006604 <__pow5mult+0xb0>)
 800658c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006590:	f000 fb4c 	bl	8006c2c <__assert_func>
 8006594:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006598:	6004      	str	r4, [r0, #0]
 800659a:	60c4      	str	r4, [r0, #12]
 800659c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80065a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80065a4:	b94c      	cbnz	r4, 80065ba <__pow5mult+0x66>
 80065a6:	f240 2171 	movw	r1, #625	; 0x271
 80065aa:	4630      	mov	r0, r6
 80065ac:	f7ff ff12 	bl	80063d4 <__i2b>
 80065b0:	2300      	movs	r3, #0
 80065b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80065b6:	4604      	mov	r4, r0
 80065b8:	6003      	str	r3, [r0, #0]
 80065ba:	f04f 0900 	mov.w	r9, #0
 80065be:	07eb      	lsls	r3, r5, #31
 80065c0:	d50a      	bpl.n	80065d8 <__pow5mult+0x84>
 80065c2:	4639      	mov	r1, r7
 80065c4:	4622      	mov	r2, r4
 80065c6:	4630      	mov	r0, r6
 80065c8:	f7ff ff1a 	bl	8006400 <__multiply>
 80065cc:	4639      	mov	r1, r7
 80065ce:	4680      	mov	r8, r0
 80065d0:	4630      	mov	r0, r6
 80065d2:	f7ff fe47 	bl	8006264 <_Bfree>
 80065d6:	4647      	mov	r7, r8
 80065d8:	106d      	asrs	r5, r5, #1
 80065da:	d00b      	beq.n	80065f4 <__pow5mult+0xa0>
 80065dc:	6820      	ldr	r0, [r4, #0]
 80065de:	b938      	cbnz	r0, 80065f0 <__pow5mult+0x9c>
 80065e0:	4622      	mov	r2, r4
 80065e2:	4621      	mov	r1, r4
 80065e4:	4630      	mov	r0, r6
 80065e6:	f7ff ff0b 	bl	8006400 <__multiply>
 80065ea:	6020      	str	r0, [r4, #0]
 80065ec:	f8c0 9000 	str.w	r9, [r0]
 80065f0:	4604      	mov	r4, r0
 80065f2:	e7e4      	b.n	80065be <__pow5mult+0x6a>
 80065f4:	4638      	mov	r0, r7
 80065f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065fa:	bf00      	nop
 80065fc:	08007fa8 	.word	0x08007fa8
 8006600:	08007dd9 	.word	0x08007dd9
 8006604:	08007e5c 	.word	0x08007e5c

08006608 <__lshift>:
 8006608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800660c:	460c      	mov	r4, r1
 800660e:	6849      	ldr	r1, [r1, #4]
 8006610:	6923      	ldr	r3, [r4, #16]
 8006612:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006616:	68a3      	ldr	r3, [r4, #8]
 8006618:	4607      	mov	r7, r0
 800661a:	4691      	mov	r9, r2
 800661c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006620:	f108 0601 	add.w	r6, r8, #1
 8006624:	42b3      	cmp	r3, r6
 8006626:	db0b      	blt.n	8006640 <__lshift+0x38>
 8006628:	4638      	mov	r0, r7
 800662a:	f7ff fddb 	bl	80061e4 <_Balloc>
 800662e:	4605      	mov	r5, r0
 8006630:	b948      	cbnz	r0, 8006646 <__lshift+0x3e>
 8006632:	4602      	mov	r2, r0
 8006634:	4b2a      	ldr	r3, [pc, #168]	; (80066e0 <__lshift+0xd8>)
 8006636:	482b      	ldr	r0, [pc, #172]	; (80066e4 <__lshift+0xdc>)
 8006638:	f240 11d9 	movw	r1, #473	; 0x1d9
 800663c:	f000 faf6 	bl	8006c2c <__assert_func>
 8006640:	3101      	adds	r1, #1
 8006642:	005b      	lsls	r3, r3, #1
 8006644:	e7ee      	b.n	8006624 <__lshift+0x1c>
 8006646:	2300      	movs	r3, #0
 8006648:	f100 0114 	add.w	r1, r0, #20
 800664c:	f100 0210 	add.w	r2, r0, #16
 8006650:	4618      	mov	r0, r3
 8006652:	4553      	cmp	r3, sl
 8006654:	db37      	blt.n	80066c6 <__lshift+0xbe>
 8006656:	6920      	ldr	r0, [r4, #16]
 8006658:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800665c:	f104 0314 	add.w	r3, r4, #20
 8006660:	f019 091f 	ands.w	r9, r9, #31
 8006664:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006668:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800666c:	d02f      	beq.n	80066ce <__lshift+0xc6>
 800666e:	f1c9 0e20 	rsb	lr, r9, #32
 8006672:	468a      	mov	sl, r1
 8006674:	f04f 0c00 	mov.w	ip, #0
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	fa02 f209 	lsl.w	r2, r2, r9
 800667e:	ea42 020c 	orr.w	r2, r2, ip
 8006682:	f84a 2b04 	str.w	r2, [sl], #4
 8006686:	f853 2b04 	ldr.w	r2, [r3], #4
 800668a:	4298      	cmp	r0, r3
 800668c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006690:	d8f2      	bhi.n	8006678 <__lshift+0x70>
 8006692:	1b03      	subs	r3, r0, r4
 8006694:	3b15      	subs	r3, #21
 8006696:	f023 0303 	bic.w	r3, r3, #3
 800669a:	3304      	adds	r3, #4
 800669c:	f104 0215 	add.w	r2, r4, #21
 80066a0:	4290      	cmp	r0, r2
 80066a2:	bf38      	it	cc
 80066a4:	2304      	movcc	r3, #4
 80066a6:	f841 c003 	str.w	ip, [r1, r3]
 80066aa:	f1bc 0f00 	cmp.w	ip, #0
 80066ae:	d001      	beq.n	80066b4 <__lshift+0xac>
 80066b0:	f108 0602 	add.w	r6, r8, #2
 80066b4:	3e01      	subs	r6, #1
 80066b6:	4638      	mov	r0, r7
 80066b8:	612e      	str	r6, [r5, #16]
 80066ba:	4621      	mov	r1, r4
 80066bc:	f7ff fdd2 	bl	8006264 <_Bfree>
 80066c0:	4628      	mov	r0, r5
 80066c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80066ca:	3301      	adds	r3, #1
 80066cc:	e7c1      	b.n	8006652 <__lshift+0x4a>
 80066ce:	3904      	subs	r1, #4
 80066d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80066d4:	f841 2f04 	str.w	r2, [r1, #4]!
 80066d8:	4298      	cmp	r0, r3
 80066da:	d8f9      	bhi.n	80066d0 <__lshift+0xc8>
 80066dc:	e7ea      	b.n	80066b4 <__lshift+0xac>
 80066de:	bf00      	nop
 80066e0:	08007e4b 	.word	0x08007e4b
 80066e4:	08007e5c 	.word	0x08007e5c

080066e8 <__mcmp>:
 80066e8:	b530      	push	{r4, r5, lr}
 80066ea:	6902      	ldr	r2, [r0, #16]
 80066ec:	690c      	ldr	r4, [r1, #16]
 80066ee:	1b12      	subs	r2, r2, r4
 80066f0:	d10e      	bne.n	8006710 <__mcmp+0x28>
 80066f2:	f100 0314 	add.w	r3, r0, #20
 80066f6:	3114      	adds	r1, #20
 80066f8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80066fc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006700:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006704:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006708:	42a5      	cmp	r5, r4
 800670a:	d003      	beq.n	8006714 <__mcmp+0x2c>
 800670c:	d305      	bcc.n	800671a <__mcmp+0x32>
 800670e:	2201      	movs	r2, #1
 8006710:	4610      	mov	r0, r2
 8006712:	bd30      	pop	{r4, r5, pc}
 8006714:	4283      	cmp	r3, r0
 8006716:	d3f3      	bcc.n	8006700 <__mcmp+0x18>
 8006718:	e7fa      	b.n	8006710 <__mcmp+0x28>
 800671a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800671e:	e7f7      	b.n	8006710 <__mcmp+0x28>

08006720 <__mdiff>:
 8006720:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006724:	460c      	mov	r4, r1
 8006726:	4606      	mov	r6, r0
 8006728:	4611      	mov	r1, r2
 800672a:	4620      	mov	r0, r4
 800672c:	4690      	mov	r8, r2
 800672e:	f7ff ffdb 	bl	80066e8 <__mcmp>
 8006732:	1e05      	subs	r5, r0, #0
 8006734:	d110      	bne.n	8006758 <__mdiff+0x38>
 8006736:	4629      	mov	r1, r5
 8006738:	4630      	mov	r0, r6
 800673a:	f7ff fd53 	bl	80061e4 <_Balloc>
 800673e:	b930      	cbnz	r0, 800674e <__mdiff+0x2e>
 8006740:	4b3a      	ldr	r3, [pc, #232]	; (800682c <__mdiff+0x10c>)
 8006742:	4602      	mov	r2, r0
 8006744:	f240 2132 	movw	r1, #562	; 0x232
 8006748:	4839      	ldr	r0, [pc, #228]	; (8006830 <__mdiff+0x110>)
 800674a:	f000 fa6f 	bl	8006c2c <__assert_func>
 800674e:	2301      	movs	r3, #1
 8006750:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006754:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006758:	bfa4      	itt	ge
 800675a:	4643      	movge	r3, r8
 800675c:	46a0      	movge	r8, r4
 800675e:	4630      	mov	r0, r6
 8006760:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006764:	bfa6      	itte	ge
 8006766:	461c      	movge	r4, r3
 8006768:	2500      	movge	r5, #0
 800676a:	2501      	movlt	r5, #1
 800676c:	f7ff fd3a 	bl	80061e4 <_Balloc>
 8006770:	b920      	cbnz	r0, 800677c <__mdiff+0x5c>
 8006772:	4b2e      	ldr	r3, [pc, #184]	; (800682c <__mdiff+0x10c>)
 8006774:	4602      	mov	r2, r0
 8006776:	f44f 7110 	mov.w	r1, #576	; 0x240
 800677a:	e7e5      	b.n	8006748 <__mdiff+0x28>
 800677c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006780:	6926      	ldr	r6, [r4, #16]
 8006782:	60c5      	str	r5, [r0, #12]
 8006784:	f104 0914 	add.w	r9, r4, #20
 8006788:	f108 0514 	add.w	r5, r8, #20
 800678c:	f100 0e14 	add.w	lr, r0, #20
 8006790:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006794:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006798:	f108 0210 	add.w	r2, r8, #16
 800679c:	46f2      	mov	sl, lr
 800679e:	2100      	movs	r1, #0
 80067a0:	f859 3b04 	ldr.w	r3, [r9], #4
 80067a4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80067a8:	fa1f f883 	uxth.w	r8, r3
 80067ac:	fa11 f18b 	uxtah	r1, r1, fp
 80067b0:	0c1b      	lsrs	r3, r3, #16
 80067b2:	eba1 0808 	sub.w	r8, r1, r8
 80067b6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80067ba:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80067be:	fa1f f888 	uxth.w	r8, r8
 80067c2:	1419      	asrs	r1, r3, #16
 80067c4:	454e      	cmp	r6, r9
 80067c6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80067ca:	f84a 3b04 	str.w	r3, [sl], #4
 80067ce:	d8e7      	bhi.n	80067a0 <__mdiff+0x80>
 80067d0:	1b33      	subs	r3, r6, r4
 80067d2:	3b15      	subs	r3, #21
 80067d4:	f023 0303 	bic.w	r3, r3, #3
 80067d8:	3304      	adds	r3, #4
 80067da:	3415      	adds	r4, #21
 80067dc:	42a6      	cmp	r6, r4
 80067de:	bf38      	it	cc
 80067e0:	2304      	movcc	r3, #4
 80067e2:	441d      	add	r5, r3
 80067e4:	4473      	add	r3, lr
 80067e6:	469e      	mov	lr, r3
 80067e8:	462e      	mov	r6, r5
 80067ea:	4566      	cmp	r6, ip
 80067ec:	d30e      	bcc.n	800680c <__mdiff+0xec>
 80067ee:	f10c 0203 	add.w	r2, ip, #3
 80067f2:	1b52      	subs	r2, r2, r5
 80067f4:	f022 0203 	bic.w	r2, r2, #3
 80067f8:	3d03      	subs	r5, #3
 80067fa:	45ac      	cmp	ip, r5
 80067fc:	bf38      	it	cc
 80067fe:	2200      	movcc	r2, #0
 8006800:	441a      	add	r2, r3
 8006802:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006806:	b17b      	cbz	r3, 8006828 <__mdiff+0x108>
 8006808:	6107      	str	r7, [r0, #16]
 800680a:	e7a3      	b.n	8006754 <__mdiff+0x34>
 800680c:	f856 8b04 	ldr.w	r8, [r6], #4
 8006810:	fa11 f288 	uxtah	r2, r1, r8
 8006814:	1414      	asrs	r4, r2, #16
 8006816:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800681a:	b292      	uxth	r2, r2
 800681c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006820:	f84e 2b04 	str.w	r2, [lr], #4
 8006824:	1421      	asrs	r1, r4, #16
 8006826:	e7e0      	b.n	80067ea <__mdiff+0xca>
 8006828:	3f01      	subs	r7, #1
 800682a:	e7ea      	b.n	8006802 <__mdiff+0xe2>
 800682c:	08007e4b 	.word	0x08007e4b
 8006830:	08007e5c 	.word	0x08007e5c

08006834 <__d2b>:
 8006834:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006838:	4689      	mov	r9, r1
 800683a:	2101      	movs	r1, #1
 800683c:	ec57 6b10 	vmov	r6, r7, d0
 8006840:	4690      	mov	r8, r2
 8006842:	f7ff fccf 	bl	80061e4 <_Balloc>
 8006846:	4604      	mov	r4, r0
 8006848:	b930      	cbnz	r0, 8006858 <__d2b+0x24>
 800684a:	4602      	mov	r2, r0
 800684c:	4b25      	ldr	r3, [pc, #148]	; (80068e4 <__d2b+0xb0>)
 800684e:	4826      	ldr	r0, [pc, #152]	; (80068e8 <__d2b+0xb4>)
 8006850:	f240 310a 	movw	r1, #778	; 0x30a
 8006854:	f000 f9ea 	bl	8006c2c <__assert_func>
 8006858:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800685c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006860:	bb35      	cbnz	r5, 80068b0 <__d2b+0x7c>
 8006862:	2e00      	cmp	r6, #0
 8006864:	9301      	str	r3, [sp, #4]
 8006866:	d028      	beq.n	80068ba <__d2b+0x86>
 8006868:	4668      	mov	r0, sp
 800686a:	9600      	str	r6, [sp, #0]
 800686c:	f7ff fd82 	bl	8006374 <__lo0bits>
 8006870:	9900      	ldr	r1, [sp, #0]
 8006872:	b300      	cbz	r0, 80068b6 <__d2b+0x82>
 8006874:	9a01      	ldr	r2, [sp, #4]
 8006876:	f1c0 0320 	rsb	r3, r0, #32
 800687a:	fa02 f303 	lsl.w	r3, r2, r3
 800687e:	430b      	orrs	r3, r1
 8006880:	40c2      	lsrs	r2, r0
 8006882:	6163      	str	r3, [r4, #20]
 8006884:	9201      	str	r2, [sp, #4]
 8006886:	9b01      	ldr	r3, [sp, #4]
 8006888:	61a3      	str	r3, [r4, #24]
 800688a:	2b00      	cmp	r3, #0
 800688c:	bf14      	ite	ne
 800688e:	2202      	movne	r2, #2
 8006890:	2201      	moveq	r2, #1
 8006892:	6122      	str	r2, [r4, #16]
 8006894:	b1d5      	cbz	r5, 80068cc <__d2b+0x98>
 8006896:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800689a:	4405      	add	r5, r0
 800689c:	f8c9 5000 	str.w	r5, [r9]
 80068a0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80068a4:	f8c8 0000 	str.w	r0, [r8]
 80068a8:	4620      	mov	r0, r4
 80068aa:	b003      	add	sp, #12
 80068ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80068b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80068b4:	e7d5      	b.n	8006862 <__d2b+0x2e>
 80068b6:	6161      	str	r1, [r4, #20]
 80068b8:	e7e5      	b.n	8006886 <__d2b+0x52>
 80068ba:	a801      	add	r0, sp, #4
 80068bc:	f7ff fd5a 	bl	8006374 <__lo0bits>
 80068c0:	9b01      	ldr	r3, [sp, #4]
 80068c2:	6163      	str	r3, [r4, #20]
 80068c4:	2201      	movs	r2, #1
 80068c6:	6122      	str	r2, [r4, #16]
 80068c8:	3020      	adds	r0, #32
 80068ca:	e7e3      	b.n	8006894 <__d2b+0x60>
 80068cc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80068d0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80068d4:	f8c9 0000 	str.w	r0, [r9]
 80068d8:	6918      	ldr	r0, [r3, #16]
 80068da:	f7ff fd2b 	bl	8006334 <__hi0bits>
 80068de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80068e2:	e7df      	b.n	80068a4 <__d2b+0x70>
 80068e4:	08007e4b 	.word	0x08007e4b
 80068e8:	08007e5c 	.word	0x08007e5c

080068ec <_calloc_r>:
 80068ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80068ee:	fba1 2402 	umull	r2, r4, r1, r2
 80068f2:	b94c      	cbnz	r4, 8006908 <_calloc_r+0x1c>
 80068f4:	4611      	mov	r1, r2
 80068f6:	9201      	str	r2, [sp, #4]
 80068f8:	f7fe f8da 	bl	8004ab0 <_malloc_r>
 80068fc:	9a01      	ldr	r2, [sp, #4]
 80068fe:	4605      	mov	r5, r0
 8006900:	b930      	cbnz	r0, 8006910 <_calloc_r+0x24>
 8006902:	4628      	mov	r0, r5
 8006904:	b003      	add	sp, #12
 8006906:	bd30      	pop	{r4, r5, pc}
 8006908:	220c      	movs	r2, #12
 800690a:	6002      	str	r2, [r0, #0]
 800690c:	2500      	movs	r5, #0
 800690e:	e7f8      	b.n	8006902 <_calloc_r+0x16>
 8006910:	4621      	mov	r1, r4
 8006912:	f7fe f859 	bl	80049c8 <memset>
 8006916:	e7f4      	b.n	8006902 <_calloc_r+0x16>

08006918 <_realloc_r>:
 8006918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800691c:	4680      	mov	r8, r0
 800691e:	4614      	mov	r4, r2
 8006920:	460e      	mov	r6, r1
 8006922:	b921      	cbnz	r1, 800692e <_realloc_r+0x16>
 8006924:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006928:	4611      	mov	r1, r2
 800692a:	f7fe b8c1 	b.w	8004ab0 <_malloc_r>
 800692e:	b92a      	cbnz	r2, 800693c <_realloc_r+0x24>
 8006930:	f7fe f852 	bl	80049d8 <_free_r>
 8006934:	4625      	mov	r5, r4
 8006936:	4628      	mov	r0, r5
 8006938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800693c:	f000 f9d5 	bl	8006cea <_malloc_usable_size_r>
 8006940:	4284      	cmp	r4, r0
 8006942:	4607      	mov	r7, r0
 8006944:	d802      	bhi.n	800694c <_realloc_r+0x34>
 8006946:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800694a:	d812      	bhi.n	8006972 <_realloc_r+0x5a>
 800694c:	4621      	mov	r1, r4
 800694e:	4640      	mov	r0, r8
 8006950:	f7fe f8ae 	bl	8004ab0 <_malloc_r>
 8006954:	4605      	mov	r5, r0
 8006956:	2800      	cmp	r0, #0
 8006958:	d0ed      	beq.n	8006936 <_realloc_r+0x1e>
 800695a:	42bc      	cmp	r4, r7
 800695c:	4622      	mov	r2, r4
 800695e:	4631      	mov	r1, r6
 8006960:	bf28      	it	cs
 8006962:	463a      	movcs	r2, r7
 8006964:	f7fe f822 	bl	80049ac <memcpy>
 8006968:	4631      	mov	r1, r6
 800696a:	4640      	mov	r0, r8
 800696c:	f7fe f834 	bl	80049d8 <_free_r>
 8006970:	e7e1      	b.n	8006936 <_realloc_r+0x1e>
 8006972:	4635      	mov	r5, r6
 8006974:	e7df      	b.n	8006936 <_realloc_r+0x1e>

08006976 <__ssputs_r>:
 8006976:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800697a:	688e      	ldr	r6, [r1, #8]
 800697c:	429e      	cmp	r6, r3
 800697e:	4682      	mov	sl, r0
 8006980:	460c      	mov	r4, r1
 8006982:	4690      	mov	r8, r2
 8006984:	461f      	mov	r7, r3
 8006986:	d838      	bhi.n	80069fa <__ssputs_r+0x84>
 8006988:	898a      	ldrh	r2, [r1, #12]
 800698a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800698e:	d032      	beq.n	80069f6 <__ssputs_r+0x80>
 8006990:	6825      	ldr	r5, [r4, #0]
 8006992:	6909      	ldr	r1, [r1, #16]
 8006994:	eba5 0901 	sub.w	r9, r5, r1
 8006998:	6965      	ldr	r5, [r4, #20]
 800699a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800699e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80069a2:	3301      	adds	r3, #1
 80069a4:	444b      	add	r3, r9
 80069a6:	106d      	asrs	r5, r5, #1
 80069a8:	429d      	cmp	r5, r3
 80069aa:	bf38      	it	cc
 80069ac:	461d      	movcc	r5, r3
 80069ae:	0553      	lsls	r3, r2, #21
 80069b0:	d531      	bpl.n	8006a16 <__ssputs_r+0xa0>
 80069b2:	4629      	mov	r1, r5
 80069b4:	f7fe f87c 	bl	8004ab0 <_malloc_r>
 80069b8:	4606      	mov	r6, r0
 80069ba:	b950      	cbnz	r0, 80069d2 <__ssputs_r+0x5c>
 80069bc:	230c      	movs	r3, #12
 80069be:	f8ca 3000 	str.w	r3, [sl]
 80069c2:	89a3      	ldrh	r3, [r4, #12]
 80069c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069c8:	81a3      	strh	r3, [r4, #12]
 80069ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80069ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069d2:	6921      	ldr	r1, [r4, #16]
 80069d4:	464a      	mov	r2, r9
 80069d6:	f7fd ffe9 	bl	80049ac <memcpy>
 80069da:	89a3      	ldrh	r3, [r4, #12]
 80069dc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80069e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069e4:	81a3      	strh	r3, [r4, #12]
 80069e6:	6126      	str	r6, [r4, #16]
 80069e8:	6165      	str	r5, [r4, #20]
 80069ea:	444e      	add	r6, r9
 80069ec:	eba5 0509 	sub.w	r5, r5, r9
 80069f0:	6026      	str	r6, [r4, #0]
 80069f2:	60a5      	str	r5, [r4, #8]
 80069f4:	463e      	mov	r6, r7
 80069f6:	42be      	cmp	r6, r7
 80069f8:	d900      	bls.n	80069fc <__ssputs_r+0x86>
 80069fa:	463e      	mov	r6, r7
 80069fc:	6820      	ldr	r0, [r4, #0]
 80069fe:	4632      	mov	r2, r6
 8006a00:	4641      	mov	r1, r8
 8006a02:	f000 f958 	bl	8006cb6 <memmove>
 8006a06:	68a3      	ldr	r3, [r4, #8]
 8006a08:	1b9b      	subs	r3, r3, r6
 8006a0a:	60a3      	str	r3, [r4, #8]
 8006a0c:	6823      	ldr	r3, [r4, #0]
 8006a0e:	4433      	add	r3, r6
 8006a10:	6023      	str	r3, [r4, #0]
 8006a12:	2000      	movs	r0, #0
 8006a14:	e7db      	b.n	80069ce <__ssputs_r+0x58>
 8006a16:	462a      	mov	r2, r5
 8006a18:	f7ff ff7e 	bl	8006918 <_realloc_r>
 8006a1c:	4606      	mov	r6, r0
 8006a1e:	2800      	cmp	r0, #0
 8006a20:	d1e1      	bne.n	80069e6 <__ssputs_r+0x70>
 8006a22:	6921      	ldr	r1, [r4, #16]
 8006a24:	4650      	mov	r0, sl
 8006a26:	f7fd ffd7 	bl	80049d8 <_free_r>
 8006a2a:	e7c7      	b.n	80069bc <__ssputs_r+0x46>

08006a2c <_svfiprintf_r>:
 8006a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a30:	4698      	mov	r8, r3
 8006a32:	898b      	ldrh	r3, [r1, #12]
 8006a34:	061b      	lsls	r3, r3, #24
 8006a36:	b09d      	sub	sp, #116	; 0x74
 8006a38:	4607      	mov	r7, r0
 8006a3a:	460d      	mov	r5, r1
 8006a3c:	4614      	mov	r4, r2
 8006a3e:	d50e      	bpl.n	8006a5e <_svfiprintf_r+0x32>
 8006a40:	690b      	ldr	r3, [r1, #16]
 8006a42:	b963      	cbnz	r3, 8006a5e <_svfiprintf_r+0x32>
 8006a44:	2140      	movs	r1, #64	; 0x40
 8006a46:	f7fe f833 	bl	8004ab0 <_malloc_r>
 8006a4a:	6028      	str	r0, [r5, #0]
 8006a4c:	6128      	str	r0, [r5, #16]
 8006a4e:	b920      	cbnz	r0, 8006a5a <_svfiprintf_r+0x2e>
 8006a50:	230c      	movs	r3, #12
 8006a52:	603b      	str	r3, [r7, #0]
 8006a54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a58:	e0d1      	b.n	8006bfe <_svfiprintf_r+0x1d2>
 8006a5a:	2340      	movs	r3, #64	; 0x40
 8006a5c:	616b      	str	r3, [r5, #20]
 8006a5e:	2300      	movs	r3, #0
 8006a60:	9309      	str	r3, [sp, #36]	; 0x24
 8006a62:	2320      	movs	r3, #32
 8006a64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006a68:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a6c:	2330      	movs	r3, #48	; 0x30
 8006a6e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006c18 <_svfiprintf_r+0x1ec>
 8006a72:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a76:	f04f 0901 	mov.w	r9, #1
 8006a7a:	4623      	mov	r3, r4
 8006a7c:	469a      	mov	sl, r3
 8006a7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a82:	b10a      	cbz	r2, 8006a88 <_svfiprintf_r+0x5c>
 8006a84:	2a25      	cmp	r2, #37	; 0x25
 8006a86:	d1f9      	bne.n	8006a7c <_svfiprintf_r+0x50>
 8006a88:	ebba 0b04 	subs.w	fp, sl, r4
 8006a8c:	d00b      	beq.n	8006aa6 <_svfiprintf_r+0x7a>
 8006a8e:	465b      	mov	r3, fp
 8006a90:	4622      	mov	r2, r4
 8006a92:	4629      	mov	r1, r5
 8006a94:	4638      	mov	r0, r7
 8006a96:	f7ff ff6e 	bl	8006976 <__ssputs_r>
 8006a9a:	3001      	adds	r0, #1
 8006a9c:	f000 80aa 	beq.w	8006bf4 <_svfiprintf_r+0x1c8>
 8006aa0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006aa2:	445a      	add	r2, fp
 8006aa4:	9209      	str	r2, [sp, #36]	; 0x24
 8006aa6:	f89a 3000 	ldrb.w	r3, [sl]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f000 80a2 	beq.w	8006bf4 <_svfiprintf_r+0x1c8>
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006ab6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006aba:	f10a 0a01 	add.w	sl, sl, #1
 8006abe:	9304      	str	r3, [sp, #16]
 8006ac0:	9307      	str	r3, [sp, #28]
 8006ac2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ac6:	931a      	str	r3, [sp, #104]	; 0x68
 8006ac8:	4654      	mov	r4, sl
 8006aca:	2205      	movs	r2, #5
 8006acc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ad0:	4851      	ldr	r0, [pc, #324]	; (8006c18 <_svfiprintf_r+0x1ec>)
 8006ad2:	f7f9 fba5 	bl	8000220 <memchr>
 8006ad6:	9a04      	ldr	r2, [sp, #16]
 8006ad8:	b9d8      	cbnz	r0, 8006b12 <_svfiprintf_r+0xe6>
 8006ada:	06d0      	lsls	r0, r2, #27
 8006adc:	bf44      	itt	mi
 8006ade:	2320      	movmi	r3, #32
 8006ae0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ae4:	0711      	lsls	r1, r2, #28
 8006ae6:	bf44      	itt	mi
 8006ae8:	232b      	movmi	r3, #43	; 0x2b
 8006aea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006aee:	f89a 3000 	ldrb.w	r3, [sl]
 8006af2:	2b2a      	cmp	r3, #42	; 0x2a
 8006af4:	d015      	beq.n	8006b22 <_svfiprintf_r+0xf6>
 8006af6:	9a07      	ldr	r2, [sp, #28]
 8006af8:	4654      	mov	r4, sl
 8006afa:	2000      	movs	r0, #0
 8006afc:	f04f 0c0a 	mov.w	ip, #10
 8006b00:	4621      	mov	r1, r4
 8006b02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b06:	3b30      	subs	r3, #48	; 0x30
 8006b08:	2b09      	cmp	r3, #9
 8006b0a:	d94e      	bls.n	8006baa <_svfiprintf_r+0x17e>
 8006b0c:	b1b0      	cbz	r0, 8006b3c <_svfiprintf_r+0x110>
 8006b0e:	9207      	str	r2, [sp, #28]
 8006b10:	e014      	b.n	8006b3c <_svfiprintf_r+0x110>
 8006b12:	eba0 0308 	sub.w	r3, r0, r8
 8006b16:	fa09 f303 	lsl.w	r3, r9, r3
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	9304      	str	r3, [sp, #16]
 8006b1e:	46a2      	mov	sl, r4
 8006b20:	e7d2      	b.n	8006ac8 <_svfiprintf_r+0x9c>
 8006b22:	9b03      	ldr	r3, [sp, #12]
 8006b24:	1d19      	adds	r1, r3, #4
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	9103      	str	r1, [sp, #12]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	bfbb      	ittet	lt
 8006b2e:	425b      	neglt	r3, r3
 8006b30:	f042 0202 	orrlt.w	r2, r2, #2
 8006b34:	9307      	strge	r3, [sp, #28]
 8006b36:	9307      	strlt	r3, [sp, #28]
 8006b38:	bfb8      	it	lt
 8006b3a:	9204      	strlt	r2, [sp, #16]
 8006b3c:	7823      	ldrb	r3, [r4, #0]
 8006b3e:	2b2e      	cmp	r3, #46	; 0x2e
 8006b40:	d10c      	bne.n	8006b5c <_svfiprintf_r+0x130>
 8006b42:	7863      	ldrb	r3, [r4, #1]
 8006b44:	2b2a      	cmp	r3, #42	; 0x2a
 8006b46:	d135      	bne.n	8006bb4 <_svfiprintf_r+0x188>
 8006b48:	9b03      	ldr	r3, [sp, #12]
 8006b4a:	1d1a      	adds	r2, r3, #4
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	9203      	str	r2, [sp, #12]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	bfb8      	it	lt
 8006b54:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006b58:	3402      	adds	r4, #2
 8006b5a:	9305      	str	r3, [sp, #20]
 8006b5c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006c28 <_svfiprintf_r+0x1fc>
 8006b60:	7821      	ldrb	r1, [r4, #0]
 8006b62:	2203      	movs	r2, #3
 8006b64:	4650      	mov	r0, sl
 8006b66:	f7f9 fb5b 	bl	8000220 <memchr>
 8006b6a:	b140      	cbz	r0, 8006b7e <_svfiprintf_r+0x152>
 8006b6c:	2340      	movs	r3, #64	; 0x40
 8006b6e:	eba0 000a 	sub.w	r0, r0, sl
 8006b72:	fa03 f000 	lsl.w	r0, r3, r0
 8006b76:	9b04      	ldr	r3, [sp, #16]
 8006b78:	4303      	orrs	r3, r0
 8006b7a:	3401      	adds	r4, #1
 8006b7c:	9304      	str	r3, [sp, #16]
 8006b7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b82:	4826      	ldr	r0, [pc, #152]	; (8006c1c <_svfiprintf_r+0x1f0>)
 8006b84:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b88:	2206      	movs	r2, #6
 8006b8a:	f7f9 fb49 	bl	8000220 <memchr>
 8006b8e:	2800      	cmp	r0, #0
 8006b90:	d038      	beq.n	8006c04 <_svfiprintf_r+0x1d8>
 8006b92:	4b23      	ldr	r3, [pc, #140]	; (8006c20 <_svfiprintf_r+0x1f4>)
 8006b94:	bb1b      	cbnz	r3, 8006bde <_svfiprintf_r+0x1b2>
 8006b96:	9b03      	ldr	r3, [sp, #12]
 8006b98:	3307      	adds	r3, #7
 8006b9a:	f023 0307 	bic.w	r3, r3, #7
 8006b9e:	3308      	adds	r3, #8
 8006ba0:	9303      	str	r3, [sp, #12]
 8006ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ba4:	4433      	add	r3, r6
 8006ba6:	9309      	str	r3, [sp, #36]	; 0x24
 8006ba8:	e767      	b.n	8006a7a <_svfiprintf_r+0x4e>
 8006baa:	fb0c 3202 	mla	r2, ip, r2, r3
 8006bae:	460c      	mov	r4, r1
 8006bb0:	2001      	movs	r0, #1
 8006bb2:	e7a5      	b.n	8006b00 <_svfiprintf_r+0xd4>
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	3401      	adds	r4, #1
 8006bb8:	9305      	str	r3, [sp, #20]
 8006bba:	4619      	mov	r1, r3
 8006bbc:	f04f 0c0a 	mov.w	ip, #10
 8006bc0:	4620      	mov	r0, r4
 8006bc2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006bc6:	3a30      	subs	r2, #48	; 0x30
 8006bc8:	2a09      	cmp	r2, #9
 8006bca:	d903      	bls.n	8006bd4 <_svfiprintf_r+0x1a8>
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d0c5      	beq.n	8006b5c <_svfiprintf_r+0x130>
 8006bd0:	9105      	str	r1, [sp, #20]
 8006bd2:	e7c3      	b.n	8006b5c <_svfiprintf_r+0x130>
 8006bd4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bd8:	4604      	mov	r4, r0
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e7f0      	b.n	8006bc0 <_svfiprintf_r+0x194>
 8006bde:	ab03      	add	r3, sp, #12
 8006be0:	9300      	str	r3, [sp, #0]
 8006be2:	462a      	mov	r2, r5
 8006be4:	4b0f      	ldr	r3, [pc, #60]	; (8006c24 <_svfiprintf_r+0x1f8>)
 8006be6:	a904      	add	r1, sp, #16
 8006be8:	4638      	mov	r0, r7
 8006bea:	f7fe f875 	bl	8004cd8 <_printf_float>
 8006bee:	1c42      	adds	r2, r0, #1
 8006bf0:	4606      	mov	r6, r0
 8006bf2:	d1d6      	bne.n	8006ba2 <_svfiprintf_r+0x176>
 8006bf4:	89ab      	ldrh	r3, [r5, #12]
 8006bf6:	065b      	lsls	r3, r3, #25
 8006bf8:	f53f af2c 	bmi.w	8006a54 <_svfiprintf_r+0x28>
 8006bfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006bfe:	b01d      	add	sp, #116	; 0x74
 8006c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c04:	ab03      	add	r3, sp, #12
 8006c06:	9300      	str	r3, [sp, #0]
 8006c08:	462a      	mov	r2, r5
 8006c0a:	4b06      	ldr	r3, [pc, #24]	; (8006c24 <_svfiprintf_r+0x1f8>)
 8006c0c:	a904      	add	r1, sp, #16
 8006c0e:	4638      	mov	r0, r7
 8006c10:	f7fe fb06 	bl	8005220 <_printf_i>
 8006c14:	e7eb      	b.n	8006bee <_svfiprintf_r+0x1c2>
 8006c16:	bf00      	nop
 8006c18:	08007fb4 	.word	0x08007fb4
 8006c1c:	08007fbe 	.word	0x08007fbe
 8006c20:	08004cd9 	.word	0x08004cd9
 8006c24:	08006977 	.word	0x08006977
 8006c28:	08007fba 	.word	0x08007fba

08006c2c <__assert_func>:
 8006c2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006c2e:	4614      	mov	r4, r2
 8006c30:	461a      	mov	r2, r3
 8006c32:	4b09      	ldr	r3, [pc, #36]	; (8006c58 <__assert_func+0x2c>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4605      	mov	r5, r0
 8006c38:	68d8      	ldr	r0, [r3, #12]
 8006c3a:	b14c      	cbz	r4, 8006c50 <__assert_func+0x24>
 8006c3c:	4b07      	ldr	r3, [pc, #28]	; (8006c5c <__assert_func+0x30>)
 8006c3e:	9100      	str	r1, [sp, #0]
 8006c40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006c44:	4906      	ldr	r1, [pc, #24]	; (8006c60 <__assert_func+0x34>)
 8006c46:	462b      	mov	r3, r5
 8006c48:	f000 f80e 	bl	8006c68 <fiprintf>
 8006c4c:	f000 fa7c 	bl	8007148 <abort>
 8006c50:	4b04      	ldr	r3, [pc, #16]	; (8006c64 <__assert_func+0x38>)
 8006c52:	461c      	mov	r4, r3
 8006c54:	e7f3      	b.n	8006c3e <__assert_func+0x12>
 8006c56:	bf00      	nop
 8006c58:	200005e4 	.word	0x200005e4
 8006c5c:	08007fc5 	.word	0x08007fc5
 8006c60:	08007fd2 	.word	0x08007fd2
 8006c64:	08008000 	.word	0x08008000

08006c68 <fiprintf>:
 8006c68:	b40e      	push	{r1, r2, r3}
 8006c6a:	b503      	push	{r0, r1, lr}
 8006c6c:	4601      	mov	r1, r0
 8006c6e:	ab03      	add	r3, sp, #12
 8006c70:	4805      	ldr	r0, [pc, #20]	; (8006c88 <fiprintf+0x20>)
 8006c72:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c76:	6800      	ldr	r0, [r0, #0]
 8006c78:	9301      	str	r3, [sp, #4]
 8006c7a:	f000 f867 	bl	8006d4c <_vfiprintf_r>
 8006c7e:	b002      	add	sp, #8
 8006c80:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c84:	b003      	add	sp, #12
 8006c86:	4770      	bx	lr
 8006c88:	200005e4 	.word	0x200005e4

08006c8c <__retarget_lock_init_recursive>:
 8006c8c:	4770      	bx	lr

08006c8e <__retarget_lock_acquire_recursive>:
 8006c8e:	4770      	bx	lr

08006c90 <__retarget_lock_release_recursive>:
 8006c90:	4770      	bx	lr

08006c92 <__ascii_mbtowc>:
 8006c92:	b082      	sub	sp, #8
 8006c94:	b901      	cbnz	r1, 8006c98 <__ascii_mbtowc+0x6>
 8006c96:	a901      	add	r1, sp, #4
 8006c98:	b142      	cbz	r2, 8006cac <__ascii_mbtowc+0x1a>
 8006c9a:	b14b      	cbz	r3, 8006cb0 <__ascii_mbtowc+0x1e>
 8006c9c:	7813      	ldrb	r3, [r2, #0]
 8006c9e:	600b      	str	r3, [r1, #0]
 8006ca0:	7812      	ldrb	r2, [r2, #0]
 8006ca2:	1e10      	subs	r0, r2, #0
 8006ca4:	bf18      	it	ne
 8006ca6:	2001      	movne	r0, #1
 8006ca8:	b002      	add	sp, #8
 8006caa:	4770      	bx	lr
 8006cac:	4610      	mov	r0, r2
 8006cae:	e7fb      	b.n	8006ca8 <__ascii_mbtowc+0x16>
 8006cb0:	f06f 0001 	mvn.w	r0, #1
 8006cb4:	e7f8      	b.n	8006ca8 <__ascii_mbtowc+0x16>

08006cb6 <memmove>:
 8006cb6:	4288      	cmp	r0, r1
 8006cb8:	b510      	push	{r4, lr}
 8006cba:	eb01 0402 	add.w	r4, r1, r2
 8006cbe:	d902      	bls.n	8006cc6 <memmove+0x10>
 8006cc0:	4284      	cmp	r4, r0
 8006cc2:	4623      	mov	r3, r4
 8006cc4:	d807      	bhi.n	8006cd6 <memmove+0x20>
 8006cc6:	1e43      	subs	r3, r0, #1
 8006cc8:	42a1      	cmp	r1, r4
 8006cca:	d008      	beq.n	8006cde <memmove+0x28>
 8006ccc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006cd0:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006cd4:	e7f8      	b.n	8006cc8 <memmove+0x12>
 8006cd6:	4402      	add	r2, r0
 8006cd8:	4601      	mov	r1, r0
 8006cda:	428a      	cmp	r2, r1
 8006cdc:	d100      	bne.n	8006ce0 <memmove+0x2a>
 8006cde:	bd10      	pop	{r4, pc}
 8006ce0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ce4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006ce8:	e7f7      	b.n	8006cda <memmove+0x24>

08006cea <_malloc_usable_size_r>:
 8006cea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cee:	1f18      	subs	r0, r3, #4
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	bfbc      	itt	lt
 8006cf4:	580b      	ldrlt	r3, [r1, r0]
 8006cf6:	18c0      	addlt	r0, r0, r3
 8006cf8:	4770      	bx	lr

08006cfa <__sfputc_r>:
 8006cfa:	6893      	ldr	r3, [r2, #8]
 8006cfc:	3b01      	subs	r3, #1
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	b410      	push	{r4}
 8006d02:	6093      	str	r3, [r2, #8]
 8006d04:	da08      	bge.n	8006d18 <__sfputc_r+0x1e>
 8006d06:	6994      	ldr	r4, [r2, #24]
 8006d08:	42a3      	cmp	r3, r4
 8006d0a:	db01      	blt.n	8006d10 <__sfputc_r+0x16>
 8006d0c:	290a      	cmp	r1, #10
 8006d0e:	d103      	bne.n	8006d18 <__sfputc_r+0x1e>
 8006d10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d14:	f000 b94a 	b.w	8006fac <__swbuf_r>
 8006d18:	6813      	ldr	r3, [r2, #0]
 8006d1a:	1c58      	adds	r0, r3, #1
 8006d1c:	6010      	str	r0, [r2, #0]
 8006d1e:	7019      	strb	r1, [r3, #0]
 8006d20:	4608      	mov	r0, r1
 8006d22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <__sfputs_r>:
 8006d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d2a:	4606      	mov	r6, r0
 8006d2c:	460f      	mov	r7, r1
 8006d2e:	4614      	mov	r4, r2
 8006d30:	18d5      	adds	r5, r2, r3
 8006d32:	42ac      	cmp	r4, r5
 8006d34:	d101      	bne.n	8006d3a <__sfputs_r+0x12>
 8006d36:	2000      	movs	r0, #0
 8006d38:	e007      	b.n	8006d4a <__sfputs_r+0x22>
 8006d3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d3e:	463a      	mov	r2, r7
 8006d40:	4630      	mov	r0, r6
 8006d42:	f7ff ffda 	bl	8006cfa <__sfputc_r>
 8006d46:	1c43      	adds	r3, r0, #1
 8006d48:	d1f3      	bne.n	8006d32 <__sfputs_r+0xa>
 8006d4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006d4c <_vfiprintf_r>:
 8006d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d50:	460d      	mov	r5, r1
 8006d52:	b09d      	sub	sp, #116	; 0x74
 8006d54:	4614      	mov	r4, r2
 8006d56:	4698      	mov	r8, r3
 8006d58:	4606      	mov	r6, r0
 8006d5a:	b118      	cbz	r0, 8006d64 <_vfiprintf_r+0x18>
 8006d5c:	6983      	ldr	r3, [r0, #24]
 8006d5e:	b90b      	cbnz	r3, 8006d64 <_vfiprintf_r+0x18>
 8006d60:	f000 fb14 	bl	800738c <__sinit>
 8006d64:	4b89      	ldr	r3, [pc, #548]	; (8006f8c <_vfiprintf_r+0x240>)
 8006d66:	429d      	cmp	r5, r3
 8006d68:	d11b      	bne.n	8006da2 <_vfiprintf_r+0x56>
 8006d6a:	6875      	ldr	r5, [r6, #4]
 8006d6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d6e:	07d9      	lsls	r1, r3, #31
 8006d70:	d405      	bmi.n	8006d7e <_vfiprintf_r+0x32>
 8006d72:	89ab      	ldrh	r3, [r5, #12]
 8006d74:	059a      	lsls	r2, r3, #22
 8006d76:	d402      	bmi.n	8006d7e <_vfiprintf_r+0x32>
 8006d78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d7a:	f7ff ff88 	bl	8006c8e <__retarget_lock_acquire_recursive>
 8006d7e:	89ab      	ldrh	r3, [r5, #12]
 8006d80:	071b      	lsls	r3, r3, #28
 8006d82:	d501      	bpl.n	8006d88 <_vfiprintf_r+0x3c>
 8006d84:	692b      	ldr	r3, [r5, #16]
 8006d86:	b9eb      	cbnz	r3, 8006dc4 <_vfiprintf_r+0x78>
 8006d88:	4629      	mov	r1, r5
 8006d8a:	4630      	mov	r0, r6
 8006d8c:	f000 f96e 	bl	800706c <__swsetup_r>
 8006d90:	b1c0      	cbz	r0, 8006dc4 <_vfiprintf_r+0x78>
 8006d92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d94:	07dc      	lsls	r4, r3, #31
 8006d96:	d50e      	bpl.n	8006db6 <_vfiprintf_r+0x6a>
 8006d98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d9c:	b01d      	add	sp, #116	; 0x74
 8006d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da2:	4b7b      	ldr	r3, [pc, #492]	; (8006f90 <_vfiprintf_r+0x244>)
 8006da4:	429d      	cmp	r5, r3
 8006da6:	d101      	bne.n	8006dac <_vfiprintf_r+0x60>
 8006da8:	68b5      	ldr	r5, [r6, #8]
 8006daa:	e7df      	b.n	8006d6c <_vfiprintf_r+0x20>
 8006dac:	4b79      	ldr	r3, [pc, #484]	; (8006f94 <_vfiprintf_r+0x248>)
 8006dae:	429d      	cmp	r5, r3
 8006db0:	bf08      	it	eq
 8006db2:	68f5      	ldreq	r5, [r6, #12]
 8006db4:	e7da      	b.n	8006d6c <_vfiprintf_r+0x20>
 8006db6:	89ab      	ldrh	r3, [r5, #12]
 8006db8:	0598      	lsls	r0, r3, #22
 8006dba:	d4ed      	bmi.n	8006d98 <_vfiprintf_r+0x4c>
 8006dbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006dbe:	f7ff ff67 	bl	8006c90 <__retarget_lock_release_recursive>
 8006dc2:	e7e9      	b.n	8006d98 <_vfiprintf_r+0x4c>
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	9309      	str	r3, [sp, #36]	; 0x24
 8006dc8:	2320      	movs	r3, #32
 8006dca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006dce:	f8cd 800c 	str.w	r8, [sp, #12]
 8006dd2:	2330      	movs	r3, #48	; 0x30
 8006dd4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006f98 <_vfiprintf_r+0x24c>
 8006dd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ddc:	f04f 0901 	mov.w	r9, #1
 8006de0:	4623      	mov	r3, r4
 8006de2:	469a      	mov	sl, r3
 8006de4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006de8:	b10a      	cbz	r2, 8006dee <_vfiprintf_r+0xa2>
 8006dea:	2a25      	cmp	r2, #37	; 0x25
 8006dec:	d1f9      	bne.n	8006de2 <_vfiprintf_r+0x96>
 8006dee:	ebba 0b04 	subs.w	fp, sl, r4
 8006df2:	d00b      	beq.n	8006e0c <_vfiprintf_r+0xc0>
 8006df4:	465b      	mov	r3, fp
 8006df6:	4622      	mov	r2, r4
 8006df8:	4629      	mov	r1, r5
 8006dfa:	4630      	mov	r0, r6
 8006dfc:	f7ff ff94 	bl	8006d28 <__sfputs_r>
 8006e00:	3001      	adds	r0, #1
 8006e02:	f000 80aa 	beq.w	8006f5a <_vfiprintf_r+0x20e>
 8006e06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e08:	445a      	add	r2, fp
 8006e0a:	9209      	str	r2, [sp, #36]	; 0x24
 8006e0c:	f89a 3000 	ldrb.w	r3, [sl]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	f000 80a2 	beq.w	8006f5a <_vfiprintf_r+0x20e>
 8006e16:	2300      	movs	r3, #0
 8006e18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e20:	f10a 0a01 	add.w	sl, sl, #1
 8006e24:	9304      	str	r3, [sp, #16]
 8006e26:	9307      	str	r3, [sp, #28]
 8006e28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e2c:	931a      	str	r3, [sp, #104]	; 0x68
 8006e2e:	4654      	mov	r4, sl
 8006e30:	2205      	movs	r2, #5
 8006e32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e36:	4858      	ldr	r0, [pc, #352]	; (8006f98 <_vfiprintf_r+0x24c>)
 8006e38:	f7f9 f9f2 	bl	8000220 <memchr>
 8006e3c:	9a04      	ldr	r2, [sp, #16]
 8006e3e:	b9d8      	cbnz	r0, 8006e78 <_vfiprintf_r+0x12c>
 8006e40:	06d1      	lsls	r1, r2, #27
 8006e42:	bf44      	itt	mi
 8006e44:	2320      	movmi	r3, #32
 8006e46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e4a:	0713      	lsls	r3, r2, #28
 8006e4c:	bf44      	itt	mi
 8006e4e:	232b      	movmi	r3, #43	; 0x2b
 8006e50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e54:	f89a 3000 	ldrb.w	r3, [sl]
 8006e58:	2b2a      	cmp	r3, #42	; 0x2a
 8006e5a:	d015      	beq.n	8006e88 <_vfiprintf_r+0x13c>
 8006e5c:	9a07      	ldr	r2, [sp, #28]
 8006e5e:	4654      	mov	r4, sl
 8006e60:	2000      	movs	r0, #0
 8006e62:	f04f 0c0a 	mov.w	ip, #10
 8006e66:	4621      	mov	r1, r4
 8006e68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e6c:	3b30      	subs	r3, #48	; 0x30
 8006e6e:	2b09      	cmp	r3, #9
 8006e70:	d94e      	bls.n	8006f10 <_vfiprintf_r+0x1c4>
 8006e72:	b1b0      	cbz	r0, 8006ea2 <_vfiprintf_r+0x156>
 8006e74:	9207      	str	r2, [sp, #28]
 8006e76:	e014      	b.n	8006ea2 <_vfiprintf_r+0x156>
 8006e78:	eba0 0308 	sub.w	r3, r0, r8
 8006e7c:	fa09 f303 	lsl.w	r3, r9, r3
 8006e80:	4313      	orrs	r3, r2
 8006e82:	9304      	str	r3, [sp, #16]
 8006e84:	46a2      	mov	sl, r4
 8006e86:	e7d2      	b.n	8006e2e <_vfiprintf_r+0xe2>
 8006e88:	9b03      	ldr	r3, [sp, #12]
 8006e8a:	1d19      	adds	r1, r3, #4
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	9103      	str	r1, [sp, #12]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	bfbb      	ittet	lt
 8006e94:	425b      	neglt	r3, r3
 8006e96:	f042 0202 	orrlt.w	r2, r2, #2
 8006e9a:	9307      	strge	r3, [sp, #28]
 8006e9c:	9307      	strlt	r3, [sp, #28]
 8006e9e:	bfb8      	it	lt
 8006ea0:	9204      	strlt	r2, [sp, #16]
 8006ea2:	7823      	ldrb	r3, [r4, #0]
 8006ea4:	2b2e      	cmp	r3, #46	; 0x2e
 8006ea6:	d10c      	bne.n	8006ec2 <_vfiprintf_r+0x176>
 8006ea8:	7863      	ldrb	r3, [r4, #1]
 8006eaa:	2b2a      	cmp	r3, #42	; 0x2a
 8006eac:	d135      	bne.n	8006f1a <_vfiprintf_r+0x1ce>
 8006eae:	9b03      	ldr	r3, [sp, #12]
 8006eb0:	1d1a      	adds	r2, r3, #4
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	9203      	str	r2, [sp, #12]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	bfb8      	it	lt
 8006eba:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006ebe:	3402      	adds	r4, #2
 8006ec0:	9305      	str	r3, [sp, #20]
 8006ec2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006fa8 <_vfiprintf_r+0x25c>
 8006ec6:	7821      	ldrb	r1, [r4, #0]
 8006ec8:	2203      	movs	r2, #3
 8006eca:	4650      	mov	r0, sl
 8006ecc:	f7f9 f9a8 	bl	8000220 <memchr>
 8006ed0:	b140      	cbz	r0, 8006ee4 <_vfiprintf_r+0x198>
 8006ed2:	2340      	movs	r3, #64	; 0x40
 8006ed4:	eba0 000a 	sub.w	r0, r0, sl
 8006ed8:	fa03 f000 	lsl.w	r0, r3, r0
 8006edc:	9b04      	ldr	r3, [sp, #16]
 8006ede:	4303      	orrs	r3, r0
 8006ee0:	3401      	adds	r4, #1
 8006ee2:	9304      	str	r3, [sp, #16]
 8006ee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ee8:	482c      	ldr	r0, [pc, #176]	; (8006f9c <_vfiprintf_r+0x250>)
 8006eea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006eee:	2206      	movs	r2, #6
 8006ef0:	f7f9 f996 	bl	8000220 <memchr>
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	d03f      	beq.n	8006f78 <_vfiprintf_r+0x22c>
 8006ef8:	4b29      	ldr	r3, [pc, #164]	; (8006fa0 <_vfiprintf_r+0x254>)
 8006efa:	bb1b      	cbnz	r3, 8006f44 <_vfiprintf_r+0x1f8>
 8006efc:	9b03      	ldr	r3, [sp, #12]
 8006efe:	3307      	adds	r3, #7
 8006f00:	f023 0307 	bic.w	r3, r3, #7
 8006f04:	3308      	adds	r3, #8
 8006f06:	9303      	str	r3, [sp, #12]
 8006f08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f0a:	443b      	add	r3, r7
 8006f0c:	9309      	str	r3, [sp, #36]	; 0x24
 8006f0e:	e767      	b.n	8006de0 <_vfiprintf_r+0x94>
 8006f10:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f14:	460c      	mov	r4, r1
 8006f16:	2001      	movs	r0, #1
 8006f18:	e7a5      	b.n	8006e66 <_vfiprintf_r+0x11a>
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	3401      	adds	r4, #1
 8006f1e:	9305      	str	r3, [sp, #20]
 8006f20:	4619      	mov	r1, r3
 8006f22:	f04f 0c0a 	mov.w	ip, #10
 8006f26:	4620      	mov	r0, r4
 8006f28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f2c:	3a30      	subs	r2, #48	; 0x30
 8006f2e:	2a09      	cmp	r2, #9
 8006f30:	d903      	bls.n	8006f3a <_vfiprintf_r+0x1ee>
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d0c5      	beq.n	8006ec2 <_vfiprintf_r+0x176>
 8006f36:	9105      	str	r1, [sp, #20]
 8006f38:	e7c3      	b.n	8006ec2 <_vfiprintf_r+0x176>
 8006f3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f3e:	4604      	mov	r4, r0
 8006f40:	2301      	movs	r3, #1
 8006f42:	e7f0      	b.n	8006f26 <_vfiprintf_r+0x1da>
 8006f44:	ab03      	add	r3, sp, #12
 8006f46:	9300      	str	r3, [sp, #0]
 8006f48:	462a      	mov	r2, r5
 8006f4a:	4b16      	ldr	r3, [pc, #88]	; (8006fa4 <_vfiprintf_r+0x258>)
 8006f4c:	a904      	add	r1, sp, #16
 8006f4e:	4630      	mov	r0, r6
 8006f50:	f7fd fec2 	bl	8004cd8 <_printf_float>
 8006f54:	4607      	mov	r7, r0
 8006f56:	1c78      	adds	r0, r7, #1
 8006f58:	d1d6      	bne.n	8006f08 <_vfiprintf_r+0x1bc>
 8006f5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f5c:	07d9      	lsls	r1, r3, #31
 8006f5e:	d405      	bmi.n	8006f6c <_vfiprintf_r+0x220>
 8006f60:	89ab      	ldrh	r3, [r5, #12]
 8006f62:	059a      	lsls	r2, r3, #22
 8006f64:	d402      	bmi.n	8006f6c <_vfiprintf_r+0x220>
 8006f66:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f68:	f7ff fe92 	bl	8006c90 <__retarget_lock_release_recursive>
 8006f6c:	89ab      	ldrh	r3, [r5, #12]
 8006f6e:	065b      	lsls	r3, r3, #25
 8006f70:	f53f af12 	bmi.w	8006d98 <_vfiprintf_r+0x4c>
 8006f74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f76:	e711      	b.n	8006d9c <_vfiprintf_r+0x50>
 8006f78:	ab03      	add	r3, sp, #12
 8006f7a:	9300      	str	r3, [sp, #0]
 8006f7c:	462a      	mov	r2, r5
 8006f7e:	4b09      	ldr	r3, [pc, #36]	; (8006fa4 <_vfiprintf_r+0x258>)
 8006f80:	a904      	add	r1, sp, #16
 8006f82:	4630      	mov	r0, r6
 8006f84:	f7fe f94c 	bl	8005220 <_printf_i>
 8006f88:	e7e4      	b.n	8006f54 <_vfiprintf_r+0x208>
 8006f8a:	bf00      	nop
 8006f8c:	0800812c 	.word	0x0800812c
 8006f90:	0800814c 	.word	0x0800814c
 8006f94:	0800810c 	.word	0x0800810c
 8006f98:	08007fb4 	.word	0x08007fb4
 8006f9c:	08007fbe 	.word	0x08007fbe
 8006fa0:	08004cd9 	.word	0x08004cd9
 8006fa4:	08006d29 	.word	0x08006d29
 8006fa8:	08007fba 	.word	0x08007fba

08006fac <__swbuf_r>:
 8006fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fae:	460e      	mov	r6, r1
 8006fb0:	4614      	mov	r4, r2
 8006fb2:	4605      	mov	r5, r0
 8006fb4:	b118      	cbz	r0, 8006fbe <__swbuf_r+0x12>
 8006fb6:	6983      	ldr	r3, [r0, #24]
 8006fb8:	b90b      	cbnz	r3, 8006fbe <__swbuf_r+0x12>
 8006fba:	f000 f9e7 	bl	800738c <__sinit>
 8006fbe:	4b21      	ldr	r3, [pc, #132]	; (8007044 <__swbuf_r+0x98>)
 8006fc0:	429c      	cmp	r4, r3
 8006fc2:	d12b      	bne.n	800701c <__swbuf_r+0x70>
 8006fc4:	686c      	ldr	r4, [r5, #4]
 8006fc6:	69a3      	ldr	r3, [r4, #24]
 8006fc8:	60a3      	str	r3, [r4, #8]
 8006fca:	89a3      	ldrh	r3, [r4, #12]
 8006fcc:	071a      	lsls	r2, r3, #28
 8006fce:	d52f      	bpl.n	8007030 <__swbuf_r+0x84>
 8006fd0:	6923      	ldr	r3, [r4, #16]
 8006fd2:	b36b      	cbz	r3, 8007030 <__swbuf_r+0x84>
 8006fd4:	6923      	ldr	r3, [r4, #16]
 8006fd6:	6820      	ldr	r0, [r4, #0]
 8006fd8:	1ac0      	subs	r0, r0, r3
 8006fda:	6963      	ldr	r3, [r4, #20]
 8006fdc:	b2f6      	uxtb	r6, r6
 8006fde:	4283      	cmp	r3, r0
 8006fe0:	4637      	mov	r7, r6
 8006fe2:	dc04      	bgt.n	8006fee <__swbuf_r+0x42>
 8006fe4:	4621      	mov	r1, r4
 8006fe6:	4628      	mov	r0, r5
 8006fe8:	f000 f93c 	bl	8007264 <_fflush_r>
 8006fec:	bb30      	cbnz	r0, 800703c <__swbuf_r+0x90>
 8006fee:	68a3      	ldr	r3, [r4, #8]
 8006ff0:	3b01      	subs	r3, #1
 8006ff2:	60a3      	str	r3, [r4, #8]
 8006ff4:	6823      	ldr	r3, [r4, #0]
 8006ff6:	1c5a      	adds	r2, r3, #1
 8006ff8:	6022      	str	r2, [r4, #0]
 8006ffa:	701e      	strb	r6, [r3, #0]
 8006ffc:	6963      	ldr	r3, [r4, #20]
 8006ffe:	3001      	adds	r0, #1
 8007000:	4283      	cmp	r3, r0
 8007002:	d004      	beq.n	800700e <__swbuf_r+0x62>
 8007004:	89a3      	ldrh	r3, [r4, #12]
 8007006:	07db      	lsls	r3, r3, #31
 8007008:	d506      	bpl.n	8007018 <__swbuf_r+0x6c>
 800700a:	2e0a      	cmp	r6, #10
 800700c:	d104      	bne.n	8007018 <__swbuf_r+0x6c>
 800700e:	4621      	mov	r1, r4
 8007010:	4628      	mov	r0, r5
 8007012:	f000 f927 	bl	8007264 <_fflush_r>
 8007016:	b988      	cbnz	r0, 800703c <__swbuf_r+0x90>
 8007018:	4638      	mov	r0, r7
 800701a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800701c:	4b0a      	ldr	r3, [pc, #40]	; (8007048 <__swbuf_r+0x9c>)
 800701e:	429c      	cmp	r4, r3
 8007020:	d101      	bne.n	8007026 <__swbuf_r+0x7a>
 8007022:	68ac      	ldr	r4, [r5, #8]
 8007024:	e7cf      	b.n	8006fc6 <__swbuf_r+0x1a>
 8007026:	4b09      	ldr	r3, [pc, #36]	; (800704c <__swbuf_r+0xa0>)
 8007028:	429c      	cmp	r4, r3
 800702a:	bf08      	it	eq
 800702c:	68ec      	ldreq	r4, [r5, #12]
 800702e:	e7ca      	b.n	8006fc6 <__swbuf_r+0x1a>
 8007030:	4621      	mov	r1, r4
 8007032:	4628      	mov	r0, r5
 8007034:	f000 f81a 	bl	800706c <__swsetup_r>
 8007038:	2800      	cmp	r0, #0
 800703a:	d0cb      	beq.n	8006fd4 <__swbuf_r+0x28>
 800703c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007040:	e7ea      	b.n	8007018 <__swbuf_r+0x6c>
 8007042:	bf00      	nop
 8007044:	0800812c 	.word	0x0800812c
 8007048:	0800814c 	.word	0x0800814c
 800704c:	0800810c 	.word	0x0800810c

08007050 <__ascii_wctomb>:
 8007050:	b149      	cbz	r1, 8007066 <__ascii_wctomb+0x16>
 8007052:	2aff      	cmp	r2, #255	; 0xff
 8007054:	bf85      	ittet	hi
 8007056:	238a      	movhi	r3, #138	; 0x8a
 8007058:	6003      	strhi	r3, [r0, #0]
 800705a:	700a      	strbls	r2, [r1, #0]
 800705c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007060:	bf98      	it	ls
 8007062:	2001      	movls	r0, #1
 8007064:	4770      	bx	lr
 8007066:	4608      	mov	r0, r1
 8007068:	4770      	bx	lr
	...

0800706c <__swsetup_r>:
 800706c:	4b32      	ldr	r3, [pc, #200]	; (8007138 <__swsetup_r+0xcc>)
 800706e:	b570      	push	{r4, r5, r6, lr}
 8007070:	681d      	ldr	r5, [r3, #0]
 8007072:	4606      	mov	r6, r0
 8007074:	460c      	mov	r4, r1
 8007076:	b125      	cbz	r5, 8007082 <__swsetup_r+0x16>
 8007078:	69ab      	ldr	r3, [r5, #24]
 800707a:	b913      	cbnz	r3, 8007082 <__swsetup_r+0x16>
 800707c:	4628      	mov	r0, r5
 800707e:	f000 f985 	bl	800738c <__sinit>
 8007082:	4b2e      	ldr	r3, [pc, #184]	; (800713c <__swsetup_r+0xd0>)
 8007084:	429c      	cmp	r4, r3
 8007086:	d10f      	bne.n	80070a8 <__swsetup_r+0x3c>
 8007088:	686c      	ldr	r4, [r5, #4]
 800708a:	89a3      	ldrh	r3, [r4, #12]
 800708c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007090:	0719      	lsls	r1, r3, #28
 8007092:	d42c      	bmi.n	80070ee <__swsetup_r+0x82>
 8007094:	06dd      	lsls	r5, r3, #27
 8007096:	d411      	bmi.n	80070bc <__swsetup_r+0x50>
 8007098:	2309      	movs	r3, #9
 800709a:	6033      	str	r3, [r6, #0]
 800709c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80070a0:	81a3      	strh	r3, [r4, #12]
 80070a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070a6:	e03e      	b.n	8007126 <__swsetup_r+0xba>
 80070a8:	4b25      	ldr	r3, [pc, #148]	; (8007140 <__swsetup_r+0xd4>)
 80070aa:	429c      	cmp	r4, r3
 80070ac:	d101      	bne.n	80070b2 <__swsetup_r+0x46>
 80070ae:	68ac      	ldr	r4, [r5, #8]
 80070b0:	e7eb      	b.n	800708a <__swsetup_r+0x1e>
 80070b2:	4b24      	ldr	r3, [pc, #144]	; (8007144 <__swsetup_r+0xd8>)
 80070b4:	429c      	cmp	r4, r3
 80070b6:	bf08      	it	eq
 80070b8:	68ec      	ldreq	r4, [r5, #12]
 80070ba:	e7e6      	b.n	800708a <__swsetup_r+0x1e>
 80070bc:	0758      	lsls	r0, r3, #29
 80070be:	d512      	bpl.n	80070e6 <__swsetup_r+0x7a>
 80070c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80070c2:	b141      	cbz	r1, 80070d6 <__swsetup_r+0x6a>
 80070c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80070c8:	4299      	cmp	r1, r3
 80070ca:	d002      	beq.n	80070d2 <__swsetup_r+0x66>
 80070cc:	4630      	mov	r0, r6
 80070ce:	f7fd fc83 	bl	80049d8 <_free_r>
 80070d2:	2300      	movs	r3, #0
 80070d4:	6363      	str	r3, [r4, #52]	; 0x34
 80070d6:	89a3      	ldrh	r3, [r4, #12]
 80070d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80070dc:	81a3      	strh	r3, [r4, #12]
 80070de:	2300      	movs	r3, #0
 80070e0:	6063      	str	r3, [r4, #4]
 80070e2:	6923      	ldr	r3, [r4, #16]
 80070e4:	6023      	str	r3, [r4, #0]
 80070e6:	89a3      	ldrh	r3, [r4, #12]
 80070e8:	f043 0308 	orr.w	r3, r3, #8
 80070ec:	81a3      	strh	r3, [r4, #12]
 80070ee:	6923      	ldr	r3, [r4, #16]
 80070f0:	b94b      	cbnz	r3, 8007106 <__swsetup_r+0x9a>
 80070f2:	89a3      	ldrh	r3, [r4, #12]
 80070f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80070f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070fc:	d003      	beq.n	8007106 <__swsetup_r+0x9a>
 80070fe:	4621      	mov	r1, r4
 8007100:	4630      	mov	r0, r6
 8007102:	f000 fa05 	bl	8007510 <__smakebuf_r>
 8007106:	89a0      	ldrh	r0, [r4, #12]
 8007108:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800710c:	f010 0301 	ands.w	r3, r0, #1
 8007110:	d00a      	beq.n	8007128 <__swsetup_r+0xbc>
 8007112:	2300      	movs	r3, #0
 8007114:	60a3      	str	r3, [r4, #8]
 8007116:	6963      	ldr	r3, [r4, #20]
 8007118:	425b      	negs	r3, r3
 800711a:	61a3      	str	r3, [r4, #24]
 800711c:	6923      	ldr	r3, [r4, #16]
 800711e:	b943      	cbnz	r3, 8007132 <__swsetup_r+0xc6>
 8007120:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007124:	d1ba      	bne.n	800709c <__swsetup_r+0x30>
 8007126:	bd70      	pop	{r4, r5, r6, pc}
 8007128:	0781      	lsls	r1, r0, #30
 800712a:	bf58      	it	pl
 800712c:	6963      	ldrpl	r3, [r4, #20]
 800712e:	60a3      	str	r3, [r4, #8]
 8007130:	e7f4      	b.n	800711c <__swsetup_r+0xb0>
 8007132:	2000      	movs	r0, #0
 8007134:	e7f7      	b.n	8007126 <__swsetup_r+0xba>
 8007136:	bf00      	nop
 8007138:	200005e4 	.word	0x200005e4
 800713c:	0800812c 	.word	0x0800812c
 8007140:	0800814c 	.word	0x0800814c
 8007144:	0800810c 	.word	0x0800810c

08007148 <abort>:
 8007148:	b508      	push	{r3, lr}
 800714a:	2006      	movs	r0, #6
 800714c:	f000 fa48 	bl	80075e0 <raise>
 8007150:	2001      	movs	r0, #1
 8007152:	f7fa fa67 	bl	8001624 <_exit>
	...

08007158 <__sflush_r>:
 8007158:	898a      	ldrh	r2, [r1, #12]
 800715a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800715e:	4605      	mov	r5, r0
 8007160:	0710      	lsls	r0, r2, #28
 8007162:	460c      	mov	r4, r1
 8007164:	d458      	bmi.n	8007218 <__sflush_r+0xc0>
 8007166:	684b      	ldr	r3, [r1, #4]
 8007168:	2b00      	cmp	r3, #0
 800716a:	dc05      	bgt.n	8007178 <__sflush_r+0x20>
 800716c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800716e:	2b00      	cmp	r3, #0
 8007170:	dc02      	bgt.n	8007178 <__sflush_r+0x20>
 8007172:	2000      	movs	r0, #0
 8007174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007178:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800717a:	2e00      	cmp	r6, #0
 800717c:	d0f9      	beq.n	8007172 <__sflush_r+0x1a>
 800717e:	2300      	movs	r3, #0
 8007180:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007184:	682f      	ldr	r7, [r5, #0]
 8007186:	602b      	str	r3, [r5, #0]
 8007188:	d032      	beq.n	80071f0 <__sflush_r+0x98>
 800718a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800718c:	89a3      	ldrh	r3, [r4, #12]
 800718e:	075a      	lsls	r2, r3, #29
 8007190:	d505      	bpl.n	800719e <__sflush_r+0x46>
 8007192:	6863      	ldr	r3, [r4, #4]
 8007194:	1ac0      	subs	r0, r0, r3
 8007196:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007198:	b10b      	cbz	r3, 800719e <__sflush_r+0x46>
 800719a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800719c:	1ac0      	subs	r0, r0, r3
 800719e:	2300      	movs	r3, #0
 80071a0:	4602      	mov	r2, r0
 80071a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80071a4:	6a21      	ldr	r1, [r4, #32]
 80071a6:	4628      	mov	r0, r5
 80071a8:	47b0      	blx	r6
 80071aa:	1c43      	adds	r3, r0, #1
 80071ac:	89a3      	ldrh	r3, [r4, #12]
 80071ae:	d106      	bne.n	80071be <__sflush_r+0x66>
 80071b0:	6829      	ldr	r1, [r5, #0]
 80071b2:	291d      	cmp	r1, #29
 80071b4:	d82c      	bhi.n	8007210 <__sflush_r+0xb8>
 80071b6:	4a2a      	ldr	r2, [pc, #168]	; (8007260 <__sflush_r+0x108>)
 80071b8:	40ca      	lsrs	r2, r1
 80071ba:	07d6      	lsls	r6, r2, #31
 80071bc:	d528      	bpl.n	8007210 <__sflush_r+0xb8>
 80071be:	2200      	movs	r2, #0
 80071c0:	6062      	str	r2, [r4, #4]
 80071c2:	04d9      	lsls	r1, r3, #19
 80071c4:	6922      	ldr	r2, [r4, #16]
 80071c6:	6022      	str	r2, [r4, #0]
 80071c8:	d504      	bpl.n	80071d4 <__sflush_r+0x7c>
 80071ca:	1c42      	adds	r2, r0, #1
 80071cc:	d101      	bne.n	80071d2 <__sflush_r+0x7a>
 80071ce:	682b      	ldr	r3, [r5, #0]
 80071d0:	b903      	cbnz	r3, 80071d4 <__sflush_r+0x7c>
 80071d2:	6560      	str	r0, [r4, #84]	; 0x54
 80071d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80071d6:	602f      	str	r7, [r5, #0]
 80071d8:	2900      	cmp	r1, #0
 80071da:	d0ca      	beq.n	8007172 <__sflush_r+0x1a>
 80071dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80071e0:	4299      	cmp	r1, r3
 80071e2:	d002      	beq.n	80071ea <__sflush_r+0x92>
 80071e4:	4628      	mov	r0, r5
 80071e6:	f7fd fbf7 	bl	80049d8 <_free_r>
 80071ea:	2000      	movs	r0, #0
 80071ec:	6360      	str	r0, [r4, #52]	; 0x34
 80071ee:	e7c1      	b.n	8007174 <__sflush_r+0x1c>
 80071f0:	6a21      	ldr	r1, [r4, #32]
 80071f2:	2301      	movs	r3, #1
 80071f4:	4628      	mov	r0, r5
 80071f6:	47b0      	blx	r6
 80071f8:	1c41      	adds	r1, r0, #1
 80071fa:	d1c7      	bne.n	800718c <__sflush_r+0x34>
 80071fc:	682b      	ldr	r3, [r5, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d0c4      	beq.n	800718c <__sflush_r+0x34>
 8007202:	2b1d      	cmp	r3, #29
 8007204:	d001      	beq.n	800720a <__sflush_r+0xb2>
 8007206:	2b16      	cmp	r3, #22
 8007208:	d101      	bne.n	800720e <__sflush_r+0xb6>
 800720a:	602f      	str	r7, [r5, #0]
 800720c:	e7b1      	b.n	8007172 <__sflush_r+0x1a>
 800720e:	89a3      	ldrh	r3, [r4, #12]
 8007210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007214:	81a3      	strh	r3, [r4, #12]
 8007216:	e7ad      	b.n	8007174 <__sflush_r+0x1c>
 8007218:	690f      	ldr	r7, [r1, #16]
 800721a:	2f00      	cmp	r7, #0
 800721c:	d0a9      	beq.n	8007172 <__sflush_r+0x1a>
 800721e:	0793      	lsls	r3, r2, #30
 8007220:	680e      	ldr	r6, [r1, #0]
 8007222:	bf08      	it	eq
 8007224:	694b      	ldreq	r3, [r1, #20]
 8007226:	600f      	str	r7, [r1, #0]
 8007228:	bf18      	it	ne
 800722a:	2300      	movne	r3, #0
 800722c:	eba6 0807 	sub.w	r8, r6, r7
 8007230:	608b      	str	r3, [r1, #8]
 8007232:	f1b8 0f00 	cmp.w	r8, #0
 8007236:	dd9c      	ble.n	8007172 <__sflush_r+0x1a>
 8007238:	6a21      	ldr	r1, [r4, #32]
 800723a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800723c:	4643      	mov	r3, r8
 800723e:	463a      	mov	r2, r7
 8007240:	4628      	mov	r0, r5
 8007242:	47b0      	blx	r6
 8007244:	2800      	cmp	r0, #0
 8007246:	dc06      	bgt.n	8007256 <__sflush_r+0xfe>
 8007248:	89a3      	ldrh	r3, [r4, #12]
 800724a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800724e:	81a3      	strh	r3, [r4, #12]
 8007250:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007254:	e78e      	b.n	8007174 <__sflush_r+0x1c>
 8007256:	4407      	add	r7, r0
 8007258:	eba8 0800 	sub.w	r8, r8, r0
 800725c:	e7e9      	b.n	8007232 <__sflush_r+0xda>
 800725e:	bf00      	nop
 8007260:	20400001 	.word	0x20400001

08007264 <_fflush_r>:
 8007264:	b538      	push	{r3, r4, r5, lr}
 8007266:	690b      	ldr	r3, [r1, #16]
 8007268:	4605      	mov	r5, r0
 800726a:	460c      	mov	r4, r1
 800726c:	b913      	cbnz	r3, 8007274 <_fflush_r+0x10>
 800726e:	2500      	movs	r5, #0
 8007270:	4628      	mov	r0, r5
 8007272:	bd38      	pop	{r3, r4, r5, pc}
 8007274:	b118      	cbz	r0, 800727e <_fflush_r+0x1a>
 8007276:	6983      	ldr	r3, [r0, #24]
 8007278:	b90b      	cbnz	r3, 800727e <_fflush_r+0x1a>
 800727a:	f000 f887 	bl	800738c <__sinit>
 800727e:	4b14      	ldr	r3, [pc, #80]	; (80072d0 <_fflush_r+0x6c>)
 8007280:	429c      	cmp	r4, r3
 8007282:	d11b      	bne.n	80072bc <_fflush_r+0x58>
 8007284:	686c      	ldr	r4, [r5, #4]
 8007286:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d0ef      	beq.n	800726e <_fflush_r+0xa>
 800728e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007290:	07d0      	lsls	r0, r2, #31
 8007292:	d404      	bmi.n	800729e <_fflush_r+0x3a>
 8007294:	0599      	lsls	r1, r3, #22
 8007296:	d402      	bmi.n	800729e <_fflush_r+0x3a>
 8007298:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800729a:	f7ff fcf8 	bl	8006c8e <__retarget_lock_acquire_recursive>
 800729e:	4628      	mov	r0, r5
 80072a0:	4621      	mov	r1, r4
 80072a2:	f7ff ff59 	bl	8007158 <__sflush_r>
 80072a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80072a8:	07da      	lsls	r2, r3, #31
 80072aa:	4605      	mov	r5, r0
 80072ac:	d4e0      	bmi.n	8007270 <_fflush_r+0xc>
 80072ae:	89a3      	ldrh	r3, [r4, #12]
 80072b0:	059b      	lsls	r3, r3, #22
 80072b2:	d4dd      	bmi.n	8007270 <_fflush_r+0xc>
 80072b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80072b6:	f7ff fceb 	bl	8006c90 <__retarget_lock_release_recursive>
 80072ba:	e7d9      	b.n	8007270 <_fflush_r+0xc>
 80072bc:	4b05      	ldr	r3, [pc, #20]	; (80072d4 <_fflush_r+0x70>)
 80072be:	429c      	cmp	r4, r3
 80072c0:	d101      	bne.n	80072c6 <_fflush_r+0x62>
 80072c2:	68ac      	ldr	r4, [r5, #8]
 80072c4:	e7df      	b.n	8007286 <_fflush_r+0x22>
 80072c6:	4b04      	ldr	r3, [pc, #16]	; (80072d8 <_fflush_r+0x74>)
 80072c8:	429c      	cmp	r4, r3
 80072ca:	bf08      	it	eq
 80072cc:	68ec      	ldreq	r4, [r5, #12]
 80072ce:	e7da      	b.n	8007286 <_fflush_r+0x22>
 80072d0:	0800812c 	.word	0x0800812c
 80072d4:	0800814c 	.word	0x0800814c
 80072d8:	0800810c 	.word	0x0800810c

080072dc <std>:
 80072dc:	2300      	movs	r3, #0
 80072de:	b510      	push	{r4, lr}
 80072e0:	4604      	mov	r4, r0
 80072e2:	e9c0 3300 	strd	r3, r3, [r0]
 80072e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80072ea:	6083      	str	r3, [r0, #8]
 80072ec:	8181      	strh	r1, [r0, #12]
 80072ee:	6643      	str	r3, [r0, #100]	; 0x64
 80072f0:	81c2      	strh	r2, [r0, #14]
 80072f2:	6183      	str	r3, [r0, #24]
 80072f4:	4619      	mov	r1, r3
 80072f6:	2208      	movs	r2, #8
 80072f8:	305c      	adds	r0, #92	; 0x5c
 80072fa:	f7fd fb65 	bl	80049c8 <memset>
 80072fe:	4b05      	ldr	r3, [pc, #20]	; (8007314 <std+0x38>)
 8007300:	6263      	str	r3, [r4, #36]	; 0x24
 8007302:	4b05      	ldr	r3, [pc, #20]	; (8007318 <std+0x3c>)
 8007304:	62a3      	str	r3, [r4, #40]	; 0x28
 8007306:	4b05      	ldr	r3, [pc, #20]	; (800731c <std+0x40>)
 8007308:	62e3      	str	r3, [r4, #44]	; 0x2c
 800730a:	4b05      	ldr	r3, [pc, #20]	; (8007320 <std+0x44>)
 800730c:	6224      	str	r4, [r4, #32]
 800730e:	6323      	str	r3, [r4, #48]	; 0x30
 8007310:	bd10      	pop	{r4, pc}
 8007312:	bf00      	nop
 8007314:	08007619 	.word	0x08007619
 8007318:	0800763b 	.word	0x0800763b
 800731c:	08007673 	.word	0x08007673
 8007320:	08007697 	.word	0x08007697

08007324 <_cleanup_r>:
 8007324:	4901      	ldr	r1, [pc, #4]	; (800732c <_cleanup_r+0x8>)
 8007326:	f000 b8af 	b.w	8007488 <_fwalk_reent>
 800732a:	bf00      	nop
 800732c:	08007265 	.word	0x08007265

08007330 <__sfmoreglue>:
 8007330:	b570      	push	{r4, r5, r6, lr}
 8007332:	2268      	movs	r2, #104	; 0x68
 8007334:	1e4d      	subs	r5, r1, #1
 8007336:	4355      	muls	r5, r2
 8007338:	460e      	mov	r6, r1
 800733a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800733e:	f7fd fbb7 	bl	8004ab0 <_malloc_r>
 8007342:	4604      	mov	r4, r0
 8007344:	b140      	cbz	r0, 8007358 <__sfmoreglue+0x28>
 8007346:	2100      	movs	r1, #0
 8007348:	e9c0 1600 	strd	r1, r6, [r0]
 800734c:	300c      	adds	r0, #12
 800734e:	60a0      	str	r0, [r4, #8]
 8007350:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007354:	f7fd fb38 	bl	80049c8 <memset>
 8007358:	4620      	mov	r0, r4
 800735a:	bd70      	pop	{r4, r5, r6, pc}

0800735c <__sfp_lock_acquire>:
 800735c:	4801      	ldr	r0, [pc, #4]	; (8007364 <__sfp_lock_acquire+0x8>)
 800735e:	f7ff bc96 	b.w	8006c8e <__retarget_lock_acquire_recursive>
 8007362:	bf00      	nop
 8007364:	200008f5 	.word	0x200008f5

08007368 <__sfp_lock_release>:
 8007368:	4801      	ldr	r0, [pc, #4]	; (8007370 <__sfp_lock_release+0x8>)
 800736a:	f7ff bc91 	b.w	8006c90 <__retarget_lock_release_recursive>
 800736e:	bf00      	nop
 8007370:	200008f5 	.word	0x200008f5

08007374 <__sinit_lock_acquire>:
 8007374:	4801      	ldr	r0, [pc, #4]	; (800737c <__sinit_lock_acquire+0x8>)
 8007376:	f7ff bc8a 	b.w	8006c8e <__retarget_lock_acquire_recursive>
 800737a:	bf00      	nop
 800737c:	200008f6 	.word	0x200008f6

08007380 <__sinit_lock_release>:
 8007380:	4801      	ldr	r0, [pc, #4]	; (8007388 <__sinit_lock_release+0x8>)
 8007382:	f7ff bc85 	b.w	8006c90 <__retarget_lock_release_recursive>
 8007386:	bf00      	nop
 8007388:	200008f6 	.word	0x200008f6

0800738c <__sinit>:
 800738c:	b510      	push	{r4, lr}
 800738e:	4604      	mov	r4, r0
 8007390:	f7ff fff0 	bl	8007374 <__sinit_lock_acquire>
 8007394:	69a3      	ldr	r3, [r4, #24]
 8007396:	b11b      	cbz	r3, 80073a0 <__sinit+0x14>
 8007398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800739c:	f7ff bff0 	b.w	8007380 <__sinit_lock_release>
 80073a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80073a4:	6523      	str	r3, [r4, #80]	; 0x50
 80073a6:	4b13      	ldr	r3, [pc, #76]	; (80073f4 <__sinit+0x68>)
 80073a8:	4a13      	ldr	r2, [pc, #76]	; (80073f8 <__sinit+0x6c>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80073ae:	42a3      	cmp	r3, r4
 80073b0:	bf04      	itt	eq
 80073b2:	2301      	moveq	r3, #1
 80073b4:	61a3      	streq	r3, [r4, #24]
 80073b6:	4620      	mov	r0, r4
 80073b8:	f000 f820 	bl	80073fc <__sfp>
 80073bc:	6060      	str	r0, [r4, #4]
 80073be:	4620      	mov	r0, r4
 80073c0:	f000 f81c 	bl	80073fc <__sfp>
 80073c4:	60a0      	str	r0, [r4, #8]
 80073c6:	4620      	mov	r0, r4
 80073c8:	f000 f818 	bl	80073fc <__sfp>
 80073cc:	2200      	movs	r2, #0
 80073ce:	60e0      	str	r0, [r4, #12]
 80073d0:	2104      	movs	r1, #4
 80073d2:	6860      	ldr	r0, [r4, #4]
 80073d4:	f7ff ff82 	bl	80072dc <std>
 80073d8:	68a0      	ldr	r0, [r4, #8]
 80073da:	2201      	movs	r2, #1
 80073dc:	2109      	movs	r1, #9
 80073de:	f7ff ff7d 	bl	80072dc <std>
 80073e2:	68e0      	ldr	r0, [r4, #12]
 80073e4:	2202      	movs	r2, #2
 80073e6:	2112      	movs	r1, #18
 80073e8:	f7ff ff78 	bl	80072dc <std>
 80073ec:	2301      	movs	r3, #1
 80073ee:	61a3      	str	r3, [r4, #24]
 80073f0:	e7d2      	b.n	8007398 <__sinit+0xc>
 80073f2:	bf00      	nop
 80073f4:	08007d94 	.word	0x08007d94
 80073f8:	08007325 	.word	0x08007325

080073fc <__sfp>:
 80073fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073fe:	4607      	mov	r7, r0
 8007400:	f7ff ffac 	bl	800735c <__sfp_lock_acquire>
 8007404:	4b1e      	ldr	r3, [pc, #120]	; (8007480 <__sfp+0x84>)
 8007406:	681e      	ldr	r6, [r3, #0]
 8007408:	69b3      	ldr	r3, [r6, #24]
 800740a:	b913      	cbnz	r3, 8007412 <__sfp+0x16>
 800740c:	4630      	mov	r0, r6
 800740e:	f7ff ffbd 	bl	800738c <__sinit>
 8007412:	3648      	adds	r6, #72	; 0x48
 8007414:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007418:	3b01      	subs	r3, #1
 800741a:	d503      	bpl.n	8007424 <__sfp+0x28>
 800741c:	6833      	ldr	r3, [r6, #0]
 800741e:	b30b      	cbz	r3, 8007464 <__sfp+0x68>
 8007420:	6836      	ldr	r6, [r6, #0]
 8007422:	e7f7      	b.n	8007414 <__sfp+0x18>
 8007424:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007428:	b9d5      	cbnz	r5, 8007460 <__sfp+0x64>
 800742a:	4b16      	ldr	r3, [pc, #88]	; (8007484 <__sfp+0x88>)
 800742c:	60e3      	str	r3, [r4, #12]
 800742e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007432:	6665      	str	r5, [r4, #100]	; 0x64
 8007434:	f7ff fc2a 	bl	8006c8c <__retarget_lock_init_recursive>
 8007438:	f7ff ff96 	bl	8007368 <__sfp_lock_release>
 800743c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007440:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007444:	6025      	str	r5, [r4, #0]
 8007446:	61a5      	str	r5, [r4, #24]
 8007448:	2208      	movs	r2, #8
 800744a:	4629      	mov	r1, r5
 800744c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007450:	f7fd faba 	bl	80049c8 <memset>
 8007454:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007458:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800745c:	4620      	mov	r0, r4
 800745e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007460:	3468      	adds	r4, #104	; 0x68
 8007462:	e7d9      	b.n	8007418 <__sfp+0x1c>
 8007464:	2104      	movs	r1, #4
 8007466:	4638      	mov	r0, r7
 8007468:	f7ff ff62 	bl	8007330 <__sfmoreglue>
 800746c:	4604      	mov	r4, r0
 800746e:	6030      	str	r0, [r6, #0]
 8007470:	2800      	cmp	r0, #0
 8007472:	d1d5      	bne.n	8007420 <__sfp+0x24>
 8007474:	f7ff ff78 	bl	8007368 <__sfp_lock_release>
 8007478:	230c      	movs	r3, #12
 800747a:	603b      	str	r3, [r7, #0]
 800747c:	e7ee      	b.n	800745c <__sfp+0x60>
 800747e:	bf00      	nop
 8007480:	08007d94 	.word	0x08007d94
 8007484:	ffff0001 	.word	0xffff0001

08007488 <_fwalk_reent>:
 8007488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800748c:	4606      	mov	r6, r0
 800748e:	4688      	mov	r8, r1
 8007490:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007494:	2700      	movs	r7, #0
 8007496:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800749a:	f1b9 0901 	subs.w	r9, r9, #1
 800749e:	d505      	bpl.n	80074ac <_fwalk_reent+0x24>
 80074a0:	6824      	ldr	r4, [r4, #0]
 80074a2:	2c00      	cmp	r4, #0
 80074a4:	d1f7      	bne.n	8007496 <_fwalk_reent+0xe>
 80074a6:	4638      	mov	r0, r7
 80074a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074ac:	89ab      	ldrh	r3, [r5, #12]
 80074ae:	2b01      	cmp	r3, #1
 80074b0:	d907      	bls.n	80074c2 <_fwalk_reent+0x3a>
 80074b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80074b6:	3301      	adds	r3, #1
 80074b8:	d003      	beq.n	80074c2 <_fwalk_reent+0x3a>
 80074ba:	4629      	mov	r1, r5
 80074bc:	4630      	mov	r0, r6
 80074be:	47c0      	blx	r8
 80074c0:	4307      	orrs	r7, r0
 80074c2:	3568      	adds	r5, #104	; 0x68
 80074c4:	e7e9      	b.n	800749a <_fwalk_reent+0x12>

080074c6 <__swhatbuf_r>:
 80074c6:	b570      	push	{r4, r5, r6, lr}
 80074c8:	460e      	mov	r6, r1
 80074ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074ce:	2900      	cmp	r1, #0
 80074d0:	b096      	sub	sp, #88	; 0x58
 80074d2:	4614      	mov	r4, r2
 80074d4:	461d      	mov	r5, r3
 80074d6:	da08      	bge.n	80074ea <__swhatbuf_r+0x24>
 80074d8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80074dc:	2200      	movs	r2, #0
 80074de:	602a      	str	r2, [r5, #0]
 80074e0:	061a      	lsls	r2, r3, #24
 80074e2:	d410      	bmi.n	8007506 <__swhatbuf_r+0x40>
 80074e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074e8:	e00e      	b.n	8007508 <__swhatbuf_r+0x42>
 80074ea:	466a      	mov	r2, sp
 80074ec:	f000 f8fa 	bl	80076e4 <_fstat_r>
 80074f0:	2800      	cmp	r0, #0
 80074f2:	dbf1      	blt.n	80074d8 <__swhatbuf_r+0x12>
 80074f4:	9a01      	ldr	r2, [sp, #4]
 80074f6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80074fa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80074fe:	425a      	negs	r2, r3
 8007500:	415a      	adcs	r2, r3
 8007502:	602a      	str	r2, [r5, #0]
 8007504:	e7ee      	b.n	80074e4 <__swhatbuf_r+0x1e>
 8007506:	2340      	movs	r3, #64	; 0x40
 8007508:	2000      	movs	r0, #0
 800750a:	6023      	str	r3, [r4, #0]
 800750c:	b016      	add	sp, #88	; 0x58
 800750e:	bd70      	pop	{r4, r5, r6, pc}

08007510 <__smakebuf_r>:
 8007510:	898b      	ldrh	r3, [r1, #12]
 8007512:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007514:	079d      	lsls	r5, r3, #30
 8007516:	4606      	mov	r6, r0
 8007518:	460c      	mov	r4, r1
 800751a:	d507      	bpl.n	800752c <__smakebuf_r+0x1c>
 800751c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007520:	6023      	str	r3, [r4, #0]
 8007522:	6123      	str	r3, [r4, #16]
 8007524:	2301      	movs	r3, #1
 8007526:	6163      	str	r3, [r4, #20]
 8007528:	b002      	add	sp, #8
 800752a:	bd70      	pop	{r4, r5, r6, pc}
 800752c:	ab01      	add	r3, sp, #4
 800752e:	466a      	mov	r2, sp
 8007530:	f7ff ffc9 	bl	80074c6 <__swhatbuf_r>
 8007534:	9900      	ldr	r1, [sp, #0]
 8007536:	4605      	mov	r5, r0
 8007538:	4630      	mov	r0, r6
 800753a:	f7fd fab9 	bl	8004ab0 <_malloc_r>
 800753e:	b948      	cbnz	r0, 8007554 <__smakebuf_r+0x44>
 8007540:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007544:	059a      	lsls	r2, r3, #22
 8007546:	d4ef      	bmi.n	8007528 <__smakebuf_r+0x18>
 8007548:	f023 0303 	bic.w	r3, r3, #3
 800754c:	f043 0302 	orr.w	r3, r3, #2
 8007550:	81a3      	strh	r3, [r4, #12]
 8007552:	e7e3      	b.n	800751c <__smakebuf_r+0xc>
 8007554:	4b0d      	ldr	r3, [pc, #52]	; (800758c <__smakebuf_r+0x7c>)
 8007556:	62b3      	str	r3, [r6, #40]	; 0x28
 8007558:	89a3      	ldrh	r3, [r4, #12]
 800755a:	6020      	str	r0, [r4, #0]
 800755c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007560:	81a3      	strh	r3, [r4, #12]
 8007562:	9b00      	ldr	r3, [sp, #0]
 8007564:	6163      	str	r3, [r4, #20]
 8007566:	9b01      	ldr	r3, [sp, #4]
 8007568:	6120      	str	r0, [r4, #16]
 800756a:	b15b      	cbz	r3, 8007584 <__smakebuf_r+0x74>
 800756c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007570:	4630      	mov	r0, r6
 8007572:	f000 f8c9 	bl	8007708 <_isatty_r>
 8007576:	b128      	cbz	r0, 8007584 <__smakebuf_r+0x74>
 8007578:	89a3      	ldrh	r3, [r4, #12]
 800757a:	f023 0303 	bic.w	r3, r3, #3
 800757e:	f043 0301 	orr.w	r3, r3, #1
 8007582:	81a3      	strh	r3, [r4, #12]
 8007584:	89a0      	ldrh	r0, [r4, #12]
 8007586:	4305      	orrs	r5, r0
 8007588:	81a5      	strh	r5, [r4, #12]
 800758a:	e7cd      	b.n	8007528 <__smakebuf_r+0x18>
 800758c:	08007325 	.word	0x08007325

08007590 <_raise_r>:
 8007590:	291f      	cmp	r1, #31
 8007592:	b538      	push	{r3, r4, r5, lr}
 8007594:	4604      	mov	r4, r0
 8007596:	460d      	mov	r5, r1
 8007598:	d904      	bls.n	80075a4 <_raise_r+0x14>
 800759a:	2316      	movs	r3, #22
 800759c:	6003      	str	r3, [r0, #0]
 800759e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80075a2:	bd38      	pop	{r3, r4, r5, pc}
 80075a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80075a6:	b112      	cbz	r2, 80075ae <_raise_r+0x1e>
 80075a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80075ac:	b94b      	cbnz	r3, 80075c2 <_raise_r+0x32>
 80075ae:	4620      	mov	r0, r4
 80075b0:	f000 f830 	bl	8007614 <_getpid_r>
 80075b4:	462a      	mov	r2, r5
 80075b6:	4601      	mov	r1, r0
 80075b8:	4620      	mov	r0, r4
 80075ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075be:	f000 b817 	b.w	80075f0 <_kill_r>
 80075c2:	2b01      	cmp	r3, #1
 80075c4:	d00a      	beq.n	80075dc <_raise_r+0x4c>
 80075c6:	1c59      	adds	r1, r3, #1
 80075c8:	d103      	bne.n	80075d2 <_raise_r+0x42>
 80075ca:	2316      	movs	r3, #22
 80075cc:	6003      	str	r3, [r0, #0]
 80075ce:	2001      	movs	r0, #1
 80075d0:	e7e7      	b.n	80075a2 <_raise_r+0x12>
 80075d2:	2400      	movs	r4, #0
 80075d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80075d8:	4628      	mov	r0, r5
 80075da:	4798      	blx	r3
 80075dc:	2000      	movs	r0, #0
 80075de:	e7e0      	b.n	80075a2 <_raise_r+0x12>

080075e0 <raise>:
 80075e0:	4b02      	ldr	r3, [pc, #8]	; (80075ec <raise+0xc>)
 80075e2:	4601      	mov	r1, r0
 80075e4:	6818      	ldr	r0, [r3, #0]
 80075e6:	f7ff bfd3 	b.w	8007590 <_raise_r>
 80075ea:	bf00      	nop
 80075ec:	200005e4 	.word	0x200005e4

080075f0 <_kill_r>:
 80075f0:	b538      	push	{r3, r4, r5, lr}
 80075f2:	4d07      	ldr	r5, [pc, #28]	; (8007610 <_kill_r+0x20>)
 80075f4:	2300      	movs	r3, #0
 80075f6:	4604      	mov	r4, r0
 80075f8:	4608      	mov	r0, r1
 80075fa:	4611      	mov	r1, r2
 80075fc:	602b      	str	r3, [r5, #0]
 80075fe:	f7fa f801 	bl	8001604 <_kill>
 8007602:	1c43      	adds	r3, r0, #1
 8007604:	d102      	bne.n	800760c <_kill_r+0x1c>
 8007606:	682b      	ldr	r3, [r5, #0]
 8007608:	b103      	cbz	r3, 800760c <_kill_r+0x1c>
 800760a:	6023      	str	r3, [r4, #0]
 800760c:	bd38      	pop	{r3, r4, r5, pc}
 800760e:	bf00      	nop
 8007610:	200008f0 	.word	0x200008f0

08007614 <_getpid_r>:
 8007614:	f7f9 bfee 	b.w	80015f4 <_getpid>

08007618 <__sread>:
 8007618:	b510      	push	{r4, lr}
 800761a:	460c      	mov	r4, r1
 800761c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007620:	f000 f894 	bl	800774c <_read_r>
 8007624:	2800      	cmp	r0, #0
 8007626:	bfab      	itete	ge
 8007628:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800762a:	89a3      	ldrhlt	r3, [r4, #12]
 800762c:	181b      	addge	r3, r3, r0
 800762e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007632:	bfac      	ite	ge
 8007634:	6563      	strge	r3, [r4, #84]	; 0x54
 8007636:	81a3      	strhlt	r3, [r4, #12]
 8007638:	bd10      	pop	{r4, pc}

0800763a <__swrite>:
 800763a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800763e:	461f      	mov	r7, r3
 8007640:	898b      	ldrh	r3, [r1, #12]
 8007642:	05db      	lsls	r3, r3, #23
 8007644:	4605      	mov	r5, r0
 8007646:	460c      	mov	r4, r1
 8007648:	4616      	mov	r6, r2
 800764a:	d505      	bpl.n	8007658 <__swrite+0x1e>
 800764c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007650:	2302      	movs	r3, #2
 8007652:	2200      	movs	r2, #0
 8007654:	f000 f868 	bl	8007728 <_lseek_r>
 8007658:	89a3      	ldrh	r3, [r4, #12]
 800765a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800765e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007662:	81a3      	strh	r3, [r4, #12]
 8007664:	4632      	mov	r2, r6
 8007666:	463b      	mov	r3, r7
 8007668:	4628      	mov	r0, r5
 800766a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800766e:	f000 b817 	b.w	80076a0 <_write_r>

08007672 <__sseek>:
 8007672:	b510      	push	{r4, lr}
 8007674:	460c      	mov	r4, r1
 8007676:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800767a:	f000 f855 	bl	8007728 <_lseek_r>
 800767e:	1c43      	adds	r3, r0, #1
 8007680:	89a3      	ldrh	r3, [r4, #12]
 8007682:	bf15      	itete	ne
 8007684:	6560      	strne	r0, [r4, #84]	; 0x54
 8007686:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800768a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800768e:	81a3      	strheq	r3, [r4, #12]
 8007690:	bf18      	it	ne
 8007692:	81a3      	strhne	r3, [r4, #12]
 8007694:	bd10      	pop	{r4, pc}

08007696 <__sclose>:
 8007696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800769a:	f000 b813 	b.w	80076c4 <_close_r>
	...

080076a0 <_write_r>:
 80076a0:	b538      	push	{r3, r4, r5, lr}
 80076a2:	4d07      	ldr	r5, [pc, #28]	; (80076c0 <_write_r+0x20>)
 80076a4:	4604      	mov	r4, r0
 80076a6:	4608      	mov	r0, r1
 80076a8:	4611      	mov	r1, r2
 80076aa:	2200      	movs	r2, #0
 80076ac:	602a      	str	r2, [r5, #0]
 80076ae:	461a      	mov	r2, r3
 80076b0:	f7f9 ffdf 	bl	8001672 <_write>
 80076b4:	1c43      	adds	r3, r0, #1
 80076b6:	d102      	bne.n	80076be <_write_r+0x1e>
 80076b8:	682b      	ldr	r3, [r5, #0]
 80076ba:	b103      	cbz	r3, 80076be <_write_r+0x1e>
 80076bc:	6023      	str	r3, [r4, #0]
 80076be:	bd38      	pop	{r3, r4, r5, pc}
 80076c0:	200008f0 	.word	0x200008f0

080076c4 <_close_r>:
 80076c4:	b538      	push	{r3, r4, r5, lr}
 80076c6:	4d06      	ldr	r5, [pc, #24]	; (80076e0 <_close_r+0x1c>)
 80076c8:	2300      	movs	r3, #0
 80076ca:	4604      	mov	r4, r0
 80076cc:	4608      	mov	r0, r1
 80076ce:	602b      	str	r3, [r5, #0]
 80076d0:	f7f9 ffeb 	bl	80016aa <_close>
 80076d4:	1c43      	adds	r3, r0, #1
 80076d6:	d102      	bne.n	80076de <_close_r+0x1a>
 80076d8:	682b      	ldr	r3, [r5, #0]
 80076da:	b103      	cbz	r3, 80076de <_close_r+0x1a>
 80076dc:	6023      	str	r3, [r4, #0]
 80076de:	bd38      	pop	{r3, r4, r5, pc}
 80076e0:	200008f0 	.word	0x200008f0

080076e4 <_fstat_r>:
 80076e4:	b538      	push	{r3, r4, r5, lr}
 80076e6:	4d07      	ldr	r5, [pc, #28]	; (8007704 <_fstat_r+0x20>)
 80076e8:	2300      	movs	r3, #0
 80076ea:	4604      	mov	r4, r0
 80076ec:	4608      	mov	r0, r1
 80076ee:	4611      	mov	r1, r2
 80076f0:	602b      	str	r3, [r5, #0]
 80076f2:	f7f9 ffe6 	bl	80016c2 <_fstat>
 80076f6:	1c43      	adds	r3, r0, #1
 80076f8:	d102      	bne.n	8007700 <_fstat_r+0x1c>
 80076fa:	682b      	ldr	r3, [r5, #0]
 80076fc:	b103      	cbz	r3, 8007700 <_fstat_r+0x1c>
 80076fe:	6023      	str	r3, [r4, #0]
 8007700:	bd38      	pop	{r3, r4, r5, pc}
 8007702:	bf00      	nop
 8007704:	200008f0 	.word	0x200008f0

08007708 <_isatty_r>:
 8007708:	b538      	push	{r3, r4, r5, lr}
 800770a:	4d06      	ldr	r5, [pc, #24]	; (8007724 <_isatty_r+0x1c>)
 800770c:	2300      	movs	r3, #0
 800770e:	4604      	mov	r4, r0
 8007710:	4608      	mov	r0, r1
 8007712:	602b      	str	r3, [r5, #0]
 8007714:	f7f9 ffe5 	bl	80016e2 <_isatty>
 8007718:	1c43      	adds	r3, r0, #1
 800771a:	d102      	bne.n	8007722 <_isatty_r+0x1a>
 800771c:	682b      	ldr	r3, [r5, #0]
 800771e:	b103      	cbz	r3, 8007722 <_isatty_r+0x1a>
 8007720:	6023      	str	r3, [r4, #0]
 8007722:	bd38      	pop	{r3, r4, r5, pc}
 8007724:	200008f0 	.word	0x200008f0

08007728 <_lseek_r>:
 8007728:	b538      	push	{r3, r4, r5, lr}
 800772a:	4d07      	ldr	r5, [pc, #28]	; (8007748 <_lseek_r+0x20>)
 800772c:	4604      	mov	r4, r0
 800772e:	4608      	mov	r0, r1
 8007730:	4611      	mov	r1, r2
 8007732:	2200      	movs	r2, #0
 8007734:	602a      	str	r2, [r5, #0]
 8007736:	461a      	mov	r2, r3
 8007738:	f7f9 ffde 	bl	80016f8 <_lseek>
 800773c:	1c43      	adds	r3, r0, #1
 800773e:	d102      	bne.n	8007746 <_lseek_r+0x1e>
 8007740:	682b      	ldr	r3, [r5, #0]
 8007742:	b103      	cbz	r3, 8007746 <_lseek_r+0x1e>
 8007744:	6023      	str	r3, [r4, #0]
 8007746:	bd38      	pop	{r3, r4, r5, pc}
 8007748:	200008f0 	.word	0x200008f0

0800774c <_read_r>:
 800774c:	b538      	push	{r3, r4, r5, lr}
 800774e:	4d07      	ldr	r5, [pc, #28]	; (800776c <_read_r+0x20>)
 8007750:	4604      	mov	r4, r0
 8007752:	4608      	mov	r0, r1
 8007754:	4611      	mov	r1, r2
 8007756:	2200      	movs	r2, #0
 8007758:	602a      	str	r2, [r5, #0]
 800775a:	461a      	mov	r2, r3
 800775c:	f7f9 ff6c 	bl	8001638 <_read>
 8007760:	1c43      	adds	r3, r0, #1
 8007762:	d102      	bne.n	800776a <_read_r+0x1e>
 8007764:	682b      	ldr	r3, [r5, #0]
 8007766:	b103      	cbz	r3, 800776a <_read_r+0x1e>
 8007768:	6023      	str	r3, [r4, #0]
 800776a:	bd38      	pop	{r3, r4, r5, pc}
 800776c:	200008f0 	.word	0x200008f0

08007770 <_init>:
 8007770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007772:	bf00      	nop
 8007774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007776:	bc08      	pop	{r3}
 8007778:	469e      	mov	lr, r3
 800777a:	4770      	bx	lr

0800777c <_fini>:
 800777c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800777e:	bf00      	nop
 8007780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007782:	bc08      	pop	{r3}
 8007784:	469e      	mov	lr, r3
 8007786:	4770      	bx	lr
