<dec f='dpdk_1805/drivers/net/e1000/e1000_ethdev.h' l='107'/>
<doc f='dpdk_1805/drivers/net/e1000/e1000_ethdev.h' l='101'>/*
 * TDBA/RDBA should be aligned on 16 byte boundary. But TDLEN/RDLEN should be
 * multiple of 128 bytes. So we align TDBA/RDBA on 128 byte boundary.
 * This will also optimize cache line size effect.
 * H/W supports up to cache line size 128.
 */</doc>
<use f='dpdk_1805/drivers/net/e1000/igb_rxtx.c' l='1541' u='c'/>
<use f='dpdk_1805/drivers/net/e1000/igb_rxtx.c' l='1736' u='c'/>
