<use f='tvm/src/target/llvm/codegen_amdgpu.cc' l='284' c='_ZN3tvm7codegen11BuildAMDGPUENS_8IRModuleENS_6TargetE'/>
<use f='tvm/src/target/llvm/codegen_amdgpu.cc' l='284' c='_ZN3tvm7codegen11BuildAMDGPUENS_8IRModuleENS_6TargetE'/>
<use f='tvm/src/target/llvm/codegen_amdgpu.cc' l='284' c='_ZN3tvm7codegen11BuildAMDGPUENS_8IRModuleENS_6TargetE'/>
<size>72</size>
<use f='tvm/src/target/llvm/codegen_hexagon.cc' l='571' c='_ZN3tvm7codegen12BuildHexagonENS_8IRModuleENS_6TargetE'/>
<size>72</size>
<use f='tvm/src/target/llvm/codegen_nvptx.cc' l='329' c='_ZN3tvm7codegen10BuildNVPTXENS_8IRModuleENS_6TargetE'/>
<use f='tvm/src/target/llvm/codegen_nvptx.cc' l='329' c='_ZN3tvm7codegen10BuildNVPTXENS_8IRModuleENS_6TargetE'/>
<size>72</size>
<use f='tvm/src/target/llvm/llvm_module.cc' l='244' c='_ZN3tvm7codegen14LLVMModuleNode9GetSourceERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<size>72</size>
