#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 29 09:38:08 2021
# Process ID: 21744
# Current directory: D:/example_Vivado/ECG_match/e203_ecg/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18252 D:\example_Vivado\ECG_match\e203_ecg\project_1\project_1.xpr
# Log file: D:/example_Vivado/ECG_match/e203_ecg/project_1/vivado.log
# Journal file: D:/example_Vivado/ECG_match/e203_ecg/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/example_Vivado/ECG_match/e203_ecg/design source/ECG_Axi_Lite_Top.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{D:/example_Vivado/ECG_match/e203_ecg/design source/axi_lite_S00_AXI.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{D:/example_Vivado/ECG_match/e203_ecg/design source/ECG_Top.v}}] -no_script -reset -force -quiet
remove_files  {{D:/example_Vivado/ECG_match/e203_ecg/design source/ECG_Axi_Lite_Top.v} {D:/example_Vivado/ECG_match/e203_ecg/design source/axi_lite_S00_AXI.v} {D:/example_Vivado/ECG_match/e203_ecg/design source/ECG_Top.v}}
update_compile_order -fileset sources_1
add_files -norecurse {D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Output_regfile.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/In_Out_Buffer.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/PEarray16_8.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/RCA_8bit.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Mem_Ctrl.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Weight_buffer.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Pooling8.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/SPU_ECG.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Relu8.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Pooling.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/multl.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Relu.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/ECG_Top.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Input_Regfile.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Configurator.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Pool2IOB.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/Output_regfile8_9.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_onlyv/u_PE.v}
update_compile_order -fileset sources_1
add_files -norecurse {D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_prj/axi_lite_S00_AXI.v D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/imports/ECG_acc9_prj/ECG_Axi_Lite_Top.v}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
launch_simulation
launch_simulation
report_ip_status -name ip_status 
add_files -norecurse D:/example_Vivado/ECG_match/e203_ecg/project_1/project_1.srcs/sources_ECG/ip/map_mem_gen_0/sim/map_mem_gen_0.v
update_compile_order -fileset sources_1
launch_simulation
source tb_top.tcl
update_compile_order -fileset sources_1
current_wave_config {Untitled 1}
add_wave {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/clk_cal}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/rst_cal_n}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/SPI_start}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/FC_OMap1}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/nn_layer_cnt}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/FC_OVld}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/u_ECG_Top/rd_done}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/FC_OMap1}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/nn_layer_cnt}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/FC_OVld}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/SPI_start}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_ACLK}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_ARESETN}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_AWADDR}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_AWPROT}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_AWVALID}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_AWREADY}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_WDATA}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_WSTRB}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_WVALID}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_WREADY}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_BRESP}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_BVALID}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_BREADY}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_ARADDR}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_ARPROT}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_ARVALID}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_ARREADY}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_RDATA}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_RRESP}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_RVALID}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/S_AXI_RREADY}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_awaddr}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_awready}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_wready}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_bresp}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_bvalid}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_araddr}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_arready}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_rdata}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_rresp}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/axi_rvalid}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/slv_reg0}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/slv_reg1}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/slv_reg2}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/slv_reg3}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/slv_reg4}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/slv_reg5}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/slv_reg6}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/slv_reg_rden}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/slv_reg_wren}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/reg_data_out}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_index}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/aw_en}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/ecg_finish}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/reg_cnt}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/byte_cnt}} {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/ecg/axi_lite_v1_0_S00_AXI_inst/wait_7clk}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/axi_arready}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/axi_arvalid}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/axi_rvalid}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv/axi_wvalid}} 
restart
run all
run all
save_wave_config {D:/example_Vivado/ECG_match/e203_ecg/project_1/tb_top_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/example_Vivado/ECG_match/e203_ecg/project_1/tb_top_behav.wcfg
set_property xsim.view D:/example_Vivado/ECG_match/e203_ecg/project_1/tb_top_behav.wcfg [get_filesets sim_1]
close_sim
