
s68562.h,2421
#define	uartaddr	25,824
struct regpair regpair27,881
struct uartdevice uartdevice58,2276
#define	CMR1_ASYNC	71,2447
#define CMR1_PARITY_OFF	72,2472
#define CMR1_PARITY_ON	73,2502
#define CMR1_FORCE_PARITY	74,2531
#define CMR1_EVEN_PARITY	75,2562
#define CMR1_ODD_PARITY	76,2592
#define CMR2_POLLED	82,2658
#define	CMR2_LOOP	83,2683
#define	TPR_2_STOP_BITS	89,2749
#define TPR_15_STOP_BITS	90,2779
#define TPR_1_STOP_BIT	91,2809
#define TPR_TX_ENABLE_RTS_CTL	93,2839
#define TPR_CTS_ENABLE_TX	94,2874
#define TPR_8_DATA_BITS	96,2906
#define TPR_7_DATA_BITS	97,2936
#define TPR_6_DATA_BITS	98,2966
#define TPR_5_DATA_BITS	99,2996
#define	TTR_CLOCKBRG	105,3066
#define TTR_9600_BAUD	106,3092
#define RPR_RX_RTS_CTL	112,3159
#define RPR_STRIP_PARITY	113,3188
#define RPR_DCD_ENABLE_RX	114,3218
#define	RPR_8_DATA_BITS	116,3250
#define RPR_6_DATA_BITS	117,3280
#define RPR_7_DATA_BITS	118,3310
#define RPR_5_DATA_BITS	119,3340
#define	RTR_CLOCKBRG	125,3407
#define OMR_TXRDY_FIFO_EMPTY	130,3478
#define OMR_ASSERT_DTR	131,3512
#define OMR_ASSERT_RTS	132,3541
#define PCR_RTS_NOT_SYNOUT	137,3608
#define	CCR_TCMD	143,3677
#define	CCR_RCMD	144,3724
#define	CCR_RESET	145,3789
#define	CCR_ENABLE	146,3857
#define	CCR_DISABLE	147,3906
#define	CCR_TBREAK	148,3975
#define	RSR_CHAR_CMP	154,4078
#define	RSR_RTS_NEG	155,4104
#define	RSR_OVERRUN	156,4129
#define	RSR_BRK_END	157,4154
#define	RSR_BRK_START	158,4179
#define	RSR_FRAME	159,4206
#define	RSR_PARITY	160,4229
#define	TRSR_TX_EMPTY	166,4306
#define	TRSR_CTS_UNDER	167,4333
#define	TRSR_BREAK_ACK	168,4361
#define	TRSR_DPLL_ERR	169,4389
#define	ICTSR_CTZERO	175,4468
#define	ICTSR_DDCD	176,4526
#define	ICTSR_DCTS	177,4586
#define ICTSR_DCD	178,4646
#define ICTSR_CTS	179,4702
#define ICTSR_GPI2	180,4758
#define ICTSR_RING	181,4825
#define	GSR_B_TXRDY	187,4926
#define	GSR_B_RXRDY	188,4951
#define	GSR_A_TXRDY	189,4976
#define	GSR_A_RXRDY	190,5001
#define	IER_DCD_CTS	196,5064
#define	IER_TX_RDY	197,5089
#define	IER_TRSR_73	198,5113
#define	IER_RX_RDY	199,5138
#define	IER_RSR_76	200,5162
#define	IER_RSR_54	201,5186
#define	IER_RSR_32	202,5210
#define	IER_RSR_10	203,5234
#define ICR_INTERLEAVE_B	209,5297
#define ICR_INTERLEAVE_A	210,5327
#define ICR_PRIORITY_B	211,5357
#define ICR_PRIORITY_A	212,5386
#define	ICR_VSTATUS	213,5415
#define	ICR_A_ENABLE	214,5441
#define	ICR_B_ENABLE	215,5468
