[{"DBLP title": "BlueDBM: an appliance for big data analytics.", "DBLP authors": ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "year": 2015, "MAG papers": [{"PaperId": 2020515441, "PaperTitle": "bluedbm an appliance for big data analytics", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 78, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", null, "massachusetts institute of technology", null, null]}], "source": "ES"}, {"DBLP title": "Towards sustainable in-situ server systems in the big data era.", "DBLP authors": ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "year": 2015, "MAG papers": [{"PaperId": 2144867138, "PaperTitle": "towards sustainable in situ server systems in the big data era", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of florida", "shanghai jiao tong university", "university of florida", "university of florida", "wuhan university of technology", "xi an jiaotong university", "university of florida", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers.", "DBLP authors": ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "year": 2015, "MAG papers": [{"PaperId": 2142801765, "PaperTitle": "djinn and tonic dnn as a service and its implications for future warehouse scale computers", "Year": 2015, "CitationCount": 47, "EstimatedCitation": 83, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps.", "DBLP authors": ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "year": 2015, "MAG papers": [{"PaperId": 2142119745, "PaperTitle": "a case for core assisted bottleneck acceleration in gpus enabling flexible data compression with assist warps", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 65, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Harmonia: balancing compute and memory power in high-performance GPUs.", "DBLP authors": ["Indrani Paul", "Wei Huang", "Manish Arora", "Sudhakar Yalamanchili"], "year": 2015, "MAG papers": [{"PaperId": 2091487920, "PaperTitle": "harmonia balancing compute and memory power in high performance gpus", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of california san diego", "advanced micro devices", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Redundant memory mappings for fast access to large memories.", "DBLP authors": ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adri\u00e1n Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "year": 2015, "MAG papers": [{"PaperId": 2146241244, "PaperTitle": "redundant memory mappings for fast access to large memories", "Year": 2015, "CitationCount": 35, "EstimatedCitation": 65, "Affiliations": ["university of wisconsin madison", "barcelona supercomputing center", "polytechnic university of catalonia", "polytechnic university of catalonia", "university of wisconsin madison", null, "barcelona supercomputing center", "microsoft", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Page overlays: an enhanced virtual memory framework to enable fine-grained memory management.", "DBLP authors": ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "year": 2015, "MAG papers": [{"PaperId": 2154142155, "PaperTitle": "page overlays an enhanced virtual memory framework to enable fine grained memory management", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["intel", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "intel", "microsoft", "carnegie mellon university", "microsoft"]}], "source": "ES"}, {"DBLP title": "ShiDianNao: shifting vision processing closer to the sensor.", "DBLP authors": ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "year": 2015, "MAG papers": [{"PaperId": 2067523571, "PaperTitle": "shidiannao shifting vision processing closer to the sensor", "Year": 2015, "CitationCount": 140, "EstimatedCitation": 274, "Affiliations": ["ecole polytechnique federale de lausanne", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "french institute for research in computer science and automation", "chinese academy of sciences", "chinese academy of sciences", "ecole polytechnique federale de lausanne", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "A scalable processing-in-memory accelerator for parallel graph processing.", "DBLP authors": ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "year": 2015, "MAG papers": [{"PaperId": 1981943579, "PaperTitle": "a scalable processing in memory accelerator for parallel graph processing", "Year": 2015, "CitationCount": 151, "EstimatedCitation": 282, "Affiliations": ["seoul national university", "carnegie mellon university", "seoul national university", "oracle corporation", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Efficient execution of memory access phases using dataflow specialization.", "DBLP authors": ["Chen-Han Ho", "Sung Jin Kim", "Karthikeyan Sankaralingam"], "year": 2015, "MAG papers": [{"PaperId": 2092741255, "PaperTitle": "efficient execution of memory access phases using dataflow specialization", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Data reorganization in memory using 3D-stacked DRAM.", "DBLP authors": ["Berkin Akin", "Franz Franchetti", "James C. Hoe"], "year": 2015, "MAG papers": [{"PaperId": 2078141470, "PaperTitle": "data reorganization in memory using 3d stacked dram", "Year": 2015, "CitationCount": 50, "EstimatedCitation": 90, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8.", "DBLP authors": ["Takuya Nakaike", "Rei Odaira", "Matthew Gaudet", "Maged M. Michael", "Hisanobu Tomari"], "year": 2015, "MAG papers": [{"PaperId": 2005064465, "PaperTitle": "quantitative comparison of hardware transactional memory for blue gene q zenterprise ec12 intel core and power8", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 60, "Affiliations": ["ibm", "ibm", "ibm", "university of tokyo", "ibm"]}], "source": "ES"}, {"DBLP title": "Profiling a warehouse-scale computer.", "DBLP authors": ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "year": 2015, "MAG papers": [{"PaperId": 2036895660, "PaperTitle": "profiling a warehouse scale computer", "Year": 2015, "CitationCount": 55, "EstimatedCitation": 133, "Affiliations": ["harvard university", "yahoo", "university of buenos aires", "google", "google", "harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "Computer performance microscopy with Shim.", "DBLP authors": ["Xi Yang", "Stephen M. Blackburn", "Kathryn S. McKinley"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Flexible software profiling of GPU architectures.", "DBLP authors": ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike O'Connor", "Stephen W. Keckler"], "year": 2015, "MAG papers": [{"PaperId": 2098290747, "PaperTitle": "flexible software profiling of gpu architectures", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of texas at austin", "nvidia", "nvidia", "nvidia", "university of california berkeley", "nvidia", "nvidia", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches.", "DBLP authors": ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "year": 2015, "MAG papers": [{"PaperId": 1995287338, "PaperTitle": "bear techniques for mitigating bandwidth bloat in gigascale dram caches", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "nvidia"]}], "source": "ES"}, {"DBLP title": "A fully associative, tagless DRAM cache.", "DBLP authors": ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "year": 2015, "MAG papers": [{"PaperId": 2808889488, "PaperTitle": "a fully associative tagless dram cache", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}, {"PaperId": 2036403064, "PaperTitle": "a fully associative tagless dram cache", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 57, "Affiliations": ["sungkyunkwan university", "pohang university of science and technology", "pohang university of science and technology", "sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university"]}], "source": "ES"}, {"DBLP title": "Multiple clone row DRAM: a low latency and area optimized DRAM.", "DBLP authors": ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "year": 2015, "MAG papers": [{"PaperId": 1988608967, "PaperTitle": "multiple clone row dram a low latency and area optimized dram", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["kaist", "sk hynix", "kaist", "kaist", "kaist", "kaist", "sk hynix"]}], "source": "ES"}, {"DBLP title": "Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions.", "DBLP authors": ["Ishwar Bhati", "Zeshan Chishti", "Shih-Lien Lu", "Bruce Jacob"], "year": 2015, "MAG papers": [{"PaperId": 2049504176, "PaperTitle": "flexible auto refresh enabling scalable and energy efficient dram refresh reductions", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["university of maryland college park", "intel", "oracle corporation", "intel"]}], "source": "ES"}, {"DBLP title": "Cost-effective speculative scheduling in high performance processors.", "DBLP authors": ["Arthur Perais", "Andr\u00e9 Seznec", "Pierre Michaud", "Andreas Sembrant", "Erik Hagersten"], "year": 2015, "MAG papers": [{"PaperId": 2000544790, "PaperTitle": "cost effective speculative scheduling in high performance processors", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["french institute for research in computer science and automation", "french institute for research in computer science and automation", "uppsala university", "french institute for research in computer science and automation", "uppsala university"]}], "source": "ES"}, {"DBLP title": "LaZy superscalar.", "DBLP authors": ["G\u00f6rkem Asilioglu", "Zhaoxiang Jin", "Murat K\u00f6ksal", "Omkar Javeri", "Soner \u00d6nder"], "year": 2015, "MAG papers": [{"PaperId": 2293318238, "PaperTitle": "lazy superscalar", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["michigan technological university", "michigan technological university", "michigan technological university", "michigan technological university", "michigan technological university"]}], "source": "ES"}, {"DBLP title": "The load slice core microarchitecture.", "DBLP authors": ["Trevor E. Carlson", "Wim Heirman", "Osman Allam", "Stefanos Kaxiras", "Lieven Eeckhout"], "year": 2015, "MAG papers": [{"PaperId": 1978301594, "PaperTitle": "the load slice core microarchitecture", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["intel", "ghent university", "uppsala university", "ghent university", "uppsala university"]}], "source": "ES"}, {"DBLP title": "Semantic locality and context-based prefetching using reinforcement learning.", "DBLP authors": ["Leeor Peled", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "year": 2015, "MAG papers": [{"PaperId": 2001420671, "PaperTitle": "semantic locality and context based prefetching using reinforcement learning", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology", "technion israel institute of technology"]}], "source": "ES"}, {"DBLP title": "Exploring the potential of heterogeneous von neumann/dataflow execution models.", "DBLP authors": ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam"], "year": 2015, "MAG papers": [{"PaperId": 2035924020, "PaperTitle": "exploring the potential of heterogeneous von neumann dataflow execution models", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "SHRINK: reducing the ISA complexity via instruction recycling.", "DBLP authors": ["Bruno Cardoso Lopes", "Rafael Auler", "Luiz Ramos", "Edson Borin", "Rodolfo Azevedo"], "year": 2015, "MAG papers": [{"PaperId": 2061693665, "PaperTitle": "shrink reducing the isa complexity via instruction recycling", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["state university of campinas", "state university of campinas", "state university of campinas", "state university of campinas", "state university of campinas"]}], "source": "ES"}, {"DBLP title": "Branch vanguard: decomposing branch functionality into prediction and resolution instructions.", "DBLP authors": ["Daniel S. McFarlin", "Craig B. Zilles"], "year": 2015, "MAG papers": [{"PaperId": 2022904337, "PaperTitle": "branch vanguard decomposing branch functionality into prediction and resolution instructions", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["carnegie mellon university", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture.", "DBLP authors": ["Junwhan Ahn", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "year": 2015, "MAG papers": [{"PaperId": 2086112773, "PaperTitle": "pim enabled instructions a low overhead locality aware processing in memory architecture", "Year": 2015, "CitationCount": 95, "EstimatedCitation": 172, "Affiliations": ["seoul national university", "seoul national university", "carnegie mellon university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "SLIP: reducing wire energy in the memory hierarchy.", "DBLP authors": ["Subhasis Das", "Tor M. Aamodt", "William J. Dally"], "year": 2015, "MAG papers": [{"PaperId": 2033646934, "PaperTitle": "slip reducing wire energy in the memory hierarchy", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["stanford university", "stanford university", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "CloudMonatt: an architecture for security health monitoring and attestation of virtual machines in cloud computing.", "DBLP authors": ["Tianwei Zhang", "Ruby B. Lee"], "year": 2015, "MAG papers": [{"PaperId": 1987459411, "PaperTitle": "cloudmonatt an architecture for security health monitoring and attestation of virtual machines in cloud computing", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Reducing world switches in virtualized environment with flexible cross-world calls.", "DBLP authors": ["Wenhao Li", "Yubin Xia", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "year": 2015, "MAG papers": [{"PaperId": 2106705612, "PaperTitle": "reducing world switches in virtualized environment with flexible cross world calls", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "ArMOR: defending against memory consistency model mismatches in heterogeneous architectures.", "DBLP authors": ["Daniel Lustig", "Caroline Trippel", "Michael Pellauer", "Margaret Martonosi"], "year": 2015, "MAG papers": [{"PaperId": 2086023529, "PaperTitle": "armor defending against memory consistency model mismatches in heterogeneous architectures", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["princeton university", "princeton university", "princeton university", "nvidia"]}], "source": "ES"}, {"DBLP title": "Clean: a race detector with cleaner semantics.", "DBLP authors": ["Cedomir Segulja", "Tarek S. Abdelrahman"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "MiSAR: minimalistic synchronization accelerator with resource overflow management.", "DBLP authors": ["Ching-Kai Liang", "Milos Prvulovic"], "year": 2015, "MAG papers": [{"PaperId": 1964332568, "PaperTitle": "misar minimalistic synchronization accelerator with resource overflow management", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Callback: efficient synchronization without invalidation with a directory just for spin-waiting.", "DBLP authors": ["Alberto Ros", "Stefanos Kaxiras"], "year": 2015, "MAG papers": [{"PaperId": 1981931980, "PaperTitle": "callback efficient synchronization without invalidation with a directory just for spin waiting", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of murcia", "uppsala university"]}], "source": "ES"}, {"DBLP title": "Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers.", "DBLP authors": ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "year": 2015, "MAG papers": [{"PaperId": 2111165502, "PaperTitle": "thermal time shifting leveraging phase change materials to reduce cooling costs in warehouse scale computers", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of california san diego", "university of michigan", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Heracles: improving resource efficiency at scale.", "DBLP authors": ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Christos Kozyrakis"], "year": 2015, "MAG papers": [{"PaperId": 2156077332, "PaperTitle": "heracles improving resource efficiency at scale", "Year": 2015, "CitationCount": 67, "EstimatedCitation": 151, "Affiliations": ["google", "stanford university", "stanford university", "google", "google"]}], "source": "ES"}, {"DBLP title": "HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy.", "DBLP authors": ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "year": 2015, "MAG papers": [{"PaperId": 2033284296, "PaperTitle": "heb deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of florida", "university of florida", "university of florida", "shanghai jiao tong university", "xi an jiaotong university", "xi an jiaotong university", "xi an jiaotong university", "xi an jiaotong university"]}], "source": "ES"}, {"DBLP title": "Architecting to achieve a billion requests per second throughput on a single key-value store server platform.", "DBLP authors": ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "year": 2015, "MAG papers": [{"PaperId": 1963656762, "PaperTitle": "architecting to achieve a billion requests per second throughput on a single key value store server platform", "Year": 2015, "CitationCount": 49, "EstimatedCitation": 81, "Affiliations": ["seoul national university", "seoul national university", "carnegie mellon university", "intel", "intel", "seoul national university", "carnegie mellon university", "intel", "carnegie mellon university", "intel"]}], "source": "ES"}, {"DBLP title": "A variable warp size architecture.", "DBLP authors": ["Timothy G. Rogers", "Daniel R. Johnson", "Mike O'Connor", "Stephen W. Keckler"], "year": 2015, "MAG papers": [{"PaperId": 1998886328, "PaperTitle": "a variable warp size architecture", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["nvidia", "university of texas at austin", "university of texas at austin", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Warped-compression: enabling power efficient GPUs through register compression.", "DBLP authors": ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "year": 2015, "MAG papers": [{"PaperId": 1991518265, "PaperTitle": "warped compression enabling power efficient gpus through register compression", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 63, "Affiliations": ["yonsei university", "university of southern california", "yonsei university", "university of southern california", "university of southern california", "yonsei university"]}], "source": "ES"}, {"DBLP title": "CAWA: coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads.", "DBLP authors": ["Shin-Ying Lee", "Akhil Arunkumar", "Carole-Jean Wu"], "year": 2015, "MAG papers": [{"PaperId": 2081583983, "PaperTitle": "cawa coordinated warp scheduling and cache prioritization for critical warp acceleration of gpgpu workloads", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs.", "DBLP authors": ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "year": 2015, "MAG papers": [{"PaperId": 2090278477, "PaperTitle": "dynamic thread block launch a lightweight execution mechanism to support irregular applications on gpus", "Year": 2015, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["nvidia", "georgia institute of technology", "georgia institute of technology", "nvidia"]}], "source": "ES"}, {"DBLP title": "DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules.", "DBLP authors": ["Feng Liu", "Heejin Ahn", "Stephen R. Beard", "Taewook Oh", "David I. August"], "year": 2015, "MAG papers": [{"PaperId": 2146558700, "PaperTitle": "dynaspam dynamic spatial architecture mapping using out of order instruction schedules", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["princeton university", "princeton university", "princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Rumba: an online quality management system for approximate computing.", "DBLP authors": ["Daya Shanker Khudia", "Babak Zamirai", "Mehrzad Samadi", "Scott A. Mahlke"], "year": 2015, "MAG papers": [{"PaperId": 2037898879, "PaperTitle": "rumba an online quality management system for approximate computing", "Year": 2015, "CitationCount": 34, "EstimatedCitation": 68, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Manycore network interfaces for in-memory rack-scale computing.", "DBLP authors": ["Alexandros Daglis", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "year": 2015, "MAG papers": [{"PaperId": 2124732514, "PaperTitle": "manycore network interfaces for in memory rack scale computing", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of edinburgh", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Unified address translation for memory-mapped SSDs with FlashMap.", "DBLP authors": ["Jian Huang", "Anirudh Badam", "Moinuddin K. Qureshi", "Karsten Schwan"], "year": 2015, "MAG papers": [{"PaperId": 2035752434, "PaperTitle": "unified address translation for memory mapped ssds with flashmap", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["microsoft", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "FASE: finding amplitude-modulated side-channel emanations.", "DBLP authors": ["Robert Locke Callan", "Alenka G. Zajic", "Milos Prvulovic"], "year": 2015, "MAG papers": [{"PaperId": 2013066047, "PaperTitle": "fase finding amplitude modulated side channel emanations", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Probable cause: the deanonymizing effects of approximate DRAM.", "DBLP authors": ["Amir Rahmati", "Matthew Hicks", "Daniel E. Holcomb", "Kevin Fu"], "year": 2015, "MAG papers": [{"PaperId": 2001041320, "PaperTitle": "probable cause the deanonymizing effects of approximate dram", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "PrORAM: dynamic prefetcher for oblivious RAM.", "DBLP authors": ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "year": 2015, "MAG papers": [{"PaperId": 2054688000, "PaperTitle": "proram dynamic prefetcher for oblivious ram", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["massachusetts institute of technology", "university of connecticut", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "MBus: an ultra-low power interconnect bus for next generation nanopower systems.", "DBLP authors": ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "year": 2015, "MAG papers": [{"PaperId": 2032758978, "PaperTitle": "mbus an ultra low power interconnect bus for next generation nanopower systems", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Accelerating asynchronous programs through event sneak peek.", "DBLP authors": ["Gaurav Chadha", "Scott A. Mahlke", "Satish Narayanasamy"], "year": 2015, "MAG papers": [{"PaperId": 2014138754, "PaperTitle": "accelerating asynchronous programs through event sneak peek", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "VIP: virtualizing IP chains on handheld platforms.", "DBLP authors": ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "year": 2015, "MAG papers": [{"PaperId": 1983096442, "PaperTitle": "vip virtualizing ip chains on handheld platforms", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "FaultHound: value-locality-based soft-fault tolerance.", "DBLP authors": ["Nitin", "Irith Pomeranz", "T. N. Vijaykumar"], "year": 2015, "MAG papers": [{"PaperId": 2048719401, "PaperTitle": "faulthound value locality based soft fault tolerance", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "COP: to compress and protect main memory.", "DBLP authors": ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2015, "MAG papers": [{"PaperId": 2095219408, "PaperTitle": "cop to compress and protect main memory", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Hi-fi playback: tolerating position errors in shift operations of racetrack memory.", "DBLP authors": ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "year": 2015, "MAG papers": [{"PaperId": 2055803638, "PaperTitle": "hi fi playback tolerating position errors in shift operations of racetrack memory", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["peking university", "peking university", "tsinghua university", "peking university", "tsinghua university", "peking university", "peking university", "peking university", "tsinghua university", "beihang university"]}], "source": "ES"}, {"DBLP title": "Stash: have your scratchpad and cache it too.", "DBLP authors": ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "year": 2015, "MAG papers": [{"PaperId": 2099912705, "PaperTitle": "stash have your scratchpad and cache it too", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures.", "DBLP authors": ["Lluc Alvarez", "Llu\u00eds Vilanova", "Miquel Moret\u00f3", "Marc Casas", "Marc Gonz\u00e1lez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguad\u00e9", "Mateo Valero"], "year": 2015, "MAG papers": [{"PaperId": 2031029774, "PaperTitle": "coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "barcelona supercomputing center", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "Fusion: design tradeoffs in coherent cache hierarchies for accelerators.", "DBLP authors": ["Snehasish Kumar", "Arrvindh Shriraman", "Naveen Vedula"], "year": 2015, "MAG papers": [{"PaperId": 2158190559, "PaperTitle": "fusion design tradeoffs in coherent cache hierarchies for accelerators", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["simon fraser university", "simon fraser university", "simon fraser university"]}], "source": "ES"}]