|mips_de2
f_clk => datapath:mips.f_clk
clk => datapath:mips.clk
clk => led_clk.DATAIN
set_pc => datapath:mips.set_pc
init_pc[0] => datapath:mips.pc_in[2]
init_pc[1] => datapath:mips.pc_in[3]
init_pc[2] => datapath:mips.pc_in[4]
init_pc[3] => datapath:mips.pc_in[5]
init_pc[4] => datapath:mips.pc_in[6]
init_pc[5] => datapath:mips.pc_in[7]
init_pc[6] => datapath:mips.pc_in[8]
init_pc[7] => datapath:mips.pc_in[9]
sel_out[0] => Equal0.IN7
sel_out[0] => Equal1.IN7
sel_out[0] => Equal2.IN7
sel_out[0] => Equal3.IN7
sel_out[0] => Equal4.IN7
sel_out[0] => Equal5.IN7
sel_out[0] => Equal6.IN7
sel_out[0] => Equal7.IN7
sel_out[0] => Equal8.IN7
sel_out[0] => Equal9.IN7
sel_out[1] => Equal0.IN6
sel_out[1] => Equal1.IN6
sel_out[1] => Equal2.IN6
sel_out[1] => Equal3.IN6
sel_out[1] => Equal4.IN6
sel_out[1] => Equal5.IN6
sel_out[1] => Equal6.IN6
sel_out[1] => Equal7.IN6
sel_out[1] => Equal8.IN6
sel_out[1] => Equal9.IN6
sel_out[2] => Equal0.IN5
sel_out[2] => Equal1.IN5
sel_out[2] => Equal2.IN5
sel_out[2] => Equal3.IN5
sel_out[2] => Equal4.IN5
sel_out[2] => Equal5.IN5
sel_out[2] => Equal6.IN5
sel_out[2] => Equal7.IN5
sel_out[2] => Equal8.IN5
sel_out[2] => Equal9.IN5
sel_out[3] => Equal0.IN4
sel_out[3] => Equal1.IN4
sel_out[3] => Equal2.IN4
sel_out[3] => Equal3.IN4
sel_out[3] => Equal4.IN4
sel_out[3] => Equal5.IN4
sel_out[3] => Equal6.IN4
sel_out[3] => Equal7.IN4
sel_out[3] => Equal8.IN4
sel_out[3] => Equal9.IN4
hexas[0] <= hex_conv:hex0.saida[0]
hexas[1] <= hex_conv:hex0.saida[1]
hexas[2] <= hex_conv:hex0.saida[2]
hexas[3] <= hex_conv:hex0.saida[3]
hexas[4] <= hex_conv:hex0.saida[4]
hexas[5] <= hex_conv:hex0.saida[5]
hexas[6] <= hex_conv:hex0.saida[6]
hexas[7] <= hex_conv:hex1.saida[0]
hexas[8] <= hex_conv:hex1.saida[1]
hexas[9] <= hex_conv:hex1.saida[2]
hexas[10] <= hex_conv:hex1.saida[3]
hexas[11] <= hex_conv:hex1.saida[4]
hexas[12] <= hex_conv:hex1.saida[5]
hexas[13] <= hex_conv:hex1.saida[6]
hexas[14] <= hex_conv:hex2.saida[0]
hexas[15] <= hex_conv:hex2.saida[1]
hexas[16] <= hex_conv:hex2.saida[2]
hexas[17] <= hex_conv:hex2.saida[3]
hexas[18] <= hex_conv:hex2.saida[4]
hexas[19] <= hex_conv:hex2.saida[5]
hexas[20] <= hex_conv:hex2.saida[6]
hexas[21] <= hex_conv:hex3.saida[0]
hexas[22] <= hex_conv:hex3.saida[1]
hexas[23] <= hex_conv:hex3.saida[2]
hexas[24] <= hex_conv:hex3.saida[3]
hexas[25] <= hex_conv:hex3.saida[4]
hexas[26] <= hex_conv:hex3.saida[5]
hexas[27] <= hex_conv:hex3.saida[6]
hexas[28] <= hex_conv:hex4.saida[0]
hexas[29] <= hex_conv:hex4.saida[1]
hexas[30] <= hex_conv:hex4.saida[2]
hexas[31] <= hex_conv:hex4.saida[3]
hexas[32] <= hex_conv:hex4.saida[4]
hexas[33] <= hex_conv:hex4.saida[5]
hexas[34] <= hex_conv:hex4.saida[6]
hexas[35] <= hex_conv:hex5.saida[0]
hexas[36] <= hex_conv:hex5.saida[1]
hexas[37] <= hex_conv:hex5.saida[2]
hexas[38] <= hex_conv:hex5.saida[3]
hexas[39] <= hex_conv:hex5.saida[4]
hexas[40] <= hex_conv:hex5.saida[5]
hexas[41] <= hex_conv:hex5.saida[6]
hexas[42] <= hex_conv:hex6.saida[0]
hexas[43] <= hex_conv:hex6.saida[1]
hexas[44] <= hex_conv:hex6.saida[2]
hexas[45] <= hex_conv:hex6.saida[3]
hexas[46] <= hex_conv:hex6.saida[4]
hexas[47] <= hex_conv:hex6.saida[5]
hexas[48] <= hex_conv:hex6.saida[6]
hexas[49] <= hex_conv:hex7.saida[0]
hexas[50] <= hex_conv:hex7.saida[1]
hexas[51] <= hex_conv:hex7.saida[2]
hexas[52] <= hex_conv:hex7.saida[3]
hexas[53] <= hex_conv:hex7.saida[4]
hexas[54] <= hex_conv:hex7.saida[5]
hexas[55] <= hex_conv:hex7.saida[6]
led_zero <= datapath:mips.s_Zero
led_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
controles[0] <= datapath:mips.s_controles[0]
controles[1] <= datapath:mips.s_controles[1]
controles[2] <= datapath:mips.s_controles[2]
controles[3] <= datapath:mips.s_controles[3]
controles[4] <= datapath:mips.s_controles[4]
controles[5] <= datapath:mips.s_controles[5]
controles[6] <= datapath:mips.s_controles[6]
controles[7] <= datapath:mips.s_controles[7]
controles[8] <= datapath:mips.s_controles[8]
controles[9] <= datapath:mips.s_controles[9]
controles[10] <= datapath:mips.s_controles[10]
controles[11] <= datapath:mips.s_controles[11]


|mips_de2|datapath:mips
set_pc => pcSrc[1].OUTPUTSELECT
set_pc => pcSrc[0].OUTPUTSELECT
f_clk => mi_rom:mi.clock
f_clk => md_ram:md.clock
clk => pipeIF_ID:pipeIF_ID0.clk
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
clk => pc[16].CLK
clk => pc[17].CLK
clk => pc[18].CLK
clk => pc[19].CLK
clk => pc[20].CLK
clk => pc[21].CLK
clk => pc[22].CLK
clk => pc[23].CLK
clk => pc[24].CLK
clk => pc[25].CLK
clk => pc[26].CLK
clk => pc[27].CLK
clk => pc[28].CLK
clk => pc[29].CLK
clk => pc[30].CLK
clk => pc[31].CLK
clk => breg:breg0.CLK
clk => pipeID_EX:pipeID_EX0.clk
clk => pipeEX_MEM:pipeEX_MEM0.clk
clk => pipeMEM_WB:pipeMEM_WB0.clk
pc_in[0] => pc_next[0].DATAB
pc_in[1] => pc_next[1].DATAB
pc_in[2] => pc_next[2].DATAB
pc_in[3] => pc_next[3].DATAB
pc_in[4] => pc_next[4].DATAB
pc_in[5] => pc_next[5].DATAB
pc_in[6] => pc_next[6].DATAB
pc_in[7] => pc_next[7].DATAB
pc_in[8] => pc_next[8].DATAB
pc_in[9] => pc_next[9].DATAB
pc_in[10] => pc_next[10].DATAB
pc_in[11] => pc_next[11].DATAB
pc_in[12] => pc_next[12].DATAB
pc_in[13] => pc_next[13].DATAB
pc_in[14] => pc_next[14].DATAB
pc_in[15] => pc_next[15].DATAB
pc_in[16] => pc_next[16].DATAB
pc_in[17] => pc_next[17].DATAB
pc_in[18] => pc_next[18].DATAB
pc_in[19] => pc_next[19].DATAB
pc_in[20] => pc_next[20].DATAB
pc_in[21] => pc_next[21].DATAB
pc_in[22] => pc_next[22].DATAB
pc_in[23] => pc_next[23].DATAB
pc_in[24] => pc_next[24].DATAB
pc_in[25] => pc_next[25].DATAB
pc_in[26] => pc_next[26].DATAB
pc_in[27] => pc_next[27].DATAB
pc_in[28] => pc_next[28].DATAB
pc_in[29] => pc_next[29].DATAB
pc_in[30] => pc_next[30].DATAB
pc_in[31] => pc_next[31].DATAB
pc_out[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
s_mi[0] <= mi_rom:mi.q[0]
s_mi[1] <= mi_rom:mi.q[1]
s_mi[2] <= mi_rom:mi.q[2]
s_mi[3] <= mi_rom:mi.q[3]
s_mi[4] <= mi_rom:mi.q[4]
s_mi[5] <= mi_rom:mi.q[5]
s_mi[6] <= mi_rom:mi.q[6]
s_mi[7] <= mi_rom:mi.q[7]
s_mi[8] <= mi_rom:mi.q[8]
s_mi[9] <= mi_rom:mi.q[9]
s_mi[10] <= mi_rom:mi.q[10]
s_mi[11] <= mi_rom:mi.q[11]
s_mi[12] <= mi_rom:mi.q[12]
s_mi[13] <= mi_rom:mi.q[13]
s_mi[14] <= mi_rom:mi.q[14]
s_mi[15] <= mi_rom:mi.q[15]
s_mi[16] <= mi_rom:mi.q[16]
s_mi[17] <= mi_rom:mi.q[17]
s_mi[18] <= mi_rom:mi.q[18]
s_mi[19] <= mi_rom:mi.q[19]
s_mi[20] <= mi_rom:mi.q[20]
s_mi[21] <= mi_rom:mi.q[21]
s_mi[22] <= mi_rom:mi.q[22]
s_mi[23] <= mi_rom:mi.q[23]
s_mi[24] <= mi_rom:mi.q[24]
s_mi[25] <= mi_rom:mi.q[25]
s_mi[26] <= mi_rom:mi.q[26]
s_mi[27] <= mi_rom:mi.q[27]
s_mi[28] <= mi_rom:mi.q[28]
s_mi[29] <= mi_rom:mi.q[29]
s_mi[30] <= mi_rom:mi.q[30]
s_mi[31] <= mi_rom:mi.q[31]
s_regA[0] <= breg:breg0.saidaA[0]
s_regA[1] <= breg:breg0.saidaA[1]
s_regA[2] <= breg:breg0.saidaA[2]
s_regA[3] <= breg:breg0.saidaA[3]
s_regA[4] <= breg:breg0.saidaA[4]
s_regA[5] <= breg:breg0.saidaA[5]
s_regA[6] <= breg:breg0.saidaA[6]
s_regA[7] <= breg:breg0.saidaA[7]
s_regA[8] <= breg:breg0.saidaA[8]
s_regA[9] <= breg:breg0.saidaA[9]
s_regA[10] <= breg:breg0.saidaA[10]
s_regA[11] <= breg:breg0.saidaA[11]
s_regA[12] <= breg:breg0.saidaA[12]
s_regA[13] <= breg:breg0.saidaA[13]
s_regA[14] <= breg:breg0.saidaA[14]
s_regA[15] <= breg:breg0.saidaA[15]
s_regA[16] <= breg:breg0.saidaA[16]
s_regA[17] <= breg:breg0.saidaA[17]
s_regA[18] <= breg:breg0.saidaA[18]
s_regA[19] <= breg:breg0.saidaA[19]
s_regA[20] <= breg:breg0.saidaA[20]
s_regA[21] <= breg:breg0.saidaA[21]
s_regA[22] <= breg:breg0.saidaA[22]
s_regA[23] <= breg:breg0.saidaA[23]
s_regA[24] <= breg:breg0.saidaA[24]
s_regA[25] <= breg:breg0.saidaA[25]
s_regA[26] <= breg:breg0.saidaA[26]
s_regA[27] <= breg:breg0.saidaA[27]
s_regA[28] <= breg:breg0.saidaA[28]
s_regA[29] <= breg:breg0.saidaA[29]
s_regA[30] <= breg:breg0.saidaA[30]
s_regA[31] <= breg:breg0.saidaA[31]
s_regB[0] <= breg:breg0.saidaB[0]
s_regB[1] <= breg:breg0.saidaB[1]
s_regB[2] <= breg:breg0.saidaB[2]
s_regB[3] <= breg:breg0.saidaB[3]
s_regB[4] <= breg:breg0.saidaB[4]
s_regB[5] <= breg:breg0.saidaB[5]
s_regB[6] <= breg:breg0.saidaB[6]
s_regB[7] <= breg:breg0.saidaB[7]
s_regB[8] <= breg:breg0.saidaB[8]
s_regB[9] <= breg:breg0.saidaB[9]
s_regB[10] <= breg:breg0.saidaB[10]
s_regB[11] <= breg:breg0.saidaB[11]
s_regB[12] <= breg:breg0.saidaB[12]
s_regB[13] <= breg:breg0.saidaB[13]
s_regB[14] <= breg:breg0.saidaB[14]
s_regB[15] <= breg:breg0.saidaB[15]
s_regB[16] <= breg:breg0.saidaB[16]
s_regB[17] <= breg:breg0.saidaB[17]
s_regB[18] <= breg:breg0.saidaB[18]
s_regB[19] <= breg:breg0.saidaB[19]
s_regB[20] <= breg:breg0.saidaB[20]
s_regB[21] <= breg:breg0.saidaB[21]
s_regB[22] <= breg:breg0.saidaB[22]
s_regB[23] <= breg:breg0.saidaB[23]
s_regB[24] <= breg:breg0.saidaB[24]
s_regB[25] <= breg:breg0.saidaB[25]
s_regB[26] <= breg:breg0.saidaB[26]
s_regB[27] <= breg:breg0.saidaB[27]
s_regB[28] <= breg:breg0.saidaB[28]
s_regB[29] <= breg:breg0.saidaB[29]
s_regB[30] <= breg:breg0.saidaB[30]
s_regB[31] <= breg:breg0.saidaB[31]
s_ULA[0] <= ULA:ula0.Z[0]
s_ULA[1] <= ULA:ula0.Z[1]
s_ULA[2] <= ULA:ula0.Z[2]
s_ULA[3] <= ULA:ula0.Z[3]
s_ULA[4] <= ULA:ula0.Z[4]
s_ULA[5] <= ULA:ula0.Z[5]
s_ULA[6] <= ULA:ula0.Z[6]
s_ULA[7] <= ULA:ula0.Z[7]
s_ULA[8] <= ULA:ula0.Z[8]
s_ULA[9] <= ULA:ula0.Z[9]
s_ULA[10] <= ULA:ula0.Z[10]
s_ULA[11] <= ULA:ula0.Z[11]
s_ULA[12] <= ULA:ula0.Z[12]
s_ULA[13] <= ULA:ula0.Z[13]
s_ULA[14] <= ULA:ula0.Z[14]
s_ULA[15] <= ULA:ula0.Z[15]
s_ULA[16] <= ULA:ula0.Z[16]
s_ULA[17] <= ULA:ula0.Z[17]
s_ULA[18] <= ULA:ula0.Z[18]
s_ULA[19] <= ULA:ula0.Z[19]
s_ULA[20] <= ULA:ula0.Z[20]
s_ULA[21] <= ULA:ula0.Z[21]
s_ULA[22] <= ULA:ula0.Z[22]
s_ULA[23] <= ULA:ula0.Z[23]
s_ULA[24] <= ULA:ula0.Z[24]
s_ULA[25] <= ULA:ula0.Z[25]
s_ULA[26] <= ULA:ula0.Z[26]
s_ULA[27] <= ULA:ula0.Z[27]
s_ULA[28] <= ULA:ula0.Z[28]
s_ULA[29] <= ULA:ula0.Z[29]
s_ULA[30] <= ULA:ula0.Z[30]
s_ULA[31] <= ULA:ula0.Z[31]
s_pcbranchE[0] <= pipeID_EX:pipeID_EX0.pc_4E[0]
s_pcbranchE[1] <= pipeID_EX:pipeID_EX0.pc_4E[1]
s_pcbranchE[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_pcbranchE[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
s_Zero <= ULA:ula0.ZERO
s_MEM[0] <= md_ram:md.q[0]
s_MEM[1] <= md_ram:md.q[1]
s_MEM[2] <= md_ram:md.q[2]
s_MEM[3] <= md_ram:md.q[3]
s_MEM[4] <= md_ram:md.q[4]
s_MEM[5] <= md_ram:md.q[5]
s_MEM[6] <= md_ram:md.q[6]
s_MEM[7] <= md_ram:md.q[7]
s_MEM[8] <= md_ram:md.q[8]
s_MEM[9] <= md_ram:md.q[9]
s_MEM[10] <= md_ram:md.q[10]
s_MEM[11] <= md_ram:md.q[11]
s_MEM[12] <= md_ram:md.q[12]
s_MEM[13] <= md_ram:md.q[13]
s_MEM[14] <= md_ram:md.q[14]
s_MEM[15] <= md_ram:md.q[15]
s_MEM[16] <= md_ram:md.q[16]
s_MEM[17] <= md_ram:md.q[17]
s_MEM[18] <= md_ram:md.q[18]
s_MEM[19] <= md_ram:md.q[19]
s_MEM[20] <= md_ram:md.q[20]
s_MEM[21] <= md_ram:md.q[21]
s_MEM[22] <= md_ram:md.q[22]
s_MEM[23] <= md_ram:md.q[23]
s_MEM[24] <= md_ram:md.q[24]
s_MEM[25] <= md_ram:md.q[25]
s_MEM[26] <= md_ram:md.q[26]
s_MEM[27] <= md_ram:md.q[27]
s_MEM[28] <= md_ram:md.q[28]
s_MEM[29] <= md_ram:md.q[29]
s_MEM[30] <= md_ram:md.q[30]
s_MEM[31] <= md_ram:md.q[31]
S_WDbreg[0] <= wdataWB[0].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[1] <= wdataWB[1].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[2] <= wdataWB[2].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[3] <= wdataWB[3].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[4] <= wdataWB[4].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[5] <= wdataWB[5].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[6] <= wdataWB[6].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[7] <= wdataWB[7].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[8] <= wdataWB[8].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[9] <= wdataWB[9].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[10] <= wdataWB[10].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[11] <= wdataWB[11].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[12] <= wdataWB[12].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[13] <= wdataWB[13].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[14] <= wdataWB[14].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[15] <= wdataWB[15].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[16] <= wdataWB[16].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[17] <= wdataWB[17].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[18] <= wdataWB[18].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[19] <= wdataWB[19].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[20] <= wdataWB[20].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[21] <= wdataWB[21].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[22] <= wdataWB[22].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[23] <= wdataWB[23].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[24] <= wdataWB[24].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[25] <= wdataWB[25].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[26] <= wdataWB[26].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[27] <= wdataWB[27].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[28] <= wdataWB[28].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[29] <= wdataWB[29].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[30] <= wdataWB[30].DB_MAX_OUTPUT_PORT_TYPE
S_WDbreg[31] <= wdataWB[31].DB_MAX_OUTPUT_PORT_TYPE
S_WRbreg[0] <= pipeMEM_WB:pipeMEM_WB0.WriteRegWB[0]
S_WRbreg[1] <= pipeMEM_WB:pipeMEM_WB0.WriteRegWB[1]
S_WRbreg[2] <= pipeMEM_WB:pipeMEM_WB0.WriteRegWB[2]
S_WRbreg[3] <= pipeMEM_WB:pipeMEM_WB0.WriteRegWB[3]
S_WRbreg[4] <= pipeMEM_WB:pipeMEM_WB0.WriteRegWB[4]
S_WDmem[0] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[0]
S_WDmem[1] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[1]
S_WDmem[2] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[2]
S_WDmem[3] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[3]
S_WDmem[4] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[4]
S_WDmem[5] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[5]
S_WDmem[6] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[6]
S_WDmem[7] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[7]
S_WDmem[8] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[8]
S_WDmem[9] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[9]
S_WDmem[10] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[10]
S_WDmem[11] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[11]
S_WDmem[12] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[12]
S_WDmem[13] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[13]
S_WDmem[14] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[14]
S_WDmem[15] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[15]
S_WDmem[16] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[16]
S_WDmem[17] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[17]
S_WDmem[18] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[18]
S_WDmem[19] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[19]
S_WDmem[20] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[20]
S_WDmem[21] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[21]
S_WDmem[22] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[22]
S_WDmem[23] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[23]
S_WDmem[24] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[24]
S_WDmem[25] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[25]
S_WDmem[26] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[26]
S_WDmem[27] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[27]
S_WDmem[28] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[28]
S_WDmem[29] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[29]
S_WDmem[30] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[30]
S_WDmem[31] <= pipeEX_MEM:pipeEX_MEM0.WriteDataM[31]
S_WRmem[0] <= pipeEX_MEM:pipeEX_MEM0.AluOutM[2]
S_WRmem[1] <= pipeEX_MEM:pipeEX_MEM0.AluOutM[3]
S_WRmem[2] <= pipeEX_MEM:pipeEX_MEM0.AluOutM[4]
S_WRmem[3] <= pipeEX_MEM:pipeEX_MEM0.AluOutM[5]
S_WRmem[4] <= pipeEX_MEM:pipeEX_MEM0.AluOutM[6]
S_WRmem[5] <= pipeEX_MEM:pipeEX_MEM0.AluOutM[7]
S_WRmem[6] <= pipeEX_MEM:pipeEX_MEM0.AluOutM[8]
S_WRmem[7] <= pipeEX_MEM:pipeEX_MEM0.AluOutM[9]
s_controles[0] <= pipeID_EX:pipeID_EX0.s_controlesE[0]
s_controles[1] <= pipeID_EX:pipeID_EX0.s_controlesE[1]
s_controles[2] <= pipeID_EX:pipeID_EX0.s_controlesE[2]
s_controles[3] <= pipeID_EX:pipeID_EX0.s_controlesE[3]
s_controles[4] <= pipeID_EX:pipeID_EX0.s_controlesE[4]
s_controles[5] <= pipeID_EX:pipeID_EX0.s_controlesE[5]
s_controles[6] <= pipeID_EX:pipeID_EX0.s_controlesE[6]
s_controles[7] <= pipeID_EX:pipeID_EX0.s_controlesE[7]
s_controles[8] <= pipeID_EX:pipeID_EX0.s_controlesE[8]
s_controles[9] <= pipeID_EX:pipeID_EX0.s_controlesE[9]
s_controles[10] <= pipeID_EX:pipeID_EX0.s_controlesE[10]
s_controles[11] <= pipeID_EX:pipeID_EX0.s_controlesE[11]


|mips_de2|datapath:mips|mi_rom:mi
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mips_de2|datapath:mips|mi_rom:mi|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6i71:auto_generated.address_a[0]
address_a[1] => altsyncram_6i71:auto_generated.address_a[1]
address_a[2] => altsyncram_6i71:auto_generated.address_a[2]
address_a[3] => altsyncram_6i71:auto_generated.address_a[3]
address_a[4] => altsyncram_6i71:auto_generated.address_a[4]
address_a[5] => altsyncram_6i71:auto_generated.address_a[5]
address_a[6] => altsyncram_6i71:auto_generated.address_a[6]
address_a[7] => altsyncram_6i71:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6i71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6i71:auto_generated.q_a[0]
q_a[1] <= altsyncram_6i71:auto_generated.q_a[1]
q_a[2] <= altsyncram_6i71:auto_generated.q_a[2]
q_a[3] <= altsyncram_6i71:auto_generated.q_a[3]
q_a[4] <= altsyncram_6i71:auto_generated.q_a[4]
q_a[5] <= altsyncram_6i71:auto_generated.q_a[5]
q_a[6] <= altsyncram_6i71:auto_generated.q_a[6]
q_a[7] <= altsyncram_6i71:auto_generated.q_a[7]
q_a[8] <= altsyncram_6i71:auto_generated.q_a[8]
q_a[9] <= altsyncram_6i71:auto_generated.q_a[9]
q_a[10] <= altsyncram_6i71:auto_generated.q_a[10]
q_a[11] <= altsyncram_6i71:auto_generated.q_a[11]
q_a[12] <= altsyncram_6i71:auto_generated.q_a[12]
q_a[13] <= altsyncram_6i71:auto_generated.q_a[13]
q_a[14] <= altsyncram_6i71:auto_generated.q_a[14]
q_a[15] <= altsyncram_6i71:auto_generated.q_a[15]
q_a[16] <= altsyncram_6i71:auto_generated.q_a[16]
q_a[17] <= altsyncram_6i71:auto_generated.q_a[17]
q_a[18] <= altsyncram_6i71:auto_generated.q_a[18]
q_a[19] <= altsyncram_6i71:auto_generated.q_a[19]
q_a[20] <= altsyncram_6i71:auto_generated.q_a[20]
q_a[21] <= altsyncram_6i71:auto_generated.q_a[21]
q_a[22] <= altsyncram_6i71:auto_generated.q_a[22]
q_a[23] <= altsyncram_6i71:auto_generated.q_a[23]
q_a[24] <= altsyncram_6i71:auto_generated.q_a[24]
q_a[25] <= altsyncram_6i71:auto_generated.q_a[25]
q_a[26] <= altsyncram_6i71:auto_generated.q_a[26]
q_a[27] <= altsyncram_6i71:auto_generated.q_a[27]
q_a[28] <= altsyncram_6i71:auto_generated.q_a[28]
q_a[29] <= altsyncram_6i71:auto_generated.q_a[29]
q_a[30] <= altsyncram_6i71:auto_generated.q_a[30]
q_a[31] <= altsyncram_6i71:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_de2|datapath:mips|mi_rom:mi|altsyncram:altsyncram_component|altsyncram_6i71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|mips_de2|datapath:mips|pipeIF_ID:pipeIF_ID0
instruction[0] => instr_out[0]~reg0.DATAIN
instruction[1] => instr_out[1]~reg0.DATAIN
instruction[2] => instr_out[2]~reg0.DATAIN
instruction[3] => instr_out[3]~reg0.DATAIN
instruction[4] => instr_out[4]~reg0.DATAIN
instruction[5] => instr_out[5]~reg0.DATAIN
instruction[6] => instr_out[6]~reg0.DATAIN
instruction[7] => instr_out[7]~reg0.DATAIN
instruction[8] => instr_out[8]~reg0.DATAIN
instruction[9] => instr_out[9]~reg0.DATAIN
instruction[10] => instr_out[10]~reg0.DATAIN
instruction[11] => instr_out[11]~reg0.DATAIN
instruction[12] => instr_out[12]~reg0.DATAIN
instruction[13] => instr_out[13]~reg0.DATAIN
instruction[14] => instr_out[14]~reg0.DATAIN
instruction[15] => instr_out[15]~reg0.DATAIN
instruction[16] => instr_out[16]~reg0.DATAIN
instruction[17] => instr_out[17]~reg0.DATAIN
instruction[18] => instr_out[18]~reg0.DATAIN
instruction[19] => instr_out[19]~reg0.DATAIN
instruction[20] => instr_out[20]~reg0.DATAIN
instruction[21] => instr_out[21]~reg0.DATAIN
instruction[22] => instr_out[22]~reg0.DATAIN
instruction[23] => instr_out[23]~reg0.DATAIN
instruction[24] => instr_out[24]~reg0.DATAIN
instruction[25] => instr_out[25]~reg0.DATAIN
instruction[26] => instr_out[26]~reg0.DATAIN
instruction[27] => instr_out[27]~reg0.DATAIN
instruction[28] => instr_out[28]~reg0.DATAIN
instruction[29] => instr_out[29]~reg0.DATAIN
instruction[30] => instr_out[30]~reg0.DATAIN
instruction[31] => instr_out[31]~reg0.DATAIN
pcplus4[0] => pc_out[0]~reg0.DATAIN
pcplus4[1] => pc_out[1]~reg0.DATAIN
pcplus4[2] => pc_out[2]~reg0.DATAIN
pcplus4[3] => pc_out[3]~reg0.DATAIN
pcplus4[4] => pc_out[4]~reg0.DATAIN
pcplus4[5] => pc_out[5]~reg0.DATAIN
pcplus4[6] => pc_out[6]~reg0.DATAIN
pcplus4[7] => pc_out[7]~reg0.DATAIN
pcplus4[8] => pc_out[8]~reg0.DATAIN
pcplus4[9] => pc_out[9]~reg0.DATAIN
pcplus4[10] => pc_out[10]~reg0.DATAIN
pcplus4[11] => pc_out[11]~reg0.DATAIN
pcplus4[12] => pc_out[12]~reg0.DATAIN
pcplus4[13] => pc_out[13]~reg0.DATAIN
pcplus4[14] => pc_out[14]~reg0.DATAIN
pcplus4[15] => pc_out[15]~reg0.DATAIN
pcplus4[16] => pc_out[16]~reg0.DATAIN
pcplus4[17] => pc_out[17]~reg0.DATAIN
pcplus4[18] => pc_out[18]~reg0.DATAIN
pcplus4[19] => pc_out[19]~reg0.DATAIN
pcplus4[20] => pc_out[20]~reg0.DATAIN
pcplus4[21] => pc_out[21]~reg0.DATAIN
pcplus4[22] => pc_out[22]~reg0.DATAIN
pcplus4[23] => pc_out[23]~reg0.DATAIN
pcplus4[24] => pc_out[24]~reg0.DATAIN
pcplus4[25] => pc_out[25]~reg0.DATAIN
pcplus4[26] => pc_out[26]~reg0.DATAIN
pcplus4[27] => pc_out[27]~reg0.DATAIN
pcplus4[28] => pc_out[28]~reg0.DATAIN
pcplus4[29] => pc_out[29]~reg0.DATAIN
pcplus4[30] => pc_out[30]~reg0.DATAIN
pcplus4[31] => pc_out[31]~reg0.DATAIN
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
clk => pc_out[16]~reg0.CLK
clk => pc_out[17]~reg0.CLK
clk => pc_out[18]~reg0.CLK
clk => pc_out[19]~reg0.CLK
clk => pc_out[20]~reg0.CLK
clk => pc_out[21]~reg0.CLK
clk => pc_out[22]~reg0.CLK
clk => pc_out[23]~reg0.CLK
clk => pc_out[24]~reg0.CLK
clk => pc_out[25]~reg0.CLK
clk => pc_out[26]~reg0.CLK
clk => pc_out[27]~reg0.CLK
clk => pc_out[28]~reg0.CLK
clk => pc_out[29]~reg0.CLK
clk => pc_out[30]~reg0.CLK
clk => pc_out[31]~reg0.CLK
clk => instr_out[0]~reg0.CLK
clk => instr_out[1]~reg0.CLK
clk => instr_out[2]~reg0.CLK
clk => instr_out[3]~reg0.CLK
clk => instr_out[4]~reg0.CLK
clk => instr_out[5]~reg0.CLK
clk => instr_out[6]~reg0.CLK
clk => instr_out[7]~reg0.CLK
clk => instr_out[8]~reg0.CLK
clk => instr_out[9]~reg0.CLK
clk => instr_out[10]~reg0.CLK
clk => instr_out[11]~reg0.CLK
clk => instr_out[12]~reg0.CLK
clk => instr_out[13]~reg0.CLK
clk => instr_out[14]~reg0.CLK
clk => instr_out[15]~reg0.CLK
clk => instr_out[16]~reg0.CLK
clk => instr_out[17]~reg0.CLK
clk => instr_out[18]~reg0.CLK
clk => instr_out[19]~reg0.CLK
clk => instr_out[20]~reg0.CLK
clk => instr_out[21]~reg0.CLK
clk => instr_out[22]~reg0.CLK
clk => instr_out[23]~reg0.CLK
clk => instr_out[24]~reg0.CLK
clk => instr_out[25]~reg0.CLK
clk => instr_out[26]~reg0.CLK
clk => instr_out[27]~reg0.CLK
clk => instr_out[28]~reg0.CLK
clk => instr_out[29]~reg0.CLK
clk => instr_out[30]~reg0.CLK
clk => instr_out[31]~reg0.CLK
instr_out[0] <= instr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[1] <= instr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[2] <= instr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[3] <= instr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[4] <= instr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[5] <= instr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[6] <= instr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[7] <= instr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[8] <= instr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[9] <= instr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[10] <= instr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[11] <= instr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[12] <= instr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[13] <= instr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[14] <= instr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[15] <= instr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[16] <= instr_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[17] <= instr_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[18] <= instr_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[19] <= instr_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[20] <= instr_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[21] <= instr_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[22] <= instr_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[23] <= instr_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[24] <= instr_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[25] <= instr_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[26] <= instr_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[27] <= instr_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[28] <= instr_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[29] <= instr_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[30] <= instr_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[31] <= instr_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_de2|datapath:mips|breg:breg0
addA[0] => registradores.RADDR
addA[1] => registradores.RADDR1
addA[2] => registradores.RADDR2
addA[3] => registradores.RADDR3
addA[4] => registradores.RADDR4
addB[0] => registradores.PORTBRADDR
addB[1] => registradores.PORTBRADDR1
addB[2] => registradores.PORTBRADDR2
addB[3] => registradores.PORTBRADDR3
addB[4] => registradores.PORTBRADDR4
addW[0] => registradores~4.DATAIN
addW[0] => Equal0.IN4
addW[0] => registradores.WADDR
addW[1] => registradores~3.DATAIN
addW[1] => Equal0.IN3
addW[1] => registradores.WADDR1
addW[2] => registradores~2.DATAIN
addW[2] => Equal0.IN2
addW[2] => registradores.WADDR2
addW[3] => registradores~1.DATAIN
addW[3] => Equal0.IN1
addW[3] => registradores.WADDR3
addW[4] => registradores~0.DATAIN
addW[4] => Equal0.IN0
addW[4] => registradores.WADDR4
saidaA[0] <= registradores.DATAOUT
saidaA[1] <= registradores.DATAOUT1
saidaA[2] <= registradores.DATAOUT2
saidaA[3] <= registradores.DATAOUT3
saidaA[4] <= registradores.DATAOUT4
saidaA[5] <= registradores.DATAOUT5
saidaA[6] <= registradores.DATAOUT6
saidaA[7] <= registradores.DATAOUT7
saidaA[8] <= registradores.DATAOUT8
saidaA[9] <= registradores.DATAOUT9
saidaA[10] <= registradores.DATAOUT10
saidaA[11] <= registradores.DATAOUT11
saidaA[12] <= registradores.DATAOUT12
saidaA[13] <= registradores.DATAOUT13
saidaA[14] <= registradores.DATAOUT14
saidaA[15] <= registradores.DATAOUT15
saidaA[16] <= registradores.DATAOUT16
saidaA[17] <= registradores.DATAOUT17
saidaA[18] <= registradores.DATAOUT18
saidaA[19] <= registradores.DATAOUT19
saidaA[20] <= registradores.DATAOUT20
saidaA[21] <= registradores.DATAOUT21
saidaA[22] <= registradores.DATAOUT22
saidaA[23] <= registradores.DATAOUT23
saidaA[24] <= registradores.DATAOUT24
saidaA[25] <= registradores.DATAOUT25
saidaA[26] <= registradores.DATAOUT26
saidaA[27] <= registradores.DATAOUT27
saidaA[28] <= registradores.DATAOUT28
saidaA[29] <= registradores.DATAOUT29
saidaA[30] <= registradores.DATAOUT30
saidaA[31] <= registradores.DATAOUT31
saidaB[0] <= registradores.PORTBDATAOUT
saidaB[1] <= registradores.PORTBDATAOUT1
saidaB[2] <= registradores.PORTBDATAOUT2
saidaB[3] <= registradores.PORTBDATAOUT3
saidaB[4] <= registradores.PORTBDATAOUT4
saidaB[5] <= registradores.PORTBDATAOUT5
saidaB[6] <= registradores.PORTBDATAOUT6
saidaB[7] <= registradores.PORTBDATAOUT7
saidaB[8] <= registradores.PORTBDATAOUT8
saidaB[9] <= registradores.PORTBDATAOUT9
saidaB[10] <= registradores.PORTBDATAOUT10
saidaB[11] <= registradores.PORTBDATAOUT11
saidaB[12] <= registradores.PORTBDATAOUT12
saidaB[13] <= registradores.PORTBDATAOUT13
saidaB[14] <= registradores.PORTBDATAOUT14
saidaB[15] <= registradores.PORTBDATAOUT15
saidaB[16] <= registradores.PORTBDATAOUT16
saidaB[17] <= registradores.PORTBDATAOUT17
saidaB[18] <= registradores.PORTBDATAOUT18
saidaB[19] <= registradores.PORTBDATAOUT19
saidaB[20] <= registradores.PORTBDATAOUT20
saidaB[21] <= registradores.PORTBDATAOUT21
saidaB[22] <= registradores.PORTBDATAOUT22
saidaB[23] <= registradores.PORTBDATAOUT23
saidaB[24] <= registradores.PORTBDATAOUT24
saidaB[25] <= registradores.PORTBDATAOUT25
saidaB[26] <= registradores.PORTBDATAOUT26
saidaB[27] <= registradores.PORTBDATAOUT27
saidaB[28] <= registradores.PORTBDATAOUT28
saidaB[29] <= registradores.PORTBDATAOUT29
saidaB[30] <= registradores.PORTBDATAOUT30
saidaB[31] <= registradores.PORTBDATAOUT31
wdata[0] => registradores~36.DATAIN
wdata[0] => registradores.DATAIN
wdata[1] => registradores~35.DATAIN
wdata[1] => registradores.DATAIN1
wdata[2] => registradores~34.DATAIN
wdata[2] => registradores.DATAIN2
wdata[3] => registradores~33.DATAIN
wdata[3] => registradores.DATAIN3
wdata[4] => registradores~32.DATAIN
wdata[4] => registradores.DATAIN4
wdata[5] => registradores~31.DATAIN
wdata[5] => registradores.DATAIN5
wdata[6] => registradores~30.DATAIN
wdata[6] => registradores.DATAIN6
wdata[7] => registradores~29.DATAIN
wdata[7] => registradores.DATAIN7
wdata[8] => registradores~28.DATAIN
wdata[8] => registradores.DATAIN8
wdata[9] => registradores~27.DATAIN
wdata[9] => registradores.DATAIN9
wdata[10] => registradores~26.DATAIN
wdata[10] => registradores.DATAIN10
wdata[11] => registradores~25.DATAIN
wdata[11] => registradores.DATAIN11
wdata[12] => registradores~24.DATAIN
wdata[12] => registradores.DATAIN12
wdata[13] => registradores~23.DATAIN
wdata[13] => registradores.DATAIN13
wdata[14] => registradores~22.DATAIN
wdata[14] => registradores.DATAIN14
wdata[15] => registradores~21.DATAIN
wdata[15] => registradores.DATAIN15
wdata[16] => registradores~20.DATAIN
wdata[16] => registradores.DATAIN16
wdata[17] => registradores~19.DATAIN
wdata[17] => registradores.DATAIN17
wdata[18] => registradores~18.DATAIN
wdata[18] => registradores.DATAIN18
wdata[19] => registradores~17.DATAIN
wdata[19] => registradores.DATAIN19
wdata[20] => registradores~16.DATAIN
wdata[20] => registradores.DATAIN20
wdata[21] => registradores~15.DATAIN
wdata[21] => registradores.DATAIN21
wdata[22] => registradores~14.DATAIN
wdata[22] => registradores.DATAIN22
wdata[23] => registradores~13.DATAIN
wdata[23] => registradores.DATAIN23
wdata[24] => registradores~12.DATAIN
wdata[24] => registradores.DATAIN24
wdata[25] => registradores~11.DATAIN
wdata[25] => registradores.DATAIN25
wdata[26] => registradores~10.DATAIN
wdata[26] => registradores.DATAIN26
wdata[27] => registradores~9.DATAIN
wdata[27] => registradores.DATAIN27
wdata[28] => registradores~8.DATAIN
wdata[28] => registradores.DATAIN28
wdata[29] => registradores~7.DATAIN
wdata[29] => registradores.DATAIN29
wdata[30] => registradores~6.DATAIN
wdata[30] => registradores.DATAIN30
wdata[31] => registradores~5.DATAIN
wdata[31] => registradores.DATAIN31
writeEnable => registradores.OUTPUTSELECT
CLK => registradores~37.CLK
CLK => registradores~0.CLK
CLK => registradores~1.CLK
CLK => registradores~2.CLK
CLK => registradores~3.CLK
CLK => registradores~4.CLK
CLK => registradores~5.CLK
CLK => registradores~6.CLK
CLK => registradores~7.CLK
CLK => registradores~8.CLK
CLK => registradores~9.CLK
CLK => registradores~10.CLK
CLK => registradores~11.CLK
CLK => registradores~12.CLK
CLK => registradores~13.CLK
CLK => registradores~14.CLK
CLK => registradores~15.CLK
CLK => registradores~16.CLK
CLK => registradores~17.CLK
CLK => registradores~18.CLK
CLK => registradores~19.CLK
CLK => registradores~20.CLK
CLK => registradores~21.CLK
CLK => registradores~22.CLK
CLK => registradores~23.CLK
CLK => registradores~24.CLK
CLK => registradores~25.CLK
CLK => registradores~26.CLK
CLK => registradores~27.CLK
CLK => registradores~28.CLK
CLK => registradores~29.CLK
CLK => registradores~30.CLK
CLK => registradores~31.CLK
CLK => registradores~32.CLK
CLK => registradores~33.CLK
CLK => registradores~34.CLK
CLK => registradores~35.CLK
CLK => registradores~36.CLK
CLK => registradores.CLK0


|mips_de2|datapath:mips|sign_extender:sgn0
A[0] => Y[0].DATAIN
A[1] => Y[1].DATAIN
A[2] => Y[2].DATAIN
A[3] => Y[3].DATAIN
A[4] => Y[4].DATAIN
A[5] => Y[5].DATAIN
A[6] => Y[6].DATAIN
A[7] => Y[7].DATAIN
A[8] => Y[8].DATAIN
A[9] => Y[9].DATAIN
A[10] => Y[10].DATAIN
A[11] => Y[11].DATAIN
A[12] => Y[12].DATAIN
A[13] => Y[13].DATAIN
A[14] => Y[14].DATAIN
A[15] => Y[15].DATAIN
A[15] => Y[31].DATAIN
A[15] => Y[30].DATAIN
A[15] => Y[29].DATAIN
A[15] => Y[28].DATAIN
A[15] => Y[27].DATAIN
A[15] => Y[26].DATAIN
A[15] => Y[25].DATAIN
A[15] => Y[24].DATAIN
A[15] => Y[23].DATAIN
A[15] => Y[22].DATAIN
A[15] => Y[21].DATAIN
A[15] => Y[20].DATAIN
A[15] => Y[19].DATAIN
A[15] => Y[18].DATAIN
A[15] => Y[17].DATAIN
A[15] => Y[16].DATAIN
Y[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= A[15].DB_MAX_OUTPUT_PORT_TYPE


|mips_de2|datapath:mips|pipeID_EX:pipeID_EX0
clk => s_controlesE[0]~reg0.CLK
clk => s_controlesE[1]~reg0.CLK
clk => s_controlesE[2]~reg0.CLK
clk => s_controlesE[3]~reg0.CLK
clk => s_controlesE[4]~reg0.CLK
clk => s_controlesE[5]~reg0.CLK
clk => s_controlesE[6]~reg0.CLK
clk => s_controlesE[7]~reg0.CLK
clk => s_controlesE[8]~reg0.CLK
clk => s_controlesE[9]~reg0.CLK
clk => s_controlesE[10]~reg0.CLK
clk => s_controlesE[11]~reg0.CLK
clk => riE[0]~reg0.CLK
clk => riE[1]~reg0.CLK
clk => riE[2]~reg0.CLK
clk => riE[3]~reg0.CLK
clk => riE[4]~reg0.CLK
clk => riE[5]~reg0.CLK
clk => riE[6]~reg0.CLK
clk => riE[7]~reg0.CLK
clk => riE[8]~reg0.CLK
clk => riE[9]~reg0.CLK
clk => riE[10]~reg0.CLK
clk => riE[11]~reg0.CLK
clk => riE[12]~reg0.CLK
clk => riE[13]~reg0.CLK
clk => riE[14]~reg0.CLK
clk => riE[15]~reg0.CLK
clk => riE[16]~reg0.CLK
clk => riE[17]~reg0.CLK
clk => riE[18]~reg0.CLK
clk => riE[19]~reg0.CLK
clk => riE[20]~reg0.CLK
clk => riE[21]~reg0.CLK
clk => riE[22]~reg0.CLK
clk => riE[23]~reg0.CLK
clk => riE[24]~reg0.CLK
clk => riE[25]~reg0.CLK
clk => riE[26]~reg0.CLK
clk => riE[27]~reg0.CLK
clk => riE[28]~reg0.CLK
clk => riE[29]~reg0.CLK
clk => riE[30]~reg0.CLK
clk => riE[31]~reg0.CLK
clk => shamt32E[0]~reg0.CLK
clk => shamt32E[1]~reg0.CLK
clk => shamt32E[2]~reg0.CLK
clk => shamt32E[3]~reg0.CLK
clk => shamt32E[4]~reg0.CLK
clk => shamt32E[5]~reg0.CLK
clk => shamt32E[6]~reg0.CLK
clk => shamt32E[7]~reg0.CLK
clk => shamt32E[8]~reg0.CLK
clk => shamt32E[9]~reg0.CLK
clk => shamt32E[10]~reg0.CLK
clk => shamt32E[11]~reg0.CLK
clk => shamt32E[12]~reg0.CLK
clk => shamt32E[13]~reg0.CLK
clk => shamt32E[14]~reg0.CLK
clk => shamt32E[15]~reg0.CLK
clk => shamt32E[16]~reg0.CLK
clk => shamt32E[17]~reg0.CLK
clk => shamt32E[18]~reg0.CLK
clk => shamt32E[19]~reg0.CLK
clk => shamt32E[20]~reg0.CLK
clk => shamt32E[21]~reg0.CLK
clk => shamt32E[22]~reg0.CLK
clk => shamt32E[23]~reg0.CLK
clk => shamt32E[24]~reg0.CLK
clk => shamt32E[25]~reg0.CLK
clk => shamt32E[26]~reg0.CLK
clk => shamt32E[27]~reg0.CLK
clk => shamt32E[28]~reg0.CLK
clk => shamt32E[29]~reg0.CLK
clk => shamt32E[30]~reg0.CLK
clk => shamt32E[31]~reg0.CLK
clk => ulaCTRLE[0]~reg0.CLK
clk => ulaCTRLE[1]~reg0.CLK
clk => ulaCTRLE[2]~reg0.CLK
clk => ulaCTRLE[3]~reg0.CLK
clk => BranchNEE~reg0.CLK
clk => BranchEQE~reg0.CLK
clk => JumpE~reg0.CLK
clk => memWriteE~reg0.CLK
clk => regWriteE~reg0.CLK
clk => memTOregE~reg0.CLK
clk => ulaSRCE[0]~reg0.CLK
clk => ulaSRCE[1]~reg0.CLK
clk => regDstE~reg0.CLK
clk => rdE[0]~reg0.CLK
clk => rdE[1]~reg0.CLK
clk => rdE[2]~reg0.CLK
clk => rdE[3]~reg0.CLK
clk => rdE[4]~reg0.CLK
clk => rtE[0]~reg0.CLK
clk => rtE[1]~reg0.CLK
clk => rtE[2]~reg0.CLK
clk => rtE[3]~reg0.CLK
clk => rtE[4]~reg0.CLK
clk => imm32E[0]~reg0.CLK
clk => imm32E[1]~reg0.CLK
clk => imm32E[2]~reg0.CLK
clk => imm32E[3]~reg0.CLK
clk => imm32E[4]~reg0.CLK
clk => imm32E[5]~reg0.CLK
clk => imm32E[6]~reg0.CLK
clk => imm32E[7]~reg0.CLK
clk => imm32E[8]~reg0.CLK
clk => imm32E[9]~reg0.CLK
clk => imm32E[10]~reg0.CLK
clk => imm32E[11]~reg0.CLK
clk => imm32E[12]~reg0.CLK
clk => imm32E[13]~reg0.CLK
clk => imm32E[14]~reg0.CLK
clk => imm32E[15]~reg0.CLK
clk => imm32E[16]~reg0.CLK
clk => imm32E[17]~reg0.CLK
clk => imm32E[18]~reg0.CLK
clk => imm32E[19]~reg0.CLK
clk => imm32E[20]~reg0.CLK
clk => imm32E[21]~reg0.CLK
clk => imm32E[22]~reg0.CLK
clk => imm32E[23]~reg0.CLK
clk => imm32E[24]~reg0.CLK
clk => imm32E[25]~reg0.CLK
clk => imm32E[26]~reg0.CLK
clk => imm32E[27]~reg0.CLK
clk => imm32E[28]~reg0.CLK
clk => imm32E[29]~reg0.CLK
clk => imm32E[30]~reg0.CLK
clk => imm32E[31]~reg0.CLK
clk => outBE[0]~reg0.CLK
clk => outBE[1]~reg0.CLK
clk => outBE[2]~reg0.CLK
clk => outBE[3]~reg0.CLK
clk => outBE[4]~reg0.CLK
clk => outBE[5]~reg0.CLK
clk => outBE[6]~reg0.CLK
clk => outBE[7]~reg0.CLK
clk => outBE[8]~reg0.CLK
clk => outBE[9]~reg0.CLK
clk => outBE[10]~reg0.CLK
clk => outBE[11]~reg0.CLK
clk => outBE[12]~reg0.CLK
clk => outBE[13]~reg0.CLK
clk => outBE[14]~reg0.CLK
clk => outBE[15]~reg0.CLK
clk => outBE[16]~reg0.CLK
clk => outBE[17]~reg0.CLK
clk => outBE[18]~reg0.CLK
clk => outBE[19]~reg0.CLK
clk => outBE[20]~reg0.CLK
clk => outBE[21]~reg0.CLK
clk => outBE[22]~reg0.CLK
clk => outBE[23]~reg0.CLK
clk => outBE[24]~reg0.CLK
clk => outBE[25]~reg0.CLK
clk => outBE[26]~reg0.CLK
clk => outBE[27]~reg0.CLK
clk => outBE[28]~reg0.CLK
clk => outBE[29]~reg0.CLK
clk => outBE[30]~reg0.CLK
clk => outBE[31]~reg0.CLK
clk => outAE[0]~reg0.CLK
clk => outAE[1]~reg0.CLK
clk => outAE[2]~reg0.CLK
clk => outAE[3]~reg0.CLK
clk => outAE[4]~reg0.CLK
clk => outAE[5]~reg0.CLK
clk => outAE[6]~reg0.CLK
clk => outAE[7]~reg0.CLK
clk => outAE[8]~reg0.CLK
clk => outAE[9]~reg0.CLK
clk => outAE[10]~reg0.CLK
clk => outAE[11]~reg0.CLK
clk => outAE[12]~reg0.CLK
clk => outAE[13]~reg0.CLK
clk => outAE[14]~reg0.CLK
clk => outAE[15]~reg0.CLK
clk => outAE[16]~reg0.CLK
clk => outAE[17]~reg0.CLK
clk => outAE[18]~reg0.CLK
clk => outAE[19]~reg0.CLK
clk => outAE[20]~reg0.CLK
clk => outAE[21]~reg0.CLK
clk => outAE[22]~reg0.CLK
clk => outAE[23]~reg0.CLK
clk => outAE[24]~reg0.CLK
clk => outAE[25]~reg0.CLK
clk => outAE[26]~reg0.CLK
clk => outAE[27]~reg0.CLK
clk => outAE[28]~reg0.CLK
clk => outAE[29]~reg0.CLK
clk => outAE[30]~reg0.CLK
clk => outAE[31]~reg0.CLK
clk => pc_4E[0]~reg0.CLK
clk => pc_4E[1]~reg0.CLK
clk => pc_4E[2]~reg0.CLK
clk => pc_4E[3]~reg0.CLK
clk => pc_4E[4]~reg0.CLK
clk => pc_4E[5]~reg0.CLK
clk => pc_4E[6]~reg0.CLK
clk => pc_4E[7]~reg0.CLK
clk => pc_4E[8]~reg0.CLK
clk => pc_4E[9]~reg0.CLK
clk => pc_4E[10]~reg0.CLK
clk => pc_4E[11]~reg0.CLK
clk => pc_4E[12]~reg0.CLK
clk => pc_4E[13]~reg0.CLK
clk => pc_4E[14]~reg0.CLK
clk => pc_4E[15]~reg0.CLK
clk => pc_4E[16]~reg0.CLK
clk => pc_4E[17]~reg0.CLK
clk => pc_4E[18]~reg0.CLK
clk => pc_4E[19]~reg0.CLK
clk => pc_4E[20]~reg0.CLK
clk => pc_4E[21]~reg0.CLK
clk => pc_4E[22]~reg0.CLK
clk => pc_4E[23]~reg0.CLK
clk => pc_4E[24]~reg0.CLK
clk => pc_4E[25]~reg0.CLK
clk => pc_4E[26]~reg0.CLK
clk => pc_4E[27]~reg0.CLK
clk => pc_4E[28]~reg0.CLK
clk => pc_4E[29]~reg0.CLK
clk => pc_4E[30]~reg0.CLK
clk => pc_4E[31]~reg0.CLK
pc_4D[0] => pc_4E[0]~reg0.DATAIN
pc_4D[1] => pc_4E[1]~reg0.DATAIN
pc_4D[2] => pc_4E[2]~reg0.DATAIN
pc_4D[3] => pc_4E[3]~reg0.DATAIN
pc_4D[4] => pc_4E[4]~reg0.DATAIN
pc_4D[5] => pc_4E[5]~reg0.DATAIN
pc_4D[6] => pc_4E[6]~reg0.DATAIN
pc_4D[7] => pc_4E[7]~reg0.DATAIN
pc_4D[8] => pc_4E[8]~reg0.DATAIN
pc_4D[9] => pc_4E[9]~reg0.DATAIN
pc_4D[10] => pc_4E[10]~reg0.DATAIN
pc_4D[11] => pc_4E[11]~reg0.DATAIN
pc_4D[12] => pc_4E[12]~reg0.DATAIN
pc_4D[13] => pc_4E[13]~reg0.DATAIN
pc_4D[14] => pc_4E[14]~reg0.DATAIN
pc_4D[15] => pc_4E[15]~reg0.DATAIN
pc_4D[16] => pc_4E[16]~reg0.DATAIN
pc_4D[17] => pc_4E[17]~reg0.DATAIN
pc_4D[18] => pc_4E[18]~reg0.DATAIN
pc_4D[19] => pc_4E[19]~reg0.DATAIN
pc_4D[20] => pc_4E[20]~reg0.DATAIN
pc_4D[21] => pc_4E[21]~reg0.DATAIN
pc_4D[22] => pc_4E[22]~reg0.DATAIN
pc_4D[23] => pc_4E[23]~reg0.DATAIN
pc_4D[24] => pc_4E[24]~reg0.DATAIN
pc_4D[25] => pc_4E[25]~reg0.DATAIN
pc_4D[26] => pc_4E[26]~reg0.DATAIN
pc_4D[27] => pc_4E[27]~reg0.DATAIN
pc_4D[28] => pc_4E[28]~reg0.DATAIN
pc_4D[29] => pc_4E[29]~reg0.DATAIN
pc_4D[30] => pc_4E[30]~reg0.DATAIN
pc_4D[31] => pc_4E[31]~reg0.DATAIN
outAD[0] => outAE[0]~reg0.DATAIN
outAD[1] => outAE[1]~reg0.DATAIN
outAD[2] => outAE[2]~reg0.DATAIN
outAD[3] => outAE[3]~reg0.DATAIN
outAD[4] => outAE[4]~reg0.DATAIN
outAD[5] => outAE[5]~reg0.DATAIN
outAD[6] => outAE[6]~reg0.DATAIN
outAD[7] => outAE[7]~reg0.DATAIN
outAD[8] => outAE[8]~reg0.DATAIN
outAD[9] => outAE[9]~reg0.DATAIN
outAD[10] => outAE[10]~reg0.DATAIN
outAD[11] => outAE[11]~reg0.DATAIN
outAD[12] => outAE[12]~reg0.DATAIN
outAD[13] => outAE[13]~reg0.DATAIN
outAD[14] => outAE[14]~reg0.DATAIN
outAD[15] => outAE[15]~reg0.DATAIN
outAD[16] => outAE[16]~reg0.DATAIN
outAD[17] => outAE[17]~reg0.DATAIN
outAD[18] => outAE[18]~reg0.DATAIN
outAD[19] => outAE[19]~reg0.DATAIN
outAD[20] => outAE[20]~reg0.DATAIN
outAD[21] => outAE[21]~reg0.DATAIN
outAD[22] => outAE[22]~reg0.DATAIN
outAD[23] => outAE[23]~reg0.DATAIN
outAD[24] => outAE[24]~reg0.DATAIN
outAD[25] => outAE[25]~reg0.DATAIN
outAD[26] => outAE[26]~reg0.DATAIN
outAD[27] => outAE[27]~reg0.DATAIN
outAD[28] => outAE[28]~reg0.DATAIN
outAD[29] => outAE[29]~reg0.DATAIN
outAD[30] => outAE[30]~reg0.DATAIN
outAD[31] => outAE[31]~reg0.DATAIN
outBD[0] => outBE[0]~reg0.DATAIN
outBD[1] => outBE[1]~reg0.DATAIN
outBD[2] => outBE[2]~reg0.DATAIN
outBD[3] => outBE[3]~reg0.DATAIN
outBD[4] => outBE[4]~reg0.DATAIN
outBD[5] => outBE[5]~reg0.DATAIN
outBD[6] => outBE[6]~reg0.DATAIN
outBD[7] => outBE[7]~reg0.DATAIN
outBD[8] => outBE[8]~reg0.DATAIN
outBD[9] => outBE[9]~reg0.DATAIN
outBD[10] => outBE[10]~reg0.DATAIN
outBD[11] => outBE[11]~reg0.DATAIN
outBD[12] => outBE[12]~reg0.DATAIN
outBD[13] => outBE[13]~reg0.DATAIN
outBD[14] => outBE[14]~reg0.DATAIN
outBD[15] => outBE[15]~reg0.DATAIN
outBD[16] => outBE[16]~reg0.DATAIN
outBD[17] => outBE[17]~reg0.DATAIN
outBD[18] => outBE[18]~reg0.DATAIN
outBD[19] => outBE[19]~reg0.DATAIN
outBD[20] => outBE[20]~reg0.DATAIN
outBD[21] => outBE[21]~reg0.DATAIN
outBD[22] => outBE[22]~reg0.DATAIN
outBD[23] => outBE[23]~reg0.DATAIN
outBD[24] => outBE[24]~reg0.DATAIN
outBD[25] => outBE[25]~reg0.DATAIN
outBD[26] => outBE[26]~reg0.DATAIN
outBD[27] => outBE[27]~reg0.DATAIN
outBD[28] => outBE[28]~reg0.DATAIN
outBD[29] => outBE[29]~reg0.DATAIN
outBD[30] => outBE[30]~reg0.DATAIN
outBD[31] => outBE[31]~reg0.DATAIN
imm32D[0] => imm32E[0]~reg0.DATAIN
imm32D[1] => imm32E[1]~reg0.DATAIN
imm32D[2] => imm32E[2]~reg0.DATAIN
imm32D[3] => imm32E[3]~reg0.DATAIN
imm32D[4] => imm32E[4]~reg0.DATAIN
imm32D[5] => imm32E[5]~reg0.DATAIN
imm32D[6] => imm32E[6]~reg0.DATAIN
imm32D[7] => imm32E[7]~reg0.DATAIN
imm32D[8] => imm32E[8]~reg0.DATAIN
imm32D[9] => imm32E[9]~reg0.DATAIN
imm32D[10] => imm32E[10]~reg0.DATAIN
imm32D[11] => imm32E[11]~reg0.DATAIN
imm32D[12] => imm32E[12]~reg0.DATAIN
imm32D[13] => imm32E[13]~reg0.DATAIN
imm32D[14] => imm32E[14]~reg0.DATAIN
imm32D[15] => imm32E[15]~reg0.DATAIN
imm32D[16] => imm32E[16]~reg0.DATAIN
imm32D[17] => imm32E[17]~reg0.DATAIN
imm32D[18] => imm32E[18]~reg0.DATAIN
imm32D[19] => imm32E[19]~reg0.DATAIN
imm32D[20] => imm32E[20]~reg0.DATAIN
imm32D[21] => imm32E[21]~reg0.DATAIN
imm32D[22] => imm32E[22]~reg0.DATAIN
imm32D[23] => imm32E[23]~reg0.DATAIN
imm32D[24] => imm32E[24]~reg0.DATAIN
imm32D[25] => imm32E[25]~reg0.DATAIN
imm32D[26] => imm32E[26]~reg0.DATAIN
imm32D[27] => imm32E[27]~reg0.DATAIN
imm32D[28] => imm32E[28]~reg0.DATAIN
imm32D[29] => imm32E[29]~reg0.DATAIN
imm32D[30] => imm32E[30]~reg0.DATAIN
imm32D[31] => imm32E[31]~reg0.DATAIN
shamt32D[0] => shamt32E[0]~reg0.DATAIN
shamt32D[1] => shamt32E[1]~reg0.DATAIN
shamt32D[2] => shamt32E[2]~reg0.DATAIN
shamt32D[3] => shamt32E[3]~reg0.DATAIN
shamt32D[4] => shamt32E[4]~reg0.DATAIN
shamt32D[5] => shamt32E[5]~reg0.DATAIN
shamt32D[6] => shamt32E[6]~reg0.DATAIN
shamt32D[7] => shamt32E[7]~reg0.DATAIN
shamt32D[8] => shamt32E[8]~reg0.DATAIN
shamt32D[9] => shamt32E[9]~reg0.DATAIN
shamt32D[10] => shamt32E[10]~reg0.DATAIN
shamt32D[11] => shamt32E[11]~reg0.DATAIN
shamt32D[12] => shamt32E[12]~reg0.DATAIN
shamt32D[13] => shamt32E[13]~reg0.DATAIN
shamt32D[14] => shamt32E[14]~reg0.DATAIN
shamt32D[15] => shamt32E[15]~reg0.DATAIN
shamt32D[16] => shamt32E[16]~reg0.DATAIN
shamt32D[17] => shamt32E[17]~reg0.DATAIN
shamt32D[18] => shamt32E[18]~reg0.DATAIN
shamt32D[19] => shamt32E[19]~reg0.DATAIN
shamt32D[20] => shamt32E[20]~reg0.DATAIN
shamt32D[21] => shamt32E[21]~reg0.DATAIN
shamt32D[22] => shamt32E[22]~reg0.DATAIN
shamt32D[23] => shamt32E[23]~reg0.DATAIN
shamt32D[24] => shamt32E[24]~reg0.DATAIN
shamt32D[25] => shamt32E[25]~reg0.DATAIN
shamt32D[26] => shamt32E[26]~reg0.DATAIN
shamt32D[27] => shamt32E[27]~reg0.DATAIN
shamt32D[28] => shamt32E[28]~reg0.DATAIN
shamt32D[29] => shamt32E[29]~reg0.DATAIN
shamt32D[30] => shamt32E[30]~reg0.DATAIN
shamt32D[31] => shamt32E[31]~reg0.DATAIN
riD[0] => riE[0]~reg0.DATAIN
riD[1] => riE[1]~reg0.DATAIN
riD[2] => riE[2]~reg0.DATAIN
riD[3] => riE[3]~reg0.DATAIN
riD[4] => riE[4]~reg0.DATAIN
riD[5] => riE[5]~reg0.DATAIN
riD[6] => riE[6]~reg0.DATAIN
riD[7] => riE[7]~reg0.DATAIN
riD[8] => riE[8]~reg0.DATAIN
riD[9] => riE[9]~reg0.DATAIN
riD[10] => riE[10]~reg0.DATAIN
riD[11] => riE[11]~reg0.DATAIN
riD[12] => riE[12]~reg0.DATAIN
riD[13] => riE[13]~reg0.DATAIN
riD[14] => riE[14]~reg0.DATAIN
riD[15] => riE[15]~reg0.DATAIN
riD[16] => riE[16]~reg0.DATAIN
riD[17] => riE[17]~reg0.DATAIN
riD[18] => riE[18]~reg0.DATAIN
riD[19] => riE[19]~reg0.DATAIN
riD[20] => riE[20]~reg0.DATAIN
riD[21] => riE[21]~reg0.DATAIN
riD[22] => riE[22]~reg0.DATAIN
riD[23] => riE[23]~reg0.DATAIN
riD[24] => riE[24]~reg0.DATAIN
riD[25] => riE[25]~reg0.DATAIN
riD[26] => riE[26]~reg0.DATAIN
riD[27] => riE[27]~reg0.DATAIN
riD[28] => riE[28]~reg0.DATAIN
riD[29] => riE[29]~reg0.DATAIN
riD[30] => riE[30]~reg0.DATAIN
riD[31] => riE[31]~reg0.DATAIN
rtD[0] => rtE[0]~reg0.DATAIN
rtD[1] => rtE[1]~reg0.DATAIN
rtD[2] => rtE[2]~reg0.DATAIN
rtD[3] => rtE[3]~reg0.DATAIN
rtD[4] => rtE[4]~reg0.DATAIN
rdD[0] => rdE[0]~reg0.DATAIN
rdD[1] => rdE[1]~reg0.DATAIN
rdD[2] => rdE[2]~reg0.DATAIN
rdD[3] => rdE[3]~reg0.DATAIN
rdD[4] => rdE[4]~reg0.DATAIN
op[0] => Controller:controle.op[0]
op[1] => Controller:controle.op[1]
op[2] => Controller:controle.op[2]
op[3] => Controller:controle.op[3]
op[4] => Controller:controle.op[4]
op[5] => Controller:controle.op[5]
funct[0] => Controller:controle.funct[0]
funct[1] => Controller:controle.funct[1]
funct[2] => Controller:controle.funct[2]
funct[3] => Controller:controle.funct[3]
funct[4] => Controller:controle.funct[4]
funct[5] => Controller:controle.funct[5]
regDstE <= regDstE~reg0.DB_MAX_OUTPUT_PORT_TYPE
ulaSRCE[0] <= ulaSRCE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ulaSRCE[1] <= ulaSRCE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memTOregE <= memTOregE~reg0.DB_MAX_OUTPUT_PORT_TYPE
regWriteE <= regWriteE~reg0.DB_MAX_OUTPUT_PORT_TYPE
memWriteE <= memWriteE~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchEQE <= BranchEQE~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchNEE <= BranchNEE~reg0.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= JumpE~reg0.DB_MAX_OUTPUT_PORT_TYPE
ulaCTRLE[0] <= ulaCTRLE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ulaCTRLE[1] <= ulaCTRLE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ulaCTRLE[2] <= ulaCTRLE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ulaCTRLE[3] <= ulaCTRLE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[0] <= pc_4E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[1] <= pc_4E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[2] <= pc_4E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[3] <= pc_4E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[4] <= pc_4E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[5] <= pc_4E[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[6] <= pc_4E[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[7] <= pc_4E[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[8] <= pc_4E[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[9] <= pc_4E[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[10] <= pc_4E[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[11] <= pc_4E[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[12] <= pc_4E[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[13] <= pc_4E[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[14] <= pc_4E[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[15] <= pc_4E[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[16] <= pc_4E[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[17] <= pc_4E[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[18] <= pc_4E[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[19] <= pc_4E[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[20] <= pc_4E[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[21] <= pc_4E[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[22] <= pc_4E[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[23] <= pc_4E[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[24] <= pc_4E[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[25] <= pc_4E[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[26] <= pc_4E[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[27] <= pc_4E[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[28] <= pc_4E[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[29] <= pc_4E[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[30] <= pc_4E[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_4E[31] <= pc_4E[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[0] <= outAE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[1] <= outAE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[2] <= outAE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[3] <= outAE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[4] <= outAE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[5] <= outAE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[6] <= outAE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[7] <= outAE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[8] <= outAE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[9] <= outAE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[10] <= outAE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[11] <= outAE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[12] <= outAE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[13] <= outAE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[14] <= outAE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[15] <= outAE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[16] <= outAE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[17] <= outAE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[18] <= outAE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[19] <= outAE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[20] <= outAE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[21] <= outAE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[22] <= outAE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[23] <= outAE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[24] <= outAE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[25] <= outAE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[26] <= outAE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[27] <= outAE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[28] <= outAE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[29] <= outAE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[30] <= outAE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outAE[31] <= outAE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[0] <= outBE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[1] <= outBE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[2] <= outBE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[3] <= outBE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[4] <= outBE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[5] <= outBE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[6] <= outBE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[7] <= outBE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[8] <= outBE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[9] <= outBE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[10] <= outBE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[11] <= outBE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[12] <= outBE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[13] <= outBE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[14] <= outBE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[15] <= outBE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[16] <= outBE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[17] <= outBE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[18] <= outBE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[19] <= outBE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[20] <= outBE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[21] <= outBE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[22] <= outBE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[23] <= outBE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[24] <= outBE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[25] <= outBE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[26] <= outBE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[27] <= outBE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[28] <= outBE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[29] <= outBE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[30] <= outBE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBE[31] <= outBE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[0] <= imm32E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[1] <= imm32E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[2] <= imm32E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[3] <= imm32E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[4] <= imm32E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[5] <= imm32E[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[6] <= imm32E[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[7] <= imm32E[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[8] <= imm32E[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[9] <= imm32E[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[10] <= imm32E[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[11] <= imm32E[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[12] <= imm32E[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[13] <= imm32E[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[14] <= imm32E[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[15] <= imm32E[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[16] <= imm32E[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[17] <= imm32E[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[18] <= imm32E[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[19] <= imm32E[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[20] <= imm32E[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[21] <= imm32E[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[22] <= imm32E[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[23] <= imm32E[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[24] <= imm32E[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[25] <= imm32E[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[26] <= imm32E[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[27] <= imm32E[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[28] <= imm32E[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[29] <= imm32E[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[30] <= imm32E[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm32E[31] <= imm32E[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtE[0] <= rtE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtE[1] <= rtE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtE[2] <= rtE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtE[3] <= rtE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtE[4] <= rtE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdE[0] <= rdE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdE[1] <= rdE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdE[2] <= rdE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdE[3] <= rdE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdE[4] <= rdE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[0] <= shamt32E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[1] <= shamt32E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[2] <= shamt32E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[3] <= shamt32E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[4] <= shamt32E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[5] <= shamt32E[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[6] <= shamt32E[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[7] <= shamt32E[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[8] <= shamt32E[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[9] <= shamt32E[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[10] <= shamt32E[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[11] <= shamt32E[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[12] <= shamt32E[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[13] <= shamt32E[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[14] <= shamt32E[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[15] <= shamt32E[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[16] <= shamt32E[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[17] <= shamt32E[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[18] <= shamt32E[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[19] <= shamt32E[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[20] <= shamt32E[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[21] <= shamt32E[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[22] <= shamt32E[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[23] <= shamt32E[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[24] <= shamt32E[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[25] <= shamt32E[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[26] <= shamt32E[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[27] <= shamt32E[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[28] <= shamt32E[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[29] <= shamt32E[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[30] <= shamt32E[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt32E[31] <= shamt32E[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[0] <= riE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[1] <= riE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[2] <= riE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[3] <= riE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[4] <= riE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[5] <= riE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[6] <= riE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[7] <= riE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[8] <= riE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[9] <= riE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[10] <= riE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[11] <= riE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[12] <= riE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[13] <= riE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[14] <= riE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[15] <= riE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[16] <= riE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[17] <= riE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[18] <= riE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[19] <= riE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[20] <= riE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[21] <= riE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[22] <= riE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[23] <= riE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[24] <= riE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[25] <= riE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[26] <= riE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[27] <= riE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[28] <= riE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[29] <= riE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[30] <= riE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
riE[31] <= riE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_controlesE[0] <= s_controlesE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_controlesE[1] <= s_controlesE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_controlesE[2] <= s_controlesE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_controlesE[3] <= s_controlesE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_controlesE[4] <= s_controlesE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_controlesE[5] <= s_controlesE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_controlesE[6] <= s_controlesE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_controlesE[7] <= s_controlesE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_controlesE[8] <= s_controlesE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_controlesE[9] <= s_controlesE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_controlesE[10] <= s_controlesE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_controlesE[11] <= s_controlesE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_de2|datapath:mips|pipeID_EX:pipeID_EX0|Controller:controle
op[0] => Equal0.IN5
op[0] => Equal1.IN4
op[0] => Equal2.IN5
op[0] => Equal3.IN5
op[0] => Equal4.IN4
op[0] => Equal5.IN5
op[1] => Equal0.IN3
op[1] => Equal1.IN3
op[1] => Equal2.IN4
op[1] => Equal3.IN4
op[1] => Equal4.IN3
op[1] => Equal5.IN4
op[2] => Equal0.IN4
op[2] => Equal1.IN5
op[2] => Equal2.IN1
op[2] => Equal3.IN2
op[2] => Equal4.IN2
op[2] => Equal5.IN3
op[3] => Equal0.IN2
op[3] => Equal1.IN2
op[3] => Equal2.IN3
op[3] => Equal3.IN1
op[3] => Equal4.IN5
op[3] => Equal5.IN2
op[4] => Equal0.IN1
op[4] => Equal1.IN1
op[4] => Equal2.IN0
op[4] => Equal3.IN0
op[4] => Equal4.IN1
op[4] => Equal5.IN1
op[5] => Equal0.IN0
op[5] => Equal1.IN0
op[5] => Equal2.IN2
op[5] => Equal3.IN3
op[5] => Equal4.IN0
op[5] => Equal5.IN0
funct[0] => Equal6.IN5
funct[0] => Equal8.IN4
funct[0] => Equal9.IN5
funct[0] => Equal10.IN2
funct[0] => Equal11.IN5
funct[0] => Equal12.IN5
funct[0] => Equal13.IN3
funct[0] => Equal14.IN3
funct[0] => Equal15.IN4
funct[1] => Equal6.IN4
funct[1] => Equal8.IN5
funct[1] => Equal9.IN4
funct[1] => Equal10.IN5
funct[1] => Equal11.IN4
funct[1] => Equal12.IN2
funct[1] => Equal13.IN2
funct[1] => Equal14.IN5
funct[1] => Equal15.IN3
funct[2] => Equal6.IN3
funct[2] => Equal8.IN3
funct[2] => Equal9.IN3
funct[2] => Equal10.IN4
funct[2] => Equal11.IN3
funct[2] => Equal12.IN4
funct[2] => Equal13.IN5
funct[2] => Equal14.IN2
funct[2] => Equal15.IN2
funct[3] => Equal6.IN2
funct[3] => Equal8.IN2
funct[3] => Equal9.IN2
funct[3] => Equal10.IN1
funct[3] => Equal11.IN1
funct[3] => Equal12.IN1
funct[3] => Equal13.IN1
funct[3] => Equal14.IN1
funct[3] => Equal15.IN1
funct[4] => Equal6.IN1
funct[4] => Equal8.IN1
funct[4] => Equal9.IN1
funct[4] => Equal10.IN0
funct[4] => Equal11.IN0
funct[4] => Equal12.IN0
funct[4] => Equal13.IN0
funct[4] => Equal14.IN0
funct[4] => Equal15.IN0
funct[5] => Equal6.IN0
funct[5] => Equal8.IN0
funct[5] => Equal9.IN0
funct[5] => Equal10.IN3
funct[5] => Equal11.IN2
funct[5] => Equal12.IN3
funct[5] => Equal13.IN4
funct[5] => Equal14.IN4
funct[5] => Equal15.IN5
RegDst <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
ULAsrc[0] <= ulasrc2.DB_MAX_OUTPUT_PORT_TYPE
ULAsrc[1] <= controles.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= controles.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= controles.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= controles.DB_MAX_OUTPUT_PORT_TYPE
Jump <= controles.DB_MAX_OUTPUT_PORT_TYPE
BranchEQ <= controles.DB_MAX_OUTPUT_PORT_TYPE
BranchNE <= controles.DB_MAX_OUTPUT_PORT_TYPE
ULActrl[0] <= ula.DB_MAX_OUTPUT_PORT_TYPE
ULActrl[1] <= ula.DB_MAX_OUTPUT_PORT_TYPE
ULActrl[2] <= ula.DB_MAX_OUTPUT_PORT_TYPE
ULActrl[3] <= ula.DB_MAX_OUTPUT_PORT_TYPE
s_controles[0] <= controles.DB_MAX_OUTPUT_PORT_TYPE
s_controles[1] <= controles.DB_MAX_OUTPUT_PORT_TYPE
s_controles[2] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
s_controles[3] <= controles.DB_MAX_OUTPUT_PORT_TYPE
s_controles[4] <= controles.DB_MAX_OUTPUT_PORT_TYPE
s_controles[5] <= controles.DB_MAX_OUTPUT_PORT_TYPE
s_controles[6] <= controles.DB_MAX_OUTPUT_PORT_TYPE
s_controles[7] <= controles.DB_MAX_OUTPUT_PORT_TYPE
s_controles[8] <= ulasrc2.DB_MAX_OUTPUT_PORT_TYPE
s_controles[9] <= controles.DB_MAX_OUTPUT_PORT_TYPE
s_controles[10] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
s_controles[11] <= controles.DB_MAX_OUTPUT_PORT_TYPE


|mips_de2|datapath:mips|ULA:ula0
A[0] => Add0.IN64
A[0] => Add1.IN32
A[0] => sZ.IN0
A[0] => sZ.IN0
A[0] => sZ.IN0
A[0] => ShiftLeft0.IN32
A[0] => ShiftRight0.IN32
A[0] => ShiftRight1.IN32
A[0] => LessThan0.IN32
A[0] => sZ.IN0
A[0] => Mux32.IN7
A[1] => Add0.IN63
A[1] => Add1.IN31
A[1] => sZ.IN0
A[1] => sZ.IN0
A[1] => sZ.IN0
A[1] => ShiftLeft0.IN31
A[1] => ShiftRight0.IN31
A[1] => ShiftRight1.IN31
A[1] => LessThan0.IN31
A[1] => sZ.IN0
A[1] => Mux31.IN8
A[2] => Add0.IN62
A[2] => Add1.IN30
A[2] => sZ.IN0
A[2] => sZ.IN0
A[2] => sZ.IN0
A[2] => ShiftLeft0.IN30
A[2] => ShiftRight0.IN30
A[2] => ShiftRight1.IN30
A[2] => LessThan0.IN30
A[2] => sZ.IN0
A[2] => Mux30.IN8
A[3] => Add0.IN61
A[3] => Add1.IN29
A[3] => sZ.IN0
A[3] => sZ.IN0
A[3] => sZ.IN0
A[3] => ShiftLeft0.IN29
A[3] => ShiftRight0.IN29
A[3] => ShiftRight1.IN29
A[3] => LessThan0.IN29
A[3] => sZ.IN0
A[3] => Mux29.IN8
A[4] => Add0.IN60
A[4] => Add1.IN28
A[4] => sZ.IN0
A[4] => sZ.IN0
A[4] => sZ.IN0
A[4] => ShiftLeft0.IN28
A[4] => ShiftRight0.IN28
A[4] => ShiftRight1.IN28
A[4] => LessThan0.IN28
A[4] => sZ.IN0
A[4] => Mux28.IN8
A[5] => Add0.IN59
A[5] => Add1.IN27
A[5] => sZ.IN0
A[5] => sZ.IN0
A[5] => sZ.IN0
A[5] => ShiftLeft0.IN27
A[5] => ShiftRight0.IN27
A[5] => ShiftRight1.IN27
A[5] => LessThan0.IN27
A[5] => sZ.IN0
A[5] => Mux27.IN8
A[6] => Add0.IN58
A[6] => Add1.IN26
A[6] => sZ.IN0
A[6] => sZ.IN0
A[6] => sZ.IN0
A[6] => ShiftLeft0.IN26
A[6] => ShiftRight0.IN26
A[6] => ShiftRight1.IN26
A[6] => LessThan0.IN26
A[6] => sZ.IN0
A[6] => Mux26.IN8
A[7] => Add0.IN57
A[7] => Add1.IN25
A[7] => sZ.IN0
A[7] => sZ.IN0
A[7] => sZ.IN0
A[7] => ShiftLeft0.IN25
A[7] => ShiftRight0.IN25
A[7] => ShiftRight1.IN25
A[7] => LessThan0.IN25
A[7] => sZ.IN0
A[7] => Mux25.IN8
A[8] => Add0.IN56
A[8] => Add1.IN24
A[8] => sZ.IN0
A[8] => sZ.IN0
A[8] => sZ.IN0
A[8] => ShiftLeft0.IN24
A[8] => ShiftRight0.IN24
A[8] => ShiftRight1.IN24
A[8] => LessThan0.IN24
A[8] => sZ.IN0
A[8] => Mux24.IN8
A[9] => Add0.IN55
A[9] => Add1.IN23
A[9] => sZ.IN0
A[9] => sZ.IN0
A[9] => sZ.IN0
A[9] => ShiftLeft0.IN23
A[9] => ShiftRight0.IN23
A[9] => ShiftRight1.IN23
A[9] => LessThan0.IN23
A[9] => sZ.IN0
A[9] => Mux23.IN8
A[10] => Add0.IN54
A[10] => Add1.IN22
A[10] => sZ.IN0
A[10] => sZ.IN0
A[10] => sZ.IN0
A[10] => ShiftLeft0.IN22
A[10] => ShiftRight0.IN22
A[10] => ShiftRight1.IN22
A[10] => LessThan0.IN22
A[10] => sZ.IN0
A[10] => Mux22.IN8
A[11] => Add0.IN53
A[11] => Add1.IN21
A[11] => sZ.IN0
A[11] => sZ.IN0
A[11] => sZ.IN0
A[11] => ShiftLeft0.IN21
A[11] => ShiftRight0.IN21
A[11] => ShiftRight1.IN21
A[11] => LessThan0.IN21
A[11] => sZ.IN0
A[11] => Mux21.IN8
A[12] => Add0.IN52
A[12] => Add1.IN20
A[12] => sZ.IN0
A[12] => sZ.IN0
A[12] => sZ.IN0
A[12] => ShiftLeft0.IN20
A[12] => ShiftRight0.IN20
A[12] => ShiftRight1.IN20
A[12] => LessThan0.IN20
A[12] => sZ.IN0
A[12] => Mux20.IN8
A[13] => Add0.IN51
A[13] => Add1.IN19
A[13] => sZ.IN0
A[13] => sZ.IN0
A[13] => sZ.IN0
A[13] => ShiftLeft0.IN19
A[13] => ShiftRight0.IN19
A[13] => ShiftRight1.IN19
A[13] => LessThan0.IN19
A[13] => sZ.IN0
A[13] => Mux19.IN8
A[14] => Add0.IN50
A[14] => Add1.IN18
A[14] => sZ.IN0
A[14] => sZ.IN0
A[14] => sZ.IN0
A[14] => ShiftLeft0.IN18
A[14] => ShiftRight0.IN18
A[14] => ShiftRight1.IN18
A[14] => LessThan0.IN18
A[14] => sZ.IN0
A[14] => Mux18.IN8
A[15] => Add0.IN49
A[15] => Add1.IN17
A[15] => sZ.IN0
A[15] => sZ.IN0
A[15] => sZ.IN0
A[15] => ShiftLeft0.IN17
A[15] => ShiftRight0.IN17
A[15] => ShiftRight1.IN17
A[15] => LessThan0.IN17
A[15] => sZ.IN0
A[15] => Mux17.IN8
A[16] => Add0.IN48
A[16] => Add1.IN16
A[16] => sZ.IN0
A[16] => sZ.IN0
A[16] => sZ.IN0
A[16] => ShiftLeft0.IN16
A[16] => ShiftRight0.IN16
A[16] => ShiftRight1.IN16
A[16] => LessThan0.IN16
A[16] => sZ.IN0
A[16] => Mux16.IN8
A[17] => Add0.IN47
A[17] => Add1.IN15
A[17] => sZ.IN0
A[17] => sZ.IN0
A[17] => sZ.IN0
A[17] => ShiftLeft0.IN15
A[17] => ShiftRight0.IN15
A[17] => ShiftRight1.IN15
A[17] => LessThan0.IN15
A[17] => sZ.IN0
A[17] => Mux15.IN8
A[18] => Add0.IN46
A[18] => Add1.IN14
A[18] => sZ.IN0
A[18] => sZ.IN0
A[18] => sZ.IN0
A[18] => ShiftLeft0.IN14
A[18] => ShiftRight0.IN14
A[18] => ShiftRight1.IN14
A[18] => LessThan0.IN14
A[18] => sZ.IN0
A[18] => Mux14.IN8
A[19] => Add0.IN45
A[19] => Add1.IN13
A[19] => sZ.IN0
A[19] => sZ.IN0
A[19] => sZ.IN0
A[19] => ShiftLeft0.IN13
A[19] => ShiftRight0.IN13
A[19] => ShiftRight1.IN13
A[19] => LessThan0.IN13
A[19] => sZ.IN0
A[19] => Mux13.IN8
A[20] => Add0.IN44
A[20] => Add1.IN12
A[20] => sZ.IN0
A[20] => sZ.IN0
A[20] => sZ.IN0
A[20] => ShiftLeft0.IN12
A[20] => ShiftRight0.IN12
A[20] => ShiftRight1.IN12
A[20] => LessThan0.IN12
A[20] => sZ.IN0
A[20] => Mux12.IN8
A[21] => Add0.IN43
A[21] => Add1.IN11
A[21] => sZ.IN0
A[21] => sZ.IN0
A[21] => sZ.IN0
A[21] => ShiftLeft0.IN11
A[21] => ShiftRight0.IN11
A[21] => ShiftRight1.IN11
A[21] => LessThan0.IN11
A[21] => sZ.IN0
A[21] => Mux11.IN8
A[22] => Add0.IN42
A[22] => Add1.IN10
A[22] => sZ.IN0
A[22] => sZ.IN0
A[22] => sZ.IN0
A[22] => ShiftLeft0.IN10
A[22] => ShiftRight0.IN10
A[22] => ShiftRight1.IN10
A[22] => LessThan0.IN10
A[22] => sZ.IN0
A[22] => Mux10.IN8
A[23] => Add0.IN41
A[23] => Add1.IN9
A[23] => sZ.IN0
A[23] => sZ.IN0
A[23] => sZ.IN0
A[23] => ShiftLeft0.IN9
A[23] => ShiftRight0.IN9
A[23] => ShiftRight1.IN9
A[23] => LessThan0.IN9
A[23] => sZ.IN0
A[23] => Mux9.IN8
A[24] => Add0.IN40
A[24] => Add1.IN8
A[24] => sZ.IN0
A[24] => sZ.IN0
A[24] => sZ.IN0
A[24] => ShiftLeft0.IN8
A[24] => ShiftRight0.IN8
A[24] => ShiftRight1.IN8
A[24] => LessThan0.IN8
A[24] => sZ.IN0
A[24] => Mux8.IN8
A[25] => Add0.IN39
A[25] => Add1.IN7
A[25] => sZ.IN0
A[25] => sZ.IN0
A[25] => sZ.IN0
A[25] => ShiftLeft0.IN7
A[25] => ShiftRight0.IN7
A[25] => ShiftRight1.IN7
A[25] => LessThan0.IN7
A[25] => sZ.IN0
A[25] => Mux7.IN8
A[26] => Add0.IN38
A[26] => Add1.IN6
A[26] => sZ.IN0
A[26] => sZ.IN0
A[26] => sZ.IN0
A[26] => ShiftLeft0.IN6
A[26] => ShiftRight0.IN6
A[26] => ShiftRight1.IN6
A[26] => LessThan0.IN6
A[26] => sZ.IN0
A[26] => Mux6.IN8
A[27] => Add0.IN37
A[27] => Add1.IN5
A[27] => sZ.IN0
A[27] => sZ.IN0
A[27] => sZ.IN0
A[27] => ShiftLeft0.IN5
A[27] => ShiftRight0.IN5
A[27] => ShiftRight1.IN5
A[27] => LessThan0.IN5
A[27] => sZ.IN0
A[27] => Mux5.IN8
A[28] => Add0.IN36
A[28] => Add1.IN4
A[28] => sZ.IN0
A[28] => sZ.IN0
A[28] => sZ.IN0
A[28] => ShiftLeft0.IN4
A[28] => ShiftRight0.IN4
A[28] => ShiftRight1.IN4
A[28] => LessThan0.IN4
A[28] => sZ.IN0
A[28] => Mux4.IN8
A[29] => Add0.IN35
A[29] => Add1.IN3
A[29] => sZ.IN0
A[29] => sZ.IN0
A[29] => sZ.IN0
A[29] => ShiftLeft0.IN3
A[29] => ShiftRight0.IN3
A[29] => ShiftRight1.IN3
A[29] => LessThan0.IN3
A[29] => sZ.IN0
A[29] => Mux3.IN8
A[30] => Add0.IN34
A[30] => Add1.IN2
A[30] => sZ.IN0
A[30] => sZ.IN0
A[30] => sZ.IN0
A[30] => ShiftLeft0.IN2
A[30] => ShiftRight0.IN2
A[30] => ShiftRight1.IN2
A[30] => LessThan0.IN2
A[30] => sZ.IN0
A[30] => Mux2.IN8
A[31] => Add0.IN33
A[31] => Add1.IN1
A[31] => sOver.IN0
A[31] => sOver.IN1
A[31] => sZ.IN0
A[31] => sZ.IN0
A[31] => sZ.IN0
A[31] => ShiftLeft0.IN1
A[31] => ShiftRight0.IN1
A[31] => ShiftRight1.IN0
A[31] => ShiftRight1.IN1
A[31] => LessThan0.IN1
A[31] => sZ.IN0
A[31] => Mux1.IN8
B[0] => Add1.IN64
B[0] => sZ.IN1
B[0] => sZ.IN1
B[0] => sZ.IN1
B[0] => ShiftLeft0.IN63
B[0] => ShiftRight0.IN63
B[0] => ShiftRight1.IN63
B[0] => LessThan0.IN64
B[0] => sZ.IN1
B[0] => Add0.IN32
B[1] => Add1.IN63
B[1] => sZ.IN1
B[1] => sZ.IN1
B[1] => sZ.IN1
B[1] => ShiftLeft0.IN62
B[1] => ShiftRight0.IN62
B[1] => ShiftRight1.IN62
B[1] => LessThan0.IN63
B[1] => sZ.IN1
B[1] => Add0.IN31
B[2] => Add1.IN62
B[2] => sZ.IN1
B[2] => sZ.IN1
B[2] => sZ.IN1
B[2] => ShiftLeft0.IN61
B[2] => ShiftRight0.IN61
B[2] => ShiftRight1.IN61
B[2] => LessThan0.IN62
B[2] => sZ.IN1
B[2] => Add0.IN30
B[3] => Add1.IN61
B[3] => sZ.IN1
B[3] => sZ.IN1
B[3] => sZ.IN1
B[3] => ShiftLeft0.IN60
B[3] => ShiftRight0.IN60
B[3] => ShiftRight1.IN60
B[3] => LessThan0.IN61
B[3] => sZ.IN1
B[3] => Add0.IN29
B[4] => Add1.IN60
B[4] => sZ.IN1
B[4] => sZ.IN1
B[4] => sZ.IN1
B[4] => ShiftLeft0.IN59
B[4] => ShiftRight0.IN59
B[4] => ShiftRight1.IN59
B[4] => LessThan0.IN60
B[4] => sZ.IN1
B[4] => Add0.IN28
B[5] => Add1.IN59
B[5] => sZ.IN1
B[5] => sZ.IN1
B[5] => sZ.IN1
B[5] => ShiftLeft0.IN58
B[5] => ShiftRight0.IN58
B[5] => ShiftRight1.IN58
B[5] => LessThan0.IN59
B[5] => sZ.IN1
B[5] => Add0.IN27
B[6] => Add1.IN58
B[6] => sZ.IN1
B[6] => sZ.IN1
B[6] => sZ.IN1
B[6] => ShiftLeft0.IN57
B[6] => ShiftRight0.IN57
B[6] => ShiftRight1.IN57
B[6] => LessThan0.IN58
B[6] => sZ.IN1
B[6] => Add0.IN26
B[7] => Add1.IN57
B[7] => sZ.IN1
B[7] => sZ.IN1
B[7] => sZ.IN1
B[7] => ShiftLeft0.IN56
B[7] => ShiftRight0.IN56
B[7] => ShiftRight1.IN56
B[7] => LessThan0.IN57
B[7] => sZ.IN1
B[7] => Add0.IN25
B[8] => Add1.IN56
B[8] => sZ.IN1
B[8] => sZ.IN1
B[8] => sZ.IN1
B[8] => ShiftLeft0.IN55
B[8] => ShiftRight0.IN55
B[8] => ShiftRight1.IN55
B[8] => LessThan0.IN56
B[8] => sZ.IN1
B[8] => Add0.IN24
B[9] => Add1.IN55
B[9] => sZ.IN1
B[9] => sZ.IN1
B[9] => sZ.IN1
B[9] => ShiftLeft0.IN54
B[9] => ShiftRight0.IN54
B[9] => ShiftRight1.IN54
B[9] => LessThan0.IN55
B[9] => sZ.IN1
B[9] => Add0.IN23
B[10] => Add1.IN54
B[10] => sZ.IN1
B[10] => sZ.IN1
B[10] => sZ.IN1
B[10] => ShiftLeft0.IN53
B[10] => ShiftRight0.IN53
B[10] => ShiftRight1.IN53
B[10] => LessThan0.IN54
B[10] => sZ.IN1
B[10] => Add0.IN22
B[11] => Add1.IN53
B[11] => sZ.IN1
B[11] => sZ.IN1
B[11] => sZ.IN1
B[11] => ShiftLeft0.IN52
B[11] => ShiftRight0.IN52
B[11] => ShiftRight1.IN52
B[11] => LessThan0.IN53
B[11] => sZ.IN1
B[11] => Add0.IN21
B[12] => Add1.IN52
B[12] => sZ.IN1
B[12] => sZ.IN1
B[12] => sZ.IN1
B[12] => ShiftLeft0.IN51
B[12] => ShiftRight0.IN51
B[12] => ShiftRight1.IN51
B[12] => LessThan0.IN52
B[12] => sZ.IN1
B[12] => Add0.IN20
B[13] => Add1.IN51
B[13] => sZ.IN1
B[13] => sZ.IN1
B[13] => sZ.IN1
B[13] => ShiftLeft0.IN50
B[13] => ShiftRight0.IN50
B[13] => ShiftRight1.IN50
B[13] => LessThan0.IN51
B[13] => sZ.IN1
B[13] => Add0.IN19
B[14] => Add1.IN50
B[14] => sZ.IN1
B[14] => sZ.IN1
B[14] => sZ.IN1
B[14] => ShiftLeft0.IN49
B[14] => ShiftRight0.IN49
B[14] => ShiftRight1.IN49
B[14] => LessThan0.IN50
B[14] => sZ.IN1
B[14] => Add0.IN18
B[15] => Add1.IN49
B[15] => sZ.IN1
B[15] => sZ.IN1
B[15] => sZ.IN1
B[15] => ShiftLeft0.IN48
B[15] => ShiftRight0.IN48
B[15] => ShiftRight1.IN48
B[15] => LessThan0.IN49
B[15] => sZ.IN1
B[15] => Add0.IN17
B[16] => Add1.IN48
B[16] => sZ.IN1
B[16] => sZ.IN1
B[16] => sZ.IN1
B[16] => ShiftLeft0.IN47
B[16] => ShiftRight0.IN47
B[16] => ShiftRight1.IN47
B[16] => LessThan0.IN48
B[16] => sZ.IN1
B[16] => Add0.IN16
B[17] => Add1.IN47
B[17] => sZ.IN1
B[17] => sZ.IN1
B[17] => sZ.IN1
B[17] => ShiftLeft0.IN46
B[17] => ShiftRight0.IN46
B[17] => ShiftRight1.IN46
B[17] => LessThan0.IN47
B[17] => sZ.IN1
B[17] => Add0.IN15
B[18] => Add1.IN46
B[18] => sZ.IN1
B[18] => sZ.IN1
B[18] => sZ.IN1
B[18] => ShiftLeft0.IN45
B[18] => ShiftRight0.IN45
B[18] => ShiftRight1.IN45
B[18] => LessThan0.IN46
B[18] => sZ.IN1
B[18] => Add0.IN14
B[19] => Add1.IN45
B[19] => sZ.IN1
B[19] => sZ.IN1
B[19] => sZ.IN1
B[19] => ShiftLeft0.IN44
B[19] => ShiftRight0.IN44
B[19] => ShiftRight1.IN44
B[19] => LessThan0.IN45
B[19] => sZ.IN1
B[19] => Add0.IN13
B[20] => Add1.IN44
B[20] => sZ.IN1
B[20] => sZ.IN1
B[20] => sZ.IN1
B[20] => ShiftLeft0.IN43
B[20] => ShiftRight0.IN43
B[20] => ShiftRight1.IN43
B[20] => LessThan0.IN44
B[20] => sZ.IN1
B[20] => Add0.IN12
B[21] => Add1.IN43
B[21] => sZ.IN1
B[21] => sZ.IN1
B[21] => sZ.IN1
B[21] => ShiftLeft0.IN42
B[21] => ShiftRight0.IN42
B[21] => ShiftRight1.IN42
B[21] => LessThan0.IN43
B[21] => sZ.IN1
B[21] => Add0.IN11
B[22] => Add1.IN42
B[22] => sZ.IN1
B[22] => sZ.IN1
B[22] => sZ.IN1
B[22] => ShiftLeft0.IN41
B[22] => ShiftRight0.IN41
B[22] => ShiftRight1.IN41
B[22] => LessThan0.IN42
B[22] => sZ.IN1
B[22] => Add0.IN10
B[23] => Add1.IN41
B[23] => sZ.IN1
B[23] => sZ.IN1
B[23] => sZ.IN1
B[23] => ShiftLeft0.IN40
B[23] => ShiftRight0.IN40
B[23] => ShiftRight1.IN40
B[23] => LessThan0.IN41
B[23] => sZ.IN1
B[23] => Add0.IN9
B[24] => Add1.IN40
B[24] => sZ.IN1
B[24] => sZ.IN1
B[24] => sZ.IN1
B[24] => ShiftLeft0.IN39
B[24] => ShiftRight0.IN39
B[24] => ShiftRight1.IN39
B[24] => LessThan0.IN40
B[24] => sZ.IN1
B[24] => Add0.IN8
B[25] => Add1.IN39
B[25] => sZ.IN1
B[25] => sZ.IN1
B[25] => sZ.IN1
B[25] => ShiftLeft0.IN38
B[25] => ShiftRight0.IN38
B[25] => ShiftRight1.IN38
B[25] => LessThan0.IN39
B[25] => sZ.IN1
B[25] => Add0.IN7
B[26] => Add1.IN38
B[26] => sZ.IN1
B[26] => sZ.IN1
B[26] => sZ.IN1
B[26] => ShiftLeft0.IN37
B[26] => ShiftRight0.IN37
B[26] => ShiftRight1.IN37
B[26] => LessThan0.IN38
B[26] => sZ.IN1
B[26] => Add0.IN6
B[27] => Add1.IN37
B[27] => sZ.IN1
B[27] => sZ.IN1
B[27] => sZ.IN1
B[27] => ShiftLeft0.IN36
B[27] => ShiftRight0.IN36
B[27] => ShiftRight1.IN36
B[27] => LessThan0.IN37
B[27] => sZ.IN1
B[27] => Add0.IN5
B[28] => Add1.IN36
B[28] => sZ.IN1
B[28] => sZ.IN1
B[28] => sZ.IN1
B[28] => ShiftLeft0.IN35
B[28] => ShiftRight0.IN35
B[28] => ShiftRight1.IN35
B[28] => LessThan0.IN36
B[28] => sZ.IN1
B[28] => Add0.IN4
B[29] => Add1.IN35
B[29] => sZ.IN1
B[29] => sZ.IN1
B[29] => sZ.IN1
B[29] => ShiftLeft0.IN34
B[29] => ShiftRight0.IN34
B[29] => ShiftRight1.IN34
B[29] => LessThan0.IN35
B[29] => sZ.IN1
B[29] => Add0.IN3
B[30] => Add1.IN34
B[30] => sZ.IN1
B[30] => sZ.IN1
B[30] => sZ.IN1
B[30] => ShiftLeft0.IN33
B[30] => ShiftRight0.IN33
B[30] => ShiftRight1.IN33
B[30] => LessThan0.IN34
B[30] => sZ.IN1
B[30] => Add0.IN2
B[31] => Add1.IN33
B[31] => sOver.IN1
B[31] => sZ.IN1
B[31] => sZ.IN1
B[31] => sZ.IN1
B[31] => LessThan0.IN33
B[31] => sZ.IN1
B[31] => Add0.IN1
OP[0] => Mux0.IN17
OP[0] => Mux1.IN17
OP[0] => Mux2.IN17
OP[0] => Mux3.IN17
OP[0] => Mux4.IN17
OP[0] => Mux5.IN17
OP[0] => Mux6.IN17
OP[0] => Mux7.IN17
OP[0] => Mux8.IN17
OP[0] => Mux9.IN17
OP[0] => Mux10.IN17
OP[0] => Mux11.IN17
OP[0] => Mux12.IN17
OP[0] => Mux13.IN17
OP[0] => Mux14.IN17
OP[0] => Mux15.IN17
OP[0] => Mux16.IN17
OP[0] => Mux17.IN17
OP[0] => Mux18.IN17
OP[0] => Mux19.IN17
OP[0] => Mux20.IN17
OP[0] => Mux21.IN17
OP[0] => Mux22.IN17
OP[0] => Mux23.IN17
OP[0] => Mux24.IN17
OP[0] => Mux25.IN17
OP[0] => Mux26.IN17
OP[0] => Mux27.IN17
OP[0] => Mux28.IN17
OP[0] => Mux29.IN17
OP[0] => Mux30.IN17
OP[0] => Mux31.IN17
OP[0] => Mux32.IN17
OP[0] => Equal1.IN3
OP[0] => Equal2.IN3
OP[1] => Mux0.IN16
OP[1] => Mux1.IN16
OP[1] => Mux2.IN16
OP[1] => Mux3.IN16
OP[1] => Mux4.IN16
OP[1] => Mux5.IN16
OP[1] => Mux6.IN16
OP[1] => Mux7.IN16
OP[1] => Mux8.IN16
OP[1] => Mux9.IN16
OP[1] => Mux10.IN16
OP[1] => Mux11.IN16
OP[1] => Mux12.IN16
OP[1] => Mux13.IN16
OP[1] => Mux14.IN16
OP[1] => Mux15.IN16
OP[1] => Mux16.IN16
OP[1] => Mux17.IN16
OP[1] => Mux18.IN16
OP[1] => Mux19.IN16
OP[1] => Mux20.IN16
OP[1] => Mux21.IN16
OP[1] => Mux22.IN16
OP[1] => Mux23.IN16
OP[1] => Mux24.IN16
OP[1] => Mux25.IN16
OP[1] => Mux26.IN16
OP[1] => Mux27.IN16
OP[1] => Mux28.IN16
OP[1] => Mux29.IN16
OP[1] => Mux30.IN16
OP[1] => Mux31.IN16
OP[1] => Mux32.IN16
OP[1] => Equal1.IN2
OP[1] => Equal2.IN2
OP[2] => Mux0.IN15
OP[2] => Mux1.IN15
OP[2] => Mux2.IN15
OP[2] => Mux3.IN15
OP[2] => Mux4.IN15
OP[2] => Mux5.IN15
OP[2] => Mux6.IN15
OP[2] => Mux7.IN15
OP[2] => Mux8.IN15
OP[2] => Mux9.IN15
OP[2] => Mux10.IN15
OP[2] => Mux11.IN15
OP[2] => Mux12.IN15
OP[2] => Mux13.IN15
OP[2] => Mux14.IN15
OP[2] => Mux15.IN15
OP[2] => Mux16.IN15
OP[2] => Mux17.IN15
OP[2] => Mux18.IN15
OP[2] => Mux19.IN15
OP[2] => Mux20.IN15
OP[2] => Mux21.IN15
OP[2] => Mux22.IN15
OP[2] => Mux23.IN15
OP[2] => Mux24.IN15
OP[2] => Mux25.IN15
OP[2] => Mux26.IN15
OP[2] => Mux27.IN15
OP[2] => Mux28.IN15
OP[2] => Mux29.IN15
OP[2] => Mux30.IN15
OP[2] => Mux31.IN15
OP[2] => Mux32.IN15
OP[2] => Equal1.IN1
OP[2] => Equal2.IN1
OP[3] => Mux0.IN14
OP[3] => Mux1.IN14
OP[3] => Mux2.IN14
OP[3] => Mux3.IN14
OP[3] => Mux4.IN14
OP[3] => Mux5.IN14
OP[3] => Mux6.IN14
OP[3] => Mux7.IN14
OP[3] => Mux8.IN14
OP[3] => Mux9.IN14
OP[3] => Mux10.IN14
OP[3] => Mux11.IN14
OP[3] => Mux12.IN14
OP[3] => Mux13.IN14
OP[3] => Mux14.IN14
OP[3] => Mux15.IN14
OP[3] => Mux16.IN14
OP[3] => Mux17.IN14
OP[3] => Mux18.IN14
OP[3] => Mux19.IN14
OP[3] => Mux20.IN14
OP[3] => Mux21.IN14
OP[3] => Mux22.IN14
OP[3] => Mux23.IN14
OP[3] => Mux24.IN14
OP[3] => Mux25.IN14
OP[3] => Mux26.IN14
OP[3] => Mux27.IN14
OP[3] => Mux28.IN14
OP[3] => Mux29.IN14
OP[3] => Mux30.IN14
OP[3] => Mux31.IN14
OP[3] => Mux32.IN14
OP[3] => Equal1.IN0
OP[3] => Equal2.IN0
Z[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OVER <= sOver.DB_MAX_OUTPUT_PORT_TYPE
ZERO <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
VAI <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_de2|datapath:mips|pipeEX_MEM:pipeEX_MEM0
clk => BranchNEM~reg0.CLK
clk => BranchEQM~reg0.CLK
clk => PcBranchM[0]~reg0.CLK
clk => PcBranchM[1]~reg0.CLK
clk => PcBranchM[2]~reg0.CLK
clk => PcBranchM[3]~reg0.CLK
clk => PcBranchM[4]~reg0.CLK
clk => PcBranchM[5]~reg0.CLK
clk => PcBranchM[6]~reg0.CLK
clk => PcBranchM[7]~reg0.CLK
clk => PcBranchM[8]~reg0.CLK
clk => PcBranchM[9]~reg0.CLK
clk => PcBranchM[10]~reg0.CLK
clk => PcBranchM[11]~reg0.CLK
clk => PcBranchM[12]~reg0.CLK
clk => PcBranchM[13]~reg0.CLK
clk => PcBranchM[14]~reg0.CLK
clk => PcBranchM[15]~reg0.CLK
clk => PcBranchM[16]~reg0.CLK
clk => PcBranchM[17]~reg0.CLK
clk => PcBranchM[18]~reg0.CLK
clk => PcBranchM[19]~reg0.CLK
clk => PcBranchM[20]~reg0.CLK
clk => PcBranchM[21]~reg0.CLK
clk => PcBranchM[22]~reg0.CLK
clk => PcBranchM[23]~reg0.CLK
clk => PcBranchM[24]~reg0.CLK
clk => PcBranchM[25]~reg0.CLK
clk => PcBranchM[26]~reg0.CLK
clk => PcBranchM[27]~reg0.CLK
clk => PcBranchM[28]~reg0.CLK
clk => PcBranchM[29]~reg0.CLK
clk => PcBranchM[30]~reg0.CLK
clk => PcBranchM[31]~reg0.CLK
clk => WriteRegM[0]~reg0.CLK
clk => WriteRegM[1]~reg0.CLK
clk => WriteRegM[2]~reg0.CLK
clk => WriteRegM[3]~reg0.CLK
clk => WriteRegM[4]~reg0.CLK
clk => WriteDataM[0]~reg0.CLK
clk => WriteDataM[1]~reg0.CLK
clk => WriteDataM[2]~reg0.CLK
clk => WriteDataM[3]~reg0.CLK
clk => WriteDataM[4]~reg0.CLK
clk => WriteDataM[5]~reg0.CLK
clk => WriteDataM[6]~reg0.CLK
clk => WriteDataM[7]~reg0.CLK
clk => WriteDataM[8]~reg0.CLK
clk => WriteDataM[9]~reg0.CLK
clk => WriteDataM[10]~reg0.CLK
clk => WriteDataM[11]~reg0.CLK
clk => WriteDataM[12]~reg0.CLK
clk => WriteDataM[13]~reg0.CLK
clk => WriteDataM[14]~reg0.CLK
clk => WriteDataM[15]~reg0.CLK
clk => WriteDataM[16]~reg0.CLK
clk => WriteDataM[17]~reg0.CLK
clk => WriteDataM[18]~reg0.CLK
clk => WriteDataM[19]~reg0.CLK
clk => WriteDataM[20]~reg0.CLK
clk => WriteDataM[21]~reg0.CLK
clk => WriteDataM[22]~reg0.CLK
clk => WriteDataM[23]~reg0.CLK
clk => WriteDataM[24]~reg0.CLK
clk => WriteDataM[25]~reg0.CLK
clk => WriteDataM[26]~reg0.CLK
clk => WriteDataM[27]~reg0.CLK
clk => WriteDataM[28]~reg0.CLK
clk => WriteDataM[29]~reg0.CLK
clk => WriteDataM[30]~reg0.CLK
clk => WriteDataM[31]~reg0.CLK
clk => AluOutM[0]~reg0.CLK
clk => AluOutM[1]~reg0.CLK
clk => AluOutM[2]~reg0.CLK
clk => AluOutM[3]~reg0.CLK
clk => AluOutM[4]~reg0.CLK
clk => AluOutM[5]~reg0.CLK
clk => AluOutM[6]~reg0.CLK
clk => AluOutM[7]~reg0.CLK
clk => AluOutM[8]~reg0.CLK
clk => AluOutM[9]~reg0.CLK
clk => AluOutM[10]~reg0.CLK
clk => AluOutM[11]~reg0.CLK
clk => AluOutM[12]~reg0.CLK
clk => AluOutM[13]~reg0.CLK
clk => AluOutM[14]~reg0.CLK
clk => AluOutM[15]~reg0.CLK
clk => AluOutM[16]~reg0.CLK
clk => AluOutM[17]~reg0.CLK
clk => AluOutM[18]~reg0.CLK
clk => AluOutM[19]~reg0.CLK
clk => AluOutM[20]~reg0.CLK
clk => AluOutM[21]~reg0.CLK
clk => AluOutM[22]~reg0.CLK
clk => AluOutM[23]~reg0.CLK
clk => AluOutM[24]~reg0.CLK
clk => AluOutM[25]~reg0.CLK
clk => AluOutM[26]~reg0.CLK
clk => AluOutM[27]~reg0.CLK
clk => AluOutM[28]~reg0.CLK
clk => AluOutM[29]~reg0.CLK
clk => AluOutM[30]~reg0.CLK
clk => AluOutM[31]~reg0.CLK
clk => ZeroM~reg0.CLK
clk => MemWriteM~reg0.CLK
clk => MemtoRegM~reg0.CLK
clk => RegWriteM~reg0.CLK
RegWriteE => RegWriteM~reg0.DATAIN
MemtoRegE => MemtoRegM~reg0.DATAIN
MemWriteE => MemWriteM~reg0.DATAIN
ZeroE => ZeroM~reg0.DATAIN
AluOutE[0] => AluOutM[0]~reg0.DATAIN
AluOutE[1] => AluOutM[1]~reg0.DATAIN
AluOutE[2] => AluOutM[2]~reg0.DATAIN
AluOutE[3] => AluOutM[3]~reg0.DATAIN
AluOutE[4] => AluOutM[4]~reg0.DATAIN
AluOutE[5] => AluOutM[5]~reg0.DATAIN
AluOutE[6] => AluOutM[6]~reg0.DATAIN
AluOutE[7] => AluOutM[7]~reg0.DATAIN
AluOutE[8] => AluOutM[8]~reg0.DATAIN
AluOutE[9] => AluOutM[9]~reg0.DATAIN
AluOutE[10] => AluOutM[10]~reg0.DATAIN
AluOutE[11] => AluOutM[11]~reg0.DATAIN
AluOutE[12] => AluOutM[12]~reg0.DATAIN
AluOutE[13] => AluOutM[13]~reg0.DATAIN
AluOutE[14] => AluOutM[14]~reg0.DATAIN
AluOutE[15] => AluOutM[15]~reg0.DATAIN
AluOutE[16] => AluOutM[16]~reg0.DATAIN
AluOutE[17] => AluOutM[17]~reg0.DATAIN
AluOutE[18] => AluOutM[18]~reg0.DATAIN
AluOutE[19] => AluOutM[19]~reg0.DATAIN
AluOutE[20] => AluOutM[20]~reg0.DATAIN
AluOutE[21] => AluOutM[21]~reg0.DATAIN
AluOutE[22] => AluOutM[22]~reg0.DATAIN
AluOutE[23] => AluOutM[23]~reg0.DATAIN
AluOutE[24] => AluOutM[24]~reg0.DATAIN
AluOutE[25] => AluOutM[25]~reg0.DATAIN
AluOutE[26] => AluOutM[26]~reg0.DATAIN
AluOutE[27] => AluOutM[27]~reg0.DATAIN
AluOutE[28] => AluOutM[28]~reg0.DATAIN
AluOutE[29] => AluOutM[29]~reg0.DATAIN
AluOutE[30] => AluOutM[30]~reg0.DATAIN
AluOutE[31] => AluOutM[31]~reg0.DATAIN
outBE[0] => WriteDataM[0]~reg0.DATAIN
outBE[1] => WriteDataM[1]~reg0.DATAIN
outBE[2] => WriteDataM[2]~reg0.DATAIN
outBE[3] => WriteDataM[3]~reg0.DATAIN
outBE[4] => WriteDataM[4]~reg0.DATAIN
outBE[5] => WriteDataM[5]~reg0.DATAIN
outBE[6] => WriteDataM[6]~reg0.DATAIN
outBE[7] => WriteDataM[7]~reg0.DATAIN
outBE[8] => WriteDataM[8]~reg0.DATAIN
outBE[9] => WriteDataM[9]~reg0.DATAIN
outBE[10] => WriteDataM[10]~reg0.DATAIN
outBE[11] => WriteDataM[11]~reg0.DATAIN
outBE[12] => WriteDataM[12]~reg0.DATAIN
outBE[13] => WriteDataM[13]~reg0.DATAIN
outBE[14] => WriteDataM[14]~reg0.DATAIN
outBE[15] => WriteDataM[15]~reg0.DATAIN
outBE[16] => WriteDataM[16]~reg0.DATAIN
outBE[17] => WriteDataM[17]~reg0.DATAIN
outBE[18] => WriteDataM[18]~reg0.DATAIN
outBE[19] => WriteDataM[19]~reg0.DATAIN
outBE[20] => WriteDataM[20]~reg0.DATAIN
outBE[21] => WriteDataM[21]~reg0.DATAIN
outBE[22] => WriteDataM[22]~reg0.DATAIN
outBE[23] => WriteDataM[23]~reg0.DATAIN
outBE[24] => WriteDataM[24]~reg0.DATAIN
outBE[25] => WriteDataM[25]~reg0.DATAIN
outBE[26] => WriteDataM[26]~reg0.DATAIN
outBE[27] => WriteDataM[27]~reg0.DATAIN
outBE[28] => WriteDataM[28]~reg0.DATAIN
outBE[29] => WriteDataM[29]~reg0.DATAIN
outBE[30] => WriteDataM[30]~reg0.DATAIN
outBE[31] => WriteDataM[31]~reg0.DATAIN
WriteRegE[0] => WriteRegM[0]~reg0.DATAIN
WriteRegE[1] => WriteRegM[1]~reg0.DATAIN
WriteRegE[2] => WriteRegM[2]~reg0.DATAIN
WriteRegE[3] => WriteRegM[3]~reg0.DATAIN
WriteRegE[4] => WriteRegM[4]~reg0.DATAIN
PcBranchE[0] => PcBranchM[0]~reg0.DATAIN
PcBranchE[1] => PcBranchM[1]~reg0.DATAIN
PcBranchE[2] => PcBranchM[2]~reg0.DATAIN
PcBranchE[3] => PcBranchM[3]~reg0.DATAIN
PcBranchE[4] => PcBranchM[4]~reg0.DATAIN
PcBranchE[5] => PcBranchM[5]~reg0.DATAIN
PcBranchE[6] => PcBranchM[6]~reg0.DATAIN
PcBranchE[7] => PcBranchM[7]~reg0.DATAIN
PcBranchE[8] => PcBranchM[8]~reg0.DATAIN
PcBranchE[9] => PcBranchM[9]~reg0.DATAIN
PcBranchE[10] => PcBranchM[10]~reg0.DATAIN
PcBranchE[11] => PcBranchM[11]~reg0.DATAIN
PcBranchE[12] => PcBranchM[12]~reg0.DATAIN
PcBranchE[13] => PcBranchM[13]~reg0.DATAIN
PcBranchE[14] => PcBranchM[14]~reg0.DATAIN
PcBranchE[15] => PcBranchM[15]~reg0.DATAIN
PcBranchE[16] => PcBranchM[16]~reg0.DATAIN
PcBranchE[17] => PcBranchM[17]~reg0.DATAIN
PcBranchE[18] => PcBranchM[18]~reg0.DATAIN
PcBranchE[19] => PcBranchM[19]~reg0.DATAIN
PcBranchE[20] => PcBranchM[20]~reg0.DATAIN
PcBranchE[21] => PcBranchM[21]~reg0.DATAIN
PcBranchE[22] => PcBranchM[22]~reg0.DATAIN
PcBranchE[23] => PcBranchM[23]~reg0.DATAIN
PcBranchE[24] => PcBranchM[24]~reg0.DATAIN
PcBranchE[25] => PcBranchM[25]~reg0.DATAIN
PcBranchE[26] => PcBranchM[26]~reg0.DATAIN
PcBranchE[27] => PcBranchM[27]~reg0.DATAIN
PcBranchE[28] => PcBranchM[28]~reg0.DATAIN
PcBranchE[29] => PcBranchM[29]~reg0.DATAIN
PcBranchE[30] => PcBranchM[30]~reg0.DATAIN
PcBranchE[31] => PcBranchM[31]~reg0.DATAIN
BranchEQE => BranchEQM~reg0.DATAIN
BranchNEE => BranchNEM~reg0.DATAIN
RegWriteM <= RegWriteM~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegM <= MemtoRegM~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWriteM <= MemWriteM~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZeroM <= ZeroM~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[0] <= AluOutM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[1] <= AluOutM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[2] <= AluOutM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[3] <= AluOutM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[4] <= AluOutM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[5] <= AluOutM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[6] <= AluOutM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[7] <= AluOutM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[8] <= AluOutM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[9] <= AluOutM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[10] <= AluOutM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[11] <= AluOutM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[12] <= AluOutM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[13] <= AluOutM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[14] <= AluOutM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[15] <= AluOutM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[16] <= AluOutM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[17] <= AluOutM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[18] <= AluOutM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[19] <= AluOutM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[20] <= AluOutM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[21] <= AluOutM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[22] <= AluOutM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[23] <= AluOutM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[24] <= AluOutM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[25] <= AluOutM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[26] <= AluOutM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[27] <= AluOutM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[28] <= AluOutM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[29] <= AluOutM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[30] <= AluOutM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutM[31] <= AluOutM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0] <= WriteDataM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[1] <= WriteDataM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[2] <= WriteDataM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[3] <= WriteDataM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[4] <= WriteDataM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[5] <= WriteDataM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[6] <= WriteDataM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[7] <= WriteDataM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[8] <= WriteDataM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[9] <= WriteDataM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[10] <= WriteDataM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[11] <= WriteDataM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[12] <= WriteDataM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[13] <= WriteDataM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[14] <= WriteDataM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[15] <= WriteDataM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[16] <= WriteDataM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[17] <= WriteDataM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[18] <= WriteDataM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[19] <= WriteDataM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[20] <= WriteDataM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[21] <= WriteDataM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[22] <= WriteDataM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[23] <= WriteDataM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[24] <= WriteDataM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[25] <= WriteDataM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[26] <= WriteDataM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[27] <= WriteDataM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[28] <= WriteDataM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[29] <= WriteDataM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[30] <= WriteDataM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[31] <= WriteDataM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteRegM[0] <= WriteRegM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteRegM[1] <= WriteRegM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteRegM[2] <= WriteRegM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteRegM[3] <= WriteRegM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteRegM[4] <= WriteRegM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[0] <= PcBranchM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[1] <= PcBranchM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[2] <= PcBranchM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[3] <= PcBranchM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[4] <= PcBranchM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[5] <= PcBranchM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[6] <= PcBranchM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[7] <= PcBranchM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[8] <= PcBranchM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[9] <= PcBranchM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[10] <= PcBranchM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[11] <= PcBranchM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[12] <= PcBranchM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[13] <= PcBranchM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[14] <= PcBranchM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[15] <= PcBranchM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[16] <= PcBranchM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[17] <= PcBranchM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[18] <= PcBranchM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[19] <= PcBranchM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[20] <= PcBranchM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[21] <= PcBranchM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[22] <= PcBranchM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[23] <= PcBranchM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[24] <= PcBranchM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[25] <= PcBranchM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[26] <= PcBranchM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[27] <= PcBranchM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[28] <= PcBranchM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[29] <= PcBranchM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[30] <= PcBranchM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PcBranchM[31] <= PcBranchM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchEQM <= BranchEQM~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchNEM <= BranchNEM~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_de2|datapath:mips|md_ram:md
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mips_de2|datapath:mips|md_ram:md|altsyncram:altsyncram_component
wren_a => altsyncram_rkc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rkc1:auto_generated.data_a[0]
data_a[1] => altsyncram_rkc1:auto_generated.data_a[1]
data_a[2] => altsyncram_rkc1:auto_generated.data_a[2]
data_a[3] => altsyncram_rkc1:auto_generated.data_a[3]
data_a[4] => altsyncram_rkc1:auto_generated.data_a[4]
data_a[5] => altsyncram_rkc1:auto_generated.data_a[5]
data_a[6] => altsyncram_rkc1:auto_generated.data_a[6]
data_a[7] => altsyncram_rkc1:auto_generated.data_a[7]
data_a[8] => altsyncram_rkc1:auto_generated.data_a[8]
data_a[9] => altsyncram_rkc1:auto_generated.data_a[9]
data_a[10] => altsyncram_rkc1:auto_generated.data_a[10]
data_a[11] => altsyncram_rkc1:auto_generated.data_a[11]
data_a[12] => altsyncram_rkc1:auto_generated.data_a[12]
data_a[13] => altsyncram_rkc1:auto_generated.data_a[13]
data_a[14] => altsyncram_rkc1:auto_generated.data_a[14]
data_a[15] => altsyncram_rkc1:auto_generated.data_a[15]
data_a[16] => altsyncram_rkc1:auto_generated.data_a[16]
data_a[17] => altsyncram_rkc1:auto_generated.data_a[17]
data_a[18] => altsyncram_rkc1:auto_generated.data_a[18]
data_a[19] => altsyncram_rkc1:auto_generated.data_a[19]
data_a[20] => altsyncram_rkc1:auto_generated.data_a[20]
data_a[21] => altsyncram_rkc1:auto_generated.data_a[21]
data_a[22] => altsyncram_rkc1:auto_generated.data_a[22]
data_a[23] => altsyncram_rkc1:auto_generated.data_a[23]
data_a[24] => altsyncram_rkc1:auto_generated.data_a[24]
data_a[25] => altsyncram_rkc1:auto_generated.data_a[25]
data_a[26] => altsyncram_rkc1:auto_generated.data_a[26]
data_a[27] => altsyncram_rkc1:auto_generated.data_a[27]
data_a[28] => altsyncram_rkc1:auto_generated.data_a[28]
data_a[29] => altsyncram_rkc1:auto_generated.data_a[29]
data_a[30] => altsyncram_rkc1:auto_generated.data_a[30]
data_a[31] => altsyncram_rkc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rkc1:auto_generated.address_a[0]
address_a[1] => altsyncram_rkc1:auto_generated.address_a[1]
address_a[2] => altsyncram_rkc1:auto_generated.address_a[2]
address_a[3] => altsyncram_rkc1:auto_generated.address_a[3]
address_a[4] => altsyncram_rkc1:auto_generated.address_a[4]
address_a[5] => altsyncram_rkc1:auto_generated.address_a[5]
address_a[6] => altsyncram_rkc1:auto_generated.address_a[6]
address_a[7] => altsyncram_rkc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rkc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rkc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rkc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rkc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rkc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_rkc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_rkc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_rkc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_rkc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_rkc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_rkc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_rkc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_rkc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_rkc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_rkc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_rkc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_rkc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_rkc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_rkc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_rkc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_rkc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_rkc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_rkc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_rkc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_rkc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_rkc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_rkc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_rkc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_rkc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_rkc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_rkc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_rkc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_rkc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_de2|datapath:mips|md_ram:md|altsyncram:altsyncram_component|altsyncram_rkc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|mips_de2|datapath:mips|pipeMEM_WB:pipeMEM_WB0
clk => WriteRegWB[0]~reg0.CLK
clk => WriteRegWB[1]~reg0.CLK
clk => WriteRegWB[2]~reg0.CLK
clk => WriteRegWB[3]~reg0.CLK
clk => WriteRegWB[4]~reg0.CLK
clk => ReadDataWB[0]~reg0.CLK
clk => ReadDataWB[1]~reg0.CLK
clk => ReadDataWB[2]~reg0.CLK
clk => ReadDataWB[3]~reg0.CLK
clk => ReadDataWB[4]~reg0.CLK
clk => ReadDataWB[5]~reg0.CLK
clk => ReadDataWB[6]~reg0.CLK
clk => ReadDataWB[7]~reg0.CLK
clk => ReadDataWB[8]~reg0.CLK
clk => ReadDataWB[9]~reg0.CLK
clk => ReadDataWB[10]~reg0.CLK
clk => ReadDataWB[11]~reg0.CLK
clk => ReadDataWB[12]~reg0.CLK
clk => ReadDataWB[13]~reg0.CLK
clk => ReadDataWB[14]~reg0.CLK
clk => ReadDataWB[15]~reg0.CLK
clk => ReadDataWB[16]~reg0.CLK
clk => ReadDataWB[17]~reg0.CLK
clk => ReadDataWB[18]~reg0.CLK
clk => ReadDataWB[19]~reg0.CLK
clk => ReadDataWB[20]~reg0.CLK
clk => ReadDataWB[21]~reg0.CLK
clk => ReadDataWB[22]~reg0.CLK
clk => ReadDataWB[23]~reg0.CLK
clk => ReadDataWB[24]~reg0.CLK
clk => ReadDataWB[25]~reg0.CLK
clk => ReadDataWB[26]~reg0.CLK
clk => ReadDataWB[27]~reg0.CLK
clk => ReadDataWB[28]~reg0.CLK
clk => ReadDataWB[29]~reg0.CLK
clk => ReadDataWB[30]~reg0.CLK
clk => ReadDataWB[31]~reg0.CLK
clk => AluOutWB[0]~reg0.CLK
clk => AluOutWB[1]~reg0.CLK
clk => AluOutWB[2]~reg0.CLK
clk => AluOutWB[3]~reg0.CLK
clk => AluOutWB[4]~reg0.CLK
clk => AluOutWB[5]~reg0.CLK
clk => AluOutWB[6]~reg0.CLK
clk => AluOutWB[7]~reg0.CLK
clk => AluOutWB[8]~reg0.CLK
clk => AluOutWB[9]~reg0.CLK
clk => AluOutWB[10]~reg0.CLK
clk => AluOutWB[11]~reg0.CLK
clk => AluOutWB[12]~reg0.CLK
clk => AluOutWB[13]~reg0.CLK
clk => AluOutWB[14]~reg0.CLK
clk => AluOutWB[15]~reg0.CLK
clk => AluOutWB[16]~reg0.CLK
clk => AluOutWB[17]~reg0.CLK
clk => AluOutWB[18]~reg0.CLK
clk => AluOutWB[19]~reg0.CLK
clk => AluOutWB[20]~reg0.CLK
clk => AluOutWB[21]~reg0.CLK
clk => AluOutWB[22]~reg0.CLK
clk => AluOutWB[23]~reg0.CLK
clk => AluOutWB[24]~reg0.CLK
clk => AluOutWB[25]~reg0.CLK
clk => AluOutWB[26]~reg0.CLK
clk => AluOutWB[27]~reg0.CLK
clk => AluOutWB[28]~reg0.CLK
clk => AluOutWB[29]~reg0.CLK
clk => AluOutWB[30]~reg0.CLK
clk => AluOutWB[31]~reg0.CLK
clk => MemtoRegWB~reg0.CLK
clk => RegWriteWB~reg0.CLK
RegWriteM => RegWriteWB~reg0.DATAIN
MemtoRegM => MemtoRegWB~reg0.DATAIN
ReadDataM[0] => ReadDataWB[0]~reg0.DATAIN
ReadDataM[1] => ReadDataWB[1]~reg0.DATAIN
ReadDataM[2] => ReadDataWB[2]~reg0.DATAIN
ReadDataM[3] => ReadDataWB[3]~reg0.DATAIN
ReadDataM[4] => ReadDataWB[4]~reg0.DATAIN
ReadDataM[5] => ReadDataWB[5]~reg0.DATAIN
ReadDataM[6] => ReadDataWB[6]~reg0.DATAIN
ReadDataM[7] => ReadDataWB[7]~reg0.DATAIN
ReadDataM[8] => ReadDataWB[8]~reg0.DATAIN
ReadDataM[9] => ReadDataWB[9]~reg0.DATAIN
ReadDataM[10] => ReadDataWB[10]~reg0.DATAIN
ReadDataM[11] => ReadDataWB[11]~reg0.DATAIN
ReadDataM[12] => ReadDataWB[12]~reg0.DATAIN
ReadDataM[13] => ReadDataWB[13]~reg0.DATAIN
ReadDataM[14] => ReadDataWB[14]~reg0.DATAIN
ReadDataM[15] => ReadDataWB[15]~reg0.DATAIN
ReadDataM[16] => ReadDataWB[16]~reg0.DATAIN
ReadDataM[17] => ReadDataWB[17]~reg0.DATAIN
ReadDataM[18] => ReadDataWB[18]~reg0.DATAIN
ReadDataM[19] => ReadDataWB[19]~reg0.DATAIN
ReadDataM[20] => ReadDataWB[20]~reg0.DATAIN
ReadDataM[21] => ReadDataWB[21]~reg0.DATAIN
ReadDataM[22] => ReadDataWB[22]~reg0.DATAIN
ReadDataM[23] => ReadDataWB[23]~reg0.DATAIN
ReadDataM[24] => ReadDataWB[24]~reg0.DATAIN
ReadDataM[25] => ReadDataWB[25]~reg0.DATAIN
ReadDataM[26] => ReadDataWB[26]~reg0.DATAIN
ReadDataM[27] => ReadDataWB[27]~reg0.DATAIN
ReadDataM[28] => ReadDataWB[28]~reg0.DATAIN
ReadDataM[29] => ReadDataWB[29]~reg0.DATAIN
ReadDataM[30] => ReadDataWB[30]~reg0.DATAIN
ReadDataM[31] => ReadDataWB[31]~reg0.DATAIN
AluOutM[0] => AluOutWB[0]~reg0.DATAIN
AluOutM[1] => AluOutWB[1]~reg0.DATAIN
AluOutM[2] => AluOutWB[2]~reg0.DATAIN
AluOutM[3] => AluOutWB[3]~reg0.DATAIN
AluOutM[4] => AluOutWB[4]~reg0.DATAIN
AluOutM[5] => AluOutWB[5]~reg0.DATAIN
AluOutM[6] => AluOutWB[6]~reg0.DATAIN
AluOutM[7] => AluOutWB[7]~reg0.DATAIN
AluOutM[8] => AluOutWB[8]~reg0.DATAIN
AluOutM[9] => AluOutWB[9]~reg0.DATAIN
AluOutM[10] => AluOutWB[10]~reg0.DATAIN
AluOutM[11] => AluOutWB[11]~reg0.DATAIN
AluOutM[12] => AluOutWB[12]~reg0.DATAIN
AluOutM[13] => AluOutWB[13]~reg0.DATAIN
AluOutM[14] => AluOutWB[14]~reg0.DATAIN
AluOutM[15] => AluOutWB[15]~reg0.DATAIN
AluOutM[16] => AluOutWB[16]~reg0.DATAIN
AluOutM[17] => AluOutWB[17]~reg0.DATAIN
AluOutM[18] => AluOutWB[18]~reg0.DATAIN
AluOutM[19] => AluOutWB[19]~reg0.DATAIN
AluOutM[20] => AluOutWB[20]~reg0.DATAIN
AluOutM[21] => AluOutWB[21]~reg0.DATAIN
AluOutM[22] => AluOutWB[22]~reg0.DATAIN
AluOutM[23] => AluOutWB[23]~reg0.DATAIN
AluOutM[24] => AluOutWB[24]~reg0.DATAIN
AluOutM[25] => AluOutWB[25]~reg0.DATAIN
AluOutM[26] => AluOutWB[26]~reg0.DATAIN
AluOutM[27] => AluOutWB[27]~reg0.DATAIN
AluOutM[28] => AluOutWB[28]~reg0.DATAIN
AluOutM[29] => AluOutWB[29]~reg0.DATAIN
AluOutM[30] => AluOutWB[30]~reg0.DATAIN
AluOutM[31] => AluOutWB[31]~reg0.DATAIN
WriteRegM[0] => WriteRegWB[0]~reg0.DATAIN
WriteRegM[1] => WriteRegWB[1]~reg0.DATAIN
WriteRegM[2] => WriteRegWB[2]~reg0.DATAIN
WriteRegM[3] => WriteRegWB[3]~reg0.DATAIN
WriteRegM[4] => WriteRegWB[4]~reg0.DATAIN
RegWriteWB <= RegWriteWB~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegWB <= MemtoRegWB~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[0] <= ReadDataWB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[1] <= ReadDataWB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[2] <= ReadDataWB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[3] <= ReadDataWB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[4] <= ReadDataWB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[5] <= ReadDataWB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[6] <= ReadDataWB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[7] <= ReadDataWB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[8] <= ReadDataWB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[9] <= ReadDataWB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[10] <= ReadDataWB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[11] <= ReadDataWB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[12] <= ReadDataWB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[13] <= ReadDataWB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[14] <= ReadDataWB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[15] <= ReadDataWB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[16] <= ReadDataWB[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[17] <= ReadDataWB[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[18] <= ReadDataWB[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[19] <= ReadDataWB[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[20] <= ReadDataWB[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[21] <= ReadDataWB[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[22] <= ReadDataWB[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[23] <= ReadDataWB[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[24] <= ReadDataWB[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[25] <= ReadDataWB[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[26] <= ReadDataWB[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[27] <= ReadDataWB[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[28] <= ReadDataWB[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[29] <= ReadDataWB[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[30] <= ReadDataWB[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataWB[31] <= ReadDataWB[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[0] <= AluOutWB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[1] <= AluOutWB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[2] <= AluOutWB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[3] <= AluOutWB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[4] <= AluOutWB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[5] <= AluOutWB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[6] <= AluOutWB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[7] <= AluOutWB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[8] <= AluOutWB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[9] <= AluOutWB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[10] <= AluOutWB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[11] <= AluOutWB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[12] <= AluOutWB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[13] <= AluOutWB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[14] <= AluOutWB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[15] <= AluOutWB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[16] <= AluOutWB[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[17] <= AluOutWB[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[18] <= AluOutWB[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[19] <= AluOutWB[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[20] <= AluOutWB[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[21] <= AluOutWB[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[22] <= AluOutWB[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[23] <= AluOutWB[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[24] <= AluOutWB[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[25] <= AluOutWB[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[26] <= AluOutWB[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[27] <= AluOutWB[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[28] <= AluOutWB[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[29] <= AluOutWB[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[30] <= AluOutWB[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AluOutWB[31] <= AluOutWB[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteRegWB[0] <= WriteRegWB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteRegWB[1] <= WriteRegWB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteRegWB[2] <= WriteRegWB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteRegWB[3] <= WriteRegWB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteRegWB[4] <= WriteRegWB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips_de2|hex_conv:hex0
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
saida[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_de2|hex_conv:hex1
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
saida[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_de2|hex_conv:hex2
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
saida[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_de2|hex_conv:hex3
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
saida[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_de2|hex_conv:hex4
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
saida[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_de2|hex_conv:hex5
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
saida[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_de2|hex_conv:hex6
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
saida[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_de2|hex_conv:hex7
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
saida[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


