library (ensc450 ){
  delay_model : table_lookup;
  date : "Tue Apr 20 11:46:56 2021" ;
  revision : "0.0" ;
  bus_naming_style : "%s[%d]" ;
  comment : "Generated By Innovus v18.10-p002_1 ((64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)) Using CTE::do_extract_model results/ensc450_slow.lib -view ensc450_av" ;
  
  /* unit attributes */
  capacitive_load_unit ( 1.0000,ff);
  current_unit : "1mA" ;
  pulling_resistance_unit : "1kohm" ;
  time_unit : "1ns" ;
  voltage_unit : "1V" ;
  leakage_power_unit : "1nW" ;
  
  /* threshold definitions */
  input_threshold_pct_fall : 50.0000;
  input_threshold_pct_rise : 50.0000;
  output_threshold_pct_fall : 50.0000;
  output_threshold_pct_rise : 50.0000;
  slew_lower_threshold_pct_fall : 30.0000;
  slew_lower_threshold_pct_rise : 30.0000;
  slew_upper_threshold_pct_fall : 70.0000;
  slew_upper_threshold_pct_rise : 70.0000;
  slew_derate_from_library : 1.0000;
  
  /* operating conditions */
  operating_conditions (slow ){
    process :  1.0000;
    temperature :  125.0000;
    voltage :  0.9500;
    tree_type :  "balanced_tree" ;
  }
  default_operating_conditions : "slow" ;
  nom_process : 1.0000;
  nom_temperature : 125.0000;
  nom_voltage : 0.9500;
  
  /* default attributes */
  default_fanout_load : 0.0000;
  default_inout_pin_cap : 0.0000;
  default_input_pin_cap : 0.0000;
  default_output_pin_cap : 0.0000;
  default_wire_load_area : 0.0000;
  default_wire_load_capacitance : 0.0000;
  default_wire_load_resistance : 3.7000;
  
  /* templates */
  lu_table_template (lut_timing_1 ){
    variable_1 : constrained_pin_transition ;
    index_1("  0.0000, 0.0078, 0.0156, 0.0312, 0.0625, 0.1250, 0.2500, 0.5000");
    variable_2 : related_pin_transition ;
    index_2("  0.0000, 0.0078, 0.0156, 0.0312, 0.0625, 0.1250, 0.2500, 0.5000");
    
  }
  define( block_distance , cell , float ) ;
  define( min_delay_arc , timing , boolean ) ;
  
  /* end of header section */
  
  /* Start Design ensc450 */
  cell (ensc450 ) { 
    area :  140670.0000;
    dont_touch : true ;
    dont_use : true ;
    timing_model_type : extracted ;
    block_distance :   530.4149;
    type (bus0){
      base_type : array ;
      data_type : bit ;
      bit_width :  32;
      bit_from :  31;
      bit_to :  0;
      downto : true ;
    }
    bus (EXT_WDATABUS ){
      bus_type :  bus0 ;
      
      /* Start of pin EXT_WDATABUS[31] */ 
      pin (EXT_WDATABUS[31] ) { 
        direction : input ;
        capacitance :  15.8101;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[31] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9235, 0.9215, 0.9195, 0.9155, 0.9074, 0.8948, 0.8979, 0.9041",  \
            " 0.9269, 0.9249, 0.9229, 0.9189, 0.9108, 0.8982, 0.9013, 0.9075",  \
            " 0.9309, 0.9289, 0.9269, 0.9229, 0.9148, 0.9022, 0.9053, 0.9115",  \
            " 0.9393, 0.9373, 0.9353, 0.9313, 0.9232, 0.9106, 0.9137, 0.9199",  \
            " 0.9567, 0.9547, 0.9527, 0.9487, 0.9406, 0.9280, 0.9311, 0.9373",  \
            " 0.9911, 0.9891, 0.9871, 0.9831, 0.9750, 0.9624, 0.9655, 0.9717",  \
            " 1.0519, 1.0499, 1.0479, 1.0439, 1.0358, 1.0232, 1.0263, 1.0325",  \
            " 1.1558, 1.1538, 1.1518, 1.1478, 1.1397, 1.1271, 1.1302, 1.1364"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1878, 1.1836, 1.1795, 1.1710, 1.1543, 1.1253, 1.1035, 1.0600",  \
            " 1.1907, 1.1865, 1.1824, 1.1739, 1.1572, 1.1282, 1.1064, 1.0629",  \
            " 1.1940, 1.1898, 1.1857, 1.1772, 1.1605, 1.1315, 1.1097, 1.0662",  \
            " 1.2008, 1.1966, 1.1925, 1.1840, 1.1673, 1.1383, 1.1165, 1.0730",  \
            " 1.2153, 1.2111, 1.2070, 1.1985, 1.1818, 1.1528, 1.1310, 1.0875",  \
            " 1.2460, 1.2418, 1.2377, 1.2292, 1.2125, 1.1835, 1.1617, 1.1182",  \
            " 1.3130, 1.3088, 1.3047, 1.2962, 1.2795, 1.2505, 1.2287, 1.1852",  \
            " 1.4602, 1.4560, 1.4519, 1.4434, 1.4267, 1.3977, 1.3759, 1.3324"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[31] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[31] */
      
      /* Start of pin EXT_WDATABUS[30] */ 
      pin (EXT_WDATABUS[30] ) { 
        direction : input ;
        capacitance :  15.7137;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[30] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9098, 0.9078, 0.9058, 0.9017, 0.8937, 0.8811, 0.8842, 0.8905",  \
            " 0.9133, 0.9113, 0.9093, 0.9052, 0.8972, 0.8846, 0.8877, 0.8940",  \
            " 0.9172, 0.9152, 0.9132, 0.9091, 0.9011, 0.8885, 0.8916, 0.8979",  \
            " 0.9256, 0.9236, 0.9216, 0.9175, 0.9095, 0.8969, 0.9000, 0.9063",  \
            " 0.9421, 0.9401, 0.9381, 0.9340, 0.9260, 0.9134, 0.9165, 0.9228",  \
            " 0.9694, 0.9674, 0.9654, 0.9613, 0.9533, 0.9407, 0.9438, 0.9501",  \
            " 1.0089, 1.0069, 1.0049, 1.0008, 0.9928, 0.9802, 0.9833, 0.9896",  \
            " 1.0695, 1.0675, 1.0655, 1.0614, 1.0534, 1.0408, 1.0439, 1.0502"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0391, 1.0349, 1.0308, 1.0223, 1.0056, 0.9766, 0.9548, 0.9113",  \
            " 1.0418, 1.0376, 1.0335, 1.0250, 1.0083, 0.9793, 0.9575, 0.9140",  \
            " 1.0446, 1.0404, 1.0363, 1.0278, 1.0111, 0.9821, 0.9603, 0.9168",  \
            " 1.0509, 1.0467, 1.0426, 1.0341, 1.0174, 0.9884, 0.9666, 0.9231",  \
            " 1.0651, 1.0609, 1.0568, 1.0483, 1.0316, 1.0026, 0.9808, 0.9373",  \
            " 1.0974, 1.0932, 1.0891, 1.0806, 1.0639, 1.0349, 1.0131, 0.9696",  \
            " 1.1682, 1.1640, 1.1599, 1.1514, 1.1347, 1.1057, 1.0839, 1.0404",  \
            " 1.3046, 1.3004, 1.2963, 1.2878, 1.2711, 1.2421, 1.2203, 1.1768"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[30] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[30] */
      
      /* Start of pin EXT_WDATABUS[29] */ 
      pin (EXT_WDATABUS[29] ) { 
        direction : input ;
        capacitance :  15.9717;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[29] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 1.0026, 1.0006, 0.9986, 0.9944, 0.9865, 0.9738, 0.9769, 0.9832",  \
            " 1.0061, 1.0041, 1.0021, 0.9979, 0.9900, 0.9773, 0.9804, 0.9867",  \
            " 1.0101, 1.0081, 1.0061, 1.0019, 0.9940, 0.9813, 0.9844, 0.9907",  \
            " 1.0184, 1.0164, 1.0144, 1.0102, 1.0023, 0.9896, 0.9927, 0.9990",  \
            " 1.0355, 1.0335, 1.0315, 1.0273, 1.0194, 1.0067, 1.0098, 1.0161",  \
            " 1.0665, 1.0645, 1.0625, 1.0583, 1.0504, 1.0377, 1.0408, 1.0471",  \
            " 1.1149, 1.1129, 1.1109, 1.1067, 1.0988, 1.0861, 1.0892, 1.0955",  \
            " 1.1906, 1.1886, 1.1866, 1.1824, 1.1745, 1.1618, 1.1649, 1.1712"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1109, 1.1067, 1.1025, 1.0941, 1.0774, 1.0483, 1.0266, 0.9830",  \
            " 1.1137, 1.1095, 1.1053, 1.0969, 1.0802, 1.0511, 1.0294, 0.9858",  \
            " 1.1168, 1.1126, 1.1084, 1.1000, 1.0833, 1.0542, 1.0325, 0.9889",  \
            " 1.1232, 1.1190, 1.1148, 1.1064, 1.0897, 1.0606, 1.0389, 0.9953",  \
            " 1.1373, 1.1331, 1.1289, 1.1205, 1.1038, 1.0747, 1.0530, 1.0094",  \
            " 1.1691, 1.1649, 1.1607, 1.1523, 1.1356, 1.1065, 1.0848, 1.0412",  \
            " 1.2389, 1.2347, 1.2305, 1.2221, 1.2054, 1.1763, 1.1546, 1.1110",  \
            " 1.3818, 1.3776, 1.3734, 1.3650, 1.3483, 1.3192, 1.2975, 1.2539"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[29] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[29] */
      
      /* Start of pin EXT_WDATABUS[28] */ 
      pin (EXT_WDATABUS[28] ) { 
        direction : input ;
        capacitance :  16.0707;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[28] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9810, 0.9790, 0.9770, 0.9728, 0.9649, 0.9522, 0.9554, 0.9616",  \
            " 0.9844, 0.9824, 0.9804, 0.9762, 0.9683, 0.9556, 0.9588, 0.9650",  \
            " 0.9885, 0.9865, 0.9845, 0.9803, 0.9724, 0.9597, 0.9629, 0.9691",  \
            " 0.9967, 0.9947, 0.9927, 0.9885, 0.9806, 0.9679, 0.9711, 0.9773",  \
            " 1.0139, 1.0119, 1.0099, 1.0057, 0.9978, 0.9851, 0.9883, 0.9945",  \
            " 1.0454, 1.0434, 1.0414, 1.0372, 1.0293, 1.0166, 1.0198, 1.0260",  \
            " 1.0956, 1.0936, 1.0916, 1.0874, 1.0795, 1.0668, 1.0700, 1.0762",  \
            " 1.1745, 1.1725, 1.1705, 1.1664, 1.1584, 1.1457, 1.1489, 1.1551"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1238, 1.1196, 1.1154, 1.1070, 1.0903, 1.0612, 1.0395, 0.9959",  \
            " 1.1267, 1.1225, 1.1183, 1.1099, 1.0932, 1.0641, 1.0424, 0.9988",  \
            " 1.1297, 1.1255, 1.1213, 1.1129, 1.0962, 1.0671, 1.0454, 1.0018",  \
            " 1.1362, 1.1320, 1.1278, 1.1194, 1.1027, 1.0736, 1.0519, 1.0083",  \
            " 1.1504, 1.1462, 1.1420, 1.1336, 1.1169, 1.0878, 1.0661, 1.0225",  \
            " 1.1820, 1.1778, 1.1736, 1.1652, 1.1485, 1.1194, 1.0977, 1.0541",  \
            " 1.2513, 1.2471, 1.2429, 1.2345, 1.2178, 1.1887, 1.1670, 1.1234",  \
            " 1.3954, 1.3912, 1.3870, 1.3786, 1.3619, 1.3328, 1.3111, 1.2675"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[28] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[28] */
      
      /* Start of pin EXT_WDATABUS[27] */ 
      pin (EXT_WDATABUS[27] ) { 
        direction : input ;
        capacitance :  15.6976;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[27] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9299, 0.9279, 0.9259, 0.9218, 0.9138, 0.9012, 0.9043, 0.9106",  \
            " 0.9334, 0.9314, 0.9294, 0.9253, 0.9173, 0.9047, 0.9078, 0.9141",  \
            " 0.9374, 0.9354, 0.9334, 0.9293, 0.9213, 0.9087, 0.9118, 0.9181",  \
            " 0.9457, 0.9437, 0.9417, 0.9376, 0.9296, 0.9170, 0.9201, 0.9264",  \
            " 0.9625, 0.9605, 0.9585, 0.9544, 0.9464, 0.9338, 0.9369, 0.9432",  \
            " 0.9913, 0.9893, 0.9873, 0.9832, 0.9752, 0.9626, 0.9657, 0.9720",  \
            " 1.0342, 1.0322, 1.0302, 1.0261, 1.0181, 1.0055, 1.0086, 1.0149",  \
            " 1.1004, 1.0984, 1.0964, 1.0923, 1.0843, 1.0717, 1.0748, 1.0811"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0896, 1.0854, 1.0812, 1.0727, 1.0561, 1.0270, 1.0053, 0.9617",  \
            " 1.0923, 1.0881, 1.0839, 1.0754, 1.0588, 1.0297, 1.0080, 0.9644",  \
            " 1.0953, 1.0911, 1.0869, 1.0784, 1.0618, 1.0327, 1.0110, 0.9674",  \
            " 1.1015, 1.0973, 1.0931, 1.0846, 1.0680, 1.0389, 1.0172, 0.9736",  \
            " 1.1157, 1.1115, 1.1073, 1.0988, 1.0822, 1.0531, 1.0314, 0.9878",  \
            " 1.1479, 1.1437, 1.1395, 1.1310, 1.1144, 1.0853, 1.0636, 1.0200",  \
            " 1.2186, 1.2144, 1.2102, 1.2017, 1.1851, 1.1560, 1.1343, 1.0907",  \
            " 1.3569, 1.3527, 1.3485, 1.3400, 1.3234, 1.2943, 1.2726, 1.2290"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[27] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[27] */
      
      /* Start of pin EXT_WDATABUS[26] */ 
      pin (EXT_WDATABUS[26] ) { 
        direction : input ;
        capacitance :  16.0789;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[26] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9450, 0.9429, 0.9409, 0.9369, 0.9288, 0.9162, 0.9193, 0.9256",  \
            " 0.9485, 0.9464, 0.9444, 0.9404, 0.9323, 0.9197, 0.9228, 0.9291",  \
            " 0.9525, 0.9504, 0.9484, 0.9444, 0.9363, 0.9237, 0.9268, 0.9331",  \
            " 0.9608, 0.9587, 0.9567, 0.9527, 0.9446, 0.9320, 0.9351, 0.9414",  \
            " 0.9775, 0.9754, 0.9734, 0.9694, 0.9613, 0.9487, 0.9518, 0.9581",  \
            " 1.0060, 1.0039, 1.0019, 0.9979, 0.9898, 0.9772, 0.9803, 0.9866",  \
            " 1.0480, 1.0459, 1.0439, 1.0399, 1.0318, 1.0192, 1.0223, 1.0286",  \
            " 1.1130, 1.1109, 1.1089, 1.1049, 1.0968, 1.0842, 1.0873, 1.0936"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0795, 1.0753, 1.0711, 1.0627, 1.0460, 1.0169, 0.9952, 0.9516",  \
            " 1.0824, 1.0782, 1.0740, 1.0656, 1.0489, 1.0198, 0.9981, 0.9545",  \
            " 1.0852, 1.0810, 1.0768, 1.0684, 1.0517, 1.0226, 1.0009, 0.9573",  \
            " 1.0914, 1.0872, 1.0830, 1.0746, 1.0579, 1.0288, 1.0071, 0.9635",  \
            " 1.1056, 1.1014, 1.0972, 1.0888, 1.0721, 1.0430, 1.0213, 0.9777",  \
            " 1.1379, 1.1337, 1.1295, 1.1211, 1.1044, 1.0753, 1.0536, 1.0100",  \
            " 1.2086, 1.2044, 1.2002, 1.1918, 1.1751, 1.1460, 1.1243, 1.0807",  \
            " 1.3464, 1.3422, 1.3380, 1.3296, 1.3129, 1.2838, 1.2621, 1.2185"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[26] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[26] */
      
      /* Start of pin EXT_WDATABUS[25] */ 
      pin (EXT_WDATABUS[25] ) { 
        direction : input ;
        capacitance :  16.3024;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[25] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9424, 0.9403, 0.9383, 0.9343, 0.9262, 0.9136, 0.9167, 0.9229",  \
            " 0.9458, 0.9437, 0.9417, 0.9377, 0.9296, 0.9170, 0.9201, 0.9263",  \
            " 0.9498, 0.9477, 0.9457, 0.9417, 0.9336, 0.9210, 0.9241, 0.9303",  \
            " 0.9576, 0.9555, 0.9535, 0.9495, 0.9414, 0.9288, 0.9319, 0.9381",  \
            " 0.9696, 0.9675, 0.9655, 0.9615, 0.9534, 0.9408, 0.9439, 0.9501",  \
            " 0.9825, 0.9804, 0.9784, 0.9744, 0.9663, 0.9537, 0.9568, 0.9630",  \
            " 0.9995, 0.9974, 0.9954, 0.9914, 0.9833, 0.9707, 0.9738, 0.9800",  \
            " 1.0235, 1.0214, 1.0194, 1.0154, 1.0073, 0.9947, 0.9978, 1.0040"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 0.9122, 0.9080, 0.9038, 0.8954, 0.8787, 0.8496, 0.8279, 0.7843",  \
            " 0.9144, 0.9102, 0.9060, 0.8976, 0.8809, 0.8518, 0.8301, 0.7865",  \
            " 0.9168, 0.9126, 0.9084, 0.9000, 0.8833, 0.8542, 0.8325, 0.7889",  \
            " 0.9229, 0.9187, 0.9145, 0.9061, 0.8894, 0.8603, 0.8386, 0.7950",  \
            " 0.9381, 0.9339, 0.9297, 0.9213, 0.9046, 0.8755, 0.8538, 0.8102",  \
            " 0.9726, 0.9684, 0.9642, 0.9558, 0.9391, 0.9100, 0.8883, 0.8447",  \
            " 1.0431, 1.0389, 1.0347, 1.0263, 1.0096, 0.9805, 0.9588, 0.9152",  \
            " 1.1500, 1.1458, 1.1416, 1.1332, 1.1165, 1.0874, 1.0657, 1.0221"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[25] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[25] */
      
      /* Start of pin EXT_WDATABUS[24] */ 
      pin (EXT_WDATABUS[24] ) { 
        direction : input ;
        capacitance :  16.1887;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[24] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.8418, 0.8398, 0.8378, 0.8337, 0.8257, 0.8130, 0.8161, 0.8224",  \
            " 0.8454, 0.8434, 0.8414, 0.8373, 0.8293, 0.8166, 0.8197, 0.8260",  \
            " 0.8494, 0.8474, 0.8454, 0.8413, 0.8333, 0.8206, 0.8237, 0.8300",  \
            " 0.8576, 0.8556, 0.8536, 0.8495, 0.8415, 0.8288, 0.8319, 0.8382",  \
            " 0.8750, 0.8730, 0.8710, 0.8669, 0.8589, 0.8462, 0.8493, 0.8556",  \
            " 0.9085, 0.9065, 0.9045, 0.9004, 0.8924, 0.8797, 0.8828, 0.8891",  \
            " 0.9659, 0.9639, 0.9619, 0.9578, 0.9498, 0.9371, 0.9402, 0.9465",  \
            " 1.0610, 1.0590, 1.0570, 1.0529, 1.0449, 1.0322, 1.0353, 1.0416"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0989, 1.0947, 1.0905, 1.0820, 1.0654, 1.0363, 1.0146, 0.9710",  \
            " 1.1020, 1.0978, 1.0936, 1.0851, 1.0685, 1.0394, 1.0177, 0.9741",  \
            " 1.1052, 1.1010, 1.0968, 1.0883, 1.0717, 1.0426, 1.0209, 0.9773",  \
            " 1.1118, 1.1076, 1.1034, 1.0949, 1.0783, 1.0492, 1.0275, 0.9839",  \
            " 1.1263, 1.1221, 1.1179, 1.1094, 1.0928, 1.0637, 1.0420, 0.9984",  \
            " 1.1571, 1.1529, 1.1487, 1.1402, 1.1236, 1.0945, 1.0728, 1.0292",  \
            " 1.2245, 1.2203, 1.2161, 1.2076, 1.1910, 1.1619, 1.1402, 1.0966",  \
            " 1.3724, 1.3682, 1.3640, 1.3556, 1.3389, 1.3098, 1.2881, 1.2445"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[24] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[24] */
      
      /* Start of pin EXT_WDATABUS[23] */ 
      pin (EXT_WDATABUS[23] ) { 
        direction : input ;
        capacitance :  14.9721;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[23] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9283, 0.9263, 0.9243, 0.9202, 0.9122, 0.8995, 0.9026, 0.9089",  \
            " 0.9317, 0.9297, 0.9277, 0.9236, 0.9156, 0.9029, 0.9060, 0.9123",  \
            " 0.9358, 0.9338, 0.9318, 0.9277, 0.9197, 0.9070, 0.9101, 0.9164",  \
            " 0.9441, 0.9421, 0.9401, 0.9360, 0.9280, 0.9153, 0.9184, 0.9247",  \
            " 0.9605, 0.9585, 0.9565, 0.9524, 0.9444, 0.9317, 0.9348, 0.9411",  \
            " 0.9866, 0.9846, 0.9826, 0.9785, 0.9705, 0.9578, 0.9609, 0.9672",  \
            " 1.0236, 1.0216, 1.0196, 1.0155, 1.0075, 0.9948, 0.9979, 1.0042",  \
            " 1.0806, 1.0786, 1.0766, 1.0725, 1.0645, 1.0518, 1.0549, 1.0612"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0578, 1.0537, 1.0495, 1.0411, 1.0243, 0.9953, 0.9735, 0.9300",  \
            " 1.0604, 1.0563, 1.0521, 1.0437, 1.0269, 0.9979, 0.9761, 0.9326",  \
            " 1.0632, 1.0591, 1.0549, 1.0465, 1.0297, 1.0007, 0.9789, 0.9354",  \
            " 1.0693, 1.0652, 1.0610, 1.0526, 1.0358, 1.0068, 0.9850, 0.9415",  \
            " 1.0837, 1.0796, 1.0754, 1.0670, 1.0502, 1.0212, 0.9994, 0.9559",  \
            " 1.1163, 1.1122, 1.1080, 1.0996, 1.0828, 1.0538, 1.0320, 0.9885",  \
            " 1.1871, 1.1830, 1.1788, 1.1704, 1.1536, 1.1246, 1.1028, 1.0593",  \
            " 1.3212, 1.3171, 1.3129, 1.3045, 1.2877, 1.2587, 1.2369, 1.1934"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[23] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[23] */
      
      /* Start of pin EXT_WDATABUS[22] */ 
      pin (EXT_WDATABUS[22] ) { 
        direction : input ;
        capacitance :  16.5456;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[22] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9536, 0.9515, 0.9495, 0.9455, 0.9374, 0.9248, 0.9279, 0.9341",  \
            " 0.9570, 0.9549, 0.9529, 0.9489, 0.9408, 0.9282, 0.9313, 0.9375",  \
            " 0.9611, 0.9590, 0.9570, 0.9530, 0.9449, 0.9323, 0.9354, 0.9416",  \
            " 0.9693, 0.9672, 0.9652, 0.9612, 0.9531, 0.9405, 0.9436, 0.9498",  \
            " 0.9860, 0.9839, 0.9819, 0.9779, 0.9698, 0.9572, 0.9603, 0.9665",  \
            " 1.0144, 1.0123, 1.0103, 1.0063, 0.9982, 0.9856, 0.9887, 0.9949",  \
            " 1.0564, 1.0543, 1.0523, 1.0483, 1.0402, 1.0276, 1.0307, 1.0369",  \
            " 1.1212, 1.1191, 1.1171, 1.1131, 1.1050, 1.0924, 1.0955, 1.1017"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0843, 1.0801, 1.0759, 1.0674, 1.0508, 1.0217, 1.0000, 0.9564",  \
            " 1.0870, 1.0828, 1.0786, 1.0701, 1.0535, 1.0244, 1.0027, 0.9591",  \
            " 1.0900, 1.0858, 1.0816, 1.0731, 1.0565, 1.0274, 1.0057, 0.9621",  \
            " 1.0962, 1.0920, 1.0878, 1.0793, 1.0627, 1.0336, 1.0119, 0.9683",  \
            " 1.1104, 1.1062, 1.1020, 1.0935, 1.0769, 1.0478, 1.0261, 0.9825",  \
            " 1.1426, 1.1384, 1.1342, 1.1257, 1.1091, 1.0800, 1.0583, 1.0147",  \
            " 1.2133, 1.2091, 1.2049, 1.1964, 1.1798, 1.1507, 1.1290, 1.0854",  \
            " 1.3510, 1.3468, 1.3426, 1.3341, 1.3175, 1.2884, 1.2667, 1.2231"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[22] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[22] */
      
      /* Start of pin EXT_WDATABUS[21] */ 
      pin (EXT_WDATABUS[21] ) { 
        direction : input ;
        capacitance :  17.0309;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[21] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.8823, 0.8803, 0.8783, 0.8742, 0.8662, 0.8535, 0.8567, 0.8629",  \
            " 0.8858, 0.8838, 0.8818, 0.8777, 0.8697, 0.8570, 0.8602, 0.8664",  \
            " 0.8898, 0.8878, 0.8858, 0.8817, 0.8737, 0.8610, 0.8642, 0.8704",  \
            " 0.8980, 0.8960, 0.8940, 0.8899, 0.8819, 0.8692, 0.8724, 0.8786",  \
            " 0.9148, 0.9128, 0.9108, 0.9067, 0.8987, 0.8860, 0.8892, 0.8954",  \
            " 0.9435, 0.9415, 0.9395, 0.9354, 0.9274, 0.9147, 0.9179, 0.9241",  \
            " 0.9862, 0.9842, 0.9822, 0.9781, 0.9701, 0.9574, 0.9606, 0.9668",  \
            " 1.0517, 1.0497, 1.0477, 1.0436, 1.0356, 1.0229, 1.0261, 1.0323"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0699, 1.0657, 1.0616, 1.0530, 1.0364, 1.0074, 0.9856, 0.9421",  \
            " 1.0727, 1.0685, 1.0644, 1.0558, 1.0392, 1.0102, 0.9884, 0.9449",  \
            " 1.0756, 1.0714, 1.0673, 1.0587, 1.0421, 1.0131, 0.9913, 0.9478",  \
            " 1.0818, 1.0776, 1.0735, 1.0649, 1.0483, 1.0193, 0.9975, 0.9540",  \
            " 1.0960, 1.0918, 1.0877, 1.0791, 1.0625, 1.0335, 1.0117, 0.9682",  \
            " 1.1282, 1.1240, 1.1199, 1.1113, 1.0947, 1.0657, 1.0439, 1.0004",  \
            " 1.1989, 1.1947, 1.1906, 1.1820, 1.1654, 1.1364, 1.1146, 1.0711",  \
            " 1.3369, 1.3327, 1.3286, 1.3200, 1.3034, 1.2744, 1.2526, 1.2091"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[21] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[21] */
      
      /* Start of pin EXT_WDATABUS[20] */ 
      pin (EXT_WDATABUS[20] ) { 
        direction : input ;
        capacitance :  17.1495;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[20] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.8833, 0.8812, 0.8792, 0.8752, 0.8671, 0.8545, 0.8576, 0.8638",  \
            " 0.8869, 0.8848, 0.8828, 0.8788, 0.8707, 0.8581, 0.8612, 0.8674",  \
            " 0.8909, 0.8888, 0.8868, 0.8828, 0.8747, 0.8621, 0.8652, 0.8714",  \
            " 0.8991, 0.8970, 0.8950, 0.8910, 0.8829, 0.8703, 0.8734, 0.8796",  \
            " 0.9159, 0.9138, 0.9118, 0.9078, 0.8997, 0.8871, 0.8902, 0.8964",  \
            " 0.9443, 0.9422, 0.9402, 0.9362, 0.9281, 0.9155, 0.9186, 0.9248",  \
            " 0.9865, 0.9844, 0.9824, 0.9784, 0.9703, 0.9577, 0.9608, 0.9670",  \
            " 1.0515, 1.0494, 1.0474, 1.0434, 1.0353, 1.0227, 1.0258, 1.0320"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0690, 1.0648, 1.0607, 1.0521, 1.0355, 1.0065, 0.9847, 0.9412",  \
            " 1.0719, 1.0677, 1.0636, 1.0550, 1.0384, 1.0094, 0.9876, 0.9441",  \
            " 1.0748, 1.0706, 1.0665, 1.0579, 1.0413, 1.0123, 0.9905, 0.9470",  \
            " 1.0810, 1.0768, 1.0727, 1.0641, 1.0475, 1.0185, 0.9967, 0.9532",  \
            " 1.0952, 1.0910, 1.0869, 1.0783, 1.0617, 1.0327, 1.0109, 0.9674",  \
            " 1.1275, 1.1233, 1.1192, 1.1106, 1.0940, 1.0650, 1.0432, 0.9997",  \
            " 1.1981, 1.1939, 1.1898, 1.1812, 1.1646, 1.1356, 1.1138, 1.0703",  \
            " 1.3359, 1.3317, 1.3276, 1.3190, 1.3024, 1.2734, 1.2516, 1.2081"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[20] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[20] */
      
      /* Start of pin EXT_WDATABUS[19] */ 
      pin (EXT_WDATABUS[19] ) { 
        direction : input ;
        capacitance :  16.2084;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[19] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9914, 0.9894, 0.9873, 0.9833, 0.9752, 0.9625, 0.9656, 0.9718",  \
            " 0.9948, 0.9928, 0.9907, 0.9867, 0.9786, 0.9659, 0.9690, 0.9752",  \
            " 0.9989, 0.9969, 0.9948, 0.9908, 0.9827, 0.9700, 0.9731, 0.9793",  \
            " 1.0072, 1.0052, 1.0031, 0.9991, 0.9910, 0.9783, 0.9814, 0.9876",  \
            " 1.0235, 1.0215, 1.0194, 1.0154, 1.0073, 0.9946, 0.9977, 1.0039",  \
            " 1.0499, 1.0479, 1.0458, 1.0418, 1.0337, 1.0210, 1.0241, 1.0303",  \
            " 1.0874, 1.0854, 1.0833, 1.0793, 1.0712, 1.0585, 1.0616, 1.0678",  \
            " 1.1450, 1.1430, 1.1409, 1.1369, 1.1288, 1.1161, 1.1192, 1.1254"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0941, 1.0900, 1.0858, 1.0773, 1.0606, 1.0316, 1.0098, 0.9663",  \
            " 1.0968, 1.0927, 1.0885, 1.0800, 1.0633, 1.0343, 1.0125, 0.9690",  \
            " 1.0997, 1.0956, 1.0914, 1.0829, 1.0662, 1.0372, 1.0154, 0.9719",  \
            " 1.1059, 1.1018, 1.0976, 1.0891, 1.0724, 1.0434, 1.0216, 0.9781",  \
            " 1.1201, 1.1160, 1.1118, 1.1033, 1.0866, 1.0576, 1.0358, 0.9923",  \
            " 1.1526, 1.1485, 1.1443, 1.1358, 1.1191, 1.0901, 1.0683, 1.0248",  \
            " 1.2234, 1.2193, 1.2151, 1.2066, 1.1899, 1.1609, 1.1391, 1.0956",  \
            " 1.3579, 1.3538, 1.3496, 1.3411, 1.3244, 1.2954, 1.2736, 1.2301"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[19] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[19] */
      
      /* Start of pin EXT_WDATABUS[18] */ 
      pin (EXT_WDATABUS[18] ) { 
        direction : input ;
        capacitance :  17.2461;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[18] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9640, 0.9620, 0.9600, 0.9558, 0.9479, 0.9353, 0.9385, 0.9449",  \
            " 0.9675, 0.9655, 0.9635, 0.9593, 0.9514, 0.9388, 0.9420, 0.9484",  \
            " 0.9715, 0.9695, 0.9675, 0.9633, 0.9554, 0.9428, 0.9460, 0.9524",  \
            " 0.9797, 0.9777, 0.9757, 0.9715, 0.9636, 0.9510, 0.9542, 0.9606",  \
            " 0.9963, 0.9943, 0.9923, 0.9881, 0.9802, 0.9676, 0.9708, 0.9772",  \
            " 1.0236, 1.0216, 1.0196, 1.0154, 1.0075, 0.9949, 0.9981, 1.0045",  \
            " 1.0630, 1.0610, 1.0590, 1.0548, 1.0469, 1.0343, 1.0375, 1.0439",  \
            " 1.1236, 1.1216, 1.1196, 1.1154, 1.1075, 1.0949, 1.0981, 1.1045"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0941, 1.0899, 1.0857, 1.0773, 1.0606, 1.0315, 1.0098, 0.9662",  \
            " 1.0968, 1.0926, 1.0884, 1.0800, 1.0633, 1.0342, 1.0125, 0.9689",  \
            " 1.0997, 1.0955, 1.0913, 1.0829, 1.0662, 1.0371, 1.0154, 0.9718",  \
            " 1.1059, 1.1017, 1.0975, 1.0891, 1.0724, 1.0433, 1.0216, 0.9780",  \
            " 1.1201, 1.1159, 1.1117, 1.1033, 1.0866, 1.0575, 1.0358, 0.9922",  \
            " 1.1524, 1.1482, 1.1440, 1.1356, 1.1189, 1.0898, 1.0681, 1.0245",  \
            " 1.2233, 1.2191, 1.2149, 1.2065, 1.1898, 1.1607, 1.1390, 1.0954",  \
            " 1.3596, 1.3554, 1.3512, 1.3428, 1.3261, 1.2970, 1.2753, 1.2317"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[18] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[18] */
      
      /* Start of pin EXT_WDATABUS[17] */ 
      pin (EXT_WDATABUS[17] ) { 
        direction : input ;
        capacitance :  15.3281;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[17] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 1.0021, 1.0001, 0.9981, 0.9940, 0.9861, 0.9735, 0.9767, 0.9830",  \
            " 1.0055, 1.0035, 1.0015, 0.9974, 0.9895, 0.9769, 0.9801, 0.9864",  \
            " 1.0096, 1.0076, 1.0056, 1.0015, 0.9936, 0.9810, 0.9842, 0.9905",  \
            " 1.0179, 1.0159, 1.0139, 1.0098, 1.0019, 0.9893, 0.9925, 0.9988",  \
            " 1.0347, 1.0327, 1.0307, 1.0266, 1.0187, 1.0061, 1.0093, 1.0156",  \
            " 1.0635, 1.0615, 1.0595, 1.0554, 1.0475, 1.0349, 1.0381, 1.0444",  \
            " 1.1064, 1.1044, 1.1024, 1.0983, 1.0904, 1.0778, 1.0810, 1.0873",  \
            " 1.1728, 1.1708, 1.1688, 1.1648, 1.1568, 1.1442, 1.1474, 1.1537"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1190, 1.1148, 1.1106, 1.1021, 1.0855, 1.0564, 1.0347, 0.9911",  \
            " 1.1217, 1.1175, 1.1133, 1.1048, 1.0882, 1.0591, 1.0374, 0.9938",  \
            " 1.1246, 1.1204, 1.1162, 1.1077, 1.0911, 1.0620, 1.0403, 0.9967",  \
            " 1.1309, 1.1267, 1.1225, 1.1140, 1.0974, 1.0683, 1.0466, 1.0030",  \
            " 1.1451, 1.1409, 1.1367, 1.1282, 1.1116, 1.0825, 1.0608, 1.0172",  \
            " 1.1773, 1.1731, 1.1689, 1.1604, 1.1438, 1.1147, 1.0930, 1.0494",  \
            " 1.2479, 1.2437, 1.2395, 1.2310, 1.2144, 1.1853, 1.1636, 1.1200",  \
            " 1.3865, 1.3823, 1.3781, 1.3696, 1.3530, 1.3239, 1.3022, 1.2586"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[17] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[17] */
      
      /* Start of pin EXT_WDATABUS[16] */ 
      pin (EXT_WDATABUS[16] ) { 
        direction : input ;
        capacitance :  17.5045;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[16] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 1.0209, 1.0189, 1.0169, 1.0127, 1.0047, 0.9921, 0.9952, 1.0015",  \
            " 1.0244, 1.0224, 1.0204, 1.0162, 1.0082, 0.9956, 0.9987, 1.0050",  \
            " 1.0285, 1.0265, 1.0245, 1.0203, 1.0123, 0.9997, 1.0028, 1.0091",  \
            " 1.0367, 1.0347, 1.0327, 1.0285, 1.0205, 1.0079, 1.0110, 1.0173",  \
            " 1.0534, 1.0514, 1.0494, 1.0452, 1.0372, 1.0246, 1.0277, 1.0340",  \
            " 1.0813, 1.0793, 1.0773, 1.0731, 1.0651, 1.0525, 1.0556, 1.0619",  \
            " 1.1223, 1.1203, 1.1183, 1.1141, 1.1061, 1.0935, 1.0966, 1.1029",  \
            " 1.1853, 1.1833, 1.1813, 1.1772, 1.1691, 1.1565, 1.1596, 1.1659"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1208, 1.1166, 1.1125, 1.1039, 1.0873, 1.0583, 1.0365, 0.9930",  \
            " 1.1235, 1.1193, 1.1152, 1.1066, 1.0900, 1.0610, 1.0392, 0.9957",  \
            " 1.1265, 1.1223, 1.1182, 1.1096, 1.0930, 1.0640, 1.0422, 0.9987",  \
            " 1.1327, 1.1285, 1.1244, 1.1158, 1.0992, 1.0702, 1.0484, 1.0049",  \
            " 1.1469, 1.1427, 1.1386, 1.1300, 1.1134, 1.0844, 1.0626, 1.0191",  \
            " 1.1792, 1.1750, 1.1709, 1.1623, 1.1457, 1.1167, 1.0949, 1.0514",  \
            " 1.2500, 1.2458, 1.2417, 1.2331, 1.2165, 1.1875, 1.1657, 1.1222",  \
            " 1.3866, 1.3824, 1.3783, 1.3697, 1.3531, 1.3241, 1.3023, 1.2588"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[16] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[16] */
      
      /* Start of pin EXT_WDATABUS[15] */ 
      pin (EXT_WDATABUS[15] ) { 
        direction : input ;
        capacitance :  15.6631;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[15] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9093, 0.9073, 0.9053, 0.9012, 0.8931, 0.8805, 0.8836, 0.8898",  \
            " 0.9128, 0.9108, 0.9088, 0.9047, 0.8966, 0.8840, 0.8871, 0.8933",  \
            " 0.9168, 0.9148, 0.9128, 0.9087, 0.9006, 0.8880, 0.8911, 0.8973",  \
            " 0.9251, 0.9231, 0.9211, 0.9170, 0.9089, 0.8963, 0.8994, 0.9056",  \
            " 0.9419, 0.9399, 0.9379, 0.9338, 0.9257, 0.9131, 0.9162, 0.9224",  \
            " 0.9707, 0.9687, 0.9667, 0.9626, 0.9545, 0.9419, 0.9450, 0.9512",  \
            " 1.0135, 1.0115, 1.0095, 1.0054, 0.9973, 0.9847, 0.9878, 0.9940",  \
            " 1.0799, 1.0779, 1.0759, 1.0718, 1.0637, 1.0511, 1.0542, 1.0604"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1076, 1.1034, 1.0992, 1.0907, 1.0741, 1.0450, 1.0233, 0.9797",  \
            " 1.1104, 1.1062, 1.1020, 1.0935, 1.0769, 1.0478, 1.0261, 0.9825",  \
            " 1.1133, 1.1091, 1.1049, 1.0964, 1.0798, 1.0507, 1.0290, 0.9854",  \
            " 1.1195, 1.1153, 1.1111, 1.1026, 1.0860, 1.0569, 1.0352, 0.9916",  \
            " 1.1337, 1.1295, 1.1253, 1.1168, 1.1002, 1.0711, 1.0494, 1.0058",  \
            " 1.1659, 1.1617, 1.1575, 1.1490, 1.1324, 1.1033, 1.0816, 1.0380",  \
            " 1.2365, 1.2323, 1.2281, 1.2196, 1.2030, 1.1739, 1.1522, 1.1086",  \
            " 1.3751, 1.3709, 1.3667, 1.3582, 1.3416, 1.3125, 1.2908, 1.2472"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[15] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[15] */
      
      /* Start of pin EXT_WDATABUS[14] */ 
      pin (EXT_WDATABUS[14] ) { 
        direction : input ;
        capacitance :  17.8205;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[14] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.8571, 0.8551, 0.8531, 0.8490, 0.8409, 0.8283, 0.8314, 0.8376",  \
            " 0.8605, 0.8585, 0.8565, 0.8524, 0.8443, 0.8317, 0.8348, 0.8410",  \
            " 0.8646, 0.8626, 0.8606, 0.8565, 0.8484, 0.8358, 0.8389, 0.8451",  \
            " 0.8729, 0.8709, 0.8689, 0.8648, 0.8567, 0.8441, 0.8472, 0.8534",  \
            " 0.8899, 0.8879, 0.8859, 0.8818, 0.8737, 0.8611, 0.8642, 0.8704",  \
            " 0.9199, 0.9179, 0.9159, 0.9118, 0.9037, 0.8911, 0.8942, 0.9004",  \
            " 0.9656, 0.9636, 0.9616, 0.9575, 0.9494, 0.9368, 0.9399, 0.9461",  \
            " 1.0372, 1.0352, 1.0332, 1.0291, 1.0210, 1.0084, 1.0115, 1.0177"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1175, 1.1133, 1.1091, 1.1007, 1.0840, 1.0549, 1.0332, 0.9897",  \
            " 1.1203, 1.1161, 1.1119, 1.1035, 1.0868, 1.0577, 1.0360, 0.9925",  \
            " 1.1234, 1.1192, 1.1150, 1.1066, 1.0899, 1.0608, 1.0391, 0.9956",  \
            " 1.1297, 1.1255, 1.1213, 1.1129, 1.0962, 1.0671, 1.0454, 1.0019",  \
            " 1.1439, 1.1397, 1.1355, 1.1271, 1.1104, 1.0813, 1.0596, 1.0161",  \
            " 1.1758, 1.1716, 1.1674, 1.1590, 1.1423, 1.1132, 1.0915, 1.0480",  \
            " 1.2460, 1.2418, 1.2376, 1.2292, 1.2125, 1.1834, 1.1617, 1.1182",  \
            " 1.3872, 1.3830, 1.3788, 1.3704, 1.3537, 1.3246, 1.3029, 1.2594"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[14] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[14] */
      
      /* Start of pin EXT_WDATABUS[13] */ 
      pin (EXT_WDATABUS[13] ) { 
        direction : input ;
        capacitance :  18.4666;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[13] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.8747, 0.8727, 0.8707, 0.8667, 0.8586, 0.8460, 0.8491, 0.8554",  \
            " 0.8783, 0.8763, 0.8743, 0.8703, 0.8622, 0.8496, 0.8527, 0.8590",  \
            " 0.8824, 0.8804, 0.8784, 0.8744, 0.8663, 0.8537, 0.8568, 0.8631",  \
            " 0.8905, 0.8885, 0.8865, 0.8825, 0.8744, 0.8618, 0.8649, 0.8712",  \
            " 0.9072, 0.9052, 0.9032, 0.8992, 0.8911, 0.8785, 0.8816, 0.8879",  \
            " 0.9356, 0.9336, 0.9316, 0.9276, 0.9195, 0.9069, 0.9100, 0.9163",  \
            " 0.9778, 0.9758, 0.9738, 0.9698, 0.9617, 0.9491, 0.9522, 0.9585",  \
            " 1.0428, 1.0408, 1.0388, 1.0348, 1.0267, 1.0141, 1.0172, 1.0235"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0964, 1.0922, 1.0881, 1.0795, 1.0629, 1.0339, 1.0121, 0.9686",  \
            " 1.0993, 1.0951, 1.0910, 1.0824, 1.0658, 1.0368, 1.0150, 0.9715",  \
            " 1.1023, 1.0981, 1.0940, 1.0854, 1.0688, 1.0398, 1.0180, 0.9745",  \
            " 1.1084, 1.1042, 1.1001, 1.0915, 1.0749, 1.0459, 1.0241, 0.9806",  \
            " 1.1225, 1.1183, 1.1142, 1.1056, 1.0890, 1.0600, 1.0382, 0.9947",  \
            " 1.1548, 1.1506, 1.1465, 1.1379, 1.1213, 1.0923, 1.0705, 1.0270",  \
            " 1.2255, 1.2213, 1.2172, 1.2086, 1.1920, 1.1630, 1.1412, 1.0977",  \
            " 1.3631, 1.3589, 1.3548, 1.3462, 1.3296, 1.3006, 1.2788, 1.2353"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[13] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[13] */
      
      /* Start of pin EXT_WDATABUS[12] */ 
      pin (EXT_WDATABUS[12] ) { 
        direction : input ;
        capacitance :  16.6734;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[12] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.8499, 0.8479, 0.8459, 0.8418, 0.8338, 0.8211, 0.8242, 0.8304",  \
            " 0.8533, 0.8513, 0.8493, 0.8452, 0.8372, 0.8245, 0.8276, 0.8338",  \
            " 0.8574, 0.8554, 0.8534, 0.8493, 0.8413, 0.8286, 0.8317, 0.8379",  \
            " 0.8656, 0.8636, 0.8616, 0.8575, 0.8495, 0.8368, 0.8399, 0.8461",  \
            " 0.8824, 0.8804, 0.8784, 0.8743, 0.8663, 0.8536, 0.8567, 0.8629",  \
            " 0.9109, 0.9089, 0.9069, 0.9028, 0.8948, 0.8821, 0.8852, 0.8914",  \
            " 0.9530, 0.9510, 0.9490, 0.9449, 0.9369, 0.9242, 0.9273, 0.9335",  \
            " 1.0183, 1.0163, 1.0143, 1.0102, 1.0022, 0.9895, 0.9926, 0.9988"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0967, 1.0926, 1.0884, 1.0799, 1.0632, 1.0342, 1.0124, 0.9689",  \
            " 1.0995, 1.0954, 1.0912, 1.0827, 1.0660, 1.0370, 1.0152, 0.9717",  \
            " 1.1023, 1.0982, 1.0940, 1.0855, 1.0688, 1.0398, 1.0180, 0.9745",  \
            " 1.1086, 1.1045, 1.1003, 1.0918, 1.0751, 1.0461, 1.0243, 0.9808",  \
            " 1.1228, 1.1187, 1.1145, 1.1060, 1.0893, 1.0603, 1.0385, 0.9950",  \
            " 1.1550, 1.1509, 1.1467, 1.1382, 1.1215, 1.0925, 1.0707, 1.0272",  \
            " 1.2257, 1.2216, 1.2174, 1.2089, 1.1922, 1.1632, 1.1414, 1.0979",  \
            " 1.3636, 1.3595, 1.3553, 1.3468, 1.3301, 1.3011, 1.2793, 1.2358"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[12] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[12] */
      
      /* Start of pin EXT_WDATABUS[11] */ 
      pin (EXT_WDATABUS[11] ) { 
        direction : input ;
        capacitance :  16.2971;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[11] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.8932, 0.8912, 0.8892, 0.8851, 0.8770, 0.8644, 0.8675, 0.8737",  \
            " 0.8967, 0.8947, 0.8927, 0.8886, 0.8805, 0.8679, 0.8710, 0.8772",  \
            " 0.9007, 0.8987, 0.8967, 0.8926, 0.8845, 0.8719, 0.8750, 0.8812",  \
            " 0.9090, 0.9070, 0.9050, 0.9009, 0.8928, 0.8802, 0.8833, 0.8895",  \
            " 0.9259, 0.9239, 0.9219, 0.9178, 0.9097, 0.8971, 0.9002, 0.9064",  \
            " 0.9553, 0.9533, 0.9513, 0.9472, 0.9391, 0.9265, 0.9296, 0.9358",  \
            " 0.9995, 0.9975, 0.9955, 0.9914, 0.9833, 0.9707, 0.9738, 0.9800",  \
            " 1.0684, 1.0664, 1.0644, 1.0603, 1.0522, 1.0396, 1.0427, 1.0489"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0982, 1.0940, 1.0898, 1.0813, 1.0647, 1.0356, 1.0139, 0.9704",  \
            " 1.1010, 1.0968, 1.0926, 1.0841, 1.0675, 1.0384, 1.0167, 0.9732",  \
            " 1.1040, 1.0998, 1.0956, 1.0871, 1.0705, 1.0414, 1.0197, 0.9762",  \
            " 1.1103, 1.1061, 1.1019, 1.0934, 1.0768, 1.0477, 1.0260, 0.9825",  \
            " 1.1245, 1.1203, 1.1161, 1.1076, 1.0910, 1.0619, 1.0402, 0.9967",  \
            " 1.1565, 1.1523, 1.1481, 1.1396, 1.1230, 1.0939, 1.0722, 1.0287",  \
            " 1.2270, 1.2228, 1.2186, 1.2101, 1.1935, 1.1644, 1.1427, 1.0992",  \
            " 1.3667, 1.3625, 1.3583, 1.3498, 1.3332, 1.3041, 1.2824, 1.2389"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[11] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[11] */
      
      /* Start of pin EXT_WDATABUS[10] */ 
      pin (EXT_WDATABUS[10] ) { 
        direction : input ;
        capacitance :  16.1110;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[10] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.8994, 0.8974, 0.8954, 0.8914, 0.8833, 0.8707, 0.8738, 0.8801",  \
            " 0.9029, 0.9009, 0.8989, 0.8949, 0.8868, 0.8742, 0.8773, 0.8836",  \
            " 0.9068, 0.9048, 0.9028, 0.8988, 0.8907, 0.8781, 0.8812, 0.8875",  \
            " 0.9151, 0.9131, 0.9111, 0.9071, 0.8990, 0.8864, 0.8895, 0.8958",  \
            " 0.9319, 0.9299, 0.9279, 0.9239, 0.9158, 0.9032, 0.9063, 0.9126",  \
            " 0.9605, 0.9585, 0.9565, 0.9525, 0.9444, 0.9318, 0.9349, 0.9412",  \
            " 1.0033, 1.0013, 0.9993, 0.9953, 0.9872, 0.9746, 0.9777, 0.9840",  \
            " 1.0689, 1.0669, 1.0649, 1.0609, 1.0528, 1.0402, 1.0433, 1.0496"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0959, 1.0917, 1.0876, 1.0790, 1.0624, 1.0334, 1.0116, 0.9681",  \
            " 1.0986, 1.0944, 1.0903, 1.0817, 1.0651, 1.0361, 1.0143, 0.9708",  \
            " 1.1015, 1.0973, 1.0932, 1.0846, 1.0680, 1.0390, 1.0172, 0.9737",  \
            " 1.1077, 1.1035, 1.0994, 1.0908, 1.0742, 1.0452, 1.0234, 0.9799",  \
            " 1.1219, 1.1177, 1.1136, 1.1050, 1.0884, 1.0594, 1.0376, 0.9941",  \
            " 1.1541, 1.1499, 1.1458, 1.1372, 1.1206, 1.0916, 1.0698, 1.0263",  \
            " 1.2248, 1.2206, 1.2165, 1.2079, 1.1913, 1.1623, 1.1405, 1.0970",  \
            " 1.3629, 1.3587, 1.3546, 1.3460, 1.3294, 1.3004, 1.2786, 1.2351"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[10] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[10] */
      
      /* Start of pin EXT_WDATABUS[9] */ 
      pin (EXT_WDATABUS[9] ) { 
        direction : input ;
        capacitance :  16.2160;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[9] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9003, 0.8983, 0.8963, 0.8922, 0.8842, 0.8715, 0.8746, 0.8809",  \
            " 0.9037, 0.9017, 0.8997, 0.8956, 0.8876, 0.8749, 0.8780, 0.8843",  \
            " 0.9078, 0.9058, 0.9038, 0.8997, 0.8917, 0.8790, 0.8821, 0.8884",  \
            " 0.9161, 0.9141, 0.9121, 0.9080, 0.9000, 0.8873, 0.8904, 0.8967",  \
            " 0.9321, 0.9301, 0.9281, 0.9240, 0.9160, 0.9033, 0.9064, 0.9127",  \
            " 0.9567, 0.9547, 0.9527, 0.9486, 0.9406, 0.9279, 0.9310, 0.9373",  \
            " 0.9914, 0.9894, 0.9874, 0.9833, 0.9753, 0.9626, 0.9657, 0.9720",  \
            " 1.0444, 1.0424, 1.0404, 1.0363, 1.0283, 1.0156, 1.0187, 1.0250"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.0761, 1.0719, 1.0677, 1.0592, 1.0426, 1.0135, 0.9918, 0.9483",  \
            " 1.0787, 1.0745, 1.0703, 1.0618, 1.0452, 1.0161, 0.9944, 0.9509",  \
            " 1.0815, 1.0773, 1.0731, 1.0646, 1.0480, 1.0189, 0.9972, 0.9537",  \
            " 1.0876, 1.0834, 1.0792, 1.0707, 1.0541, 1.0250, 1.0033, 0.9598",  \
            " 1.1019, 1.0977, 1.0935, 1.0850, 1.0684, 1.0393, 1.0176, 0.9741",  \
            " 1.1348, 1.1306, 1.1264, 1.1179, 1.1013, 1.0722, 1.0505, 1.0070",  \
            " 1.2057, 1.2015, 1.1973, 1.1888, 1.1722, 1.1431, 1.1214, 1.0779",  \
            " 1.3368, 1.3326, 1.3284, 1.3199, 1.3033, 1.2742, 1.2525, 1.2090"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[9] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[9] */
      
      /* Start of pin EXT_WDATABUS[8] */ 
      pin (EXT_WDATABUS[8] ) { 
        direction : input ;
        capacitance :  17.0690;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[8] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.8969, 0.8949, 0.8929, 0.8888, 0.8809, 0.8684, 0.8717, 0.8783",  \
            " 0.9002, 0.8982, 0.8962, 0.8921, 0.8842, 0.8717, 0.8750, 0.8816",  \
            " 0.9042, 0.9022, 0.9002, 0.8961, 0.8882, 0.8757, 0.8790, 0.8856",  \
            " 0.9127, 0.9107, 0.9087, 0.9046, 0.8967, 0.8842, 0.8875, 0.8941",  \
            " 0.9296, 0.9276, 0.9256, 0.9215, 0.9136, 0.9011, 0.9044, 0.9110",  \
            " 0.9584, 0.9564, 0.9544, 0.9503, 0.9424, 0.9299, 0.9332, 0.9398",  \
            " 1.0014, 0.9994, 0.9974, 0.9933, 0.9854, 0.9729, 0.9762, 0.9828",  \
            " 1.0680, 1.0660, 1.0640, 1.0599, 1.0520, 1.0395, 1.0428, 1.0494"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1403, 1.1361, 1.1319, 1.1234, 1.1068, 1.0777, 1.0560, 1.0124",  \
            " 1.1428, 1.1386, 1.1344, 1.1259, 1.1093, 1.0802, 1.0585, 1.0149",  \
            " 1.1456, 1.1414, 1.1372, 1.1287, 1.1121, 1.0830, 1.0613, 1.0177",  \
            " 1.1521, 1.1479, 1.1437, 1.1352, 1.1186, 1.0895, 1.0678, 1.0242",  \
            " 1.1663, 1.1621, 1.1579, 1.1494, 1.1328, 1.1037, 1.0820, 1.0384",  \
            " 1.1985, 1.1943, 1.1901, 1.1816, 1.1650, 1.1359, 1.1142, 1.0706",  \
            " 1.2691, 1.2649, 1.2607, 1.2522, 1.2356, 1.2065, 1.1848, 1.1412",  \
            " 1.4078, 1.4036, 1.3994, 1.3909, 1.3743, 1.3452, 1.3235, 1.2799"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[8] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[8] */
      
      /* Start of pin EXT_WDATABUS[7] */ 
      pin (EXT_WDATABUS[7] ) { 
        direction : input ;
        capacitance :  17.6722;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[7] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9882, 0.9862, 0.9841, 0.9801, 0.9720, 0.9593, 0.9624, 0.9686",  \
            " 0.9914, 0.9894, 0.9873, 0.9833, 0.9752, 0.9625, 0.9656, 0.9718",  \
            " 0.9954, 0.9934, 0.9913, 0.9873, 0.9792, 0.9665, 0.9696, 0.9758",  \
            " 1.0039, 1.0019, 0.9998, 0.9958, 0.9877, 0.9750, 0.9781, 0.9843",  \
            " 1.0209, 1.0189, 1.0168, 1.0128, 1.0047, 0.9920, 0.9951, 1.0013",  \
            " 1.0502, 1.0482, 1.0461, 1.0421, 1.0340, 1.0213, 1.0244, 1.0306",  \
            " 1.0946, 1.0926, 1.0905, 1.0865, 1.0784, 1.0657, 1.0688, 1.0750",  \
            " 1.1634, 1.1614, 1.1593, 1.1553, 1.1472, 1.1345, 1.1376, 1.1438"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1660, 1.1618, 1.1576, 1.1492, 1.1325, 1.1034, 1.0817, 1.0382",  \
            " 1.1684, 1.1642, 1.1600, 1.1516, 1.1349, 1.1058, 1.0841, 1.0406",  \
            " 1.1713, 1.1671, 1.1629, 1.1545, 1.1378, 1.1087, 1.0870, 1.0435",  \
            " 1.1778, 1.1736, 1.1694, 1.1610, 1.1443, 1.1152, 1.0935, 1.0500",  \
            " 1.1920, 1.1878, 1.1836, 1.1752, 1.1585, 1.1294, 1.1077, 1.0642",  \
            " 1.2241, 1.2199, 1.2157, 1.2073, 1.1906, 1.1615, 1.1398, 1.0963",  \
            " 1.2946, 1.2904, 1.2862, 1.2778, 1.2611, 1.2320, 1.2103, 1.1668",  \
            " 1.4342, 1.4300, 1.4258, 1.4174, 1.4007, 1.3716, 1.3499, 1.3064"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[7] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[7] */
      
      /* Start of pin EXT_WDATABUS[6] */ 
      pin (EXT_WDATABUS[6] ) { 
        direction : input ;
        capacitance :  19.5181;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[6] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9978, 0.9958, 0.9938, 0.9897, 0.9817, 0.9690, 0.9722, 0.9784",  \
            " 1.0013, 0.9993, 0.9973, 0.9932, 0.9852, 0.9725, 0.9757, 0.9819",  \
            " 1.0056, 1.0036, 1.0016, 0.9975, 0.9895, 0.9768, 0.9800, 0.9862",  \
            " 1.0136, 1.0116, 1.0096, 1.0055, 0.9975, 0.9848, 0.9880, 0.9942",  \
            " 1.0303, 1.0283, 1.0263, 1.0222, 1.0142, 1.0015, 1.0047, 1.0109",  \
            " 1.0592, 1.0572, 1.0552, 1.0511, 1.0431, 1.0304, 1.0336, 1.0398",  \
            " 1.1012, 1.0992, 1.0972, 1.0931, 1.0851, 1.0724, 1.0756, 1.0818",  \
            " 1.1668, 1.1648, 1.1628, 1.1587, 1.1507, 1.1380, 1.1412, 1.1474"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1536, 1.1494, 1.1453, 1.1368, 1.1201, 1.0911, 1.0693, 1.0258",  \
            " 1.1565, 1.1523, 1.1482, 1.1397, 1.1230, 1.0940, 1.0722, 1.0287",  \
            " 1.1596, 1.1554, 1.1513, 1.1428, 1.1261, 1.0971, 1.0753, 1.0318",  \
            " 1.1657, 1.1615, 1.1574, 1.1489, 1.1322, 1.1032, 1.0814, 1.0379",  \
            " 1.1799, 1.1757, 1.1716, 1.1631, 1.1464, 1.1174, 1.0956, 1.0521",  \
            " 1.2124, 1.2082, 1.2041, 1.1956, 1.1789, 1.1499, 1.1281, 1.0846",  \
            " 1.2827, 1.2785, 1.2744, 1.2659, 1.2492, 1.2202, 1.1984, 1.1549",  \
            " 1.4208, 1.4166, 1.4125, 1.4040, 1.3873, 1.3583, 1.3365, 1.2930"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[6] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[6] */
      
      /* Start of pin EXT_WDATABUS[5] */ 
      pin (EXT_WDATABUS[5] ) { 
        direction : input ;
        capacitance :  17.7999;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[5] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 1.0683, 1.0663, 1.0643, 1.0602, 1.0522, 1.0395, 1.0426, 1.0487",  \
            " 1.0718, 1.0698, 1.0678, 1.0637, 1.0557, 1.0430, 1.0461, 1.0522",  \
            " 1.0759, 1.0739, 1.0719, 1.0678, 1.0598, 1.0471, 1.0502, 1.0563",  \
            " 1.0841, 1.0821, 1.0801, 1.0760, 1.0680, 1.0553, 1.0584, 1.0645",  \
            " 1.1010, 1.0990, 1.0970, 1.0929, 1.0849, 1.0722, 1.0753, 1.0814",  \
            " 1.1297, 1.1277, 1.1257, 1.1216, 1.1136, 1.1009, 1.1040, 1.1101",  \
            " 1.1725, 1.1705, 1.1685, 1.1644, 1.1564, 1.1437, 1.1468, 1.1529",  \
            " 1.2390, 1.2370, 1.2350, 1.2309, 1.2229, 1.2102, 1.2133, 1.2194"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1652, 1.1610, 1.1568, 1.1483, 1.1316, 1.1026, 1.0808, 1.0373",  \
            " 1.1681, 1.1639, 1.1597, 1.1512, 1.1345, 1.1055, 1.0837, 1.0402",  \
            " 1.1711, 1.1669, 1.1627, 1.1542, 1.1375, 1.1085, 1.0867, 1.0432",  \
            " 1.1773, 1.1731, 1.1689, 1.1604, 1.1437, 1.1147, 1.0929, 1.0494",  \
            " 1.1915, 1.1873, 1.1831, 1.1746, 1.1579, 1.1289, 1.1071, 1.0636",  \
            " 1.2237, 1.2195, 1.2153, 1.2068, 1.1901, 1.1611, 1.1393, 1.0958",  \
            " 1.2943, 1.2901, 1.2859, 1.2774, 1.2607, 1.2317, 1.2099, 1.1664",  \
            " 1.4327, 1.4285, 1.4243, 1.4158, 1.3991, 1.3701, 1.3483, 1.3048"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[5] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[5] */
      
      /* Start of pin EXT_WDATABUS[4] */ 
      pin (EXT_WDATABUS[4] ) { 
        direction : input ;
        capacitance :  18.4920;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[4] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9794, 0.9774, 0.9754, 0.9713, 0.9632, 0.9505, 0.9536, 0.9598",  \
            " 0.9829, 0.9809, 0.9789, 0.9748, 0.9667, 0.9540, 0.9571, 0.9633",  \
            " 0.9871, 0.9851, 0.9831, 0.9790, 0.9709, 0.9582, 0.9613, 0.9675",  \
            " 0.9952, 0.9932, 0.9912, 0.9871, 0.9790, 0.9663, 0.9694, 0.9756",  \
            " 1.0121, 1.0101, 1.0081, 1.0040, 0.9959, 0.9832, 0.9863, 0.9925",  \
            " 1.0423, 1.0403, 1.0383, 1.0342, 1.0261, 1.0134, 1.0165, 1.0227",  \
            " 1.0875, 1.0855, 1.0835, 1.0794, 1.0713, 1.0586, 1.0617, 1.0679",  \
            " 1.1585, 1.1565, 1.1545, 1.1504, 1.1423, 1.1296, 1.1327, 1.1389"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1565, 1.1523, 1.1481, 1.1396, 1.1229, 1.0939, 1.0721, 1.0286",  \
            " 1.1594, 1.1552, 1.1510, 1.1425, 1.1258, 1.0968, 1.0750, 1.0315",  \
            " 1.1625, 1.1583, 1.1541, 1.1456, 1.1289, 1.0999, 1.0781, 1.0346",  \
            " 1.1687, 1.1645, 1.1603, 1.1518, 1.1351, 1.1061, 1.0843, 1.0408",  \
            " 1.1828, 1.1786, 1.1744, 1.1659, 1.1492, 1.1202, 1.0984, 1.0549",  \
            " 1.2151, 1.2109, 1.2067, 1.1982, 1.1815, 1.1525, 1.1307, 1.0872",  \
            " 1.2851, 1.2809, 1.2767, 1.2682, 1.2515, 1.2225, 1.2007, 1.1572",  \
            " 1.4258, 1.4216, 1.4174, 1.4089, 1.3922, 1.3632, 1.3414, 1.2979"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[4] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[4] */
      
      /* Start of pin EXT_WDATABUS[3] */ 
      pin (EXT_WDATABUS[3] ) { 
        direction : input ;
        capacitance :  18.7425;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[3] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9724, 0.9704, 0.9684, 0.9643, 0.9563, 0.9436, 0.9467, 0.9528",  \
            " 0.9759, 0.9739, 0.9719, 0.9678, 0.9598, 0.9471, 0.9502, 0.9563",  \
            " 0.9801, 0.9781, 0.9761, 0.9720, 0.9640, 0.9513, 0.9544, 0.9605",  \
            " 0.9882, 0.9862, 0.9842, 0.9801, 0.9721, 0.9594, 0.9625, 0.9686",  \
            " 1.0052, 1.0032, 1.0012, 0.9971, 0.9891, 0.9764, 0.9795, 0.9856",  \
            " 1.0365, 1.0345, 1.0325, 1.0284, 1.0204, 1.0077, 1.0108, 1.0169",  \
            " 1.0848, 1.0828, 1.0808, 1.0767, 1.0687, 1.0560, 1.0591, 1.0652",  \
            " 1.1610, 1.1590, 1.1570, 1.1529, 1.1449, 1.1322, 1.1353, 1.1414"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1668, 1.1627, 1.1585, 1.1500, 1.1333, 1.1043, 1.0825, 1.0390",  \
            " 1.1697, 1.1656, 1.1614, 1.1529, 1.1362, 1.1072, 1.0854, 1.0419",  \
            " 1.1729, 1.1688, 1.1646, 1.1561, 1.1394, 1.1104, 1.0886, 1.0451",  \
            " 1.1792, 1.1751, 1.1709, 1.1624, 1.1457, 1.1167, 1.0949, 1.0514",  \
            " 1.1933, 1.1892, 1.1850, 1.1765, 1.1598, 1.1308, 1.1090, 1.0655",  \
            " 1.2253, 1.2212, 1.2170, 1.2085, 1.1918, 1.1628, 1.1410, 1.0975",  \
            " 1.2947, 1.2906, 1.2864, 1.2779, 1.2612, 1.2322, 1.2104, 1.1669",  \
            " 1.4376, 1.4335, 1.4293, 1.4208, 1.4041, 1.3751, 1.3533, 1.3098"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[3] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[3] */
      
      /* Start of pin EXT_WDATABUS[2] */ 
      pin (EXT_WDATABUS[2] ) { 
        direction : input ;
        capacitance :  18.0859;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[2] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9460, 0.9440, 0.9420, 0.9379, 0.9299, 0.9172, 0.9204, 0.9267",  \
            " 0.9495, 0.9475, 0.9455, 0.9414, 0.9334, 0.9207, 0.9239, 0.9302",  \
            " 0.9535, 0.9515, 0.9495, 0.9454, 0.9374, 0.9247, 0.9279, 0.9342",  \
            " 0.9618, 0.9598, 0.9578, 0.9537, 0.9457, 0.9330, 0.9362, 0.9425",  \
            " 0.9790, 0.9770, 0.9750, 0.9709, 0.9629, 0.9502, 0.9534, 0.9597",  \
            " 1.0102, 1.0082, 1.0062, 1.0021, 0.9941, 0.9814, 0.9846, 0.9909",  \
            " 1.0595, 1.0575, 1.0555, 1.0514, 1.0434, 1.0307, 1.0339, 1.0402",  \
            " 1.1372, 1.1352, 1.1332, 1.1291, 1.1211, 1.1084, 1.1116, 1.1179"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1684, 1.1642, 1.1600, 1.1516, 1.1349, 1.1058, 1.0841, 1.0405",  \
            " 1.1712, 1.1670, 1.1628, 1.1544, 1.1377, 1.1086, 1.0869, 1.0433",  \
            " 1.1743, 1.1701, 1.1659, 1.1575, 1.1408, 1.1117, 1.0900, 1.0464",  \
            " 1.1807, 1.1765, 1.1723, 1.1639, 1.1472, 1.1181, 1.0964, 1.0528",  \
            " 1.1949, 1.1907, 1.1865, 1.1781, 1.1614, 1.1323, 1.1106, 1.0670",  \
            " 1.2266, 1.2224, 1.2182, 1.2098, 1.1931, 1.1640, 1.1423, 1.0987",  \
            " 1.2961, 1.2919, 1.2877, 1.2793, 1.2626, 1.2335, 1.2118, 1.1682",  \
            " 1.4396, 1.4354, 1.4312, 1.4228, 1.4061, 1.3770, 1.3553, 1.3117"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[2] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[2] */
      
      /* Start of pin EXT_WDATABUS[1] */ 
      pin (EXT_WDATABUS[1] ) { 
        direction : input ;
        capacitance :  19.1526;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[1] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 1.0002, 0.9982, 0.9962, 0.9921, 0.9840, 0.9714, 0.9745, 0.9807",  \
            " 1.0035, 1.0015, 0.9995, 0.9954, 0.9873, 0.9747, 0.9778, 0.9840",  \
            " 1.0074, 1.0054, 1.0034, 0.9993, 0.9912, 0.9786, 0.9817, 0.9879",  \
            " 1.0158, 1.0138, 1.0118, 1.0077, 0.9996, 0.9870, 0.9901, 0.9963",  \
            " 1.0330, 1.0310, 1.0290, 1.0249, 1.0168, 1.0042, 1.0073, 1.0135",  \
            " 1.0651, 1.0631, 1.0611, 1.0570, 1.0489, 1.0363, 1.0394, 1.0456",  \
            " 1.1170, 1.1150, 1.1130, 1.1089, 1.1008, 1.0882, 1.0913, 1.0975",  \
            " 1.1993, 1.1973, 1.1953, 1.1912, 1.1831, 1.1705, 1.1736, 1.1798"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.2073, 1.2031, 1.1990, 1.1904, 1.1738, 1.1448, 1.1230, 1.0795",  \
            " 1.2101, 1.2059, 1.2018, 1.1932, 1.1766, 1.1476, 1.1258, 1.0823",  \
            " 1.2131, 1.2089, 1.2048, 1.1962, 1.1796, 1.1506, 1.1288, 1.0853",  \
            " 1.2197, 1.2155, 1.2114, 1.2028, 1.1862, 1.1572, 1.1354, 1.0919",  \
            " 1.2339, 1.2297, 1.2256, 1.2170, 1.2004, 1.1714, 1.1496, 1.1061",  \
            " 1.2655, 1.2613, 1.2572, 1.2486, 1.2320, 1.2030, 1.1812, 1.1377",  \
            " 1.3342, 1.3300, 1.3259, 1.3173, 1.3007, 1.2717, 1.2499, 1.2064",  \
            " 1.4791, 1.4749, 1.4708, 1.4622, 1.4456, 1.4166, 1.3948, 1.3513"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[1] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[1] */
      
      /* Start of pin EXT_WDATABUS[0] */ 
      pin (EXT_WDATABUS[0] ) { 
        direction : input ;
        capacitance :  18.3266;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_WDATABUS[0] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 0.9494, 0.9473, 0.9453, 0.9413, 0.9332, 0.9205, 0.9236, 0.9298",  \
            " 0.9528, 0.9507, 0.9487, 0.9447, 0.9366, 0.9239, 0.9270, 0.9332",  \
            " 0.9567, 0.9546, 0.9526, 0.9486, 0.9405, 0.9278, 0.9309, 0.9371",  \
            " 0.9651, 0.9630, 0.9610, 0.9570, 0.9489, 0.9362, 0.9393, 0.9455",  \
            " 0.9822, 0.9801, 0.9781, 0.9741, 0.9660, 0.9533, 0.9564, 0.9626",  \
            " 1.0133, 1.0112, 1.0092, 1.0052, 0.9971, 0.9844, 0.9875, 0.9937",  \
            " 1.0617, 1.0596, 1.0576, 1.0536, 1.0455, 1.0328, 1.0359, 1.0421",  \
            " 1.1377, 1.1356, 1.1336, 1.1296, 1.1215, 1.1088, 1.1119, 1.1181"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 1.1905, 1.1864, 1.1822, 1.1738, 1.1570, 1.1280, 1.1062, 1.0627",  \
            " 1.1932, 1.1891, 1.1849, 1.1765, 1.1597, 1.1307, 1.1089, 1.0654",  \
            " 1.1961, 1.1920, 1.1878, 1.1794, 1.1626, 1.1336, 1.1118, 1.0683",  \
            " 1.2026, 1.1985, 1.1943, 1.1859, 1.1691, 1.1401, 1.1183, 1.0748",  \
            " 1.2168, 1.2127, 1.2085, 1.2001, 1.1833, 1.1543, 1.1325, 1.0890",  \
            " 1.2487, 1.2446, 1.2404, 1.2320, 1.2152, 1.1862, 1.1644, 1.1209",  \
            " 1.3184, 1.3143, 1.3101, 1.3017, 1.2849, 1.2559, 1.2341, 1.1906",  \
            " 1.4612, 1.4571, 1.4529, 1.4445, 1.4277, 1.3987, 1.3769, 1.3334"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_WDATABUS[0] wrt pin clk */
        
      } /* End of pin EXT_WDATABUS[0] */
      
    }
    type (bus1){
      base_type : array ;
      data_type : bit ;
      bit_width :  32;
      bit_from :  31;
      bit_to :  0;
      downto : true ;
    }
    bus (EXT_RDATABUS ){
      bus_type :  bus1 ;
      
      /* Start of pin EXT_RDATABUS[31] */ 
      pin (EXT_RDATABUS[31] ) { 
        direction : output ;
        capacitance :  4.6588;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[31] */
      
      /* Start of pin EXT_RDATABUS[30] */ 
      pin (EXT_RDATABUS[30] ) { 
        direction : output ;
        capacitance :  4.7221;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[30] */
      
      /* Start of pin EXT_RDATABUS[29] */ 
      pin (EXT_RDATABUS[29] ) { 
        direction : output ;
        capacitance :  5.2402;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[29] */
      
      /* Start of pin EXT_RDATABUS[28] */ 
      pin (EXT_RDATABUS[28] ) { 
        direction : output ;
        capacitance :  4.8839;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[28] */
      
      /* Start of pin EXT_RDATABUS[27] */ 
      pin (EXT_RDATABUS[27] ) { 
        direction : output ;
        capacitance :  5.3965;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[27] */
      
      /* Start of pin EXT_RDATABUS[26] */ 
      pin (EXT_RDATABUS[26] ) { 
        direction : output ;
        capacitance :  5.3997;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[26] */
      
      /* Start of pin EXT_RDATABUS[25] */ 
      pin (EXT_RDATABUS[25] ) { 
        direction : output ;
        capacitance :  5.4725;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[25] */
      
      /* Start of pin EXT_RDATABUS[24] */ 
      pin (EXT_RDATABUS[24] ) { 
        direction : output ;
        capacitance :  5.1883;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[24] */
      
      /* Start of pin EXT_RDATABUS[23] */ 
      pin (EXT_RDATABUS[23] ) { 
        direction : output ;
        capacitance :  6.0654;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[23] */
      
      /* Start of pin EXT_RDATABUS[22] */ 
      pin (EXT_RDATABUS[22] ) { 
        direction : output ;
        capacitance :  5.4697;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[22] */
      
      /* Start of pin EXT_RDATABUS[21] */ 
      pin (EXT_RDATABUS[21] ) { 
        direction : output ;
        capacitance :  5.6375;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[21] */
      
      /* Start of pin EXT_RDATABUS[20] */ 
      pin (EXT_RDATABUS[20] ) { 
        direction : output ;
        capacitance :  5.4390;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[20] */
      
      /* Start of pin EXT_RDATABUS[19] */ 
      pin (EXT_RDATABUS[19] ) { 
        direction : output ;
        capacitance :  5.5507;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[19] */
      
      /* Start of pin EXT_RDATABUS[18] */ 
      pin (EXT_RDATABUS[18] ) { 
        direction : output ;
        capacitance :  5.7739;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[18] */
      
      /* Start of pin EXT_RDATABUS[17] */ 
      pin (EXT_RDATABUS[17] ) { 
        direction : output ;
        capacitance :  6.3239;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[17] */
      
      /* Start of pin EXT_RDATABUS[16] */ 
      pin (EXT_RDATABUS[16] ) { 
        direction : output ;
        capacitance :  5.4590;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[16] */
      
      /* Start of pin EXT_RDATABUS[15] */ 
      pin (EXT_RDATABUS[15] ) { 
        direction : output ;
        capacitance :  5.3076;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[15] */
      
      /* Start of pin EXT_RDATABUS[14] */ 
      pin (EXT_RDATABUS[14] ) { 
        direction : output ;
        capacitance :  5.1952;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[14] */
      
      /* Start of pin EXT_RDATABUS[13] */ 
      pin (EXT_RDATABUS[13] ) { 
        direction : output ;
        capacitance :  5.0891;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[13] */
      
      /* Start of pin EXT_RDATABUS[12] */ 
      pin (EXT_RDATABUS[12] ) { 
        direction : output ;
        capacitance :  4.8692;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[12] */
      
      /* Start of pin EXT_RDATABUS[11] */ 
      pin (EXT_RDATABUS[11] ) { 
        direction : output ;
        capacitance :  4.7910;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[11] */
      
      /* Start of pin EXT_RDATABUS[10] */ 
      pin (EXT_RDATABUS[10] ) { 
        direction : output ;
        capacitance :  4.5167;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[10] */
      
      /* Start of pin EXT_RDATABUS[9] */ 
      pin (EXT_RDATABUS[9] ) { 
        direction : output ;
        capacitance :  4.5295;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[9] */
      
      /* Start of pin EXT_RDATABUS[8] */ 
      pin (EXT_RDATABUS[8] ) { 
        direction : output ;
        capacitance :  3.2637;
        max_transition :  0.5000;
        max_capacitance :  121.3066;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[8] */
      
      /* Start of pin EXT_RDATABUS[7] */ 
      pin (EXT_RDATABUS[7] ) { 
        direction : output ;
        capacitance :  3.1599;
        max_transition :  0.5000;
        max_capacitance :  121.3066;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[7] */
      
      /* Start of pin EXT_RDATABUS[6] */ 
      pin (EXT_RDATABUS[6] ) { 
        direction : output ;
        capacitance :  3.0063;
        max_transition :  0.5000;
        max_capacitance :  121.3066;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[6] */
      
      /* Start of pin EXT_RDATABUS[5] */ 
      pin (EXT_RDATABUS[5] ) { 
        direction : output ;
        capacitance :  3.9330;
        max_transition :  0.5000;
        max_capacitance :  121.3066;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[5] */
      
      /* Start of pin EXT_RDATABUS[4] */ 
      pin (EXT_RDATABUS[4] ) { 
        direction : output ;
        capacitance :  6.2096;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[4] */
      
      /* Start of pin EXT_RDATABUS[3] */ 
      pin (EXT_RDATABUS[3] ) { 
        direction : output ;
        capacitance :  6.1261;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[3] */
      
      /* Start of pin EXT_RDATABUS[2] */ 
      pin (EXT_RDATABUS[2] ) { 
        direction : output ;
        capacitance :  6.9167;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[2] */
      
      /* Start of pin EXT_RDATABUS[1] */ 
      pin (EXT_RDATABUS[1] ) { 
        direction : output ;
        capacitance :  6.6838;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[1] */
      
      /* Start of pin EXT_RDATABUS[0] */ 
      pin (EXT_RDATABUS[0] ) { 
        direction : output ;
        capacitance :  6.6960;
        max_transition :  0.5000;
        max_capacitance :  60.6305;
        function :  "0" ;
        
      } /* End of pin EXT_RDATABUS[0] */
      
    }
    type (bus2){
      base_type : array ;
      data_type : bit ;
      bit_width :  32;
      bit_from :  31;
      bit_to :  0;
      downto : true ;
    }
    bus (EXT_ADDRBUS ){
      bus_type :  bus2 ;
      
      /* Start of pin EXT_ADDRBUS[31] */ 
      pin (EXT_ADDRBUS[31] ) { 
        direction : input ;
        capacitance :  16.8838;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[31] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.2064, 9.2022, 9.1980, 9.1895, 9.1729, 9.1438, 9.1221, 9.0785",  \
            " 9.2099, 9.2057, 9.2015, 9.1930, 9.1764, 9.1473, 9.1256, 9.0820",  \
            " 9.2139, 9.2097, 9.2055, 9.1970, 9.1804, 9.1513, 9.1296, 9.0860",  \
            " 9.2223, 9.2181, 9.2139, 9.2054, 9.1888, 9.1597, 9.1380, 9.0944",  \
            " 9.2396, 9.2354, 9.2312, 9.2227, 9.2061, 9.1770, 9.1553, 9.1117",  \
            " 9.2740, 9.2698, 9.2656, 9.2571, 9.2405, 9.2114, 9.1897, 9.1461",  \
            " 9.3362, 9.3320, 9.3278, 9.3193, 9.3027, 9.2736, 9.2519, 9.2083",  \
            " 9.4353, 9.4311, 9.4269, 9.4184, 9.4018, 9.3727, 9.3510, 9.3074"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.5514, 9.5472, 9.5430, 9.5345, 9.5179, 9.4888, 9.4671, 9.4235",  \
            " 9.5544, 9.5502, 9.5460, 9.5375, 9.5209, 9.4918, 9.4701, 9.4265",  \
            " 9.5577, 9.5535, 9.5493, 9.5408, 9.5242, 9.4951, 9.4734, 9.4298",  \
            " 9.5645, 9.5603, 9.5561, 9.5476, 9.5310, 9.5019, 9.4802, 9.4366",  \
            " 9.5788, 9.5746, 9.5704, 9.5619, 9.5453, 9.5162, 9.4945, 9.4509",  \
            " 9.6096, 9.6054, 9.6012, 9.5927, 9.5761, 9.5470, 9.5253, 9.4817",  \
            " 9.6766, 9.6724, 9.6682, 9.6597, 9.6431, 9.6140, 9.5923, 9.5487",  \
            " 9.8239, 9.8197, 9.8155, 9.8070, 9.7904, 9.7613, 9.7396, 9.6960"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[31] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[31] */
      
      /* Start of pin EXT_ADDRBUS[30] */ 
      pin (EXT_ADDRBUS[30] ) { 
        direction : input ;
        capacitance :  18.6257;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[30] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.1974, 9.1932, 9.1890, 9.1805, 9.1639, 9.1348, 9.1131, 9.0695",  \
            " 9.2009, 9.1967, 9.1925, 9.1840, 9.1674, 9.1383, 9.1166, 9.0730",  \
            " 9.2051, 9.2009, 9.1967, 9.1882, 9.1716, 9.1425, 9.1208, 9.0772",  \
            " 9.2132, 9.2090, 9.2048, 9.1963, 9.1797, 9.1506, 9.1289, 9.0853",  \
            " 9.2299, 9.2257, 9.2215, 9.2130, 9.1964, 9.1673, 9.1456, 9.1020",  \
            " 9.2590, 9.2548, 9.2506, 9.2421, 9.2255, 9.1964, 9.1747, 9.1311",  \
            " 9.3006, 9.2964, 9.2922, 9.2837, 9.2671, 9.2380, 9.2163, 9.1727",  \
            " 9.3658, 9.3616, 9.3574, 9.3489, 9.3323, 9.3032, 9.2815, 9.2379"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.4070, 9.4028, 9.3986, 9.3901, 9.3735, 9.3444, 9.3227, 9.2791",  \
            " 9.4099, 9.4057, 9.4015, 9.3930, 9.3764, 9.3473, 9.3256, 9.2820",  \
            " 9.4130, 9.4088, 9.4046, 9.3961, 9.3795, 9.3504, 9.3287, 9.2851",  \
            " 9.4192, 9.4150, 9.4108, 9.4023, 9.3857, 9.3566, 9.3349, 9.2913",  \
            " 9.4332, 9.4290, 9.4248, 9.4163, 9.3997, 9.3706, 9.3489, 9.3053",  \
            " 9.4656, 9.4614, 9.4572, 9.4487, 9.4321, 9.4030, 9.3813, 9.3377",  \
            " 9.5357, 9.5315, 9.5273, 9.5188, 9.5022, 9.4731, 9.4514, 9.4078",  \
            " 9.6769, 9.6727, 9.6685, 9.6600, 9.6434, 9.6143, 9.5926, 9.5490"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[30] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[30] */
      
      /* Start of pin EXT_ADDRBUS[29] */ 
      pin (EXT_ADDRBUS[29] ) { 
        direction : input ;
        capacitance :  18.0812;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[29] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.2591, 9.2549, 9.2507, 9.2422, 9.2256, 9.1965, 9.1748, 9.1312",  \
            " 9.2626, 9.2584, 9.2542, 9.2457, 9.2291, 9.2000, 9.1783, 9.1347",  \
            " 9.2668, 9.2626, 9.2584, 9.2499, 9.2333, 9.2042, 9.1825, 9.1389",  \
            " 9.2749, 9.2707, 9.2665, 9.2580, 9.2414, 9.2123, 9.1906, 9.1470",  \
            " 9.2920, 9.2878, 9.2836, 9.2751, 9.2585, 9.2294, 9.2077, 9.1641",  \
            " 9.3243, 9.3201, 9.3159, 9.3074, 9.2908, 9.2617, 9.2400, 9.1964",  \
            " 9.3783, 9.3741, 9.3699, 9.3614, 9.3448, 9.3157, 9.2940, 9.2504",  \
            " 9.4648, 9.4606, 9.4564, 9.4479, 9.4313, 9.4022, 9.3805, 9.3369"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.4679, 9.4637, 9.4595, 9.4510, 9.4344, 9.4053, 9.3836, 9.3400",  \
            " 9.4709, 9.4667, 9.4625, 9.4540, 9.4374, 9.4083, 9.3866, 9.3430",  \
            " 9.4742, 9.4700, 9.4658, 9.4573, 9.4407, 9.4116, 9.3899, 9.3463",  \
            " 9.4806, 9.4764, 9.4722, 9.4637, 9.4471, 9.4180, 9.3963, 9.3527",  \
            " 9.4948, 9.4906, 9.4864, 9.4779, 9.4613, 9.4322, 9.4105, 9.3669",  \
            " 9.5265, 9.5223, 9.5181, 9.5096, 9.4930, 9.4639, 9.4422, 9.3986",  \
            " 9.5943, 9.5901, 9.5859, 9.5774, 9.5608, 9.5317, 9.5100, 9.4664",  \
            " 9.7403, 9.7361, 9.7319, 9.7234, 9.7068, 9.6777, 9.6560, 9.6124"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[29] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[29] */
      
      /* Start of pin EXT_ADDRBUS[28] */ 
      pin (EXT_ADDRBUS[28] ) { 
        direction : input ;
        capacitance :  18.4843;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[28] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.3895, 9.3853, 9.3811, 9.3726, 9.3560, 9.3269, 9.3052, 9.2616",  \
            " 9.3930, 9.3888, 9.3846, 9.3761, 9.3595, 9.3304, 9.3087, 9.2651",  \
            " 9.3971, 9.3929, 9.3887, 9.3802, 9.3636, 9.3345, 9.3128, 9.2692",  \
            " 9.4054, 9.4012, 9.3970, 9.3885, 9.3719, 9.3428, 9.3211, 9.2775",  \
            " 9.4217, 9.4175, 9.4133, 9.4048, 9.3882, 9.3591, 9.3374, 9.2938",  \
            " 9.4476, 9.4434, 9.4392, 9.4307, 9.4141, 9.3850, 9.3633, 9.3197",  \
            " 9.4849, 9.4807, 9.4765, 9.4680, 9.4514, 9.4223, 9.4006, 9.3570",  \
            " 9.5417, 9.5375, 9.5333, 9.5248, 9.5082, 9.4791, 9.4574, 9.4138"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.5619, 9.5577, 9.5535, 9.5450, 9.5284, 9.4993, 9.4776, 9.4340",  \
            " 9.5646, 9.5604, 9.5562, 9.5477, 9.5311, 9.5020, 9.4803, 9.4367",  \
            " 9.5675, 9.5633, 9.5591, 9.5506, 9.5340, 9.5049, 9.4832, 9.4396",  \
            " 9.5736, 9.5694, 9.5652, 9.5567, 9.5401, 9.5110, 9.4893, 9.4457",  \
            " 9.5879, 9.5837, 9.5795, 9.5710, 9.5544, 9.5253, 9.5036, 9.4600",  \
            " 9.6205, 9.6163, 9.6121, 9.6036, 9.5870, 9.5579, 9.5362, 9.4926",  \
            " 9.6915, 9.6873, 9.6831, 9.6746, 9.6580, 9.6289, 9.6072, 9.5636",  \
            " 9.8238, 9.8196, 9.8154, 9.8069, 9.7903, 9.7612, 9.7395, 9.6959"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[28] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[28] */
      
      /* Start of pin EXT_ADDRBUS[27] */ 
      pin (EXT_ADDRBUS[27] ) { 
        direction : input ;
        capacitance :  17.6785;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[27] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.0907, 9.0865, 9.0823, 9.0738, 9.0572, 9.0281, 9.0064, 8.9628",  \
            " 9.0942, 9.0900, 9.0858, 9.0773, 9.0607, 9.0316, 9.0099, 8.9663",  \
            " 9.0983, 9.0941, 9.0899, 9.0814, 9.0648, 9.0357, 9.0140, 8.9704",  \
            " 9.1065, 9.1023, 9.0981, 9.0896, 9.0730, 9.0439, 9.0222, 8.9786",  \
            " 9.1236, 9.1194, 9.1152, 9.1067, 9.0901, 9.0610, 9.0393, 8.9957",  \
            " 9.1562, 9.1520, 9.1478, 9.1393, 9.1227, 9.0936, 9.0719, 9.0283",  \
            " 9.2154, 9.2112, 9.2070, 9.1985, 9.1819, 9.1528, 9.1311, 9.0875",  \
            " 9.3007, 9.2965, 9.2923, 9.2838, 9.2672, 9.2381, 9.2164, 9.1728"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.6766, 9.6724, 9.6682, 9.6597, 9.6431, 9.6140, 9.5923, 9.5487",  \
            " 9.6796, 9.6754, 9.6712, 9.6627, 9.6461, 9.6170, 9.5953, 9.5517",  \
            " 9.6828, 9.6786, 9.6744, 9.6659, 9.6493, 9.6202, 9.5985, 9.5549",  \
            " 9.6893, 9.6851, 9.6809, 9.6724, 9.6558, 9.6267, 9.6050, 9.5614",  \
            " 9.7036, 9.6994, 9.6952, 9.6867, 9.6701, 9.6410, 9.6193, 9.5757",  \
            " 9.7353, 9.7311, 9.7269, 9.7184, 9.7018, 9.6727, 9.6510, 9.6074",  \
            " 9.8031, 9.7989, 9.7947, 9.7862, 9.7696, 9.7405, 9.7188, 9.6752",  \
            " 9.9479, 9.9437, 9.9395, 9.9310, 9.9144, 9.8853, 9.8636, 9.8200"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[27] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[27] */
      
      /* Start of pin EXT_ADDRBUS[26] */ 
      pin (EXT_ADDRBUS[26] ) { 
        direction : input ;
        capacitance :  18.6204;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[26] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.1868, 9.1826, 9.1784, 9.1699, 9.1533, 9.1242, 9.1025, 9.0589",  \
            " 9.1903, 9.1861, 9.1819, 9.1734, 9.1568, 9.1277, 9.1060, 9.0624",  \
            " 9.1946, 9.1904, 9.1862, 9.1777, 9.1611, 9.1320, 9.1103, 9.0667",  \
            " 9.2028, 9.1986, 9.1944, 9.1859, 9.1693, 9.1402, 9.1185, 9.0749",  \
            " 9.2186, 9.2144, 9.2102, 9.2017, 9.1851, 9.1560, 9.1343, 9.0907",  \
            " 9.2431, 9.2389, 9.2347, 9.2262, 9.2096, 9.1805, 9.1588, 9.1152",  \
            " 9.2798, 9.2756, 9.2714, 9.2629, 9.2463, 9.2172, 9.1955, 9.1519",  \
            " 9.3319, 9.3277, 9.3235, 9.3150, 9.2984, 9.2693, 9.2476, 9.2040"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.7250, 9.7208, 9.7166, 9.7081, 9.6915, 9.6624, 9.6407, 9.5971",  \
            " 9.7276, 9.7234, 9.7192, 9.7107, 9.6941, 9.6650, 9.6433, 9.5997",  \
            " 9.7306, 9.7264, 9.7222, 9.7137, 9.6971, 9.6680, 9.6463, 9.6027",  \
            " 9.7366, 9.7324, 9.7282, 9.7197, 9.7031, 9.6740, 9.6523, 9.6087",  \
            " 9.7509, 9.7467, 9.7425, 9.7340, 9.7174, 9.6883, 9.6666, 9.6230",  \
            " 9.7844, 9.7802, 9.7760, 9.7675, 9.7509, 9.7218, 9.7001, 9.6565",  \
            " 9.8549, 9.8507, 9.8465, 9.8380, 9.8214, 9.7923, 9.7706, 9.7270",  \
            " 9.9834, 9.9792, 9.9750, 9.9665, 9.9499, 9.9208, 9.8991, 9.8555"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[26] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[26] */
      
      /* Start of pin EXT_ADDRBUS[25] */ 
      pin (EXT_ADDRBUS[25] ) { 
        direction : input ;
        capacitance :  16.7429;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[25] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.1700, 9.1658, 9.1616, 9.1531, 9.1365, 9.1074, 9.0857, 9.0421",  \
            " 9.1735, 9.1693, 9.1651, 9.1566, 9.1400, 9.1109, 9.0892, 9.0456",  \
            " 9.1776, 9.1734, 9.1692, 9.1607, 9.1441, 9.1150, 9.0933, 9.0497",  \
            " 9.1860, 9.1818, 9.1776, 9.1691, 9.1525, 9.1234, 9.1017, 9.0581",  \
            " 9.2016, 9.1974, 9.1932, 9.1847, 9.1681, 9.1390, 9.1173, 9.0737",  \
            " 9.2248, 9.2206, 9.2164, 9.2079, 9.1913, 9.1622, 9.1405, 9.0969",  \
            " 9.2622, 9.2580, 9.2538, 9.2453, 9.2287, 9.1996, 9.1779, 9.1343",  \
            " 9.3119, 9.3077, 9.3035, 9.2950, 9.2784, 9.2493, 9.2276, 9.1840"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.6836, 9.6794, 9.6752, 9.6667, 9.6501, 9.6210, 9.5993, 9.5557",  \
            " 9.6861, 9.6819, 9.6777, 9.6692, 9.6526, 9.6235, 9.6018, 9.5582",  \
            " 9.6888, 9.6846, 9.6804, 9.6719, 9.6553, 9.6262, 9.6045, 9.5609",  \
            " 9.6949, 9.6907, 9.6865, 9.6780, 9.6614, 9.6323, 9.6106, 9.5670",  \
            " 9.7093, 9.7051, 9.7009, 9.6924, 9.6758, 9.6467, 9.6250, 9.5814",  \
            " 9.7428, 9.7386, 9.7344, 9.7259, 9.7093, 9.6802, 9.6585, 9.6149",  \
            " 9.8136, 9.8094, 9.8052, 9.7967, 9.7801, 9.7510, 9.7293, 9.6857",  \
            " 9.9394, 9.9352, 9.9310, 9.9225, 9.9059, 9.8768, 9.8551, 9.8115"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[25] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[25] */
      
      /* Start of pin EXT_ADDRBUS[24] */ 
      pin (EXT_ADDRBUS[24] ) { 
        direction : input ;
        capacitance :  17.0820;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[24] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.1709, 9.1667, 9.1625, 9.1540, 9.1374, 9.1083, 9.0866, 9.0430",  \
            " 9.1744, 9.1702, 9.1660, 9.1575, 9.1409, 9.1118, 9.0901, 9.0465",  \
            " 9.1784, 9.1742, 9.1700, 9.1615, 9.1449, 9.1158, 9.0941, 9.0505",  \
            " 9.1867, 9.1825, 9.1783, 9.1698, 9.1532, 9.1241, 9.1024, 9.0588",  \
            " 9.2030, 9.1988, 9.1946, 9.1861, 9.1695, 9.1404, 9.1187, 9.0751",  \
            " 9.2292, 9.2250, 9.2208, 9.2123, 9.1957, 9.1666, 9.1449, 9.1013",  \
            " 9.2732, 9.2690, 9.2648, 9.2563, 9.2397, 9.2106, 9.1889, 9.1453",  \
            " 9.3305, 9.3263, 9.3221, 9.3136, 9.2970, 9.2679, 9.2462, 9.2026"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.6255, 9.6213, 9.6171, 9.6086, 9.5920, 9.5629, 9.5412, 9.4976",  \
            " 9.6281, 9.6239, 9.6197, 9.6112, 9.5946, 9.5655, 9.5438, 9.5002",  \
            " 9.6309, 9.6267, 9.6225, 9.6140, 9.5974, 9.5683, 9.5466, 9.5030",  \
            " 9.6371, 9.6329, 9.6287, 9.6202, 9.6036, 9.5745, 9.5528, 9.5092",  \
            " 9.6514, 9.6472, 9.6430, 9.6345, 9.6179, 9.5888, 9.5671, 9.5235",  \
            " 9.6841, 9.6799, 9.6757, 9.6672, 9.6506, 9.6215, 9.5998, 9.5562",  \
            " 9.7550, 9.7508, 9.7466, 9.7381, 9.7215, 9.6924, 9.6707, 9.6271",  \
            " 9.8877, 9.8835, 9.8793, 9.8708, 9.8542, 9.8251, 9.8034, 9.7598"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[24] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[24] */
      
      /* Start of pin EXT_ADDRBUS[23] */ 
      pin (EXT_ADDRBUS[23] ) { 
        direction : input ;
        capacitance :  16.1571;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[23] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.1110, 9.1068, 9.1026, 9.0941, 9.0775, 9.0484, 9.0267, 8.9831",  \
            " 9.1145, 9.1103, 9.1061, 9.0976, 9.0810, 9.0519, 9.0302, 8.9866",  \
            " 9.1185, 9.1143, 9.1101, 9.1016, 9.0850, 9.0559, 9.0342, 8.9906",  \
            " 9.1268, 9.1226, 9.1184, 9.1099, 9.0933, 9.0642, 9.0425, 8.9989",  \
            " 9.1441, 9.1399, 9.1357, 9.1272, 9.1106, 9.0815, 9.0598, 9.0162",  \
            " 9.1777, 9.1735, 9.1693, 9.1608, 9.1442, 9.1151, 9.0934, 9.0498",  \
            " 9.2419, 9.2377, 9.2335, 9.2250, 9.2084, 9.1793, 9.1576, 9.1140",  \
            " 9.3357, 9.3315, 9.3273, 9.3188, 9.3022, 9.2731, 9.2514, 9.2078"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.5480, 9.5438, 9.5396, 9.5311, 9.5145, 9.4854, 9.4637, 9.4201",  \
            " 9.5509, 9.5467, 9.5425, 9.5340, 9.5174, 9.4883, 9.4666, 9.4230",  \
            " 9.5541, 9.5499, 9.5457, 9.5372, 9.5206, 9.4915, 9.4698, 9.4262",  \
            " 9.5608, 9.5566, 9.5524, 9.5439, 9.5273, 9.4982, 9.4765, 9.4329",  \
            " 9.5751, 9.5709, 9.5667, 9.5582, 9.5416, 9.5125, 9.4908, 9.4472",  \
            " 9.6062, 9.6020, 9.5978, 9.5893, 9.5727, 9.5436, 9.5219, 9.4783",  \
            " 9.6738, 9.6696, 9.6654, 9.6569, 9.6403, 9.6112, 9.5895, 9.5459",  \
            " 9.8207, 9.8165, 9.8123, 9.8038, 9.7872, 9.7581, 9.7364, 9.6928"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[23] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[23] */
      
      /* Start of pin EXT_ADDRBUS[22] */ 
      pin (EXT_ADDRBUS[22] ) { 
        direction : input ;
        capacitance :  14.3122;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[22] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.0882, 9.0840, 9.0798, 9.0713, 9.0547, 9.0256, 9.0039, 8.9603",  \
            " 9.0917, 9.0875, 9.0833, 9.0748, 9.0582, 9.0291, 9.0074, 8.9638",  \
            " 9.0956, 9.0914, 9.0872, 9.0787, 9.0621, 9.0330, 9.0113, 8.9677",  \
            " 9.1041, 9.0999, 9.0957, 9.0872, 9.0706, 9.0415, 9.0198, 8.9762",  \
            " 9.1213, 9.1171, 9.1129, 9.1044, 9.0878, 9.0587, 9.0370, 8.9934",  \
            " 9.1551, 9.1509, 9.1467, 9.1382, 9.1216, 9.0925, 9.0708, 9.0272",  \
            " 9.2180, 9.2138, 9.2096, 9.2011, 9.1845, 9.1554, 9.1337, 9.0901",  \
            " 9.3069, 9.3027, 9.2985, 9.2900, 9.2734, 9.2443, 9.2226, 9.1790"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.6400, 9.6358, 9.6316, 9.6231, 9.6065, 9.5774, 9.5557, 9.5121",  \
            " 9.6428, 9.6386, 9.6344, 9.6259, 9.6093, 9.5802, 9.5585, 9.5149",  \
            " 9.6460, 9.6418, 9.6376, 9.6291, 9.6125, 9.5834, 9.5617, 9.5181",  \
            " 9.6528, 9.6486, 9.6444, 9.6359, 9.6193, 9.5902, 9.5685, 9.5249",  \
            " 9.6671, 9.6629, 9.6587, 9.6502, 9.6336, 9.6045, 9.5828, 9.5392",  \
            " 9.6983, 9.6941, 9.6899, 9.6814, 9.6648, 9.6357, 9.6140, 9.5704",  \
            " 9.7657, 9.7615, 9.7573, 9.7488, 9.7322, 9.7031, 9.6814, 9.6378",  \
            " 9.9124, 9.9082, 9.9040, 9.8955, 9.8789, 9.8498, 9.8281, 9.7845"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[22] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[22] */
      
      /* Start of pin EXT_ADDRBUS[21] */ 
      pin (EXT_ADDRBUS[21] ) { 
        direction : input ;
        capacitance :  14.8218;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[21] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.0800, 9.0758, 9.0716, 9.0631, 9.0465, 9.0174, 8.9957, 8.9521",  \
            " 9.0835, 9.0793, 9.0751, 9.0666, 9.0500, 9.0209, 8.9992, 8.9556",  \
            " 9.0873, 9.0831, 9.0789, 9.0704, 9.0538, 9.0247, 9.0030, 8.9594",  \
            " 9.0958, 9.0916, 9.0874, 9.0789, 9.0623, 9.0332, 9.0115, 8.9679",  \
            " 9.1130, 9.1088, 9.1046, 9.0961, 9.0795, 9.0504, 9.0287, 8.9851",  \
            " 9.1460, 9.1418, 9.1376, 9.1291, 9.1125, 9.0834, 9.0617, 9.0181",  \
            " 9.2066, 9.2024, 9.1982, 9.1897, 9.1731, 9.1440, 9.1223, 9.0787",  \
            " 9.2907, 9.2865, 9.2823, 9.2738, 9.2572, 9.2281, 9.2064, 9.1628"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.5731, 9.5689, 9.5647, 9.5562, 9.5396, 9.5105, 9.4888, 9.4452",  \
            " 9.5760, 9.5718, 9.5676, 9.5591, 9.5425, 9.5134, 9.4917, 9.4481",  \
            " 9.5790, 9.5748, 9.5706, 9.5621, 9.5455, 9.5164, 9.4947, 9.4511",  \
            " 9.5858, 9.5816, 9.5774, 9.5689, 9.5523, 9.5232, 9.5015, 9.4579",  \
            " 9.6001, 9.5959, 9.5917, 9.5832, 9.5666, 9.5375, 9.5158, 9.4722",  \
            " 9.6313, 9.6271, 9.6229, 9.6144, 9.5978, 9.5687, 9.5470, 9.5034",  \
            " 9.6991, 9.6949, 9.6907, 9.6822, 9.6656, 9.6365, 9.6148, 9.5712",  \
            " 9.8444, 9.8402, 9.8360, 9.8275, 9.8109, 9.7818, 9.7601, 9.7165"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[21] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[21] */
      
      /* Start of pin EXT_ADDRBUS[20] */ 
      pin (EXT_ADDRBUS[20] ) { 
        direction : input ;
        capacitance :  14.5554;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[20] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.2033, 9.1991, 9.1949, 9.1864, 9.1698, 9.1407, 9.1190, 9.0754",  \
            " 9.2067, 9.2025, 9.1983, 9.1898, 9.1732, 9.1441, 9.1224, 9.0788",  \
            " 9.2106, 9.2064, 9.2022, 9.1937, 9.1771, 9.1480, 9.1263, 9.0827",  \
            " 9.2191, 9.2149, 9.2107, 9.2022, 9.1856, 9.1565, 9.1348, 9.0912",  \
            " 9.2360, 9.2318, 9.2276, 9.2191, 9.2025, 9.1734, 9.1517, 9.1081",  \
            " 9.2660, 9.2618, 9.2576, 9.2491, 9.2325, 9.2034, 9.1817, 9.1381",  \
            " 9.3181, 9.3139, 9.3097, 9.3012, 9.2846, 9.2555, 9.2338, 9.1902",  \
            " 9.3894, 9.3852, 9.3810, 9.3725, 9.3559, 9.3268, 9.3051, 9.2615"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.8033, 9.7991, 9.7949, 9.7864, 9.7698, 9.7407, 9.7190, 9.6754",  \
            " 9.8060, 9.8018, 9.7976, 9.7891, 9.7725, 9.7434, 9.7217, 9.6781",  \
            " 9.8089, 9.8047, 9.8005, 9.7920, 9.7754, 9.7463, 9.7246, 9.6810",  \
            " 9.8154, 9.8112, 9.8070, 9.7985, 9.7819, 9.7528, 9.7311, 9.6875",  \
            " 9.8295, 9.8253, 9.8211, 9.8126, 9.7960, 9.7669, 9.7452, 9.7016",  \
            " 9.8616, 9.8574, 9.8532, 9.8447, 9.8281, 9.7990, 9.7773, 9.7337",  \
            " 9.9318, 9.9276, 9.9234, 9.9149, 9.8983, 9.8692, 9.8475, 9.8039",  \
            " 10.0727, 10.0685, 10.0643, 10.0558, 10.0392, 10.0101, 9.9884, 9.9448"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[20] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[20] */
      
      /* Start of pin EXT_ADDRBUS[19] */ 
      pin (EXT_ADDRBUS[19] ) { 
        direction : input ;
        capacitance :  14.4730;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[19] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.5428, 9.5386, 9.5344, 9.5259, 9.5093, 9.4802, 9.4585, 9.4149",  \
            " 9.5462, 9.5420, 9.5378, 9.5293, 9.5127, 9.4836, 9.4619, 9.4183",  \
            " 9.5501, 9.5459, 9.5417, 9.5332, 9.5166, 9.4875, 9.4658, 9.4222",  \
            " 9.5586, 9.5544, 9.5502, 9.5417, 9.5251, 9.4960, 9.4743, 9.4307",  \
            " 9.5755, 9.5713, 9.5671, 9.5586, 9.5420, 9.5129, 9.4912, 9.4476",  \
            " 9.6058, 9.6016, 9.5974, 9.5889, 9.5723, 9.5432, 9.5215, 9.4779",  \
            " 9.6585, 9.6543, 9.6501, 9.6416, 9.6250, 9.5959, 9.5742, 9.5306",  \
            " 9.7312, 9.7270, 9.7228, 9.7143, 9.6977, 9.6686, 9.6469, 9.6033"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.9366, 9.9324, 9.9282, 9.9197, 9.9031, 9.8740, 9.8523, 9.8087",  \
            " 9.9393, 9.9351, 9.9309, 9.9224, 9.9058, 9.8767, 9.8550, 9.8114",  \
            " 9.9422, 9.9380, 9.9338, 9.9253, 9.9087, 9.8796, 9.8579, 9.8143",  \
            " 9.9487, 9.9445, 9.9403, 9.9318, 9.9152, 9.8861, 9.8644, 9.8208",  \
            " 9.9628, 9.9586, 9.9544, 9.9459, 9.9293, 9.9002, 9.8785, 9.8349",  \
            " 9.9949, 9.9907, 9.9865, 9.9780, 9.9614, 9.9323, 9.9106, 9.8670",  \
            " 10.0650, 10.0608, 10.0566, 10.0481, 10.0315, 10.0024, 9.9807, 9.9371",  \
            " 10.2064, 10.2022, 10.1980, 10.1895, 10.1729, 10.1438, 10.1221, 10.0785"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[19] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[19] */
      
      /* Start of pin EXT_ADDRBUS[18] */ 
      pin (EXT_ADDRBUS[18] ) { 
        direction : input ;
        capacitance :  12.9613;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[18] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.5359, 9.5317, 9.5275, 9.5190, 9.5024, 9.4733, 9.4516, 9.4080",  \
            " 9.5391, 9.5349, 9.5307, 9.5222, 9.5056, 9.4765, 9.4548, 9.4112",  \
            " 9.5431, 9.5389, 9.5347, 9.5262, 9.5096, 9.4805, 9.4588, 9.4152",  \
            " 9.5516, 9.5474, 9.5432, 9.5347, 9.5181, 9.4890, 9.4673, 9.4237",  \
            " 9.5687, 9.5645, 9.5603, 9.5518, 9.5352, 9.5061, 9.4844, 9.4408",  \
            " 9.5992, 9.5950, 9.5908, 9.5823, 9.5657, 9.5366, 9.5149, 9.4713",  \
            " 9.6528, 9.6486, 9.6444, 9.6359, 9.6193, 9.5902, 9.5685, 9.5249",  \
            " 9.7271, 9.7229, 9.7187, 9.7102, 9.6936, 9.6645, 9.6428, 9.5992"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.9439, 9.9397, 9.9355, 9.9270, 9.9104, 9.8813, 9.8596, 9.8160",  \
            " 9.9465, 9.9423, 9.9381, 9.9296, 9.9130, 9.8839, 9.8622, 9.8186",  \
            " 9.9494, 9.9452, 9.9410, 9.9325, 9.9159, 9.8868, 9.8651, 9.8215",  \
            " 9.9559, 9.9517, 9.9475, 9.9390, 9.9224, 9.8933, 9.8716, 9.8280",  \
            " 9.9701, 9.9659, 9.9617, 9.9532, 9.9366, 9.9075, 9.8858, 9.8422",  \
            " 10.0020, 9.9978, 9.9936, 9.9851, 9.9685, 9.9394, 9.9177, 9.8741",  \
            " 10.0720, 10.0678, 10.0636, 10.0551, 10.0385, 10.0094, 9.9877, 9.9441",  \
            " 10.2142, 10.2100, 10.2058, 10.1973, 10.1807, 10.1516, 10.1299, 10.0863"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[18] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[18] */
      
      /* Start of pin EXT_ADDRBUS[17] */ 
      pin (EXT_ADDRBUS[17] ) { 
        direction : input ;
        capacitance :  12.1552;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[17] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.4873, 9.4831, 9.4789, 9.4704, 9.4538, 9.4247, 9.4030, 9.3594",  \
            " 9.4904, 9.4862, 9.4820, 9.4735, 9.4569, 9.4278, 9.4061, 9.3625",  \
            " 9.4945, 9.4903, 9.4861, 9.4776, 9.4610, 9.4319, 9.4102, 9.3666",  \
            " 9.5028, 9.4986, 9.4944, 9.4859, 9.4693, 9.4402, 9.4185, 9.3749",  \
            " 9.5159, 9.5117, 9.5075, 9.4990, 9.4824, 9.4533, 9.4316, 9.3880",  \
            " 9.5313, 9.5271, 9.5229, 9.5144, 9.4978, 9.4687, 9.4470, 9.4034",  \
            " 9.5613, 9.5571, 9.5529, 9.5444, 9.5278, 9.4987, 9.4770, 9.4334",  \
            " 9.5930, 9.5888, 9.5846, 9.5761, 9.5595, 9.5304, 9.5087, 9.4651"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.8013, 9.7971, 9.7929, 9.7844, 9.7678, 9.7387, 9.7170, 9.6734",  \
            " 9.8031, 9.7989, 9.7947, 9.7862, 9.7696, 9.7405, 9.7188, 9.6752",  \
            " 9.8054, 9.8012, 9.7970, 9.7885, 9.7719, 9.7428, 9.7211, 9.6775",  \
            " 9.8116, 9.8074, 9.8032, 9.7947, 9.7781, 9.7490, 9.7273, 9.6837",  \
            " 9.8267, 9.8225, 9.8183, 9.8098, 9.7932, 9.7641, 9.7424, 9.6988",  \
            " 9.8611, 9.8569, 9.8527, 9.8442, 9.8276, 9.7985, 9.7768, 9.7332",  \
            " 9.9305, 9.9263, 9.9221, 9.9136, 9.8970, 9.8679, 9.8462, 9.8026",  \
            " 10.0370, 10.0328, 10.0286, 10.0201, 10.0035, 9.9744, 9.9527, 9.9091"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[17] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[17] */
      
      /* Start of pin EXT_ADDRBUS[16] */ 
      pin (EXT_ADDRBUS[16] ) { 
        direction : input ;
        capacitance :  10.5674;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[16] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.4988, 9.4946, 9.4904, 9.4819, 9.4653, 9.4362, 9.4145, 9.3709",  \
            " 9.5019, 9.4977, 9.4935, 9.4850, 9.4684, 9.4393, 9.4176, 9.3740",  \
            " 9.5059, 9.5017, 9.4975, 9.4890, 9.4724, 9.4433, 9.4216, 9.3780",  \
            " 9.5143, 9.5101, 9.5059, 9.4974, 9.4808, 9.4517, 9.4300, 9.3864",  \
            " 9.5272, 9.5230, 9.5188, 9.5103, 9.4937, 9.4646, 9.4429, 9.3993",  \
            " 9.5423, 9.5381, 9.5339, 9.5254, 9.5088, 9.4797, 9.4580, 9.4144",  \
            " 9.5718, 9.5676, 9.5634, 9.5549, 9.5383, 9.5092, 9.4875, 9.4439",  \
            " 9.6027, 9.5985, 9.5943, 9.5858, 9.5692, 9.5401, 9.5184, 9.4748"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.8188, 9.8146, 9.8104, 9.8019, 9.7853, 9.7562, 9.7345, 9.6909",  \
            " 9.8204, 9.8162, 9.8120, 9.8035, 9.7869, 9.7578, 9.7361, 9.6925",  \
            " 9.8227, 9.8185, 9.8143, 9.8058, 9.7892, 9.7601, 9.7384, 9.6948",  \
            " 9.8289, 9.8247, 9.8205, 9.8120, 9.7954, 9.7663, 9.7446, 9.7010",  \
            " 9.8441, 9.8399, 9.8357, 9.8272, 9.8106, 9.7815, 9.7598, 9.7162",  \
            " 9.8785, 9.8743, 9.8701, 9.8616, 9.8450, 9.8159, 9.7942, 9.7506",  \
            " 9.9477, 9.9435, 9.9393, 9.9308, 9.9142, 9.8851, 9.8634, 9.8198",  \
            " 10.0534, 10.0492, 10.0450, 10.0365, 10.0199, 9.9908, 9.9691, 9.9255"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[16] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[16] */
      
      /* Start of pin EXT_ADDRBUS[15] */ 
      pin (EXT_ADDRBUS[15] ) { 
        direction : input ;
        capacitance :  11.5475;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[15] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.4893, 9.4851, 9.4809, 9.4724, 9.4558, 9.4267, 9.4050, 9.3614",  \
            " 9.4925, 9.4883, 9.4841, 9.4756, 9.4590, 9.4299, 9.4082, 9.3646",  \
            " 9.4965, 9.4923, 9.4881, 9.4796, 9.4630, 9.4339, 9.4122, 9.3686",  \
            " 9.5048, 9.5006, 9.4964, 9.4879, 9.4713, 9.4422, 9.4205, 9.3769",  \
            " 9.5178, 9.5136, 9.5094, 9.5009, 9.4843, 9.4552, 9.4335, 9.3899",  \
            " 9.5329, 9.5287, 9.5245, 9.5160, 9.4994, 9.4703, 9.4486, 9.4050",  \
            " 9.5626, 9.5584, 9.5542, 9.5457, 9.5291, 9.5000, 9.4783, 9.4347",  \
            " 9.5936, 9.5894, 9.5852, 9.5767, 9.5601, 9.5310, 9.5093, 9.4657"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.8191, 9.8149, 9.8107, 9.8022, 9.7856, 9.7565, 9.7348, 9.6912",  \
            " 9.8209, 9.8167, 9.8125, 9.8040, 9.7874, 9.7583, 9.7366, 9.6930",  \
            " 9.8232, 9.8190, 9.8148, 9.8063, 9.7897, 9.7606, 9.7389, 9.6953",  \
            " 9.8294, 9.8252, 9.8210, 9.8125, 9.7959, 9.7668, 9.7451, 9.7015",  \
            " 9.8446, 9.8404, 9.8362, 9.8277, 9.8111, 9.7820, 9.7603, 9.7167",  \
            " 9.8790, 9.8748, 9.8706, 9.8621, 9.8455, 9.8164, 9.7947, 9.7511",  \
            " 9.9481, 9.9439, 9.9397, 9.9312, 9.9146, 9.8855, 9.8638, 9.8202",  \
            " 10.0539, 10.0497, 10.0455, 10.0370, 10.0204, 9.9913, 9.9696, 9.9260"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[15] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[15] */
      
      /* Start of pin EXT_ADDRBUS[14] */ 
      pin (EXT_ADDRBUS[14] ) { 
        direction : input ;
        capacitance :  11.2618;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[14] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.4817, 9.4775, 9.4733, 9.4648, 9.4482, 9.4191, 9.3974, 9.3538",  \
            " 9.4848, 9.4806, 9.4764, 9.4679, 9.4513, 9.4222, 9.4005, 9.3569",  \
            " 9.4888, 9.4846, 9.4804, 9.4719, 9.4553, 9.4262, 9.4045, 9.3609",  \
            " 9.4972, 9.4930, 9.4888, 9.4803, 9.4637, 9.4346, 9.4129, 9.3693",  \
            " 9.5101, 9.5059, 9.5017, 9.4932, 9.4766, 9.4475, 9.4258, 9.3822",  \
            " 9.5253, 9.5211, 9.5169, 9.5084, 9.4918, 9.4627, 9.4410, 9.3974",  \
            " 9.5550, 9.5508, 9.5466, 9.5381, 9.5215, 9.4924, 9.4707, 9.4271",  \
            " 9.5860, 9.5818, 9.5776, 9.5691, 9.5525, 9.5234, 9.5017, 9.4581"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.8115, 9.8073, 9.8031, 9.7946, 9.7780, 9.7489, 9.7272, 9.6836",  \
            " 9.8132, 9.8090, 9.8048, 9.7963, 9.7797, 9.7506, 9.7289, 9.6853",  \
            " 9.8155, 9.8113, 9.8071, 9.7986, 9.7820, 9.7529, 9.7312, 9.6876",  \
            " 9.8217, 9.8175, 9.8133, 9.8048, 9.7882, 9.7591, 9.7374, 9.6938",  \
            " 9.8368, 9.8326, 9.8284, 9.8199, 9.8033, 9.7742, 9.7525, 9.7089",  \
            " 9.8712, 9.8670, 9.8628, 9.8543, 9.8377, 9.8086, 9.7869, 9.7433",  \
            " 9.9406, 9.9364, 9.9322, 9.9237, 9.9071, 9.8780, 9.8563, 9.8127",  \
            " 10.0464, 10.0422, 10.0380, 10.0295, 10.0129, 9.9838, 9.9621, 9.9185"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[14] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[14] */
      
      /* Start of pin EXT_ADDRBUS[13] */ 
      pin (EXT_ADDRBUS[13] ) { 
        direction : input ;
        capacitance :  10.6949;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[13] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.5395, 9.5353, 9.5311, 9.5226, 9.5060, 9.4769, 9.4552, 9.4116",  \
            " 9.5425, 9.5383, 9.5341, 9.5256, 9.5090, 9.4799, 9.4582, 9.4146",  \
            " 9.5466, 9.5424, 9.5382, 9.5297, 9.5131, 9.4840, 9.4623, 9.4187",  \
            " 9.5548, 9.5506, 9.5464, 9.5379, 9.5213, 9.4922, 9.4705, 9.4269",  \
            " 9.5674, 9.5632, 9.5590, 9.5505, 9.5339, 9.5048, 9.4831, 9.4395",  \
            " 9.5817, 9.5775, 9.5733, 9.5648, 9.5482, 9.5191, 9.4974, 9.4538",  \
            " 9.6079, 9.6037, 9.5995, 9.5910, 9.5744, 9.5453, 9.5236, 9.4800",  \
            " 9.6372, 9.6330, 9.6288, 9.6203, 9.6037, 9.5746, 9.5529, 9.5093"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.8591, 9.8549, 9.8507, 9.8422, 9.8256, 9.7965, 9.7748, 9.7312",  \
            " 9.8606, 9.8564, 9.8522, 9.8437, 9.8271, 9.7980, 9.7763, 9.7327",  \
            " 9.8629, 9.8587, 9.8545, 9.8460, 9.8294, 9.8003, 9.7786, 9.7350",  \
            " 9.8692, 9.8650, 9.8608, 9.8523, 9.8357, 9.8066, 9.7849, 9.7413",  \
            " 9.8844, 9.8802, 9.8760, 9.8675, 9.8509, 9.8218, 9.8001, 9.7565",  \
            " 9.9189, 9.9147, 9.9105, 9.9020, 9.8854, 9.8563, 9.8346, 9.7910",  \
            " 9.9876, 9.9834, 9.9792, 9.9707, 9.9541, 9.9250, 9.9033, 9.8597",  \
            " 10.0915, 10.0873, 10.0831, 10.0746, 10.0580, 10.0289, 10.0072, 9.9636"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[13] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[13] */
      
      /* Start of pin EXT_ADDRBUS[12] */ 
      pin (EXT_ADDRBUS[12] ) { 
        direction : input ;
        capacitance :  10.8917;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[12] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.5055, 9.5013, 9.4971, 9.4886, 9.4720, 9.4429, 9.4212, 9.3776",  \
            " 9.5086, 9.5044, 9.5002, 9.4917, 9.4751, 9.4460, 9.4243, 9.3807",  \
            " 9.5127, 9.5085, 9.5043, 9.4958, 9.4792, 9.4501, 9.4284, 9.3848",  \
            " 9.5211, 9.5169, 9.5127, 9.5042, 9.4876, 9.4585, 9.4368, 9.3932",  \
            " 9.5341, 9.5299, 9.5257, 9.5172, 9.5006, 9.4715, 9.4498, 9.4062",  \
            " 9.5498, 9.5456, 9.5414, 9.5329, 9.5163, 9.4872, 9.4655, 9.4219",  \
            " 9.5763, 9.5721, 9.5679, 9.5594, 9.5428, 9.5137, 9.4920, 9.4484",  \
            " 9.6082, 9.6040, 9.5998, 9.5913, 9.5747, 9.5456, 9.5239, 9.4803"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.7887, 9.7845, 9.7803, 9.7718, 9.7552, 9.7261, 9.7044, 9.6608",  \
            " 9.7904, 9.7862, 9.7820, 9.7735, 9.7569, 9.7278, 9.7061, 9.6625",  \
            " 9.7927, 9.7885, 9.7843, 9.7758, 9.7592, 9.7301, 9.7084, 9.6648",  \
            " 9.7989, 9.7947, 9.7905, 9.7820, 9.7654, 9.7363, 9.7146, 9.6710",  \
            " 9.8139, 9.8097, 9.8055, 9.7970, 9.7804, 9.7513, 9.7296, 9.6860",  \
            " 9.8484, 9.8442, 9.8400, 9.8315, 9.8149, 9.7858, 9.7641, 9.7205",  \
            " 9.9180, 9.9138, 9.9096, 9.9011, 9.8845, 9.8554, 9.8337, 9.7901",  \
            " 10.0248, 10.0206, 10.0164, 10.0079, 9.9913, 9.9622, 9.9405, 9.8969"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[12] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[12] */
      
      /* Start of pin EXT_ADDRBUS[11] */ 
      pin (EXT_ADDRBUS[11] ) { 
        direction : input ;
        capacitance :  10.7035;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[11] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.2756, 9.2714, 9.2672, 9.2587, 9.2421, 9.2130, 9.1913, 9.1477",  \
            " 9.2787, 9.2745, 9.2703, 9.2618, 9.2452, 9.2161, 9.1944, 9.1508",  \
            " 9.2827, 9.2785, 9.2743, 9.2658, 9.2492, 9.2201, 9.1984, 9.1548",  \
            " 9.2906, 9.2864, 9.2822, 9.2737, 9.2571, 9.2280, 9.2063, 9.1627",  \
            " 9.3021, 9.2979, 9.2937, 9.2852, 9.2686, 9.2395, 9.2178, 9.1742",  \
            " 9.3140, 9.3098, 9.3056, 9.2971, 9.2805, 9.2514, 9.2297, 9.1861",  \
            " 9.3339, 9.3297, 9.3255, 9.3170, 9.3004, 9.2713, 9.2496, 9.2060",  \
            " 9.3578, 9.3536, 9.3494, 9.3409, 9.3243, 9.2952, 9.2735, 9.2299"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.5126, 9.5084, 9.5042, 9.4957, 9.4791, 9.4500, 9.4283, 9.3847",  \
            " 9.5141, 9.5099, 9.5057, 9.4972, 9.4806, 9.4515, 9.4298, 9.3862",  \
            " 9.5163, 9.5121, 9.5079, 9.4994, 9.4828, 9.4537, 9.4320, 9.3884",  \
            " 9.5226, 9.5184, 9.5142, 9.5057, 9.4891, 9.4600, 9.4383, 9.3947",  \
            " 9.5382, 9.5340, 9.5298, 9.5213, 9.5047, 9.4756, 9.4539, 9.4103",  \
            " 9.5728, 9.5686, 9.5644, 9.5559, 9.5393, 9.5102, 9.4885, 9.4449",  \
            " 9.6393, 9.6351, 9.6309, 9.6224, 9.6058, 9.5767, 9.5550, 9.5114",  \
            " 9.7374, 9.7332, 9.7290, 9.7205, 9.7039, 9.6748, 9.6531, 9.6095"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[11] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[11] */
      
      /* Start of pin EXT_ADDRBUS[10] */ 
      pin (EXT_ADDRBUS[10] ) { 
        direction : input ;
        capacitance :  10.9319;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[10] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.2660, 9.2618, 9.2576, 9.2491, 9.2325, 9.2034, 9.1817, 9.1381",  \
            " 9.2692, 9.2650, 9.2608, 9.2523, 9.2357, 9.2066, 9.1849, 9.1413",  \
            " 9.2731, 9.2689, 9.2647, 9.2562, 9.2396, 9.2105, 9.1888, 9.1452",  \
            " 9.2811, 9.2769, 9.2727, 9.2642, 9.2476, 9.2185, 9.1968, 9.1532",  \
            " 9.2930, 9.2888, 9.2846, 9.2761, 9.2595, 9.2304, 9.2087, 9.1651",  \
            " 9.3056, 9.3014, 9.2972, 9.2887, 9.2721, 9.2430, 9.2213, 9.1777",  \
            " 9.3265, 9.3223, 9.3181, 9.3096, 9.2930, 9.2639, 9.2422, 9.1986",  \
            " 9.3522, 9.3480, 9.3438, 9.3353, 9.3187, 9.2896, 9.2679, 9.2243"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.5084, 9.5042, 9.5000, 9.4915, 9.4749, 9.4458, 9.4241, 9.3805",  \
            " 9.5101, 9.5059, 9.5017, 9.4932, 9.4766, 9.4475, 9.4258, 9.3822",  \
            " 9.5123, 9.5081, 9.5039, 9.4954, 9.4788, 9.4497, 9.4280, 9.3844",  \
            " 9.5185, 9.5143, 9.5101, 9.5016, 9.4850, 9.4559, 9.4342, 9.3906",  \
            " 9.5340, 9.5298, 9.5256, 9.5171, 9.5005, 9.4714, 9.4497, 9.4061",  \
            " 9.5685, 9.5643, 9.5601, 9.5516, 9.5350, 9.5059, 9.4842, 9.4406",  \
            " 9.6358, 9.6316, 9.6274, 9.6189, 9.6023, 9.5732, 9.5515, 9.5079",  \
            " 9.7355, 9.7313, 9.7271, 9.7186, 9.7020, 9.6729, 9.6512, 9.6076"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[10] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[10] */
      
      /* Start of pin EXT_ADDRBUS[9] */ 
      pin (EXT_ADDRBUS[9] ) { 
        direction : input ;
        capacitance :  11.4073;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[9] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.2582, 9.2540, 9.2498, 9.2413, 9.2247, 9.1956, 9.1739, 9.1303",  \
            " 9.2614, 9.2572, 9.2530, 9.2445, 9.2279, 9.1988, 9.1771, 9.1335",  \
            " 9.2653, 9.2611, 9.2569, 9.2484, 9.2318, 9.2027, 9.1810, 9.1374",  \
            " 9.2733, 9.2691, 9.2649, 9.2564, 9.2398, 9.2107, 9.1890, 9.1454",  \
            " 9.2852, 9.2810, 9.2768, 9.2683, 9.2517, 9.2226, 9.2009, 9.1573",  \
            " 9.2980, 9.2938, 9.2896, 9.2811, 9.2645, 9.2354, 9.2137, 9.1701",  \
            " 9.3163, 9.3121, 9.3079, 9.2994, 9.2828, 9.2537, 9.2320, 9.1884",  \
            " 9.3423, 9.3381, 9.3339, 9.3254, 9.3088, 9.2797, 9.2580, 9.2144"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.5055, 9.5013, 9.4971, 9.4886, 9.4720, 9.4429, 9.4212, 9.3776",  \
            " 9.5070, 9.5028, 9.4986, 9.4901, 9.4735, 9.4444, 9.4227, 9.3791",  \
            " 9.5092, 9.5050, 9.5008, 9.4923, 9.4757, 9.4466, 9.4249, 9.3813",  \
            " 9.5155, 9.5113, 9.5071, 9.4986, 9.4820, 9.4529, 9.4312, 9.3876",  \
            " 9.5310, 9.5268, 9.5226, 9.5141, 9.4975, 9.4684, 9.4467, 9.4031",  \
            " 9.5655, 9.5613, 9.5571, 9.5486, 9.5320, 9.5029, 9.4812, 9.4376",  \
            " 9.6329, 9.6287, 9.6245, 9.6160, 9.5994, 9.5703, 9.5486, 9.5050",  \
            " 9.7331, 9.7289, 9.7247, 9.7162, 9.6996, 9.6705, 9.6488, 9.6052"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[9] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[9] */
      
      /* Start of pin EXT_ADDRBUS[8] */ 
      pin (EXT_ADDRBUS[8] ) { 
        direction : input ;
        capacitance :  11.8051;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[8] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.2626, 9.2584, 9.2542, 9.2457, 9.2291, 9.2000, 9.1783, 9.1347",  \
            " 9.2657, 9.2615, 9.2573, 9.2488, 9.2322, 9.2031, 9.1814, 9.1378",  \
            " 9.2696, 9.2654, 9.2612, 9.2527, 9.2361, 9.2070, 9.1853, 9.1417",  \
            " 9.2776, 9.2734, 9.2692, 9.2607, 9.2441, 9.2150, 9.1933, 9.1497",  \
            " 9.2894, 9.2852, 9.2810, 9.2725, 9.2559, 9.2268, 9.2051, 9.1615",  \
            " 9.3019, 9.2977, 9.2935, 9.2850, 9.2684, 9.2393, 9.2176, 9.1740",  \
            " 9.3176, 9.3134, 9.3092, 9.3007, 9.2841, 9.2550, 9.2333, 9.1897",  \
            " 9.3428, 9.3386, 9.3344, 9.3259, 9.3093, 9.2802, 9.2585, 9.2149"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.4984, 9.4942, 9.4900, 9.4815, 9.4649, 9.4358, 9.4141, 9.3705",  \
            " 9.5001, 9.4959, 9.4917, 9.4832, 9.4666, 9.4375, 9.4158, 9.3722",  \
            " 9.5023, 9.4981, 9.4939, 9.4854, 9.4688, 9.4397, 9.4180, 9.3744",  \
            " 9.5085, 9.5043, 9.5001, 9.4916, 9.4750, 9.4459, 9.4242, 9.3806",  \
            " 9.5240, 9.5198, 9.5156, 9.5071, 9.4905, 9.4614, 9.4397, 9.3961",  \
            " 9.5587, 9.5545, 9.5503, 9.5418, 9.5252, 9.4961, 9.4744, 9.4308",  \
            " 9.6257, 9.6215, 9.6173, 9.6088, 9.5922, 9.5631, 9.5414, 9.4978",  \
            " 9.7248, 9.7206, 9.7164, 9.7079, 9.6913, 9.6622, 9.6405, 9.5969"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[8] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[8] */
      
      /* Start of pin EXT_ADDRBUS[7] */ 
      pin (EXT_ADDRBUS[7] ) { 
        direction : input ;
        capacitance :  15.3233;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[7] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.1846, 9.1804, 9.1762, 9.1677, 9.1511, 9.1220, 9.1003, 9.0567",  \
            " 9.1881, 9.1839, 9.1797, 9.1712, 9.1546, 9.1255, 9.1038, 9.0602",  \
            " 9.1920, 9.1878, 9.1836, 9.1751, 9.1585, 9.1294, 9.1077, 9.0641",  \
            " 9.2004, 9.1962, 9.1920, 9.1835, 9.1669, 9.1378, 9.1161, 9.0725",  \
            " 9.2177, 9.2135, 9.2093, 9.2008, 9.1842, 9.1551, 9.1334, 9.0898",  \
            " 9.2523, 9.2481, 9.2439, 9.2354, 9.2188, 9.1897, 9.1680, 9.1244",  \
            " 9.3157, 9.3115, 9.3073, 9.2988, 9.2822, 9.2531, 9.2314, 9.1878",  \
            " 9.4219, 9.4177, 9.4135, 9.4050, 9.3884, 9.3593, 9.3376, 9.2940"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.5114, 9.5072, 9.5030, 9.4945, 9.4779, 9.4488, 9.4271, 9.3835",  \
            " 9.5144, 9.5102, 9.5060, 9.4975, 9.4809, 9.4518, 9.4301, 9.3865",  \
            " 9.5176, 9.5134, 9.5092, 9.5007, 9.4841, 9.4550, 9.4333, 9.3897",  \
            " 9.5243, 9.5201, 9.5159, 9.5074, 9.4908, 9.4617, 9.4400, 9.3964",  \
            " 9.5387, 9.5345, 9.5303, 9.5218, 9.5052, 9.4761, 9.4544, 9.4108",  \
            " 9.5697, 9.5655, 9.5613, 9.5528, 9.5362, 9.5071, 9.4854, 9.4418",  \
            " 9.6368, 9.6326, 9.6284, 9.6199, 9.6033, 9.5742, 9.5525, 9.5089",  \
            " 9.7842, 9.7800, 9.7758, 9.7673, 9.7507, 9.7216, 9.6999, 9.6563"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[7] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[7] */
      
      /* Start of pin EXT_ADDRBUS[6] */ 
      pin (EXT_ADDRBUS[6] ) { 
        direction : input ;
        capacitance :  15.3408;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[6] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.0519, 9.0477, 9.0435, 9.0350, 9.0184, 8.9893, 8.9676, 8.9240",  \
            " 9.0553, 9.0511, 9.0469, 9.0384, 9.0218, 8.9927, 8.9710, 8.9274",  \
            " 9.0593, 9.0551, 9.0509, 9.0424, 9.0258, 8.9967, 8.9750, 8.9314",  \
            " 9.0676, 9.0634, 9.0592, 9.0507, 9.0341, 9.0050, 8.9833, 8.9397",  \
            " 9.0849, 9.0807, 9.0765, 9.0680, 9.0514, 9.0223, 9.0006, 8.9570",  \
            " 9.1189, 9.1147, 9.1105, 9.1020, 9.0854, 9.0563, 9.0346, 8.9910",  \
            " 9.1791, 9.1749, 9.1707, 9.1622, 9.1456, 9.1165, 9.0948, 9.0512",  \
            " 9.2795, 9.2753, 9.2711, 9.2626, 9.2460, 9.2169, 9.1952, 9.1516"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.3731, 9.3689, 9.3647, 9.3562, 9.3396, 9.3105, 9.2888, 9.2452",  \
            " 9.3760, 9.3718, 9.3676, 9.3591, 9.3425, 9.3134, 9.2917, 9.2481",  \
            " 9.3792, 9.3750, 9.3708, 9.3623, 9.3457, 9.3166, 9.2949, 9.2513",  \
            " 9.3859, 9.3817, 9.3775, 9.3690, 9.3524, 9.3233, 9.3016, 9.2580",  \
            " 9.4002, 9.3960, 9.3918, 9.3833, 9.3667, 9.3376, 9.3159, 9.2723",  \
            " 9.4312, 9.4270, 9.4228, 9.4143, 9.3977, 9.3686, 9.3469, 9.3033",  \
            " 9.4987, 9.4945, 9.4903, 9.4818, 9.4652, 9.4361, 9.4144, 9.3708",  \
            " 9.6466, 9.6424, 9.6382, 9.6297, 9.6131, 9.5840, 9.5623, 9.5187"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[6] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[6] */
      
      /* Start of pin EXT_ADDRBUS[5] */ 
      pin (EXT_ADDRBUS[5] ) { 
        direction : input ;
        capacitance :  18.0474;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[5] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.1463, 9.1421, 9.1379, 9.1294, 9.1128, 9.0837, 9.0620, 9.0184",  \
            " 9.1499, 9.1457, 9.1415, 9.1330, 9.1164, 9.0873, 9.0656, 9.0220",  \
            " 9.1540, 9.1498, 9.1456, 9.1371, 9.1205, 9.0914, 9.0697, 9.0261",  \
            " 9.1622, 9.1580, 9.1538, 9.1453, 9.1287, 9.0996, 9.0779, 9.0343",  \
            " 9.1793, 9.1751, 9.1709, 9.1624, 9.1458, 9.1167, 9.0950, 9.0514",  \
            " 9.2122, 9.2080, 9.2038, 9.1953, 9.1787, 9.1496, 9.1279, 9.0843",  \
            " 9.2674, 9.2632, 9.2590, 9.2505, 9.2339, 9.2048, 9.1831, 9.1395",  \
            " 9.3566, 9.3524, 9.3482, 9.3397, 9.3231, 9.2940, 9.2723, 9.2287"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.4350, 9.4308, 9.4266, 9.4181, 9.4015, 9.3724, 9.3507, 9.3071",  \
            " 9.4381, 9.4339, 9.4297, 9.4212, 9.4046, 9.3755, 9.3538, 9.3102",  \
            " 9.4413, 9.4371, 9.4329, 9.4244, 9.4078, 9.3787, 9.3570, 9.3134",  \
            " 9.4479, 9.4437, 9.4395, 9.4310, 9.4144, 9.3853, 9.3636, 9.3200",  \
            " 9.4621, 9.4579, 9.4537, 9.4452, 9.4286, 9.3995, 9.3778, 9.3342",  \
            " 9.4934, 9.4892, 9.4850, 9.4765, 9.4599, 9.4308, 9.4091, 9.3655",  \
            " 9.5612, 9.5570, 9.5528, 9.5443, 9.5277, 9.4986, 9.4769, 9.4333",  \
            " 9.7083, 9.7041, 9.6999, 9.6914, 9.6748, 9.6457, 9.6240, 9.5804"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[5] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[5] */
      
      /* Start of pin EXT_ADDRBUS[4] */ 
      pin (EXT_ADDRBUS[4] ) { 
        direction : input ;
        capacitance :  17.6407;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[4] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 9.0248, 9.0206, 9.0164, 9.0079, 8.9913, 8.9622, 8.9405, 8.8969",  \
            " 9.0283, 9.0241, 9.0199, 9.0114, 8.9948, 8.9657, 8.9440, 8.9004",  \
            " 9.0324, 9.0282, 9.0240, 9.0155, 8.9989, 8.9698, 8.9481, 8.9045",  \
            " 9.0406, 9.0364, 9.0322, 9.0237, 9.0071, 8.9780, 8.9563, 8.9127",  \
            " 9.0577, 9.0535, 9.0493, 9.0408, 9.0242, 8.9951, 8.9734, 8.9298",  \
            " 9.0903, 9.0861, 9.0819, 9.0734, 9.0568, 9.0277, 9.0060, 8.9624",  \
            " 9.1436, 9.1394, 9.1352, 9.1267, 9.1101, 9.0810, 9.0593, 9.0157",  \
            " 9.2313, 9.2271, 9.2229, 9.2144, 9.1978, 9.1687, 9.1470, 9.1034"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 9.2914, 9.2872, 9.2830, 9.2745, 9.2579, 9.2288, 9.2071, 9.1635",  \
            " 9.2943, 9.2901, 9.2859, 9.2774, 9.2608, 9.2317, 9.2100, 9.1664",  \
            " 9.2975, 9.2933, 9.2891, 9.2806, 9.2640, 9.2349, 9.2132, 9.1696",  \
            " 9.3041, 9.2999, 9.2957, 9.2872, 9.2706, 9.2415, 9.2198, 9.1762",  \
            " 9.3183, 9.3141, 9.3099, 9.3014, 9.2848, 9.2557, 9.2340, 9.1904",  \
            " 9.3497, 9.3455, 9.3413, 9.3328, 9.3162, 9.2871, 9.2654, 9.2218",  \
            " 9.4176, 9.4134, 9.4092, 9.4007, 9.3841, 9.3550, 9.3333, 9.2897",  \
            " 9.5652, 9.5610, 9.5568, 9.5483, 9.5317, 9.5026, 9.4809, 9.4373"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[4] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[4] */
      
      /* Start of pin EXT_ADDRBUS[3] */ 
      pin (EXT_ADDRBUS[3] ) { 
        direction : input ;
        capacitance :  14.3022;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[3] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 3.2614, 3.2572, 3.2530, 3.2445, 3.2279, 3.1988, 3.1771, 3.1335",  \
            " 3.2648, 3.2606, 3.2564, 3.2479, 3.2313, 3.2022, 3.1805, 3.1369",  \
            " 3.2688, 3.2646, 3.2604, 3.2519, 3.2353, 3.2062, 3.1845, 3.1409",  \
            " 3.2771, 3.2729, 3.2687, 3.2602, 3.2436, 3.2145, 3.1928, 3.1492",  \
            " 3.2942, 3.2900, 3.2858, 3.2773, 3.2607, 3.2316, 3.2099, 3.1663",  \
            " 3.3254, 3.3212, 3.3170, 3.3085, 3.2919, 3.2628, 3.2411, 3.1975",  \
            " 3.3742, 3.3700, 3.3658, 3.3573, 3.3407, 3.3116, 3.2899, 3.2463",  \
            " 3.4502, 3.4460, 3.4418, 3.4333, 3.4167, 3.3876, 3.3659, 3.3223"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 3.6249, 3.6207, 3.6165, 3.6080, 3.5914, 3.5623, 3.5406, 3.4970",  \
            " 3.6277, 3.6235, 3.6193, 3.6108, 3.5942, 3.5651, 3.5434, 3.4998",  \
            " 3.6306, 3.6264, 3.6222, 3.6137, 3.5971, 3.5680, 3.5463, 3.5027",  \
            " 3.6371, 3.6329, 3.6287, 3.6202, 3.6036, 3.5745, 3.5528, 3.5092",  \
            " 3.6513, 3.6471, 3.6429, 3.6344, 3.6178, 3.5887, 3.5670, 3.5234",  \
            " 3.6832, 3.6790, 3.6748, 3.6663, 3.6497, 3.6206, 3.5989, 3.5553",  \
            " 3.7529, 3.7487, 3.7445, 3.7360, 3.7194, 3.6903, 3.6686, 3.6250",  \
            " 3.8958, 3.8916, 3.8874, 3.8789, 3.8623, 3.8332, 3.8115, 3.7679"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[3] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[3] */
      
      /* Start of pin EXT_ADDRBUS[2] */ 
      pin (EXT_ADDRBUS[2] ) { 
        direction : input ;
        capacitance :  11.8257;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[2] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 3.0663, 3.0621, 3.0579, 3.0494, 3.0328, 3.0037, 2.9820, 2.9385",  \
            " 3.0695, 3.0653, 3.0611, 3.0526, 3.0360, 3.0069, 2.9852, 2.9417",  \
            " 3.0734, 3.0692, 3.0650, 3.0565, 3.0399, 3.0108, 2.9891, 2.9456",  \
            " 3.0816, 3.0774, 3.0732, 3.0647, 3.0481, 3.0190, 2.9973, 2.9538",  \
            " 3.0941, 3.0899, 3.0857, 3.0772, 3.0606, 3.0315, 3.0098, 2.9663",  \
            " 3.1079, 3.1037, 3.0995, 3.0910, 3.0744, 3.0453, 3.0236, 2.9801",  \
            " 3.1248, 3.1206, 3.1164, 3.1079, 3.0913, 3.0622, 3.0405, 2.9970",  \
            " 3.1531, 3.1489, 3.1447, 3.1362, 3.1196, 3.0905, 3.0688, 3.0253"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 3.3067, 3.3025, 3.2983, 3.2899, 3.2732, 3.2441, 3.2224, 3.1788",  \
            " 3.3084, 3.3042, 3.3000, 3.2916, 3.2749, 3.2458, 3.2241, 3.1805",  \
            " 3.3106, 3.3064, 3.3022, 3.2938, 3.2771, 3.2480, 3.2263, 3.1827",  \
            " 3.3169, 3.3127, 3.3085, 3.3001, 3.2834, 3.2543, 3.2326, 3.1890",  \
            " 3.3322, 3.3280, 3.3238, 3.3154, 3.2987, 3.2696, 3.2479, 3.2043",  \
            " 3.3666, 3.3624, 3.3582, 3.3498, 3.3331, 3.3040, 3.2823, 3.2387",  \
            " 3.4350, 3.4308, 3.4266, 3.4182, 3.4015, 3.3724, 3.3507, 3.3071",  \
            " 3.5375, 3.5333, 3.5291, 3.5207, 3.5040, 3.4749, 3.4532, 3.4096"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[2] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[2] */
      
      /* Start of pin EXT_ADDRBUS[1] */ 
      pin (EXT_ADDRBUS[1] ) { 
        direction : input ;
        capacitance :  12.3701;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[1] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 2.9367, 2.9325, 2.9283, 2.9198, 2.9032, 2.8741, 2.8524, 2.8088",  \
            " 2.9399, 2.9357, 2.9315, 2.9230, 2.9064, 2.8773, 2.8556, 2.8120",  \
            " 2.9438, 2.9396, 2.9354, 2.9269, 2.9103, 2.8812, 2.8595, 2.8159",  \
            " 2.9517, 2.9475, 2.9433, 2.9348, 2.9182, 2.8891, 2.8674, 2.8238",  \
            " 2.9631, 2.9589, 2.9547, 2.9462, 2.9296, 2.9005, 2.8788, 2.8352",  \
            " 2.9751, 2.9709, 2.9667, 2.9582, 2.9416, 2.9125, 2.8908, 2.8472",  \
            " 2.9906, 2.9864, 2.9822, 2.9737, 2.9571, 2.9280, 2.9063, 2.8627",  \
            " 3.0146, 3.0104, 3.0062, 2.9977, 2.9811, 2.9520, 2.9303, 2.8867"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 3.1762, 3.1720, 3.1678, 3.1594, 3.1427, 3.1136, 3.0919, 3.0483",  \
            " 3.1780, 3.1738, 3.1696, 3.1612, 3.1445, 3.1154, 3.0937, 3.0501",  \
            " 3.1803, 3.1761, 3.1719, 3.1635, 3.1468, 3.1177, 3.0960, 3.0524",  \
            " 3.1865, 3.1823, 3.1781, 3.1697, 3.1530, 3.1239, 3.1022, 3.0586",  \
            " 3.2020, 3.1978, 3.1936, 3.1852, 3.1685, 3.1394, 3.1177, 3.0741",  \
            " 3.2367, 3.2325, 3.2283, 3.2199, 3.2032, 3.1741, 3.1524, 3.1088",  \
            " 3.3031, 3.2989, 3.2947, 3.2862, 3.2696, 3.2405, 3.2188, 3.1752",  \
            " 3.4013, 3.3971, 3.3929, 3.3844, 3.3678, 3.3387, 3.3170, 3.2734"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[1] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[1] */
      
      /* Start of pin EXT_ADDRBUS[0] */ 
      pin (EXT_ADDRBUS[0] ) { 
        direction : input ;
        capacitance :  12.9629;
        max_transition :  0.5000;
        fanout_load :  1.0000;
        
        /* Start of setup_rising arc of pin EXT_ADDRBUS[0] wrt pin clk */
        timing() { 
          timing_type : setup_rising ;
          related_pin :" clk ";
        rise_constraint (lut_timing_1 ){
           values(\
            " 2.8607, 2.8565, 2.8523, 2.8438, 2.8272, 2.7981, 2.7764, 2.7328",  \
            " 2.8640, 2.8598, 2.8556, 2.8471, 2.8305, 2.8014, 2.7797, 2.7361",  \
            " 2.8679, 2.8637, 2.8595, 2.8510, 2.8344, 2.8053, 2.7836, 2.7400",  \
            " 2.8758, 2.8716, 2.8674, 2.8589, 2.8423, 2.8132, 2.7915, 2.7479",  \
            " 2.8876, 2.8834, 2.8792, 2.8707, 2.8541, 2.8250, 2.8033, 2.7597",  \
            " 2.9003, 2.8961, 2.8919, 2.8834, 2.8668, 2.8377, 2.8160, 2.7724",  \
            " 2.9201, 2.9159, 2.9117, 2.9032, 2.8866, 2.8575, 2.8358, 2.7922",  \
            " 2.9459, 2.9417, 2.9375, 2.9290, 2.9124, 2.8833, 2.8616, 2.8180"  \
            );
          }
        fall_constraint (lut_timing_1 ){
           values(\
            " 2.9719, 2.9677, 2.9635, 2.9551, 2.9384, 2.9093, 2.8876, 2.8440",  \
            " 2.9738, 2.9696, 2.9654, 2.9570, 2.9403, 2.9112, 2.8895, 2.8459",  \
            " 2.9761, 2.9719, 2.9677, 2.9593, 2.9426, 2.9135, 2.8918, 2.8482",  \
            " 2.9822, 2.9780, 2.9738, 2.9654, 2.9487, 2.9196, 2.8979, 2.8543",  \
            " 2.9977, 2.9935, 2.9893, 2.9809, 2.9642, 2.9351, 2.9134, 2.8698",  \
            " 3.0322, 3.0280, 3.0238, 3.0154, 2.9987, 2.9696, 2.9479, 2.9043",  \
            " 3.0996, 3.0954, 3.0912, 3.0828, 3.0661, 3.0370, 3.0153, 2.9717",  \
            " 3.1993, 3.1951, 3.1909, 3.1825, 3.1658, 3.1367, 3.1150, 3.0714"  \
            );
          }
        } /* End of setup_rising arc of pin EXT_ADDRBUS[0] wrt pin clk */
        
      } /* End of pin EXT_ADDRBUS[0] */
      
    }
    
    /* Start of pin EXT_MW */ 
    pin (EXT_MW ) { 
      direction : input ;
      capacitance :  22.6232;
      max_transition :  0.5000;
      fanout_load :  2.0000;
      
      /* Start of setup_rising arc of pin EXT_MW wrt pin clk */
      timing() { 
        timing_type : setup_rising ;
        related_pin :" clk ";
      rise_constraint (lut_timing_1 ){
         values(\
          " 11.1006, 11.0964, 11.0922, 11.0837, 11.0671, 11.0380, 11.0163, 10.9727",  \
          " 11.1044, 11.1002, 11.0960, 11.0875, 11.0709, 11.0418, 11.0201, 10.9765",  \
          " 11.1091, 11.1049, 11.1007, 11.0922, 11.0756, 11.0465, 11.0248, 10.9812",  \
          " 11.1181, 11.1139, 11.1097, 11.1012, 11.0846, 11.0555, 11.0338, 10.9902",  \
          " 11.1334, 11.1292, 11.1250, 11.1165, 11.0999, 11.0708, 11.0491, 11.0055",  \
          " 11.1543, 11.1501, 11.1459, 11.1374, 11.1208, 11.0917, 11.0700, 11.0264",  \
          " 11.1802, 11.1760, 11.1718, 11.1633, 11.1467, 11.1176, 11.0959, 11.0523",  \
          " 11.2089, 11.2047, 11.2005, 11.1920, 11.1754, 11.1463, 11.1246, 11.0810"  \
          );
        }
      fall_constraint (lut_timing_1 ){
         values(\
          " 11.0269, 11.0227, 11.0185, 11.0100, 10.9934, 10.9643, 10.9426, 10.8990",  \
          " 11.0302, 11.0260, 11.0218, 11.0133, 10.9967, 10.9676, 10.9459, 10.9023",  \
          " 11.0341, 11.0299, 11.0257, 11.0172, 11.0006, 10.9715, 10.9498, 10.9062",  \
          " 11.0427, 11.0385, 11.0343, 11.0258, 11.0092, 10.9801, 10.9584, 10.9148",  \
          " 11.0627, 11.0585, 11.0543, 11.0458, 11.0292, 11.0001, 10.9784, 10.9348",  \
          " 11.1049, 11.1007, 11.0965, 11.0880, 11.0714, 11.0423, 11.0206, 10.9770",  \
          " 11.1741, 11.1699, 11.1657, 11.1572, 11.1406, 11.1115, 11.0898, 11.0462",  \
          " 11.2706, 11.2664, 11.2622, 11.2537, 11.2371, 11.2080, 11.1863, 11.1427"  \
          );
        }
      } /* End of setup_rising arc of pin EXT_MW wrt pin clk */
      
    } /* End of pin EXT_MW */
    
    /* Start of pin EXT_MR */ 
    pin (EXT_MR ) { 
      direction : input ;
      capacitance :  24.6417;
      max_transition :  0.5000;
      fanout_load :  3.0000;
      
      /* Start of setup_rising arc of pin EXT_MR wrt pin clk */
      timing() { 
        timing_type : setup_rising ;
        related_pin :" clk ";
      rise_constraint (lut_timing_1 ){
         values(\
          " 10.9853, 10.9811, 10.9769, 10.9684, 10.9518, 10.9227, 10.9010, 10.8574",  \
          " 10.9891, 10.9849, 10.9807, 10.9722, 10.9556, 10.9265, 10.9048, 10.8612",  \
          " 10.9932, 10.9890, 10.9848, 10.9763, 10.9597, 10.9306, 10.9089, 10.8653",  \
          " 11.0003, 10.9961, 10.9919, 10.9834, 10.9668, 10.9377, 10.9160, 10.8724",  \
          " 11.0099, 11.0057, 11.0015, 10.9930, 10.9764, 10.9473, 10.9256, 10.8820",  \
          " 11.0191, 11.0149, 11.0107, 11.0022, 10.9856, 10.9565, 10.9348, 10.8912",  \
          " 11.0360, 11.0318, 11.0276, 11.0191, 11.0025, 10.9734, 10.9517, 10.9081",  \
          " 11.0467, 11.0425, 11.0383, 11.0298, 11.0132, 10.9841, 10.9624, 10.9188"  \
          );
        }
      fall_constraint (lut_timing_1 ){
         values(\
          " 11.1798, 11.1756, 11.1714, 11.1629, 11.1463, 11.1172, 11.0955, 11.0519",  \
          " 11.1819, 11.1777, 11.1735, 11.1650, 11.1484, 11.1193, 11.0976, 11.0540",  \
          " 11.1844, 11.1802, 11.1760, 11.1675, 11.1509, 11.1218, 11.1001, 11.0565",  \
          " 11.1907, 11.1865, 11.1823, 11.1738, 11.1572, 11.1281, 11.1064, 11.0628",  \
          " 11.2053, 11.2011, 11.1969, 11.1884, 11.1718, 11.1427, 11.1210, 11.0774",  \
          " 11.2352, 11.2310, 11.2268, 11.2183, 11.2017, 11.1726, 11.1509, 11.1073",  \
          " 11.2933, 11.2891, 11.2849, 11.2764, 11.2598, 11.2307, 11.2090, 11.1654",  \
          " 11.4177, 11.4135, 11.4093, 11.4008, 11.3842, 11.3551, 11.3334, 11.2898"  \
          );
        }
      } /* End of setup_rising arc of pin EXT_MR wrt pin clk */
      
    } /* End of pin EXT_MR */
    
    /* Start of pin EXT_BUSY */ 
    pin (EXT_BUSY ) { 
      direction : input ;
      capacitance :  17.1809;
      max_transition :  0.5000;
      fanout_load :  1.0000;
      
      /* Start of setup_rising arc of pin EXT_BUSY wrt pin clk */
      timing() { 
        timing_type : setup_rising ;
        related_pin :" clk ";
      rise_constraint (lut_timing_1 ){
         values(\
          " 11.5283, 11.5241, 11.5199, 11.5114, 11.4948, 11.4657, 11.4440, 11.4004",  \
          " 11.5316, 11.5274, 11.5232, 11.5147, 11.4981, 11.4690, 11.4473, 11.4037",  \
          " 11.5356, 11.5314, 11.5272, 11.5187, 11.5021, 11.4730, 11.4513, 11.4077",  \
          " 11.5433, 11.5391, 11.5349, 11.5264, 11.5098, 11.4807, 11.4590, 11.4154",  \
          " 11.5558, 11.5516, 11.5474, 11.5389, 11.5223, 11.4932, 11.4715, 11.4279",  \
          " 11.5705, 11.5663, 11.5621, 11.5536, 11.5370, 11.5079, 11.4862, 11.4426",  \
          " 11.5906, 11.5864, 11.5822, 11.5737, 11.5571, 11.5280, 11.5063, 11.4627",  \
          " 11.6119, 11.6077, 11.6035, 11.5950, 11.5784, 11.5493, 11.5276, 11.4840"  \
          );
        }
      fall_constraint (lut_timing_1 ){
         values(\
          " 11.3008, 11.2966, 11.2924, 11.2839, 11.2673, 11.2382, 11.2165, 11.1729",  \
          " 11.3041, 11.2999, 11.2957, 11.2872, 11.2706, 11.2415, 11.2198, 11.1762",  \
          " 11.3082, 11.3040, 11.2998, 11.2913, 11.2747, 11.2456, 11.2239, 11.1803",  \
          " 11.3169, 11.3127, 11.3085, 11.3000, 11.2834, 11.2543, 11.2326, 11.1890",  \
          " 11.3352, 11.3310, 11.3268, 11.3183, 11.3017, 11.2726, 11.2509, 11.2073",  \
          " 11.3752, 11.3710, 11.3668, 11.3583, 11.3417, 11.3126, 11.2909, 11.2473",  \
          " 11.4342, 11.4300, 11.4258, 11.4173, 11.4007, 11.3716, 11.3499, 11.3063",  \
          " 11.5206, 11.5164, 11.5122, 11.5037, 11.4871, 11.4580, 11.4363, 11.3927"  \
          );
        }
      } /* End of setup_rising arc of pin EXT_BUSY wrt pin clk */
      
    } /* End of pin EXT_BUSY */
    
    /* Start of pin EXT_NREADY */ 
    pin (EXT_NREADY ) { 
      direction : output ;
      capacitance :  6.9758;
      max_transition :  0.5000;
      max_capacitance :  60.6305;
      function :  "0" ;
      
    } /* End of pin EXT_NREADY */
    
    /* Start of pin resetn */ 
    pin (resetn ) { 
      direction : input ;
      capacitance :  205.1657;
      max_transition :  0.5000;
      fanout_load :  86.0000;
      
      /* Start of setup_rising arc of pin resetn wrt pin clk */
      timing() { 
        timing_type : setup_rising ;
        related_pin :" clk ";
      rise_constraint (lut_timing_1 ){
         values(\
          " 2.2668, 2.2626, 2.2584, 2.2500, 2.2333, 2.2042, 2.1825, 2.1390",  \
          " 2.2672, 2.2630, 2.2588, 2.2504, 2.2337, 2.2046, 2.1829, 2.1394",  \
          " 2.2682, 2.2640, 2.2598, 2.2513, 2.2347, 2.2056, 2.1839, 2.1404",  \
          " 2.2706, 2.2664, 2.2622, 2.2538, 2.2371, 2.2080, 2.1863, 2.1428",  \
          " 2.2797, 2.2755, 2.2713, 2.2628, 2.2462, 2.2171, 2.1954, 2.1519",  \
          " 2.3102, 2.3060, 2.3018, 2.2934, 2.2767, 2.2476, 2.2259, 2.1824",  \
          " 2.3633, 2.3591, 2.3549, 2.3465, 2.3298, 2.3007, 2.2790, 2.2355",  \
          " 2.4314, 2.4272, 2.4230, 2.4145, 2.3979, 2.3688, 2.3471, 2.3036"  \
          );
        }
      fall_constraint (lut_timing_1 ){
         values(\
          " 2.2035, 2.1993, 2.1951, 2.1866, 2.1700, 2.1409, 2.1192, 2.0756",  \
          " 2.2039, 2.1997, 2.1955, 2.1870, 2.1704, 2.1413, 2.1196, 2.0760",  \
          " 2.2048, 2.2006, 2.1964, 2.1880, 2.1713, 2.1422, 2.1205, 2.0769",  \
          " 2.2073, 2.2031, 2.1989, 2.1904, 2.1738, 2.1447, 2.1230, 2.0794",  \
          " 2.2168, 2.2126, 2.2084, 2.1999, 2.1833, 2.1542, 2.1325, 2.0889",  \
          " 2.2513, 2.2471, 2.2429, 2.2344, 2.2178, 2.1887, 2.1670, 2.1234",  \
          " 2.3191, 2.3149, 2.3107, 2.3022, 2.2856, 2.2565, 2.2348, 2.1912",  \
          " 2.4201, 2.4159, 2.4117, 2.4032, 2.3866, 2.3575, 2.3358, 2.2922"  \
          );
        }
      } /* End of setup_rising arc of pin resetn wrt pin clk */
      
    } /* End of pin resetn */
    
    /* Start of pin clk */ 
    pin (clk ) { 
      clock : true ; 
      direction : input ;
      capacitance :  1757.7628;
      max_transition :  0.5000;
      fanout_load :  1295.0000;
      min_pulse_width_low :  0.5005;
      min_pulse_width_high :  0.5005;
      
    } /* End of pin clk */
    
  } /* End of Design ensc450 */
  
} /* End of Library */
