set ::env(PROJECT_NAME) EthernetTX
set ::env(DESIGN_TOP) EthernetTX
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/cheap_ethernet/rtl/EthernetTX/
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/cheap_ethernet/rtl/EthernetTX/EthernetTX.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
