Release 7.1.01i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "accel_sort_plb_0_wrapper_xst.prj"
Verilog Include Directory          : {F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a\hdl\verilog\ }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/accel_sort_plb_0_wrapper/accel_sort_plb_0_wrapper.ngc"

---- Source Options
Top Module Name                    : accel_sort_plb_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
RTL Output                         : YES
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/accel_sort_plb_0_wrapper}

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v1_00_b.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_counter_bit.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_adder_bit.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_counter.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_occ_counter.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/counter_bit.vhd" in Library proc_common_v1_00_b.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v1_00_b.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_occ_counter_top.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_counter_top.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_adder.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_dly1_mux.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" in Library plb_ipif_v1_00_e.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd" in Library proc_common_v1_00_b.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd" in Library proc_common_v1_00_b.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v1_00_b.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/counter.vhd" in Library proc_common_v1_00_b.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_b/hdl/vhdl/ipif_pkg.vhd" in Library ipif_common_v1_00_b.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/ipif_control_wr.vhd" in Library plb_ipif_v1_00_e.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library plb_ipif_v1_00_e.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_dpram_select.vhd" in Library plb_ipif_v1_00_e.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/srl16_fifo.vhd" in Library plb_ipif_v1_00_e.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/ipif_control_rd.vhd" in Library plb_ipif_v1_00_e.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library plb_ipif_v1_00_e.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_b/hdl/vhdl/ipif_steer.vhd" in Library ipif_common_v1_00_b.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" in Library plb_ipif_v1_00_e.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/burst_support.vhd" in Library plb_ipif_v1_00_e.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" in Library plb_ipif_v1_00_e.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_slave_attachment_indet.vhd" in Library plb_ipif_v1_00_e.
Entity <plb_slave_attachment_indet> compiled.
Entity <plb_slave_attachment_indet> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_ipif_reset.vhd" in Library plb_ipif_v1_00_e.
Entity <plb_ipif_reset> compiled.
Entity <plb_ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_interrupt_control.vhd" in Library plb_ipif_v1_00_e.
Entity <plb_interrupt_control> compiled.
Entity <plb_interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_sesr_sear.vhd" in Library plb_ipif_v1_00_e.
Entity <plb_sesr_sear> compiled.
Entity <plb_sesr_sear> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/rdpfifo_top.vhd" in Library plb_ipif_v1_00_e.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/wrpfifo_top.vhd" in Library plb_ipif_v1_00_e.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_ipif.vhd" in Library plb_ipif_v1_00_e.
Entity <plb_ipif> compiled.
Entity <plb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" in Library accel_sort_plb_v1_00_a.
Entity <accel_sort_plb> compiled.
Entity <accel_sort_plb> (Architecture <IMP>) compiled.
Compiling vhdl file "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/accel_sort_plb_0_wrapper.vhd" in Library work.
Entity <accel_sort_plb_0_wrapper> compiled.
Entity <accel_sort_plb_0_wrapper> (Architecture <STRUCTURE>) compiled.
Compiling verilog file "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/accel_sort.v"
Module <accel_sort> compiled
Compiling verilog file "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_cipher_top.v"
Module <aes_cipher_top> compiled
Compiling verilog file "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_key_expand_128.v"
Module <aes_key_expand_128> compiled
Compiling verilog file "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_keygen.v"
WARNING:HDLCompilers:38 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_keygen.v" line 10 Macro 'init' redefined
WARNING:HDLCompilers:38 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_keygen.v" line 11 Macro 'stage1' redefined
Module <aes_keygen> compiled
Compiling verilog file "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_rcon.v"
Module <aes_rcon> compiled
Compiling verilog file "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_sbox.v"
Module <aes_sbox> compiled
Compiling verilog file "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/fifo_rd_64_to_128.v"
WARNING:HDLCompilers:38 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/fifo_rd_64_to_128.v" line 9 Macro 'init' redefined
WARNING:HDLCompilers:38 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/fifo_rd_64_to_128.v" line 10 Macro 'stage1' redefined
WARNING:HDLCompilers:38 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/fifo_rd_64_to_128.v" line 11 Macro 'stage2' redefined
Module <fifo_rd_64_to_128> compiled
Compiling verilog file "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/fifo_wr_128_to_64.v"
WARNING:HDLCompilers:38 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/fifo_wr_128_to_64.v" line 12 Macro 'stage3' redefined
Module <fifo_wr_128_to_64> compiled
Compiling verilog file "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/user_logic.v"
Module <user_logic> compiled
No errors in compilation
Analysis of file <"accel_sort_plb_0_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <accel_sort_plb_0_wrapper> (Architecture <STRUCTURE>).
    Set user-defined property "X_CORE_INFO =  accel_sort_plb_v1_00_a" for unit <accel_sort_plb_0_wrapper>.
Instantiating component <accel_sort_plb> from Library <accel_sort_plb_v1_00_a>.
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
Entity <accel_sort_plb_0_wrapper> analyzed. Unit <accel_sort_plb_0_wrapper> generated.

Analyzing generic Entity <accel_sort_plb> (Architecture <imp>).
	C_BASEADDR = <u>11001100100000000000000000000000
	C_HIGHADDR = <u>11001100100000001111111111111111
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_NUM_MASTERS = 2
	C_PLB_MID_WIDTH = 1
	C_FAMILY = "virtex2p"
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'IP2INTC_Irpt' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_request' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_priority' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_buslock' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_RNW' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_BE' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_MSize' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_size' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_type' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_compress' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_guarded' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_ordered' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_lockErr' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_abort' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_ABus' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_wrDBus' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_wrBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'M_rdBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_Freeze' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_Addr' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_RNW' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_IBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_RNW_Early' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_PselHit' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_CS' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_CE' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_MstWrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_MstRdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_MstRetry' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_MstError' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_MstTimeOut' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_MstLastAck' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'RFIFO2IP_Vacancy' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'WFIFO2IP_Occupancy' of component 'plb_ipif'.
WARNING:Xst:753 - "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd" line 508: Unconnected output port 'Bus2IP_DMA_Ack' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <accel_sort_plb> analyzed. Unit <accel_sort_plb> generated.

Analyzing generic Entity <plb_ipif> (Architecture <implementation>).
	C_ARD_ID_ARRAY = (100, 7, 8, 5, 6)
	C_ARD_ADDR_RANGE_ARRAY = (<u>0000000000000000000000000000000011001100100000000000000000000000, <u>0000000000000000000000000000000011001100100000000000000011111111, <u>0000000000000000000000000000000011001100100000000000000100000000, <u>0000000000000000000000000000000011001100100000000000000111111111, <u>0000000000000000000000000000000011001100100000000000001000000000, <u>0000000000000000000000000000000011001100100000000000001011111111, <u>0000000000000000000000000000000011001100100000000000001100000000, <u>0000000000000000000000000000000011001100100000000000001111111111, <u>0000000000000000000000000000000011001100100000000000010000000000, <u>0000000000000000000000000000000011001100100000000000010011111111)
	C_ARD_DWIDTH_ARRAY = (64, 64, 64, 64, 64)
	C_ARD_NUM_CE_ARRAY = (4, 2, 1, 2, 1)
	C_DEV_BLK_ID = 0
	C_DEV_MIR_ENABLE = <u>0
	C_DEV_BURST_ENABLE = <u>1
	C_DEV_FAST_DATA_XFER = <u>1
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_BURST_PAGE_SIZE = 1024
	C_DEV_DPHASE_TIMEOUT = 64
	C_INCLUDE_DEV_ISC = <u>0
	C_INCLUDE_DEV_PENCODER = <u>0
	C_IP_INTR_MODE_ARRAY = (0)
	C_IP_MASTER_PRESENT = <u>0
	C_WRFIFO_DEPTH = 128
	C_WRFIFO_INCLUDE_PACKET_MODE = <u>0
	C_WRFIFO_INCLUDE_VACANCY = <u>0
	C_RDFIFO_DEPTH = 128
	C_RDFIFO_INCLUDE_PACKET_MODE = <u>0
	C_RDFIFO_INCLUDE_VACANCY = <u>0
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_CLK_PERIOD_PS = 10000
	C_IPIF_DWIDTH = 64
	C_IPIF_AWIDTH = 32
	C_FAMILY = "virtex2p"
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <or_gate> from Library <proc_common_v1_00_b>.
Instantiating component <or_gate> from Library <proc_common_v1_00_b>.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_ipif.vhd" line 1962: Unconnected output port 'Sl_SSize' of component 'plb_slave_attachment_indet'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_ipif.vhd" line 1962: Unconnected output port 'Bus2IP_BE' of component 'plb_slave_attachment_indet'.
Instantiating component <ipif_steer> from Library <ipif_common_v1_00_b>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <plb_ipif> analyzed. Unit <plb_ipif> generated.

Analyzing generic Entity <or_gate> (Architecture <imp>).
	C_OR_WIDTH = 3
	C_BUS_WIDTH = 8
	C_USE_LUT_OR = <u>1
Entity <or_gate> analyzed. Unit <or_gate> generated.

Analyzing generic Entity <or_gate.0> (Architecture <imp>).
	C_OR_WIDTH = 3
	C_BUS_WIDTH = 64
	C_USE_LUT_OR = <u>1
Entity <or_gate.0> analyzed. Unit <or_gate.0> generated.

Analyzing generic Entity <plb_slave_attachment_indet> (Architecture <implementation>).
	C_STEER_ADDR_SIZE = 10
	C_ARD_ADDR_RANGE_ARRAY = (<u>0000000000000000000000000000000011001100100000000000000000000000, <u>0000000000000000000000000000000011001100100000000000000011111111, <u>0000000000000000000000000000000011001100100000000000000100000000, <u>0000000000000000000000000000000011001100100000000000000111111111, <u>0000000000000000000000000000000011001100100000000000001000000000, <u>0000000000000000000000000000000011001100100000000000001011111111, <u>0000000000000000000000000000000011001100100000000000001100000000, <u>0000000000000000000000000000000011001100100000000000001111111111, <u>0000000000000000000000000000000011001100100000000000010000000000, <u>0000000000000000000000000000000011001100100000000000010011111111)
	C_ARD_DWIDTH_ARRAY = (64, 64, 64, 64, 64)
	C_ARD_NUM_CE_ARRAY = (4, 2, 1, 2, 1)
	C_PLB_NUM_MASTERS = 2
	C_PLB_MID_WIDTH = 1
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_SL_ATT_ADDR_SEL_WIDTH = 2
	C_SUPPORT_BURST = <u>1
	C_FAST_DATA_XFER = <u>1
	C_BURST_PAGE_SIZE = 1024
	C_MA2SA_NUM_WIDTH = 4
	C_SLN_BUFFER_DEPTH = 8
	C_DPHASE_TIMEOUT = 64
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_slave_attachment_indet.vhd" line 1604: Unconnected output port 'Count_Out' of component 'Counter'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_slave_attachment_indet.vhd" line 2927: Unconnected output port 'Data_Exists' of component 'srl_fifo2'.
Entity <plb_slave_attachment_indet> analyzed. Unit <plb_slave_attachment_indet> generated.

Analyzing generic Entity <plb_address_decoder> (Architecture <imp>).
	C_BUS_AWIDTH = 32
	C_ARD_ADDR_RANGE_ARRAY = (<u>0000000000000000000000000000000011001100100000000000000000000000, <u>0000000000000000000000000000000011001100100000000000000011111111, <u>0000000000000000000000000000000011001100100000000000000100000000, <u>0000000000000000000000000000000011001100100000000000000111111111, <u>0000000000000000000000000000000011001100100000000000001000000000, <u>0000000000000000000000000000000011001100100000000000001011111111, <u>0000000000000000000000000000000011001100100000000000001100000000, <u>0000000000000000000000000000000011001100100000000000001111111111, <u>0000000000000000000000000000000011001100100000000000010000000000, <u>0000000000000000000000000000000011001100100000000000010011111111)
	C_ARD_DWIDTH_ARRAY = (64, 64, 64, 64, 64)
	C_ARD_NUM_CE_ARRAY = (4, 2, 1, 2, 1)
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 488: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 488: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 488: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 488: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 488: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 502: Generating a Black Box for component <FDRE>.
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 540: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 552: Generating a Black Box for component <FDRE>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 540: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 552: Generating a Black Box for component <FDRE>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 540: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 552: Generating a Black Box for component <FDRE>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 540: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 552: Generating a Black Box for component <FDRE>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v1_00_b>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 540: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 552: Generating a Black Box for component <FDRE>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <or_gate> from Library <proc_common_v1_00_b>.
Instantiating component <or_gate> from Library <proc_common_v1_00_b>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 724: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 736: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 748: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 724: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 736: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 748: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 724: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 736: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 748: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 724: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 736: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 748: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 724: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 736: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 748: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 724: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 736: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 748: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 724: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 736: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 748: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 724: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 736: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 748: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 724: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 736: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 748: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 724: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 736: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 748: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 766: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 778: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 787: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd" line 796: Generating a Black Box for component <FDRE>.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = <u>11001100100000000000000000000000
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
Entity <pselect> analyzed. Unit <pselect> generated.

Analyzing generic Entity <pselect.2> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = <u>11001100100000000000000100000000
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
Entity <pselect.2> analyzed. Unit <pselect.2> generated.

Analyzing generic Entity <pselect.3> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = <u>11001100100000000000001000000000
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
Entity <pselect.3> analyzed. Unit <pselect.3> generated.

Analyzing generic Entity <pselect.4> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = <u>11001100100000000000001100000000
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
Entity <pselect.4> analyzed. Unit <pselect.4> generated.

Analyzing generic Entity <pselect.5> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = <u>11001100100000000000010000000000
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
Entity <pselect.5> analyzed. Unit <pselect.5> generated.

Analyzing generic Entity <or_gate.6> (Architecture <imp>).
	C_OR_WIDTH = 5
	C_BUS_WIDTH = 3
	C_USE_LUT_OR = <u>1
Entity <or_gate.6> analyzed. Unit <or_gate.6> generated.

Analyzing generic Entity <or_gate.7> (Architecture <imp>).
	C_OR_WIDTH = 5
	C_BUS_WIDTH = 1
	C_USE_LUT_OR = <u>1
Entity <or_gate.7> analyzed. Unit <or_gate.7> generated.

Analyzing generic Entity <Counter> (Architecture <imp>).
	C_NUM_BITS = 7
Entity <Counter> analyzed. Unit <Counter> generated.

Analyzing Entity <counter_bit> (Architecture <imp>).
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/counter_bit.vhd" line 126: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/counter_bit.vhd" line 137: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/counter_bit.vhd" line 144: Generating a Black Box for component <XORCY>.
Entity <counter_bit> analyzed. Unit <counter_bit> generated.

Analyzing generic Entity <srl_fifo2> (Architecture <imp>).
	C_DWIDTH = 66
	C_DEPTH = 16
	C_XON = <u>0
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 215: Generating a Black Box for component <FDR>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
Entity <srl_fifo2> analyzed. Unit <srl_fifo2> generated.

Analyzing generic Entity <burst_support> (Architecture <implementation>).
	C_MAX_DBEAT_CNT = 16
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <burst_support> analyzed. Unit <burst_support> generated.

Analyzing generic Entity <pf_counter_top> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
Entity <pf_counter_top> analyzed. Unit <pf_counter_top> generated.

Analyzing generic Entity <pf_counter> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
Entity <pf_counter> analyzed. Unit <pf_counter> generated.

Analyzing Entity <pf_counter_bit> (Architecture <implementation>).
Instantiating component <inferred_lut4> from Library <proc_common_v1_00_b>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_counter_bit.vhd" line 185: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_counter_bit.vhd" line 192: Generating a Black Box for component <XORCY>.
Entity <pf_counter_bit> analyzed. Unit <pf_counter_bit> generated.

Analyzing generic Entity <inferred_lut4> (Architecture <implementation>).
	INIT = <u>0011011011000110
Entity <inferred_lut4> analyzed. Unit <inferred_lut4> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>).
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 64
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 363: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex> analyzed. Unit <addr_reg_cntr_brst_flex> generated.

Analyzing generic Entity <flex_addr_cntr> (Architecture <implementation>).
	C_AWIDTH = 32
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 294: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 306: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 314: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 337: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 349: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 357: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 380: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 392: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 400: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 423: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 435: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 443: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 466: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 478: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 486: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 509: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 521: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 529: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 551: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 563: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 571: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 594: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 622: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 634: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 646: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 658: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 691: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 691: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 691: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 691: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 733: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 733: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 733: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 733: Generating a Black Box for component <LUT4>.
Entity <flex_addr_cntr> analyzed. Unit <flex_addr_cntr> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.1> (Architecture <implementation>).
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 64
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 363: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.1> analyzed. Unit <addr_reg_cntr_brst_flex.1> generated.

Analyzing generic Entity <flex_addr_cntr.8> (Architecture <implementation>).
	C_AWIDTH = 10
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 249: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 261: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 269: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 294: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 306: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 314: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 337: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 349: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 357: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 380: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 392: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 400: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 423: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 435: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 443: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 466: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 478: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 486: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 509: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 521: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 529: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 551: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 563: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 571: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 594: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 622: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 634: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 646: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 658: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 691: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 691: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 691: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 691: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 733: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 733: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 733: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd" line 733: Generating a Black Box for component <LUT4>.
Entity <flex_addr_cntr.8> analyzed. Unit <flex_addr_cntr.8> generated.

Analyzing generic Entity <ipif_steer> (Architecture <imp>).
	C_DWIDTH = 64
	C_SMALLEST = 64
	C_AWIDTH = 32
Entity <ipif_steer> analyzed. Unit <ipif_steer> generated.

Analyzing generic Entity <rdpfifo_top> (Architecture <implementation>).
	C_MIR_ENABLE = <u>0
	C_BLOCK_ID = 0
	C_FIFO_DEPTH_LOG2X = 7
	C_FIFO_WIDTH = 64
	C_INCLUDE_PACKET_MODE = <u>0
	C_INCLUDE_VACANCY = <u>0
	C_SUPPORT_BURST = <u>1
	C_IPIF_DBUS_WIDTH = 64
	C_VIRTEX_II = <u>1
Entity <rdpfifo_top> analyzed. Unit <rdpfifo_top> generated.

Analyzing generic Entity <ipif_control_rd> (Architecture <implementation>).
	C_MIR_ENABLE = <u>0
	C_BLOCK_ID = 0
	C_INTFC_TYPE = 2
	C_VERSION_MAJOR = 2
	C_VERSION_MINOR = 0
	C_VERSION_REV = 0
	C_FIFO_WIDTH = 64
	C_DP_ADDRESS_WIDTH = 7
	C_SUPPORT_BURST = <u>1
	C_IPIF_DBUS_WIDTH = 64
Entity <ipif_control_rd> analyzed. Unit <ipif_control_rd> generated.

Analyzing generic Entity <rdpfifo_dp_cntl> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 7
	C_INCLUDE_PACKET_MODE = <u>0
	C_INCLUDE_VACANCY = <u>0
Entity <rdpfifo_dp_cntl> analyzed. Unit <rdpfifo_dp_cntl> generated.

Analyzing generic Entity <pf_occ_counter_top> (Architecture <implementation>).
	C_COUNT_WIDTH = 8
Entity <pf_occ_counter_top> analyzed. Unit <pf_occ_counter_top> generated.

Analyzing generic Entity <pf_occ_counter> (Architecture <implementation>).
	C_COUNT_WIDTH = 8
Entity <pf_occ_counter> analyzed. Unit <pf_occ_counter> generated.

Analyzing generic Entity <pf_counter_top.9> (Architecture <implementation>).
	C_COUNT_WIDTH = 7
Entity <pf_counter_top.9> analyzed. Unit <pf_counter_top.9> generated.

Analyzing generic Entity <pf_counter.10> (Architecture <implementation>).
	C_COUNT_WIDTH = 7
Entity <pf_counter.10> analyzed. Unit <pf_counter.10> generated.

Analyzing generic Entity <pf_dpram_select> (Architecture <implementation>).
	C_DP_DATA_WIDTH = 64
	C_DP_ADDRESS_WIDTH = 7
	C_VIRTEX_II = <u>1
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_dpram_select.vhd" line 725: Generating a Black Box for component <RAMB16_S36_S36>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_dpram_select.vhd" line 725: Generating a Black Box for component <RAMB16_S36_S36>.
Entity <pf_dpram_select> analyzed. Unit <pf_dpram_select> generated.

Analyzing generic Entity <wrpfifo_top> (Architecture <implementation>).
	C_MIR_ENABLE = <u>0
	C_BLOCK_ID = 0
	C_FIFO_DEPTH_LOG2X = 7
	C_FIFO_WIDTH = 64
	C_INCLUDE_PACKET_MODE = <u>0
	C_INCLUDE_VACANCY = <u>0
	C_SUPPORT_BURST = <u>1
	C_IPIF_DBUS_WIDTH = 64
	C_VIRTEX_II = <u>1
Entity <wrpfifo_top> analyzed. Unit <wrpfifo_top> generated.

Analyzing generic Entity <ipif_control_wr> (Architecture <implementation>).
	C_MIR_ENABLE = <u>0
	C_BLOCK_ID = 0
	C_INTFC_TYPE = 3
	C_VERSION_MAJOR = 2
	C_VERSION_MINOR = 0
	C_VERSION_REV = 0
	C_FIFO_WIDTH = 64
	C_DP_ADDRESS_WIDTH = 7
	C_SUPPORT_BURST = <u>1
	C_IPIF_DBUS_WIDTH = 64
WARNING:Xst:1610 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/ipif_control_wr.vhd" line 1601: Width mismatch. <bus_data_out<32:63>> has a width of 32 bits but assigned expression is 64-bit wide.
Entity <ipif_control_wr> analyzed. Unit <ipif_control_wr> generated.

Analyzing generic Entity <wrpfifo_dp_cntl> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 7
	C_INCLUDE_PACKET_MODE = <u>0
	C_INCLUDE_VACANCY = <u>0
Entity <wrpfifo_dp_cntl> analyzed. Unit <wrpfifo_dp_cntl> generated.

Analyzing generic Entity <pf_dly1_mux> (Architecture <implementation>).
	C_MUX_WIDTH = 10
Instantiating component <inferred_lut4> from Library <proc_common_v1_00_b>.
Instantiating component <inferred_lut4> from Library <proc_common_v1_00_b>.
Instantiating component <inferred_lut4> from Library <proc_common_v1_00_b>.
Instantiating component <inferred_lut4> from Library <proc_common_v1_00_b>.
Instantiating component <inferred_lut4> from Library <proc_common_v1_00_b>.
Instantiating component <inferred_lut4> from Library <proc_common_v1_00_b>.
Instantiating component <inferred_lut4> from Library <proc_common_v1_00_b>.
Instantiating component <inferred_lut4> from Library <proc_common_v1_00_b>.
Instantiating component <inferred_lut4> from Library <proc_common_v1_00_b>.
Instantiating component <inferred_lut4> from Library <proc_common_v1_00_b>.
Entity <pf_dly1_mux> analyzed. Unit <pf_dly1_mux> generated.

Analyzing generic Entity <inferred_lut4.11> (Architecture <implementation>).
	INIT = <u>1111111000010000
Entity <inferred_lut4.11> analyzed. Unit <inferred_lut4.11> generated.

Analyzing module <user_logic>.
	C_DWIDTH = 64
	C_NUM_CE = 4
	C_RDFIFO_DWIDTH = 64
	C_WRFIFO_DWIDTH = 64
Module <user_logic> is correct for synthesis.
 
Analyzing module <accel_sort>.
	i_width = 64
	o_width = 64
	index_width = 19
	i_r_width = 64
	o_r_width = 128
	i_w_width = 128
	o_w_width = 64
WARNING:Xst:905 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/accel_sort.v" line 192: The signals <r1_wd, r2_wd> are missing in the sensitivity list of always block.
Module <accel_sort> is correct for synthesis.
 
Analyzing module <fifo_rd_64_to_128>.
	i_r_width = 64
	o_r_width = 128
Module <fifo_rd_64_to_128> is correct for synthesis.
 
Analyzing module <fifo_wr_128_to_64>.
	i_w_width = 128
	o_w_width = 64
WARNING:Xst:905 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/fifo_wr_128_to_64.v" line 73: The signals <o_push_rc> are missing in the sensitivity list of always block.
Module <fifo_wr_128_to_64> is correct for synthesis.
 
Analyzing module <aes_keygen>.
	index_width = 19
WARNING:Xst:905 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_keygen.v" line 95: The signals <zero_key> are missing in the sensitivity list of always block.
Module <aes_keygen> is correct for synthesis.
 
Analyzing module <aes_cipher_top>.
WARNING:Xst:916 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_cipher_top.v" line 116: Delay is ignored for synthesis.
WARNING:Xst:916 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_cipher_top.v" line 118: Delay is ignored for synthesis.
WARNING:Xst:916 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_cipher_top.v" line 120: Delay is ignored for synthesis.
WARNING:Xst:916 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_cipher_top.v" line 122: Delay is ignored for synthesis.
WARNING:Xst:916 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_cipher_top.v" line 123: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
	Calling function <mix_col>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <mix_col>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <mix_col>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <mix_col>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
	Calling function <xtime>.
Module <aes_cipher_top> is correct for synthesis.
 
Analyzing module <aes_key_expand_128>.
WARNING:Xst:916 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_key_expand_128.v" line 85: Delay is ignored for synthesis.
WARNING:Xst:916 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_key_expand_128.v" line 86: Delay is ignored for synthesis.
WARNING:Xst:916 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_key_expand_128.v" line 87: Delay is ignored for synthesis.
WARNING:Xst:916 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_key_expand_128.v" line 88: Delay is ignored for synthesis.
Module <aes_key_expand_128> is correct for synthesis.
 
Analyzing module <aes_rcon>.
WARNING:Xst:916 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_rcon.v" line 80: Delay is ignored for synthesis.
WARNING:Xst:916 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_rcon.v" line 81: Delay is ignored for synthesis.
	Calling function <frcon>.
"F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_rcon.v" line 90: Found Parallel Case directive in module <aes_rcon>.
WARNING:Xst:916 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_rcon.v" line 85: Delay is ignored for synthesis.
WARNING:Xst:916 - "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_rcon.v" line 86: Delay is ignored for synthesis.
Module <aes_rcon> is correct for synthesis.
 
Analyzing module <aes_sbox>.
"F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_sbox.v" line 77: Found FullParallel Case directive in module <aes_sbox>.
Module <aes_sbox> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <aes_rcon>.
    Related source file is "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_rcon.v".
    Found 16x32-bit ROM for signal <frcon/1/frcon>.
    Found 32-bit register for signal <out>.
    Found 4-bit register for signal <rcnt>.
    Found 4-bit adder for signal <rcnt_next>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <aes_rcon> synthesized.


Synthesizing Unit <aes_sbox>.
    Related source file is "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_sbox.v".
    Found 256x8-bit ROM for signal <d>.
    Summary:
	inferred   1 ROM(s).
Unit <aes_sbox> synthesized.


Synthesizing Unit <aes_key_expand_128>.
    Related source file is "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_key_expand_128.v".
    Found 32-bit xor3 for signal <$n0004> created at line 85.
    Found 32-bit xor2 for signal <$n0005> created at line 86.
    Found 32-bit xor2 for signal <$n0006> created at line 87.
    Found 32-bit xor2 for signal <$n0007> created at line 88.
    Found 128-bit register for signal <w>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred  32 Xor(s).
Unit <aes_key_expand_128> synthesized.


Synthesizing Unit <aes_cipher_top>.
    Related source file is "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_cipher_top.v".
    Found 128-bit register for signal <text_out>.
    Found 1-bit register for signal <done>.
    Found 1-bit xor2 for signal <$n0018> created at line 195.
    Found 1-bit xor2 for signal <$n0019> created at line 195.
    Found 1-bit xor2 for signal <$n0020> created at line 195.
    Found 1-bit xor2 for signal <$n0021> created at line 195.
    Found 1-bit xor2 for signal <$n0022> created at line 195.
    Found 1-bit xor2 for signal <$n0023> created at line 195.
    Found 1-bit xor2 for signal <$n0024> created at line 195.
    Found 1-bit xor2 for signal <$n0025> created at line 195.
    Found 1-bit xor2 for signal <$n0026> created at line 196.
    Found 1-bit xor2 for signal <$n0027> created at line 196.
    Found 1-bit xor2 for signal <$n0028> created at line 196.
    Found 1-bit xor2 for signal <$n0029> created at line 196.
    Found 1-bit xor2 for signal <$n0030> created at line 196.
    Found 1-bit xor2 for signal <$n0031> created at line 196.
    Found 1-bit xor2 for signal <$n0032> created at line 196.
    Found 1-bit xor2 for signal <$n0033> created at line 196.
    Found 1-bit xor2 for signal <$n0034> created at line 197.
    Found 1-bit xor2 for signal <$n0035> created at line 197.
    Found 1-bit xor2 for signal <$n0036> created at line 197.
    Found 1-bit xor2 for signal <$n0037> created at line 197.
    Found 1-bit xor2 for signal <$n0038> created at line 197.
    Found 1-bit xor2 for signal <$n0039> created at line 197.
    Found 1-bit xor2 for signal <$n0040> created at line 197.
    Found 1-bit xor2 for signal <$n0041> created at line 197.
    Found 1-bit xor2 for signal <$n0042> created at line 198.
    Found 1-bit xor2 for signal <$n0043> created at line 198.
    Found 1-bit xor2 for signal <$n0044> created at line 198.
    Found 1-bit xor2 for signal <$n0045> created at line 198.
    Found 1-bit xor2 for signal <$n0046> created at line 198.
    Found 1-bit xor2 for signal <$n0047> created at line 198.
    Found 1-bit xor2 for signal <$n0048> created at line 198.
    Found 1-bit xor2 for signal <$n0049> created at line 198.
    Found 1-bit xor2 for signal <$n0050> created at line 199.
    Found 1-bit xor2 for signal <$n0051> created at line 199.
    Found 1-bit xor2 for signal <$n0052> created at line 199.
    Found 1-bit xor2 for signal <$n0053> created at line 199.
    Found 1-bit xor2 for signal <$n0054> created at line 199.
    Found 1-bit xor2 for signal <$n0055> created at line 199.
    Found 1-bit xor2 for signal <$n0056> created at line 199.
    Found 1-bit xor2 for signal <$n0057> created at line 199.
    Found 1-bit xor2 for signal <$n0058> created at line 200.
    Found 1-bit xor2 for signal <$n0059> created at line 200.
    Found 1-bit xor2 for signal <$n0060> created at line 200.
    Found 1-bit xor2 for signal <$n0061> created at line 200.
    Found 1-bit xor2 for signal <$n0062> created at line 200.
    Found 1-bit xor2 for signal <$n0063> created at line 200.
    Found 1-bit xor2 for signal <$n0064> created at line 200.
    Found 1-bit xor2 for signal <$n0065> created at line 200.
    Found 1-bit xor2 for signal <$n0066> created at line 201.
    Found 1-bit xor2 for signal <$n0067> created at line 201.
    Found 1-bit xor2 for signal <$n0068> created at line 201.
    Found 1-bit xor2 for signal <$n0069> created at line 201.
    Found 1-bit xor2 for signal <$n0070> created at line 201.
    Found 1-bit xor2 for signal <$n0071> created at line 201.
    Found 1-bit xor2 for signal <$n0072> created at line 201.
    Found 1-bit xor2 for signal <$n0073> created at line 201.
    Found 1-bit xor2 for signal <$n0074> created at line 202.
    Found 1-bit xor2 for signal <$n0075> created at line 202.
    Found 1-bit xor2 for signal <$n0076> created at line 202.
    Found 1-bit xor2 for signal <$n0077> created at line 202.
    Found 1-bit xor2 for signal <$n0078> created at line 202.
    Found 1-bit xor2 for signal <$n0079> created at line 202.
    Found 1-bit xor2 for signal <$n0080> created at line 202.
    Found 1-bit xor2 for signal <$n0081> created at line 202.
    Found 1-bit xor2 for signal <$n0082> created at line 203.
    Found 1-bit xor2 for signal <$n0083> created at line 203.
    Found 1-bit xor2 for signal <$n0084> created at line 203.
    Found 1-bit xor2 for signal <$n0085> created at line 203.
    Found 1-bit xor2 for signal <$n0086> created at line 203.
    Found 1-bit xor2 for signal <$n0087> created at line 203.
    Found 1-bit xor2 for signal <$n0088> created at line 203.
    Found 1-bit xor2 for signal <$n0089> created at line 203.
    Found 1-bit xor2 for signal <$n0090> created at line 204.
    Found 1-bit xor2 for signal <$n0091> created at line 204.
    Found 1-bit xor2 for signal <$n0092> created at line 204.
    Found 1-bit xor2 for signal <$n0093> created at line 204.
    Found 1-bit xor2 for signal <$n0094> created at line 204.
    Found 1-bit xor2 for signal <$n0095> created at line 204.
    Found 1-bit xor2 for signal <$n0096> created at line 204.
    Found 1-bit xor2 for signal <$n0097> created at line 204.
    Found 1-bit xor2 for signal <$n0098> created at line 205.
    Found 1-bit xor2 for signal <$n0099> created at line 205.
    Found 1-bit xor2 for signal <$n0100> created at line 205.
    Found 1-bit xor2 for signal <$n0101> created at line 205.
    Found 1-bit xor2 for signal <$n0102> created at line 205.
    Found 1-bit xor2 for signal <$n0103> created at line 205.
    Found 1-bit xor2 for signal <$n0104> created at line 205.
    Found 1-bit xor2 for signal <$n0105> created at line 205.
    Found 1-bit xor2 for signal <$n0106> created at line 206.
    Found 1-bit xor2 for signal <$n0107> created at line 206.
    Found 1-bit xor2 for signal <$n0108> created at line 206.
    Found 1-bit xor2 for signal <$n0109> created at line 206.
    Found 1-bit xor2 for signal <$n0110> created at line 206.
    Found 1-bit xor2 for signal <$n0111> created at line 206.
    Found 1-bit xor2 for signal <$n0112> created at line 206.
    Found 1-bit xor2 for signal <$n0113> created at line 206.
    Found 1-bit xor2 for signal <$n0114> created at line 207.
    Found 1-bit xor2 for signal <$n0115> created at line 207.
    Found 1-bit xor2 for signal <$n0116> created at line 207.
    Found 1-bit xor2 for signal <$n0117> created at line 207.
    Found 1-bit xor2 for signal <$n0118> created at line 207.
    Found 1-bit xor2 for signal <$n0119> created at line 207.
    Found 1-bit xor2 for signal <$n0120> created at line 207.
    Found 1-bit xor2 for signal <$n0121> created at line 207.
    Found 1-bit xor2 for signal <$n0122> created at line 208.
    Found 1-bit xor2 for signal <$n0123> created at line 208.
    Found 1-bit xor2 for signal <$n0124> created at line 208.
    Found 1-bit xor2 for signal <$n0125> created at line 208.
    Found 1-bit xor2 for signal <$n0126> created at line 208.
    Found 1-bit xor2 for signal <$n0127> created at line 208.
    Found 1-bit xor2 for signal <$n0128> created at line 208.
    Found 1-bit xor2 for signal <$n0129> created at line 208.
    Found 1-bit xor2 for signal <$n0130> created at line 209.
    Found 1-bit xor2 for signal <$n0131> created at line 209.
    Found 1-bit xor2 for signal <$n0132> created at line 209.
    Found 1-bit xor2 for signal <$n0133> created at line 209.
    Found 1-bit xor2 for signal <$n0134> created at line 209.
    Found 1-bit xor2 for signal <$n0135> created at line 209.
    Found 1-bit xor2 for signal <$n0136> created at line 209.
    Found 1-bit xor2 for signal <$n0137> created at line 209.
    Found 1-bit xor2 for signal <$n0138> created at line 210.
    Found 1-bit xor2 for signal <$n0139> created at line 210.
    Found 1-bit xor2 for signal <$n0140> created at line 210.
    Found 1-bit xor2 for signal <$n0141> created at line 210.
    Found 1-bit xor2 for signal <$n0142> created at line 210.
    Found 1-bit xor2 for signal <$n0143> created at line 210.
    Found 1-bit xor2 for signal <$n0144> created at line 210.
    Found 1-bit xor2 for signal <$n0145> created at line 210.
    Found 1-bit xor2 for signal <$n0146> created at line 229.
    Found 1-bit xor2 for signal <$n0147> created at line 229.
    Found 1-bit xor2 for signal <$n0148> created at line 229.
    Found 1-bit xor2 for signal <$n0149> created at line 229.
    Found 1-bit xor2 for signal <$n0150> created at line 229.
    Found 1-bit xor2 for signal <$n0151> created at line 229.
    Found 1-bit xor2 for signal <$n0152> created at line 229.
    Found 1-bit xor2 for signal <$n0153> created at line 229.
    Found 1-bit xor2 for signal <$n0154> created at line 229.
    Found 1-bit xor2 for signal <$n0155> created at line 229.
    Found 1-bit xor2 for signal <$n0156> created at line 229.
    Found 1-bit xor2 for signal <$n0157> created at line 229.
    Found 1-bit xor2 for signal <$n0158> created at line 229.
    Found 1-bit xor2 for signal <$n0159> created at line 229.
    Found 1-bit xor2 for signal <$n0160> created at line 229.
    Found 1-bit xor2 for signal <$n0161> created at line 229.
    Found 1-bit xor2 for signal <$n0162> created at line 229.
    Found 1-bit xor2 for signal <$n0163> created at line 229.
    Found 1-bit xor2 for signal <$n0164> created at line 229.
    Found 1-bit xor2 for signal <$n0165> created at line 229.
    Found 1-bit xor2 for signal <$n0166> created at line 229.
    Found 1-bit xor2 for signal <$n0167> created at line 229.
    Found 1-bit xor2 for signal <$n0168> created at line 229.
    Found 1-bit xor2 for signal <$n0169> created at line 229.
    Found 1-bit xor2 for signal <$n0170> created at line 229.
    Found 1-bit xor2 for signal <$n0171> created at line 229.
    Found 1-bit xor2 for signal <$n0172> created at line 229.
    Found 1-bit xor2 for signal <$n0173> created at line 229.
    Found 1-bit xor2 for signal <$n0174> created at line 229.
    Found 1-bit xor2 for signal <$n0175> created at line 229.
    Found 1-bit xor2 for signal <$n0176> created at line 229.
    Found 1-bit xor2 for signal <$n0177> created at line 229.
    Found 1-bit xor2 for signal <$n0178> created at line 229.
    Found 1-bit xor2 for signal <$n0179> created at line 229.
    Found 1-bit xor2 for signal <$n0180> created at line 229.
    Found 1-bit xor2 for signal <$n0181> created at line 229.
    Found 1-bit xor2 for signal <$n0182> created at line 229.
    Found 1-bit xor2 for signal <$n0183> created at line 229.
    Found 1-bit xor2 for signal <$n0184> created at line 229.
    Found 1-bit xor2 for signal <$n0185> created at line 229.
    Found 1-bit xor2 for signal <$n0186> created at line 229.
    Found 1-bit xor2 for signal <$n0187> created at line 229.
    Found 1-bit xor2 for signal <$n0188> created at line 229.
    Found 1-bit xor2 for signal <$n0189> created at line 229.
    Found 1-bit xor2 for signal <$n0190> created at line 229.
    Found 1-bit xor2 for signal <$n0191> created at line 229.
    Found 1-bit xor2 for signal <$n0192> created at line 229.
    Found 1-bit xor2 for signal <$n0193> created at line 229.
    Found 8-bit xor2 for signal <$n0195> created at line 131.
    Found 8-bit xor2 for signal <$n0196> created at line 132.
    Found 8-bit xor2 for signal <$n0197> created at line 133.
    Found 8-bit xor2 for signal <$n0198> created at line 134.
    Found 8-bit xor2 for signal <$n0199> created at line 135.
    Found 8-bit xor2 for signal <$n0200> created at line 136.
    Found 8-bit xor2 for signal <$n0201> created at line 137.
    Found 8-bit xor2 for signal <$n0202> created at line 138.
    Found 8-bit xor2 for signal <$n0203> created at line 139.
    Found 8-bit xor2 for signal <$n0204> created at line 140.
    Found 8-bit xor2 for signal <$n0205> created at line 141.
    Found 8-bit xor2 for signal <$n0206> created at line 142.
    Found 8-bit xor2 for signal <$n0207> created at line 143.
    Found 8-bit xor2 for signal <$n0208> created at line 144.
    Found 8-bit xor2 for signal <$n0209> created at line 145.
    Found 8-bit xor2 for signal <$n0210> created at line 146.
    Found 1-bit xor2 for signal <$n0211> created at line 221.
    Found 1-bit xor2 for signal <$n0212> created at line 221.
    Found 1-bit xor2 for signal <$n0213> created at line 221.
    Found 1-bit xor2 for signal <$n0214> created at line 221.
    Found 1-bit xor2 for signal <$n0215> created at line 221.
    Found 1-bit xor2 for signal <$n0216> created at line 221.
    Found 1-bit xor2 for signal <$n0217> created at line 221.
    Found 1-bit xor2 for signal <$n0218> created at line 221.
    Found 1-bit xor2 for signal <$n0219> created at line 223.
    Found 1-bit xor2 for signal <$n0220> created at line 223.
    Found 1-bit xor2 for signal <$n0221> created at line 223.
    Found 1-bit xor2 for signal <$n0222> created at line 223.
    Found 1-bit xor2 for signal <$n0223> created at line 223.
    Found 1-bit xor2 for signal <$n0224> created at line 223.
    Found 1-bit xor2 for signal <$n0225> created at line 223.
    Found 1-bit xor2 for signal <$n0226> created at line 223.
    Found 1-bit xor2 for signal <$n0227> created at line 221.
    Found 1-bit xor2 for signal <$n0228> created at line 221.
    Found 1-bit xor2 for signal <$n0229> created at line 221.
    Found 1-bit xor2 for signal <$n0230> created at line 221.
    Found 1-bit xor2 for signal <$n0231> created at line 221.
    Found 1-bit xor2 for signal <$n0232> created at line 221.
    Found 1-bit xor2 for signal <$n0233> created at line 221.
    Found 1-bit xor2 for signal <$n0234> created at line 221.
    Found 1-bit xor2 for signal <$n0235> created at line 223.
    Found 1-bit xor2 for signal <$n0236> created at line 223.
    Found 1-bit xor2 for signal <$n0237> created at line 223.
    Found 1-bit xor2 for signal <$n0238> created at line 223.
    Found 1-bit xor2 for signal <$n0239> created at line 223.
    Found 1-bit xor2 for signal <$n0240> created at line 223.
    Found 1-bit xor2 for signal <$n0241> created at line 223.
    Found 1-bit xor2 for signal <$n0242> created at line 223.
    Found 1-bit xor2 for signal <$n0243> created at line 221.
    Found 1-bit xor2 for signal <$n0244> created at line 221.
    Found 1-bit xor2 for signal <$n0245> created at line 221.
    Found 1-bit xor2 for signal <$n0246> created at line 221.
    Found 1-bit xor2 for signal <$n0247> created at line 221.
    Found 1-bit xor2 for signal <$n0248> created at line 221.
    Found 1-bit xor2 for signal <$n0249> created at line 221.
    Found 1-bit xor2 for signal <$n0250> created at line 221.
    Found 1-bit xor2 for signal <$n0251> created at line 223.
    Found 1-bit xor2 for signal <$n0252> created at line 223.
    Found 1-bit xor2 for signal <$n0253> created at line 223.
    Found 1-bit xor2 for signal <$n0254> created at line 223.
    Found 1-bit xor2 for signal <$n0255> created at line 223.
    Found 1-bit xor2 for signal <$n0256> created at line 223.
    Found 1-bit xor2 for signal <$n0257> created at line 223.
    Found 1-bit xor2 for signal <$n0258> created at line 223.
    Found 1-bit xor2 for signal <$n0259> created at line 221.
    Found 1-bit xor2 for signal <$n0260> created at line 221.
    Found 1-bit xor2 for signal <$n0261> created at line 221.
    Found 1-bit xor2 for signal <$n0262> created at line 221.
    Found 1-bit xor2 for signal <$n0263> created at line 221.
    Found 1-bit xor2 for signal <$n0264> created at line 221.
    Found 1-bit xor2 for signal <$n0265> created at line 221.
    Found 1-bit xor2 for signal <$n0266> created at line 221.
    Found 1-bit xor2 for signal <$n0267> created at line 223.
    Found 1-bit xor2 for signal <$n0268> created at line 223.
    Found 1-bit xor2 for signal <$n0269> created at line 223.
    Found 1-bit xor2 for signal <$n0270> created at line 223.
    Found 1-bit xor2 for signal <$n0271> created at line 223.
    Found 1-bit xor2 for signal <$n0272> created at line 223.
    Found 1-bit xor2 for signal <$n0273> created at line 223.
    Found 1-bit xor2 for signal <$n0274> created at line 223.
    Found 4-bit down counter for signal <dcnt>.
    Found 1-bit register for signal <ld_r>.
    Found 32-bit xor4 for signal <mix_col/1/mix_col>.
    Found 32-bit xor4 for signal <mix_col/2/mix_col>.
    Found 32-bit xor4 for signal <mix_col/3/mix_col>.
    Found 32-bit xor4 for signal <mix_col/4/mix_col>.
    Found 8-bit register for signal <sa00>.
    Found 8-bit xor2 for signal <sa00_next>.
    Found 8-bit register for signal <sa01>.
    Found 8-bit xor2 for signal <sa01_next>.
    Found 8-bit register for signal <sa02>.
    Found 8-bit xor2 for signal <sa02_next>.
    Found 8-bit register for signal <sa03>.
    Found 8-bit xor2 for signal <sa03_next>.
    Found 8-bit register for signal <sa10>.
    Found 8-bit xor2 for signal <sa10_next>.
    Found 8-bit register for signal <sa11>.
    Found 8-bit xor2 for signal <sa11_next>.
    Found 8-bit register for signal <sa12>.
    Found 8-bit xor2 for signal <sa12_next>.
    Found 8-bit register for signal <sa13>.
    Found 8-bit xor2 for signal <sa13_next>.
    Found 8-bit register for signal <sa20>.
    Found 8-bit xor2 for signal <sa20_next>.
    Found 8-bit register for signal <sa21>.
    Found 8-bit xor2 for signal <sa21_next>.
    Found 8-bit register for signal <sa22>.
    Found 8-bit xor2 for signal <sa22_next>.
    Found 8-bit register for signal <sa23>.
    Found 8-bit xor2 for signal <sa23_next>.
    Found 8-bit register for signal <sa30>.
    Found 8-bit xor2 for signal <sa30_next>.
    Found 8-bit register for signal <sa31>.
    Found 8-bit xor2 for signal <sa31_next>.
    Found 8-bit register for signal <sa32>.
    Found 8-bit xor2 for signal <sa32_next>.
    Found 8-bit register for signal <sa33>.
    Found 8-bit xor2 for signal <sa33_next>.
    Found 128-bit register for signal <text_in_r>.
    Summary:
	inferred   1 Counter(s).
	inferred 386 D-type flip-flop(s).
	inferred 128 Xor(s).
Unit <aes_cipher_top> synthesized.


Synthesizing Unit <aes_keygen>.
    Related source file is "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/aes_keygen.v".
    Found 19-bit adder for signal <$n0003> created at line 112.
    Found 19-bit adder carry out for signal <$n0004> created at line 111.
    Found 1-bit register for signal <fsm_cs>.
    Found 19-bit register for signal <index_rd>.
    Found 19-bit 4-to-1 multiplexer for signal <index_wd>.
    Found 1-bit register for signal <ld_rc>.
    Found 1-bit 4-to-1 multiplexer for signal <ld_wc>.
    Found 128-bit register for signal <o_key_rd>.
    Found 1-bit register for signal <o_rdy_rc>.
    Found 128-bit register for signal <text_in_rd>.
    Found 20-bit 4-to-1 multiplexer for signal <text_in_wd<115:96>>.
    Summary:
	inferred 278 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  40 Multiplexer(s).
Unit <aes_keygen> synthesized.


Synthesizing Unit <fifo_wr_128_to_64>.
    Related source file is "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/fifo_wr_128_to_64.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <fsm_cs> of Case statement line 83 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'init' attribute on signal <fsm_cs> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <fsm_cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 128-bit register for signal <idata_rd>.
    Found 128-bit 4-to-1 multiplexer for signal <idata_wd>.
    Found 1-bit register for signal <o_push_rc>.
    Found 64-bit register for signal <odata_rd>.
    Found 1-bit register for signal <rdy_rc>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 194 D-type flip-flop(s).
	inferred 128 Multiplexer(s).
Unit <fifo_wr_128_to_64> synthesized.


Synthesizing Unit <fifo_rd_64_to_128>.
    Related source file is "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/fifo_rd_64_to_128.v".
WARNING:Xst:646 - Signal <o_rdy_rc> is assigned but never used.
WARNING:Xst:646 - Signal <pop_rc> is assigned but never used.
    Found finite state machine <FSM_1> for signal <fsm_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 128-bit register for signal <odata_rd>.
    Found 128-bit 4-to-1 multiplexer for signal <odata_wd>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 128 D-type flip-flop(s).
	inferred 128 Multiplexer(s).
Unit <fifo_rd_64_to_128> synthesized.


Synthesizing Unit <accel_sort>.
    Related source file is "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/accel_sort.v".
WARNING:Xst:646 - Signal <r1_wd> is assigned but never used.
WARNING:Xst:646 - Signal <data1_lt_data2_wc> is assigned but never used.
WARNING:Xst:646 - Signal <r2_wd> is assigned but never used.
    Found finite state machine <FSM_2> for signal <fsm_cs>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 37                                             |
    | Inputs             | 15                                             |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <$n0022> created at line 226.
    Found 2-bit adder for signal <$n0023> created at line 226.
    Found 128-bit comparator less for signal <$n0032> created at line 365.
    Found 128-bit comparator less for signal <$n0033> created at line 204.
    Found 128-bit xor2 for signal <$n0056> created at line 311.
    Found 128-bit xor2 for signal <$n0057> created at line 292.
    Found 128-bit register for signal <data1_rd>.
    Found 128-bit register for signal <data1_unencrypted_rd>.
    Found 128-bit register for signal <data2_rd>.
    Found 128-bit register for signal <data2_unencrypted_rd>.
    Found 1-bit register for signal <go_rc>.
    Found 1-bit register for signal <keygen_pull_rc>.
    Found 2-bit register for signal <r1_ptr_rc>.
    Found 128-bit register for signal <r1_rd_0>.
    Found 128-bit register for signal <r1_rd_1>.
    Found 128-bit 4-to-1 multiplexer for signal <r1_wd_0>.
    Found 128-bit 4-to-1 multiplexer for signal <r1_wd_1>.
    Found 2-bit register for signal <r2_ptr_rc>.
    Found 128-bit register for signal <r2_rd_0>.
    Found 128-bit register for signal <r2_rd_1>.
    Found 128-bit 4-to-1 multiplexer for signal <r2_wd_0>.
    Found 128-bit 4-to-1 multiplexer for signal <r2_wd_1>.
    Found 1-bit register for signal <rd_pull_rc>.
    Found 128-bit register for signal <wr_data_rd>.
    Found 1-bit register for signal <wr_push_rc>.
    Found 1-bit 4-to-1 multiplexer for signal <wr_push_wc>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 1160 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred 513 Multiplexer(s).
Unit <accel_sort> synthesized.


Synthesizing Unit <inferred_lut4_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <$n0001> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4_0> synthesized.


Synthesizing Unit <pf_dly1_mux>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_dly1_mux.vhd".
WARNING:Xst:1780 - Signal <count_Result_Reg> is never used or assigned.
Unit <pf_dly1_mux> synthesized.


Synthesizing Unit <wrpfifo_dp_cntl>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/wrpfifo_dp_cntl.vhd".
WARNING:Xst:647 - Input <Burst_wr_xfer> is never used.
WARNING:Xst:647 - Input <Release> is never used.
WARNING:Xst:647 - Input <Restore> is never used.
WARNING:Xst:647 - Input <Mark> is never used.
WARNING:Xst:646 - Signal <base_occupancy> is assigned but never used.
WARNING:Xst:646 - Signal <rdreq_dly1> is assigned but never used.
WARNING:Xst:646 - Signal <int_almost_empty_dly1> is assigned but never used.
    Found 1-bit register for signal <back_to_back_rd>.
    Found 1-bit register for signal <bkup_recover>.
    Found 1-bit register for signal <int_empty_dly1>.
    Found 1-bit register for signal <int_full_dly1>.
    Found 1-bit register for signal <int_full_dly2>.
    Found 1-bit register for signal <int_rdack>.
    Found 1-bit register for signal <rdack_dly1>.
    Found 1-bit register for signal <valid_read>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <wrpfifo_dp_cntl> synthesized.


Synthesizing Unit <ipif_control_wr>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/ipif_control_wr.vhd".
WARNING:Xst:646 - Signal <reg_rdce1> is assigned but never used.
WARNING:Xst:646 - Signal <reg_rdce3> is assigned but never used.
WARNING:Xst:646 - Signal <reg_rdreq> is assigned but never used.
WARNING:Xst:646 - Signal <reg_wrce2> is assigned but never used.
WARNING:Xst:646 - Signal <reg_wrce3> is assigned but never used.
WARNING:Xst:646 - Signal <reg_wrreq> is assigned but never used.
WARNING:Xst:646 - Signal <reg_write_req> is assigned but never used.
WARNING:Xst:646 - Signal <status_bus<32:63>> is assigned but never used.
    Found 1-bit register for signal <Fifo_Reset>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0018>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0019>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0021>.
    Found 1-bit register for signal <fifo_errack_inhibit>.
    Found 1-bit register for signal <rd_access_error>.
    Found 1-bit register for signal <reg_almostfull>.
    Found 1-bit register for signal <reg_deadlock>.
    Found 1-bit register for signal <reg_full>.
    Found 1-bit register for signal <reg_rdce2>.
    Found 1-bit register for signal <reg_read_ack>.
    Found 1-bit register for signal <reg_read_req>.
    Found 8-bit register for signal <reg_vacancy>.
    Found 1-bit register for signal <reg_wrce1>.
    Found 1-bit register for signal <sw_reset_error>.
    Found 1-bit register for signal <wr_access_error>.
    Found 64-bit register for signal <write_data_reg>.
    Found 1-bit register for signal <write_req_trig>.
    Found 1-bit register for signal <write_req_trig_dly1>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <ipif_control_wr> synthesized.


Synthesizing Unit <pf_counter_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter_0> synthesized.


Synthesizing Unit <pf_occ_counter>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_occ_counter.vhd".
WARNING:Xst:646 - Signal <alu_cy<0>> is assigned but never used.
    Found 1-bit xor2 for signal <carry_out_select_di>.
    Found 1-bit xor2 for signal <carry_start>.
Unit <pf_occ_counter> synthesized.


Synthesizing Unit <pf_counter_top_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top_0> synthesized.


Synthesizing Unit <pf_occ_counter_top>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_occ_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used.
WARNING:Xst:646 - Signal <sig_going_full> is assigned but never used.
    Found 1-bit 4-to-1 multiplexer for signal <lower_set>.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pf_occ_counter_top> synthesized.


Synthesizing Unit <pf_dpram_select>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_dpram_select.vhd".
WARNING:Xst:646 - Signal <port_b_data_in> is assigned but never used.
WARNING:Xst:646 - Signal <port_b_data_out<71:64>> is assigned but never used.
WARNING:Xst:646 - Signal <port_a_data_out> is assigned but never used.
Unit <pf_dpram_select> synthesized.


Synthesizing Unit <rdpfifo_dp_cntl>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/rdpfifo_dp_cntl.vhd".
WARNING:Xst:647 - Input <Release> is never used.
WARNING:Xst:647 - Input <Restore> is never used.
WARNING:Xst:647 - Input <Mark> is never used.
WARNING:Xst:1780 - Signal <dummy_empty> is never used or assigned.
WARNING:Xst:1780 - Signal <dummy_almost_empty> is never used or assigned.
WARNING:Xst:646 - Signal <int_almost_empty_dly1> is assigned but never used.
WARNING:Xst:1780 - Signal <dummy_full> is never used or assigned.
WARNING:Xst:646 - Signal <backup_cond> is assigned but never used.
WARNING:Xst:1780 - Signal <dummy_almost_full> is never used or assigned.
    Found 1-bit register for signal <burst_dly1>.
    Found 1-bit register for signal <end_of_burst>.
    Found 1-bit register for signal <int_empty_dly1>.
    Found 1-bit register for signal <int_full_dly1>.
    Found 1-bit register for signal <int_full_dly2>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <rdpfifo_dp_cntl> synthesized.


Synthesizing Unit <ipif_control_rd>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/ipif_control_rd.vhd".
WARNING:Xst:647 - Input <Bus_BE<0:6>> is never used.
WARNING:Xst:647 - Input <Bus_WrReq> is never used.
WARNING:Xst:647 - Input <Bus_DBus<0:27>> is never used.
WARNING:Xst:647 - Input <Bus_DBus<32:63>> is never used.
WARNING:Xst:647 - Input <Bus_Burst> is never used.
WARNING:Xst:1780 - Signal <fifo_rd_req> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_rd_data_reg> is never used or assigned.
    Found 1-bit register for signal <Fifo_rst>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0013>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0015>.
    Found 1-bit register for signal <burst_rd_xfer>.
    Found 1-bit register for signal <fifo_errack_inhibit>.
    Found 1-bit register for signal <rd_access_error>.
    Found 1-bit register for signal <reg_almostempty>.
    Found 1-bit register for signal <reg_deadlock>.
    Found 1-bit register for signal <reg_empty>.
    Found 8-bit register for signal <reg_occupancy>.
    Found 1-bit register for signal <reg_rdce2>.
    Found 1-bit register for signal <reg_rdreq>.
    Found 1-bit register for signal <reg_read_ack>.
    Found 1-bit register for signal <reg_read_req>.
    Found 1-bit register for signal <reg_wrce1>.
    Found 1-bit register for signal <sw_reset_error>.
    Found 1-bit register for signal <wr_access_error>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ipif_control_rd> synthesized.


Synthesizing Unit <flex_addr_cntr_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used.
WARNING:Xst:1780 - Signal <x8x4> is never used or assigned.
Unit <flex_addr_cntr_0> synthesized.


Synthesizing Unit <flex_addr_cntr>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used.
WARNING:Xst:1780 - Signal <x8x4> is never used or assigned.
Unit <flex_addr_cntr> synthesized.


Synthesizing Unit <inferred_lut4>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <$n0001> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4> synthesized.


Synthesizing Unit <pf_counter_bit>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_counter_bit.vhd".
Unit <pf_counter_bit> synthesized.


Synthesizing Unit <pf_counter>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter> synthesized.


Synthesizing Unit <pf_counter_top>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top> synthesized.


Synthesizing Unit <counter_bit>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/counter_bit.vhd".
Unit <counter_bit> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_2> synthesized.


Synthesizing Unit <or_gate_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_1> synthesized.


Synthesizing Unit <pselect_3>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned.
Unit <pselect_3> synthesized.


Synthesizing Unit <pselect_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned.
Unit <pselect_2> synthesized.


Synthesizing Unit <pselect_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned.
Unit <pselect_1> synthesized.


Synthesizing Unit <pselect_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned.
Unit <pselect_0> synthesized.


Synthesizing Unit <pselect>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned.
Unit <pselect> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:1780 - Signal <Addr_Cnt_Size_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <Address_out_i> is never used or assigned.
WARNING:Xst:646 - Signal <s_h_size<0:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <BE_out_i> is never used or assigned.
Unit <addr_reg_cntr_brst_flex_0> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:1780 - Signal <Addr_Cnt_Size_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <Address_out_i> is never used or assigned.
WARNING:Xst:646 - Signal <s_h_size<0:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <BE_out_i> is never used or assigned.
Unit <addr_reg_cntr_brst_flex> synthesized.


Synthesizing Unit <burst_support>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/burst_support.vhd".
WARNING:Xst:647 - Input <Req_Active> is never used.
    Found 1-bit register for signal <cntl_done_reg>.
    Found 1-bit register for signal <resp_done_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <burst_support> synthesized.


Synthesizing Unit <srl_fifo2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used.
    Found 1-bit xor2 for signal <$n0007> created at line 230.
    Found 1-bit xor2 for signal <$n0008> created at line 230.
    Found 1-bit xor2 for signal <$n0009> created at line 230.
    Found 1-bit xor2 for signal <$n0010> created at line 230.
Unit <srl_fifo2> synthesized.


Synthesizing Unit <Counter>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/counter.vhd".
Unit <Counter> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:646 - Signal <Addr_Out_S_H<2:4>> is assigned but never used.
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <wrpfifo_top>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/wrpfifo_top.vhd".
Unit <wrpfifo_top> synthesized.


Synthesizing Unit <rdpfifo_top>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/rdpfifo_top.vhd".
WARNING:Xst:646 - Signal <sig_burst_rd_xfer> is assigned but never used.
WARNING:Xst:646 - Signal <sig_srl_rdreq> is assigned but never used.
Unit <rdpfifo_top> synthesized.


Synthesizing Unit <ipif_steer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_b/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr> is never used.
WARNING:Xst:647 - Input <Decode_size> is never used.
Unit <ipif_steer> synthesized.


Synthesizing Unit <plb_slave_attachment_indet>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_slave_attachment_indet.vhd".
WARNING:Xst:647 - Input <MA2SA_Num> is never used.
WARNING:Xst:647 - Input <MUX2SA_BTerm> is never used.
WARNING:Xst:647 - Input <MA2SA_XferAck> is never used.
WARNING:Xst:647 - Input <MUX2SA_Retry> is never used.
WARNING:Xst:647 - Input <MA2SA_Rd> is never used.
WARNING:Xst:647 - Input <MA2SA_Select> is never used.
WARNING:Xst:1780 - Signal <wrreq_out> is never used or assigned.
WARNING:Xst:646 - Signal <plb_ordered_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_compress_reg> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_full> is assigned but never used.
WARNING:Xst:646 - Signal <plb_guarded_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_buslock_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_wrdbus_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <clear_sl_wr_busy_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <Response_ack_dly1> is never used or assigned.
WARNING:Xst:1780 - Signal <sl_wrdack_i_dly1> is never used or assigned.
WARNING:Xst:646 - Signal <sig_rd_data_ack> is assigned but never used.
WARNING:Xst:1780 - Signal <wr_buf_rden> is never used or assigned.
WARNING:Xst:646 - Signal <CS_Early_i> is assigned but never used.
WARNING:Xst:646 - Signal <plb_reqpri_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_lockerr_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <addr_cntr_clken_i> is never used or assigned.
WARNING:Xst:646 - Signal <wr_buf_rden_ns> is assigned but never used.
WARNING:Xst:646 - Signal <plb_savalid_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_msize_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_wrburst_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendreq_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_ns> is never used or assigned.
WARNING:Xst:646 - Signal <plb_wrprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_rdprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendpri_reg> is assigned but never used.
    Register <sl_wrdack_i> equivalent to <wr_buf_wren> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Found finite state machine <FSM_3> for signal <plb_read_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <plb_write_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 10                                             |
    | Outputs            | 4                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <addr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <ipif_wr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit 8-to-1 multiplexer for signal <$n0167>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0168>.
    Found 5-bit comparator less for signal <$n0182> created at line 2964.
    Found 1-bit 4-to-1 multiplexer for signal <$n0187> created at line 1314.
    Found 4-bit comparator lessequal for signal <$n0200> created at line 3439.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 64-bit register for signal <Bus2IP_Data_i>.
    Found 1-bit register for signal <Bus2IP_masterID_i<0>>.
    Found 1-bit register for signal <Bus2IP_RdBurst_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_size_i>.
    Found 3-bit register for signal <bus2ip_type_i>.
    Found 1-bit register for signal <Bus2IP_WrBurst_i>.
    Found 1-bit register for signal <cacheln_burst_reg>.
    Found 1-bit register for signal <clear_sl_rd_busy>.
    Found 4-bit down counter for signal <data_cycle_count>.
    Found 1-bit register for signal <extend_wr_busy>.
    Found 1-bit register for signal <indeterminate_burst_reg>.
    Found 1-bit register for signal <last_read_data>.
    Found 1-bit 4-to-1 multiplexer for signal <last_read_data_ns>.
    Found 1-bit register for signal <last_wr_data>.
    Found 1-bit 4-to-1 multiplexer for signal <line_count_done>.
    Found 1-bit register for signal <line_done_dly1>.
    Found 1-bit register for signal <master_id<0>>.
    Found 1-bit register for signal <plb_abort_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 8-bit register for signal <plb_be_reg>.
    Found 1-bit register for signal <plb_masterid_reg<0>>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rdburst_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <rd_dphase_active>.
    Found 1-bit 4-to-1 multiplexer for signal <set_bus2ip_wrreq>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sig_inhib_Addr_cntr_ld>.
    Found 1-bit register for signal <single_transfer_reg>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 2-bit register for signal <sl_merr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 1-bit register for signal <sl_rddack_i>.
    Found 64-bit register for signal <sl_rddbus_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wait_i>.
    Found 1-bit register for signal <sl_wrbterm_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit 4-to-1 multiplexer for signal <wr_buf_done_in>.
    Found 1-bit register for signal <wr_buf_wren>.
    Found 1-bit 4-to-1 multiplexer for signal <wr_ce_ld_enable>.
    Found 1-bit register for signal <wr_dphase_active>.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 223 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <plb_slave_attachment_indet> synthesized.


Synthesizing Unit <or_gate_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_0> synthesized.


Synthesizing Unit <or_gate>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\pcores\accel_sort_plb_v1_00_a/hdl/verilog/user_logic.v".
WARNING:Xst:647 - Input <Bus2IP_RdReq> is never used.
WARNING:Xst:647 - Input <Bus2IP_WrReq> is never used.
WARNING:Xst:647 - Input <WFIFO2IP_AlmostEmpty> is never used.
WARNING:Xst:647 - Input <RFIFO2IP_AlmostFull> is never used.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used.
WARNING:Xst:1872 - Variable <bit_index> is used but never assigned.
WARNING:Xst:1872 - Variable <byte_index> is used but never assigned.
WARNING:Xst:646 - Signal <ip2bus_ack> is assigned but never used.
    Found finite state machine <FSM_7> for signal <fifo_cntl_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <fifo_wr_cntl_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <IP2RFIFO_WrReq>.
    Found 1-bit register for signal <IP2WFIFO_RdReq>.
    Found 128-bit register for signal <global_key>.
    Found 64-bit register for signal <idata_rd>.
    Found 64-bit 4-to-1 multiplexer for signal <idata_wd>.
    Found 1-bit 4-to-1 multiplexer for signal <ip2wfifo_rdreq_cmb>.
    Found 1-bit register for signal <rdy_rc>.
    Found 64-bit register for signal <result_rd>.
    Found 64-bit 4-to-1 multiplexer for signal <result_wd>.
    Found 64-bit register for signal <slv_reg0>.
    Found 64-bit register for signal <slv_reg1>.
    Found 64-bit register for signal <slv_reg2>.
    Found 64-bit register for signal <slv_reg3>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred 515 D-type flip-flop(s).
	inferred 129 Multiplexer(s).
Unit <user_logic> synthesized.


Synthesizing Unit <plb_ipif>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_e/hdl/vhdl/plb_ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used.
WARNING:Xst:647 - Input <PLB_MWrBTerm> is never used.
WARNING:Xst:647 - Input <PLB_MWrDAck> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstWrReq> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBusLock> is never used.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used.
WARNING:Xst:647 - Input <IP2Bus_PostedWrInh> is never used.
WARNING:Xst:647 - Input <IP2IP_Addr> is never used.
WARNING:Xst:647 - Input <PLB_MBusy> is never used.
WARNING:Xst:647 - Input <PLB_MRdDBus> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBurst> is never used.
WARNING:Xst:647 - Input <PLB_MSSize> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used.
WARNING:Xst:647 - Input <PLB_MAddrAck> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBE> is never used.
WARNING:Xst:647 - Input <PLB_MRdBTerm> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used.
WARNING:Xst:647 - Input <PLB_MRearbitrate> is never used.
WARNING:Xst:647 - Input <PLB_MRdDAck> is never used.
WARNING:Xst:647 - Input <PLB_MErr> is never used.
WARNING:Xst:647 - Input <IP2Bus_Addr> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstRdReq> is never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Vacancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstWrReq> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_WrAck> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <SA2MA_RdRdy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstBE> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_size_i> is assigned but never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_masterID_i<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <DMA2Intr_Intr> is assigned but never used.
WARNING:Xst:646 - Signal <IPIF_Reg_Interrupts> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstBurst> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_ErrAck> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_Error> is never used or assigned.
WARNING:Xst:646 - Signal <IP2Bus_AddrSel_i> is assigned but never used.
WARNING:Xst:1780 - Signal <IRPT2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <SA2MA_Retry> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_ToutSup> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA_SG_Retry> is never used or assigned.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Error> is never used or assigned.
WARNING:Xst:646 - Signal <DMA_MstBusLock> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Retry> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <Bus2IP_SSize_i> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_type_i> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2IP_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <Bus_MnGrant> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstRdReq> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used.
WARNING:Xst:1780 - Signal <Bus2IP_BE_sa> is never used or assigned.
WARNING:Xst:646 - Signal <WFIFO2DMA_AlmostFull> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_ToutSup> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA_SG_RdAck> is never used or assigned.
WARNING:Xst:646 - Signal <IPIF_Lvl_Interrupts> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_RdAck> is never used or assigned.
Unit <plb_ipif> synthesized.


Synthesizing Unit <accel_sort_plb>.
    Related source file is "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/pcores/accel_sort_plb_v1_00_a/hdl/vhdl/accel_sort_plb.vhd".
WARNING:Xst:653 - Signal <ZERO_IP2IP_Addr> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <ZERO_IP2Bus_Addr> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <ZERO_PLB_MSSize> is used but never assigned. Tied to value 00.
WARNING:Xst:653 - Signal <ZERO_PLB_MRdWdAddr> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <ZERO_IP2Bus_IntrEvent<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ZERO_IP2Bus_MstBE> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <iBus2IP_RdCE<4:9>> is assigned but never used.
WARNING:Xst:646 - Signal <iBus2IP_WrCE<4:9>> is assigned but never used.
WARNING:Xst:653 - Signal <ZERO_PLB_MRdDBus> is used but never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
Unit <accel_sort_plb> synthesized.


Synthesizing Unit <accel_sort_plb_0_wrapper>.
    Related source file is "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/accel_sort_plb_0_wrapper.vhd".
Unit <accel_sort_plb_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <FSM_8> on signal <fifo_wr_cntl_cs[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 10
-------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <FSM_7> on signal <fifo_cntl_cs[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 100   | 10
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <FSM_6> on signal <ipif_wr_cntl_state[1:6]> with speed1 encoding.
-------------------
 State | Encoding
-------------------
 000   | 100000
 001   | 010000
 010   | 001000
 011   | 000001
 100   | 000100
 101   | 000010
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <FSM_5> on signal <addr_cntl_state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 validate_req | 00
 rearbitrate  | 01
 gen_wait     | 11
 gen_addrack  | 10
--------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <FSM_4> on signal <plb_write_cntl_state[1:4]> with speed1 encoding.
-------------------
 State | Encoding
-------------------
 000   | 1000
 010   | 0010
 011   | 0100
 100   | 0001
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <FSM_3> on signal <plb_read_cntl_state[1:6]> with speed1 encoding.
-------------------
 State | Encoding
-------------------
 000   | 100000
 010   | 000100
 100   | 001000
 101   | 010000
 110   | 000001
 111   | 000010
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <FSM_2> on signal <fsm_cs[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 0001  | 00000000000001
 0010  | 00000000000010
 0011  | 00000000000100
 0100  | 00000000001000
 0101  | 00000000010000
 0110  | 00000000100000
 0111  | 00000001000000
 1000  | 00000010000000
 1001  | 00000100000000
 1010  | 00001000000000
 1011  | 00010000000000
 1100  | 00100000000000
 1101  | 01000000000000
 1110  | 10000000000000
-------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <FSM_1> on signal <fsm_cs[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <fsm_cs[1:4]> with speed1 encoding.
-------------------
 State | Encoding
-------------------
 00    | 1000
 01    | 0100
 10    | 0010
 11    | 0001
-------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 9
# ROMs                             : 85
 16x1-bit ROM                      : 64
 16x32-bit ROM                     : 1
 256x8-bit ROM                     : 20
# Adders/Subtractors               : 5
 19-bit adder                      : 1
 19-bit adder carry out            : 1
 2-bit adder                       : 2
 4-bit adder                       : 1
# Counters                         : 2
 4-bit down counter                : 2
# Registers                        : 457
 1-bit register                    : 392
 128-bit register                  : 14
 19-bit register                   : 1
 2-bit register                    : 2
 3-bit register                    : 2
 32-bit register                   : 6
 4-bit register                    : 4
 64-bit register                   : 9
 8-bit register                    : 27
# Comparators                      : 4
 128-bit comparator less           : 2
 4-bit comparator lessequal        : 1
 5-bit comparator less             : 1
# Multiplexers                     : 174
 1-bit 4-to-1 multiplexer          : 164
 1-bit 8-to-1 multiplexer          : 2
 128-bit 4-to-1 multiplexer        : 5
 19-bit 4-to-1 multiplexer         : 1
 64-bit 4-to-1 multiplexer         : 2
# Xors                             : 428
 1-bit xor2                        : 262
 1-bit xor4                        : 128
 128-bit xor2                      : 2
 32-bit xor2                       : 3
 32-bit xor3                       : 1
 8-bit xor2                        : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <text_in_rd_79> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_78> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_77> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_76> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_75> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_74> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_73> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_72> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_71> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_70> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_69> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_68> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_67> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_66> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_65> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_64> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_63> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_62> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_61> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_60> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_59> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_58> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_57> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_56> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_55> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_54> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_53> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_126> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_125> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_124> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_123> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_122> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_121> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_120> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_119> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_118> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_117> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_116> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_95> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_94> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_93> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_92> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_91> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_90> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_89> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_88> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_87> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_86> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_85> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_84> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_83> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_82> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_81> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_80> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_25> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_24> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_23> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_22> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_21> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_20> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_19> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_18> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_17> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_16> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_15> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_14> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_13> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_12> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_11> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_10> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_9> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_8> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_7> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_6> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_5> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_4> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_3> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_2> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_1> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_0> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_127> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_52> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_51> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_50> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_49> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_48> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_47> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_46> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_45> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_44> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_43> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_42> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_41> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_40> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_39> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_38> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_37> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_36> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_35> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_34> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_33> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_32> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_31> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_30> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_29> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_28> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_27> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <text_in_rd_26> (without init value) has a constant value of 0 in block <aes_keygen>.
WARNING:Xst:1710 - FF/Latch  <sl_rdwdaddr_i_3> (without init value) has a constant value of 0 in block <plb_slave_attachment_indet>.
Register <Bus2IP_masterID_i_0> equivalent to <master_id_0> has been removed
WARNING:Xst:1291 - FF/Latch <bus2ip_rnw_i> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <wr_dphase_active> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <bus2ip_type_i_0> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <bus2ip_size_i_0> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <bus2ip_type_i_2> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <bus2ip_type_i_1> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <bus2ip_size_i_3> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <bus2ip_size_i_2> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <bus2ip_size_i_1> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <reg_rdreq> is unconnected in block <I_IPIF_INTERFACE_BLOCK>.
WARNING:Xst:1291 - FF/Latch <burst_rd_xfer> is unconnected in block <I_IPIF_INTERFACE_BLOCK>.
Register <text_in_r_127> equivalent to <text_in_r_0> has been removed
Register <text_in_r_126> equivalent to <text_in_r_0> has been removed
Register <text_in_r_1> equivalent to <text_in_r_0> has been removed
Register <text_in_r_2> equivalent to <text_in_r_0> has been removed
Register <text_in_r_3> equivalent to <text_in_r_0> has been removed
Register <text_in_r_4> equivalent to <text_in_r_0> has been removed
Register <text_in_r_5> equivalent to <text_in_r_0> has been removed
Register <text_in_r_6> equivalent to <text_in_r_0> has been removed
Register <text_in_r_7> equivalent to <text_in_r_0> has been removed
Register <text_in_r_8> equivalent to <text_in_r_0> has been removed
Register <text_in_r_9> equivalent to <text_in_r_0> has been removed
Register <text_in_r_10> equivalent to <text_in_r_0> has been removed
Register <text_in_r_11> equivalent to <text_in_r_0> has been removed
Register <text_in_r_12> equivalent to <text_in_r_0> has been removed
Register <text_in_r_13> equivalent to <text_in_r_0> has been removed
Register <text_in_r_14> equivalent to <text_in_r_0> has been removed
Register <text_in_r_15> equivalent to <text_in_r_0> has been removed
Register <text_in_r_16> equivalent to <text_in_r_0> has been removed
Register <text_in_r_17> equivalent to <text_in_r_0> has been removed
Register <text_in_r_18> equivalent to <text_in_r_0> has been removed
Register <text_in_r_19> equivalent to <text_in_r_0> has been removed
Register <text_in_r_20> equivalent to <text_in_r_0> has been removed
Register <text_in_r_21> equivalent to <text_in_r_0> has been removed
Register <text_in_r_22> equivalent to <text_in_r_0> has been removed
Register <text_in_r_23> equivalent to <text_in_r_0> has been removed
Register <text_in_r_24> equivalent to <text_in_r_0> has been removed
Register <text_in_r_25> equivalent to <text_in_r_0> has been removed
Register <text_in_r_26> equivalent to <text_in_r_0> has been removed
Register <text_in_r_27> equivalent to <text_in_r_0> has been removed
Register <text_in_r_28> equivalent to <text_in_r_0> has been removed
Register <text_in_r_29> equivalent to <text_in_r_0> has been removed
Register <text_in_r_30> equivalent to <text_in_r_0> has been removed
Register <text_in_r_31> equivalent to <text_in_r_0> has been removed
Register <text_in_r_32> equivalent to <text_in_r_0> has been removed
Register <text_in_r_33> equivalent to <text_in_r_0> has been removed
Register <text_in_r_34> equivalent to <text_in_r_0> has been removed
Register <text_in_r_35> equivalent to <text_in_r_0> has been removed
Register <text_in_r_36> equivalent to <text_in_r_0> has been removed
Register <text_in_r_37> equivalent to <text_in_r_0> has been removed
Register <text_in_r_38> equivalent to <text_in_r_0> has been removed
Register <text_in_r_39> equivalent to <text_in_r_0> has been removed
Register <text_in_r_40> equivalent to <text_in_r_0> has been removed
Register <text_in_r_41> equivalent to <text_in_r_0> has been removed
Register <text_in_r_42> equivalent to <text_in_r_0> has been removed
Register <text_in_r_43> equivalent to <text_in_r_0> has been removed
Register <text_in_r_44> equivalent to <text_in_r_0> has been removed
Register <text_in_r_45> equivalent to <text_in_r_0> has been removed
Register <text_in_r_46> equivalent to <text_in_r_0> has been removed
Register <text_in_r_47> equivalent to <text_in_r_0> has been removed
Register <text_in_r_48> equivalent to <text_in_r_0> has been removed
Register <text_in_r_49> equivalent to <text_in_r_0> has been removed
Register <text_in_r_50> equivalent to <text_in_r_0> has been removed
Register <text_in_r_51> equivalent to <text_in_r_0> has been removed
Register <text_in_r_52> equivalent to <text_in_r_0> has been removed
Register <text_in_r_53> equivalent to <text_in_r_0> has been removed
Register <text_in_r_54> equivalent to <text_in_r_0> has been removed
Register <text_in_r_55> equivalent to <text_in_r_0> has been removed
Register <text_in_r_56> equivalent to <text_in_r_0> has been removed
Register <text_in_r_57> equivalent to <text_in_r_0> has been removed
Register <text_in_r_58> equivalent to <text_in_r_0> has been removed
Register <text_in_r_59> equivalent to <text_in_r_0> has been removed
Register <text_in_r_60> equivalent to <text_in_r_0> has been removed
Register <text_in_r_61> equivalent to <text_in_r_0> has been removed
Register <text_in_r_62> equivalent to <text_in_r_0> has been removed
Register <text_in_r_63> equivalent to <text_in_r_0> has been removed
Register <text_in_r_64> equivalent to <text_in_r_0> has been removed
Register <text_in_r_65> equivalent to <text_in_r_0> has been removed
Register <text_in_r_66> equivalent to <text_in_r_0> has been removed
Register <text_in_r_67> equivalent to <text_in_r_0> has been removed
Register <text_in_r_68> equivalent to <text_in_r_0> has been removed
Register <text_in_r_69> equivalent to <text_in_r_0> has been removed
Register <text_in_r_70> equivalent to <text_in_r_0> has been removed
Register <text_in_r_71> equivalent to <text_in_r_0> has been removed
Register <text_in_r_72> equivalent to <text_in_r_0> has been removed
Register <text_in_r_73> equivalent to <text_in_r_0> has been removed
Register <text_in_r_74> equivalent to <text_in_r_0> has been removed
Register <text_in_r_75> equivalent to <text_in_r_0> has been removed
Register <text_in_r_76> equivalent to <text_in_r_0> has been removed
Register <text_in_r_77> equivalent to <text_in_r_0> has been removed
Register <text_in_r_78> equivalent to <text_in_r_0> has been removed
Register <text_in_r_79> equivalent to <text_in_r_0> has been removed
Register <text_in_r_80> equivalent to <text_in_r_0> has been removed
Register <text_in_r_81> equivalent to <text_in_r_0> has been removed
Register <text_in_r_82> equivalent to <text_in_r_0> has been removed
Register <text_in_r_83> equivalent to <text_in_r_0> has been removed
Register <text_in_r_84> equivalent to <text_in_r_0> has been removed
Register <text_in_r_85> equivalent to <text_in_r_0> has been removed
Register <text_in_r_86> equivalent to <text_in_r_0> has been removed
Register <text_in_r_87> equivalent to <text_in_r_0> has been removed
Register <text_in_r_88> equivalent to <text_in_r_0> has been removed
Register <text_in_r_89> equivalent to <text_in_r_0> has been removed
Register <text_in_r_90> equivalent to <text_in_r_0> has been removed
Register <text_in_r_91> equivalent to <text_in_r_0> has been removed
Register <text_in_r_92> equivalent to <text_in_r_0> has been removed
Register <text_in_r_93> equivalent to <text_in_r_0> has been removed
Register <text_in_r_94> equivalent to <text_in_r_0> has been removed
Register <text_in_r_95> equivalent to <text_in_r_0> has been removed
Register <text_in_r_116> equivalent to <text_in_r_0> has been removed
Register <text_in_r_117> equivalent to <text_in_r_0> has been removed
Register <text_in_r_118> equivalent to <text_in_r_0> has been removed
Register <text_in_r_119> equivalent to <text_in_r_0> has been removed
Register <text_in_r_120> equivalent to <text_in_r_0> has been removed
Register <text_in_r_121> equivalent to <text_in_r_0> has been removed
Register <text_in_r_122> equivalent to <text_in_r_0> has been removed
Register <text_in_r_123> equivalent to <text_in_r_0> has been removed
Register <text_in_r_124> equivalent to <text_in_r_0> has been removed
Register <text_in_r_125> equivalent to <text_in_r_0> has been removed
WARNING:Xst:1710 - FF/Latch  <text_in_r_0> (without init value) has a constant value of 0 in block <aes_cipher_top>.
WARNING:Xst:1710 - FF/Latch  <out_23> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_22> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_21> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_20> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_19> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_18> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_17> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_16> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_15> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_14> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_13> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_12> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_11> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_10> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_9> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_8> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_7> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_6> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_5> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_4> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_3> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_2> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_1> (without init value) has a constant value of 0 in block <aes_rcon>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <out_0> (without init value) has a constant value of 0 in block <aes_rcon>.
Loading device for application Rf_Device from file '2vp30.nph' in environment c:/Xilinx.

Optimizing unit <accel_sort_plb_0_wrapper> ...

Optimizing unit <burst_support> ...

Optimizing unit <rdpfifo_dp_cntl> ...

Optimizing unit <wrpfifo_dp_cntl> ...

Optimizing unit <aes_keygen> ...

Optimizing unit <or_gate> ...

Optimizing unit <or_gate_0> ...

Optimizing unit <aes_cipher_top> ...

Optimizing unit <addr_reg_cntr_brst_flex> ...

Optimizing unit <user_logic> ...

Optimizing unit <plb_slave_attachment_indet> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <addr_reg_cntr_brst_flex_0> ...

Optimizing unit <accel_sort> ...

Optimizing unit <aes_key_expand_128> ...

Optimizing unit <srl_fifo2> ...

Optimizing unit <pselect> ...

Optimizing unit <pselect_0> ...

Optimizing unit <pselect_1> ...

Optimizing unit <pselect_2> ...

Optimizing unit <pselect_3> ...

Optimizing unit <pf_counter_0> ...

Optimizing unit <pf_occ_counter> ...

Optimizing unit <flex_addr_cntr> ...

Optimizing unit <flex_addr_cntr_0> ...

Optimizing unit <ipif_control_rd> ...

Optimizing unit <pf_counter> ...

Optimizing unit <ipif_control_wr> ...

Optimizing unit <aes_rcon> ...

Optimizing unit <fifo_rd_64_to_128> ...

Optimizing unit <fifo_wr_128_to_64> ...

Optimizing unit <pf_dly1_mux> ...

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i> (without init value) has a constant value of 0 in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <accel_sort_plb_0/PLB_IPIF_I/I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_deadlock> (without init value) has a constant value of 0 in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_deadlock> (without init value) has a constant value of 0 in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_0> (without init value) has a constant value of 0 in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_7> (without init value) has a constant value of 0 in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_6> (without init value) has a constant value of 0 in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_5> (without init value) has a constant value of 0 in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_4> (without init value) has a constant value of 0 in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_3> (without init value) has a constant value of 0 in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_2> (without init value) has a constant value of 0 in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_1> (without init value) has a constant value of 0 in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> is unconnected in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/wr_dphase_active> is unconnected in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_0> is unconnected in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_0> is unconnected in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_2> is unconnected in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_1> is unconnected in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_3> is unconnected in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_2> is unconnected in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_1> is unconnected in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <accel_sort_plb_0/PLB_IPIF_I/I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_rdreq> is unconnected in block <accel_sort_plb_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <accel_sort_plb_0/PLB_IPIF_I/I_RDFIFO/I_IPIF_INTERFACE_BLOCK/burst_rd_xfer> is unconnected in block <accel_sort_plb_0_wrapper>.
Building and optimizing final netlist ...
Register <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FFd6> equivalent to <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/last_read_data> has been removed
Register <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wait_i> equivalent to <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FFd1> has been removed
Register <accel_sort_plb_0/PLB_IPIF_I/I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_read_req> equivalent to <accel_sort_plb_0/PLB_IPIF_I/I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_read_ack> has been removed
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG2 is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG2
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG3 is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG3
Register <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/clear_sl_rd_busy> equivalent to <accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FFd5> has been removed
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG2 is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG2
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG3 is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG3
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG2 is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG2
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG3 is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG3
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG2 is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG2
WARNING:Xst:382 - Register accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG3 is equivalent to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG3
FlipFlop accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0 has been replicated 3 time(s)
FlipFlop accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_1 has been replicated 3 time(s)
FlipFlop accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0 has been replicated 3 time(s)
FlipFlop accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_1 has been replicated 3 time(s)
PACKER Warning: Lut accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/carry_start_select1 driving carry accel_sort_plb_0/PLB_IPIF_I/I_WRPFIFO_TOP/I_DP_CONTROLLER/I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_MUXCY_LSB_IN can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ../implementation/accel_sort_plb_0_wrapper/accel_sort_plb_0_wrapper.ngr
Top Level Output File Name         : ../implementation/accel_sort_plb_0_wrapper/accel_sort_plb_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 217

Macro Statistics :
# ROMs                             : 85
#      16x1-bit ROM                : 64
#      16x32-bit ROM               : 1
#      256x8-bit ROM               : 20
# Registers                        : 542
#      1-bit register              : 478
#      128-bit register            : 14
#      19-bit register             : 1
#      2-bit register              : 2
#      3-bit register              : 2
#      32-bit register             : 5
#      4-bit register              : 4
#      64-bit register             : 9
#      8-bit register              : 27
# Multiplexers                     : 174
#      1-bit 4-to-1 multiplexer    : 164
#      1-bit 8-to-1 multiplexer    : 2
#      128-bit 4-to-1 multiplexer  : 5
#      19-bit 4-to-1 multiplexer   : 1
#      64-bit 4-to-1 multiplexer   : 2
# Adders/Subtractors               : 2
#      19-bit adder                : 1
#      19-bit adder carry out      : 1
# Comparators                      : 4
#      128-bit comparator less     : 2
#      4-bit comparator lessequal  : 1
#      5-bit comparator less       : 1
# Xors                             : 129
#      1-bit xor4                  : 128
#      32-bit xor3                 : 1

Cell Usage :
# BELS                             : 10634
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 18
#      LUT2                        : 713
#      LUT2_D                      : 3
#      LUT2_L                      : 197
#      LUT3                        : 776
#      LUT3_D                      : 7
#      LUT3_L                      : 447
#      LUT4                        : 4903
#      LUT4_D                      : 175
#      LUT4_L                      : 382
#      MUXCY                       : 425
#      MUXCY_L                     : 11
#      MUXF5                       : 1301
#      MUXF6                       : 640
#      MUXF7                       : 320
#      MUXF8                       : 160
#      VCC                         : 1
#      XORCY                       : 143
# FlipFlops/Latches                : 3173
#      FD                          : 385
#      FDC                         : 294
#      FDCE                        : 12
#      FDE                         : 1556
#      FDP                         : 5
#      FDPE                        : 3
#      FDR                         : 137
#      FDRE                        : 648
#      FDRS                        : 107
#      FDRSE                       : 22
#      FDS                         : 4
# RAMS                             : 4
#      RAMB16_S36_S36              : 4
# Shifters                         : 66
#      SRL16E                      : 66
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    4165  out of  13696    30%  
 Number of Slice Flip Flops:          3173  out of  27392    11%  
 Number of 4 input LUTs:              7687  out of  27392    28%  
 Number of bonded IOBs:                217  out of    556    39%  
 Number of BRAMs:                        4  out of    136     2%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
PLB_Clk                            | NONE                   | 3243  |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 9.757ns (Maximum Frequency: 102.493MHz)
   Minimum input arrival time before clock: 3.645ns
   Maximum output required time after clock: 0.370ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLB_Clk'
  Clock period: 9.757ns (frequency: 102.493MHz)
  Total number of paths / destination ports: 798787 / 4772
-------------------------------------------------------------------------
Delay:               9.757ns (Levels of Logic = 132)
  Source:            accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0_1 (FF)
  Destination:       accel_sort_plb_0/USER_LOGIC_I/sort_i/wr_data_rd_127 (FF)
  Source Clock:      PLB_Clk rising
  Destination Clock: PLB_Clk rising

  Data Path: accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0_1 to accel_sort_plb_0/USER_LOGIC_I/sort_i/wr_data_rd_127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.370   0.661  accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0_1 (accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0_1)
     LUT4:I3->O            2   0.275   0.514  accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r1_wd_234<0>1 (accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r1_wd_234<0>)
     LUT2_L:I0->LO         1   0.275   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagelut128 (accel_sort_plb_0/USER_LOGIC_I/sort_i/N131)
     MUXCY:S->O            1   0.334   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_127 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo128)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_128 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo129)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_129 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo130)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_130 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo131)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_131 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo132)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_132 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo133)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_133 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo134)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_134 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo135)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_135 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo136)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_136 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo137)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_137 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo138)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_138 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo139)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_139 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo140)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_140 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo141)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_141 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo142)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_142 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo143)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_143 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo144)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_144 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo145)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_145 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo146)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_146 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo147)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_147 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo148)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_148 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo149)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_149 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo150)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_150 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo151)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_151 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo152)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_152 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo153)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_153 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo154)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_154 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo155)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_155 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo156)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_156 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo157)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_157 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo158)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_158 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo159)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_159 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo160)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_160 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo161)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_161 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo162)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_162 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo163)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_163 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo164)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_164 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo165)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_165 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo166)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_166 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo167)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_167 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo168)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_168 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo169)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_169 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo170)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_170 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo171)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_171 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo172)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_172 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo173)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_173 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo174)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_174 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo175)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_175 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo176)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_176 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo177)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_177 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo178)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_178 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo179)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_179 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo180)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_180 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo181)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_181 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo182)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_182 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo183)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_183 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo184)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_184 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo185)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_185 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo186)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_186 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo187)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_187 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo188)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_188 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo189)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_189 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo190)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_190 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo191)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_191 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo192)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_192 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo193)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_193 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo194)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_194 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo195)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_195 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo196)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_196 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo197)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_197 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo198)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_198 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo199)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_199 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo200)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_200 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo201)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_201 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo202)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_202 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo203)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_203 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo204)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_204 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo205)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_205 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo206)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_206 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo207)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_207 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo208)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_208 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo209)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_209 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo210)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_210 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo211)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_211 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo212)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_212 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo213)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_213 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo214)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_214 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo215)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_215 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo216)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_216 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo217)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_217 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo218)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_218 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo219)
     MUXCY:CI->O           1   0.037   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_219 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo220)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_220 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo221)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_221 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo222)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_222 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo223)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_223 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo224)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_224 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo225)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_225 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo226)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_226 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo227)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_227 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo228)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_228 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo229)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_229 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo230)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_230 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo231)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_231 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo232)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_232 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo233)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_233 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo234)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_234 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo235)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_235 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo236)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_236 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo237)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_237 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo238)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_238 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo239)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_239 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo240)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_240 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo241)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_241 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo242)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_242 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo243)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_243 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo244)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_244 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo245)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_245 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo246)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_246 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo247)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_247 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo248)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_248 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo249)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_249 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo250)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_250 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo251)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_251 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo252)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_252 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo253)
     MUXCY:CI->O           1   0.036   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_253 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo254)
     MUXCY:CI->O          18   0.415   0.611  accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_254 (accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo255)
     LUT4:I2->O          128   0.275   0.944  accel_sort_plb_0/USER_LOGIC_I/sort_i/Ker0 (accel_sort_plb_0/USER_LOGIC_I/sort_i/N01)
     LUT3_L:I0->LO         1   0.275   0.000  accel_sort_plb_0/USER_LOGIC_I/sort_i/wr_data_wd<1> (accel_sort_plb_0/USER_LOGIC_I/sort_i/wr_data_wd<1>)
     FDE:D                     0.208          accel_sort_plb_0/USER_LOGIC_I/sort_i/wr_data_rd_1
    ----------------------------------------
    Total                      9.757ns (7.026ns logic, 2.730ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLB_Clk'
  Total number of paths / destination ports: 2736 / 2539
-------------------------------------------------------------------------
Offset:              3.645ns (Levels of Logic = 4)
  Source:            PLB_abort (PAD)
  Destination:       accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrbterm_i (FF)
  Destination Clock: PLB_Clk rising

  Data Path: PLB_abort to accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrbterm_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            5   0.275   0.564  accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sig_addrphase_abort1 (accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/_n0264<2>)
     LUT4:I0->O            7   0.275   0.563  accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Ker241 (accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/N24)
     LUT2:I1->O            3   0.275   0.415  accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/N501 (accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/N50)
     LUT4:I2->O            1   0.275   0.331  accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrbterm_ns9 (CHOICE1439)
     FDRS:S                    0.536          accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrbterm_i
    ----------------------------------------
    Total                      3.645ns (1.772ns logic, 1.873ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLB_Clk'
  Total number of paths / destination ports: 79 / 79
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/wr_buf_wren (FF)
  Destination:       Sl_wrDAck (PAD)
  Source Clock:      PLB_Clk rising

  Data Path: accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/wr_buf_wren to Sl_wrDAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.370   0.000  accel_sort_plb_0/PLB_IPIF_I/I_SLAVE_ATTACHMENT/wr_buf_wren (Sl_wrDAck)
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 387.20 / 388.32 s | Elapsed : 387.00 / 387.00 s
 
--> 

Total memory usage is 230264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  803 (   0 filtered)
Number of infos    :    3 (   0 filtered)

