
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.129970                       # Number of seconds simulated
sim_ticks                                2129970332500                       # Number of ticks simulated
final_tick                               2129970332500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 517136                       # Simulator instruction rate (inst/s)
host_op_rate                                   671205                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2202968947                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664008                       # Number of bytes of host memory used
host_seconds                                   966.86                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     648963383                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           27936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       443123840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          443151776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        27936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    442071552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       442071552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         13847620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13848493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13814736                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13814736                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              13116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          208042259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             208055375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         13116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            13116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       207548220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            207548220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       207548220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             13116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         208042259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            415603595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13848493                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   13814736                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13848493                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 13814736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              886303552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               456540224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               443151776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            442071552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               6681265                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            865839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            865569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            865764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            865563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            865591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            865580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            865527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            865362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            865271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            865440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           865355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           865476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           865545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           865406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           865685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           865520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            446496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            445693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            445813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            445683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            445713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            445753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            445624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            445584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            445851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            445649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           447196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           445671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           445637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           445604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           445826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           445648                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2129107879500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              13848493                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             13814736                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                13848493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  60005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 207518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 429121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 429121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 429121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 429121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 429121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 429121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 429121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 429121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 429121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 429121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 429121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 429121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 429121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 429120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 429120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 429120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1931200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    695.341640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   505.510007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   385.106834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       217783     11.28%     11.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       203606     10.54%     21.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       124271      6.43%     28.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        92928      4.81%     33.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        91265      4.73%     37.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        78545      4.07%     41.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        91297      4.73%     46.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        83968      4.35%     50.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       947537     49.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1931200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       429120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.271807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.870219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.842890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       429118    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        429120                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       429120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.623418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.608232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.717238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           221603     51.64%     51.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17           147513     34.38%     86.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            60004     13.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        429120                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 189630369250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            449289613000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                69242465000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13693.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32443.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       416.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       214.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    208.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    207.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 12645168                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 6405566                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      76965.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               6897818340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3666277395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             49443036300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            18616393980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         95572832160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         122720341080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6329109600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    353605916490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     35713937760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     238534057170                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           931103067495                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            437.143678                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1843498853000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   4248023500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   40495442000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 975901112250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  93001223250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  240870121000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 775454410500                       # Time in different power states
system.mem_ctrls_1.actEnergy               6890949660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3662626605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             49435203720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            18620168040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         95481865440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         123462644670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6283972800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    353401857060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     35792549760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     238045341900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           931080686865                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            437.133171                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1841987314500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   4171696750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   40456884000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 974631893750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  93210941750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  242506677250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 774992239000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2129970332500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4259940665                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     648963383                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             648962728                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    848                       # Number of float alu accesses
system.cpu.num_func_calls                     2369346                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     15707705                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    648962728                       # number of integer instructions
system.cpu.num_fp_insts                           848                       # number of float instructions
system.cpu.num_int_register_reads          1304344848                       # number of times the integer registers were read
system.cpu.num_int_register_writes          560057856                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1341                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 581                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             95274047                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           257707815                       # number of times the CC registers were written
system.cpu.num_mem_refs                     216142387                       # number of memory refs
system.cpu.num_load_insts                   144433139                       # Number of load instructions
system.cpu.num_store_insts                   71709248                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4259940665                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          18089551                       # Number of branches fetched
system.cpu.op_class::No_OpClass                   160      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 431926300     66.56%     66.56% # Class of executed instruction
system.cpu.op_class::IntMult                   893946      0.14%     66.69% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::FloatAdd                     520      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::MemRead                144433139     22.26%     88.95% # Class of executed instruction
system.cpu.op_class::MemWrite                71709248     11.05%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  648963383                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          13888915                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4095.265912                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           202249396                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13893011                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.557636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         717616500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4095.265912                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3667                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         230035418                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        230035418                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    143950587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       143950587                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     58298809                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       58298809                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     202249396                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        202249396                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    202249396                       # number of overall hits
system.cpu.dcache.overall_hits::total       202249396                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       482569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        482569                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     13410442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     13410442                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     13893011                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13893011                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     13893011                       # number of overall misses
system.cpu.dcache.overall_misses::total      13893011                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  40438189500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40438189500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1146999372000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1146999372000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1187437561500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1187437561500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1187437561500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1187437561500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    144433156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    144433156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     71709251                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     71709251                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    216142407                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    216142407                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    216142407                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    216142407                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003341                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003341                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.187011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.187011                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064277                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064277                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.064277                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064277                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 83797.735661                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83797.735661                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85530.318240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85530.318240                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 85470.137575                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85470.137575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 85470.137575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85470.137575                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     13867461                       # number of writebacks
system.cpu.dcache.writebacks::total          13867461                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       482569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       482569                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     13410442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     13410442                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     13893011                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     13893011                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     13893011                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     13893011                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  39955620500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  39955620500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1133588930000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1133588930000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1173544550500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1173544550500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1173544550500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1173544550500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003341                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003341                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.187011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.187011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.064277                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.064277                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.064277                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.064277                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 82797.735661                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82797.735661                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84530.318240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84530.318240                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84470.137575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84470.137575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84470.137575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84470.137575                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               153                       # number of replacements
system.cpu.icache.tags.tagsinuse           691.555280                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           740207354                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               893                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          828899.612542                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   691.555280                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.337673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.337673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          740                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          740                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.361328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         740209140                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        740209140                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    740207354                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       740207354                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     740207354                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        740207354                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    740207354                       # number of overall hits
system.cpu.icache.overall_hits::total       740207354                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          893                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           893                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          893                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            893                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          893                       # number of overall misses
system.cpu.icache.overall_misses::total           893                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     76037500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76037500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     76037500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76037500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     76037500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76037500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    740208247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    740208247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    740208247                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    740208247                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    740208247                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    740208247                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 85148.376260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85148.376260                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 85148.376260                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85148.376260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 85148.376260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85148.376260                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          153                       # number of writebacks
system.cpu.icache.writebacks::total               153                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          893                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          893                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          893                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          893                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          893                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          893                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     75144500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75144500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     75144500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75144500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     75144500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75144500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84148.376260                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84148.376260                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84148.376260                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84148.376260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84148.376260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84148.376260                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  13815761                       # number of replacements
system.l2.tags.tagsinuse                 32731.816111                       # Cycle average of tags in use
system.l2.tags.total_refs                    13934442                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13848529                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.006204                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                4857602000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.336469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.236200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32729.243442                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998896                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        26651                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 124980413                       # Number of tag accesses
system.l2.tags.data_accesses                124980413                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     13867461                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13867461                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          153                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              153                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              10200                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10200                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          35191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35191                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    20                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 45391                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45411                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   20                       # number of overall hits
system.l2.overall_hits::cpu.data                45391                       # number of overall hits
system.l2.overall_hits::total                   45411                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         13400242                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            13400242                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              873                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       447378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          447378                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 873                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            13847620                       # number of demand (read+write) misses
system.l2.demand_misses::total               13848493                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                873                       # number of overall misses
system.l2.overall_misses::cpu.data           13847620                       # number of overall misses
system.l2.overall_misses::total              13848493                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1113366167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1113366167000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     73594000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73594000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  38862261500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  38862261500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      73594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1152228428500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1152302022500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     73594000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1152228428500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1152302022500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     13867461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13867461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          153                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          153                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       13410442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13410442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       482569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        482569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               893                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          13893011                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13893904                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              893                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         13893011                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13893904                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999239                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.977604                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977604                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.927076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.927076                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.977604                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.996733                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996732                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.977604                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.996733                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996732                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83085.526888                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83085.526888                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84300.114548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84300.114548                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86866.724560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86866.724560                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84300.114548                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83207.686844                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83207.755710                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84300.114548                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83207.686844                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83207.755710                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks             13814736                       # number of writebacks
system.l2.writebacks::total                  13814736                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data     13400242                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       13400242                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          873                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       447378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       447378                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       13847620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13848493                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      13847620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13848493                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 979363747000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 979363747000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     64864000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64864000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  34388481500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34388481500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     64864000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1013752228500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1013817092500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     64864000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1013752228500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1013817092500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.977604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.927076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.927076                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.977604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.996733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996732                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.977604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.996733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996732                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73085.526888                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73085.526888                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74300.114548                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74300.114548                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76866.724560                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76866.724560                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74300.114548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73207.686844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73207.755710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74300.114548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73207.686844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73207.755710                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      27663478                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13814985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             448251                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     13814736                       # Transaction distribution
system.membus.trans_dist::CleanEvict              249                       # Transaction distribution
system.membus.trans_dist::ReadExReq          13400242                       # Transaction distribution
system.membus.trans_dist::ReadExResp         13400242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        448251                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41511971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     41511971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41511971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    885223328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    885223328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               885223328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13848493                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13848493    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13848493                       # Request fanout histogram
system.membus.reqLayer2.occupancy         55292953000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        45208980000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     27782972                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     13889068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            776                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          776                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2129970332500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            483462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     27682197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          153                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13410442                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13410442                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           893                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       482569                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     41674937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41676876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    888335104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              888368576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13815761                       # Total snoops (count)
system.tol2bus.snoopTraffic                 442071552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         27709665                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005295                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               27708888    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    777      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27709665                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        20825293000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            893000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13893011000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
