aaa
prefetching
prefetch
bus
misses
cache
pverify
topopt
miss
pref
vict
victim
aa
pws
invalidation
prefetched
sharing
cpu
lpd
aaaaaa
rdex
latency
prefetches
locusroute
multiprocessor
mowry
caches
conflict
water
prefetcher
restr
shared
restructuring
restructured
compiler
exclusive
subsystem
np
wrex
multiprocessors
aaaa
invalidated
uniprocessor
progress
invalidate
workloads
utilization
speedups
contention
cycles
memory
rate
coherency
latencies
conflicts
processor
predicting
oracle
accesses
degradations
hit
rates
speedup
instruction
saturated
uniprocessors
kb
workload
lockup
false
bdpa
traffic
cycle
traces
instructions
speeds
demand
induced
interconnect
emulate
associative
locality
processors
simulations
splash
execution
adjusted
simulate
architectures
effectiveness
gupta
architecture
src
million
private
invalidations
mode
strategy
dash
programmer
viable
unnecessary
architectural
throughput
utilizations
distance
normalized
pinpoint
directed
charlie
caused
access
transfer
ranged
invalidates
mr
references
invalidating
molecules
coverage
forgiving
saturation
cpus
locus
attack
read
bottlenecked
exacerbate
baer
hits
slowest
configuration
predictor
mapped
crummey
mellor
effective
bandwidth
tracing
barriers
drawbacks
hide
transaction
strategies
load
stall
wider
caching
reads
sensitive
trace
preloading
increased
eliminates
whalley
slowdowns
microarchitectures
aren
improvements
protocol
hardware
illinois
overhead
sources
bottleneck
loads
stanford
tags
hiding
kbyte
lowers
bars
superscalar
percent
five
targets
simulated
lookup
placement
indicative
aaa aaa
miss rate
aa aa
cpu miss
non sharing
invalidation misses
data bus
victim cache
bus latency0
aaa aaaaaa
aaaaaa aaa
prefetch distance
cpu misses
shared data
bus latency
progress misses
total miss
prefetch induced
relative execution
conflict misses
execution time
exclusive prefetching
sharing misses
memory subsystem
data sharing
pverify topopt
false sharing
miss rates
write shared
memory latency
cache line
victim caches
prefetching strategy
aaaa aa
pref vict
np vict
aa aaaa
prefetching algorithm
prefetching algorithms
bus based
invalidate operations
bus operation
sharing traffic
cache prefetching
mowry et
bus utilization
prefetch strategy
prefetched aaa
locusroute mp3d
unnecessary invalidate
sharing miss
sharing prefetched
restructured programs
bus demand
lpd vict
directed prefetching
cycle data
prefetch algorithm
prefetching strategies
without prefetching
shared memory
adjusted cpu
exclusive prefetch
induced conflict
bus speeds
induced conflicts
basic prefetching
shared mode
data prefetching
transfer latency
compiler algorithm
prefetched prefetch
water pverify
np pref
prefetch access
aaa non
rdex pws
prefetched invalidated
prefetch misses
invalidated prefetched
programmer directed
five workloads
vict pref
topopt relative
based multiprocessor
compiler directed
compiler based
data restructuring
processor locality
memory architecture
high memory
time relative
direct mapped
al 23
memory latencies
associative cache
victim caching
src data
pref restr
misses represent
bus operations
aa aaa
prefetching invalidation
prefetch accesses
predicting invalidation
miss predictor
predicting non
processor utilization
data transfer
based prefetching
cache coherency
based shared
line victim
cycle bus
aaa aaa aaa
cpu miss rate
prefetch in progress
data bus latency0
aa aa aa
aaa aaaaaa aaa
aaaaaa aaa aaa
total miss rate
relative execution time
data bus latency
aaa aaa aaaaaa
non sharing misses
aa aaaa aa
bus latency0 850
bus latency0 750
mowry et al
aa aa aaaa
write shared data
non sharing prefetched
prefetched aaa aaa
bus latency0 600
sharing not prefetched
effectiveness of prefetching
prefetch induced conflicts
adjusted cpu miss
aaaa aa aa
time relative execution
prefetch induced conflict
compiler directed prefetching
mowry and gupta
data transfer latency
execution time relative
bus based multiprocessor
pverify topopt relative
invalidated not prefetched
locusroute mp3d water
unnecessary invalidate operations
normalized to np
aaa non sharing
aaa aaa non
topopt relative execution
sources of cpu
pverify and topopt
water pverify topopt
invalidated prefetched prefetch
caused by prefetching
sharing prefetched invalidated
increasing the prefetch
number of prefetch
et al 23
predicting non sharing
prefetching invalidation misses
sharing miss rate
np vict pref
cycle data bus
range of bus
predicting invalidation misses
execution times relative
data sharing problem
problem of unnecessary
shared data restructuring
line victim cache
cpu miss rates
vict pref vict
execution time figure
bus based multiprocessors
high memory latency
prefetching more effective
range of memory
architectural and compiler
split transaction bus
shared memory multiprocessors
total execution time
restructuring shared data
data sharing traffic
prefetched aa aa
np pref np
use of exclusive
wrex prefetching strategy
aaa invalidated prefetched
uniprocessors and multiprocessors
problem of prefetch
cache in exclusive
sensitivity to memory
based shared data
pref vict lpd
additional conflict misses
pref and pws
compiler based shared
pref np vict
