
*** Running vivado
    with args -log rtl_ddr3_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rtl_ddr3_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source rtl_ddr3_top.tcl -notrace
Command: synth_design -top rtl_ddr3_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19988
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1834.449 ; gain = 406.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rtl_ddr3_top' [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/rtl_ddr3_top.sv:12]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0' [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.runs/synth_1/.Xil/Vivado-17716-ECEB-3022-01/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_0' (0#1) [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.runs/synth_1/.Xil/Vivado-17716-ECEB-3022-01/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sdcard_init' [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/sdcard_init.sv:19]
	Parameter MAX_RAM_ADDRESS bound to: 27'b000000000111111111111111111 
	Parameter SDHC bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SdCardCtrl' [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/SDCard.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'SdCardCtrl' (0#1) [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/SDCard.vhd:196]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/sdcard_init.sv:118]
WARNING: [Synth 8-6090] variable 'byte_counter_x' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/sdcard_init.sv:149]
WARNING: [Synth 8-6090] variable 'byte_counter_x' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/sdcard_init.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'sdcard_init' (0#1) [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/sdcard_init.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ram_reader' [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/ram_reader.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'ram_reader' (0#1) [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/ram_reader.sv:8]
WARNING: [Synth 8-689] width (32) of port connection 'read_data_out' does not match port width (16) of module 'ram_reader' [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/rtl_ddr3_top.sv:165]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/hex_driver.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'rtl_ddr3_top' (0#1) [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/sources_1/imports/rtl_ddr3_src/rtl_ddr3_top.sv:12]
WARNING: [Synth 8-7129] Port LED[15] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module rtl_ddr3_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1937.152 ; gain = 509.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1937.152 ; gain = 509.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1937.152 ; gain = 509.285
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1937.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc:331]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc:332]
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc:335]
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc:336]
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc:337]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc:382]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc:383]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc:386]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc:387]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc:388]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc:389]
Finished Parsing XDC File [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/rtl_ddr3_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.srcs/constrs_1/imports/rtl_ddr3_src/urbana_ddr3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rtl_ddr3_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rtl_ddr3_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2017.531 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2017.531 ; gain = 589.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2017.531 ; gain = 589.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  c:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 98).
Applied set_property KEEP_HIERARCHY = SOFT for u_mig_7series_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2017.531 ; gain = 589.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2017.531 ; gain = 589.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 3     
	  10 Input  128 Bit        Muxes := 1     
	   3 Input  128 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	  10 Input   64 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 6     
	  20 Input   48 Bit        Muxes := 2     
	  20 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	  20 Input   16 Bit        Muxes := 2     
	   7 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 6     
	  20 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 19    
	  10 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 23    
	   3 Input    5 Bit        Muxes := 1     
	  20 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 18    
	  20 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 1     
	  20 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	  20 Input    1 Bit        Muxes := 17    
	   2 Input    1 Bit        Muxes := 34    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design rtl_ddr3_top has port hex_segA[7] driven by constant 1
WARNING: [Synth 8-3917] design rtl_ddr3_top has port hex_segB[7] driven by constant 1
WARNING: [Synth 8-7129] Port LED[15] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module rtl_ddr3_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module rtl_ddr3_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2017.531 ; gain = 589.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|SdCardCtrl  | getCmdResponse_v | 32x1          | LUT            | 
|SdCardCtrl  | doDeselect_v     | 32x1          | LUT            | 
|SdCardCtrl  | cs_bo            | 32x1          | LUT            | 
|SdCardCtrl  | getCmdResponse_v | 32x1          | LUT            | 
|SdCardCtrl  | doDeselect_v     | 32x1          | LUT            | 
|SdCardCtrl  | cs_bo            | 32x1          | LUT            | 
+------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2017.531 ; gain = 589.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2021.535 ; gain = 593.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2039.641 ; gain = 611.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2039.641 ; gain = 611.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2039.641 ; gain = 611.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2039.641 ; gain = 611.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2039.641 ; gain = 611.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2039.641 ; gain = 611.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2039.641 ; gain = 611.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mig_7series_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |mig_7series |     1|
|2     |CARRY4      |    22|
|3     |LUT1        |     8|
|4     |LUT2        |    55|
|5     |LUT3        |    52|
|6     |LUT4        |    74|
|7     |LUT5        |   159|
|8     |LUT6        |   217|
|9     |MUXF7       |    16|
|10    |FDRE        |   476|
|11    |FDSE        |    16|
|12    |IBUF        |    19|
|13    |OBUF        |    30|
|14    |OBUFT       |    15|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2039.641 ; gain = 611.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2039.641 ; gain = 531.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2039.641 ; gain = 611.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2042.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2046.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d0a68214
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2046.160 ; gain = 983.148
INFO: [Common 17-1381] The checkpoint 'C:/Users/sjasi3/ECE385_FP/RTL_DDR3/RTL_DDR3.runs/synth_1/rtl_ddr3_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rtl_ddr3_top_utilization_synth.rpt -pb rtl_ddr3_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 15:30:02 2024...
