

================================================================
== Vivado HLS Report for 'reduce'
================================================================
* Date:           Tue Mar  2 23:01:33 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.962|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   27|   27|   27|   27|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_reduce_1_fu_172  |reduce_1  |    7|    7|    7|    7|   none  |
        |grp_reduce_1_fu_180  |reduce_1  |    7|    7|    7|    7|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 2  |    8|    8|         2|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     77|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    196|    536|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    101|
|Register         |        -|      -|    241|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    437|    714|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      1|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+----+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E| FF | LUT |
    +---------------------+----------+---------+-------+----+-----+
    |grp_reduce_1_fu_172  |reduce_1  |        0|      0|  98|  268|
    |grp_reduce_1_fu_180  |reduce_1  |        0|      0|  98|  268|
    +---------------------+----------+---------+-------+----+-----+
    |Total                |          |        0|      0| 196|  536|
    +---------------------+----------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_return                        |     +    |      0|  0|  25|          18|          18|
    |i_3_fu_194_p2                    |     +    |      0|  0|  12|           3|           1|
    |i_4_fu_230_p2                    |     +    |      0|  0|  12|           3|           1|
    |ap_condition_285                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_290                 |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_188_p2              |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_fu_224_p2               |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state6_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |tmp_20_t_fu_236_p2               |    xor   |      0|  0|   4|           3|           4|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  77|          36|          35|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  41|          8|    1|          8|
    |i2_reg_148         |   9|          2|    3|          6|
    |i_reg_124          |   9|          2|    3|          6|
    |left_0_V_reg_135   |  21|          4|   18|         72|
    |right_0_V_reg_159  |  21|          4|   18|         72|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 101|         20|   43|        164|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |grp_reduce_1_fu_172_ap_start_reg  |   1|   0|    1|          0|
    |grp_reduce_1_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |i2_reg_148                        |   3|   0|    3|          0|
    |i_3_reg_369                       |   3|   0|    3|          0|
    |i_4_reg_405                       |   3|   0|    3|          0|
    |i_reg_124                         |   3|   0|    3|          0|
    |left_0_V_reg_135                  |  18|   0|   18|          0|
    |left_3_V_1_fu_48                  |  18|   0|   18|          0|
    |left_3_V_2_fu_52                  |  18|   0|   18|          0|
    |left_3_V_3_fu_56                  |  18|   0|   18|          0|
    |left_3_V_fu_44                    |  18|   0|   18|          0|
    |p_Val2_7_reg_462                  |  18|   0|   18|          0|
    |p_Val2_s_reg_457                  |  18|   0|   18|          0|
    |right_0_V_reg_159                 |  18|   0|   18|          0|
    |right_3_V_1_fu_64                 |  18|   0|   18|          0|
    |right_3_V_2_fu_68                 |  18|   0|   18|          0|
    |right_3_V_3_fu_72                 |  18|   0|   18|          0|
    |right_3_V_fu_60                   |  18|   0|   18|          0|
    |tmp_22_reg_413                    |   2|   0|    2|          0|
    |tmp_reg_374                       |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 241|   0|  241|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    reduce    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    reduce    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    reduce    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    reduce    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    reduce    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    reduce    | return value |
|ap_return   | out |   18| ap_ctrl_hs |    reduce    | return value |
|x_0_V_read  |  in |   18|   ap_none  |  x_0_V_read  |    scalar    |
|x_1_V_read  |  in |   18|   ap_none  |  x_1_V_read  |    scalar    |
|x_2_V_read  |  in |   18|   ap_none  |  x_2_V_read  |    scalar    |
|x_3_V_read  |  in |   18|   ap_none  |  x_3_V_read  |    scalar    |
|x_4_V_read  |  in |   18|   ap_none  |  x_4_V_read  |    scalar    |
|x_5_V_read  |  in |   18|   ap_none  |  x_5_V_read  |    scalar    |
|x_6_V_read  |  in |   18|   ap_none  |  x_6_V_read  |    scalar    |
|x_7_V_read  |  in |   18|   ap_none  |  x_7_V_read  |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

