// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Block_codeRepl62_pro (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        status_i,
        status_o,
        status_o_ap_vld,
        width,
        height,
        num_set,
        compressed_out,
        in_pixel0_TDATA,
        in_pixel0_TVALID,
        in_pixel0_TREADY,
        in_pixel0_TLAST,
        in_pixel1_TDATA,
        in_pixel1_TVALID,
        in_pixel1_TREADY,
        in_pixel1_TLAST,
        in_pixel2_TDATA,
        in_pixel2_TVALID,
        in_pixel2_TREADY,
        in_pixel2_TLAST,
        in_pixel3_TDATA,
        in_pixel3_TVALID,
        in_pixel3_TREADY,
        in_pixel3_TLAST,
        out_pixel0_TDATA,
        out_pixel0_TVALID,
        out_pixel0_TREADY,
        out_pixel0_TLAST,
        in_weight0_TLAST,
        in_weight0_TVALID,
        in_weight0_TREADY,
        in_weight0_TDATA,
        compressed_in
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_state4 = 22'd8;
parameter    ap_ST_fsm_state5 = 22'd16;
parameter    ap_ST_fsm_state6 = 22'd32;
parameter    ap_ST_fsm_state7 = 22'd64;
parameter    ap_ST_fsm_state8 = 22'd128;
parameter    ap_ST_fsm_state9 = 22'd256;
parameter    ap_ST_fsm_state10 = 22'd512;
parameter    ap_ST_fsm_pp1_stage0 = 22'd1024;
parameter    ap_ST_fsm_pp1_stage1 = 22'd2048;
parameter    ap_ST_fsm_state60 = 22'd4096;
parameter    ap_ST_fsm_state61 = 22'd8192;
parameter    ap_ST_fsm_state62 = 22'd16384;
parameter    ap_ST_fsm_state63 = 22'd32768;
parameter    ap_ST_fsm_state64 = 22'd65536;
parameter    ap_ST_fsm_state65 = 22'd131072;
parameter    ap_ST_fsm_state66 = 22'd262144;
parameter    ap_ST_fsm_state67 = 22'd524288;
parameter    ap_ST_fsm_state68 = 22'd1048576;
parameter    ap_ST_fsm_state69 = 22'd2097152;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] status_i;
output  [31:0] status_o;
output   status_o_ap_vld;
input  [31:0] width;
input  [31:0] height;
input  [31:0] num_set;
input  [0:0] compressed_out;
input  [15:0] in_pixel0_TDATA;
input   in_pixel0_TVALID;
output   in_pixel0_TREADY;
input  [0:0] in_pixel0_TLAST;
input  [15:0] in_pixel1_TDATA;
input   in_pixel1_TVALID;
output   in_pixel1_TREADY;
input  [0:0] in_pixel1_TLAST;
input  [15:0] in_pixel2_TDATA;
input   in_pixel2_TVALID;
output   in_pixel2_TREADY;
input  [0:0] in_pixel2_TLAST;
input  [15:0] in_pixel3_TDATA;
input   in_pixel3_TVALID;
output   in_pixel3_TREADY;
input  [0:0] in_pixel3_TLAST;
output  [15:0] out_pixel0_TDATA;
output   out_pixel0_TVALID;
input   out_pixel0_TREADY;
output  [0:0] out_pixel0_TLAST;
input  [0:0] in_weight0_TLAST;
input   in_weight0_TVALID;
output   in_weight0_TREADY;
input  [15:0] in_weight0_TDATA;
input  [0:0] compressed_in;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] status_o;
reg status_o_ap_vld;
reg in_pixel0_TREADY;
reg in_pixel1_TREADY;
reg in_pixel2_TREADY;
reg in_pixel3_TREADY;
reg in_weight0_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_pixel0_TDATA_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter15;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln256_reg_4443;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter14_reg;
reg   [0:0] tmp_3_reg_5307;
reg   [0:0] rd_zeros0_0_load_reg_5311;
wire   [0:0] icmp_ln288_fu_3717_p2;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter14;
wire    ap_block_pp1_stage1;
reg    in_pixel1_TDATA_blk_n;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] grp_fu_1213_p2;
wire   [0:0] icmp_ln314_fu_2726_p2;
reg    in_pixel2_TDATA_blk_n;
wire   [0:0] grp_fu_1218_p2;
wire   [0:0] icmp_ln340_fu_2876_p2;
reg    in_pixel3_TDATA_blk_n;
wire   [0:0] grp_fu_1223_p2;
wire   [0:0] icmp_ln366_fu_3026_p2;
reg    out_pixel0_TDATA_blk_n;
reg    ap_enable_reg_pp1_iter18;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter18_reg;
reg   [0:0] icmp_ln509_reg_4650;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter18_reg;
reg   [0:0] icmp_ln512_reg_4418;
reg   [0:0] tmp_66_reg_5354;
reg   [0:0] tmp_66_reg_5354_pp1_iter18_reg;
reg   [0:0] icmp_ln517_reg_5362;
reg   [0:0] icmp_ln517_reg_5362_pp1_iter18_reg;
reg    ap_enable_reg_pp1_iter19;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter19_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter19_reg;
reg   [0:0] tmp_66_reg_5354_pp1_iter19_reg;
reg   [0:0] wr_zeros_0_load_1_reg_5358;
reg   [0:0] wr_zeros_0_load_1_reg_5358_pp1_iter18_reg;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state69;
reg    in_weight0_TDATA_blk_n;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln241_fu_2101_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln235_fu_1938_p2;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln229_fu_1775_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln223_fu_1612_p2;
reg   [31:0] status_load_2_reg_974;
reg   [31:0] psum_buf_r_1_reg_983;
reg   [31:0] psum_buf_r_1_reg_983_pp1_iter1_reg;
wire    ap_block_state11_pp1_stage0_iter0;
wire    ap_block_state13_pp1_stage0_iter1;
wire    ap_block_state15_pp1_stage0_iter2;
wire    ap_block_state17_pp1_stage0_iter3;
wire    ap_block_state19_pp1_stage0_iter4;
wire    ap_block_state21_pp1_stage0_iter5;
wire    ap_block_state23_pp1_stage0_iter6;
wire    ap_block_state25_pp1_stage0_iter7;
wire    ap_block_state27_pp1_stage0_iter8;
wire    ap_block_state29_pp1_stage0_iter9;
wire    ap_block_state31_pp1_stage0_iter10;
wire    ap_block_state33_pp1_stage0_iter11;
wire    ap_block_state35_pp1_stage0_iter12;
wire    ap_block_state37_pp1_stage0_iter13;
wire    ap_block_state39_pp1_stage0_iter14;
reg    ap_predicate_op1055_read_state41;
reg    ap_predicate_op1064_read_state41;
reg    ap_block_state41_pp1_stage0_iter15;
wire    ap_block_state43_pp1_stage0_iter16;
wire    ap_block_state45_pp1_stage0_iter17;
wire    ap_block_state47_pp1_stage0_iter18;
wire    ap_block_state49_pp1_stage0_iter19;
reg    ap_predicate_op1179_write_state49;
reg    ap_predicate_op1180_write_state49;
reg    ap_predicate_op1182_write_state49;
reg    ap_predicate_op1183_write_state49;
reg    ap_block_state49_io;
wire    ap_block_state51_pp1_stage0_iter20;
wire    ap_block_state53_pp1_stage0_iter21;
wire    ap_block_state55_pp1_stage0_iter22;
wire    ap_block_state57_pp1_stage0_iter23;
wire    ap_block_state59_pp1_stage0_iter24;
reg    ap_block_pp1_stage0_11001;
reg   [31:0] psum_buf_r_1_reg_983_pp1_iter2_reg;
reg   [31:0] psum_buf_r_1_reg_983_pp1_iter3_reg;
reg   [31:0] psum_buf_r_1_reg_983_pp1_iter4_reg;
reg   [31:0] psum_buf_r_1_reg_983_pp1_iter5_reg;
reg   [31:0] psum_buf_r_1_reg_983_pp1_iter6_reg;
reg   [31:0] i7_0_reg_994;
reg   [15:0] i0_2_reg_1006;
wire   [15:0] grp_fu_1122_p2;
reg   [15:0] reg_1376;
reg    ap_enable_reg_pp1_iter9;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter8_reg;
reg   [0:0] icmp_ln421_reg_4499;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter8_reg;
reg    ap_enable_reg_pp1_iter21;
reg    ap_predicate_op459_read_state12;
reg    ap_predicate_op467_read_state12;
reg    ap_predicate_op476_read_state12;
reg    ap_predicate_op505_read_state12;
reg    ap_predicate_op513_read_state12;
reg    ap_predicate_op522_read_state12;
reg    ap_predicate_op551_read_state12;
reg    ap_predicate_op559_read_state12;
reg    ap_predicate_op568_read_state12;
reg    ap_block_state12_pp1_stage1_iter0;
wire    ap_block_state14_pp1_stage1_iter1;
wire    ap_block_state16_pp1_stage1_iter2;
wire    ap_block_state18_pp1_stage1_iter3;
wire    ap_block_state20_pp1_stage1_iter4;
wire    ap_block_state22_pp1_stage1_iter5;
wire    ap_block_state24_pp1_stage1_iter6;
wire    ap_block_state26_pp1_stage1_iter7;
wire    ap_block_state28_pp1_stage1_iter8;
wire    ap_block_state30_pp1_stage1_iter9;
wire    ap_block_state32_pp1_stage1_iter10;
wire    ap_block_state34_pp1_stage1_iter11;
wire    ap_block_state36_pp1_stage1_iter12;
wire    ap_block_state38_pp1_stage1_iter13;
reg    ap_predicate_op1036_read_state40;
reg    ap_block_state40_pp1_stage1_iter14;
wire    ap_block_state42_pp1_stage1_iter15;
wire    ap_block_state44_pp1_stage1_iter16;
wire    ap_block_state46_pp1_stage1_iter17;
wire    ap_block_state48_pp1_stage1_iter18;
reg    ap_predicate_op1170_write_state48;
reg    ap_predicate_op1173_write_state48;
reg    ap_predicate_op1176_write_state48;
reg    ap_block_state48_io;
wire    ap_block_state50_pp1_stage1_iter19;
reg    ap_predicate_op1187_write_state50;
reg    ap_block_state50_io;
wire    ap_block_state52_pp1_stage1_iter20;
wire    ap_block_state54_pp1_stage1_iter21;
wire    ap_block_state56_pp1_stage1_iter22;
wire    ap_block_state58_pp1_stage1_iter23;
reg    ap_block_pp1_stage1_11001;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter21_reg;
wire   [15:0] grp_fu_1126_p2;
reg   [15:0] reg_1381;
reg    ap_enable_reg_pp1_iter13;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter12_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter12_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter14_reg;
wire    ap_CS_fsm_state61;
reg   [0:0] wr_zeros_0_load_reg_5493;
wire   [31:0] grp_fu_1055_p1;
reg   [31:0] reg_1391;
reg    ap_enable_reg_pp1_iter17;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter17_reg;
reg   [0:0] tmp_66_reg_5354_pp1_iter17_reg;
reg   [0:0] wr_zeros_0_load_1_reg_5358_pp1_iter17_reg;
wire    ap_CS_fsm_state66;
wire   [15:0] grp_fu_1396_p3;
reg   [15:0] reg_1404;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter13_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter13_reg;
reg   [15:0] reg_1404_pp1_iter15_reg;
reg   [15:0] reg_1404_pp1_iter16_reg;
reg   [15:0] reg_1404_pp1_iter17_reg;
reg   [15:0] reg_1404_pp1_iter18_reg;
reg    ap_block_state1;
reg   [31:0] status_read_reg_3991;
wire   [8:0] i_fu_1418_p2;
wire    ap_CS_fsm_state2;
wire  signed [31:0] add_ln210_fu_1440_p2;
reg  signed [31:0] add_ln210_reg_4304;
wire    ap_CS_fsm_state3;
wire   [31:0] mul_ln210_fu_1557_p2;
reg   [31:0] mul_ln210_reg_4309;
wire    ap_CS_fsm_state4;
wire   [31:0] add_ln209_fu_1561_p2;
wire    ap_CS_fsm_state5;
wire   [31:0] shl_ln427_fu_1567_p2;
reg   [31:0] shl_ln427_reg_4322;
wire   [31:0] sub_ln509_fu_1577_p2;
reg   [31:0] sub_ln509_reg_4327;
wire   [31:0] add_ln512_fu_1582_p2;
reg   [31:0] add_ln512_reg_4332;
wire   [31:0] mul_ln536_fu_1587_p2;
reg   [31:0] mul_ln536_reg_4337;
wire   [31:0] add_ln16_fu_1591_p2;
reg   [31:0] add_ln16_reg_4342;
wire   [31:0] add_ln256_fu_1596_p2;
reg   [31:0] add_ln256_reg_4352;
wire   [31:0] set_idx_fu_1606_p2;
reg   [31:0] set_idx_reg_4360;
wire    ap_CS_fsm_state6;
wire    regslice_both_out_pixel0_data_U_apdone_blk;
wire   [3:0] j_fu_1618_p2;
reg    ap_block_state7;
wire   [3:0] j_1_fu_1781_p2;
reg    ap_block_state8;
wire   [3:0] j_2_fu_1944_p2;
reg    ap_block_state9;
reg    ap_block_state10;
wire   [3:0] j_3_fu_2107_p2;
wire   [31:0] add_ln246_fu_2264_p2;
reg   [15:0] bias_pkt_data_reg_4403;
wire   [31:0] psum_buf_rd_addr_fu_2275_p2;
reg   [31:0] psum_buf_rd_addr_reg_4408;
wire   [0:0] icmp_ln262_fu_2280_p2;
reg   [0:0] icmp_ln262_reg_4413;
wire   [0:0] icmp_ln512_fu_2286_p2;
wire   [31:0] add_ln256_1_fu_2291_p2;
reg   [31:0] add_ln256_1_reg_4422;
reg   [15:0] i1_1_1_reg_4427;
reg   [15:0] i2_1_1_reg_4436;
wire   [0:0] icmp_ln256_fu_2309_p2;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter1_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter2_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter3_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter4_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter5_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter6_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter7_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter9_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter10_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter11_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter15_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter16_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter17_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter20_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter22_reg;
reg   [0:0] icmp_ln256_reg_4443_pp1_iter23_reg;
reg   [15:0] i2_0_load_reg_4469;
reg   [15:0] i3_0_load_reg_4476;
wire   [63:0] zext_ln394_fu_2342_p1;
reg   [63:0] zext_ln394_reg_4483;
reg   [63:0] zext_ln394_reg_4483_pp1_iter1_reg;
reg   [63:0] zext_ln394_reg_4483_pp1_iter2_reg;
reg   [63:0] zext_ln394_reg_4483_pp1_iter3_reg;
reg   [63:0] zext_ln394_reg_4483_pp1_iter4_reg;
wire   [0:0] icmp_ln421_fu_2348_p2;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter1_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter2_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter3_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter4_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter5_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter6_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter7_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter9_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter10_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter11_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter12_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter13_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter14_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter15_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter16_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter17_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter18_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter19_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter20_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter21_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter22_reg;
reg   [0:0] icmp_ln421_reg_4499_pp1_iter23_reg;
wire   [0:0] icmp_ln427_fu_2353_p2;
reg   [0:0] icmp_ln427_reg_4507;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter1_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter2_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter3_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter4_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter5_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter6_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter7_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter8_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter9_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter10_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter11_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter12_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter13_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter14_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter15_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter16_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter17_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter18_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter19_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter20_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter21_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter22_reg;
reg   [0:0] icmp_ln427_reg_4507_pp1_iter23_reg;
wire   [15:0] bitcast_ln434_fu_2362_p1;
wire   [15:0] bitcast_ln434_1_fu_2377_p1;
reg   [15:0] tmp_81_reg_4525;
reg   [15:0] tmp_81_reg_4525_pp1_iter1_reg;
wire   [15:0] bitcast_ln436_fu_2402_p1;
wire   [15:0] bitcast_ln436_1_fu_2417_p1;
reg   [15:0] tmp_84_reg_4540;
reg   [15:0] tmp_84_reg_4540_pp1_iter1_reg;
wire   [15:0] bitcast_ln442_fu_2442_p1;
wire   [15:0] bitcast_ln442_1_fu_2457_p1;
reg   [15:0] tmp_87_reg_4555;
reg   [15:0] tmp_87_reg_4555_pp1_iter1_reg;
wire   [15:0] trunc_ln448_fu_2472_p1;
reg   [15:0] trunc_ln448_reg_4560;
reg   [15:0] tmp_89_reg_4565;
reg   [15:0] tmp_90_reg_4570;
reg   [15:0] tmp_90_reg_4570_pp1_iter1_reg;
wire   [15:0] bitcast_ln450_fu_2506_p1;
wire   [15:0] bitcast_ln450_1_fu_2521_p1;
reg   [15:0] tmp_93_reg_4585;
reg   [15:0] tmp_93_reg_4585_pp1_iter1_reg;
wire   [15:0] bitcast_ln456_fu_2546_p1;
wire   [15:0] bitcast_ln456_1_fu_2561_p1;
reg   [15:0] tmp_96_reg_4600;
reg   [15:0] tmp_96_reg_4600_pp1_iter1_reg;
wire   [15:0] trunc_ln462_fu_2576_p1;
reg   [15:0] trunc_ln462_reg_4605;
reg   [15:0] tmp_98_reg_4610;
reg   [15:0] tmp_99_reg_4615;
reg   [15:0] tmp_99_reg_4615_pp1_iter1_reg;
wire   [15:0] bitcast_ln464_fu_2610_p1;
wire   [15:0] bitcast_ln464_1_fu_2625_p1;
reg   [15:0] tmp_102_reg_4630;
reg   [15:0] tmp_102_reg_4630_pp1_iter1_reg;
wire   [15:0] bitcast_ln470_fu_2650_p1;
wire   [15:0] bitcast_ln470_1_fu_2665_p1;
reg   [15:0] tmp_105_reg_4645;
reg   [15:0] tmp_105_reg_4645_pp1_iter1_reg;
wire   [0:0] icmp_ln509_fu_2680_p2;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter1_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter2_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter3_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter4_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter5_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter6_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter7_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter8_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter9_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter10_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter11_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter15_reg;
reg   [0:0] icmp_ln509_reg_4650_pp1_iter16_reg;
wire   [31:0] add_ln569_fu_2685_p2;
reg   [31:0] add_ln569_reg_4654;
wire   [31:0] i_1_fu_2702_p2;
reg   [31:0] i_1_reg_4659;
wire   [31:0] add_ln269_fu_2708_p2;
reg   [31:0] add_ln269_reg_4664;
reg   [0:0] tmp_5_reg_4669;
reg   [0:0] rd_zeros1_0_load_reg_4673;
reg   [0:0] icmp_ln314_reg_4677;
wire   [31:0] val_V_1_fu_2846_p3;
reg   [31:0] val_V_1_reg_4681;
reg   [0:0] tmp_7_reg_4686;
reg   [0:0] rd_zeros2_0_load_reg_4690;
reg   [0:0] icmp_ln340_reg_4694;
wire   [31:0] val_V_2_fu_2996_p3;
reg   [31:0] val_V_2_reg_4698;
reg   [0:0] tmp_9_reg_4703;
reg   [0:0] rd_zeros3_0_load_reg_4707;
reg   [0:0] icmp_ln366_reg_4711;
wire   [9:0] tmp_V_7_fu_3046_p1;
reg   [9:0] tmp_V_7_reg_4715;
wire   [0:0] isNeg_3_fu_3060_p3;
reg   [0:0] isNeg_3_reg_4720;
wire  signed [5:0] ush_3_fu_3078_p3;
reg  signed [5:0] ush_3_reg_4725;
wire   [15:0] psum_fifo0_0_2_q0;
reg   [15:0] rd_data0_0_2_reg_4731;
wire   [15:0] psum_fifo0_1_2_q0;
reg   [15:0] rd_data0_1_2_reg_4736;
wire   [15:0] bitcast_ln448_fu_3096_p1;
wire   [15:0] bitcast_ln448_1_fu_3100_p1;
wire   [15:0] bitcast_ln462_fu_3104_p1;
wire   [15:0] bitcast_ln462_1_fu_3108_p1;
reg   [15:0] i1_2_1_reg_4761;
reg   [15:0] i2_2_1_reg_4768;
reg    ap_enable_reg_pp1_iter1;
wire   [15:0] grp_fu_1138_p2;
reg   [15:0] tmp_19_reg_4782;
wire   [15:0] grp_fu_1142_p2;
reg   [15:0] tmp_20_reg_4787;
wire   [15:0] bitcast_ln434_2_fu_3240_p1;
wire   [15:0] grp_fu_1146_p2;
reg   [15:0] tmp_23_reg_4797;
wire   [15:0] grp_fu_1150_p2;
reg   [15:0] tmp_24_reg_4802;
wire   [15:0] bitcast_ln436_2_fu_3244_p1;
wire   [15:0] grp_fu_1154_p2;
reg   [15:0] tmp_28_reg_4812;
wire   [15:0] grp_fu_1158_p2;
reg   [15:0] tmp_29_reg_4817;
wire   [15:0] bitcast_ln442_2_fu_3248_p1;
wire   [15:0] bitcast_ln448_2_fu_3252_p1;
wire   [15:0] grp_fu_1162_p2;
reg   [15:0] tmp_37_reg_4832;
wire   [15:0] grp_fu_1166_p2;
reg   [15:0] tmp_38_reg_4837;
wire   [15:0] bitcast_ln450_2_fu_3256_p1;
wire   [15:0] grp_fu_1170_p2;
reg   [15:0] tmp_42_reg_4847;
wire   [15:0] grp_fu_1174_p2;
reg   [15:0] tmp_43_reg_4852;
wire   [15:0] bitcast_ln456_2_fu_3260_p1;
wire   [15:0] bitcast_ln462_2_fu_3264_p1;
wire   [15:0] grp_fu_1178_p2;
reg   [15:0] tmp_51_reg_4867;
wire   [15:0] grp_fu_1182_p2;
reg   [15:0] tmp_52_reg_4872;
wire   [15:0] bitcast_ln464_2_fu_3268_p1;
wire   [15:0] grp_fu_1186_p2;
reg   [15:0] tmp_56_reg_4882;
wire   [15:0] grp_fu_1190_p2;
reg   [15:0] tmp_57_reg_4887;
wire   [15:0] bitcast_ln470_2_fu_3272_p1;
reg   [15:0] tmp_33_reg_4902;
reg    ap_enable_reg_pp1_iter2;
reg   [15:0] tmp_34_reg_4907;
reg   [15:0] tmp_47_reg_4912;
reg   [15:0] tmp_48_reg_4917;
wire   [15:0] psum_fifo0_2_2_q0;
reg   [15:0] rd_data0_2_2_reg_4922;
reg   [15:0] tmp_22_reg_4927;
reg    ap_enable_reg_pp1_iter3;
reg   [15:0] tmp_22_reg_4927_pp1_iter4_reg;
reg   [15:0] tmp_26_reg_4932;
reg   [15:0] tmp_26_reg_4932_pp1_iter4_reg;
reg   [15:0] tmp_31_reg_4937;
reg   [15:0] tmp_31_reg_4937_pp1_iter4_reg;
reg   [15:0] tmp_36_reg_4942;
reg   [15:0] tmp_36_reg_4942_pp1_iter4_reg;
reg   [15:0] tmp_40_reg_4947;
reg   [15:0] tmp_40_reg_4947_pp1_iter4_reg;
reg   [15:0] tmp_45_reg_4952;
reg   [15:0] tmp_45_reg_4952_pp1_iter4_reg;
reg   [15:0] tmp_50_reg_4957;
reg   [15:0] tmp_50_reg_4957_pp1_iter4_reg;
reg   [15:0] tmp_54_reg_4962;
reg   [15:0] tmp_54_reg_4962_pp1_iter4_reg;
reg   [15:0] tmp_59_reg_4967;
reg   [15:0] tmp_59_reg_4967_pp1_iter4_reg;
wire   [15:0] grp_fu_1062_p2;
reg   [15:0] tmp_61_reg_4972;
wire   [15:0] grp_fu_1066_p2;
reg   [15:0] tmp_21_reg_4977;
reg    ap_enable_reg_pp1_iter4;
wire   [15:0] grp_fu_1070_p2;
reg   [15:0] tmp_25_reg_4982;
wire   [15:0] grp_fu_1074_p2;
reg   [15:0] tmp_30_reg_4987;
wire   [15:0] grp_fu_1078_p2;
reg   [15:0] tmp_39_reg_4992;
wire   [15:0] grp_fu_1082_p2;
reg   [15:0] tmp_44_reg_4997;
wire   [15:0] grp_fu_1086_p2;
reg   [15:0] tmp_53_reg_5002;
wire   [15:0] grp_fu_1090_p2;
reg   [15:0] tmp_58_reg_5007;
reg   [15:0] tmp_35_reg_5012;
reg   [15:0] tmp_49_reg_5017;
wire   [15:0] psum_fifo0_3_2_q0;
reg   [15:0] rd_data0_3_2_reg_5027;
reg    ap_enable_reg_pp1_iter5;
reg   [15:0] tmp_62_reg_5032;
wire   [63:0] zext_ln392_fu_3287_p1;
reg   [63:0] zext_ln392_reg_5037;
reg   [63:0] zext_ln392_reg_5037_pp1_iter7_reg;
reg   [63:0] zext_ln392_reg_5037_pp1_iter8_reg;
reg   [63:0] zext_ln392_reg_5037_pp1_iter9_reg;
reg   [63:0] zext_ln392_reg_5037_pp1_iter10_reg;
reg   [63:0] zext_ln392_reg_5037_pp1_iter11_reg;
reg   [63:0] zext_ln392_reg_5037_pp1_iter12_reg;
reg   [63:0] zext_ln392_reg_5037_pp1_iter13_reg;
reg   [63:0] zext_ln392_reg_5037_pp1_iter14_reg;
reg   [63:0] zext_ln392_reg_5037_pp1_iter15_reg;
reg   [63:0] zext_ln392_reg_5037_pp1_iter16_reg;
reg   [63:0] zext_ln392_reg_5037_pp1_iter17_reg;
reg   [63:0] zext_ln392_reg_5037_pp1_iter18_reg;
reg   [63:0] zext_ln392_reg_5037_pp1_iter19_reg;
wire   [63:0] zext_ln393_fu_3294_p1;
reg   [63:0] zext_ln393_reg_5042;
reg   [63:0] zext_ln393_reg_5042_pp1_iter7_reg;
reg   [63:0] zext_ln393_reg_5042_pp1_iter8_reg;
reg   [63:0] zext_ln393_reg_5042_pp1_iter9_reg;
reg   [63:0] zext_ln393_reg_5042_pp1_iter10_reg;
reg   [63:0] zext_ln393_reg_5042_pp1_iter11_reg;
reg   [63:0] zext_ln393_reg_5042_pp1_iter12_reg;
reg   [63:0] zext_ln393_reg_5042_pp1_iter13_reg;
reg   [63:0] zext_ln393_reg_5042_pp1_iter14_reg;
reg   [63:0] zext_ln393_reg_5042_pp1_iter15_reg;
reg   [63:0] zext_ln393_reg_5042_pp1_iter16_reg;
reg   [63:0] zext_ln393_reg_5042_pp1_iter17_reg;
reg   [63:0] zext_ln393_reg_5042_pp1_iter18_reg;
reg   [63:0] zext_ln393_reg_5042_pp1_iter19_reg;
wire   [15:0] psum_fifo0_1_0_q0;
reg   [15:0] rd_data0_1_0_reg_5077;
reg    ap_enable_reg_pp1_iter6;
wire   [15:0] psum_fifo0_1_1_q0;
reg   [15:0] rd_data0_1_1_reg_5082;
wire   [15:0] psum_fifo0_2_0_q0;
reg   [15:0] rd_data0_2_0_reg_5087;
wire   [15:0] psum_fifo0_2_1_q0;
reg   [15:0] rd_data0_2_1_reg_5092;
wire   [15:0] psum_fifo0_3_0_q0;
reg   [15:0] rd_data0_3_0_reg_5097;
wire   [15:0] psum_fifo0_3_1_q0;
reg   [15:0] rd_data0_3_1_reg_5102;
reg   [15:0] psum1_0_reg_5107;
reg   [15:0] tmp_27_reg_5112;
reg   [15:0] tmp_32_reg_5117;
reg   [15:0] tmp_41_reg_5122;
reg   [15:0] tmp_46_reg_5127;
wire   [15:0] grp_fu_1094_p2;
reg   [15:0] tmp_55_reg_5132;
wire   [15:0] grp_fu_1098_p2;
reg   [15:0] tmp_60_reg_5137;
reg   [15:0] psum2_0_reg_5147;
reg    ap_enable_reg_pp1_iter7;
reg   [15:0] psum3_0_reg_5152;
wire   [63:0] zext_ln479_fu_3309_p1;
reg   [63:0] zext_ln479_reg_5157;
reg   [63:0] zext_ln479_reg_5157_pp1_iter8_reg;
reg   [63:0] zext_ln479_reg_5157_pp1_iter9_reg;
reg   [63:0] zext_ln479_reg_5157_pp1_iter10_reg;
reg   [63:0] zext_ln479_reg_5157_pp1_iter11_reg;
reg   [63:0] zext_ln479_reg_5157_pp1_iter12_reg;
reg   [63:0] zext_ln479_reg_5157_pp1_iter13_reg;
reg   [63:0] zext_ln479_reg_5157_pp1_iter14_reg;
reg   [63:0] zext_ln479_reg_5157_pp1_iter15_reg;
reg   [63:0] zext_ln479_reg_5157_pp1_iter16_reg;
reg   [63:0] zext_ln479_reg_5157_pp1_iter17_reg;
reg   [63:0] zext_ln479_reg_5157_pp1_iter18_reg;
reg   [63:0] zext_ln479_reg_5157_pp1_iter19_reg;
reg   [63:0] zext_ln479_reg_5157_pp1_iter20_reg;
reg   [63:0] zext_ln479_reg_5157_pp1_iter21_reg;
wire   [15:0] select_ln262_fu_3368_p3;
reg   [15:0] select_ln262_reg_5164;
wire   [15:0] grp_fu_1102_p2;
reg   [15:0] tmp_63_reg_5169;
reg    ap_enable_reg_pp1_iter8;
wire   [15:0] grp_fu_1106_p2;
reg   [15:0] psum1_1_reg_5174;
wire   [15:0] grp_fu_1110_p2;
reg   [15:0] psum1_2_reg_5179;
wire   [15:0] grp_fu_1114_p2;
reg   [15:0] psum2_1_reg_5184;
wire   [15:0] grp_fu_1118_p2;
reg   [15:0] psum2_2_reg_5189;
reg   [15:0] psum3_2_reg_5194;
wire   [63:0] zext_ln480_fu_3459_p1;
reg   [63:0] zext_ln480_reg_5199;
reg   [63:0] zext_ln480_reg_5199_pp1_iter10_reg;
reg   [63:0] zext_ln480_reg_5199_pp1_iter11_reg;
reg   [63:0] zext_ln480_reg_5199_pp1_iter12_reg;
reg   [63:0] zext_ln480_reg_5199_pp1_iter13_reg;
reg   [63:0] zext_ln480_reg_5199_pp1_iter14_reg;
reg   [63:0] zext_ln480_reg_5199_pp1_iter15_reg;
reg   [63:0] zext_ln480_reg_5199_pp1_iter16_reg;
reg   [63:0] zext_ln480_reg_5199_pp1_iter17_reg;
reg   [63:0] zext_ln480_reg_5199_pp1_iter18_reg;
reg   [63:0] zext_ln480_reg_5199_pp1_iter19_reg;
reg   [63:0] zext_ln480_reg_5199_pp1_iter20_reg;
reg   [63:0] zext_ln480_reg_5199_pp1_iter21_reg;
reg   [63:0] zext_ln480_reg_5199_pp1_iter22_reg;
reg   [63:0] zext_ln480_reg_5199_pp1_iter23_reg;
wire   [63:0] zext_ln481_fu_3466_p1;
reg   [63:0] zext_ln481_reg_5204;
reg   [63:0] zext_ln481_reg_5204_pp1_iter10_reg;
reg   [63:0] zext_ln481_reg_5204_pp1_iter11_reg;
reg   [63:0] zext_ln481_reg_5204_pp1_iter12_reg;
reg   [63:0] zext_ln481_reg_5204_pp1_iter13_reg;
reg   [63:0] zext_ln481_reg_5204_pp1_iter14_reg;
reg   [63:0] zext_ln481_reg_5204_pp1_iter15_reg;
reg   [63:0] zext_ln481_reg_5204_pp1_iter16_reg;
reg   [63:0] zext_ln481_reg_5204_pp1_iter17_reg;
reg   [63:0] zext_ln481_reg_5204_pp1_iter18_reg;
reg   [63:0] zext_ln481_reg_5204_pp1_iter19_reg;
reg   [63:0] zext_ln481_reg_5204_pp1_iter20_reg;
reg   [63:0] zext_ln481_reg_5204_pp1_iter21_reg;
reg   [63:0] zext_ln481_reg_5204_pp1_iter22_reg;
reg   [63:0] zext_ln481_reg_5204_pp1_iter23_reg;
reg   [15:0] tmp_64_reg_5210;
reg    ap_enable_reg_pp1_iter10;
reg   [15:0] i0_0_load_reg_5216;
wire   [15:0] trunc_ln420_fu_3581_p1;
reg   [15:0] trunc_ln420_reg_5223;
reg   [15:0] tmp_70_reg_5228;
reg   [15:0] tmp_70_reg_5228_pp1_iter14_reg;
reg   [15:0] tmp_71_reg_5233;
reg   [15:0] tmp_71_reg_5233_pp1_iter14_reg;
reg   [15:0] tmp_71_reg_5233_pp1_iter15_reg;
wire   [15:0] bitcast_ln422_fu_3615_p1;
reg   [15:0] tmp_73_reg_5243;
reg   [15:0] tmp_74_reg_5248;
reg   [15:0] tmp_74_reg_5248_pp1_iter14_reg;
reg   [15:0] tmp_74_reg_5248_pp1_iter15_reg;
wire   [15:0] bitcast_ln428_fu_3650_p1;
reg   [15:0] tmp_77_reg_5258;
reg   [15:0] tmp_78_reg_5263;
reg   [15:0] tmp_78_reg_5263_pp1_iter14_reg;
reg   [15:0] tmp_78_reg_5263_pp1_iter15_reg;
wire   [15:0] bitcast_ln420_fu_3675_p1;
reg   [15:0] i0_1_1_reg_5273;
reg   [15:0] i0_2_1_load_reg_5280;
wire   [15:0] bitcast_ln422_1_fu_3688_p1;
wire   [15:0] bitcast_ln428_1_fu_3692_p1;
reg   [0:0] cur0_last_V_1_reg_5297;
reg   [0:0] cur0_last_V_1_reg_5297_pp1_iter15_reg;
reg   [0:0] cur0_last_V_1_reg_5297_pp1_iter16_reg;
wire   [0:0] grp_fu_1228_p2;
reg   [0:0] tmp_3_reg_5307_pp1_iter15_reg;
reg   [0:0] tmp_3_reg_5307_pp1_iter16_reg;
reg   [0:0] rd_zeros0_0_load_reg_5311_pp1_iter15_reg;
reg   [0:0] rd_zeros0_0_load_reg_5311_pp1_iter16_reg;
wire   [15:0] bitcast_ln420_1_fu_3704_p1;
wire   [15:0] grp_fu_1194_p2;
reg   [15:0] tmp_8_reg_5320;
reg   [15:0] tmp_8_reg_5320_pp1_iter15_reg;
wire   [15:0] grp_fu_1198_p2;
reg   [15:0] tmp_14_reg_5325;
reg   [15:0] tmp_14_reg_5325_pp1_iter15_reg;
reg   [0:0] cur0_last_V_2_reg_5330;
reg   [0:0] cur0_last_V_2_reg_5330_pp1_iter16_reg;
reg   [0:0] cur0_last_V_2_reg_5330_pp1_iter17_reg;
reg   [0:0] icmp_ln288_reg_5335;
reg   [0:0] icmp_ln288_reg_5335_pp1_iter16_reg;
reg   [0:0] icmp_ln288_reg_5335_pp1_iter17_reg;
reg   [0:0] cur0_last_V_3_reg_5339;
reg   [0:0] cur0_last_V_3_reg_5339_pp1_iter16_reg;
reg   [0:0] cur0_last_V_3_reg_5339_pp1_iter17_reg;
wire   [31:0] val_V_fu_3837_p3;
reg   [31:0] val_V_reg_5344;
reg   [15:0] tmp_s_reg_5349;
reg   [15:0] tmp_s_reg_5349_pp1_iter16_reg;
reg   [0:0] tmp_66_reg_5354_pp1_iter16_reg;
reg   [0:0] wr_zeros_0_load_1_reg_5358_pp1_iter16_reg;
wire   [0:0] icmp_ln517_fu_3850_p2;
reg   [0:0] icmp_ln517_reg_5362_pp1_iter16_reg;
reg   [0:0] icmp_ln517_reg_5362_pp1_iter17_reg;
wire   [15:0] bitcast_ln420_2_fu_3889_p1;
wire   [15:0] grp_fu_1202_p2;
reg   [15:0] tmp_10_reg_5371;
wire   [15:0] bitcast_ln422_2_fu_3893_p1;
wire   [15:0] grp_fu_1206_p2;
reg   [15:0] tmp_15_reg_5381;
wire   [15:0] bitcast_ln428_2_fu_3897_p1;
reg   [15:0] tmp_1_reg_5391;
reg    ap_enable_reg_pp1_iter16;
reg   [15:0] tmp_6_reg_5396;
reg   [15:0] tmp_6_reg_5396_pp1_iter18_reg;
reg   [15:0] tmp_6_reg_5396_pp1_iter19_reg;
reg   [15:0] tmp_12_reg_5401;
reg   [15:0] tmp_12_reg_5401_pp1_iter18_reg;
reg   [15:0] tmp_17_reg_5406;
reg   [15:0] tmp_17_reg_5406_pp1_iter18_reg;
wire   [15:0] grp_fu_1130_p2;
reg   [15:0] tmp_11_reg_5411;
wire   [15:0] grp_fu_1134_p2;
reg   [15:0] tmp_16_reg_5416;
reg   [15:0] tmp_4_reg_5421;
wire   [15:0] grp_fu_1058_p1;
reg   [0:0] cur0_last_V_load_3_reg_5441;
wire   [15:0] psum_fifo0_0_0_q0;
reg   [15:0] rd_data0_0_0_reg_5461;
reg    ap_enable_reg_pp1_iter20;
wire   [15:0] psum_fifo0_0_1_q0;
reg   [15:0] rd_data0_0_1_reg_5466;
reg   [15:0] tmp_13_reg_5471;
reg   [15:0] tmp_18_reg_5476;
wire   [15:0] psum0_1_2_fu_3922_p3;
reg   [15:0] psum0_1_2_reg_5481;
wire   [15:0] psum0_2_2_fu_3929_p3;
reg   [15:0] psum0_2_2_reg_5487;
wire    ap_CS_fsm_state60;
wire   [15:0] cur_data_fu_3944_p3;
wire   [31:0] add_ln210_2_fu_3952_p2;
reg    ap_block_state69_io;
reg    ap_block_pp1_stage1_subdone;
reg    ap_block_pp1_stage0_subdone;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_condition_pp1_exit_iter14_state39;
reg    ap_enable_reg_pp1_iter22;
reg    ap_enable_reg_pp1_iter23;
reg    ap_enable_reg_pp1_iter24;
reg   [8:0] psum_fifo0_0_0_address0;
reg    psum_fifo0_0_0_ce0;
reg    psum_fifo0_0_0_we0;
wire   [8:0] psum_fifo0_0_0_address1;
reg    psum_fifo0_0_0_ce1;
reg    psum_fifo0_0_0_we1;
reg   [8:0] psum_fifo0_0_1_address0;
reg    psum_fifo0_0_1_ce0;
reg    psum_fifo0_0_1_we0;
wire   [8:0] psum_fifo0_0_1_address1;
reg    psum_fifo0_0_1_ce1;
reg    psum_fifo0_0_1_we1;
reg   [8:0] psum_fifo0_0_2_address0;
reg    psum_fifo0_0_2_ce0;
reg    psum_fifo0_0_2_we0;
wire   [8:0] psum_fifo0_0_2_address1;
reg    psum_fifo0_0_2_ce1;
reg    psum_fifo0_0_2_we1;
reg   [8:0] psum_fifo0_1_0_address0;
reg    psum_fifo0_1_0_ce0;
reg    psum_fifo0_1_0_we0;
wire   [8:0] psum_fifo0_1_0_address1;
reg    psum_fifo0_1_0_ce1;
reg    psum_fifo0_1_0_we1;
reg   [8:0] psum_fifo0_1_1_address0;
reg    psum_fifo0_1_1_ce0;
reg    psum_fifo0_1_1_we0;
reg   [15:0] psum_fifo0_1_1_d0;
reg   [8:0] psum_fifo0_1_2_address0;
reg    psum_fifo0_1_2_ce0;
reg    psum_fifo0_1_2_we0;
reg   [15:0] psum_fifo0_1_2_d0;
reg   [8:0] psum_fifo0_2_0_address0;
reg    psum_fifo0_2_0_ce0;
reg    psum_fifo0_2_0_we0;
reg   [15:0] psum_fifo0_2_0_d0;
reg   [8:0] psum_fifo0_2_1_address0;
reg    psum_fifo0_2_1_ce0;
reg    psum_fifo0_2_1_we0;
reg   [15:0] psum_fifo0_2_1_d0;
reg   [8:0] psum_fifo0_2_2_address0;
reg    psum_fifo0_2_2_ce0;
reg    psum_fifo0_2_2_we0;
reg   [15:0] psum_fifo0_2_2_d0;
reg   [8:0] psum_fifo0_3_0_address0;
reg    psum_fifo0_3_0_ce0;
reg    psum_fifo0_3_0_we0;
reg   [15:0] psum_fifo0_3_0_d0;
reg   [8:0] psum_fifo0_3_1_address0;
reg    psum_fifo0_3_1_ce0;
reg    psum_fifo0_3_1_we0;
reg   [15:0] psum_fifo0_3_1_d0;
reg   [8:0] psum_fifo0_3_2_address0;
reg    psum_fifo0_3_2_ce0;
reg    psum_fifo0_3_2_we0;
wire   [8:0] psum_fifo0_3_2_address1;
reg    psum_fifo0_3_2_ce1;
reg    psum_fifo0_3_2_we1;
wire   [15:0] psum_fifo0_3_2_d1;
wire   [15:0] psum_buf0_address0;
reg    psum_buf0_ce0;
wire   [15:0] psum_buf0_q0;
reg   [15:0] psum_buf0_address1;
reg    psum_buf0_ce1;
reg    psum_buf0_we1;
reg   [8:0] i_0_i_reg_875;
wire   [0:0] icmp_ln193_fu_1412_p2;
reg   [31:0] status_load_1_reg_886;
reg   [31:0] indvars_iv_reg_896;
reg   [31:0] psum_buf_r_0_reg_906;
reg   [31:0] set_idx_0_reg_918;
reg   [3:0] p_133_rec_reg_930;
wire   [0:0] icmp_ln210_fu_1601_p2;
reg   [3:0] p_234_rec_reg_941;
reg   [3:0] p_335_rec_reg_952;
reg   [3:0] p_436_rec_reg_963;
reg   [31:0] ap_phi_mux_status_load_2_phi_fu_977_p4;
reg   [31:0] ap_phi_mux_psum_buf_r_1_phi_fu_986_p4;
reg   [31:0] ap_phi_mux_i7_0_phi_fu_998_p4;
reg   [15:0] ap_phi_mux_i0_2_phi_fu_1009_p10;
wire   [15:0] ap_phi_reg_pp1_iter0_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter1_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter2_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter3_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter4_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter5_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter6_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter7_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter8_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter9_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter10_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter11_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter12_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter13_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter14_i0_2_reg_1006;
reg   [15:0] ap_phi_reg_pp1_iter15_i0_2_reg_1006;
reg   [15:0] ap_phi_mux_cur0_0_3_phi_fu_1026_p4;
wire   [15:0] ap_phi_reg_pp1_iter15_cur0_0_3_reg_1023;
reg   [15:0] ap_phi_mux_cur0_0_4_phi_fu_1037_p12;
reg   [15:0] ap_phi_reg_pp1_iter15_cur0_0_4_reg_1034;
wire   [15:0] ap_phi_reg_pp1_iter0_cur0_0_4_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter1_cur0_0_4_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter2_cur0_0_4_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter3_cur0_0_4_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter4_cur0_0_4_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter5_cur0_0_4_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter6_cur0_0_4_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter7_cur0_0_4_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter8_cur0_0_4_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter9_cur0_0_4_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter10_cur0_0_4_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter11_cur0_0_4_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter12_cur0_0_4_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter13_cur0_0_4_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter14_cur0_0_4_reg_1034;
wire   [63:0] zext_ln195_fu_1424_p1;
wire   [63:0] zext_ln263_fu_3301_p1;
wire   [63:0] zext_ln552_fu_3566_p1;
wire   [63:0] zext_ln535_fu_3571_p1;
reg   [31:0] rd_zero_cnt3_1_fu_238;
wire   [31:0] rd_zero_cnt3_fu_3020_p2;
wire   [31:0] val_V_3_fu_3186_p3;
reg   [31:0] rd_zero_cnt2_1_fu_242;
wire   [31:0] rd_zero_cnt2_fu_2870_p2;
reg   [31:0] rd_zero_cnt1_1_fu_246;
wire   [31:0] rd_zero_cnt1_fu_2720_p2;
reg   [31:0] rd_zero_cnt0_1_fu_250;
wire   [31:0] rd_zero_cnt0_fu_3711_p2;
reg   [0:0] rd_zeros3_0_fu_254;
reg   [0:0] rd_zeros2_0_fu_258;
reg   [0:0] rd_zeros1_0_fu_262;
reg   [0:0] rd_zeros0_0_fu_266;
reg   [31:0] psum_buf_wr_addr_4_fu_270;
wire   [31:0] grp_fu_1333_p3;
reg   [31:0] wr_zero_cnt_1_fu_274;
wire   [31:0] wr_zero_cnt_fu_3859_p2;
reg   [15:0] i0_0_fu_278;
reg   [15:0] ap_sig_allocacmp_i0_0_load;
reg   [15:0] i0_1_fu_282;
reg   [15:0] ap_sig_allocacmp_i0_1_1;
reg   [15:0] i1_0_fu_286;
reg   [15:0] i1_1_fu_290;
reg   [15:0] ap_sig_allocacmp_i1_1_1;
reg   [15:0] i2_0_fu_294;
reg   [15:0] i2_1_fu_298;
reg   [15:0] ap_sig_allocacmp_i2_1_1;
reg   [15:0] i3_0_fu_302;
reg   [15:0] ap_sig_allocacmp_i3_0_load;
reg   [15:0] i3_1_fu_306;
reg   [15:0] psum0_1_1_fu_310;
reg   [15:0] psum0_2_1_fu_314;
reg   [15:0] psum1_1_1_fu_318;
wire   [15:0] psum1_1_2_fu_3423_p3;
reg   [15:0] psum1_2_1_fu_322;
wire   [15:0] psum1_2_2_fu_3430_p3;
reg   [15:0] psum2_1_1_fu_326;
wire   [15:0] psum2_1_2_fu_3437_p3;
reg   [15:0] psum2_2_1_fu_330;
wire   [15:0] psum2_2_2_fu_3444_p3;
reg   [15:0] psum3_1_1_fu_334;
wire   [15:0] psum3_1_2_fu_3451_p3;
reg   [15:0] psum3_2_1_fu_338;
wire   [15:0] psum3_2_2_fu_3554_p3;
reg   [0:0] wr_zeros_0_fu_342;
reg   [15:0] i0_2_1_fu_346;
reg   [15:0] ap_sig_allocacmp_i0_2_1_load;
reg   [0:0] cur0_last_V_fu_350;
reg   [15:0] i1_2_fu_354;
reg   [15:0] i2_2_fu_358;
reg   [15:0] i3_2_fu_362;
reg   [143:0] w0_0_fu_366;
wire   [143:0] w0_0_1_fu_1764_p2;
reg   [143:0] w0_1_fu_370;
wire   [143:0] w0_1_1_fu_1927_p2;
reg   [143:0] w0_2_fu_374;
wire   [143:0] w0_2_1_fu_2090_p2;
reg   [143:0] w0_3_fu_378;
wire   [143:0] w0_3_1_fu_2253_p2;
reg   [31:0] rd_addr_0_0_fu_382;
wire   [31:0] rd_addr_0_fu_3331_p3;
reg   [31:0] ap_sig_allocacmp_rd_addr_0_0_load_1;
reg   [31:0] rd_addr_1_0_fu_386;
wire   [31:0] rd_addr_1_fu_3350_p3;
reg   [31:0] ap_sig_allocacmp_rd_addr_1_0_load_1;
reg   [31:0] rd_addr_2_0_fu_390;
wire   [31:0] rd_addr_2_fu_3212_p3;
reg   [31:0] ap_sig_allocacmp_rd_addr_2_0_load_1;
reg   [31:0] wr_addr_0_0_fu_394;
wire   [31:0] wr_addr_0_fu_3389_p3;
reg   [31:0] ap_sig_allocacmp_wr_addr_0_0_load_1;
reg   [31:0] wr_addr_1_0_fu_398;
wire   [31:0] wr_addr_1_fu_3489_p3;
reg   [31:0] wr_addr_2_0_fu_402;
wire   [31:0] wr_addr_2_fu_3508_p3;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp1_stage1_01001;
wire    ap_CS_fsm_state67;
reg   [15:0] grp_fu_1062_p0;
reg   [15:0] grp_fu_1062_p1;
reg   [15:0] grp_fu_1066_p0;
reg   [15:0] grp_fu_1066_p1;
reg   [15:0] grp_fu_1070_p0;
reg   [15:0] grp_fu_1070_p1;
reg   [15:0] grp_fu_1074_p0;
reg   [15:0] grp_fu_1074_p1;
reg   [15:0] grp_fu_1078_p0;
reg   [15:0] grp_fu_1078_p1;
reg   [15:0] grp_fu_1082_p0;
reg   [15:0] grp_fu_1082_p1;
reg   [15:0] grp_fu_1086_p0;
reg   [15:0] grp_fu_1086_p1;
reg   [15:0] grp_fu_1090_p0;
reg   [15:0] grp_fu_1090_p1;
reg   [15:0] grp_fu_1094_p0;
reg   [15:0] grp_fu_1094_p1;
reg   [15:0] grp_fu_1098_p0;
reg   [15:0] grp_fu_1098_p1;
reg   [15:0] grp_fu_1102_p0;
reg   [15:0] grp_fu_1102_p1;
reg   [15:0] grp_fu_1106_p0;
reg   [15:0] grp_fu_1106_p1;
reg   [15:0] grp_fu_1110_p0;
reg   [15:0] grp_fu_1110_p1;
reg   [15:0] grp_fu_1114_p0;
reg   [15:0] grp_fu_1114_p1;
reg   [15:0] grp_fu_1118_p0;
reg   [15:0] grp_fu_1118_p1;
reg   [15:0] grp_fu_1122_p0;
reg   [15:0] grp_fu_1122_p1;
reg   [15:0] grp_fu_1126_p0;
reg   [15:0] grp_fu_1126_p1;
reg   [15:0] grp_fu_1130_p0;
reg   [15:0] grp_fu_1130_p1;
reg   [15:0] grp_fu_1138_p0;
reg   [15:0] grp_fu_1138_p1;
reg   [15:0] grp_fu_1142_p0;
reg   [15:0] grp_fu_1142_p1;
reg   [15:0] grp_fu_1146_p0;
reg   [15:0] grp_fu_1146_p1;
reg   [15:0] grp_fu_1150_p0;
reg   [15:0] grp_fu_1150_p1;
reg   [15:0] grp_fu_1154_p0;
reg   [15:0] grp_fu_1154_p1;
reg   [15:0] grp_fu_1158_p0;
reg   [15:0] grp_fu_1158_p1;
reg   [15:0] grp_fu_1162_p0;
reg   [15:0] grp_fu_1162_p1;
reg   [15:0] grp_fu_1166_p0;
reg   [15:0] grp_fu_1166_p1;
reg   [15:0] grp_fu_1170_p0;
reg   [15:0] grp_fu_1170_p1;
reg   [15:0] grp_fu_1174_p0;
reg   [15:0] grp_fu_1174_p1;
reg   [15:0] grp_fu_1178_p0;
reg   [15:0] grp_fu_1178_p1;
reg   [15:0] grp_fu_1182_p0;
reg   [15:0] grp_fu_1182_p1;
reg   [15:0] grp_fu_1186_p0;
reg   [15:0] grp_fu_1186_p1;
reg   [15:0] grp_fu_1190_p0;
reg   [15:0] grp_fu_1190_p1;
reg   [15:0] grp_fu_1194_p0;
reg   [15:0] grp_fu_1194_p1;
reg   [15:0] grp_fu_1198_p0;
reg   [15:0] grp_fu_1198_p1;
reg   [15:0] grp_fu_1202_p0;
reg   [15:0] grp_fu_1202_p1;
reg   [15:0] grp_fu_1206_p0;
reg   [15:0] grp_fu_1206_p1;
reg   [15:0] grp_fu_1213_p0;
reg   [15:0] grp_fu_1218_p0;
wire   [0:0] grp_fu_1322_p2;
wire   [31:0] grp_fu_1327_p2;
wire  signed [31:0] add_ln210_fu_1440_p1;
wire  signed [31:0] mul_ln210_fu_1557_p0;
wire  signed [31:0] shl_ln427_fu_1567_p0;
wire  signed [31:0] shl_ln509_fu_1572_p0;
wire   [31:0] shl_ln509_fu_1572_p2;
wire  signed [31:0] sub_ln509_fu_1577_p1;
wire  signed [31:0] mul_ln536_fu_1587_p0;
wire  signed [31:0] mul_ln536_fu_1587_p1;
wire  signed [31:0] add_ln16_fu_1591_p1;
wire   [7:0] shl_ln2_fu_1632_p3;
wire   [7:0] empty_38_fu_1640_p2;
wire   [15:0] bitcast_ln225_fu_1628_p1;
wire   [0:0] icmp_ln225_fu_1646_p2;
wire   [7:0] sub_ln225_fu_1656_p2;
wire   [7:0] select_ln225_fu_1662_p3;
wire   [7:0] select_ln225_2_fu_1678_p3;
wire   [7:0] select_ln225_1_fu_1670_p3;
wire   [7:0] sub_ln225_1_fu_1686_p2;
wire   [143:0] zext_ln225_fu_1652_p1;
wire   [143:0] zext_ln225_1_fu_1692_p1;
wire   [143:0] shl_ln225_fu_1704_p2;
reg   [143:0] tmp_65_fu_1710_p4;
wire   [143:0] zext_ln225_2_fu_1696_p1;
wire   [143:0] zext_ln225_3_fu_1700_p1;
wire   [143:0] shl_ln225_1_fu_1728_p2;
wire   [143:0] lshr_ln225_fu_1734_p2;
wire   [143:0] and_ln225_fu_1740_p2;
wire   [143:0] xor_ln225_fu_1746_p2;
wire   [143:0] select_ln225_3_fu_1720_p3;
wire   [143:0] and_ln225_1_fu_1752_p2;
wire   [143:0] and_ln225_2_fu_1758_p2;
wire   [7:0] shl_ln3_fu_1795_p3;
wire   [7:0] empty_36_fu_1803_p2;
wire   [15:0] bitcast_ln231_fu_1791_p1;
wire   [0:0] icmp_ln231_fu_1809_p2;
wire   [7:0] sub_ln231_fu_1819_p2;
wire   [7:0] select_ln231_fu_1825_p3;
wire   [7:0] select_ln231_2_fu_1841_p3;
wire   [7:0] select_ln231_1_fu_1833_p3;
wire   [7:0] sub_ln231_1_fu_1849_p2;
wire   [143:0] zext_ln231_fu_1815_p1;
wire   [143:0] zext_ln231_1_fu_1855_p1;
wire   [143:0] shl_ln231_fu_1867_p2;
reg   [143:0] tmp_67_fu_1873_p4;
wire   [143:0] zext_ln231_2_fu_1859_p1;
wire   [143:0] zext_ln231_3_fu_1863_p1;
wire   [143:0] shl_ln231_1_fu_1891_p2;
wire   [143:0] lshr_ln231_fu_1897_p2;
wire   [143:0] and_ln231_fu_1903_p2;
wire   [143:0] xor_ln231_fu_1909_p2;
wire   [143:0] select_ln231_3_fu_1883_p3;
wire   [143:0] and_ln231_1_fu_1915_p2;
wire   [143:0] and_ln231_2_fu_1921_p2;
wire   [7:0] shl_ln4_fu_1958_p3;
wire   [7:0] empty_34_fu_1966_p2;
wire   [15:0] bitcast_ln237_fu_1954_p1;
wire   [0:0] icmp_ln237_fu_1972_p2;
wire   [7:0] sub_ln237_fu_1982_p2;
wire   [7:0] select_ln237_fu_1988_p3;
wire   [7:0] select_ln237_2_fu_2004_p3;
wire   [7:0] select_ln237_1_fu_1996_p3;
wire   [7:0] sub_ln237_1_fu_2012_p2;
wire   [143:0] zext_ln237_fu_1978_p1;
wire   [143:0] zext_ln237_1_fu_2018_p1;
wire   [143:0] shl_ln237_fu_2030_p2;
reg   [143:0] tmp_69_fu_2036_p4;
wire   [143:0] zext_ln237_2_fu_2022_p1;
wire   [143:0] zext_ln237_3_fu_2026_p1;
wire   [143:0] shl_ln237_1_fu_2054_p2;
wire   [143:0] lshr_ln237_fu_2060_p2;
wire   [143:0] and_ln237_fu_2066_p2;
wire   [143:0] xor_ln237_fu_2072_p2;
wire   [143:0] select_ln237_3_fu_2046_p3;
wire   [143:0] and_ln237_1_fu_2078_p2;
wire   [143:0] and_ln237_2_fu_2084_p2;
wire   [7:0] shl_ln5_fu_2121_p3;
wire   [7:0] empty_32_fu_2129_p2;
wire   [15:0] bitcast_ln243_fu_2117_p1;
wire   [0:0] icmp_ln243_fu_2135_p2;
wire   [7:0] sub_ln243_fu_2145_p2;
wire   [7:0] select_ln243_fu_2151_p3;
wire   [7:0] select_ln243_2_fu_2167_p3;
wire   [7:0] select_ln243_1_fu_2159_p3;
wire   [7:0] sub_ln243_1_fu_2175_p2;
wire   [143:0] zext_ln243_fu_2141_p1;
wire   [143:0] zext_ln243_1_fu_2181_p1;
wire   [143:0] shl_ln243_fu_2193_p2;
reg   [143:0] tmp_75_fu_2199_p4;
wire   [143:0] zext_ln243_2_fu_2185_p1;
wire   [143:0] zext_ln243_3_fu_2189_p1;
wire   [143:0] shl_ln243_1_fu_2217_p2;
wire   [143:0] lshr_ln243_fu_2223_p2;
wire   [143:0] and_ln243_fu_2229_p2;
wire   [143:0] xor_ln243_fu_2235_p2;
wire   [143:0] select_ln243_3_fu_2209_p3;
wire   [143:0] and_ln243_1_fu_2241_p2;
wire   [143:0] and_ln243_2_fu_2247_p2;
wire  signed [31:0] icmp_ln421_fu_2348_p1;
wire   [15:0] trunc_ln434_fu_2358_p1;
wire   [15:0] tmp_80_fu_2367_p4;
wire   [15:0] tmp_82_fu_2392_p4;
wire   [15:0] tmp_83_fu_2407_p4;
wire   [15:0] tmp_85_fu_2432_p4;
wire   [15:0] tmp_86_fu_2447_p4;
wire   [15:0] tmp_91_fu_2496_p4;
wire   [15:0] tmp_92_fu_2511_p4;
wire   [15:0] tmp_94_fu_2536_p4;
wire   [15:0] tmp_95_fu_2551_p4;
wire   [15:0] tmp_100_fu_2600_p4;
wire   [15:0] tmp_101_fu_2615_p4;
wire   [15:0] tmp_103_fu_2640_p4;
wire   [15:0] tmp_104_fu_2655_p4;
wire   [15:0] p_Val2_4_fu_2732_p1;
wire   [9:0] tmp_V_3_fu_2746_p1;
wire   [11:0] mantissa_V_1_fu_2750_p4;
wire   [4:0] tmp_V_2_fu_2736_p4;
wire   [5:0] zext_ln659_1_fu_2764_p1;
wire   [5:0] add_ln659_1_fu_2768_p2;
wire   [4:0] sub_ln1311_1_fu_2782_p2;
wire   [0:0] isNeg_1_fu_2774_p3;
wire  signed [5:0] sext_ln1311_3_fu_2788_p1;
wire  signed [5:0] ush_1_fu_2792_p3;
wire  signed [31:0] sext_ln1311_4_fu_2800_p1;
wire  signed [11:0] sext_ln1311_5_fu_2804_p1;
wire   [52:0] zext_ln682_1_fu_2760_p1;
wire   [52:0] zext_ln1287_1_fu_2808_p1;
wire   [11:0] r_V_2_fu_2812_p2;
wire   [0:0] tmp_108_fu_2824_p3;
wire   [52:0] r_V_3_fu_2818_p2;
wire   [31:0] zext_ln662_1_fu_2832_p1;
wire   [31:0] tmp_107_fu_2836_p4;
wire   [15:0] p_Val2_8_fu_2882_p1;
wire   [9:0] tmp_V_5_fu_2896_p1;
wire   [11:0] mantissa_V_2_fu_2900_p4;
wire   [4:0] tmp_V_4_fu_2886_p4;
wire   [5:0] zext_ln659_2_fu_2914_p1;
wire   [5:0] add_ln659_2_fu_2918_p2;
wire   [4:0] sub_ln1311_2_fu_2932_p2;
wire   [0:0] isNeg_2_fu_2924_p3;
wire  signed [5:0] sext_ln1311_6_fu_2938_p1;
wire  signed [5:0] ush_2_fu_2942_p3;
wire  signed [31:0] sext_ln1311_7_fu_2950_p1;
wire  signed [11:0] sext_ln1311_8_fu_2954_p1;
wire   [52:0] zext_ln682_2_fu_2910_p1;
wire   [52:0] zext_ln1287_2_fu_2958_p1;
wire   [11:0] r_V_4_fu_2962_p2;
wire   [0:0] tmp_110_fu_2974_p3;
wire   [52:0] r_V_5_fu_2968_p2;
wire   [31:0] zext_ln662_2_fu_2982_p1;
wire   [31:0] tmp_109_fu_2986_p4;
wire   [15:0] p_Val2_12_fu_3032_p1;
wire   [4:0] tmp_V_6_fu_3036_p4;
wire   [5:0] zext_ln659_3_fu_3050_p1;
wire   [5:0] add_ln659_3_fu_3054_p2;
wire   [4:0] sub_ln1311_3_fu_3068_p2;
wire  signed [5:0] sext_ln1311_9_fu_3074_p1;
wire   [11:0] mantissa_V_3_fu_3129_p4;
wire  signed [31:0] sext_ln1311_10_fu_3142_p1;
wire  signed [11:0] sext_ln1311_11_fu_3145_p1;
wire   [52:0] zext_ln682_3_fu_3138_p1;
wire   [52:0] zext_ln1287_3_fu_3148_p1;
wire   [11:0] r_V_6_fu_3152_p2;
wire   [0:0] tmp_112_fu_3164_p3;
wire   [52:0] r_V_7_fu_3158_p2;
wire   [31:0] zext_ln662_3_fu_3172_p1;
wire   [31:0] tmp_111_fu_3176_p4;
wire   [0:0] icmp_ln16_5_fu_3201_p2;
wire   [31:0] add_ln17_5_fu_3206_p2;
wire   [0:0] icmp_ln16_3_fu_3320_p2;
wire   [31:0] add_ln17_3_fu_3325_p2;
wire   [0:0] icmp_ln16_4_fu_3339_p2;
wire   [31:0] add_ln17_4_fu_3344_p2;
wire   [0:0] icmp_ln16_fu_3378_p2;
wire   [31:0] add_ln17_fu_3383_p2;
wire   [0:0] icmp_ln16_1_fu_3478_p2;
wire   [31:0] add_ln17_1_fu_3483_p2;
wire   [0:0] icmp_ln16_2_fu_3497_p2;
wire   [31:0] add_ln17_2_fu_3502_p2;
wire   [15:0] tmp_72_fu_3605_p4;
wire   [15:0] tmp_76_fu_3640_p4;
wire   [15:0] p_Val2_s_fu_3723_p1;
wire   [9:0] tmp_V_1_fu_3737_p1;
wire   [11:0] mantissa_V_fu_3741_p4;
wire   [4:0] tmp_V_fu_3727_p4;
wire   [5:0] zext_ln659_fu_3755_p1;
wire   [5:0] add_ln659_fu_3759_p2;
wire   [4:0] sub_ln1311_fu_3773_p2;
wire   [0:0] isNeg_fu_3765_p3;
wire  signed [5:0] sext_ln1311_fu_3779_p1;
wire  signed [5:0] ush_fu_3783_p3;
wire  signed [31:0] sext_ln1311_1_fu_3791_p1;
wire  signed [11:0] sext_ln1311_2_fu_3795_p1;
wire   [52:0] zext_ln682_fu_3751_p1;
wire   [52:0] zext_ln1287_fu_3799_p1;
wire   [11:0] r_V_fu_3803_p2;
wire   [0:0] tmp_106_fu_3815_p3;
wire   [52:0] r_V_1_fu_3809_p2;
wire   [31:0] zext_ln662_fu_3823_p1;
wire   [31:0] tmp_97_fu_3827_p4;
reg    grp_fu_1055_ce;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
reg    grp_fu_1058_ce;
reg    grp_fu_1062_ce;
reg    grp_fu_1066_ce;
reg    grp_fu_1070_ce;
reg    grp_fu_1074_ce;
reg    grp_fu_1078_ce;
reg    grp_fu_1082_ce;
reg    grp_fu_1086_ce;
reg    grp_fu_1090_ce;
reg    grp_fu_1094_ce;
reg    grp_fu_1098_ce;
reg    grp_fu_1102_ce;
reg    grp_fu_1106_ce;
reg    grp_fu_1110_ce;
reg    grp_fu_1114_ce;
reg    grp_fu_1118_ce;
reg    grp_fu_1122_ce;
reg    grp_fu_1126_ce;
reg    grp_fu_1130_ce;
reg    grp_fu_1134_ce;
reg    grp_fu_1138_ce;
reg    grp_fu_1142_ce;
reg    grp_fu_1146_ce;
reg    grp_fu_1150_ce;
reg    grp_fu_1154_ce;
reg    grp_fu_1158_ce;
reg    grp_fu_1162_ce;
reg    grp_fu_1166_ce;
reg    grp_fu_1170_ce;
reg    grp_fu_1174_ce;
reg    grp_fu_1178_ce;
reg    grp_fu_1182_ce;
reg    grp_fu_1186_ce;
reg    grp_fu_1190_ce;
reg    grp_fu_1194_ce;
reg    grp_fu_1198_ce;
reg    grp_fu_1202_ce;
reg    grp_fu_1206_ce;
reg    grp_fu_1213_ce;
reg    ap_predicate_op376_hcmp_state11;
reg    ap_predicate_op1019_hcmp_state38;
reg    ap_predicate_op1020_hcmp_state38;
reg   [4:0] grp_fu_1213_opcode;
reg    ap_block_pp1_stage0_00001;
reg    ap_block_pp1_stage1_00001;
reg    grp_fu_1218_ce;
reg    ap_predicate_op378_hcmp_state11;
reg    ap_predicate_op1054_hcmp_state40;
reg    grp_fu_1223_ce;
reg    ap_predicate_op380_hcmp_state11;
reg    grp_fu_1228_ce;
reg    ap_predicate_op1023_hcmp_state39;
reg   [21:0] ap_NS_fsm;
reg    ap_block_pp1;
reg    ap_enable_operation_390;
reg    ap_enable_state11_pp1_iter0_stage0;
reg    ap_enable_operation_586;
reg    ap_enable_state12_pp1_iter0_stage1;
reg    ap_enable_operation_1221;
reg    ap_enable_state59_pp1_iter24_stage0;
reg    ap_enable_operation_392;
reg    ap_enable_operation_587;
reg    ap_enable_operation_943;
reg    ap_enable_state30_pp1_iter9_stage1;
reg    ap_enable_operation_699;
reg    ap_enable_state15_pp1_iter2_stage0;
reg    ap_enable_operation_721;
reg    ap_enable_state16_pp1_iter2_stage1;
reg    ap_enable_operation_947;
reg    ap_enable_operation_791;
reg    ap_enable_state21_pp1_iter5_stage0;
reg    ap_enable_operation_802;
reg    ap_enable_state22_pp1_iter5_stage1;
reg    ap_enable_operation_969;
reg    ap_enable_state31_pp1_iter10_stage0;
reg    ap_predicate_op818_load_state23;
reg    ap_enable_operation_818;
reg    ap_enable_state23_pp1_iter6_stage0;
reg    ap_predicate_op839_load_state24;
reg    ap_enable_operation_839;
reg    ap_enable_state24_pp1_iter6_stage1;
reg    ap_enable_operation_868;
reg    ap_enable_state25_pp1_iter7_stage0;
reg    ap_predicate_op820_load_state23;
reg    ap_enable_operation_820;
reg    ap_predicate_op840_load_state24;
reg    ap_enable_operation_840;
reg    ap_enable_operation_941;
reg    ap_predicate_op822_load_state23;
reg    ap_enable_operation_822;
reg    ap_predicate_op841_load_state24;
reg    ap_enable_operation_841;
reg    ap_enable_operation_894;
reg    ap_enable_state26_pp1_iter7_stage1;
reg    ap_predicate_op824_load_state23;
reg    ap_enable_operation_824;
reg    ap_predicate_op842_load_state24;
reg    ap_enable_operation_842;
reg    ap_enable_operation_945;
reg    ap_predicate_op826_load_state23;
reg    ap_enable_operation_826;
reg    ap_predicate_op843_load_state24;
reg    ap_enable_operation_843;
reg    ap_enable_operation_896;
reg    ap_predicate_op828_load_state23;
reg    ap_enable_operation_828;
reg    ap_predicate_op844_load_state24;
reg    ap_enable_operation_844;
reg    ap_enable_operation_949;
reg    ap_predicate_op857_load_state25;
reg    ap_enable_operation_857;
reg    ap_predicate_op884_load_state26;
reg    ap_enable_operation_884;
reg    ap_predicate_op977_store_state33;
reg    ap_enable_operation_977;
reg    ap_enable_state33_pp1_iter11_stage0;
reg    ap_predicate_op986_store_state33;
reg    ap_enable_operation_986;
reg    ap_predicate_op1189_load_state51;
reg    ap_enable_operation_1189;
reg    ap_enable_state51_pp1_iter20_stage0;
reg    ap_predicate_op1195_load_state52;
reg    ap_enable_operation_1195;
reg    ap_enable_state52_pp1_iter20_stage1;
reg    ap_enable_operation_1207;
reg    ap_enable_state55_pp1_iter22_stage0;
reg    ap_predicate_op1191_load_state51;
reg    ap_enable_operation_1191;
reg    ap_predicate_op1196_load_state52;
reg    ap_enable_operation_1196;
reg    ap_enable_operation_1219;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    regslice_both_in_pixel0_data_U_apdone_blk;
wire   [15:0] in_pixel0_TDATA_int;
wire    in_pixel0_TVALID_int;
reg    in_pixel0_TREADY_int;
wire    regslice_both_in_pixel0_data_U_ack_in;
wire    regslice_both_in_pixel0_last_V_U_apdone_blk;
wire   [0:0] in_pixel0_TLAST_int;
wire    regslice_both_in_pixel0_last_V_U_vld_out;
wire    regslice_both_in_pixel0_last_V_U_ack_in;
wire    regslice_both_in_pixel1_data_U_apdone_blk;
wire   [15:0] in_pixel1_TDATA_int;
wire    in_pixel1_TVALID_int;
reg    in_pixel1_TREADY_int;
wire    regslice_both_in_pixel1_data_U_ack_in;
wire    regslice_both_in_pixel1_last_V_U_apdone_blk;
wire   [0:0] in_pixel1_TLAST_int;
wire    regslice_both_in_pixel1_last_V_U_vld_out;
wire    regslice_both_in_pixel1_last_V_U_ack_in;
wire    regslice_both_in_pixel2_data_U_apdone_blk;
wire   [15:0] in_pixel2_TDATA_int;
wire    in_pixel2_TVALID_int;
reg    in_pixel2_TREADY_int;
wire    regslice_both_in_pixel2_data_U_ack_in;
wire    regslice_both_in_pixel2_last_V_U_apdone_blk;
wire   [0:0] in_pixel2_TLAST_int;
wire    regslice_both_in_pixel2_last_V_U_vld_out;
wire    regslice_both_in_pixel2_last_V_U_ack_in;
wire    regslice_both_in_pixel3_data_U_apdone_blk;
wire   [15:0] in_pixel3_TDATA_int;
wire    in_pixel3_TVALID_int;
reg    in_pixel3_TREADY_int;
wire    regslice_both_in_pixel3_data_U_ack_in;
wire    regslice_both_in_pixel3_last_V_U_apdone_blk;
wire   [0:0] in_pixel3_TLAST_int;
wire    regslice_both_in_pixel3_last_V_U_vld_out;
wire    regslice_both_in_pixel3_last_V_U_ack_in;
reg   [15:0] out_pixel0_TDATA_int;
reg    out_pixel0_TVALID_int;
wire    out_pixel0_TREADY_int;
wire    regslice_both_out_pixel0_data_U_vld_out;
wire    regslice_both_out_pixel0_last_V_U_apdone_blk;
reg   [0:0] out_pixel0_TLAST_int;
wire    regslice_both_out_pixel0_last_V_U_ack_in_dummy;
wire    regslice_both_out_pixel0_last_V_U_vld_out;
wire    regslice_both_in_weight0_last_V_U_apdone_blk;
wire   [0:0] in_weight0_TLAST_int;
wire    in_weight0_TVALID_int;
reg    in_weight0_TREADY_int;
wire    regslice_both_in_weight0_last_V_U_ack_in;
wire    regslice_both_in_weight0_data_U_apdone_blk;
wire   [15:0] in_weight0_TDATA_int;
wire    regslice_both_in_weight0_data_U_vld_out;
wire    regslice_both_in_weight0_data_U_ack_in;
reg    ap_condition_1703;
reg    ap_condition_100;
reg    ap_condition_2152;
reg    ap_condition_1600;
reg    ap_condition_2109;
reg    ap_condition_5297;
reg    ap_condition_5301;
reg    ap_condition_5295;
reg    ap_condition_2112;
reg    ap_condition_106;
reg    ap_condition_109;
reg    ap_condition_515;
reg    ap_condition_5319;
reg    ap_condition_5327;
reg    ap_condition_5330;
reg    ap_condition_5324;
reg    ap_condition_5338;
reg    ap_condition_5343;
reg    ap_condition_5349;
reg    ap_condition_5354;
reg    ap_condition_5360;
reg    ap_condition_5365;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 22'd1;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter18 = 1'b0;
#0 ap_enable_reg_pp1_iter19 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter21 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter17 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter16 = 1'b0;
#0 ap_enable_reg_pp1_iter20 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter22 = 1'b0;
#0 ap_enable_reg_pp1_iter23 = 1'b0;
#0 ap_enable_reg_pp1_iter24 = 1'b0;
end

Block_codeRepl62_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
psum_fifo0_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psum_fifo0_0_0_address0),
    .ce0(psum_fifo0_0_0_ce0),
    .we0(psum_fifo0_0_0_we0),
    .d0(16'd0),
    .q0(psum_fifo0_0_0_q0),
    .address1(psum_fifo0_0_0_address1),
    .ce1(psum_fifo0_0_0_ce1),
    .we1(psum_fifo0_0_0_we1),
    .d1(reg_1376)
);

Block_codeRepl62_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
psum_fifo0_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psum_fifo0_0_1_address0),
    .ce0(psum_fifo0_0_1_ce0),
    .we0(psum_fifo0_0_1_we0),
    .d0(16'd0),
    .q0(psum_fifo0_0_1_q0),
    .address1(psum_fifo0_0_1_address1),
    .ce1(psum_fifo0_0_1_ce1),
    .we1(psum_fifo0_0_1_we1),
    .d1(psum0_1_2_reg_5481)
);

Block_codeRepl62_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
psum_fifo0_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psum_fifo0_0_2_address0),
    .ce0(psum_fifo0_0_2_ce0),
    .we0(psum_fifo0_0_2_we0),
    .d0(16'd0),
    .q0(psum_fifo0_0_2_q0),
    .address1(psum_fifo0_0_2_address1),
    .ce1(psum_fifo0_0_2_ce1),
    .we1(psum_fifo0_0_2_we1),
    .d1(psum0_2_2_reg_5487)
);

Block_codeRepl62_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
psum_fifo0_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psum_fifo0_1_0_address0),
    .ce0(psum_fifo0_1_0_ce0),
    .we0(psum_fifo0_1_0_we0),
    .d0(16'd0),
    .q0(psum_fifo0_1_0_q0),
    .address1(psum_fifo0_1_0_address1),
    .ce1(psum_fifo0_1_0_ce1),
    .we1(psum_fifo0_1_0_we1),
    .d1(psum1_0_reg_5107)
);

Block_codeRepl62_fYi #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
psum_fifo0_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psum_fifo0_1_1_address0),
    .ce0(psum_fifo0_1_1_ce0),
    .we0(psum_fifo0_1_1_we0),
    .d0(psum_fifo0_1_1_d0),
    .q0(psum_fifo0_1_1_q0)
);

Block_codeRepl62_fYi #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
psum_fifo0_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psum_fifo0_1_2_address0),
    .ce0(psum_fifo0_1_2_ce0),
    .we0(psum_fifo0_1_2_we0),
    .d0(psum_fifo0_1_2_d0),
    .q0(psum_fifo0_1_2_q0)
);

Block_codeRepl62_fYi #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
psum_fifo0_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psum_fifo0_2_0_address0),
    .ce0(psum_fifo0_2_0_ce0),
    .we0(psum_fifo0_2_0_we0),
    .d0(psum_fifo0_2_0_d0),
    .q0(psum_fifo0_2_0_q0)
);

Block_codeRepl62_fYi #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
psum_fifo0_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psum_fifo0_2_1_address0),
    .ce0(psum_fifo0_2_1_ce0),
    .we0(psum_fifo0_2_1_we0),
    .d0(psum_fifo0_2_1_d0),
    .q0(psum_fifo0_2_1_q0)
);

Block_codeRepl62_fYi #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
psum_fifo0_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psum_fifo0_2_2_address0),
    .ce0(psum_fifo0_2_2_ce0),
    .we0(psum_fifo0_2_2_we0),
    .d0(psum_fifo0_2_2_d0),
    .q0(psum_fifo0_2_2_q0)
);

Block_codeRepl62_fYi #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
psum_fifo0_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psum_fifo0_3_0_address0),
    .ce0(psum_fifo0_3_0_ce0),
    .we0(psum_fifo0_3_0_we0),
    .d0(psum_fifo0_3_0_d0),
    .q0(psum_fifo0_3_0_q0)
);

Block_codeRepl62_fYi #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
psum_fifo0_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psum_fifo0_3_1_address0),
    .ce0(psum_fifo0_3_1_ce0),
    .we0(psum_fifo0_3_1_we0),
    .d0(psum_fifo0_3_1_d0),
    .q0(psum_fifo0_3_1_q0)
);

Block_codeRepl62_bkb #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
psum_fifo0_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psum_fifo0_3_2_address0),
    .ce0(psum_fifo0_3_2_ce0),
    .we0(psum_fifo0_3_2_we0),
    .d0(16'd0),
    .q0(psum_fifo0_3_2_q0),
    .address1(psum_fifo0_3_2_address1),
    .ce1(psum_fifo0_3_2_ce1),
    .we1(psum_fifo0_3_2_we1),
    .d1(psum_fifo0_3_2_d1)
);

Block_codeRepl62_ncg #(
    .DataWidth( 16 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
psum_buf0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(psum_buf0_address0),
    .ce0(psum_buf0_ce0),
    .q0(psum_buf0_q0),
    .address1(psum_buf0_address1),
    .ce1(psum_buf0_ce1),
    .we1(psum_buf0_we1),
    .d1(tmp_64_reg_5210)
);

dataflow_uitofp_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dataflow_uitofp_3ocq_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(wr_zero_cnt_1_fu_274),
    .ce(grp_fu_1055_ce),
    .dout(grp_fu_1055_p1)
);

dataflow_sptohp_3pcA #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
dataflow_sptohp_3pcA_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1391),
    .ce(grp_fu_1058_ce),
    .dout(grp_fu_1058_p1)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1062_p0),
    .din1(grp_fu_1062_p1),
    .ce(grp_fu_1062_ce),
    .dout(grp_fu_1062_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1066_p0),
    .din1(grp_fu_1066_p1),
    .ce(grp_fu_1066_ce),
    .dout(grp_fu_1066_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1070_p0),
    .din1(grp_fu_1070_p1),
    .ce(grp_fu_1070_ce),
    .dout(grp_fu_1070_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1074_p0),
    .din1(grp_fu_1074_p1),
    .ce(grp_fu_1074_ce),
    .dout(grp_fu_1074_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1078_p0),
    .din1(grp_fu_1078_p1),
    .ce(grp_fu_1078_ce),
    .dout(grp_fu_1078_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1082_p0),
    .din1(grp_fu_1082_p1),
    .ce(grp_fu_1082_ce),
    .dout(grp_fu_1082_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1086_p0),
    .din1(grp_fu_1086_p1),
    .ce(grp_fu_1086_ce),
    .dout(grp_fu_1086_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1090_p0),
    .din1(grp_fu_1090_p1),
    .ce(grp_fu_1090_ce),
    .dout(grp_fu_1090_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1094_p0),
    .din1(grp_fu_1094_p1),
    .ce(grp_fu_1094_ce),
    .dout(grp_fu_1094_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1098_p0),
    .din1(grp_fu_1098_p1),
    .ce(grp_fu_1098_ce),
    .dout(grp_fu_1098_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1102_p0),
    .din1(grp_fu_1102_p1),
    .ce(grp_fu_1102_ce),
    .dout(grp_fu_1102_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1106_p0),
    .din1(grp_fu_1106_p1),
    .ce(grp_fu_1106_ce),
    .dout(grp_fu_1106_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1110_p0),
    .din1(grp_fu_1110_p1),
    .ce(grp_fu_1110_ce),
    .dout(grp_fu_1110_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1114_p0),
    .din1(grp_fu_1114_p1),
    .ce(grp_fu_1114_ce),
    .dout(grp_fu_1114_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1118_p0),
    .din1(grp_fu_1118_p1),
    .ce(grp_fu_1118_ce),
    .dout(grp_fu_1118_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1122_p0),
    .din1(grp_fu_1122_p1),
    .ce(grp_fu_1122_ce),
    .dout(grp_fu_1122_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1126_p0),
    .din1(grp_fu_1126_p1),
    .ce(grp_fu_1126_ce),
    .dout(grp_fu_1126_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1130_p0),
    .din1(grp_fu_1130_p1),
    .ce(grp_fu_1130_ce),
    .dout(grp_fu_1130_p2)
);

dataflow_hadd_16nqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hadd_16nqcK_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_14_reg_5325_pp1_iter15_reg),
    .din1(tmp_15_reg_5381),
    .ce(grp_fu_1134_ce),
    .dout(grp_fu_1134_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1138_p0),
    .din1(grp_fu_1138_p1),
    .ce(grp_fu_1138_ce),
    .dout(grp_fu_1138_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1142_p0),
    .din1(grp_fu_1142_p1),
    .ce(grp_fu_1142_ce),
    .dout(grp_fu_1142_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1146_p0),
    .din1(grp_fu_1146_p1),
    .ce(grp_fu_1146_ce),
    .dout(grp_fu_1146_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1150_p0),
    .din1(grp_fu_1150_p1),
    .ce(grp_fu_1150_ce),
    .dout(grp_fu_1150_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1154_p0),
    .din1(grp_fu_1154_p1),
    .ce(grp_fu_1154_ce),
    .dout(grp_fu_1154_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1158_p0),
    .din1(grp_fu_1158_p1),
    .ce(grp_fu_1158_ce),
    .dout(grp_fu_1158_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1162_p0),
    .din1(grp_fu_1162_p1),
    .ce(grp_fu_1162_ce),
    .dout(grp_fu_1162_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1166_p0),
    .din1(grp_fu_1166_p1),
    .ce(grp_fu_1166_ce),
    .dout(grp_fu_1166_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1170_p0),
    .din1(grp_fu_1170_p1),
    .ce(grp_fu_1170_ce),
    .dout(grp_fu_1170_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1174_p0),
    .din1(grp_fu_1174_p1),
    .ce(grp_fu_1174_ce),
    .dout(grp_fu_1174_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1178_p0),
    .din1(grp_fu_1178_p1),
    .ce(grp_fu_1178_ce),
    .dout(grp_fu_1178_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1182_p0),
    .din1(grp_fu_1182_p1),
    .ce(grp_fu_1182_ce),
    .dout(grp_fu_1182_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1186_p0),
    .din1(grp_fu_1186_p1),
    .ce(grp_fu_1186_ce),
    .dout(grp_fu_1186_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1190_p0),
    .din1(grp_fu_1190_p1),
    .ce(grp_fu_1190_ce),
    .dout(grp_fu_1190_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1194_p0),
    .din1(grp_fu_1194_p1),
    .ce(grp_fu_1194_ce),
    .dout(grp_fu_1194_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1198_p0),
    .din1(grp_fu_1198_p1),
    .ce(grp_fu_1198_ce),
    .dout(grp_fu_1198_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1202_p0),
    .din1(grp_fu_1202_p1),
    .ce(grp_fu_1202_ce),
    .dout(grp_fu_1202_p2)
);

dataflow_hmul_16nrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
dataflow_hmul_16nrcU_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1206_p0),
    .din1(grp_fu_1206_p1),
    .ce(grp_fu_1206_ce),
    .dout(grp_fu_1206_p2)
);

dataflow_hcmp_16nsc4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 1 ))
dataflow_hcmp_16nsc4_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1213_p0),
    .din1(16'd0),
    .ce(grp_fu_1213_ce),
    .opcode(grp_fu_1213_opcode),
    .dout(grp_fu_1213_p2)
);

dataflow_hcmp_16nsc4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 1 ))
dataflow_hcmp_16nsc4_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1218_p0),
    .din1(16'd0),
    .ce(grp_fu_1218_ce),
    .opcode(5'd1),
    .dout(grp_fu_1218_p2)
);

dataflow_hcmp_16nsc4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 1 ))
dataflow_hcmp_16nsc4_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i3_2_fu_362),
    .din1(16'd0),
    .ce(grp_fu_1223_ce),
    .opcode(5'd1),
    .dout(grp_fu_1223_p2)
);

dataflow_hcmp_16nsc4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 1 ))
dataflow_hcmp_16nsc4_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_i0_2_1_load),
    .din1(16'd0),
    .ce(grp_fu_1228_ce),
    .opcode(5'd1),
    .dout(grp_fu_1228_p2)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_in_pixel0_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_pixel0_TDATA),
    .vld_in(in_pixel0_TVALID),
    .ack_in(regslice_both_in_pixel0_data_U_ack_in),
    .data_out(in_pixel0_TDATA_int),
    .vld_out(in_pixel0_TVALID_int),
    .ack_out(in_pixel0_TREADY_int),
    .apdone_blk(regslice_both_in_pixel0_data_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_pixel0_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_pixel0_TLAST),
    .vld_in(in_pixel0_TVALID),
    .ack_in(regslice_both_in_pixel0_last_V_U_ack_in),
    .data_out(in_pixel0_TLAST_int),
    .vld_out(regslice_both_in_pixel0_last_V_U_vld_out),
    .ack_out(in_pixel0_TREADY_int),
    .apdone_blk(regslice_both_in_pixel0_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_in_pixel1_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_pixel1_TDATA),
    .vld_in(in_pixel1_TVALID),
    .ack_in(regslice_both_in_pixel1_data_U_ack_in),
    .data_out(in_pixel1_TDATA_int),
    .vld_out(in_pixel1_TVALID_int),
    .ack_out(in_pixel1_TREADY_int),
    .apdone_blk(regslice_both_in_pixel1_data_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_pixel1_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_pixel1_TLAST),
    .vld_in(in_pixel1_TVALID),
    .ack_in(regslice_both_in_pixel1_last_V_U_ack_in),
    .data_out(in_pixel1_TLAST_int),
    .vld_out(regslice_both_in_pixel1_last_V_U_vld_out),
    .ack_out(in_pixel1_TREADY_int),
    .apdone_blk(regslice_both_in_pixel1_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_in_pixel2_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_pixel2_TDATA),
    .vld_in(in_pixel2_TVALID),
    .ack_in(regslice_both_in_pixel2_data_U_ack_in),
    .data_out(in_pixel2_TDATA_int),
    .vld_out(in_pixel2_TVALID_int),
    .ack_out(in_pixel2_TREADY_int),
    .apdone_blk(regslice_both_in_pixel2_data_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_pixel2_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_pixel2_TLAST),
    .vld_in(in_pixel2_TVALID),
    .ack_in(regslice_both_in_pixel2_last_V_U_ack_in),
    .data_out(in_pixel2_TLAST_int),
    .vld_out(regslice_both_in_pixel2_last_V_U_vld_out),
    .ack_out(in_pixel2_TREADY_int),
    .apdone_blk(regslice_both_in_pixel2_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_in_pixel3_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_pixel3_TDATA),
    .vld_in(in_pixel3_TVALID),
    .ack_in(regslice_both_in_pixel3_data_U_ack_in),
    .data_out(in_pixel3_TDATA_int),
    .vld_out(in_pixel3_TVALID_int),
    .ack_out(in_pixel3_TREADY_int),
    .apdone_blk(regslice_both_in_pixel3_data_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_pixel3_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_pixel3_TLAST),
    .vld_in(in_pixel3_TVALID),
    .ack_in(regslice_both_in_pixel3_last_V_U_ack_in),
    .data_out(in_pixel3_TLAST_int),
    .vld_out(regslice_both_in_pixel3_last_V_U_vld_out),
    .ack_out(in_pixel3_TREADY_int),
    .apdone_blk(regslice_both_in_pixel3_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_out_pixel0_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(out_pixel0_TDATA_int),
    .vld_in(out_pixel0_TVALID_int),
    .ack_in(out_pixel0_TREADY_int),
    .data_out(out_pixel0_TDATA),
    .vld_out(regslice_both_out_pixel0_data_U_vld_out),
    .ack_out(out_pixel0_TREADY),
    .apdone_blk(regslice_both_out_pixel0_data_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_pixel0_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(out_pixel0_TLAST_int),
    .vld_in(out_pixel0_TVALID_int),
    .ack_in(regslice_both_out_pixel0_last_V_U_ack_in_dummy),
    .data_out(out_pixel0_TLAST),
    .vld_out(regslice_both_out_pixel0_last_V_U_vld_out),
    .ack_out(out_pixel0_TREADY),
    .apdone_blk(regslice_both_out_pixel0_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_weight0_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_weight0_TLAST),
    .vld_in(in_weight0_TVALID),
    .ack_in(regslice_both_in_weight0_last_V_U_ack_in),
    .data_out(in_weight0_TLAST_int),
    .vld_out(in_weight0_TVALID_int),
    .ack_out(in_weight0_TREADY_int),
    .apdone_blk(regslice_both_in_weight0_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_in_weight0_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_weight0_TDATA),
    .vld_in(in_weight0_TVALID),
    .ack_in(regslice_both_in_weight0_data_U_ack_in),
    .data_out(in_weight0_TDATA_int),
    .vld_out(regslice_both_in_weight0_data_U_vld_out),
    .ack_out(in_weight0_TREADY_int),
    .apdone_blk(regslice_both_in_weight0_data_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln210_fu_1601_p2 == 1'd1) & (regslice_both_out_pixel0_data_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln256_reg_4443 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((~(((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0))) & (icmp_ln241_fu_2101_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            if ((1'b1 == ap_condition_pp1_exit_iter14_state39)) begin
                ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter13;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter18 <= ap_enable_reg_pp1_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter19 <= ap_enable_reg_pp1_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter20 <= ap_enable_reg_pp1_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter21 <= ap_enable_reg_pp1_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter22 <= ap_enable_reg_pp1_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter23 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter23 <= ap_enable_reg_pp1_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter24 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone)))) begin
            ap_enable_reg_pp1_iter24 <= ap_enable_reg_pp1_iter23;
        end else if ((~(((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0))) & (icmp_ln241_fu_2101_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp1_iter24 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1600)) begin
        if ((1'b1 == ap_condition_2152)) begin
            ap_phi_reg_pp1_iter15_cur0_0_4_reg_1034 <= reg_1404;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter15_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter14_cur0_0_4_reg_1034;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1600)) begin
        if (((compressed_in == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter15_i0_2_reg_1006 <= in_pixel0_TDATA_int;
        end else if ((1'b1 == ap_condition_2109)) begin
            ap_phi_reg_pp1_iter15_i0_2_reg_1006 <= i0_2_1_load_reg_5280;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter15_i0_2_reg_1006 <= ap_phi_reg_pp1_iter14_i0_2_reg_1006;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5295)) begin
        if ((1'b1 == ap_condition_5301)) begin
            cur0_last_V_fu_350 <= cur0_last_V_3_reg_5339_pp1_iter17_reg;
        end else if ((1'b1 == ap_condition_5297)) begin
            cur0_last_V_fu_350 <= cur0_last_V_2_reg_5330_pp1_iter17_reg;
        end else if ((compressed_in == 1'd0)) begin
            cur0_last_V_fu_350 <= cur0_last_V_1_reg_5297_pp1_iter16_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter13_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter14 == 1'b1))) begin
        i0_0_fu_278 <= ap_sig_allocacmp_i0_1_1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i0_0_fu_278 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i0_1_fu_282 <= ap_phi_mux_i0_2_phi_fu_1009_p10;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i0_1_fu_282 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_515)) begin
        if ((1'b1 == ap_condition_109)) begin
            i0_2_reg_1006 <= in_pixel0_TDATA_int;
        end else if ((1'b1 == ap_condition_106)) begin
            i0_2_reg_1006 <= 16'd0;
        end else if ((1'b1 == ap_condition_2112)) begin
            i0_2_reg_1006 <= i0_2_1_load_reg_5280;
        end else if ((1'b1 == 1'b1)) begin
            i0_2_reg_1006 <= ap_phi_reg_pp1_iter15_i0_2_reg_1006;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_fu_2309_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        i1_0_fu_286 <= ap_sig_allocacmp_i1_1_1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i1_0_fu_286 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i1_1_fu_290 <= i1_2_fu_354;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i1_1_fu_290 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((rd_zeros1_0_fu_262 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln314_fu_2726_p2 == 1'd0) & (grp_fu_1213_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        i1_2_fu_354 <= 16'd0;
    end else if ((((compressed_in == 1'd1) & (rd_zeros1_0_fu_262 == 1'd0) & (grp_fu_1213_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((compressed_in == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        i1_2_fu_354 <= in_pixel1_TDATA_int;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_fu_2309_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        i2_0_fu_294 <= ap_sig_allocacmp_i2_1_1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i2_0_fu_294 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i2_1_fu_298 <= i2_2_fu_358;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i2_1_fu_298 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((rd_zeros2_0_fu_258 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln340_fu_2876_p2 == 1'd0) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        i2_2_fu_358 <= 16'd0;
    end else if ((((compressed_in == 1'd1) & (rd_zeros2_0_fu_258 == 1'd0) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((compressed_in == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        i2_2_fu_358 <= in_pixel2_TDATA_int;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i3_0_fu_302 <= i3_1_fu_306;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i3_0_fu_302 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        i3_1_fu_306 <= i3_2_fu_362;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i3_1_fu_306 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((rd_zeros3_0_fu_254 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln366_fu_3026_p2 == 1'd0) & (grp_fu_1223_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        i3_2_fu_362 <= 16'd0;
    end else if ((((compressed_in == 1'd1) & (rd_zeros3_0_fu_254 == 1'd0) & (grp_fu_1223_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((compressed_in == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        i3_2_fu_362 <= in_pixel3_TDATA_int;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i7_0_reg_994 <= i_1_reg_4659;
    end else if ((~(((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0))) & (icmp_ln241_fu_2101_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        i7_0_reg_994 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln193_fu_1412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_0_i_reg_875 <= i_fu_1418_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_875 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state69) & (1'b0 == ap_block_state69_io))) begin
        indvars_iv_reg_896 <= add_ln210_2_fu_3952_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        indvars_iv_reg_896 <= mul_ln210_reg_4309;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln223_fu_1612_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln223_fu_1612_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        p_133_rec_reg_930 <= j_fu_1618_p2;
    end else if (((icmp_ln210_fu_1601_p2 == 1'd0) & (regslice_both_out_pixel0_data_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_133_rec_reg_930 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln223_fu_1612_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln223_fu_1612_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        p_234_rec_reg_941 <= 4'd0;
    end else if ((~((icmp_ln229_fu_1775_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln229_fu_1775_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        p_234_rec_reg_941 <= j_1_fu_1781_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln229_fu_1775_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln229_fu_1775_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        p_335_rec_reg_952 <= 4'd0;
    end else if ((~((icmp_ln235_fu_1938_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln235_fu_1938_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        p_335_rec_reg_952 <= j_2_fu_1944_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln235_fu_1938_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln235_fu_1938_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        p_436_rec_reg_963 <= 4'd0;
    end else if ((~(((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0))) & (icmp_ln241_fu_2101_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        p_436_rec_reg_963 <= j_3_fu_2107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter23_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter24 == 1'b1))) begin
        psum0_1_1_fu_310 <= psum0_1_2_reg_5481;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum0_1_1_fu_310 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter23_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter24 == 1'b1))) begin
        psum0_2_1_fu_314 <= psum0_2_2_reg_5487;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum0_2_1_fu_314 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        psum1_1_1_fu_318 <= psum1_1_2_fu_3423_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum1_1_1_fu_318 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        psum1_2_1_fu_322 <= psum1_2_2_fu_3430_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum1_2_1_fu_322 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        psum2_1_1_fu_326 <= psum2_1_2_fu_3437_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum2_1_1_fu_326 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        psum2_2_1_fu_330 <= psum2_2_2_fu_3444_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum2_2_1_fu_330 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        psum3_1_1_fu_334 <= psum3_1_2_fu_3451_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum3_1_1_fu_334 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        psum3_2_1_fu_338 <= psum3_2_2_fu_3554_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum3_2_1_fu_338 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state69) & (1'b0 == ap_block_state69_io))) begin
        psum_buf_r_0_reg_906 <= psum_buf_rd_addr_reg_4408;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_buf_r_0_reg_906 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        psum_buf_r_1_reg_983 <= add_ln269_reg_4664;
    end else if ((~(((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0))) & (icmp_ln241_fu_2101_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        psum_buf_r_1_reg_983 <= psum_buf_r_0_reg_906;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln509_reg_4650_pp1_iter10_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter10_reg == 1'd0) & (icmp_ln512_reg_4418 == 1'd0) & (compressed_out == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter11 == 1'b1)) | ((compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter10_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter10_reg == 1'd0) & (icmp_ln512_reg_4418 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter11 == 1'b1)))) begin
        psum_buf_wr_addr_4_fu_270 <= grp_fu_1333_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_buf_wr_addr_4_fu_270 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        rd_addr_0_0_fu_382 <= rd_addr_0_fu_3331_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rd_addr_0_0_fu_382 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        rd_addr_1_0_fu_386 <= rd_addr_1_fu_3350_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rd_addr_1_0_fu_386 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        rd_addr_2_0_fu_390 <= rd_addr_2_fu_3212_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rd_addr_2_0_fu_390 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5324)) begin
        if ((1'b1 == ap_condition_5330)) begin
            rd_zero_cnt0_1_fu_250 <= val_V_reg_5344;
        end else if ((1'b1 == ap_condition_5327)) begin
            rd_zero_cnt0_1_fu_250 <= rd_zero_cnt0_fu_3711_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((compressed_in == 1'd1) & (icmp_ln256_reg_4443 == 1'd0))) begin
        if ((1'b1 == ap_condition_5343)) begin
            rd_zero_cnt1_1_fu_246 <= val_V_1_reg_4681;
        end else if ((1'b1 == ap_condition_5338)) begin
            rd_zero_cnt1_1_fu_246 <= rd_zero_cnt1_fu_2720_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((compressed_in == 1'd1) & (icmp_ln256_reg_4443 == 1'd0))) begin
        if ((1'b1 == ap_condition_5354)) begin
            rd_zero_cnt2_1_fu_242 <= val_V_2_reg_4698;
        end else if ((1'b1 == ap_condition_5349)) begin
            rd_zero_cnt2_1_fu_242 <= rd_zero_cnt2_fu_2870_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((compressed_in == 1'd1) & (icmp_ln256_reg_4443 == 1'd0))) begin
        if ((1'b1 == ap_condition_5365)) begin
            rd_zero_cnt3_1_fu_238 <= val_V_3_fu_3186_p3;
        end else if ((1'b1 == ap_condition_5360)) begin
            rd_zero_cnt3_1_fu_238 <= rd_zero_cnt3_fu_3020_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (rd_zeros0_0_load_reg_5311 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln288_fu_3717_p2 == 1'd1) & (rd_zeros0_0_load_reg_5311 == 1'd1) & (compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        rd_zeros0_0_fu_266 <= 1'd0;
    end else if ((((grp_fu_1228_p2 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((rd_zeros0_0_load_reg_5311 == 1'd1) & (compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (icmp_ln288_fu_3717_p2 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        rd_zeros0_0_fu_266 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_fu_1213_p2 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((rd_zeros1_0_fu_262 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln314_fu_2726_p2 == 1'd0) & (grp_fu_1213_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        rd_zeros1_0_fu_262 <= 1'd1;
    end else if ((((compressed_in == 1'd1) & (rd_zeros1_0_fu_262 == 1'd0) & (grp_fu_1213_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((icmp_ln314_fu_2726_p2 == 1'd1) & (rd_zeros1_0_fu_262 == 1'd1) & (compressed_in == 1'd1) & (grp_fu_1213_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        rd_zeros1_0_fu_262 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_fu_1218_p2 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((rd_zeros2_0_fu_258 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln340_fu_2876_p2 == 1'd0) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        rd_zeros2_0_fu_258 <= 1'd1;
    end else if ((((compressed_in == 1'd1) & (rd_zeros2_0_fu_258 == 1'd0) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((icmp_ln340_fu_2876_p2 == 1'd1) & (rd_zeros2_0_fu_258 == 1'd1) & (compressed_in == 1'd1) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        rd_zeros2_0_fu_258 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_fu_1223_p2 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((rd_zeros3_0_fu_254 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln366_fu_3026_p2 == 1'd0) & (grp_fu_1223_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        rd_zeros3_0_fu_254 <= 1'd1;
    end else if ((((compressed_in == 1'd1) & (rd_zeros3_0_fu_254 == 1'd0) & (grp_fu_1223_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((icmp_ln366_fu_3026_p2 == 1'd1) & (rd_zeros3_0_fu_254 == 1'd1) & (compressed_in == 1'd1) & (grp_fu_1223_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        rd_zeros3_0_fu_254 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state69) & (1'b0 == ap_block_state69_io))) begin
        set_idx_0_reg_918 <= set_idx_reg_4360;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        set_idx_0_reg_918 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state69) & (1'b0 == ap_block_state69_io))) begin
        status_load_1_reg_886 <= add_ln256_1_reg_4422;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        status_load_1_reg_886 <= add_ln209_fu_1561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        status_load_2_reg_974 <= add_ln569_reg_4654;
    end else if ((~(((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0))) & (icmp_ln241_fu_2101_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        status_load_2_reg_974 <= add_ln246_fu_2264_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter7_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter8 == 1'b1))) begin
        wr_addr_0_0_fu_394 <= wr_addr_0_fu_3389_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        wr_addr_0_0_fu_394 <= width;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        wr_addr_1_0_fu_398 <= wr_addr_1_fu_3489_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        wr_addr_1_0_fu_398 <= width;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        wr_addr_2_0_fu_402 <= wr_addr_2_fu_3508_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        wr_addr_2_0_fu_402 <= width;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (grp_fu_1218_p2 == 1'd1) & (icmp_ln509_reg_4650_pp1_iter14_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wr_zero_cnt_1_fu_274 <= wr_zero_cnt_fu_3859_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter14_reg == 1'd0) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wr_zero_cnt_1_fu_274 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (grp_fu_1218_p2 == 1'd1) & (icmp_ln509_reg_4650_pp1_iter14_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wr_zeros_0_fu_342 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter14_reg == 1'd0) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wr_zeros_0_fu_342 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln16_reg_4342 <= add_ln16_fu_1591_p2;
        add_ln256_reg_4352 <= add_ln256_fu_1596_p2;
        add_ln512_reg_4332 <= add_ln512_fu_1582_p2;
        mul_ln536_reg_4337 <= mul_ln536_fu_1587_p2;
        shl_ln427_reg_4322[31 : 1] <= shl_ln427_fu_1567_p2[31 : 1];
        sub_ln509_reg_4327 <= sub_ln509_fu_1577_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln210_reg_4304 <= add_ln210_fu_1440_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0))) & (icmp_ln241_fu_2101_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        add_ln256_1_reg_4422 <= add_ln256_1_fu_2291_p2;
        bias_pkt_data_reg_4403 <= in_weight0_TDATA_int;
        icmp_ln262_reg_4413 <= icmp_ln262_fu_2280_p2;
        icmp_ln512_reg_4418 <= icmp_ln512_fu_2286_p2;
        psum_buf_rd_addr_reg_4408 <= psum_buf_rd_addr_fu_2275_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        add_ln269_reg_4664 <= add_ln269_fu_2708_p2;
        rd_data0_0_2_reg_4731 <= psum_fifo0_0_2_q0;
        rd_data0_1_2_reg_4736 <= psum_fifo0_1_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_fu_2309_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        add_ln569_reg_4654 <= add_ln569_fu_2685_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter10_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter9_cur0_0_4_reg_1034;
        ap_phi_reg_pp1_iter10_i0_2_reg_1006 <= ap_phi_reg_pp1_iter9_i0_2_reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter11_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter10_cur0_0_4_reg_1034;
        ap_phi_reg_pp1_iter11_i0_2_reg_1006 <= ap_phi_reg_pp1_iter10_i0_2_reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter12_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter11_cur0_0_4_reg_1034;
        ap_phi_reg_pp1_iter12_i0_2_reg_1006 <= ap_phi_reg_pp1_iter11_i0_2_reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter13_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter12_cur0_0_4_reg_1034;
        ap_phi_reg_pp1_iter13_i0_2_reg_1006 <= ap_phi_reg_pp1_iter12_i0_2_reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter14_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter13_cur0_0_4_reg_1034;
        ap_phi_reg_pp1_iter14_i0_2_reg_1006 <= ap_phi_reg_pp1_iter13_i0_2_reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter1_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter0_cur0_0_4_reg_1034;
        ap_phi_reg_pp1_iter1_i0_2_reg_1006 <= ap_phi_reg_pp1_iter0_i0_2_reg_1006;
        i_1_reg_4659 <= i_1_fu_2702_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter2_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter1_cur0_0_4_reg_1034;
        ap_phi_reg_pp1_iter2_i0_2_reg_1006 <= ap_phi_reg_pp1_iter1_i0_2_reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_reg_pp1_iter3_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter2_cur0_0_4_reg_1034;
        ap_phi_reg_pp1_iter3_i0_2_reg_1006 <= ap_phi_reg_pp1_iter2_i0_2_reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter4_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter3_cur0_0_4_reg_1034;
        ap_phi_reg_pp1_iter4_i0_2_reg_1006 <= ap_phi_reg_pp1_iter3_i0_2_reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter5_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter4_cur0_0_4_reg_1034;
        ap_phi_reg_pp1_iter5_i0_2_reg_1006 <= ap_phi_reg_pp1_iter4_i0_2_reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter6_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter5_cur0_0_4_reg_1034;
        ap_phi_reg_pp1_iter6_i0_2_reg_1006 <= ap_phi_reg_pp1_iter5_i0_2_reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter7_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter6_cur0_0_4_reg_1034;
        ap_phi_reg_pp1_iter7_i0_2_reg_1006 <= ap_phi_reg_pp1_iter6_i0_2_reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter8_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter7_cur0_0_4_reg_1034;
        ap_phi_reg_pp1_iter8_i0_2_reg_1006 <= ap_phi_reg_pp1_iter7_i0_2_reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_phi_reg_pp1_iter9_cur0_0_4_reg_1034 <= ap_phi_reg_pp1_iter8_cur0_0_4_reg_1034;
        ap_phi_reg_pp1_iter9_i0_2_reg_1006 <= ap_phi_reg_pp1_iter8_i0_2_reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((compressed_in == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cur0_last_V_1_reg_5297 <= in_pixel0_TLAST_int;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cur0_last_V_1_reg_5297_pp1_iter15_reg <= cur0_last_V_1_reg_5297;
        cur0_last_V_1_reg_5297_pp1_iter16_reg <= cur0_last_V_1_reg_5297_pp1_iter15_reg;
        rd_zeros0_0_load_reg_5311_pp1_iter15_reg <= rd_zeros0_0_load_reg_5311;
        rd_zeros0_0_load_reg_5311_pp1_iter16_reg <= rd_zeros0_0_load_reg_5311_pp1_iter15_reg;
        tmp_14_reg_5325_pp1_iter15_reg <= tmp_14_reg_5325;
        tmp_3_reg_5307_pp1_iter15_reg <= tmp_3_reg_5307;
        tmp_3_reg_5307_pp1_iter16_reg <= tmp_3_reg_5307_pp1_iter15_reg;
        tmp_8_reg_5320_pp1_iter15_reg <= tmp_8_reg_5320;
        zext_ln480_reg_5199_pp1_iter10_reg[31 : 0] <= zext_ln480_reg_5199[31 : 0];
        zext_ln480_reg_5199_pp1_iter11_reg[31 : 0] <= zext_ln480_reg_5199_pp1_iter10_reg[31 : 0];
        zext_ln480_reg_5199_pp1_iter12_reg[31 : 0] <= zext_ln480_reg_5199_pp1_iter11_reg[31 : 0];
        zext_ln480_reg_5199_pp1_iter13_reg[31 : 0] <= zext_ln480_reg_5199_pp1_iter12_reg[31 : 0];
        zext_ln480_reg_5199_pp1_iter14_reg[31 : 0] <= zext_ln480_reg_5199_pp1_iter13_reg[31 : 0];
        zext_ln480_reg_5199_pp1_iter15_reg[31 : 0] <= zext_ln480_reg_5199_pp1_iter14_reg[31 : 0];
        zext_ln480_reg_5199_pp1_iter16_reg[31 : 0] <= zext_ln480_reg_5199_pp1_iter15_reg[31 : 0];
        zext_ln480_reg_5199_pp1_iter17_reg[31 : 0] <= zext_ln480_reg_5199_pp1_iter16_reg[31 : 0];
        zext_ln480_reg_5199_pp1_iter18_reg[31 : 0] <= zext_ln480_reg_5199_pp1_iter17_reg[31 : 0];
        zext_ln480_reg_5199_pp1_iter19_reg[31 : 0] <= zext_ln480_reg_5199_pp1_iter18_reg[31 : 0];
        zext_ln480_reg_5199_pp1_iter20_reg[31 : 0] <= zext_ln480_reg_5199_pp1_iter19_reg[31 : 0];
        zext_ln480_reg_5199_pp1_iter21_reg[31 : 0] <= zext_ln480_reg_5199_pp1_iter20_reg[31 : 0];
        zext_ln480_reg_5199_pp1_iter22_reg[31 : 0] <= zext_ln480_reg_5199_pp1_iter21_reg[31 : 0];
        zext_ln480_reg_5199_pp1_iter23_reg[31 : 0] <= zext_ln480_reg_5199_pp1_iter22_reg[31 : 0];
        zext_ln481_reg_5204_pp1_iter10_reg[31 : 0] <= zext_ln481_reg_5204[31 : 0];
        zext_ln481_reg_5204_pp1_iter11_reg[31 : 0] <= zext_ln481_reg_5204_pp1_iter10_reg[31 : 0];
        zext_ln481_reg_5204_pp1_iter12_reg[31 : 0] <= zext_ln481_reg_5204_pp1_iter11_reg[31 : 0];
        zext_ln481_reg_5204_pp1_iter13_reg[31 : 0] <= zext_ln481_reg_5204_pp1_iter12_reg[31 : 0];
        zext_ln481_reg_5204_pp1_iter14_reg[31 : 0] <= zext_ln481_reg_5204_pp1_iter13_reg[31 : 0];
        zext_ln481_reg_5204_pp1_iter15_reg[31 : 0] <= zext_ln481_reg_5204_pp1_iter14_reg[31 : 0];
        zext_ln481_reg_5204_pp1_iter16_reg[31 : 0] <= zext_ln481_reg_5204_pp1_iter15_reg[31 : 0];
        zext_ln481_reg_5204_pp1_iter17_reg[31 : 0] <= zext_ln481_reg_5204_pp1_iter16_reg[31 : 0];
        zext_ln481_reg_5204_pp1_iter18_reg[31 : 0] <= zext_ln481_reg_5204_pp1_iter17_reg[31 : 0];
        zext_ln481_reg_5204_pp1_iter19_reg[31 : 0] <= zext_ln481_reg_5204_pp1_iter18_reg[31 : 0];
        zext_ln481_reg_5204_pp1_iter20_reg[31 : 0] <= zext_ln481_reg_5204_pp1_iter19_reg[31 : 0];
        zext_ln481_reg_5204_pp1_iter21_reg[31 : 0] <= zext_ln481_reg_5204_pp1_iter20_reg[31 : 0];
        zext_ln481_reg_5204_pp1_iter22_reg[31 : 0] <= zext_ln481_reg_5204_pp1_iter21_reg[31 : 0];
        zext_ln481_reg_5204_pp1_iter23_reg[31 : 0] <= zext_ln481_reg_5204_pp1_iter22_reg[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (rd_zeros0_0_load_reg_5311 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cur0_last_V_2_reg_5330 <= in_pixel0_TLAST_int;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cur0_last_V_2_reg_5330_pp1_iter16_reg <= cur0_last_V_2_reg_5330;
        cur0_last_V_2_reg_5330_pp1_iter17_reg <= cur0_last_V_2_reg_5330_pp1_iter16_reg;
        cur0_last_V_3_reg_5339_pp1_iter16_reg <= cur0_last_V_3_reg_5339;
        cur0_last_V_3_reg_5339_pp1_iter17_reg <= cur0_last_V_3_reg_5339_pp1_iter16_reg;
        i0_1_1_reg_5273 <= ap_sig_allocacmp_i0_1_1;
        i0_2_1_load_reg_5280 <= ap_sig_allocacmp_i0_2_1_load;
        i1_1_1_reg_4427 <= ap_sig_allocacmp_i1_1_1;
        i2_1_1_reg_4436 <= ap_sig_allocacmp_i2_1_1;
        icmp_ln256_reg_4443 <= icmp_ln256_fu_2309_p2;
        icmp_ln256_reg_4443_pp1_iter10_reg <= icmp_ln256_reg_4443_pp1_iter9_reg;
        icmp_ln256_reg_4443_pp1_iter11_reg <= icmp_ln256_reg_4443_pp1_iter10_reg;
        icmp_ln256_reg_4443_pp1_iter12_reg <= icmp_ln256_reg_4443_pp1_iter11_reg;
        icmp_ln256_reg_4443_pp1_iter13_reg <= icmp_ln256_reg_4443_pp1_iter12_reg;
        icmp_ln256_reg_4443_pp1_iter14_reg <= icmp_ln256_reg_4443_pp1_iter13_reg;
        icmp_ln256_reg_4443_pp1_iter15_reg <= icmp_ln256_reg_4443_pp1_iter14_reg;
        icmp_ln256_reg_4443_pp1_iter16_reg <= icmp_ln256_reg_4443_pp1_iter15_reg;
        icmp_ln256_reg_4443_pp1_iter17_reg <= icmp_ln256_reg_4443_pp1_iter16_reg;
        icmp_ln256_reg_4443_pp1_iter18_reg <= icmp_ln256_reg_4443_pp1_iter17_reg;
        icmp_ln256_reg_4443_pp1_iter19_reg <= icmp_ln256_reg_4443_pp1_iter18_reg;
        icmp_ln256_reg_4443_pp1_iter1_reg <= icmp_ln256_reg_4443;
        icmp_ln256_reg_4443_pp1_iter20_reg <= icmp_ln256_reg_4443_pp1_iter19_reg;
        icmp_ln256_reg_4443_pp1_iter21_reg <= icmp_ln256_reg_4443_pp1_iter20_reg;
        icmp_ln256_reg_4443_pp1_iter22_reg <= icmp_ln256_reg_4443_pp1_iter21_reg;
        icmp_ln256_reg_4443_pp1_iter23_reg <= icmp_ln256_reg_4443_pp1_iter22_reg;
        icmp_ln256_reg_4443_pp1_iter2_reg <= icmp_ln256_reg_4443_pp1_iter1_reg;
        icmp_ln256_reg_4443_pp1_iter3_reg <= icmp_ln256_reg_4443_pp1_iter2_reg;
        icmp_ln256_reg_4443_pp1_iter4_reg <= icmp_ln256_reg_4443_pp1_iter3_reg;
        icmp_ln256_reg_4443_pp1_iter5_reg <= icmp_ln256_reg_4443_pp1_iter4_reg;
        icmp_ln256_reg_4443_pp1_iter6_reg <= icmp_ln256_reg_4443_pp1_iter5_reg;
        icmp_ln256_reg_4443_pp1_iter7_reg <= icmp_ln256_reg_4443_pp1_iter6_reg;
        icmp_ln256_reg_4443_pp1_iter8_reg <= icmp_ln256_reg_4443_pp1_iter7_reg;
        icmp_ln256_reg_4443_pp1_iter9_reg <= icmp_ln256_reg_4443_pp1_iter8_reg;
        icmp_ln288_reg_5335_pp1_iter16_reg <= icmp_ln288_reg_5335;
        icmp_ln288_reg_5335_pp1_iter17_reg <= icmp_ln288_reg_5335_pp1_iter16_reg;
        icmp_ln421_reg_4499_pp1_iter10_reg <= icmp_ln421_reg_4499_pp1_iter9_reg;
        icmp_ln421_reg_4499_pp1_iter11_reg <= icmp_ln421_reg_4499_pp1_iter10_reg;
        icmp_ln421_reg_4499_pp1_iter12_reg <= icmp_ln421_reg_4499_pp1_iter11_reg;
        icmp_ln421_reg_4499_pp1_iter13_reg <= icmp_ln421_reg_4499_pp1_iter12_reg;
        icmp_ln421_reg_4499_pp1_iter14_reg <= icmp_ln421_reg_4499_pp1_iter13_reg;
        icmp_ln421_reg_4499_pp1_iter15_reg <= icmp_ln421_reg_4499_pp1_iter14_reg;
        icmp_ln421_reg_4499_pp1_iter16_reg <= icmp_ln421_reg_4499_pp1_iter15_reg;
        icmp_ln421_reg_4499_pp1_iter17_reg <= icmp_ln421_reg_4499_pp1_iter16_reg;
        icmp_ln421_reg_4499_pp1_iter18_reg <= icmp_ln421_reg_4499_pp1_iter17_reg;
        icmp_ln421_reg_4499_pp1_iter19_reg <= icmp_ln421_reg_4499_pp1_iter18_reg;
        icmp_ln421_reg_4499_pp1_iter1_reg <= icmp_ln421_reg_4499;
        icmp_ln421_reg_4499_pp1_iter20_reg <= icmp_ln421_reg_4499_pp1_iter19_reg;
        icmp_ln421_reg_4499_pp1_iter21_reg <= icmp_ln421_reg_4499_pp1_iter20_reg;
        icmp_ln421_reg_4499_pp1_iter22_reg <= icmp_ln421_reg_4499_pp1_iter21_reg;
        icmp_ln421_reg_4499_pp1_iter23_reg <= icmp_ln421_reg_4499_pp1_iter22_reg;
        icmp_ln421_reg_4499_pp1_iter2_reg <= icmp_ln421_reg_4499_pp1_iter1_reg;
        icmp_ln421_reg_4499_pp1_iter3_reg <= icmp_ln421_reg_4499_pp1_iter2_reg;
        icmp_ln421_reg_4499_pp1_iter4_reg <= icmp_ln421_reg_4499_pp1_iter3_reg;
        icmp_ln421_reg_4499_pp1_iter5_reg <= icmp_ln421_reg_4499_pp1_iter4_reg;
        icmp_ln421_reg_4499_pp1_iter6_reg <= icmp_ln421_reg_4499_pp1_iter5_reg;
        icmp_ln421_reg_4499_pp1_iter7_reg <= icmp_ln421_reg_4499_pp1_iter6_reg;
        icmp_ln421_reg_4499_pp1_iter8_reg <= icmp_ln421_reg_4499_pp1_iter7_reg;
        icmp_ln421_reg_4499_pp1_iter9_reg <= icmp_ln421_reg_4499_pp1_iter8_reg;
        icmp_ln427_reg_4507_pp1_iter10_reg <= icmp_ln427_reg_4507_pp1_iter9_reg;
        icmp_ln427_reg_4507_pp1_iter11_reg <= icmp_ln427_reg_4507_pp1_iter10_reg;
        icmp_ln427_reg_4507_pp1_iter12_reg <= icmp_ln427_reg_4507_pp1_iter11_reg;
        icmp_ln427_reg_4507_pp1_iter13_reg <= icmp_ln427_reg_4507_pp1_iter12_reg;
        icmp_ln427_reg_4507_pp1_iter14_reg <= icmp_ln427_reg_4507_pp1_iter13_reg;
        icmp_ln427_reg_4507_pp1_iter15_reg <= icmp_ln427_reg_4507_pp1_iter14_reg;
        icmp_ln427_reg_4507_pp1_iter16_reg <= icmp_ln427_reg_4507_pp1_iter15_reg;
        icmp_ln427_reg_4507_pp1_iter17_reg <= icmp_ln427_reg_4507_pp1_iter16_reg;
        icmp_ln427_reg_4507_pp1_iter18_reg <= icmp_ln427_reg_4507_pp1_iter17_reg;
        icmp_ln427_reg_4507_pp1_iter19_reg <= icmp_ln427_reg_4507_pp1_iter18_reg;
        icmp_ln427_reg_4507_pp1_iter1_reg <= icmp_ln427_reg_4507;
        icmp_ln427_reg_4507_pp1_iter20_reg <= icmp_ln427_reg_4507_pp1_iter19_reg;
        icmp_ln427_reg_4507_pp1_iter21_reg <= icmp_ln427_reg_4507_pp1_iter20_reg;
        icmp_ln427_reg_4507_pp1_iter22_reg <= icmp_ln427_reg_4507_pp1_iter21_reg;
        icmp_ln427_reg_4507_pp1_iter23_reg <= icmp_ln427_reg_4507_pp1_iter22_reg;
        icmp_ln427_reg_4507_pp1_iter2_reg <= icmp_ln427_reg_4507_pp1_iter1_reg;
        icmp_ln427_reg_4507_pp1_iter3_reg <= icmp_ln427_reg_4507_pp1_iter2_reg;
        icmp_ln427_reg_4507_pp1_iter4_reg <= icmp_ln427_reg_4507_pp1_iter3_reg;
        icmp_ln427_reg_4507_pp1_iter5_reg <= icmp_ln427_reg_4507_pp1_iter4_reg;
        icmp_ln427_reg_4507_pp1_iter6_reg <= icmp_ln427_reg_4507_pp1_iter5_reg;
        icmp_ln427_reg_4507_pp1_iter7_reg <= icmp_ln427_reg_4507_pp1_iter6_reg;
        icmp_ln427_reg_4507_pp1_iter8_reg <= icmp_ln427_reg_4507_pp1_iter7_reg;
        icmp_ln427_reg_4507_pp1_iter9_reg <= icmp_ln427_reg_4507_pp1_iter8_reg;
        icmp_ln509_reg_4650_pp1_iter10_reg <= icmp_ln509_reg_4650_pp1_iter9_reg;
        icmp_ln509_reg_4650_pp1_iter11_reg <= icmp_ln509_reg_4650_pp1_iter10_reg;
        icmp_ln509_reg_4650_pp1_iter12_reg <= icmp_ln509_reg_4650_pp1_iter11_reg;
        icmp_ln509_reg_4650_pp1_iter13_reg <= icmp_ln509_reg_4650_pp1_iter12_reg;
        icmp_ln509_reg_4650_pp1_iter14_reg <= icmp_ln509_reg_4650_pp1_iter13_reg;
        icmp_ln509_reg_4650_pp1_iter15_reg <= icmp_ln509_reg_4650_pp1_iter14_reg;
        icmp_ln509_reg_4650_pp1_iter16_reg <= icmp_ln509_reg_4650_pp1_iter15_reg;
        icmp_ln509_reg_4650_pp1_iter17_reg <= icmp_ln509_reg_4650_pp1_iter16_reg;
        icmp_ln509_reg_4650_pp1_iter18_reg <= icmp_ln509_reg_4650_pp1_iter17_reg;
        icmp_ln509_reg_4650_pp1_iter19_reg <= icmp_ln509_reg_4650_pp1_iter18_reg;
        icmp_ln509_reg_4650_pp1_iter1_reg <= icmp_ln509_reg_4650;
        icmp_ln509_reg_4650_pp1_iter2_reg <= icmp_ln509_reg_4650_pp1_iter1_reg;
        icmp_ln509_reg_4650_pp1_iter3_reg <= icmp_ln509_reg_4650_pp1_iter2_reg;
        icmp_ln509_reg_4650_pp1_iter4_reg <= icmp_ln509_reg_4650_pp1_iter3_reg;
        icmp_ln509_reg_4650_pp1_iter5_reg <= icmp_ln509_reg_4650_pp1_iter4_reg;
        icmp_ln509_reg_4650_pp1_iter6_reg <= icmp_ln509_reg_4650_pp1_iter5_reg;
        icmp_ln509_reg_4650_pp1_iter7_reg <= icmp_ln509_reg_4650_pp1_iter6_reg;
        icmp_ln509_reg_4650_pp1_iter8_reg <= icmp_ln509_reg_4650_pp1_iter7_reg;
        icmp_ln509_reg_4650_pp1_iter9_reg <= icmp_ln509_reg_4650_pp1_iter8_reg;
        icmp_ln517_reg_5362_pp1_iter16_reg <= icmp_ln517_reg_5362;
        icmp_ln517_reg_5362_pp1_iter17_reg <= icmp_ln517_reg_5362_pp1_iter16_reg;
        icmp_ln517_reg_5362_pp1_iter18_reg <= icmp_ln517_reg_5362_pp1_iter17_reg;
        psum_buf_r_1_reg_983_pp1_iter1_reg <= psum_buf_r_1_reg_983;
        psum_buf_r_1_reg_983_pp1_iter2_reg <= psum_buf_r_1_reg_983_pp1_iter1_reg;
        psum_buf_r_1_reg_983_pp1_iter3_reg <= psum_buf_r_1_reg_983_pp1_iter2_reg;
        psum_buf_r_1_reg_983_pp1_iter4_reg <= psum_buf_r_1_reg_983_pp1_iter3_reg;
        psum_buf_r_1_reg_983_pp1_iter5_reg <= psum_buf_r_1_reg_983_pp1_iter4_reg;
        psum_buf_r_1_reg_983_pp1_iter6_reg <= psum_buf_r_1_reg_983_pp1_iter5_reg;
        reg_1404_pp1_iter15_reg <= reg_1404;
        reg_1404_pp1_iter16_reg <= reg_1404_pp1_iter15_reg;
        reg_1404_pp1_iter17_reg <= reg_1404_pp1_iter16_reg;
        reg_1404_pp1_iter18_reg <= reg_1404_pp1_iter17_reg;
        tmp_102_reg_4630_pp1_iter1_reg <= tmp_102_reg_4630;
        tmp_105_reg_4645_pp1_iter1_reg <= tmp_105_reg_4645;
        tmp_12_reg_5401_pp1_iter18_reg <= tmp_12_reg_5401;
        tmp_17_reg_5406_pp1_iter18_reg <= tmp_17_reg_5406;
        tmp_22_reg_4927_pp1_iter4_reg <= tmp_22_reg_4927;
        tmp_26_reg_4932_pp1_iter4_reg <= tmp_26_reg_4932;
        tmp_31_reg_4937_pp1_iter4_reg <= tmp_31_reg_4937;
        tmp_36_reg_4942_pp1_iter4_reg <= tmp_36_reg_4942;
        tmp_40_reg_4947_pp1_iter4_reg <= tmp_40_reg_4947;
        tmp_45_reg_4952_pp1_iter4_reg <= tmp_45_reg_4952;
        tmp_50_reg_4957_pp1_iter4_reg <= tmp_50_reg_4957;
        tmp_54_reg_4962_pp1_iter4_reg <= tmp_54_reg_4962;
        tmp_59_reg_4967_pp1_iter4_reg <= tmp_59_reg_4967;
        tmp_66_reg_5354_pp1_iter16_reg <= tmp_66_reg_5354;
        tmp_66_reg_5354_pp1_iter17_reg <= tmp_66_reg_5354_pp1_iter16_reg;
        tmp_66_reg_5354_pp1_iter18_reg <= tmp_66_reg_5354_pp1_iter17_reg;
        tmp_66_reg_5354_pp1_iter19_reg <= tmp_66_reg_5354_pp1_iter18_reg;
        tmp_6_reg_5396_pp1_iter18_reg <= tmp_6_reg_5396;
        tmp_6_reg_5396_pp1_iter19_reg <= tmp_6_reg_5396_pp1_iter18_reg;
        tmp_70_reg_5228_pp1_iter14_reg <= tmp_70_reg_5228;
        tmp_71_reg_5233_pp1_iter14_reg <= tmp_71_reg_5233;
        tmp_71_reg_5233_pp1_iter15_reg <= tmp_71_reg_5233_pp1_iter14_reg;
        tmp_74_reg_5248_pp1_iter14_reg <= tmp_74_reg_5248;
        tmp_74_reg_5248_pp1_iter15_reg <= tmp_74_reg_5248_pp1_iter14_reg;
        tmp_78_reg_5263_pp1_iter14_reg <= tmp_78_reg_5263;
        tmp_78_reg_5263_pp1_iter15_reg <= tmp_78_reg_5263_pp1_iter14_reg;
        tmp_81_reg_4525_pp1_iter1_reg <= tmp_81_reg_4525;
        tmp_84_reg_4540_pp1_iter1_reg <= tmp_84_reg_4540;
        tmp_87_reg_4555_pp1_iter1_reg <= tmp_87_reg_4555;
        tmp_90_reg_4570_pp1_iter1_reg <= tmp_90_reg_4570;
        tmp_93_reg_4585_pp1_iter1_reg <= tmp_93_reg_4585;
        tmp_96_reg_4600_pp1_iter1_reg <= tmp_96_reg_4600;
        tmp_99_reg_4615_pp1_iter1_reg <= tmp_99_reg_4615;
        tmp_s_reg_5349_pp1_iter16_reg <= tmp_s_reg_5349;
        wr_zeros_0_load_1_reg_5358_pp1_iter16_reg <= wr_zeros_0_load_1_reg_5358;
        wr_zeros_0_load_1_reg_5358_pp1_iter17_reg <= wr_zeros_0_load_1_reg_5358_pp1_iter16_reg;
        wr_zeros_0_load_1_reg_5358_pp1_iter18_reg <= wr_zeros_0_load_1_reg_5358_pp1_iter17_reg;
        zext_ln392_reg_5037_pp1_iter10_reg[31 : 0] <= zext_ln392_reg_5037_pp1_iter9_reg[31 : 0];
        zext_ln392_reg_5037_pp1_iter11_reg[31 : 0] <= zext_ln392_reg_5037_pp1_iter10_reg[31 : 0];
        zext_ln392_reg_5037_pp1_iter12_reg[31 : 0] <= zext_ln392_reg_5037_pp1_iter11_reg[31 : 0];
        zext_ln392_reg_5037_pp1_iter13_reg[31 : 0] <= zext_ln392_reg_5037_pp1_iter12_reg[31 : 0];
        zext_ln392_reg_5037_pp1_iter14_reg[31 : 0] <= zext_ln392_reg_5037_pp1_iter13_reg[31 : 0];
        zext_ln392_reg_5037_pp1_iter15_reg[31 : 0] <= zext_ln392_reg_5037_pp1_iter14_reg[31 : 0];
        zext_ln392_reg_5037_pp1_iter16_reg[31 : 0] <= zext_ln392_reg_5037_pp1_iter15_reg[31 : 0];
        zext_ln392_reg_5037_pp1_iter17_reg[31 : 0] <= zext_ln392_reg_5037_pp1_iter16_reg[31 : 0];
        zext_ln392_reg_5037_pp1_iter18_reg[31 : 0] <= zext_ln392_reg_5037_pp1_iter17_reg[31 : 0];
        zext_ln392_reg_5037_pp1_iter19_reg[31 : 0] <= zext_ln392_reg_5037_pp1_iter18_reg[31 : 0];
        zext_ln392_reg_5037_pp1_iter7_reg[31 : 0] <= zext_ln392_reg_5037[31 : 0];
        zext_ln392_reg_5037_pp1_iter8_reg[31 : 0] <= zext_ln392_reg_5037_pp1_iter7_reg[31 : 0];
        zext_ln392_reg_5037_pp1_iter9_reg[31 : 0] <= zext_ln392_reg_5037_pp1_iter8_reg[31 : 0];
        zext_ln393_reg_5042_pp1_iter10_reg[31 : 0] <= zext_ln393_reg_5042_pp1_iter9_reg[31 : 0];
        zext_ln393_reg_5042_pp1_iter11_reg[31 : 0] <= zext_ln393_reg_5042_pp1_iter10_reg[31 : 0];
        zext_ln393_reg_5042_pp1_iter12_reg[31 : 0] <= zext_ln393_reg_5042_pp1_iter11_reg[31 : 0];
        zext_ln393_reg_5042_pp1_iter13_reg[31 : 0] <= zext_ln393_reg_5042_pp1_iter12_reg[31 : 0];
        zext_ln393_reg_5042_pp1_iter14_reg[31 : 0] <= zext_ln393_reg_5042_pp1_iter13_reg[31 : 0];
        zext_ln393_reg_5042_pp1_iter15_reg[31 : 0] <= zext_ln393_reg_5042_pp1_iter14_reg[31 : 0];
        zext_ln393_reg_5042_pp1_iter16_reg[31 : 0] <= zext_ln393_reg_5042_pp1_iter15_reg[31 : 0];
        zext_ln393_reg_5042_pp1_iter17_reg[31 : 0] <= zext_ln393_reg_5042_pp1_iter16_reg[31 : 0];
        zext_ln393_reg_5042_pp1_iter18_reg[31 : 0] <= zext_ln393_reg_5042_pp1_iter17_reg[31 : 0];
        zext_ln393_reg_5042_pp1_iter19_reg[31 : 0] <= zext_ln393_reg_5042_pp1_iter18_reg[31 : 0];
        zext_ln393_reg_5042_pp1_iter7_reg[31 : 0] <= zext_ln393_reg_5042[31 : 0];
        zext_ln393_reg_5042_pp1_iter8_reg[31 : 0] <= zext_ln393_reg_5042_pp1_iter7_reg[31 : 0];
        zext_ln393_reg_5042_pp1_iter9_reg[31 : 0] <= zext_ln393_reg_5042_pp1_iter8_reg[31 : 0];
        zext_ln394_reg_4483_pp1_iter1_reg[31 : 0] <= zext_ln394_reg_4483[31 : 0];
        zext_ln394_reg_4483_pp1_iter2_reg[31 : 0] <= zext_ln394_reg_4483_pp1_iter1_reg[31 : 0];
        zext_ln394_reg_4483_pp1_iter3_reg[31 : 0] <= zext_ln394_reg_4483_pp1_iter2_reg[31 : 0];
        zext_ln394_reg_4483_pp1_iter4_reg[31 : 0] <= zext_ln394_reg_4483_pp1_iter3_reg[31 : 0];
        zext_ln479_reg_5157_pp1_iter10_reg[31 : 0] <= zext_ln479_reg_5157_pp1_iter9_reg[31 : 0];
        zext_ln479_reg_5157_pp1_iter11_reg[31 : 0] <= zext_ln479_reg_5157_pp1_iter10_reg[31 : 0];
        zext_ln479_reg_5157_pp1_iter12_reg[31 : 0] <= zext_ln479_reg_5157_pp1_iter11_reg[31 : 0];
        zext_ln479_reg_5157_pp1_iter13_reg[31 : 0] <= zext_ln479_reg_5157_pp1_iter12_reg[31 : 0];
        zext_ln479_reg_5157_pp1_iter14_reg[31 : 0] <= zext_ln479_reg_5157_pp1_iter13_reg[31 : 0];
        zext_ln479_reg_5157_pp1_iter15_reg[31 : 0] <= zext_ln479_reg_5157_pp1_iter14_reg[31 : 0];
        zext_ln479_reg_5157_pp1_iter16_reg[31 : 0] <= zext_ln479_reg_5157_pp1_iter15_reg[31 : 0];
        zext_ln479_reg_5157_pp1_iter17_reg[31 : 0] <= zext_ln479_reg_5157_pp1_iter16_reg[31 : 0];
        zext_ln479_reg_5157_pp1_iter18_reg[31 : 0] <= zext_ln479_reg_5157_pp1_iter17_reg[31 : 0];
        zext_ln479_reg_5157_pp1_iter19_reg[31 : 0] <= zext_ln479_reg_5157_pp1_iter18_reg[31 : 0];
        zext_ln479_reg_5157_pp1_iter20_reg[31 : 0] <= zext_ln479_reg_5157_pp1_iter19_reg[31 : 0];
        zext_ln479_reg_5157_pp1_iter21_reg[31 : 0] <= zext_ln479_reg_5157_pp1_iter20_reg[31 : 0];
        zext_ln479_reg_5157_pp1_iter8_reg[31 : 0] <= zext_ln479_reg_5157[31 : 0];
        zext_ln479_reg_5157_pp1_iter9_reg[31 : 0] <= zext_ln479_reg_5157_pp1_iter8_reg[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((rd_zeros0_0_load_reg_5311 == 1'd1) & (compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (icmp_ln288_fu_3717_p2 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cur0_last_V_3_reg_5339 <= in_pixel0_TLAST_int;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (tmp_66_reg_5354_pp1_iter18_reg == 1'd0) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter18_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cur0_last_V_load_3_reg_5441 <= cur0_last_V_fu_350;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter12_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i0_0_load_reg_5216 <= ap_sig_allocacmp_i0_0_load;
        tmp_70_reg_5228 <= {{w0_0_fu_366[31:16]}};
        tmp_71_reg_5233 <= {{w0_0_fu_366[47:32]}};
        trunc_ln420_reg_5223 <= trunc_ln420_fu_3581_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i0_2_1_fu_346 <= ap_phi_mux_cur0_0_4_phi_fu_1037_p12;
        tmp_s_reg_5349 <= grp_fu_1190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i1_2_1_reg_4761 <= i1_2_fu_354;
        i2_2_1_reg_4768 <= i2_2_fu_358;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_fu_2309_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i2_0_load_reg_4469 <= i2_0_fu_294;
        i3_0_load_reg_4476 <= ap_sig_allocacmp_i3_0_load;
        icmp_ln421_reg_4499 <= icmp_ln421_fu_2348_p2;
        icmp_ln427_reg_4507 <= icmp_ln427_fu_2353_p2;
        icmp_ln509_reg_4650 <= icmp_ln509_fu_2680_p2;
        tmp_102_reg_4630 <= {{w0_3_fu_378[95:80]}};
        tmp_105_reg_4645 <= {{w0_3_fu_378[143:128]}};
        tmp_81_reg_4525 <= {{w0_1_fu_370[47:32]}};
        tmp_84_reg_4540 <= {{w0_1_fu_370[95:80]}};
        tmp_87_reg_4555 <= {{w0_1_fu_370[143:128]}};
        tmp_89_reg_4565 <= {{w0_2_fu_374[31:16]}};
        tmp_90_reg_4570 <= {{w0_2_fu_374[47:32]}};
        tmp_93_reg_4585 <= {{w0_2_fu_374[95:80]}};
        tmp_96_reg_4600 <= {{w0_2_fu_374[143:128]}};
        tmp_98_reg_4610 <= {{w0_3_fu_378[31:16]}};
        tmp_99_reg_4615 <= {{w0_3_fu_378[47:32]}};
        trunc_ln448_reg_4560 <= trunc_ln448_fu_2472_p1;
        trunc_ln462_reg_4605 <= trunc_ln462_fu_2576_p1;
        zext_ln394_reg_4483[31 : 0] <= zext_ln394_fu_2342_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((rd_zeros0_0_load_reg_5311 == 1'd1) & (compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln288_reg_5335 <= icmp_ln288_fu_3717_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((rd_zeros1_0_fu_262 == 1'd1) & (compressed_in == 1'd1) & (grp_fu_1213_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        icmp_ln314_reg_4677 <= icmp_ln314_fu_2726_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((rd_zeros2_0_fu_258 == 1'd1) & (compressed_in == 1'd1) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        icmp_ln340_reg_4694 <= icmp_ln340_fu_2876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((rd_zeros3_0_fu_254 == 1'd1) & (compressed_in == 1'd1) & (grp_fu_1223_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        icmp_ln366_reg_4711 <= icmp_ln366_fu_3026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (grp_fu_1218_p2 == 1'd1) & (icmp_ln509_reg_4650_pp1_iter14_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln517_reg_5362 <= icmp_ln517_fu_3850_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((rd_zeros3_0_fu_254 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln366_fu_3026_p2 == 1'd0) & (grp_fu_1223_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        isNeg_3_reg_4720 <= add_ln659_3_fu_3054_p2[32'd5];
        tmp_V_7_reg_4715 <= tmp_V_7_fu_3046_p1;
        ush_3_reg_4725 <= ush_3_fu_3078_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mul_ln210_reg_4309 <= mul_ln210_fu_1557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter23_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        psum0_1_2_reg_5481 <= psum0_1_2_fu_3922_p3;
        psum0_2_2_reg_5487 <= psum0_2_2_fu_3929_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        psum1_0_reg_5107 <= grp_fu_1074_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_reg_4499_pp1_iter8_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter8_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter9 == 1'b1))) begin
        psum1_1_reg_5174 <= grp_fu_1106_p2;
        psum2_1_reg_5184 <= grp_fu_1114_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln427_reg_4507_pp1_iter8_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter8_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter9 == 1'b1))) begin
        psum1_2_reg_5179 <= grp_fu_1110_p2;
        psum2_2_reg_5189 <= grp_fu_1118_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        psum2_0_reg_5147 <= grp_fu_1094_p2;
        psum3_0_reg_5152 <= grp_fu_1098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln427_reg_4507_pp1_iter9_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        psum3_2_reg_5194 <= grp_fu_1102_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_reg_4499_pp1_iter20_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter20_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        rd_data0_0_0_reg_5461 <= psum_fifo0_0_0_q0;
        tmp_13_reg_5471 <= grp_fu_1114_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln427_reg_4507_pp1_iter20_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter20_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        rd_data0_0_1_reg_5466 <= psum_fifo0_0_1_q0;
        tmp_18_reg_5476 <= grp_fu_1118_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_reg_4499_pp1_iter6_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        rd_data0_1_0_reg_5077 <= psum_fifo0_1_0_q0;
        rd_data0_2_0_reg_5087 <= psum_fifo0_2_0_q0;
        rd_data0_3_0_reg_5097 <= psum_fifo0_3_0_q0;
        tmp_27_reg_5112 <= grp_fu_1078_p2;
        tmp_41_reg_5122 <= grp_fu_1086_p2;
        tmp_55_reg_5132 <= grp_fu_1094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln427_reg_4507_pp1_iter6_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        rd_data0_1_1_reg_5082 <= psum_fifo0_1_1_q0;
        rd_data0_2_1_reg_5092 <= psum_fifo0_2_1_q0;
        rd_data0_3_1_reg_5102 <= psum_fifo0_3_1_q0;
        tmp_32_reg_5117 <= grp_fu_1082_p2;
        tmp_46_reg_5127 <= grp_fu_1090_p2;
        tmp_60_reg_5137 <= grp_fu_1098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        rd_data0_2_2_reg_4922 <= psum_fifo0_2_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter5_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        rd_data0_3_2_reg_5027 <= psum_fifo0_3_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((compressed_in == 1'd1) & (grp_fu_1228_p2 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        rd_zeros0_0_load_reg_5311 <= rd_zeros0_0_fu_266;
    end
end

always @ (posedge ap_clk) begin
    if (((compressed_in == 1'd1) & (grp_fu_1213_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        rd_zeros1_0_load_reg_4673 <= rd_zeros1_0_fu_262;
    end
end

always @ (posedge ap_clk) begin
    if (((compressed_in == 1'd1) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        rd_zeros2_0_load_reg_4690 <= rd_zeros2_0_fu_258;
    end
end

always @ (posedge ap_clk) begin
    if (((compressed_in == 1'd1) & (grp_fu_1223_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        rd_zeros3_0_load_reg_4707 <= rd_zeros3_0_fu_254;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln421_reg_4499_pp1_iter8_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter8_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter9 == 1'b1)) | ((icmp_ln256_reg_4443_pp1_iter21_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        reg_1376 <= grp_fu_1122_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln512_reg_4418 == 1'd1) & (icmp_ln509_reg_4650_pp1_iter12_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter12_reg == 1'd0) & (compressed_out == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter13 == 1'b1)) | ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter12_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter12_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter13 == 1'b1)))) begin
        reg_1381 <= grp_fu_1126_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((wr_zeros_0_load_reg_5493 == 1'd1) & (1'b1 == ap_CS_fsm_state66)) | ((wr_zeros_0_load_1_reg_5358_pp1_iter17_reg == 1'd1) & (icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (tmp_66_reg_5354_pp1_iter17_reg == 1'd0) & (icmp_ln509_reg_4650_pp1_iter17_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        reg_1391 <= grp_fu_1055_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln512_reg_4418 == 1'd1) & (icmp_ln509_reg_4650_pp1_iter13_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter13_reg == 1'd0) & (compressed_out == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter14 == 1'b1)) | ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter13_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter13_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter14 == 1'b1)))) begin
        reg_1404 <= grp_fu_1396_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter7_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        select_ln262_reg_5164 <= select_ln262_fu_3368_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((regslice_both_out_pixel0_data_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state6))) begin
        set_idx_reg_4360 <= set_idx_fu_1606_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        status_read_reg_3991 <= status_i;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_reg_4499_pp1_iter15_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter15_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_10_reg_5371 <= grp_fu_1202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_reg_4499_pp1_iter17_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter17_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter18 == 1'b1))) begin
        tmp_11_reg_5411 <= grp_fu_1130_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_reg_4499_pp1_iter16_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter16_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter17 == 1'b1))) begin
        tmp_12_reg_5401 <= grp_fu_1202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln427_reg_4507_pp1_iter14_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_14_reg_5325 <= grp_fu_1198_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln427_reg_4507_pp1_iter15_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter15_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_15_reg_5381 <= grp_fu_1206_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln427_reg_4507_pp1_iter17_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter17_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_16_reg_5416 <= grp_fu_1134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln427_reg_4507_pp1_iter16_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter16_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter17 == 1'b1))) begin
        tmp_17_reg_5406 <= grp_fu_1206_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_19_reg_4782 <= grp_fu_1138_p2;
        tmp_20_reg_4787 <= grp_fu_1142_p2;
        tmp_23_reg_4797 <= grp_fu_1146_p2;
        tmp_24_reg_4802 <= grp_fu_1150_p2;
        tmp_28_reg_4812 <= grp_fu_1154_p2;
        tmp_29_reg_4817 <= grp_fu_1158_p2;
        tmp_37_reg_4832 <= grp_fu_1162_p2;
        tmp_38_reg_4837 <= grp_fu_1166_p2;
        tmp_42_reg_4847 <= grp_fu_1170_p2;
        tmp_43_reg_4852 <= grp_fu_1174_p2;
        tmp_51_reg_4867 <= grp_fu_1178_p2;
        tmp_52_reg_4872 <= grp_fu_1182_p2;
        tmp_56_reg_4882 <= grp_fu_1186_p2;
        tmp_57_reg_4887 <= grp_fu_1190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter15_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter16 == 1'b1))) begin
        tmp_1_reg_5391 <= grp_fu_1194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_21_reg_4977 <= grp_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_22_reg_4927 <= grp_fu_1154_p2;
        tmp_36_reg_4942 <= grp_fu_1166_p2;
        tmp_50_reg_4957 <= grp_fu_1178_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_reg_4499_pp1_iter3_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_25_reg_4982 <= grp_fu_1070_p2;
        tmp_39_reg_4992 <= grp_fu_1078_p2;
        tmp_53_reg_5002 <= grp_fu_1086_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_reg_4499_pp1_iter2_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_26_reg_4932 <= grp_fu_1158_p2;
        tmp_40_reg_4947 <= grp_fu_1170_p2;
        tmp_54_reg_4962 <= grp_fu_1182_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln427_reg_4507_pp1_iter3_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_30_reg_4987 <= grp_fu_1074_p2;
        tmp_44_reg_4997 <= grp_fu_1082_p2;
        tmp_58_reg_5007 <= grp_fu_1090_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln427_reg_4507_pp1_iter2_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_31_reg_4937 <= grp_fu_1162_p2;
        tmp_45_reg_4952 <= grp_fu_1174_p2;
        tmp_59_reg_4967 <= grp_fu_1186_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        tmp_33_reg_4902 <= grp_fu_1138_p2;
        tmp_34_reg_4907 <= grp_fu_1142_p2;
        tmp_47_reg_4912 <= grp_fu_1146_p2;
        tmp_48_reg_4917 <= grp_fu_1150_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_35_reg_5012 <= grp_fu_1062_p2;
        tmp_49_reg_5017 <= grp_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((compressed_in == 1'd1) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_3_reg_5307 <= grp_fu_1228_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter18_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_4_reg_5421 <= grp_fu_1110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((compressed_in == 1'd1) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_5_reg_4669 <= grp_fu_1213_p2;
        tmp_7_reg_4686 <= grp_fu_1218_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln509_reg_4650_pp1_iter2_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        tmp_61_reg_4972 <= grp_fu_1062_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln509_reg_4650_pp1_iter5_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter5_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_62_reg_5032 <= grp_fu_1070_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln509_reg_4650_pp1_iter7_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter7_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter8 == 1'b1))) begin
        tmp_63_reg_5169 <= grp_fu_1102_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln509_reg_4650_pp1_iter10_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter10_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_64_reg_5210 <= grp_fu_1106_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter14_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_66_reg_5354 <= grp_fu_1218_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter16_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter17 == 1'b1))) begin
        tmp_6_reg_5396 <= grp_fu_1198_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_reg_4499_pp1_iter12_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter12_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_73_reg_5243 <= {{w0_0_fu_366[79:64]}};
        tmp_74_reg_5248 <= {{w0_0_fu_366[95:80]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln427_reg_4507_pp1_iter12_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter12_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_77_reg_5258 <= {{w0_0_fu_366[127:112]}};
        tmp_78_reg_5263 <= {{w0_0_fu_366[143:128]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_reg_4499_pp1_iter14_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_8_reg_5320 <= grp_fu_1194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((compressed_in == 1'd1) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_9_reg_4703 <= grp_fu_1223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((rd_zeros1_0_fu_262 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln314_fu_2726_p2 == 1'd0) & (grp_fu_1213_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        val_V_1_reg_4681 <= val_V_1_fu_2846_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((rd_zeros2_0_fu_258 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln340_fu_2876_p2 == 1'd0) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        val_V_2_reg_4698 <= val_V_2_fu_2996_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((rd_zeros0_0_load_reg_5311 == 1'd1) & (compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (icmp_ln288_fu_3717_p2 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        val_V_reg_5344 <= val_V_fu_3837_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln223_fu_1612_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln223_fu_1612_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        w0_0_fu_366 <= w0_0_1_fu_1764_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln229_fu_1775_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln229_fu_1775_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        w0_1_fu_370 <= w0_1_1_fu_1927_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln235_fu_1938_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln235_fu_1938_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        w0_2_fu_374 <= w0_2_1_fu_2090_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0))) & (icmp_ln241_fu_2101_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        w0_3_fu_378 <= w0_3_1_fu_2253_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter14_reg == 1'd0) & (grp_fu_1218_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wr_zeros_0_load_1_reg_5358 <= wr_zeros_0_fu_342;
    end
end

always @ (posedge ap_clk) begin
    if (((compressed_out == 1'd1) & (1'b1 == ap_CS_fsm_state60))) begin
        wr_zeros_0_load_reg_5493 <= wr_zeros_0_fu_342;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter5_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        zext_ln392_reg_5037[31 : 0] <= zext_ln392_fu_3287_p1[31 : 0];
        zext_ln393_reg_5042[31 : 0] <= zext_ln393_fu_3294_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        zext_ln479_reg_5157[31 : 0] <= zext_ln479_fu_3309_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        zext_ln480_reg_5199[31 : 0] <= zext_ln480_fu_3459_p1[31 : 0];
        zext_ln481_reg_5204[31 : 0] <= zext_ln481_fu_3466_p1[31 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b1))) begin
        ap_condition_pp1_exit_iter14_state39 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter14_state39 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln210_fu_1601_p2 == 1'd1) & (regslice_both_out_pixel0_data_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter17 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter21 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter19 == 1'b0) & (ap_enable_reg_pp1_iter24 == 1'b0) & (ap_enable_reg_pp1_iter23 == 1'b0) & (ap_enable_reg_pp1_iter22 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter18 == 1'b0) & (ap_enable_reg_pp1_iter20 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1703)) begin
        if ((icmp_ln517_fu_3850_p2 == 1'd0)) begin
            ap_phi_mux_cur0_0_3_phi_fu_1026_p4 = ap_phi_mux_i0_2_phi_fu_1009_p10;
        end else if ((icmp_ln517_fu_3850_p2 == 1'd1)) begin
            ap_phi_mux_cur0_0_3_phi_fu_1026_p4 = 16'd0;
        end else begin
            ap_phi_mux_cur0_0_3_phi_fu_1026_p4 = ap_phi_reg_pp1_iter15_cur0_0_3_reg_1023;
        end
    end else begin
        ap_phi_mux_cur0_0_3_phi_fu_1026_p4 = ap_phi_reg_pp1_iter15_cur0_0_3_reg_1023;
    end
end

always @ (*) begin
    if (((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter14_reg == 1'd0) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0))) begin
        ap_phi_mux_cur0_0_4_phi_fu_1037_p12 = reg_1404;
    end else if (((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (grp_fu_1218_p2 == 1'd1) & (icmp_ln509_reg_4650_pp1_iter14_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0))) begin
        ap_phi_mux_cur0_0_4_phi_fu_1037_p12 = ap_phi_mux_cur0_0_3_phi_fu_1026_p4;
    end else if ((((icmp_ln509_reg_4650_pp1_iter14_reg == 1'd0) & (icmp_ln512_reg_4418 == 1'd0) & (compressed_out == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0)) | ((icmp_ln509_reg_4650_pp1_iter14_reg == 1'd1) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0)) | ((compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter14_reg == 1'd0) & (icmp_ln512_reg_4418 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0)))) begin
        ap_phi_mux_cur0_0_4_phi_fu_1037_p12 = ap_phi_mux_i0_2_phi_fu_1009_p10;
    end else begin
        ap_phi_mux_cur0_0_4_phi_fu_1037_p12 = ap_phi_reg_pp1_iter15_cur0_0_4_reg_1034;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_100)) begin
        if ((rd_zeros0_0_load_reg_5311 == 1'd0)) begin
            ap_phi_mux_i0_2_phi_fu_1009_p10 = in_pixel0_TDATA_int;
        end else if (((rd_zeros0_0_load_reg_5311 == 1'd1) & (icmp_ln288_fu_3717_p2 == 1'd0))) begin
            ap_phi_mux_i0_2_phi_fu_1009_p10 = 16'd0;
        end else if (((icmp_ln288_fu_3717_p2 == 1'd1) & (rd_zeros0_0_load_reg_5311 == 1'd1))) begin
            ap_phi_mux_i0_2_phi_fu_1009_p10 = i0_2_1_load_reg_5280;
        end else begin
            ap_phi_mux_i0_2_phi_fu_1009_p10 = ap_phi_reg_pp1_iter15_i0_2_reg_1006;
        end
    end else begin
        ap_phi_mux_i0_2_phi_fu_1009_p10 = ap_phi_reg_pp1_iter15_i0_2_reg_1006;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_i7_0_phi_fu_998_p4 = i_1_reg_4659;
    end else begin
        ap_phi_mux_i7_0_phi_fu_998_p4 = i7_0_reg_994;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_psum_buf_r_1_phi_fu_986_p4 = add_ln269_reg_4664;
    end else begin
        ap_phi_mux_psum_buf_r_1_phi_fu_986_p4 = psum_buf_r_1_reg_983;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_status_load_2_phi_fu_977_p4 = add_ln569_reg_4654;
    end else begin
        ap_phi_mux_status_load_2_phi_fu_977_p4 = status_load_2_reg_974;
    end
end

always @ (*) begin
    if (((icmp_ln210_fu_1601_p2 == 1'd1) & (regslice_both_out_pixel0_data_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443_pp1_iter13_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter14 == 1'b1))) begin
        ap_sig_allocacmp_i0_0_load = ap_sig_allocacmp_i0_1_1;
    end else begin
        ap_sig_allocacmp_i0_0_load = i0_0_fu_278;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_sig_allocacmp_i0_1_1 = ap_phi_mux_i0_2_phi_fu_1009_p10;
    end else begin
        ap_sig_allocacmp_i0_1_1 = i0_1_fu_282;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_sig_allocacmp_i0_2_1_load = ap_phi_mux_cur0_0_4_phi_fu_1037_p12;
    end else begin
        ap_sig_allocacmp_i0_2_1_load = i0_2_1_fu_346;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_sig_allocacmp_i1_1_1 = i1_2_fu_354;
    end else begin
        ap_sig_allocacmp_i1_1_1 = i1_1_fu_290;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_sig_allocacmp_i2_1_1 = i2_2_fu_358;
    end else begin
        ap_sig_allocacmp_i2_1_1 = i2_1_fu_298;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_sig_allocacmp_i3_0_load = i3_1_fu_306;
    end else begin
        ap_sig_allocacmp_i3_0_load = i3_0_fu_302;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        ap_sig_allocacmp_rd_addr_0_0_load_1 = rd_addr_0_fu_3331_p3;
    end else begin
        ap_sig_allocacmp_rd_addr_0_0_load_1 = rd_addr_0_0_fu_382;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        ap_sig_allocacmp_rd_addr_1_0_load_1 = rd_addr_1_fu_3350_p3;
    end else begin
        ap_sig_allocacmp_rd_addr_1_0_load_1 = rd_addr_1_0_fu_386;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_sig_allocacmp_rd_addr_2_0_load_1 = rd_addr_2_fu_3212_p3;
    end else begin
        ap_sig_allocacmp_rd_addr_2_0_load_1 = rd_addr_2_0_fu_390;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443_pp1_iter7_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter8 == 1'b1))) begin
        ap_sig_allocacmp_wr_addr_0_0_load_1 = wr_addr_0_fu_3389_p3;
    end else begin
        ap_sig_allocacmp_wr_addr_0_0_load_1 = wr_addr_0_0_fu_394;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1055_ce = 1'b1;
    end else begin
        grp_fu_1055_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((out_pixel0_TREADY_int == 1'b1) & (1'b1 == ap_CS_fsm_state68)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1058_ce = 1'b1;
    end else begin
        grp_fu_1058_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1062_ce = 1'b1;
    end else begin
        grp_fu_1062_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1062_p0 = tmp_33_reg_4902;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1062_p0 = rd_data0_0_2_reg_4731;
    end else begin
        grp_fu_1062_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1062_p1 = tmp_34_reg_4907;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_1062_p1 = rd_data0_1_2_reg_4736;
    end else begin
        grp_fu_1062_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1066_ce = 1'b1;
    end else begin
        grp_fu_1066_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            grp_fu_1066_p0 = tmp_47_reg_4912;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_1066_p0 = tmp_19_reg_4782;
        end else begin
            grp_fu_1066_p0 = 'bx;
        end
    end else begin
        grp_fu_1066_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            grp_fu_1066_p1 = tmp_48_reg_4917;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_1066_p1 = tmp_20_reg_4787;
        end else begin
            grp_fu_1066_p1 = 'bx;
        end
    end else begin
        grp_fu_1066_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1070_ce = 1'b1;
    end else begin
        grp_fu_1070_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1070_p0 = tmp_61_reg_4972;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_fu_1070_p0 = tmp_23_reg_4797;
    end else begin
        grp_fu_1070_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1070_p1 = rd_data0_2_2_reg_4922;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_fu_1070_p1 = tmp_24_reg_4802;
    end else begin
        grp_fu_1070_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1074_ce = 1'b1;
    end else begin
        grp_fu_1074_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1074_p0 = tmp_21_reg_4977;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_fu_1074_p0 = tmp_28_reg_4812;
    end else begin
        grp_fu_1074_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1074_p1 = tmp_22_reg_4927_pp1_iter4_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_fu_1074_p1 = tmp_29_reg_4817;
    end else begin
        grp_fu_1074_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1078_ce = 1'b1;
    end else begin
        grp_fu_1078_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1078_p0 = tmp_25_reg_4982;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_fu_1078_p0 = tmp_37_reg_4832;
    end else begin
        grp_fu_1078_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1078_p1 = tmp_26_reg_4932_pp1_iter4_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_fu_1078_p1 = tmp_38_reg_4837;
    end else begin
        grp_fu_1078_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1082_ce = 1'b1;
    end else begin
        grp_fu_1082_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1082_p0 = tmp_30_reg_4987;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_fu_1082_p0 = tmp_42_reg_4847;
    end else begin
        grp_fu_1082_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1082_p1 = tmp_31_reg_4937_pp1_iter4_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_fu_1082_p1 = tmp_43_reg_4852;
    end else begin
        grp_fu_1082_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1086_ce = 1'b1;
    end else begin
        grp_fu_1086_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1086_p0 = tmp_39_reg_4992;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_fu_1086_p0 = tmp_51_reg_4867;
    end else begin
        grp_fu_1086_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1086_p1 = tmp_40_reg_4947_pp1_iter4_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_fu_1086_p1 = tmp_52_reg_4872;
    end else begin
        grp_fu_1086_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1090_ce = 1'b1;
    end else begin
        grp_fu_1090_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1090_p0 = tmp_44_reg_4997;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_fu_1090_p0 = tmp_56_reg_4882;
    end else begin
        grp_fu_1090_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1090_p1 = tmp_45_reg_4952_pp1_iter4_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_fu_1090_p1 = tmp_57_reg_4887;
    end else begin
        grp_fu_1090_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1094_ce = 1'b1;
    end else begin
        grp_fu_1094_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        grp_fu_1094_p0 = tmp_35_reg_5012;
    end else if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1094_p0 = tmp_53_reg_5002;
    end else begin
        grp_fu_1094_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        grp_fu_1094_p1 = tmp_36_reg_4942_pp1_iter4_reg;
    end else if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1094_p1 = tmp_54_reg_4962_pp1_iter4_reg;
    end else begin
        grp_fu_1094_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1098_ce = 1'b1;
    end else begin
        grp_fu_1098_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        grp_fu_1098_p0 = tmp_49_reg_5017;
    end else if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1098_p0 = tmp_58_reg_5007;
    end else begin
        grp_fu_1098_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        grp_fu_1098_p1 = tmp_50_reg_4957_pp1_iter4_reg;
    end else if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1098_p1 = tmp_59_reg_4967_pp1_iter4_reg;
    end else begin
        grp_fu_1098_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1102_ce = 1'b1;
    end else begin
        grp_fu_1102_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1102_p0 = tmp_60_reg_5137;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        grp_fu_1102_p0 = tmp_62_reg_5032;
    end else begin
        grp_fu_1102_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1102_p1 = rd_data0_3_1_reg_5102;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        grp_fu_1102_p1 = rd_data0_3_2_reg_5027;
    end else begin
        grp_fu_1102_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1106_ce = 1'b1;
    end else begin
        grp_fu_1106_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1106_p0 = tmp_63_reg_5169;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        grp_fu_1106_p0 = tmp_27_reg_5112;
    end else begin
        grp_fu_1106_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1106_p1 = select_ln262_reg_5164;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        grp_fu_1106_p1 = rd_data0_1_0_reg_5077;
    end else begin
        grp_fu_1106_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1110_ce = 1'b1;
    end else begin
        grp_fu_1110_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1110_p0 = tmp_s_reg_5349_pp1_iter16_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        grp_fu_1110_p0 = tmp_32_reg_5117;
    end else begin
        grp_fu_1110_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1110_p1 = tmp_1_reg_5391;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        grp_fu_1110_p1 = rd_data0_1_1_reg_5082;
    end else begin
        grp_fu_1110_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1114_ce = 1'b1;
    end else begin
        grp_fu_1114_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1114_p0 = tmp_11_reg_5411;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        grp_fu_1114_p0 = tmp_41_reg_5122;
    end else begin
        grp_fu_1114_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1114_p1 = tmp_12_reg_5401_pp1_iter18_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        grp_fu_1114_p1 = rd_data0_2_0_reg_5087;
    end else begin
        grp_fu_1114_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1118_ce = 1'b1;
    end else begin
        grp_fu_1118_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1118_p0 = tmp_16_reg_5416;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        grp_fu_1118_p0 = tmp_46_reg_5127;
    end else begin
        grp_fu_1118_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1118_p1 = tmp_17_reg_5406_pp1_iter18_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        grp_fu_1118_p1 = rd_data0_2_1_reg_5092;
    end else begin
        grp_fu_1118_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1122_ce = 1'b1;
    end else begin
        grp_fu_1122_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1122_p0 = tmp_4_reg_5421;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        grp_fu_1122_p0 = tmp_55_reg_5132;
    end else begin
        grp_fu_1122_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1122_p1 = tmp_6_reg_5396_pp1_iter19_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        grp_fu_1122_p1 = rd_data0_3_0_reg_5097;
    end else begin
        grp_fu_1122_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1126_ce = 1'b1;
    end else begin
        grp_fu_1126_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1126_p0 = tmp_13_reg_5471;
    end else if ((((icmp_ln512_reg_4418 == 1'd1) & (icmp_ln509_reg_4650_pp1_iter10_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter10_reg == 1'd0) & (compressed_out == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter11 == 1'b1)) | ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter10_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter10_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter11 == 1'b1)))) begin
        grp_fu_1126_p0 = tmp_64_reg_5210;
    end else begin
        grp_fu_1126_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1126_p1 = rd_data0_0_0_reg_5461;
    end else if ((((icmp_ln512_reg_4418 == 1'd1) & (icmp_ln509_reg_4650_pp1_iter10_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter10_reg == 1'd0) & (compressed_out == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter11 == 1'b1)) | ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter10_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter10_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter11 == 1'b1)))) begin
        grp_fu_1126_p1 = bias_pkt_data_reg_4403;
    end else begin
        grp_fu_1126_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1130_ce = 1'b1;
    end else begin
        grp_fu_1130_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1130_p0 = tmp_18_reg_5476;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter16 == 1'b1))) begin
        grp_fu_1130_p0 = tmp_8_reg_5320_pp1_iter15_reg;
    end else begin
        grp_fu_1130_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1130_p1 = rd_data0_0_1_reg_5466;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter16 == 1'b1))) begin
        grp_fu_1130_p1 = tmp_10_reg_5371;
    end else begin
        grp_fu_1130_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1134_ce = 1'b1;
    end else begin
        grp_fu_1134_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1138_ce = 1'b1;
    end else begin
        grp_fu_1138_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            grp_fu_1138_p0 = i2_0_load_reg_4469;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_1138_p0 = i1_0_fu_286;
        end else begin
            grp_fu_1138_p0 = 'bx;
        end
    end else begin
        grp_fu_1138_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            grp_fu_1138_p1 = bitcast_ln448_fu_3096_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_1138_p1 = bitcast_ln434_fu_2362_p1;
        end else begin
            grp_fu_1138_p1 = 'bx;
        end
    end else begin
        grp_fu_1138_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1142_ce = 1'b1;
    end else begin
        grp_fu_1142_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            grp_fu_1142_p0 = i2_1_1_reg_4436;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_1142_p0 = ap_sig_allocacmp_i1_1_1;
        end else begin
            grp_fu_1142_p0 = 'bx;
        end
    end else begin
        grp_fu_1142_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            grp_fu_1142_p1 = bitcast_ln448_1_fu_3100_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_1142_p1 = bitcast_ln434_1_fu_2377_p1;
        end else begin
            grp_fu_1142_p1 = 'bx;
        end
    end else begin
        grp_fu_1142_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1146_ce = 1'b1;
    end else begin
        grp_fu_1146_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            grp_fu_1146_p0 = i3_0_load_reg_4476;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_1146_p0 = i1_0_fu_286;
        end else begin
            grp_fu_1146_p0 = 'bx;
        end
    end else begin
        grp_fu_1146_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            grp_fu_1146_p1 = bitcast_ln462_fu_3104_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_1146_p1 = bitcast_ln436_fu_2402_p1;
        end else begin
            grp_fu_1146_p1 = 'bx;
        end
    end else begin
        grp_fu_1146_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1150_ce = 1'b1;
    end else begin
        grp_fu_1150_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            grp_fu_1150_p0 = i1_1_1_reg_4427;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_1150_p0 = ap_sig_allocacmp_i1_1_1;
        end else begin
            grp_fu_1150_p0 = 'bx;
        end
    end else begin
        grp_fu_1150_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
            grp_fu_1150_p1 = bitcast_ln462_1_fu_3108_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_1150_p1 = bitcast_ln436_1_fu_2417_p1;
        end else begin
            grp_fu_1150_p1 = 'bx;
        end
    end else begin
        grp_fu_1150_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1154_ce = 1'b1;
    end else begin
        grp_fu_1154_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1154_p0 = i1_2_1_reg_4761;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1154_p0 = i1_0_fu_286;
    end else begin
        grp_fu_1154_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1154_p1 = bitcast_ln434_2_fu_3240_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1154_p1 = bitcast_ln442_fu_2442_p1;
    end else begin
        grp_fu_1154_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1158_ce = 1'b1;
    end else begin
        grp_fu_1158_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1158_p0 = i1_2_1_reg_4761;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1158_p0 = ap_sig_allocacmp_i1_1_1;
    end else begin
        grp_fu_1158_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1158_p1 = bitcast_ln436_2_fu_3244_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1158_p1 = bitcast_ln442_1_fu_2457_p1;
    end else begin
        grp_fu_1158_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1162_ce = 1'b1;
    end else begin
        grp_fu_1162_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1162_p0 = i1_2_1_reg_4761;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1162_p0 = i2_0_fu_294;
    end else begin
        grp_fu_1162_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1162_p1 = bitcast_ln442_2_fu_3248_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1162_p1 = bitcast_ln450_fu_2506_p1;
    end else begin
        grp_fu_1162_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1166_ce = 1'b1;
    end else begin
        grp_fu_1166_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1166_p0 = i2_2_1_reg_4768;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1166_p0 = ap_sig_allocacmp_i2_1_1;
    end else begin
        grp_fu_1166_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1166_p1 = bitcast_ln448_2_fu_3252_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1166_p1 = bitcast_ln450_1_fu_2521_p1;
    end else begin
        grp_fu_1166_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1170_ce = 1'b1;
    end else begin
        grp_fu_1170_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1170_p0 = i2_2_1_reg_4768;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1170_p0 = i2_0_fu_294;
    end else begin
        grp_fu_1170_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1170_p1 = bitcast_ln450_2_fu_3256_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1170_p1 = bitcast_ln456_fu_2546_p1;
    end else begin
        grp_fu_1170_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1174_ce = 1'b1;
    end else begin
        grp_fu_1174_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1174_p0 = i2_2_1_reg_4768;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1174_p0 = ap_sig_allocacmp_i2_1_1;
    end else begin
        grp_fu_1174_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1174_p1 = bitcast_ln456_2_fu_3260_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1174_p1 = bitcast_ln456_1_fu_2561_p1;
    end else begin
        grp_fu_1174_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1178_ce = 1'b1;
    end else begin
        grp_fu_1178_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1178_p0 = i3_2_fu_362;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1178_p0 = ap_sig_allocacmp_i3_0_load;
    end else begin
        grp_fu_1178_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1178_p1 = bitcast_ln462_2_fu_3264_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1178_p1 = bitcast_ln464_fu_2610_p1;
    end else begin
        grp_fu_1178_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1182_ce = 1'b1;
    end else begin
        grp_fu_1182_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1182_p0 = i3_2_fu_362;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1182_p0 = ap_sig_allocacmp_i1_1_1;
    end else begin
        grp_fu_1182_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1182_p1 = bitcast_ln464_2_fu_3268_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1182_p1 = bitcast_ln464_1_fu_2625_p1;
    end else begin
        grp_fu_1182_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1186_ce = 1'b1;
    end else begin
        grp_fu_1186_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1186_p0 = i3_2_fu_362;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1186_p0 = ap_sig_allocacmp_i3_0_load;
    end else begin
        grp_fu_1186_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1186_p1 = bitcast_ln470_2_fu_3272_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1186_p1 = bitcast_ln470_fu_2650_p1;
    end else begin
        grp_fu_1186_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1190_ce = 1'b1;
    end else begin
        grp_fu_1190_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1190_p0 = i0_0_load_reg_5216;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1190_p0 = ap_sig_allocacmp_i1_1_1;
    end else begin
        grp_fu_1190_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1190_p1 = bitcast_ln420_fu_3675_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1190_p1 = bitcast_ln470_1_fu_2665_p1;
    end else begin
        grp_fu_1190_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1194_ce = 1'b1;
    end else begin
        grp_fu_1194_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1194_p0 = i0_1_1_reg_5273;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter13 == 1'b1))) begin
        grp_fu_1194_p0 = ap_sig_allocacmp_i0_0_load;
    end else begin
        grp_fu_1194_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1194_p1 = bitcast_ln420_1_fu_3704_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter13 == 1'b1))) begin
        grp_fu_1194_p1 = bitcast_ln422_fu_3615_p1;
    end else begin
        grp_fu_1194_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1198_ce = 1'b1;
    end else begin
        grp_fu_1198_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1198_p0 = i0_2_reg_1006;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter13 == 1'b1))) begin
        grp_fu_1198_p0 = ap_sig_allocacmp_i0_0_load;
    end else begin
        grp_fu_1198_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1198_p1 = bitcast_ln420_2_fu_3889_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter13 == 1'b1))) begin
        grp_fu_1198_p1 = bitcast_ln428_fu_3650_p1;
    end else begin
        grp_fu_1198_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1202_ce = 1'b1;
    end else begin
        grp_fu_1202_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1202_p0 = i0_2_reg_1006;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter14 == 1'b1))) begin
        grp_fu_1202_p0 = ap_sig_allocacmp_i0_1_1;
    end else begin
        grp_fu_1202_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1202_p1 = bitcast_ln422_2_fu_3893_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter14 == 1'b1))) begin
        grp_fu_1202_p1 = bitcast_ln422_1_fu_3688_p1;
    end else begin
        grp_fu_1202_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1206_ce = 1'b1;
    end else begin
        grp_fu_1206_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1206_p0 = i0_2_reg_1006;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter14 == 1'b1))) begin
        grp_fu_1206_p0 = ap_sig_allocacmp_i0_1_1;
    end else begin
        grp_fu_1206_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1206_p1 = bitcast_ln428_2_fu_3897_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter14 == 1'b1))) begin
        grp_fu_1206_p1 = bitcast_ln428_1_fu_3692_p1;
    end else begin
        grp_fu_1206_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1213_ce = 1'b1;
    end else begin
        grp_fu_1213_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_00001) & (ap_predicate_op1020_hcmp_state38 == 1'b1) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage1_00001) & (ap_predicate_op1019_hcmp_state38 == 1'b1) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1213_opcode = 5'd2;
    end else if (((1'b0 == ap_block_pp1_stage0_00001) & (ap_predicate_op376_hcmp_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1213_opcode = 5'd1;
    end else begin
        grp_fu_1213_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln512_reg_4418 == 1'd1) & (icmp_ln509_reg_4650_pp1_iter13_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter13_reg == 1'd0) & (compressed_out == 1'd0) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter13_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter13_reg == 1'd0) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)))) begin
        grp_fu_1213_p0 = reg_1381;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1213_p0 = i1_2_fu_354;
    end else begin
        grp_fu_1213_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1218_ce = 1'b1;
    end else begin
        grp_fu_1218_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_fu_1218_p0 = reg_1404;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_1218_p0 = i2_2_fu_358;
    end else begin
        grp_fu_1218_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1223_ce = 1'b1;
    end else begin
        grp_fu_1223_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_fu_1228_ce = 1'b1;
    end else begin
        grp_fu_1228_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((compressed_in == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (rd_zeros0_0_load_reg_5311 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((rd_zeros0_0_load_reg_5311 == 1'd1) & (compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (icmp_ln288_fu_3717_p2 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        in_pixel0_TDATA_blk_n = in_pixel0_TVALID_int;
    end else begin
        in_pixel0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((in_pixel0_TVALID == 1'b1) & (regslice_both_in_pixel0_data_U_ack_in == 1'b1))) begin
        in_pixel0_TREADY = 1'b1;
    end else begin
        in_pixel0_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op1064_read_state41 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_predicate_op1055_read_state41 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op1036_read_state40 == 1'b1) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        in_pixel0_TREADY_int = 1'b1;
    end else begin
        in_pixel0_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((((compressed_in == 1'd1) & (rd_zeros1_0_fu_262 == 1'd0) & (grp_fu_1213_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((rd_zeros1_0_fu_262 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln314_fu_2726_p2 == 1'd0) & (grp_fu_1213_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((compressed_in == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)))) begin
        in_pixel1_TDATA_blk_n = in_pixel1_TVALID_int;
    end else begin
        in_pixel1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((in_pixel1_TVALID == 1'b1) & (regslice_both_in_pixel1_data_U_ack_in == 1'b1))) begin
        in_pixel1_TREADY = 1'b1;
    end else begin
        in_pixel1_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op476_read_state12 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op467_read_state12 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op459_read_state12 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        in_pixel1_TREADY_int = 1'b1;
    end else begin
        in_pixel1_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((((compressed_in == 1'd1) & (rd_zeros2_0_fu_258 == 1'd0) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((rd_zeros2_0_fu_258 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln340_fu_2876_p2 == 1'd0) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((compressed_in == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)))) begin
        in_pixel2_TDATA_blk_n = in_pixel2_TVALID_int;
    end else begin
        in_pixel2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((in_pixel2_TVALID == 1'b1) & (regslice_both_in_pixel2_data_U_ack_in == 1'b1))) begin
        in_pixel2_TREADY = 1'b1;
    end else begin
        in_pixel2_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op522_read_state12 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op513_read_state12 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op505_read_state12 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        in_pixel2_TREADY_int = 1'b1;
    end else begin
        in_pixel2_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((((compressed_in == 1'd1) & (rd_zeros3_0_fu_254 == 1'd0) & (grp_fu_1223_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((rd_zeros3_0_fu_254 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln366_fu_3026_p2 == 1'd0) & (grp_fu_1223_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((compressed_in == 1'd0) & (icmp_ln256_reg_4443 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)))) begin
        in_pixel3_TDATA_blk_n = in_pixel3_TVALID_int;
    end else begin
        in_pixel3_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((in_pixel3_TVALID == 1'b1) & (regslice_both_in_pixel3_data_U_ack_in == 1'b1))) begin
        in_pixel3_TREADY = 1'b1;
    end else begin
        in_pixel3_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op568_read_state12 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op559_read_state12 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op551_read_state12 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        in_pixel3_TREADY_int = 1'b1;
    end else begin
        in_pixel3_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln223_fu_1612_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln229_fu_1775_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln235_fu_1938_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln241_fu_2101_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        in_weight0_TDATA_blk_n = in_weight0_TVALID_int;
    end else begin
        in_weight0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((in_weight0_TVALID == 1'b1) & (regslice_both_in_weight0_last_V_U_ack_in == 1'b1))) begin
        in_weight0_TREADY = 1'b1;
    end else begin
        in_weight0_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln223_fu_1612_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln223_fu_1612_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln229_fu_1775_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln229_fu_1775_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | (~((icmp_ln235_fu_1938_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln235_fu_1938_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | (~(((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0))) & (icmp_ln241_fu_2101_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | (~(((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0))) & (icmp_ln241_fu_2101_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        in_weight0_TREADY_int = 1'b1;
    end else begin
        in_weight0_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | ((wr_zeros_0_load_1_reg_5358_pp1_iter18_reg == 1'd1) & (icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (tmp_66_reg_5354_pp1_iter18_reg == 1'd0) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter19 == 1'b1)) | ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd0) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter18_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter19 == 1'b1)) | ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (tmp_66_reg_5354_pp1_iter18_reg == 1'd0) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter18_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter19 == 1'b1)) | ((icmp_ln517_reg_5362_pp1_iter18_reg == 1'd1) & (tmp_66_reg_5354_pp1_iter18_reg == 1'd1) & (icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter18_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter19 == 1'b1)) | ((compressed_out == 1'd1) & (1'b1 == ap_CS_fsm_state69)) | ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (tmp_66_reg_5354_pp1_iter19_reg == 1'd0) & (icmp_ln509_reg_4650_pp1_iter19_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter19_reg == 1'd0) & (ap_enable_reg_pp1_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((wr_zeros_0_load_1_reg_5358_pp1_iter18_reg == 1'd1) & (icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (tmp_66_reg_5354_pp1_iter18_reg == 1'd0) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd0) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter18_reg == 1'd0) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((icmp_ln517_reg_5362_pp1_iter18_reg == 1'd1) & (tmp_66_reg_5354_pp1_iter18_reg == 1'd1) & (icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter18_reg == 1'd0) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)))) begin
        out_pixel0_TDATA_blk_n = out_pixel0_TREADY_int;
    end else begin
        out_pixel0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        out_pixel0_TDATA_int = cur_data_fu_3944_p3;
    end else if (((ap_predicate_op1176_write_state48 == 1'b1) & (1'b0 == ap_block_pp1_stage1_01001) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        out_pixel0_TDATA_int = 16'd0;
    end else if (((ap_predicate_op1173_write_state48 == 1'b1) & (1'b0 == ap_block_pp1_stage1_01001) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        out_pixel0_TDATA_int = grp_fu_1058_p1;
    end else if ((((ap_predicate_op1182_write_state49 == 1'b1) & (1'b0 == ap_block_pp1_stage0_01001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter19 == 1'b1)) | ((ap_predicate_op1170_write_state48 == 1'b1) & (1'b0 == ap_block_pp1_stage1_01001) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        out_pixel0_TDATA_int = reg_1404_pp1_iter18_reg;
    end else begin
        out_pixel0_TDATA_int = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        out_pixel0_TLAST_int = 1'd1;
    end else if (((ap_predicate_op1182_write_state49 == 1'b1) & (1'b0 == ap_block_pp1_stage0_01001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter19 == 1'b1))) begin
        out_pixel0_TLAST_int = cur0_last_V_load_3_reg_5441;
    end else if ((((ap_predicate_op1176_write_state48 == 1'b1) & (1'b0 == ap_block_pp1_stage1_01001) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_predicate_op1173_write_state48 == 1'b1) & (1'b0 == ap_block_pp1_stage1_01001) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_predicate_op1170_write_state48 == 1'b1) & (1'b0 == ap_block_pp1_stage1_01001) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        out_pixel0_TLAST_int = cur0_last_V_fu_350;
    end else begin
        out_pixel0_TLAST_int = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op1182_write_state49 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter19 == 1'b1)) | ((out_pixel0_TREADY_int == 1'b1) & (1'b1 == ap_CS_fsm_state68)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op1176_write_state48 == 1'b1) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op1173_write_state48 == 1'b1) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op1170_write_state48 == 1'b1) & (ap_enable_reg_pp1_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        out_pixel0_TVALID_int = 1'b1;
    end else begin
        out_pixel0_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5319)) begin
        if ((compressed_out == 1'd1)) begin
            psum_buf0_address1 = zext_ln535_fu_3571_p1;
        end else if ((compressed_out == 1'd0)) begin
            psum_buf0_address1 = zext_ln552_fu_3566_p1;
        end else begin
            psum_buf0_address1 = 'bx;
        end
    end else begin
        psum_buf0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        psum_buf0_ce0 = 1'b1;
    end else begin
        psum_buf0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln509_reg_4650_pp1_iter10_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter10_reg == 1'd0) & (icmp_ln512_reg_4418 == 1'd0) & (compressed_out == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter11 == 1'b1)) | ((compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter10_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter10_reg == 1'd0) & (icmp_ln512_reg_4418 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter11 == 1'b1)))) begin
        psum_buf0_ce1 = 1'b1;
    end else begin
        psum_buf0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln509_reg_4650_pp1_iter10_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter10_reg == 1'd0) & (icmp_ln512_reg_4418 == 1'd0) & (compressed_out == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter11 == 1'b1)) | ((compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter10_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter10_reg == 1'd0) & (icmp_ln512_reg_4418 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter11 == 1'b1)))) begin
        psum_buf0_we1 = 1'b1;
    end else begin
        psum_buf0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter20 == 1'b1))) begin
        psum_fifo0_0_0_address0 = zext_ln392_reg_5037_pp1_iter19_reg;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_0_0_address0 = zext_ln195_fu_1424_p1;
    end else begin
        psum_fifo0_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter20 == 1'b1)))) begin
        psum_fifo0_0_0_ce0 = 1'b1;
    end else begin
        psum_fifo0_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter22 == 1'b1))) begin
        psum_fifo0_0_0_ce1 = 1'b1;
    end else begin
        psum_fifo0_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln193_fu_1412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        psum_fifo0_0_0_we0 = 1'b1;
    end else begin
        psum_fifo0_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443_pp1_iter21_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter22 == 1'b1))) begin
        psum_fifo0_0_0_we1 = 1'b1;
    end else begin
        psum_fifo0_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter20 == 1'b1))) begin
        psum_fifo0_0_1_address0 = zext_ln393_reg_5042_pp1_iter19_reg;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_0_1_address0 = zext_ln195_fu_1424_p1;
    end else begin
        psum_fifo0_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter20 == 1'b1)))) begin
        psum_fifo0_0_1_ce0 = 1'b1;
    end else begin
        psum_fifo0_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter24 == 1'b1))) begin
        psum_fifo0_0_1_ce1 = 1'b1;
    end else begin
        psum_fifo0_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln193_fu_1412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        psum_fifo0_0_1_we0 = 1'b1;
    end else begin
        psum_fifo0_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443_pp1_iter23_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter24 == 1'b1))) begin
        psum_fifo0_0_1_we1 = 1'b1;
    end else begin
        psum_fifo0_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        psum_fifo0_0_2_address0 = zext_ln394_fu_2342_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_0_2_address0 = zext_ln195_fu_1424_p1;
    end else begin
        psum_fifo0_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        psum_fifo0_0_2_ce0 = 1'b1;
    end else begin
        psum_fifo0_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter24 == 1'b1))) begin
        psum_fifo0_0_2_ce1 = 1'b1;
    end else begin
        psum_fifo0_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln193_fu_1412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        psum_fifo0_0_2_we0 = 1'b1;
    end else begin
        psum_fifo0_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443_pp1_iter23_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter24 == 1'b1))) begin
        psum_fifo0_0_2_we1 = 1'b1;
    end else begin
        psum_fifo0_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        psum_fifo0_1_0_address0 = zext_ln392_fu_3287_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_1_0_address0 = zext_ln195_fu_1424_p1;
    end else begin
        psum_fifo0_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1)))) begin
        psum_fifo0_1_0_ce0 = 1'b1;
    end else begin
        psum_fifo0_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        psum_fifo0_1_0_ce1 = 1'b1;
    end else begin
        psum_fifo0_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln193_fu_1412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        psum_fifo0_1_0_we0 = 1'b1;
    end else begin
        psum_fifo0_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        psum_fifo0_1_0_we1 = 1'b1;
    end else begin
        psum_fifo0_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        psum_fifo0_1_1_address0 = zext_ln480_fu_3459_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        psum_fifo0_1_1_address0 = zext_ln393_fu_3294_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_1_1_address0 = zext_ln195_fu_1424_p1;
    end else begin
        psum_fifo0_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        psum_fifo0_1_1_ce0 = 1'b1;
    end else begin
        psum_fifo0_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        psum_fifo0_1_1_d0 = psum1_1_2_fu_3423_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_1_1_d0 = 16'd0;
    end else begin
        psum_fifo0_1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln193_fu_1412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        psum_fifo0_1_1_we0 = 1'b1;
    end else begin
        psum_fifo0_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        psum_fifo0_1_2_address0 = zext_ln481_fu_3466_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        psum_fifo0_1_2_address0 = zext_ln394_fu_2342_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_1_2_address0 = zext_ln195_fu_1424_p1;
    end else begin
        psum_fifo0_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        psum_fifo0_1_2_ce0 = 1'b1;
    end else begin
        psum_fifo0_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        psum_fifo0_1_2_d0 = psum1_2_2_fu_3430_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_1_2_d0 = 16'd0;
    end else begin
        psum_fifo0_1_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln193_fu_1412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        psum_fifo0_1_2_we0 = 1'b1;
    end else begin
        psum_fifo0_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        psum_fifo0_2_0_address0 = zext_ln479_reg_5157;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        psum_fifo0_2_0_address0 = zext_ln392_fu_3287_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_2_0_address0 = zext_ln195_fu_1424_p1;
    end else begin
        psum_fifo0_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        psum_fifo0_2_0_ce0 = 1'b1;
    end else begin
        psum_fifo0_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        psum_fifo0_2_0_d0 = psum2_0_reg_5147;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_2_0_d0 = 16'd0;
    end else begin
        psum_fifo0_2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln193_fu_1412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln256_reg_4443_pp1_iter7_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        psum_fifo0_2_0_we0 = 1'b1;
    end else begin
        psum_fifo0_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        psum_fifo0_2_1_address0 = zext_ln480_fu_3459_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        psum_fifo0_2_1_address0 = zext_ln393_fu_3294_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_2_1_address0 = zext_ln195_fu_1424_p1;
    end else begin
        psum_fifo0_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        psum_fifo0_2_1_ce0 = 1'b1;
    end else begin
        psum_fifo0_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        psum_fifo0_2_1_d0 = psum2_1_2_fu_3437_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_2_1_d0 = 16'd0;
    end else begin
        psum_fifo0_2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln193_fu_1412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        psum_fifo0_2_1_we0 = 1'b1;
    end else begin
        psum_fifo0_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        psum_fifo0_2_2_address0 = zext_ln481_fu_3466_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        psum_fifo0_2_2_address0 = zext_ln394_reg_4483_pp1_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_2_2_address0 = zext_ln195_fu_1424_p1;
    end else begin
        psum_fifo0_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        psum_fifo0_2_2_ce0 = 1'b1;
    end else begin
        psum_fifo0_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        psum_fifo0_2_2_d0 = psum2_2_2_fu_3444_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_2_2_d0 = 16'd0;
    end else begin
        psum_fifo0_2_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln193_fu_1412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        psum_fifo0_2_2_we0 = 1'b1;
    end else begin
        psum_fifo0_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        psum_fifo0_3_0_address0 = zext_ln479_reg_5157;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        psum_fifo0_3_0_address0 = zext_ln392_fu_3287_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_3_0_address0 = zext_ln195_fu_1424_p1;
    end else begin
        psum_fifo0_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        psum_fifo0_3_0_ce0 = 1'b1;
    end else begin
        psum_fifo0_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        psum_fifo0_3_0_d0 = psum3_0_reg_5152;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_3_0_d0 = 16'd0;
    end else begin
        psum_fifo0_3_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln193_fu_1412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln256_reg_4443_pp1_iter7_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        psum_fifo0_3_0_we0 = 1'b1;
    end else begin
        psum_fifo0_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        psum_fifo0_3_1_address0 = zext_ln480_fu_3459_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        psum_fifo0_3_1_address0 = zext_ln393_fu_3294_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_3_1_address0 = zext_ln195_fu_1424_p1;
    end else begin
        psum_fifo0_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        psum_fifo0_3_1_ce0 = 1'b1;
    end else begin
        psum_fifo0_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        psum_fifo0_3_1_d0 = psum3_1_2_fu_3451_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_3_1_d0 = 16'd0;
    end else begin
        psum_fifo0_3_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln193_fu_1412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        psum_fifo0_3_1_we0 = 1'b1;
    end else begin
        psum_fifo0_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        psum_fifo0_3_2_address0 = zext_ln394_reg_4483_pp1_iter4_reg;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        psum_fifo0_3_2_address0 = zext_ln195_fu_1424_p1;
    end else begin
        psum_fifo0_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1)))) begin
        psum_fifo0_3_2_ce0 = 1'b1;
    end else begin
        psum_fifo0_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        psum_fifo0_3_2_ce1 = 1'b1;
    end else begin
        psum_fifo0_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln193_fu_1412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        psum_fifo0_3_2_we0 = 1'b1;
    end else begin
        psum_fifo0_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        psum_fifo0_3_2_we1 = 1'b1;
    end else begin
        psum_fifo0_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln256_fu_2309_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_01001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        status_o = add_ln569_fu_2685_p2;
    end else if ((~(((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0))) & (icmp_ln241_fu_2101_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        status_o = add_ln246_fu_2264_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        status_o = add_ln209_fu_1561_p2;
    end else begin
        status_o = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((icmp_ln256_fu_2309_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | (~(((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0))) & (icmp_ln241_fu_2101_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        status_o_ap_vld = 1'b1;
    end else begin
        status_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln193_fu_1412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln210_fu_1601_p2 == 1'd1) & (regslice_both_out_pixel0_data_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln210_fu_1601_p2 == 1'd0) & (regslice_both_out_pixel0_data_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((icmp_ln223_fu_1612_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln223_fu_1612_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if ((~((icmp_ln223_fu_1612_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln223_fu_1612_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((icmp_ln229_fu_1775_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln229_fu_1775_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~((icmp_ln229_fu_1775_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln229_fu_1775_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((icmp_ln235_fu_1938_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln235_fu_1938_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if ((~((icmp_ln235_fu_1938_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) & (icmp_ln235_fu_1938_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if ((~(((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0))) & (icmp_ln241_fu_2101_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((~(((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0))) & (icmp_ln241_fu_2101_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter24 == 1'b1) & (ap_enable_reg_pp1_iter23 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if ((((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter24 == 1'b1) & (ap_enable_reg_pp1_iter23 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state60 : begin
            if (((compressed_out == 1'd0) & (1'b1 == ap_CS_fsm_state60))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            if (((out_pixel0_TREADY_int == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state69 : begin
            if (((1'b1 == ap_CS_fsm_state69) & (1'b0 == ap_block_state69_io))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln16_fu_1591_p1 = width;

assign add_ln16_fu_1591_p2 = ($signed(32'd1) + $signed(add_ln16_fu_1591_p1));

assign add_ln17_1_fu_3483_p2 = (wr_addr_1_0_fu_398 + 32'd1);

assign add_ln17_2_fu_3502_p2 = (wr_addr_2_0_fu_402 + 32'd1);

assign add_ln17_3_fu_3325_p2 = (rd_addr_0_0_fu_382 + 32'd1);

assign add_ln17_4_fu_3344_p2 = (rd_addr_1_0_fu_386 + 32'd1);

assign add_ln17_5_fu_3206_p2 = (rd_addr_2_0_fu_390 + 32'd1);

assign add_ln17_fu_3383_p2 = (wr_addr_0_0_fu_394 + 32'd1);

assign add_ln209_fu_1561_p2 = (32'd1 + status_read_reg_3991);

assign add_ln210_2_fu_3952_p2 = (mul_ln210_reg_4309 + indvars_iv_reg_896);

assign add_ln210_fu_1440_p1 = height;

assign add_ln210_fu_1440_p2 = ($signed(32'd1) + $signed(add_ln210_fu_1440_p1));

assign add_ln246_fu_2264_p2 = (status_load_1_reg_886 + 32'd4);

assign add_ln256_1_fu_2291_p2 = (add_ln256_reg_4352 + status_load_1_reg_886);

assign add_ln256_fu_1596_p2 = (32'd4 + mul_ln210_reg_4309);

assign add_ln269_fu_2708_p2 = (psum_buf_r_1_reg_983 + 32'd1);

assign add_ln512_fu_1582_p2 = ($signed(32'd4294967295) + $signed(num_set));

assign add_ln569_fu_2685_p2 = (ap_phi_mux_status_load_2_phi_fu_977_p4 + 32'd1);

assign add_ln659_1_fu_2768_p2 = ($signed(6'd49) + $signed(zext_ln659_1_fu_2764_p1));

assign add_ln659_2_fu_2918_p2 = ($signed(6'd49) + $signed(zext_ln659_2_fu_2914_p1));

assign add_ln659_3_fu_3054_p2 = ($signed(6'd49) + $signed(zext_ln659_3_fu_3050_p1));

assign add_ln659_fu_3759_p2 = ($signed(6'd49) + $signed(zext_ln659_fu_3755_p1));

assign and_ln225_1_fu_1752_p2 = (xor_ln225_fu_1746_p2 & w0_0_fu_366);

assign and_ln225_2_fu_1758_p2 = (select_ln225_3_fu_1720_p3 & and_ln225_fu_1740_p2);

assign and_ln225_fu_1740_p2 = (shl_ln225_1_fu_1728_p2 & lshr_ln225_fu_1734_p2);

assign and_ln231_1_fu_1915_p2 = (xor_ln231_fu_1909_p2 & w0_1_fu_370);

assign and_ln231_2_fu_1921_p2 = (select_ln231_3_fu_1883_p3 & and_ln231_fu_1903_p2);

assign and_ln231_fu_1903_p2 = (shl_ln231_1_fu_1891_p2 & lshr_ln231_fu_1897_p2);

assign and_ln237_1_fu_2078_p2 = (xor_ln237_fu_2072_p2 & w0_2_fu_374);

assign and_ln237_2_fu_2084_p2 = (select_ln237_3_fu_2046_p3 & and_ln237_fu_2066_p2);

assign and_ln237_fu_2066_p2 = (shl_ln237_1_fu_2054_p2 & lshr_ln237_fu_2060_p2);

assign and_ln243_1_fu_2241_p2 = (xor_ln243_fu_2235_p2 & w0_3_fu_378);

assign and_ln243_2_fu_2247_p2 = (select_ln243_3_fu_2209_p3 & and_ln243_fu_2229_p2);

assign and_ln243_fu_2229_p2 = (shl_ln243_1_fu_2217_p2 & lshr_ln243_fu_2223_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_pp1 = (((1'b1 == ap_block_pp1_stage0_subdone) & (ap_ST_fsm_pp1_stage0 == ap_CS_fsm)) | ((1'b1 == ap_block_pp1_stage1_subdone) & (ap_ST_fsm_pp1_stage1 == ap_CS_fsm)));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_00001 = ((ap_enable_reg_pp1_iter15 == 1'b1) & (((ap_predicate_op1064_read_state41 == 1'b1) & (in_pixel0_TVALID_int == 1'b0)) | ((ap_predicate_op1055_read_state41 == 1'b1) & (in_pixel0_TVALID_int == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((ap_enable_reg_pp1_iter15 == 1'b1) & (((ap_predicate_op1064_read_state41 == 1'b1) & (in_pixel0_TVALID_int == 1'b0)) | ((ap_predicate_op1055_read_state41 == 1'b1) & (in_pixel0_TVALID_int == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter15 == 1'b1) & (((ap_predicate_op1064_read_state41 == 1'b1) & (in_pixel0_TVALID_int == 1'b0)) | ((ap_predicate_op1055_read_state41 == 1'b1) & (in_pixel0_TVALID_int == 1'b0)))) | ((1'b1 == ap_block_state49_io) & (ap_enable_reg_pp1_iter19 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter15 == 1'b1) & (((ap_predicate_op1064_read_state41 == 1'b1) & (in_pixel0_TVALID_int == 1'b0)) | ((ap_predicate_op1055_read_state41 == 1'b1) & (in_pixel0_TVALID_int == 1'b0)))) | ((1'b1 == ap_block_state49_io) & (ap_enable_reg_pp1_iter19 == 1'b1)));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_00001 = (((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op568_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op559_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op551_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op522_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op513_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op505_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op476_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)) | ((ap_predicate_op467_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)) | ((ap_predicate_op459_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)))) | ((ap_predicate_op1036_read_state40 == 1'b1) & (in_pixel0_TVALID_int == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_01001 = (((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op568_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op559_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op551_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op522_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op513_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op505_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op476_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)) | ((ap_predicate_op467_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)) | ((ap_predicate_op459_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)))) | ((ap_predicate_op1036_read_state40 == 1'b1) & (in_pixel0_TVALID_int == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = (((1'b1 == ap_block_state50_io) & (ap_enable_reg_pp1_iter19 == 1'b1)) | ((1'b1 == ap_block_state48_io) & (ap_enable_reg_pp1_iter18 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op568_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op559_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op551_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op522_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op513_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op505_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op476_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)) | ((ap_predicate_op467_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)) | ((ap_predicate_op459_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)))) | ((ap_predicate_op1036_read_state40 == 1'b1) & (in_pixel0_TVALID_int == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = (((1'b1 == ap_block_state50_io) & (ap_enable_reg_pp1_iter19 == 1'b1)) | ((1'b1 == ap_block_state48_io) & (ap_enable_reg_pp1_iter18 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op568_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op559_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op551_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op522_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op513_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op505_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op476_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)) | ((ap_predicate_op467_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)) | ((ap_predicate_op459_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)))) | ((ap_predicate_op1036_read_state40 == 1'b1) & (in_pixel0_TVALID_int == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10 = (((icmp_ln241_fu_2101_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0)) | ((icmp_ln241_fu_2101_p2 == 1'd1) & (in_weight0_TVALID_int == 1'b0)));
end

assign ap_block_state11_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp1_stage1_iter0 = (((ap_predicate_op568_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op559_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op551_read_state12 == 1'b1) & (in_pixel3_TVALID_int == 1'b0)) | ((ap_predicate_op522_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op513_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op505_read_state12 == 1'b1) & (in_pixel2_TVALID_int == 1'b0)) | ((ap_predicate_op476_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)) | ((ap_predicate_op467_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)) | ((ap_predicate_op459_read_state12 == 1'b1) & (in_pixel1_TVALID_int == 1'b0)));
end

assign ap_block_state13_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state40_pp1_stage1_iter14 = ((ap_predicate_op1036_read_state40 == 1'b1) & (in_pixel0_TVALID_int == 1'b0));
end

always @ (*) begin
    ap_block_state41_pp1_stage0_iter15 = (((ap_predicate_op1064_read_state41 == 1'b1) & (in_pixel0_TVALID_int == 1'b0)) | ((ap_predicate_op1055_read_state41 == 1'b1) & (in_pixel0_TVALID_int == 1'b0)));
end

assign ap_block_state42_pp1_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp1_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp1_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage0_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state48_io = (((ap_predicate_op1176_write_state48 == 1'b1) & (out_pixel0_TREADY_int == 1'b0)) | ((ap_predicate_op1173_write_state48 == 1'b1) & (out_pixel0_TREADY_int == 1'b0)) | ((ap_predicate_op1170_write_state48 == 1'b1) & (out_pixel0_TREADY_int == 1'b0)));
end

assign ap_block_state48_pp1_stage1_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state49_io = (((ap_predicate_op1183_write_state49 == 1'b1) & (out_pixel0_TREADY_int == 1'b0)) | ((ap_predicate_op1182_write_state49 == 1'b1) & (out_pixel0_TREADY_int == 1'b0)) | ((ap_predicate_op1180_write_state49 == 1'b1) & (out_pixel0_TREADY_int == 1'b0)) | ((ap_predicate_op1179_write_state49 == 1'b1) & (out_pixel0_TREADY_int == 1'b0)));
end

assign ap_block_state49_pp1_stage0_iter19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state50_io = ((ap_predicate_op1187_write_state50 == 1'b1) & (out_pixel0_TREADY_int == 1'b0));
end

assign ap_block_state50_pp1_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp1_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp1_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp1_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp1_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp1_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp1_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp1_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp1_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp1_stage0_iter24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state69_io = ((compressed_out == 1'd1) & (out_pixel0_TREADY_int == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((icmp_ln223_fu_1612_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((icmp_ln229_fu_1775_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((icmp_ln235_fu_1938_p2 == 1'd0) & (in_weight0_TVALID_int == 1'b0));
end

always @ (*) begin
    ap_condition_100 = ((compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_106 = ((rd_zeros0_0_load_reg_5311 == 1'd1) & (compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (icmp_ln288_fu_3717_p2 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_109 = ((compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (rd_zeros0_0_load_reg_5311 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1600 = ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_condition_1703 = ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (grp_fu_1218_p2 == 1'd1) & (icmp_ln509_reg_4650_pp1_iter14_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2109 = ((grp_fu_1228_p2 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2112 = ((icmp_ln288_fu_3717_p2 == 1'd1) & (rd_zeros0_0_load_reg_5311 == 1'd1) & (compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2152 = ((icmp_ln512_reg_4418 == 1'd1) & (icmp_ln509_reg_4650_pp1_iter14_reg == 1'd0) & (compressed_out == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_515 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_5295 = ((icmp_ln256_reg_4443_pp1_iter17_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_condition_5297 = ((compressed_in == 1'd1) & (rd_zeros0_0_load_reg_5311_pp1_iter16_reg == 1'd0) & (tmp_3_reg_5307_pp1_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5301 = ((rd_zeros0_0_load_reg_5311_pp1_iter16_reg == 1'd1) & (compressed_in == 1'd1) & (icmp_ln288_reg_5335_pp1_iter17_reg == 1'd0) & (tmp_3_reg_5307_pp1_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5319 = ((icmp_ln509_reg_4650_pp1_iter10_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter10_reg == 1'd0) & (icmp_ln512_reg_4418 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter11 == 1'b1));
end

always @ (*) begin
    ap_condition_5324 = ((rd_zeros0_0_load_reg_5311 == 1'd1) & (compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (ap_enable_reg_pp1_iter15 == 1'b1));
end

always @ (*) begin
    ap_condition_5327 = ((icmp_ln288_fu_3717_p2 == 1'd1) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_5330 = ((icmp_ln256_reg_4443_pp1_iter15_reg == 1'd0) & (icmp_ln288_reg_5335 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_condition_5338 = ((icmp_ln314_fu_2726_p2 == 1'd1) & (rd_zeros1_0_fu_262 == 1'd1) & (grp_fu_1213_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_condition_5343 = ((rd_zeros1_0_load_reg_4673 == 1'd1) & (icmp_ln314_reg_4677 == 1'd0) & (tmp_5_reg_4669 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_5349 = ((icmp_ln340_fu_2876_p2 == 1'd1) & (rd_zeros2_0_fu_258 == 1'd1) & (grp_fu_1218_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_condition_5354 = ((rd_zeros2_0_load_reg_4690 == 1'd1) & (icmp_ln340_reg_4694 == 1'd0) & (tmp_7_reg_4686 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_5360 = ((icmp_ln366_fu_3026_p2 == 1'd1) & (rd_zeros3_0_fu_254 == 1'd1) & (grp_fu_1223_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_condition_5365 = ((rd_zeros3_0_load_reg_4707 == 1'd1) & (icmp_ln366_reg_4711 == 1'd0) & (tmp_9_reg_4703 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_enable_operation_1189 = (ap_predicate_op1189_load_state51 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_1191 = (ap_predicate_op1191_load_state51 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_1195 = (ap_predicate_op1195_load_state52 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_1196 = (ap_predicate_op1196_load_state52 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_1207 = (icmp_ln256_reg_4443_pp1_iter21_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_1219 = (icmp_ln256_reg_4443_pp1_iter23_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_1221 = (icmp_ln256_reg_4443_pp1_iter23_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_390 = (icmp_ln256_fu_2309_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_392 = (icmp_ln256_fu_2309_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_586 = (icmp_ln256_reg_4443 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_587 = (icmp_ln256_reg_4443 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_699 = (icmp_ln256_reg_4443_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_721 = (icmp_ln256_reg_4443_pp1_iter2_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_791 = (icmp_ln256_reg_4443_pp1_iter4_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_802 = (icmp_ln256_reg_4443_pp1_iter5_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_818 = (ap_predicate_op818_load_state23 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_820 = (ap_predicate_op820_load_state23 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_822 = (ap_predicate_op822_load_state23 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_824 = (ap_predicate_op824_load_state23 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_826 = (ap_predicate_op826_load_state23 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_828 = (ap_predicate_op828_load_state23 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_839 = (ap_predicate_op839_load_state24 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_840 = (ap_predicate_op840_load_state24 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_841 = (ap_predicate_op841_load_state24 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_842 = (ap_predicate_op842_load_state24 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_843 = (ap_predicate_op843_load_state24 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_844 = (ap_predicate_op844_load_state24 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_857 = (ap_predicate_op857_load_state25 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_868 = (icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_884 = (ap_predicate_op884_load_state26 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_894 = (icmp_ln256_reg_4443_pp1_iter7_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_896 = (icmp_ln256_reg_4443_pp1_iter7_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_941 = (icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_943 = (icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_945 = (icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_947 = (icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_949 = (icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_969 = (icmp_ln256_reg_4443_pp1_iter9_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_977 = (ap_predicate_op977_store_state33 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_986 = (ap_predicate_op986_store_state33 == 1'b1);
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_enable_state11_pp1_iter0_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_state12_pp1_iter0_stage1 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_enable_state15_pp1_iter2_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_enable_state16_pp1_iter2_stage1 = ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_enable_state21_pp1_iter5_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1));
end

always @ (*) begin
    ap_enable_state22_pp1_iter5_stage1 = ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_enable_state23_pp1_iter6_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter6 == 1'b1));
end

always @ (*) begin
    ap_enable_state24_pp1_iter6_stage1 = ((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_enable_state25_pp1_iter7_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter7 == 1'b1));
end

always @ (*) begin
    ap_enable_state26_pp1_iter7_stage1 = ((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_enable_state30_pp1_iter9_stage1 = ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_enable_state31_pp1_iter10_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter10 == 1'b1));
end

always @ (*) begin
    ap_enable_state33_pp1_iter11_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter11 == 1'b1));
end

always @ (*) begin
    ap_enable_state51_pp1_iter20_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter20 == 1'b1));
end

always @ (*) begin
    ap_enable_state52_pp1_iter20_stage1 = ((ap_enable_reg_pp1_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_enable_state55_pp1_iter22_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter22 == 1'b1));
end

always @ (*) begin
    ap_enable_state59_pp1_iter24_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter24 == 1'b1));
end

assign ap_phi_reg_pp1_iter0_cur0_0_4_reg_1034 = 'bx;

assign ap_phi_reg_pp1_iter0_i0_2_reg_1006 = 'bx;

assign ap_phi_reg_pp1_iter15_cur0_0_3_reg_1023 = 'bx;

always @ (*) begin
    ap_predicate_op1019_hcmp_state38 = ((icmp_ln512_reg_4418 == 1'd1) & (icmp_ln509_reg_4650_pp1_iter13_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter13_reg == 1'd0) & (compressed_out == 1'd0));
end

always @ (*) begin
    ap_predicate_op1020_hcmp_state38 = ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter13_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter13_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1023_hcmp_state39 = ((compressed_in == 1'd1) & (icmp_ln256_reg_4443_pp1_iter13_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1036_read_state40 = ((compressed_in == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1054_hcmp_state40 = ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter14_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1055_read_state41 = ((compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (rd_zeros0_0_load_reg_5311 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1064_read_state41 = ((rd_zeros0_0_load_reg_5311 == 1'd1) & (compressed_in == 1'd1) & (tmp_3_reg_5307 == 1'd0) & (icmp_ln288_fu_3717_p2 == 1'd0) & (icmp_ln256_reg_4443_pp1_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1170_write_state48 = ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd0) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1173_write_state48 = ((wr_zeros_0_load_1_reg_5358_pp1_iter18_reg == 1'd1) & (icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (tmp_66_reg_5354_pp1_iter18_reg == 1'd0) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1176_write_state48 = ((icmp_ln517_reg_5362_pp1_iter18_reg == 1'd1) & (tmp_66_reg_5354_pp1_iter18_reg == 1'd1) & (icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1179_write_state49 = ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd0) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1180_write_state49 = ((wr_zeros_0_load_1_reg_5358_pp1_iter18_reg == 1'd1) & (icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (tmp_66_reg_5354_pp1_iter18_reg == 1'd0) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1182_write_state49 = ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (tmp_66_reg_5354_pp1_iter18_reg == 1'd0) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1183_write_state49 = ((icmp_ln517_reg_5362_pp1_iter18_reg == 1'd1) & (tmp_66_reg_5354_pp1_iter18_reg == 1'd1) & (icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter18_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1187_write_state50 = ((icmp_ln512_reg_4418 == 1'd1) & (compressed_out == 1'd1) & (tmp_66_reg_5354_pp1_iter19_reg == 1'd0) & (icmp_ln509_reg_4650_pp1_iter19_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter19_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1189_load_state51 = ((icmp_ln421_reg_4499_pp1_iter19_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter19_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1191_load_state51 = ((icmp_ln427_reg_4507_pp1_iter19_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter19_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1195_load_state52 = ((icmp_ln421_reg_4499_pp1_iter20_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter20_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1196_load_state52 = ((icmp_ln427_reg_4507_pp1_iter20_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter20_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op376_hcmp_state11 = ((compressed_in == 1'd1) & (icmp_ln256_fu_2309_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op378_hcmp_state11 = ((compressed_in == 1'd1) & (icmp_ln256_fu_2309_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op380_hcmp_state11 = ((compressed_in == 1'd1) & (icmp_ln256_fu_2309_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op459_read_state12 = ((compressed_in == 1'd0) & (icmp_ln256_reg_4443 == 1'd0));
end

always @ (*) begin
    ap_predicate_op467_read_state12 = ((compressed_in == 1'd1) & (rd_zeros1_0_fu_262 == 1'd0) & (grp_fu_1213_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0));
end

always @ (*) begin
    ap_predicate_op476_read_state12 = ((rd_zeros1_0_fu_262 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln314_fu_2726_p2 == 1'd0) & (grp_fu_1213_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0));
end

always @ (*) begin
    ap_predicate_op505_read_state12 = ((compressed_in == 1'd0) & (icmp_ln256_reg_4443 == 1'd0));
end

always @ (*) begin
    ap_predicate_op513_read_state12 = ((compressed_in == 1'd1) & (rd_zeros2_0_fu_258 == 1'd0) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0));
end

always @ (*) begin
    ap_predicate_op522_read_state12 = ((rd_zeros2_0_fu_258 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln340_fu_2876_p2 == 1'd0) & (grp_fu_1218_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0));
end

always @ (*) begin
    ap_predicate_op551_read_state12 = ((compressed_in == 1'd0) & (icmp_ln256_reg_4443 == 1'd0));
end

always @ (*) begin
    ap_predicate_op559_read_state12 = ((compressed_in == 1'd1) & (rd_zeros3_0_fu_254 == 1'd0) & (grp_fu_1223_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0));
end

always @ (*) begin
    ap_predicate_op568_read_state12 = ((rd_zeros3_0_fu_254 == 1'd1) & (compressed_in == 1'd1) & (icmp_ln366_fu_3026_p2 == 1'd0) & (grp_fu_1223_p2 == 1'd0) & (icmp_ln256_reg_4443 == 1'd0));
end

always @ (*) begin
    ap_predicate_op818_load_state23 = ((icmp_ln421_reg_4499_pp1_iter5_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op820_load_state23 = ((icmp_ln427_reg_4507_pp1_iter5_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op822_load_state23 = ((icmp_ln421_reg_4499_pp1_iter5_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op824_load_state23 = ((icmp_ln427_reg_4507_pp1_iter5_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op826_load_state23 = ((icmp_ln421_reg_4499_pp1_iter5_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op828_load_state23 = ((icmp_ln427_reg_4507_pp1_iter5_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op839_load_state24 = ((icmp_ln421_reg_4499_pp1_iter6_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op840_load_state24 = ((icmp_ln427_reg_4507_pp1_iter6_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op841_load_state24 = ((icmp_ln421_reg_4499_pp1_iter6_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op842_load_state24 = ((icmp_ln427_reg_4507_pp1_iter6_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op843_load_state24 = ((icmp_ln421_reg_4499_pp1_iter6_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op844_load_state24 = ((icmp_ln427_reg_4507_pp1_iter6_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op857_load_state25 = ((icmp_ln256_reg_4443_pp1_iter6_reg == 1'd0) & (icmp_ln262_reg_4413 == 1'd0));
end

always @ (*) begin
    ap_predicate_op884_load_state26 = ((icmp_ln256_reg_4443_pp1_iter7_reg == 1'd0) & (icmp_ln262_reg_4413 == 1'd0));
end

always @ (*) begin
    ap_predicate_op977_store_state33 = ((icmp_ln509_reg_4650_pp1_iter10_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter10_reg == 1'd0) & (icmp_ln512_reg_4418 == 1'd0) & (compressed_out == 1'd0));
end

always @ (*) begin
    ap_predicate_op986_store_state33 = ((compressed_out == 1'd1) & (icmp_ln509_reg_4650_pp1_iter10_reg == 1'd0) & (icmp_ln256_reg_4443_pp1_iter10_reg == 1'd0) & (icmp_ln512_reg_4418 == 1'd0));
end

assign bitcast_ln225_fu_1628_p1 = in_weight0_TDATA_int;

assign bitcast_ln231_fu_1791_p1 = in_weight0_TDATA_int;

assign bitcast_ln237_fu_1954_p1 = in_weight0_TDATA_int;

assign bitcast_ln243_fu_2117_p1 = in_weight0_TDATA_int;

assign bitcast_ln420_1_fu_3704_p1 = tmp_70_reg_5228_pp1_iter14_reg;

assign bitcast_ln420_2_fu_3889_p1 = tmp_71_reg_5233_pp1_iter15_reg;

assign bitcast_ln420_fu_3675_p1 = trunc_ln420_reg_5223;

assign bitcast_ln422_1_fu_3688_p1 = tmp_73_reg_5243;

assign bitcast_ln422_2_fu_3893_p1 = tmp_74_reg_5248_pp1_iter15_reg;

assign bitcast_ln422_fu_3615_p1 = tmp_72_fu_3605_p4;

assign bitcast_ln428_1_fu_3692_p1 = tmp_77_reg_5258;

assign bitcast_ln428_2_fu_3897_p1 = tmp_78_reg_5263_pp1_iter15_reg;

assign bitcast_ln428_fu_3650_p1 = tmp_76_fu_3640_p4;

assign bitcast_ln434_1_fu_2377_p1 = tmp_80_fu_2367_p4;

assign bitcast_ln434_2_fu_3240_p1 = tmp_81_reg_4525_pp1_iter1_reg;

assign bitcast_ln434_fu_2362_p1 = trunc_ln434_fu_2358_p1;

assign bitcast_ln436_1_fu_2417_p1 = tmp_83_fu_2407_p4;

assign bitcast_ln436_2_fu_3244_p1 = tmp_84_reg_4540_pp1_iter1_reg;

assign bitcast_ln436_fu_2402_p1 = tmp_82_fu_2392_p4;

assign bitcast_ln442_1_fu_2457_p1 = tmp_86_fu_2447_p4;

assign bitcast_ln442_2_fu_3248_p1 = tmp_87_reg_4555_pp1_iter1_reg;

assign bitcast_ln442_fu_2442_p1 = tmp_85_fu_2432_p4;

assign bitcast_ln448_1_fu_3100_p1 = tmp_89_reg_4565;

assign bitcast_ln448_2_fu_3252_p1 = tmp_90_reg_4570_pp1_iter1_reg;

assign bitcast_ln448_fu_3096_p1 = trunc_ln448_reg_4560;

assign bitcast_ln450_1_fu_2521_p1 = tmp_92_fu_2511_p4;

assign bitcast_ln450_2_fu_3256_p1 = tmp_93_reg_4585_pp1_iter1_reg;

assign bitcast_ln450_fu_2506_p1 = tmp_91_fu_2496_p4;

assign bitcast_ln456_1_fu_2561_p1 = tmp_95_fu_2551_p4;

assign bitcast_ln456_2_fu_3260_p1 = tmp_96_reg_4600_pp1_iter1_reg;

assign bitcast_ln456_fu_2546_p1 = tmp_94_fu_2536_p4;

assign bitcast_ln462_1_fu_3108_p1 = tmp_98_reg_4610;

assign bitcast_ln462_2_fu_3264_p1 = tmp_99_reg_4615_pp1_iter1_reg;

assign bitcast_ln462_fu_3104_p1 = trunc_ln462_reg_4605;

assign bitcast_ln464_1_fu_2625_p1 = tmp_101_fu_2615_p4;

assign bitcast_ln464_2_fu_3268_p1 = tmp_102_reg_4630_pp1_iter1_reg;

assign bitcast_ln464_fu_2610_p1 = tmp_100_fu_2600_p4;

assign bitcast_ln470_1_fu_2665_p1 = tmp_104_fu_2655_p4;

assign bitcast_ln470_2_fu_3272_p1 = tmp_105_reg_4645_pp1_iter1_reg;

assign bitcast_ln470_fu_2650_p1 = tmp_103_fu_2640_p4;

assign cur_data_fu_3944_p3 = ((wr_zeros_0_load_reg_5493[0:0] === 1'b1) ? grp_fu_1058_p1 : 16'd0);

assign empty_32_fu_2129_p2 = (shl_ln5_fu_2121_p3 | 8'd15);

assign empty_34_fu_1966_p2 = (shl_ln4_fu_1958_p3 | 8'd15);

assign empty_36_fu_1803_p2 = (shl_ln3_fu_1795_p3 | 8'd15);

assign empty_38_fu_1640_p2 = (shl_ln2_fu_1632_p3 | 8'd15);

assign grp_fu_1322_p2 = ((psum_buf_wr_addr_4_fu_270 < mul_ln536_reg_4337) ? 1'b1 : 1'b0);

assign grp_fu_1327_p2 = (psum_buf_wr_addr_4_fu_270 + 32'd1);

assign grp_fu_1333_p3 = ((grp_fu_1322_p2[0:0] === 1'b1) ? grp_fu_1327_p2 : 32'd0);

assign grp_fu_1396_p3 = ((grp_fu_1213_p2[0:0] === 1'b1) ? reg_1381 : 16'd0);

assign i_1_fu_2702_p2 = (i7_0_reg_994 + 32'd1);

assign i_fu_1418_p2 = (i_0_i_reg_875 + 9'd1);

assign icmp_ln16_1_fu_3478_p2 = ((wr_addr_1_0_fu_398 < add_ln16_reg_4342) ? 1'b1 : 1'b0);

assign icmp_ln16_2_fu_3497_p2 = ((wr_addr_2_0_fu_402 < add_ln16_reg_4342) ? 1'b1 : 1'b0);

assign icmp_ln16_3_fu_3320_p2 = ((rd_addr_0_0_fu_382 < add_ln16_reg_4342) ? 1'b1 : 1'b0);

assign icmp_ln16_4_fu_3339_p2 = ((rd_addr_1_0_fu_386 < add_ln16_reg_4342) ? 1'b1 : 1'b0);

assign icmp_ln16_5_fu_3201_p2 = ((rd_addr_2_0_fu_390 < add_ln16_reg_4342) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_3378_p2 = ((wr_addr_0_0_fu_394 < add_ln16_reg_4342) ? 1'b1 : 1'b0);

assign icmp_ln193_fu_1412_p2 = ((i_0_i_reg_875 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln210_fu_1601_p2 = ((set_idx_0_reg_918 == num_set) ? 1'b1 : 1'b0);

assign icmp_ln223_fu_1612_p2 = ((p_133_rec_reg_930 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln225_fu_1646_p2 = ((shl_ln2_fu_1632_p3 > empty_38_fu_1640_p2) ? 1'b1 : 1'b0);

assign icmp_ln229_fu_1775_p2 = ((p_234_rec_reg_941 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln231_fu_1809_p2 = ((shl_ln3_fu_1795_p3 > empty_36_fu_1803_p2) ? 1'b1 : 1'b0);

assign icmp_ln235_fu_1938_p2 = ((p_335_rec_reg_952 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln237_fu_1972_p2 = ((shl_ln4_fu_1958_p3 > empty_34_fu_1966_p2) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_2101_p2 = ((p_436_rec_reg_963 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln243_fu_2135_p2 = ((shl_ln5_fu_2121_p3 > empty_32_fu_2129_p2) ? 1'b1 : 1'b0);

assign icmp_ln256_fu_2309_p2 = ((ap_phi_mux_psum_buf_r_1_phi_fu_986_p4 == indvars_iv_reg_896) ? 1'b1 : 1'b0);

assign icmp_ln262_fu_2280_p2 = ((set_idx_0_reg_918 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln288_fu_3717_p2 = ((rd_zero_cnt0_fu_3711_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln314_fu_2726_p2 = ((rd_zero_cnt1_fu_2720_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln340_fu_2876_p2 = ((rd_zero_cnt2_fu_2870_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln366_fu_3026_p2 = ((rd_zero_cnt3_fu_3020_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln421_fu_2348_p1 = width;

assign icmp_ln421_fu_2348_p2 = ((ap_phi_mux_i7_0_phi_fu_998_p4 < icmp_ln421_fu_2348_p1) ? 1'b1 : 1'b0);

assign icmp_ln427_fu_2353_p2 = ((ap_phi_mux_i7_0_phi_fu_998_p4 < shl_ln427_reg_4322) ? 1'b1 : 1'b0);

assign icmp_ln509_fu_2680_p2 = ((ap_phi_mux_i7_0_phi_fu_998_p4 < sub_ln509_reg_4327) ? 1'b1 : 1'b0);

assign icmp_ln512_fu_2286_p2 = ((set_idx_0_reg_918 == add_ln512_reg_4332) ? 1'b1 : 1'b0);

assign icmp_ln517_fu_3850_p2 = ((wr_zero_cnt_1_fu_274 == 32'd0) ? 1'b1 : 1'b0);

assign isNeg_1_fu_2774_p3 = add_ln659_1_fu_2768_p2[32'd5];

assign isNeg_2_fu_2924_p3 = add_ln659_2_fu_2918_p2[32'd5];

assign isNeg_3_fu_3060_p3 = add_ln659_3_fu_3054_p2[32'd5];

assign isNeg_fu_3765_p3 = add_ln659_fu_3759_p2[32'd5];

assign j_1_fu_1781_p2 = (p_234_rec_reg_941 + 4'd1);

assign j_2_fu_1944_p2 = (p_335_rec_reg_952 + 4'd1);

assign j_3_fu_2107_p2 = (p_436_rec_reg_963 + 4'd1);

assign j_fu_1618_p2 = (p_133_rec_reg_930 + 4'd1);

assign lshr_ln225_fu_1734_p2 = 144'd22300745198530623141535718272648361505980415 >> zext_ln225_3_fu_1700_p1;

assign lshr_ln231_fu_1897_p2 = 144'd22300745198530623141535718272648361505980415 >> zext_ln231_3_fu_1863_p1;

assign lshr_ln237_fu_2060_p2 = 144'd22300745198530623141535718272648361505980415 >> zext_ln237_3_fu_2026_p1;

assign lshr_ln243_fu_2223_p2 = 144'd22300745198530623141535718272648361505980415 >> zext_ln243_3_fu_2189_p1;

assign mantissa_V_1_fu_2750_p4 = {{{{1'd1}, {tmp_V_3_fu_2746_p1}}}, {1'd0}};

assign mantissa_V_2_fu_2900_p4 = {{{{1'd1}, {tmp_V_5_fu_2896_p1}}}, {1'd0}};

assign mantissa_V_3_fu_3129_p4 = {{{{1'd1}, {tmp_V_7_reg_4715}}}, {1'd0}};

assign mantissa_V_fu_3741_p4 = {{{{1'd1}, {tmp_V_1_fu_3737_p1}}}, {1'd0}};

assign mul_ln210_fu_1557_p0 = width;

assign mul_ln210_fu_1557_p2 = ($signed(mul_ln210_fu_1557_p0) * $signed(add_ln210_reg_4304));

assign mul_ln536_fu_1587_p0 = width;

assign mul_ln536_fu_1587_p1 = height;

assign mul_ln536_fu_1587_p2 = ($signed(mul_ln536_fu_1587_p0) * $signed(mul_ln536_fu_1587_p1));

assign out_pixel0_TVALID = regslice_both_out_pixel0_data_U_vld_out;

assign p_Val2_12_fu_3032_p1 = in_pixel3_TDATA_int;

assign p_Val2_4_fu_2732_p1 = in_pixel1_TDATA_int;

assign p_Val2_8_fu_2882_p1 = in_pixel2_TDATA_int;

assign p_Val2_s_fu_3723_p1 = in_pixel0_TDATA_int;

assign psum0_1_2_fu_3922_p3 = ((icmp_ln421_reg_4499_pp1_iter23_reg[0:0] === 1'b1) ? psum0_1_1_fu_310 : grp_fu_1126_p2);

assign psum0_2_2_fu_3929_p3 = ((icmp_ln427_reg_4507_pp1_iter23_reg[0:0] === 1'b1) ? psum0_2_1_fu_314 : grp_fu_1130_p2);

assign psum1_1_2_fu_3423_p3 = ((icmp_ln421_reg_4499_pp1_iter9_reg[0:0] === 1'b1) ? psum1_1_1_fu_318 : psum1_1_reg_5174);

assign psum1_2_2_fu_3430_p3 = ((icmp_ln427_reg_4507_pp1_iter9_reg[0:0] === 1'b1) ? psum1_2_1_fu_322 : psum1_2_reg_5179);

assign psum2_1_2_fu_3437_p3 = ((icmp_ln421_reg_4499_pp1_iter9_reg[0:0] === 1'b1) ? psum2_1_1_fu_326 : psum2_1_reg_5184);

assign psum2_2_2_fu_3444_p3 = ((icmp_ln427_reg_4507_pp1_iter9_reg[0:0] === 1'b1) ? psum2_2_1_fu_330 : psum2_2_reg_5189);

assign psum3_1_2_fu_3451_p3 = ((icmp_ln421_reg_4499_pp1_iter9_reg[0:0] === 1'b1) ? psum3_1_1_fu_334 : reg_1376);

assign psum3_2_2_fu_3554_p3 = ((icmp_ln427_reg_4507_pp1_iter9_reg[0:0] === 1'b1) ? psum3_2_1_fu_338 : psum3_2_reg_5194);

assign psum_buf0_address0 = zext_ln263_fu_3301_p1;

assign psum_buf_rd_addr_fu_2275_p2 = (mul_ln210_reg_4309 + psum_buf_r_0_reg_906);

assign psum_fifo0_0_0_address1 = zext_ln479_reg_5157_pp1_iter21_reg;

assign psum_fifo0_0_1_address1 = zext_ln480_reg_5199_pp1_iter23_reg;

assign psum_fifo0_0_2_address1 = zext_ln481_reg_5204_pp1_iter23_reg;

assign psum_fifo0_1_0_address1 = zext_ln479_fu_3309_p1;

assign psum_fifo0_3_2_address1 = zext_ln481_reg_5204;

assign psum_fifo0_3_2_d1 = ((icmp_ln427_reg_4507_pp1_iter9_reg[0:0] === 1'b1) ? psum3_2_1_fu_338 : psum3_2_reg_5194);

assign r_V_1_fu_3809_p2 = zext_ln682_fu_3751_p1 << zext_ln1287_fu_3799_p1;

assign r_V_2_fu_2812_p2 = mantissa_V_1_fu_2750_p4 >> sext_ln1311_5_fu_2804_p1;

assign r_V_3_fu_2818_p2 = zext_ln682_1_fu_2760_p1 << zext_ln1287_1_fu_2808_p1;

assign r_V_4_fu_2962_p2 = mantissa_V_2_fu_2900_p4 >> sext_ln1311_8_fu_2954_p1;

assign r_V_5_fu_2968_p2 = zext_ln682_2_fu_2910_p1 << zext_ln1287_2_fu_2958_p1;

assign r_V_6_fu_3152_p2 = mantissa_V_3_fu_3129_p4 >> sext_ln1311_11_fu_3145_p1;

assign r_V_7_fu_3158_p2 = zext_ln682_3_fu_3138_p1 << zext_ln1287_3_fu_3148_p1;

assign r_V_fu_3803_p2 = mantissa_V_fu_3741_p4 >> sext_ln1311_2_fu_3795_p1;

assign rd_addr_0_fu_3331_p3 = ((icmp_ln16_3_fu_3320_p2[0:0] === 1'b1) ? add_ln17_3_fu_3325_p2 : 32'd0);

assign rd_addr_1_fu_3350_p3 = ((icmp_ln16_4_fu_3339_p2[0:0] === 1'b1) ? add_ln17_4_fu_3344_p2 : 32'd0);

assign rd_addr_2_fu_3212_p3 = ((icmp_ln16_5_fu_3201_p2[0:0] === 1'b1) ? add_ln17_5_fu_3206_p2 : 32'd0);

assign rd_zero_cnt0_fu_3711_p2 = ($signed(rd_zero_cnt0_1_fu_250) + $signed(32'd4294967295));

assign rd_zero_cnt1_fu_2720_p2 = ($signed(rd_zero_cnt1_1_fu_246) + $signed(32'd4294967295));

assign rd_zero_cnt2_fu_2870_p2 = ($signed(rd_zero_cnt2_1_fu_242) + $signed(32'd4294967295));

assign rd_zero_cnt3_fu_3020_p2 = ($signed(rd_zero_cnt3_1_fu_238) + $signed(32'd4294967295));

assign select_ln225_1_fu_1670_p3 = ((icmp_ln225_fu_1646_p2[0:0] === 1'b1) ? empty_38_fu_1640_p2 : shl_ln2_fu_1632_p3);

assign select_ln225_2_fu_1678_p3 = ((icmp_ln225_fu_1646_p2[0:0] === 1'b1) ? sub_ln225_fu_1656_p2 : shl_ln2_fu_1632_p3);

assign select_ln225_3_fu_1720_p3 = ((icmp_ln225_fu_1646_p2[0:0] === 1'b1) ? tmp_65_fu_1710_p4 : shl_ln225_fu_1704_p2);

assign select_ln225_fu_1662_p3 = ((icmp_ln225_fu_1646_p2[0:0] === 1'b1) ? shl_ln2_fu_1632_p3 : empty_38_fu_1640_p2);

assign select_ln231_1_fu_1833_p3 = ((icmp_ln231_fu_1809_p2[0:0] === 1'b1) ? empty_36_fu_1803_p2 : shl_ln3_fu_1795_p3);

assign select_ln231_2_fu_1841_p3 = ((icmp_ln231_fu_1809_p2[0:0] === 1'b1) ? sub_ln231_fu_1819_p2 : shl_ln3_fu_1795_p3);

assign select_ln231_3_fu_1883_p3 = ((icmp_ln231_fu_1809_p2[0:0] === 1'b1) ? tmp_67_fu_1873_p4 : shl_ln231_fu_1867_p2);

assign select_ln231_fu_1825_p3 = ((icmp_ln231_fu_1809_p2[0:0] === 1'b1) ? shl_ln3_fu_1795_p3 : empty_36_fu_1803_p2);

assign select_ln237_1_fu_1996_p3 = ((icmp_ln237_fu_1972_p2[0:0] === 1'b1) ? empty_34_fu_1966_p2 : shl_ln4_fu_1958_p3);

assign select_ln237_2_fu_2004_p3 = ((icmp_ln237_fu_1972_p2[0:0] === 1'b1) ? sub_ln237_fu_1982_p2 : shl_ln4_fu_1958_p3);

assign select_ln237_3_fu_2046_p3 = ((icmp_ln237_fu_1972_p2[0:0] === 1'b1) ? tmp_69_fu_2036_p4 : shl_ln237_fu_2030_p2);

assign select_ln237_fu_1988_p3 = ((icmp_ln237_fu_1972_p2[0:0] === 1'b1) ? shl_ln4_fu_1958_p3 : empty_34_fu_1966_p2);

assign select_ln243_1_fu_2159_p3 = ((icmp_ln243_fu_2135_p2[0:0] === 1'b1) ? empty_32_fu_2129_p2 : shl_ln5_fu_2121_p3);

assign select_ln243_2_fu_2167_p3 = ((icmp_ln243_fu_2135_p2[0:0] === 1'b1) ? sub_ln243_fu_2145_p2 : shl_ln5_fu_2121_p3);

assign select_ln243_3_fu_2209_p3 = ((icmp_ln243_fu_2135_p2[0:0] === 1'b1) ? tmp_75_fu_2199_p4 : shl_ln243_fu_2193_p2);

assign select_ln243_fu_2151_p3 = ((icmp_ln243_fu_2135_p2[0:0] === 1'b1) ? shl_ln5_fu_2121_p3 : empty_32_fu_2129_p2);

assign select_ln262_fu_3368_p3 = ((icmp_ln262_reg_4413[0:0] === 1'b1) ? 16'd0 : psum_buf0_q0);

assign set_idx_fu_1606_p2 = (set_idx_0_reg_918 + 32'd1);

assign sext_ln1311_10_fu_3142_p1 = ush_3_reg_4725;

assign sext_ln1311_11_fu_3145_p1 = ush_3_reg_4725;

assign sext_ln1311_1_fu_3791_p1 = ush_fu_3783_p3;

assign sext_ln1311_2_fu_3795_p1 = ush_fu_3783_p3;

assign sext_ln1311_3_fu_2788_p1 = $signed(sub_ln1311_1_fu_2782_p2);

assign sext_ln1311_4_fu_2800_p1 = ush_1_fu_2792_p3;

assign sext_ln1311_5_fu_2804_p1 = ush_1_fu_2792_p3;

assign sext_ln1311_6_fu_2938_p1 = $signed(sub_ln1311_2_fu_2932_p2);

assign sext_ln1311_7_fu_2950_p1 = ush_2_fu_2942_p3;

assign sext_ln1311_8_fu_2954_p1 = ush_2_fu_2942_p3;

assign sext_ln1311_9_fu_3074_p1 = $signed(sub_ln1311_3_fu_3068_p2);

assign sext_ln1311_fu_3779_p1 = $signed(sub_ln1311_fu_3773_p2);

assign shl_ln225_1_fu_1728_p2 = 144'd22300745198530623141535718272648361505980415 << zext_ln225_2_fu_1696_p1;

assign shl_ln225_fu_1704_p2 = zext_ln225_fu_1652_p1 << zext_ln225_1_fu_1692_p1;

assign shl_ln231_1_fu_1891_p2 = 144'd22300745198530623141535718272648361505980415 << zext_ln231_2_fu_1859_p1;

assign shl_ln231_fu_1867_p2 = zext_ln231_fu_1815_p1 << zext_ln231_1_fu_1855_p1;

assign shl_ln237_1_fu_2054_p2 = 144'd22300745198530623141535718272648361505980415 << zext_ln237_2_fu_2022_p1;

assign shl_ln237_fu_2030_p2 = zext_ln237_fu_1978_p1 << zext_ln237_1_fu_2018_p1;

assign shl_ln243_1_fu_2217_p2 = 144'd22300745198530623141535718272648361505980415 << zext_ln243_2_fu_2185_p1;

assign shl_ln243_fu_2193_p2 = zext_ln243_fu_2141_p1 << zext_ln243_1_fu_2181_p1;

assign shl_ln2_fu_1632_p3 = {{p_133_rec_reg_930}, {4'd0}};

assign shl_ln3_fu_1795_p3 = {{p_234_rec_reg_941}, {4'd0}};

assign shl_ln427_fu_1567_p0 = width;

assign shl_ln427_fu_1567_p2 = shl_ln427_fu_1567_p0 << 32'd1;

assign shl_ln4_fu_1958_p3 = {{p_335_rec_reg_952}, {4'd0}};

assign shl_ln509_fu_1572_p0 = width;

assign shl_ln509_fu_1572_p2 = shl_ln509_fu_1572_p0 << 32'd2;

assign shl_ln5_fu_2121_p3 = {{p_436_rec_reg_963}, {4'd0}};

assign sub_ln1311_1_fu_2782_p2 = (5'd15 - tmp_V_2_fu_2736_p4);

assign sub_ln1311_2_fu_2932_p2 = (5'd15 - tmp_V_4_fu_2886_p4);

assign sub_ln1311_3_fu_3068_p2 = (5'd15 - tmp_V_6_fu_3036_p4);

assign sub_ln1311_fu_3773_p2 = (5'd15 - tmp_V_fu_3727_p4);

assign sub_ln225_1_fu_1686_p2 = ($signed(8'd143) - $signed(select_ln225_fu_1662_p3));

assign sub_ln225_fu_1656_p2 = ($signed(8'd143) - $signed(shl_ln2_fu_1632_p3));

assign sub_ln231_1_fu_1849_p2 = ($signed(8'd143) - $signed(select_ln231_fu_1825_p3));

assign sub_ln231_fu_1819_p2 = ($signed(8'd143) - $signed(shl_ln3_fu_1795_p3));

assign sub_ln237_1_fu_2012_p2 = ($signed(8'd143) - $signed(select_ln237_fu_1988_p3));

assign sub_ln237_fu_1982_p2 = ($signed(8'd143) - $signed(shl_ln4_fu_1958_p3));

assign sub_ln243_1_fu_2175_p2 = ($signed(8'd143) - $signed(select_ln243_fu_2151_p3));

assign sub_ln243_fu_2145_p2 = ($signed(8'd143) - $signed(shl_ln5_fu_2121_p3));

assign sub_ln509_fu_1577_p1 = width;

assign sub_ln509_fu_1577_p2 = ($signed(shl_ln509_fu_1572_p2) - $signed(sub_ln509_fu_1577_p1));

assign tmp_100_fu_2600_p4 = {{w0_3_fu_378[63:48]}};

assign tmp_101_fu_2615_p4 = {{w0_3_fu_378[79:64]}};

assign tmp_103_fu_2640_p4 = {{w0_3_fu_378[111:96]}};

assign tmp_104_fu_2655_p4 = {{w0_3_fu_378[127:112]}};

assign tmp_106_fu_3815_p3 = r_V_fu_3803_p2[32'd11];

assign tmp_107_fu_2836_p4 = {{r_V_3_fu_2818_p2[42:11]}};

assign tmp_108_fu_2824_p3 = r_V_2_fu_2812_p2[32'd11];

assign tmp_109_fu_2986_p4 = {{r_V_5_fu_2968_p2[42:11]}};

assign tmp_110_fu_2974_p3 = r_V_4_fu_2962_p2[32'd11];

assign tmp_111_fu_3176_p4 = {{r_V_7_fu_3158_p2[42:11]}};

assign tmp_112_fu_3164_p3 = r_V_6_fu_3152_p2[32'd11];

integer ap_tvar_int_0;

always @ (shl_ln225_fu_1704_p2) begin
    for (ap_tvar_int_0 = 144 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 143 - 0) begin
            tmp_65_fu_1710_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_65_fu_1710_p4[ap_tvar_int_0] = shl_ln225_fu_1704_p2[143 - ap_tvar_int_0];
        end
    end
end

integer ap_tvar_int_1;

always @ (shl_ln231_fu_1867_p2) begin
    for (ap_tvar_int_1 = 144 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 143 - 0) begin
            tmp_67_fu_1873_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_67_fu_1873_p4[ap_tvar_int_1] = shl_ln231_fu_1867_p2[143 - ap_tvar_int_1];
        end
    end
end

integer ap_tvar_int_2;

always @ (shl_ln237_fu_2030_p2) begin
    for (ap_tvar_int_2 = 144 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 143 - 0) begin
            tmp_69_fu_2036_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_69_fu_2036_p4[ap_tvar_int_2] = shl_ln237_fu_2030_p2[143 - ap_tvar_int_2];
        end
    end
end

assign tmp_72_fu_3605_p4 = {{w0_0_fu_366[63:48]}};

integer ap_tvar_int_3;

always @ (shl_ln243_fu_2193_p2) begin
    for (ap_tvar_int_3 = 144 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 143 - 0) begin
            tmp_75_fu_2199_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_75_fu_2199_p4[ap_tvar_int_3] = shl_ln243_fu_2193_p2[143 - ap_tvar_int_3];
        end
    end
end

assign tmp_76_fu_3640_p4 = {{w0_0_fu_366[111:96]}};

assign tmp_80_fu_2367_p4 = {{w0_1_fu_370[31:16]}};

assign tmp_82_fu_2392_p4 = {{w0_1_fu_370[63:48]}};

assign tmp_83_fu_2407_p4 = {{w0_1_fu_370[79:64]}};

assign tmp_85_fu_2432_p4 = {{w0_1_fu_370[111:96]}};

assign tmp_86_fu_2447_p4 = {{w0_1_fu_370[127:112]}};

assign tmp_91_fu_2496_p4 = {{w0_2_fu_374[63:48]}};

assign tmp_92_fu_2511_p4 = {{w0_2_fu_374[79:64]}};

assign tmp_94_fu_2536_p4 = {{w0_2_fu_374[111:96]}};

assign tmp_95_fu_2551_p4 = {{w0_2_fu_374[127:112]}};

assign tmp_97_fu_3827_p4 = {{r_V_1_fu_3809_p2[42:11]}};

assign tmp_V_1_fu_3737_p1 = p_Val2_s_fu_3723_p1[9:0];

assign tmp_V_2_fu_2736_p4 = {{p_Val2_4_fu_2732_p1[14:10]}};

assign tmp_V_3_fu_2746_p1 = p_Val2_4_fu_2732_p1[9:0];

assign tmp_V_4_fu_2886_p4 = {{p_Val2_8_fu_2882_p1[14:10]}};

assign tmp_V_5_fu_2896_p1 = p_Val2_8_fu_2882_p1[9:0];

assign tmp_V_6_fu_3036_p4 = {{p_Val2_12_fu_3032_p1[14:10]}};

assign tmp_V_7_fu_3046_p1 = p_Val2_12_fu_3032_p1[9:0];

assign tmp_V_fu_3727_p4 = {{p_Val2_s_fu_3723_p1[14:10]}};

assign trunc_ln420_fu_3581_p1 = w0_0_fu_366[15:0];

assign trunc_ln434_fu_2358_p1 = w0_1_fu_370[15:0];

assign trunc_ln448_fu_2472_p1 = w0_2_fu_374[15:0];

assign trunc_ln462_fu_2576_p1 = w0_3_fu_378[15:0];

assign ush_1_fu_2792_p3 = ((isNeg_1_fu_2774_p3[0:0] === 1'b1) ? sext_ln1311_3_fu_2788_p1 : add_ln659_1_fu_2768_p2);

assign ush_2_fu_2942_p3 = ((isNeg_2_fu_2924_p3[0:0] === 1'b1) ? sext_ln1311_6_fu_2938_p1 : add_ln659_2_fu_2918_p2);

assign ush_3_fu_3078_p3 = ((isNeg_3_fu_3060_p3[0:0] === 1'b1) ? sext_ln1311_9_fu_3074_p1 : add_ln659_3_fu_3054_p2);

assign ush_fu_3783_p3 = ((isNeg_fu_3765_p3[0:0] === 1'b1) ? sext_ln1311_fu_3779_p1 : add_ln659_fu_3759_p2);

assign val_V_1_fu_2846_p3 = ((isNeg_1_fu_2774_p3[0:0] === 1'b1) ? zext_ln662_1_fu_2832_p1 : tmp_107_fu_2836_p4);

assign val_V_2_fu_2996_p3 = ((isNeg_2_fu_2924_p3[0:0] === 1'b1) ? zext_ln662_2_fu_2982_p1 : tmp_109_fu_2986_p4);

assign val_V_3_fu_3186_p3 = ((isNeg_3_reg_4720[0:0] === 1'b1) ? zext_ln662_3_fu_3172_p1 : tmp_111_fu_3176_p4);

assign val_V_fu_3837_p3 = ((isNeg_fu_3765_p3[0:0] === 1'b1) ? zext_ln662_fu_3823_p1 : tmp_97_fu_3827_p4);

assign w0_0_1_fu_1764_p2 = (and_ln225_2_fu_1758_p2 | and_ln225_1_fu_1752_p2);

assign w0_1_1_fu_1927_p2 = (and_ln231_2_fu_1921_p2 | and_ln231_1_fu_1915_p2);

assign w0_2_1_fu_2090_p2 = (and_ln237_2_fu_2084_p2 | and_ln237_1_fu_2078_p2);

assign w0_3_1_fu_2253_p2 = (and_ln243_2_fu_2247_p2 | and_ln243_1_fu_2241_p2);

assign wr_addr_0_fu_3389_p3 = ((icmp_ln16_fu_3378_p2[0:0] === 1'b1) ? add_ln17_fu_3383_p2 : 32'd0);

assign wr_addr_1_fu_3489_p3 = ((icmp_ln16_1_fu_3478_p2[0:0] === 1'b1) ? add_ln17_1_fu_3483_p2 : 32'd0);

assign wr_addr_2_fu_3508_p3 = ((icmp_ln16_2_fu_3497_p2[0:0] === 1'b1) ? add_ln17_2_fu_3502_p2 : 32'd0);

assign wr_zero_cnt_fu_3859_p2 = (wr_zero_cnt_1_fu_274 + 32'd1);

assign xor_ln225_fu_1746_p2 = (144'd22300745198530623141535718272648361505980415 ^ and_ln225_fu_1740_p2);

assign xor_ln231_fu_1909_p2 = (144'd22300745198530623141535718272648361505980415 ^ and_ln231_fu_1903_p2);

assign xor_ln237_fu_2072_p2 = (144'd22300745198530623141535718272648361505980415 ^ and_ln237_fu_2066_p2);

assign xor_ln243_fu_2235_p2 = (144'd22300745198530623141535718272648361505980415 ^ and_ln243_fu_2229_p2);

assign zext_ln1287_1_fu_2808_p1 = $unsigned(sext_ln1311_4_fu_2800_p1);

assign zext_ln1287_2_fu_2958_p1 = $unsigned(sext_ln1311_7_fu_2950_p1);

assign zext_ln1287_3_fu_3148_p1 = $unsigned(sext_ln1311_10_fu_3142_p1);

assign zext_ln1287_fu_3799_p1 = $unsigned(sext_ln1311_1_fu_3791_p1);

assign zext_ln195_fu_1424_p1 = i_0_i_reg_875;

assign zext_ln225_1_fu_1692_p1 = select_ln225_2_fu_1678_p3;

assign zext_ln225_2_fu_1696_p1 = select_ln225_1_fu_1670_p3;

assign zext_ln225_3_fu_1700_p1 = sub_ln225_1_fu_1686_p2;

assign zext_ln225_fu_1652_p1 = bitcast_ln225_fu_1628_p1;

assign zext_ln231_1_fu_1855_p1 = select_ln231_2_fu_1841_p3;

assign zext_ln231_2_fu_1859_p1 = select_ln231_1_fu_1833_p3;

assign zext_ln231_3_fu_1863_p1 = sub_ln231_1_fu_1849_p2;

assign zext_ln231_fu_1815_p1 = bitcast_ln231_fu_1791_p1;

assign zext_ln237_1_fu_2018_p1 = select_ln237_2_fu_2004_p3;

assign zext_ln237_2_fu_2022_p1 = select_ln237_1_fu_1996_p3;

assign zext_ln237_3_fu_2026_p1 = sub_ln237_1_fu_2012_p2;

assign zext_ln237_fu_1978_p1 = bitcast_ln237_fu_1954_p1;

assign zext_ln243_1_fu_2181_p1 = select_ln243_2_fu_2167_p3;

assign zext_ln243_2_fu_2185_p1 = select_ln243_1_fu_2159_p3;

assign zext_ln243_3_fu_2189_p1 = sub_ln243_1_fu_2175_p2;

assign zext_ln243_fu_2141_p1 = bitcast_ln243_fu_2117_p1;

assign zext_ln263_fu_3301_p1 = psum_buf_r_1_reg_983_pp1_iter6_reg;

assign zext_ln392_fu_3287_p1 = ap_sig_allocacmp_rd_addr_0_0_load_1;

assign zext_ln393_fu_3294_p1 = ap_sig_allocacmp_rd_addr_1_0_load_1;

assign zext_ln394_fu_2342_p1 = ap_sig_allocacmp_rd_addr_2_0_load_1;

assign zext_ln479_fu_3309_p1 = ap_sig_allocacmp_wr_addr_0_0_load_1;

assign zext_ln480_fu_3459_p1 = wr_addr_1_0_fu_398;

assign zext_ln481_fu_3466_p1 = wr_addr_2_0_fu_402;

assign zext_ln535_fu_3571_p1 = psum_buf_wr_addr_4_fu_270;

assign zext_ln552_fu_3566_p1 = psum_buf_wr_addr_4_fu_270;

assign zext_ln659_1_fu_2764_p1 = tmp_V_2_fu_2736_p4;

assign zext_ln659_2_fu_2914_p1 = tmp_V_4_fu_2886_p4;

assign zext_ln659_3_fu_3050_p1 = tmp_V_6_fu_3036_p4;

assign zext_ln659_fu_3755_p1 = tmp_V_fu_3727_p4;

assign zext_ln662_1_fu_2832_p1 = tmp_108_fu_2824_p3;

assign zext_ln662_2_fu_2982_p1 = tmp_110_fu_2974_p3;

assign zext_ln662_3_fu_3172_p1 = tmp_112_fu_3164_p3;

assign zext_ln662_fu_3823_p1 = tmp_106_fu_3815_p3;

assign zext_ln682_1_fu_2760_p1 = mantissa_V_1_fu_2750_p4;

assign zext_ln682_2_fu_2910_p1 = mantissa_V_2_fu_2900_p4;

assign zext_ln682_3_fu_3138_p1 = mantissa_V_3_fu_3129_p4;

assign zext_ln682_fu_3751_p1 = mantissa_V_fu_3741_p4;

always @ (posedge ap_clk) begin
    shl_ln427_reg_4322[0] <= 1'b0;
    zext_ln394_reg_4483[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln394_reg_4483_pp1_iter1_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln394_reg_4483_pp1_iter2_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln394_reg_4483_pp1_iter3_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln394_reg_4483_pp1_iter4_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln392_reg_5037[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln392_reg_5037_pp1_iter7_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln392_reg_5037_pp1_iter8_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln392_reg_5037_pp1_iter9_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln392_reg_5037_pp1_iter10_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln392_reg_5037_pp1_iter11_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln392_reg_5037_pp1_iter12_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln392_reg_5037_pp1_iter13_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln392_reg_5037_pp1_iter14_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln392_reg_5037_pp1_iter15_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln392_reg_5037_pp1_iter16_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln392_reg_5037_pp1_iter17_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln392_reg_5037_pp1_iter18_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln392_reg_5037_pp1_iter19_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln393_reg_5042[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln393_reg_5042_pp1_iter7_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln393_reg_5042_pp1_iter8_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln393_reg_5042_pp1_iter9_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln393_reg_5042_pp1_iter10_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln393_reg_5042_pp1_iter11_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln393_reg_5042_pp1_iter12_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln393_reg_5042_pp1_iter13_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln393_reg_5042_pp1_iter14_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln393_reg_5042_pp1_iter15_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln393_reg_5042_pp1_iter16_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln393_reg_5042_pp1_iter17_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln393_reg_5042_pp1_iter18_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln393_reg_5042_pp1_iter19_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157_pp1_iter8_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157_pp1_iter9_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157_pp1_iter10_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157_pp1_iter11_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157_pp1_iter12_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157_pp1_iter13_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157_pp1_iter14_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157_pp1_iter15_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157_pp1_iter16_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157_pp1_iter17_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157_pp1_iter18_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157_pp1_iter19_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157_pp1_iter20_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln479_reg_5157_pp1_iter21_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199_pp1_iter10_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199_pp1_iter11_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199_pp1_iter12_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199_pp1_iter13_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199_pp1_iter14_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199_pp1_iter15_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199_pp1_iter16_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199_pp1_iter17_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199_pp1_iter18_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199_pp1_iter19_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199_pp1_iter20_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199_pp1_iter21_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199_pp1_iter22_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln480_reg_5199_pp1_iter23_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204_pp1_iter10_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204_pp1_iter11_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204_pp1_iter12_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204_pp1_iter13_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204_pp1_iter14_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204_pp1_iter15_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204_pp1_iter16_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204_pp1_iter17_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204_pp1_iter18_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204_pp1_iter19_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204_pp1_iter20_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204_pp1_iter21_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204_pp1_iter22_reg[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln481_reg_5204_pp1_iter23_reg[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //Block_codeRepl62_pro
