<profile>

<section name = "Vitis HLS Report for 'computeTempFPGA'" level="0">
<item name = "Date">Sun Nov 19 17:37:14 2023
</item>
<item name = "Version">2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)</item>
<item name = "Project">3D.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.612 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">90, 9227469143, 0.450 us, 46.137 sec, 91, 9227469144, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_28_1">46, 9227469099, 47 ~ 92274691, -, -, 1 ~ 100, no</column>
<column name=" + VITIS_LOOP_30_2_VITIS_LOOP_32_3_VITIS_LOOP_34_4">44, 92274688, 44, 44, 1, 1 ~ 2097152, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 268, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 29, 1933, 1490, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 789, -</column>
<column name="Register">-, -, 1370, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dadddsub_64ns_64ns_64_5_full_dsp_1_U9">dadddsub_64ns_64ns_64_5_full_dsp_1, 0, 3, 457, 698, 0</column>
<column name="dmul_64ns_64ns_64_5_max_dsp_1_U10">dmul_64ns_64ns_64_5_max_dsp_1, 0, 8, 312, 109, 0</column>
<column name="dmul_64ns_64ns_64_5_max_dsp_1_U11">dmul_64ns_64ns_64_5_max_dsp_1, 0, 8, 312, 109, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U1">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 220, 0</column>
<column name="fdiv_32ns_32ns_32_10_no_dsp_1_U4">fdiv_32ns_32ns_32_10_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fdiv_32ns_32ns_32_10_no_dsp_1_U5">fdiv_32ns_32ns_32_10_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U2">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U3">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fpext_32ns_64_2_no_dsp_1_U7">fpext_32ns_64_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fpext_32ns_64_2_no_dsp_1_U8">fpext_32ns_64_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fptrunc_64ns_32_2_no_dsp_1_U6">fptrunc_64ns_32_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="mul_32ns_32ns_64_1_1_U12">mul_32ns_32ns_64_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32ns_64ns_96_2_1_U13">mul_32ns_64ns_96_2_1, 0, 2, 361, 178, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln30_fu_362_p2">+, 0, 0, 107, 96, 1</column>
<column name="i_1_fu_356_p2">+, 0, 0, 38, 31, 1</column>
<column name="icmp_ln30_fu_368_p2">icmp, 0, 0, 39, 96, 96</column>
<column name="icmp_ln54_fu_408_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="add5927_fu_391_p3">select, 0, 0, 32, 1, 32</column>
<column name="empty_fu_385_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">448, 91, 1, 91</column>
<column name="grp_fu_230_p0">20, 4, 32, 128</column>
<column name="grp_fu_230_p1">37, 7, 32, 224</column>
<column name="grp_fu_234_p0">37, 7, 32, 224</column>
<column name="grp_fu_234_p1">26, 5, 32, 160</column>
<column name="grp_fu_239_p0">31, 6, 32, 192</column>
<column name="grp_fu_239_p1">20, 4, 32, 128</column>
<column name="grp_fu_243_p0">14, 3, 32, 96</column>
<column name="grp_fu_243_p1">20, 4, 32, 128</column>
<column name="grp_fu_259_p0">14, 3, 32, 96</column>
<column name="grp_fu_265_opcode">14, 3, 2, 6</column>
<column name="grp_fu_265_p0">20, 4, 64, 256</column>
<column name="grp_fu_265_p1">20, 4, 64, 256</column>
<column name="grp_fu_270_p1">14, 3, 64, 192</column>
<column name="i_reg_208">9, 2, 31, 62</column>
<column name="indvar_flatten11_reg_219">9, 2, 96, 192</column>
<column name="tIn_addr_035_reg_194">9, 2, 1, 2</column>
<column name="tIn_o">9, 2, 32, 64</column>
<column name="tOut_addr_034_reg_182">9, 2, 1, 2</column>
<column name="tOut_o">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add5927_reg_558">32, 0, 32, 0</column>
<column name="add_ln30_reg_526">96, 0, 96, 0</column>
<column name="ap_CS_fsm">90, 0, 90, 0</column>
<column name="bitcast_ln47_1_reg_534">32, 0, 32, 0</column>
<column name="bitcast_ln47_2_reg_541">32, 0, 32, 0</column>
<column name="bound4_reg_515">96, 0, 96, 0</column>
<column name="bound_reg_480">64, 0, 64, 0</column>
<column name="cb_reg_462">32, 0, 32, 0</column>
<column name="cc_reg_500">32, 0, 32, 0</column>
<column name="conv4_reg_457">64, 0, 64, 0</column>
<column name="cs_reg_451">32, 0, 32, 0</column>
<column name="cw_reg_445">32, 0, 32, 0</column>
<column name="empty_reg_548">32, 0, 32, 0</column>
<column name="i_1_reg_520">31, 0, 31, 0</column>
<column name="i_reg_208">31, 0, 31, 0</column>
<column name="indvar_flatten11_reg_219">96, 0, 96, 0</column>
<column name="mul13_reg_553">32, 0, 32, 0</column>
<column name="mul1_reg_505">32, 0, 32, 0</column>
<column name="mul2_reg_510">32, 0, 32, 0</column>
<column name="mul5_reg_470">64, 0, 64, 0</column>
<column name="reg_281">64, 0, 64, 0</column>
<column name="reg_286">64, 0, 64, 0</column>
<column name="reg_292">64, 0, 64, 0</column>
<column name="reg_299">32, 0, 32, 0</column>
<column name="reg_304">32, 0, 32, 0</column>
<column name="reg_309">32, 0, 32, 0</column>
<column name="reg_314">32, 0, 32, 0</column>
<column name="reg_319">32, 0, 32, 0</column>
<column name="stepDivCap_reg_423">32, 0, 32, 0</column>
<column name="tIn_addr_035_reg_194">1, 0, 1, 0</column>
<column name="tOut_addr_034_reg_182">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, computeTempFPGA, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, computeTempFPGA, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, computeTempFPGA, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, computeTempFPGA, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, computeTempFPGA, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, computeTempFPGA, return value</column>
<column name="pIn">in, 32, ap_none, pIn, pointer</column>
<column name="tIn_i">in, 32, ap_ovld, tIn, pointer</column>
<column name="tIn_o">out, 32, ap_ovld, tIn, pointer</column>
<column name="tIn_o_ap_vld">out, 1, ap_ovld, tIn, pointer</column>
<column name="tOut_i">in, 32, ap_ovld, tOut, pointer</column>
<column name="tOut_o">out, 32, ap_ovld, tOut, pointer</column>
<column name="tOut_o_ap_vld">out, 1, ap_ovld, tOut, pointer</column>
<column name="nx">in, 32, ap_none, nx, scalar</column>
<column name="ny">in, 32, ap_none, ny, scalar</column>
<column name="nz">in, 32, ap_none, nz, scalar</column>
<column name="Cap">in, 32, ap_none, Cap, scalar</column>
<column name="Rx">in, 32, ap_none, Rx, scalar</column>
<column name="Ry">in, 32, ap_none, Ry, scalar</column>
<column name="Rz">in, 32, ap_none, Rz, scalar</column>
<column name="dt">in, 32, ap_none, dt, scalar</column>
<column name="numiter">in, 32, ap_none, numiter, scalar</column>
</table>
</item>
</section>
</profile>
