#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x561f2c347370 .scope module, "top" "top" 2 4;
 .timescale 0 0;
v0x561f2c390410_0 .var "clk", 0 0;
v0x561f2c3904b0_0 .var/i "i", 31 0;
v0x561f2c390590_0 .net "is_halted", 0 0, v0x561f2c389ef0_0;  1 drivers
v0x561f2c390630_0 .var "reset", 0 0;
v0x561f2c3906d0_0 .var "total_cycle", 31 0;
S_0x561f2c2e33f0 .scope module, "cpu" "CPU" 2 10, 3 11 0, S_0x561f2c347370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "is_halted"
v0x561f2c38dce0_0 .var "A", 31 0;
v0x561f2c38ddc0_0 .net "ALUOp", 1 0, v0x561f2c388a40_0;  1 drivers
v0x561f2c38ded0_0 .var "ALUOut", 31 0;
v0x561f2c38df70_0 .net "ALUOut_update", 0 0, v0x561f2c388980_0;  1 drivers
v0x561f2c38e010_0 .net "ALUOut_wire", 31 0, L_0x561f2c3a2060;  1 drivers
v0x561f2c38e120_0 .net "ALUSrcA", 0 0, v0x561f2c388b10_0;  1 drivers
v0x561f2c38e210_0 .net "ALUSrcB", 1 0, v0x561f2c388c10_0;  1 drivers
v0x561f2c38e300_0 .net "A_wire", 31 0, L_0x561f2c3a0f80;  1 drivers
v0x561f2c38e3c0_0 .net "Alu_in_1", 31 0, v0x561f2c34aac0_0;  1 drivers
v0x561f2c38e460_0 .net "Alu_in_2", 31 0, v0x561f2c384540_0;  1 drivers
v0x561f2c38e570_0 .var "B", 31 0;
v0x561f2c38e680_0 .net "B_wire", 31 0, L_0x561f2c3a1270;  1 drivers
v0x561f2c38e740_0 .var "IR", 31 0;
v0x561f2c38e7e0_0 .net "IRWrite", 0 0, v0x561f2c388fe0_0;  1 drivers
v0x561f2c38e8d0_0 .net "IR_wire", 31 0, L_0x561f2c3a1da0;  1 drivers
v0x561f2c38e990_0 .net "IorD", 0 0, v0x561f2c388f10_0;  1 drivers
v0x561f2c38ea80_0 .var "MDR", 31 0;
v0x561f2c38ec80_0 .net "MDR_wire", 31 0, L_0x561f2c3a1e90;  1 drivers
v0x561f2c38ed40_0 .net "Mem_Read", 0 0, v0x561f2c389210_0;  1 drivers
v0x561f2c38ede0_0 .net "Mem_Write", 0 0, v0x561f2c3893b0_0;  1 drivers
v0x561f2c38eed0_0 .net "Mem_to_Reg", 0 0, v0x561f2c3892e0_0;  1 drivers
v0x561f2c38efc0_0 .net "PCSource", 0 0, v0x561f2c3894f0_0;  1 drivers
v0x561f2c38f0b0_0 .net "PCWR_Not_Cond", 0 0, v0x561f2c3895c0_0;  1 drivers
v0x561f2c38f1a0_0 .net "PCWrite", 0 0, v0x561f2c389660_0;  1 drivers
v0x561f2c38f290_0 .net "RegWrite", 0 0, v0x561f2c389700_0;  1 drivers
v0x561f2c38f380_0 .net "WR_data", 31 0, v0x561f2c386b30_0;  1 drivers
v0x561f2c38f470_0 .net "X17_or_rs1", 31 0, v0x561f2c388270_0;  1 drivers
v0x561f2c38f530_0 .net *"_s1", 4 0, L_0x561f2c390b50;  1 drivers
L_0x7fb242726018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f2c38f5f0_0 .net *"_s5", 26 0, L_0x7fb242726018;  1 drivers
v0x561f2c38f6d0_0 .net "alu_op", 31 0, v0x561f2c387bf0_0;  1 drivers
v0x561f2c38f7e0_0 .net "alu_out", 31 0, v0x561f2c387350_0;  1 drivers
v0x561f2c38f8a0_0 .net "bcond", 0 0, v0x561f2c386fe0_0;  1 drivers
v0x561f2c38f940_0 .net "clk", 0 0, v0x561f2c390410_0;  1 drivers
v0x561f2c38fbf0_0 .net "current_pc", 31 0, v0x561f2c38c5a0_0;  1 drivers
v0x561f2c38fcb0_0 .net "imm_out", 31 0, v0x561f2c38a280_0;  1 drivers
v0x561f2c38fd70_0 .net "is_ecall", 0 0, v0x561f2c389140_0;  1 drivers
v0x561f2c38fe10_0 .net "is_halted", 0 0, v0x561f2c389ef0_0;  alias, 1 drivers
v0x561f2c38feb0_0 .net "is_pc_change", 0 0, L_0x561f2c390a70;  1 drivers
v0x561f2c38ffa0_0 .net "mem_data", 31 0, L_0x561f2c3a1ba0;  1 drivers
v0x561f2c390040_0 .net "next_pc", 31 0, v0x561f2c384ab0_0;  1 drivers
v0x561f2c390150_0 .net "real_pc", 31 0, v0x561f2c3850e0_0;  1 drivers
v0x561f2c390260_0 .net "reset", 0 0, v0x561f2c390630_0;  1 drivers
E_0x561f2c330b00/0 .event edge, v0x561f2c38d790_0, v0x561f2c38d950_0, v0x561f2c385dc0_0, v0x561f2c386460_0;
E_0x561f2c330b00/1 .event edge, v0x561f2c385770_0;
E_0x561f2c330b00 .event/or E_0x561f2c330b00/0, E_0x561f2c330b00/1;
L_0x561f2c390b50 .part v0x561f2c38e740_0, 15, 5;
L_0x561f2c390c80 .concat [ 5 27 0 0], L_0x561f2c390b50, L_0x7fb242726018;
L_0x561f2c3a1380 .part v0x561f2c388270_0, 0, 5;
L_0x561f2c3a14c0 .part v0x561f2c38e740_0, 20, 5;
L_0x561f2c3a15b0 .part v0x561f2c38e740_0, 7, 5;
L_0x561f2c3a1f80 .part v0x561f2c38e740_0, 0, 7;
S_0x561f2c3470f0 .scope module, "ALU_in_A" "MUX_2_1" 3 140, 3 209 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x561f2c369e90_0 .net "if_switch_off", 31 0, v0x561f2c38c5a0_0;  alias, 1 drivers
v0x561f2c36b050_0 .net "if_switch_on", 31 0, v0x561f2c38dce0_0;  1 drivers
v0x561f2c34aac0_0 .var "result", 31 0;
v0x561f2c3450a0_0 .net "switch", 0 0, v0x561f2c388b10_0;  alias, 1 drivers
E_0x561f2c3310e0 .event edge, v0x561f2c3450a0_0, v0x561f2c36b050_0, v0x561f2c369e90_0;
S_0x561f2c383fb0 .scope module, "ALU_in_B" "MUX_4_1" 3 147, 3 220 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_0"
    .port_info 1 /INPUT 32 "if_1"
    .port_info 2 /INPUT 32 "if_2"
    .port_info 3 /INPUT 32 "if_3"
    .port_info 4 /INPUT 2 "mode"
    .port_info 5 /OUTPUT 32 "result"
v0x561f2c347860_0 .net "if_0", 31 0, v0x561f2c38e570_0;  1 drivers
L_0x7fb2427261c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561f2c347510_0 .net "if_1", 31 0, L_0x7fb2427261c8;  1 drivers
v0x561f2c384270_0 .net "if_2", 31 0, v0x561f2c38a280_0;  alias, 1 drivers
L_0x7fb242726210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f2c384330_0 .net "if_3", 31 0, L_0x7fb242726210;  1 drivers
v0x561f2c384410_0 .net "mode", 1 0, v0x561f2c388c10_0;  alias, 1 drivers
v0x561f2c384540_0 .var "result", 31 0;
E_0x561f2c330df0/0 .event edge, v0x561f2c384410_0, v0x561f2c347860_0, v0x561f2c347510_0, v0x561f2c384270_0;
E_0x561f2c330df0/1 .event edge, v0x561f2c384330_0;
E_0x561f2c330df0 .event/or E_0x561f2c330df0/0, E_0x561f2c330df0/1;
S_0x561f2c3846e0 .scope module, "ALU_result_OR_ALUOut" "MUX_2_1" 3 179, 3 209 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x561f2c3848d0_0 .net "if_switch_off", 31 0, v0x561f2c387350_0;  alias, 1 drivers
v0x561f2c3849d0_0 .net "if_switch_on", 31 0, v0x561f2c38ded0_0;  1 drivers
v0x561f2c384ab0_0 .var "result", 31 0;
v0x561f2c384b70_0 .net "switch", 0 0, v0x561f2c3894f0_0;  alias, 1 drivers
E_0x561f2c3313d0 .event edge, v0x561f2c384b70_0, v0x561f2c3849d0_0, v0x561f2c3848d0_0;
S_0x561f2c384cb0 .scope module, "Addr_MUX" "MUX_2_1" 3 53, 3 209 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x561f2c384f30_0 .net "if_switch_off", 31 0, v0x561f2c38c5a0_0;  alias, 1 drivers
v0x561f2c385010_0 .net "if_switch_on", 31 0, v0x561f2c38ded0_0;  alias, 1 drivers
v0x561f2c3850e0_0 .var "result", 31 0;
v0x561f2c3851b0_0 .net "switch", 0 0, v0x561f2c388f10_0;  alias, 1 drivers
E_0x561f2c36a920 .event edge, v0x561f2c3851b0_0, v0x561f2c3849d0_0, v0x561f2c369e90_0;
S_0x561f2c385320 .scope module, "WRC1" "Wire_Reg_Connector" 3 98, 3 239 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "wire_in"
    .port_info 1 /INPUT 32 "reg_in"
    .port_info 2 /INPUT 1 "ctrl_unit"
    .port_info 3 /OUTPUT 32 "reg_out"
v0x561f2c3855b0_0 .net "ctrl_unit", 0 0, v0x561f2c388fe0_0;  alias, 1 drivers
v0x561f2c385690_0 .net "reg_in", 31 0, v0x561f2c38e740_0;  1 drivers
v0x561f2c385770_0 .net "reg_out", 31 0, L_0x561f2c3a1da0;  alias, 1 drivers
v0x561f2c385830_0 .net "wire_in", 31 0, L_0x561f2c3a1ba0;  alias, 1 drivers
L_0x561f2c3a1da0 .functor MUXZ 32, v0x561f2c38e740_0, L_0x561f2c3a1ba0, v0x561f2c388fe0_0, C4<>;
S_0x561f2c3859c0 .scope module, "WRC2" "Wire_Reg_Connector" 3 105, 3 239 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "wire_in"
    .port_info 1 /INPUT 32 "reg_in"
    .port_info 2 /INPUT 1 "ctrl_unit"
    .port_info 3 /OUTPUT 32 "reg_out"
v0x561f2c385c00_0 .net "ctrl_unit", 0 0, v0x561f2c389210_0;  alias, 1 drivers
v0x561f2c385ce0_0 .net "reg_in", 31 0, v0x561f2c38ea80_0;  1 drivers
v0x561f2c385dc0_0 .net "reg_out", 31 0, L_0x561f2c3a1e90;  alias, 1 drivers
v0x561f2c385eb0_0 .net "wire_in", 31 0, L_0x561f2c3a1ba0;  alias, 1 drivers
L_0x561f2c3a1e90 .functor MUXZ 32, v0x561f2c38ea80_0, L_0x561f2c3a1ba0, v0x561f2c389210_0, C4<>;
S_0x561f2c386030 .scope module, "WRC4" "Wire_Reg_Connector" 3 172, 3 239 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "wire_in"
    .port_info 1 /INPUT 32 "reg_in"
    .port_info 2 /INPUT 1 "ctrl_unit"
    .port_info 3 /OUTPUT 32 "reg_out"
v0x561f2c386270_0 .net "ctrl_unit", 0 0, v0x561f2c388980_0;  alias, 1 drivers
v0x561f2c386350_0 .net "reg_in", 31 0, v0x561f2c38ded0_0;  alias, 1 drivers
v0x561f2c386460_0 .net "reg_out", 31 0, L_0x561f2c3a2060;  alias, 1 drivers
v0x561f2c386520_0 .net "wire_in", 31 0, v0x561f2c387350_0;  alias, 1 drivers
L_0x561f2c3a2060 .functor MUXZ 32, v0x561f2c38ded0_0, v0x561f2c387350_0, v0x561f2c388980_0, C4<>;
S_0x561f2c3866a0 .scope module, "WR_or_MEM" "MUX_2_1" 3 60, 3 209 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x561f2c386960_0 .net "if_switch_off", 31 0, v0x561f2c38ded0_0;  alias, 1 drivers
v0x561f2c386a40_0 .net "if_switch_on", 31 0, v0x561f2c38ea80_0;  alias, 1 drivers
v0x561f2c386b30_0 .var "result", 31 0;
v0x561f2c386c00_0 .net "switch", 0 0, v0x561f2c3892e0_0;  alias, 1 drivers
E_0x561f2c3868e0 .event edge, v0x561f2c386c00_0, v0x561f2c385ce0_0, v0x561f2c3849d0_0;
S_0x561f2c386d70 .scope module, "alu" "ALU" 3 164, 3 432 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_op"
    .port_info 1 /INPUT 32 "alu_in_1"
    .port_info 2 /INPUT 32 "alu_in_2"
    .port_info 3 /OUTPUT 32 "alu_result"
    .port_info 4 /OUTPUT 1 "alu_bcond"
v0x561f2c386fe0_0 .var "alu_bcond", 0 0;
v0x561f2c3870c0_0 .net/s "alu_in_1", 31 0, v0x561f2c34aac0_0;  alias, 1 drivers
v0x561f2c3871b0_0 .net/s "alu_in_2", 31 0, v0x561f2c384540_0;  alias, 1 drivers
v0x561f2c3872b0_0 .net "alu_op", 31 0, v0x561f2c387bf0_0;  alias, 1 drivers
v0x561f2c387350_0 .var "alu_result", 31 0;
v0x561f2c387460_0 .var "cond", 1 0;
v0x561f2c387540_0 .var "funct3", 2 0;
v0x561f2c387620_0 .var "funct7", 6 0;
v0x561f2c387700_0 .var "opcode", 6 0;
E_0x561f2c386f40/0 .event edge, v0x561f2c3872b0_0, v0x561f2c387460_0, v0x561f2c387620_0, v0x561f2c387540_0;
E_0x561f2c386f40/1 .event edge, v0x561f2c34aac0_0, v0x561f2c384540_0, v0x561f2c387700_0;
E_0x561f2c386f40 .event/or E_0x561f2c386f40/0, E_0x561f2c386f40/1;
S_0x561f2c387880 .scope module, "alu_ctrl_unit" "ALUControlUnit" 3 157, 3 425 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "part_of_inst"
    .port_info 1 /INPUT 2 "ALUOp_ctrl_unit"
    .port_info 2 /OUTPUT 32 "alu_op"
v0x561f2c387af0_0 .net "ALUOp_ctrl_unit", 1 0, v0x561f2c388a40_0;  alias, 1 drivers
v0x561f2c387bf0_0 .var "alu_op", 31 0;
v0x561f2c387cb0_0 .net "part_of_inst", 31 0, v0x561f2c38e740_0;  alias, 1 drivers
E_0x561f2c387a70 .event edge, v0x561f2c385690_0, v0x561f2c387af0_0;
S_0x561f2c387dc0 .scope module, "change_rs1" "MUX_2_1" 3 67, 3 209 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x561f2c388090_0 .net "if_switch_off", 31 0, L_0x561f2c390c80;  1 drivers
L_0x7fb242726258 .functor BUFT 1, C4<00000000000000000000000000010001>, C4<0>, C4<0>, C4<0>;
v0x561f2c388190_0 .net "if_switch_on", 31 0, L_0x7fb242726258;  1 drivers
v0x561f2c388270_0 .var "result", 31 0;
v0x561f2c388360_0 .net "switch", 0 0, v0x561f2c389140_0;  alias, 1 drivers
E_0x561f2c388030 .event edge, v0x561f2c388360_0, v0x561f2c388190_0, v0x561f2c388090_0;
S_0x561f2c3884d0 .scope module, "ctrl_unit" "ControlUnit" 3 113, 3 261 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "bcond"
    .port_info 3 /INPUT 7 "part_of_inst"
    .port_info 4 /OUTPUT 1 "pcwr_not_cond"
    .port_info 5 /OUTPUT 1 "pcwrite"
    .port_info 6 /OUTPUT 1 "iord"
    .port_info 7 /OUTPUT 1 "mem_read"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "irwrite"
    .port_info 11 /OUTPUT 1 "pcsource"
    .port_info 12 /OUTPUT 2 "aluop"
    .port_info 13 /OUTPUT 1 "alusrcA"
    .port_info 14 /OUTPUT 2 "alusrcB"
    .port_info 15 /OUTPUT 1 "regwrite"
    .port_info 16 /OUTPUT 1 "ALUOut_update"
    .port_info 17 /OUTPUT 1 "is_ecall"
v0x561f2c388980_0 .var "ALUOut_update", 0 0;
v0x561f2c388a40_0 .var "aluop", 1 0;
v0x561f2c388b10_0 .var "alusrcA", 0 0;
v0x561f2c388c10_0 .var "alusrcB", 1 0;
v0x561f2c388ce0_0 .net "bcond", 0 0, v0x561f2c386fe0_0;  alias, 1 drivers
v0x561f2c388dd0_0 .net "clk", 0 0, v0x561f2c390410_0;  alias, 1 drivers
v0x561f2c388e70_0 .var "current_status", 4 0;
v0x561f2c388f10_0 .var "iord", 0 0;
v0x561f2c388fe0_0 .var "irwrite", 0 0;
v0x561f2c389140_0 .var "is_ecall", 0 0;
v0x561f2c389210_0 .var "mem_read", 0 0;
v0x561f2c3892e0_0 .var "mem_to_reg", 0 0;
v0x561f2c3893b0_0 .var "mem_write", 0 0;
v0x561f2c389450_0 .net "part_of_inst", 6 0, L_0x561f2c3a1f80;  1 drivers
v0x561f2c3894f0_0 .var "pcsource", 0 0;
v0x561f2c3895c0_0 .var "pcwr_not_cond", 0 0;
v0x561f2c389660_0 .var "pcwrite", 0 0;
v0x561f2c389700_0 .var "regwrite", 0 0;
v0x561f2c3897a0_0 .net "reset", 0 0, v0x561f2c390630_0;  alias, 1 drivers
E_0x561f2c388900 .event posedge, v0x561f2c388dd0_0;
S_0x561f2c389b20 .scope module, "halt_check" "Halt_Check" 3 186, 3 198 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_ecall"
    .port_info 1 /INPUT 32 "X17"
    .port_info 2 /OUTPUT 1 "is_halted"
v0x561f2c3886a0_0 .net "X17", 31 0, v0x561f2c38dce0_0;  alias, 1 drivers
v0x561f2c389e00_0 .net "is_ecall", 0 0, v0x561f2c389140_0;  alias, 1 drivers
v0x561f2c389ef0_0 .var "is_halted", 0 0;
E_0x561f2c389d10 .event edge, v0x561f2c388360_0, v0x561f2c36b050_0;
S_0x561f2c389ff0 .scope module, "imm_gen" "ImmediateGenerator" 3 135, 3 378 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "part_of_inst"
    .port_info 1 /OUTPUT 32 "imm_gen_out"
v0x561f2c38a280_0 .var "imm_gen_out", 31 0;
v0x561f2c38a390_0 .var "imm_gen_out1", 31 0;
v0x561f2c38a450_0 .var "opcode", 6 0;
v0x561f2c38a540_0 .net "part_of_inst", 31 0, v0x561f2c38e740_0;  alias, 1 drivers
E_0x561f2c38a200 .event edge, v0x561f2c385690_0, v0x561f2c38a450_0, v0x561f2c38a390_0;
S_0x561f2c38a6b0 .scope module, "is_pcjump" "IS_PCJump" 3 38, 3 245 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "bcond"
    .port_info 1 /INPUT 1 "pcwr_not_cond"
    .port_info 2 /INPUT 1 "pcwrite"
    .port_info 3 /OUTPUT 1 "is_pc_change"
L_0x561f2c3909b0 .functor AND 1, L_0x561f2c3907e0, L_0x561f2c390880, C4<1>, C4<1>;
L_0x561f2c390a70 .functor OR 1, L_0x561f2c3909b0, v0x561f2c389660_0, C4<0>, C4<0>;
v0x561f2c38a8f0_0 .net *"_s1", 0 0, L_0x561f2c3907e0;  1 drivers
v0x561f2c38a9b0_0 .net *"_s3", 0 0, L_0x561f2c390880;  1 drivers
v0x561f2c38aa70_0 .net *"_s4", 0 0, L_0x561f2c3909b0;  1 drivers
v0x561f2c38ab60_0 .net "bcond", 0 0, v0x561f2c386fe0_0;  alias, 1 drivers
v0x561f2c38ac50_0 .net "is_pc_change", 0 0, L_0x561f2c390a70;  alias, 1 drivers
v0x561f2c38ad60_0 .net "pcwr_not_cond", 0 0, v0x561f2c3895c0_0;  alias, 1 drivers
v0x561f2c38ae00_0 .net "pcwrite", 0 0, v0x561f2c389660_0;  alias, 1 drivers
L_0x561f2c3907e0 .reduce/nor v0x561f2c3895c0_0;
L_0x561f2c390880 .reduce/nor v0x561f2c386fe0_0;
S_0x561f2c38af10 .scope module, "memory" "Memory" 3 88, 4 1 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 1 "mem_write"
    .port_info 6 /OUTPUT 32 "dout"
P_0x561f2c38b0e0 .param/l "MEM_DEPTH" 0 4 1, +C4<00000000000000000100000000000000>;
L_0x7fb2427260f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f2c38b270_0 .net/2u *"_s0", 1 0, L_0x7fb2427260f0;  1 drivers
v0x561f2c38b370_0 .net *"_s12", 31 0, L_0x561f2c3a1ab0;  1 drivers
L_0x7fb242726180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f2c38b450_0 .net/2u *"_s14", 31 0, L_0x7fb242726180;  1 drivers
v0x561f2c38b540_0 .net *"_s2", 31 0, L_0x561f2c3a1740;  1 drivers
v0x561f2c38b620_0 .net *"_s4", 29 0, L_0x561f2c3a1650;  1 drivers
L_0x7fb242726138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f2c38b750_0 .net *"_s6", 1 0, L_0x7fb242726138;  1 drivers
v0x561f2c38b830_0 .net *"_s8", 33 0, L_0x561f2c3a1880;  1 drivers
v0x561f2c38b910_0 .net "addr", 31 0, v0x561f2c3850e0_0;  alias, 1 drivers
v0x561f2c38b9d0_0 .net "clk", 0 0, v0x561f2c390410_0;  alias, 1 drivers
v0x561f2c38baa0_0 .net "din", 31 0, v0x561f2c38e570_0;  alias, 1 drivers
v0x561f2c38bb70_0 .net "dout", 31 0, L_0x561f2c3a1ba0;  alias, 1 drivers
v0x561f2c38bc10_0 .var/i "i", 31 0;
v0x561f2c38bcd0 .array "mem", 16383 0, 31 0;
v0x561f2c38bd90_0 .net "mem_addr", 31 0, L_0x561f2c3a19c0;  1 drivers
v0x561f2c38be70_0 .net "mem_read", 0 0, v0x561f2c389210_0;  alias, 1 drivers
v0x561f2c38bf60_0 .net "mem_write", 0 0, v0x561f2c3893b0_0;  alias, 1 drivers
v0x561f2c38c000_0 .net "reset", 0 0, v0x561f2c390630_0;  alias, 1 drivers
L_0x561f2c3a1650 .part v0x561f2c3850e0_0, 2, 30;
L_0x561f2c3a1740 .concat [ 30 2 0 0], L_0x561f2c3a1650, L_0x7fb242726138;
L_0x561f2c3a1880 .concat [ 32 2 0 0], L_0x561f2c3a1740, L_0x7fb2427260f0;
L_0x561f2c3a19c0 .part L_0x561f2c3a1880, 0, 32;
L_0x561f2c3a1ab0 .array/port v0x561f2c38bcd0, L_0x561f2c3a19c0;
L_0x561f2c3a1ba0 .functor MUXZ 32, L_0x7fb242726180, L_0x561f2c3a1ab0, v0x561f2c389210_0, C4<>;
S_0x561f2c38c180 .scope module, "pc" "PC" 3 45, 3 249 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "is_pc_change"
    .port_info 3 /INPUT 32 "next_pc"
    .port_info 4 /OUTPUT 32 "current_pc"
v0x561f2c38c490_0 .net "clk", 0 0, v0x561f2c390410_0;  alias, 1 drivers
v0x561f2c38c5a0_0 .var "current_pc", 31 0;
v0x561f2c38c6b0_0 .net "is_pc_change", 0 0, L_0x561f2c390a70;  alias, 1 drivers
v0x561f2c38c750_0 .net "next_pc", 31 0, v0x561f2c384ab0_0;  alias, 1 drivers
v0x561f2c38c820_0 .net "reset", 0 0, v0x561f2c390630_0;  alias, 1 drivers
S_0x561f2c38c9c0 .scope module, "reg_file" "RegisterFile" 3 75, 5 1 0, S_0x561f2c2e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "rs1"
    .port_info 3 /INPUT 5 "rs2"
    .port_info 4 /INPUT 5 "rd"
    .port_info 5 /INPUT 32 "rd_din"
    .port_info 6 /INPUT 1 "write_enable"
    .port_info 7 /OUTPUT 32 "rs1_dout"
    .port_info 8 /OUTPUT 32 "rs2_dout"
L_0x561f2c3a0f80 .functor BUFZ 32, L_0x561f2c3a0da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561f2c3a1270 .functor BUFZ 32, L_0x561f2c3a1090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f2c38ccc0_0 .net *"_s0", 31 0, L_0x561f2c3a0da0;  1 drivers
v0x561f2c38cdc0_0 .net *"_s10", 6 0, L_0x561f2c3a1130;  1 drivers
L_0x7fb2427260a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f2c38cea0_0 .net *"_s13", 1 0, L_0x7fb2427260a8;  1 drivers
v0x561f2c38cf60_0 .net *"_s2", 6 0, L_0x561f2c3a0e40;  1 drivers
L_0x7fb242726060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f2c38d040_0 .net *"_s5", 1 0, L_0x7fb242726060;  1 drivers
v0x561f2c38d170_0 .net *"_s8", 31 0, L_0x561f2c3a1090;  1 drivers
v0x561f2c38d250_0 .net "clk", 0 0, v0x561f2c390410_0;  alias, 1 drivers
v0x561f2c38d2f0_0 .var/i "i", 31 0;
v0x561f2c38d3d0_0 .net "rd", 4 0, L_0x561f2c3a15b0;  1 drivers
v0x561f2c38d4b0_0 .net "rd_din", 31 0, v0x561f2c386b30_0;  alias, 1 drivers
v0x561f2c38d570_0 .net "reset", 0 0, v0x561f2c390630_0;  alias, 1 drivers
v0x561f2c38d610 .array "rf", 31 0, 31 0;
v0x561f2c38d6b0_0 .net "rs1", 4 0, L_0x561f2c3a1380;  1 drivers
v0x561f2c38d790_0 .net "rs1_dout", 31 0, L_0x561f2c3a0f80;  alias, 1 drivers
v0x561f2c38d870_0 .net "rs2", 4 0, L_0x561f2c3a14c0;  1 drivers
v0x561f2c38d950_0 .net "rs2_dout", 31 0, L_0x561f2c3a1270;  alias, 1 drivers
v0x561f2c38da30_0 .net "write_enable", 0 0, v0x561f2c389700_0;  alias, 1 drivers
L_0x561f2c3a0da0 .array/port v0x561f2c38d610, L_0x561f2c3a0e40;
L_0x561f2c3a0e40 .concat [ 5 2 0 0], L_0x561f2c3a1380, L_0x7fb242726060;
L_0x561f2c3a1090 .array/port v0x561f2c38d610, L_0x561f2c3a1130;
L_0x561f2c3a1130 .concat [ 5 2 0 0], L_0x561f2c3a14c0, L_0x7fb2427260a8;
    .scope S_0x561f2c38c180;
T_0 ;
    %wait E_0x561f2c388900;
    %load/vec4 v0x561f2c38c820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f2c38c5a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561f2c38c6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x561f2c38c750_0;
    %assign/vec4 v0x561f2c38c5a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561f2c384cb0;
T_1 ;
    %wait E_0x561f2c36a920;
    %load/vec4 v0x561f2c3851b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x561f2c385010_0;
    %store/vec4 v0x561f2c3850e0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561f2c384f30_0;
    %store/vec4 v0x561f2c3850e0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561f2c3866a0;
T_2 ;
    %wait E_0x561f2c3868e0;
    %load/vec4 v0x561f2c386c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x561f2c386a40_0;
    %store/vec4 v0x561f2c386b30_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561f2c386960_0;
    %store/vec4 v0x561f2c386b30_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561f2c387dc0;
T_3 ;
    %wait E_0x561f2c388030;
    %load/vec4 v0x561f2c388360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x561f2c388190_0;
    %store/vec4 v0x561f2c388270_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561f2c388090_0;
    %store/vec4 v0x561f2c388270_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561f2c38c9c0;
T_4 ;
    %wait E_0x561f2c388900;
    %load/vec4 v0x561f2c38d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2c38d2f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x561f2c38d2f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x561f2c38d2f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2c38d610, 0, 4;
    %load/vec4 v0x561f2c38d2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f2c38d2f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 12284, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2c38d610, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561f2c38da30_0;
    %load/vec4 v0x561f2c38d3d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x561f2c38d4b0_0;
    %load/vec4 v0x561f2c38d3d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2c38d610, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561f2c38af10;
T_5 ;
    %wait E_0x561f2c388900;
    %load/vec4 v0x561f2c38c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2c38bc10_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x561f2c38bc10_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x561f2c38bc10_0;
    %store/vec4a v0x561f2c38bcd0, 4, 0;
    %load/vec4 v0x561f2c38bc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f2c38bc10_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call/w 4 24 "$readmemh", "./scoring_tb/ifelse_mem.txt", v0x561f2c38bcd0 {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561f2c38bf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x561f2c38baa0_0;
    %ix/getv 3, v0x561f2c38bd90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2c38bcd0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561f2c3884d0;
T_6 ;
    %wait E_0x561f2c388900;
    %load/vec4 v0x561f2c3897a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c389660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c389210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3892e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3893b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3894f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c389700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c389140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f2c388a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c3895c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388980_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c389660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c389210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3893b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c389700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c389140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c3895c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388980_0, 0;
    %load/vec4 v0x561f2c388e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %jmp T_6.12;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c388fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f2c388a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3894f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388980_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %jmp T_6.12;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f2c388a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c388980_0, 0;
    %load/vec4 v0x561f2c389450_0;
    %cmpi/e 115, 0, 7;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389140_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x561f2c389450_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v0x561f2c389450_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_6.15, 4;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x561f2c389450_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.17, 4;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
T_6.18 ;
T_6.16 ;
T_6.14 ;
    %jmp T_6.12;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f2c388a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c388980_0, 0;
    %load/vec4 v0x561f2c389450_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_6.19, 4;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %jmp T_6.20;
T_6.19 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
T_6.20 ;
    %jmp T_6.12;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c388f10_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %jmp T_6.12;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c3892e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3894f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %jmp T_6.12;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c3893b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c388f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3894f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %jmp T_6.12;
T_6.8 ;
    %load/vec4 v0x561f2c389450_0;
    %cmpi/e 115, 0, 7;
    %jmp/0xz  T_6.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f2c388a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %jmp T_6.22;
T_6.21 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561f2c388a40_0, 0;
    %load/vec4 v0x561f2c389450_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_6.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c388980_0, 0;
    %jmp T_6.24;
T_6.23 ;
    %load/vec4 v0x561f2c389450_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_6.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c388980_0, 0;
    %jmp T_6.26;
T_6.25 ;
    %load/vec4 v0x561f2c389450_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_6.27, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3892e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3894f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3892e0_0, 0;
    %jmp T_6.28;
T_6.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3892e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3894f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3892e0_0, 0;
T_6.28 ;
T_6.26 ;
T_6.24 ;
T_6.22 ;
    %jmp T_6.12;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3892e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3894f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f2c388a40_0, 0;
    %jmp T_6.12;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f2c388a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c3894f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3895c0_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x561f2c388ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c388fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f2c388a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c3894f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c388fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388b10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561f2c388c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f2c388a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c389660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2c3894f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2c388980_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x561f2c388e70_0, 0;
T_6.30 ;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561f2c389ff0;
T_7 ;
    %wait E_0x561f2c38a200;
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x561f2c38a450_0, 0, 7;
    %load/vec4 v0x561f2c38a450_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x561f2c38a390_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x561f2c38a390_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x561f2c38a390_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561f2c38a390_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x561f2c38a390_0, 0, 32;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561f2c38a390_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v0x561f2c38a450_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 4292870144, 0, 32;
    %load/vec4 v0x561f2c38a390_0;
    %or;
    %store/vec4 v0x561f2c38a280_0, 0, 32;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x561f2c38a390_0;
    %store/vec4 v0x561f2c38a280_0, 0, 32;
T_7.10 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x561f2c38a450_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 4294959104, 0, 32;
    %load/vec4 v0x561f2c38a390_0;
    %or;
    %store/vec4 v0x561f2c38a280_0, 0, 32;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x561f2c38a390_0;
    %store/vec4 v0x561f2c38a280_0, 0, 32;
T_7.14 ;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x561f2c38a540_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 4294963200, 0, 32;
    %load/vec4 v0x561f2c38a390_0;
    %or;
    %store/vec4 v0x561f2c38a280_0, 0, 32;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x561f2c38a390_0;
    %store/vec4 v0x561f2c38a280_0, 0, 32;
T_7.16 ;
T_7.12 ;
T_7.8 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561f2c3470f0;
T_8 ;
    %wait E_0x561f2c3310e0;
    %load/vec4 v0x561f2c3450a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x561f2c36b050_0;
    %store/vec4 v0x561f2c34aac0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x561f2c369e90_0;
    %store/vec4 v0x561f2c34aac0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x561f2c383fb0;
T_9 ;
    %wait E_0x561f2c330df0;
    %load/vec4 v0x561f2c384410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x561f2c347860_0;
    %store/vec4 v0x561f2c384540_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x561f2c347510_0;
    %store/vec4 v0x561f2c384540_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x561f2c384270_0;
    %store/vec4 v0x561f2c384540_0, 0, 32;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x561f2c384330_0;
    %store/vec4 v0x561f2c384540_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x561f2c387880;
T_10 ;
    %wait E_0x561f2c387a70;
    %load/vec4 v0x561f2c387cb0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x561f2c387cb0_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561f2c387cb0_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561f2c387af0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x561f2c387bf0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x561f2c386d70;
T_11 ;
    %wait E_0x561f2c386f40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2c386fe0_0, 0, 1;
    %load/vec4 v0x561f2c3872b0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x561f2c387460_0, 0, 2;
    %load/vec4 v0x561f2c3872b0_0;
    %parti/s 7, 2, 3;
    %store/vec4 v0x561f2c387700_0, 0, 7;
    %load/vec4 v0x561f2c3872b0_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0x561f2c387540_0, 0, 3;
    %load/vec4 v0x561f2c3872b0_0;
    %parti/s 7, 12, 5;
    %store/vec4 v0x561f2c387620_0, 0, 7;
    %load/vec4 v0x561f2c387460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x561f2c387620_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %add;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2c387350_0, 0, 32;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x561f2c387620_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %add;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2c387350_0, 0, 32;
T_11.9 ;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %add;
    %store/vec4 v0x561f2c387350_0, 0, 32;
T_11.7 ;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x561f2c387700_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2c386fe0_0, 0, 1;
    %jmp T_11.16;
T_11.10 ;
    %load/vec4 v0x561f2c387620_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_11.17, 4;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.19, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %add;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.21, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %and;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.22;
T_11.21 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_11.23, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %or;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.25, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %xor;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.26;
T_11.25 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.27, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_11.29, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.30;
T_11.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2c387350_0, 0, 32;
T_11.30 ;
T_11.28 ;
T_11.26 ;
T_11.24 ;
T_11.22 ;
T_11.20 ;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v0x561f2c387620_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f2c387540_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.31, 8;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %sub;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.32;
T_11.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2c387350_0, 0, 32;
T_11.32 ;
T_11.18 ;
    %jmp T_11.16;
T_11.11 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.33, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %add;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.34;
T_11.33 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.35, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %and;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.36;
T_11.35 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_11.37, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %or;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.38;
T_11.37 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.39, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %xor;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.40;
T_11.39 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.41, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.42;
T_11.41 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_11.43, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.44;
T_11.43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2c387350_0, 0, 32;
T_11.44 ;
T_11.42 ;
T_11.40 ;
T_11.38 ;
T_11.36 ;
T_11.34 ;
    %jmp T_11.16;
T_11.12 ;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %add;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.16;
T_11.13 ;
    %load/vec4 v0x561f2c387540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.45, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %add;
    %store/vec4 v0x561f2c387350_0, 0, 32;
    %jmp T_11.46;
T_11.45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2c387350_0, 0, 32;
T_11.46 ;
    %jmp T_11.16;
T_11.14 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.47, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %cmp/e;
    %jmp/0xz  T_11.49, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f2c386fe0_0, 0, 1;
    %jmp T_11.50;
T_11.49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2c386fe0_0, 0, 1;
T_11.50 ;
    %jmp T_11.48;
T_11.47 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.51, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %cmp/e;
    %jmp/0xz  T_11.53, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2c386fe0_0, 0, 1;
    %jmp T_11.54;
T_11.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f2c386fe0_0, 0, 1;
T_11.54 ;
    %jmp T_11.52;
T_11.51 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.55, 4;
    %load/vec4 v0x561f2c3870c0_0;
    %load/vec4 v0x561f2c3871b0_0;
    %cmp/s;
    %jmp/0xz  T_11.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f2c386fe0_0, 0, 1;
    %jmp T_11.58;
T_11.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2c386fe0_0, 0, 1;
T_11.58 ;
    %jmp T_11.56;
T_11.55 ;
    %load/vec4 v0x561f2c387540_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_11.59, 4;
    %load/vec4 v0x561f2c3871b0_0;
    %load/vec4 v0x561f2c3870c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_11.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f2c386fe0_0, 0, 1;
    %jmp T_11.62;
T_11.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2c386fe0_0, 0, 1;
T_11.62 ;
    %jmp T_11.60;
T_11.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2c386fe0_0, 0, 1;
T_11.60 ;
T_11.56 ;
T_11.52 ;
T_11.48 ;
    %jmp T_11.16;
T_11.16 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x561f2c3846e0;
T_12 ;
    %wait E_0x561f2c3313d0;
    %load/vec4 v0x561f2c384b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x561f2c3849d0_0;
    %store/vec4 v0x561f2c384ab0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x561f2c3848d0_0;
    %store/vec4 v0x561f2c384ab0_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x561f2c389b20;
T_13 ;
    %wait E_0x561f2c389d10;
    %load/vec4 v0x561f2c389e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x561f2c3886a0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f2c389ef0_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2c389ef0_0, 0, 1;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x561f2c2e33f0;
T_14 ;
    %wait E_0x561f2c330b00;
    %load/vec4 v0x561f2c38e300_0;
    %store/vec4 v0x561f2c38dce0_0, 0, 32;
    %load/vec4 v0x561f2c38e680_0;
    %store/vec4 v0x561f2c38e570_0, 0, 32;
    %load/vec4 v0x561f2c38ec80_0;
    %store/vec4 v0x561f2c38ea80_0, 0, 32;
    %load/vec4 v0x561f2c38e010_0;
    %store/vec4 v0x561f2c38ded0_0, 0, 32;
    %load/vec4 v0x561f2c38e8d0_0;
    %store/vec4 v0x561f2c38e740_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x561f2c347370;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2c390410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2c390630_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2c3906d0_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f2c390630_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2c390630_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x561f2c347370;
T_16 ;
    %delay 5, 0;
    %load/vec4 v0x561f2c390410_0;
    %inv;
    %store/vec4 v0x561f2c390410_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x561f2c347370;
T_17 ;
    %wait E_0x561f2c388900;
    %load/vec4 v0x561f2c3906d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561f2c3906d0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x561f2c347370;
T_18 ;
    %wait E_0x561f2c388900;
    %load/vec4 v0x561f2c390590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %vpi_call/w 2 39 "$display", "TOTAL CYCLE %d\012", v0x561f2c3906d0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2c3904b0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x561f2c3904b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.3, 5;
    %vpi_call/w 2 42 "$display", "%d %x\012", v0x561f2c3904b0_0, &A<v0x561f2c38d610, v0x561f2c3904b0_0 > {0 0 0};
    %load/vec4 v0x561f2c3904b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f2c3904b0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %vpi_call/w 2 43 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "top.v";
    "./cpu.v";
    "Memory.v";
    "RegisterFile.v";
