LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity INS_REG is
	Port(
		CLK		:	in std_logic;
		INS_in	:	in std_logic_vector(7 downto 0);
		INS_out	:	out std_logic_vector(7 downto 0)
		);
		
end INS_REG;

architecture logic in ins_reg is
begin
process(CLK,INS_in)
	begin
		if rising_edge(CLK) then
			INS_out<=INS_in;
		end if;
	end process;
end logic;