// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the Silicon Linux sub board for CAT874 (CAT875)
 *
 * Copyright (C) 2019 Renesas Electronics Corp.
 */

/ {
	model = "Silicon Linux sub board for CAT874 (CAT875)";

	aliases {
		ethernet0 = &avb;
	};

	panel@0 {
		compatible = "panel-lvds";

		width-mm = <476>;
		height-mm = <268>;

		data-mapping = "vesa-24";

		panel-timing {
			clock-frequency = <148500000>;
			hactive = <1920>;
			vactive = <1080>;
			hsync-len = <44>;
			hfront-porch = <88>;
			hback-porch = <148>;
			vfront-porch = <4>;
			vback-porch = <36>;
			vsync-len = <5>;
		};

		port {
			lvds0_panel_in: endpoint {
				remote-endpoint = <&lvds0_out>;
			};
		};
	};

	panel@1 {
		compatible = "panel-lvds";

		width-mm = <476>;
		height-mm = <268>;

		data-mapping = "vesa-24";

		panel-timing {
			clock-frequency = <148500000>;
			hactive = <1920>;
			vactive = <1080>;
			hsync-len = <44>;
			hfront-porch = <88>;
			hback-porch = <148>;
			vfront-porch = <4>;
			vback-porch = <36>;
			vsync-len = <5>;
		};

		port {
			lvds1_panel_in: endpoint {
				remote-endpoint = <&lvds1_out>;
			};
		};
	};

	vdd_bl_reg: bl-regulator {
		compatible = "regulator-fixed";
		regulator-name = "fixed-12V";
		regulator-min-microvolt = <12000000>;
		regulator-max-microvolt = <12000000>;
		regulator-boot-on;
		regulator-always-on;
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm5 0 5000000>;

		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <6>;

		power-supply = <&vdd_bl_reg>;
		enable-gpios = <&gpio6 12 GPIO_ACTIVE_HIGH>;
	};
};

&avb {
	pinctrl-0 = <&avb_pins>;
	pinctrl-names = "default";
	renesas,no-ether-link;
	phy-handle = <&phy0>;
	phy-mode = "rgmii";
	status = "okay";

	phy0: ethernet-phy@0 {
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio2>;
		interrupts = <21 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio1 20 GPIO_ACTIVE_LOW>;
	};
};

&can0 {
	pinctrl-0 = <&can0_pins>;
	pinctrl-names = "default";
	renesas,can-clock-select = <0x0>;
	status = "okay";
};

&can1 {
	pinctrl-0 = <&can1_pins>;
	pinctrl-names = "default";
	renesas,can-clock-select = <0x0>;
	status = "okay";
};

&pciec0 {
	status = "okay";
};

&pfc {
	avb_pins: avb {
		mux {
			groups = "avb_mii";
			function = "avb";
		};
	};

	can0_pins: can0 {
		groups = "can0_data";
		function = "can0";
	};

	can1_pins: can1 {
		groups = "can1_data";
		function = "can1";
	};
};

&lvds0 {
	status = "okay";

	clocks = <&cpg CPG_MOD 727>,
		 <&x13_clk>;
	clock-names = "fck", "dclkin.0";
	mode = "dual-link";
	swap = <1>;

	ports {
		port@1 {
			lvds0_out: endpoint {
				remote-endpoint = <&lvds0_panel_in>;
			};
		};
	};
};

&lvds1 {
	status = "okay";

	clocks = <&cpg CPG_MOD 727>,
		 <&x13_clk>;
	clock-names = "fck", "dclkin.0";
	mode = "dual-link";
	swap = <1>;

	ports {
		port@1 {
			lvds1_out: endpoint {
				remote-endpoint = <&lvds1_panel_in>;
			};
		};
	};
};

/* GP0_17 is used to select (SEL) output direction for LVDS-IF
 * SEL = L => To LVDS Connector
 * SEL = H => To MIPI-DSI
 *
 * Currently just support LVDS Connector so that set LOW for GP0_17
 */
&gpio0 {
	lvds-connector-en-gpio{
		gpio-hog;
		gpios = <17 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "lvds-connector-en-gpio";
	};
};
