# 20-bit MIPS SINGLE CYCLE CPU  DESIGN

# Instruction Set Architecture

### R-Type
| [19:17]   | [16:13]   | [12:9]    | [8:5]     | [4:3]     | [2:0]     |
|-----------|-----------|-----------|-----------|-----------|-----------|
| **op** (3-bit) | **rs** (4-bit) | **rt** (4-bit) | **rd** (4-bit) | **shamt** (2-bit) | **funct** (3-bit) |

---

### I-Type
| [19:17]   | [16:13]   | [12:9]    | [8:0]                          |
|-----------|-----------|-----------|---------------------------------|
| **op** (3-bit) | **rs** (4-bit) | **rd** (4-bit) | **immediate** (9-bit)            |

---

### J-Type
| [19:17]   | [16:0]                                      |
|-----------|---------------------------------------------|
| **op** (3-bit) | **target address** (17-bit) |