

================================================================
== Vitis HLS Report for 'setMem_Pipeline_VITIS_LOOP_42_2'
================================================================
* Date:           Sun Apr 14 18:37:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AXI_M
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       90|       90|  0.900 us|  0.900 us|   90|   90|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_2  |       88|       88|        40|          1|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 1, D = 40, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [AXI_M/core.cpp:42]   --->   Operation 43 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln42 = store i6 0, i6 %i_1" [AXI_M/core.cpp:42]   --->   Operation 44 'store' 'store_ln42' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%i = load i6 %i_1" [AXI_M/core.cpp:42]   --->   Operation 46 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.82ns)   --->   "%icmp_ln42 = icmp_eq  i6 %i, i6 50" [AXI_M/core.cpp:42]   --->   Operation 47 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln42 = add i6 %i, i6 1" [AXI_M/core.cpp:42]   --->   Operation 48 'add' 'add_ln42' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.body16.split, void %for.inc96.preheader.exitStub" [AXI_M/core.cpp:42]   --->   Operation 49 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %i" [AXI_M/core.cpp:42]   --->   Operation 50 'zext' 'zext_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ALU_operation_addr = getelementptr i32 %ALU_operation, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:45]   --->   Operation 51 'getelementptr' 'ALU_operation_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%ALU_operation_load = load i6 %ALU_operation_addr" [AXI_M/core.cpp:45]   --->   Operation 52 'load' 'ALU_operation_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln42 = store i6 %add_ln42, i6 %i_1" [AXI_M/core.cpp:42]   --->   Operation 53 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body16" [AXI_M/core.cpp:42]   --->   Operation 54 'br' 'br_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.49>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [AXI_M/core.cpp:42]   --->   Operation 55 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [AXI_M/core.cpp:42]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [AXI_M/core.cpp:42]   --->   Operation 57 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (3.25ns)   --->   "%ALU_operation_load = load i6 %ALU_operation_addr" [AXI_M/core.cpp:45]   --->   Operation 58 'load' 'ALU_operation_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%data_result_addr = getelementptr i32 %data_result, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:90]   --->   Operation 59 'getelementptr' 'data_result_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.23ns)   --->   "%switch_ln45 = switch i32 %ALU_operation_load, void %sw.default, i32 0, void %sw.bb, i32 1, void %sw.bb23, i32 2, void %sw.bb29, i32 3, void %sw.bb34, i32 4, void %sw.bb40, i32 5, void %sw.bb45, i32 6, void %sw.bb51, i32 7, void %sw.bb59, i32 8, void %sw.bb66, i32 9, void %sw.bb74" [AXI_M/core.cpp:45]   --->   Operation 60 'switch' 'switch_ln45' <Predicate = true> <Delay = 2.23>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%data_a_addr_6 = getelementptr i32 %data_a, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:85]   --->   Operation 61 'getelementptr' 'data_a_addr_6' <Predicate = (ALU_operation_load == 9)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (3.25ns)   --->   "%data_a_load_6 = load i6 %data_a_addr_6" [AXI_M/core.cpp:85]   --->   Operation 62 'load' 'data_a_load_6' <Predicate = (ALU_operation_load == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%data_b_addr_6 = getelementptr i32 %data_b, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:85]   --->   Operation 63 'getelementptr' 'data_b_addr_6' <Predicate = (ALU_operation_load == 9)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%data_b_load_6 = load i6 %data_b_addr_6" [AXI_M/core.cpp:85]   --->   Operation 64 'load' 'data_b_load_6' <Predicate = (ALU_operation_load == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%data_a_addr_5 = getelementptr i32 %data_a, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:81]   --->   Operation 65 'getelementptr' 'data_a_addr_5' <Predicate = (ALU_operation_load == 8)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%data_a_load_5 = load i6 %data_a_addr_5" [AXI_M/core.cpp:81]   --->   Operation 66 'load' 'data_a_load_5' <Predicate = (ALU_operation_load == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%data_b_addr_5 = getelementptr i32 %data_b, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:81]   --->   Operation 67 'getelementptr' 'data_b_addr_5' <Predicate = (ALU_operation_load == 8)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%data_b_load_5 = load i6 %data_b_addr_5" [AXI_M/core.cpp:81]   --->   Operation 68 'load' 'data_b_load_5' <Predicate = (ALU_operation_load == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%data_a_addr_4 = getelementptr i32 %data_a, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:77]   --->   Operation 69 'getelementptr' 'data_a_addr_4' <Predicate = (ALU_operation_load == 7)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%data_a_load_4 = load i6 %data_a_addr_4" [AXI_M/core.cpp:77]   --->   Operation 70 'load' 'data_a_load_4' <Predicate = (ALU_operation_load == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%data_b_addr_4 = getelementptr i32 %data_b, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:77]   --->   Operation 71 'getelementptr' 'data_b_addr_4' <Predicate = (ALU_operation_load == 7)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%data_b_load_4 = load i6 %data_b_addr_4" [AXI_M/core.cpp:77]   --->   Operation 72 'load' 'data_b_load_4' <Predicate = (ALU_operation_load == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%data_a_addr_3 = getelementptr i32 %data_a, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:73]   --->   Operation 73 'getelementptr' 'data_a_addr_3' <Predicate = (ALU_operation_load == 6)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%data_a_load_3 = load i6 %data_a_addr_3" [AXI_M/core.cpp:73]   --->   Operation 74 'load' 'data_a_load_3' <Predicate = (ALU_operation_load == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%data_b_addr_3 = getelementptr i32 %data_b, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:73]   --->   Operation 75 'getelementptr' 'data_b_addr_3' <Predicate = (ALU_operation_load == 6)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%data_b_load_3 = load i6 %data_b_addr_3" [AXI_M/core.cpp:73]   --->   Operation 76 'load' 'data_b_load_3' <Predicate = (ALU_operation_load == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%data_b_addr_2 = getelementptr i32 %data_b, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:69]   --->   Operation 77 'getelementptr' 'data_b_addr_2' <Predicate = (ALU_operation_load == 5)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%data_b_load_2 = load i6 %data_b_addr_2" [AXI_M/core.cpp:69]   --->   Operation 78 'load' 'data_b_load_2' <Predicate = (ALU_operation_load == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%data_a_addr_2 = getelementptr i32 %data_a, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:65]   --->   Operation 79 'getelementptr' 'data_a_addr_2' <Predicate = (ALU_operation_load == 4)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%data_a_load_2 = load i6 %data_a_addr_2" [AXI_M/core.cpp:65]   --->   Operation 80 'load' 'data_a_load_2' <Predicate = (ALU_operation_load == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%data_b_addr_1 = getelementptr i32 %data_b, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:61]   --->   Operation 81 'getelementptr' 'data_b_addr_1' <Predicate = (ALU_operation_load == 3)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%data_b_load_1 = load i6 %data_b_addr_1" [AXI_M/core.cpp:61]   --->   Operation 82 'load' 'data_b_load_1' <Predicate = (ALU_operation_load == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%data_a_addr_1 = getelementptr i32 %data_a, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:57]   --->   Operation 83 'getelementptr' 'data_a_addr_1' <Predicate = (ALU_operation_load == 2)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%data_a_load_1 = load i6 %data_a_addr_1" [AXI_M/core.cpp:57]   --->   Operation 84 'load' 'data_a_load_1' <Predicate = (ALU_operation_load == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%data_b_addr = getelementptr i32 %data_b, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:53]   --->   Operation 85 'getelementptr' 'data_b_addr' <Predicate = (ALU_operation_load == 1)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%data_b_load = load i6 %data_b_addr" [AXI_M/core.cpp:53]   --->   Operation 86 'load' 'data_b_load' <Predicate = (ALU_operation_load == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%data_a_addr = getelementptr i32 %data_a, i64 0, i64 %zext_ln42" [AXI_M/core.cpp:49]   --->   Operation 87 'getelementptr' 'data_a_addr' <Predicate = (ALU_operation_load == 0)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%data_a_load = load i6 %data_a_addr" [AXI_M/core.cpp:49]   --->   Operation 88 'load' 'data_a_load' <Predicate = (ALU_operation_load == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 89 [1/2] (3.25ns)   --->   "%data_a_load_6 = load i6 %data_a_addr_6" [AXI_M/core.cpp:85]   --->   Operation 89 'load' 'data_a_load_6' <Predicate = (ALU_operation_load == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%data_b_load_6 = load i6 %data_b_addr_6" [AXI_M/core.cpp:85]   --->   Operation 90 'load' 'data_b_load_6' <Predicate = (ALU_operation_load == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%data_a_load_5 = load i6 %data_a_addr_5" [AXI_M/core.cpp:81]   --->   Operation 91 'load' 'data_a_load_5' <Predicate = (ALU_operation_load == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%data_b_load_5 = load i6 %data_b_addr_5" [AXI_M/core.cpp:81]   --->   Operation 92 'load' 'data_b_load_5' <Predicate = (ALU_operation_load == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%data_a_load_4 = load i6 %data_a_addr_4" [AXI_M/core.cpp:77]   --->   Operation 93 'load' 'data_a_load_4' <Predicate = (ALU_operation_load == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%data_b_load_4 = load i6 %data_b_addr_4" [AXI_M/core.cpp:77]   --->   Operation 94 'load' 'data_b_load_4' <Predicate = (ALU_operation_load == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 95 [1/1] (2.55ns)   --->   "%sub_ln77 = sub i32 %data_a_load_4, i32 %data_b_load_4" [AXI_M/core.cpp:77]   --->   Operation 95 'sub' 'sub_ln77' <Predicate = (ALU_operation_load == 7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%data_a_load_3 = load i6 %data_a_addr_3" [AXI_M/core.cpp:73]   --->   Operation 96 'load' 'data_a_load_3' <Predicate = (ALU_operation_load == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 97 [1/2] (3.25ns)   --->   "%data_b_load_3 = load i6 %data_b_addr_3" [AXI_M/core.cpp:73]   --->   Operation 97 'load' 'data_b_load_3' <Predicate = (ALU_operation_load == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 98 [1/1] (2.55ns)   --->   "%add_ln73 = add i32 %data_b_load_3, i32 %data_a_load_3" [AXI_M/core.cpp:73]   --->   Operation 98 'add' 'add_ln73' <Predicate = (ALU_operation_load == 6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/2] (3.25ns)   --->   "%data_b_load_2 = load i6 %data_b_addr_2" [AXI_M/core.cpp:69]   --->   Operation 99 'load' 'data_b_load_2' <Predicate = (ALU_operation_load == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_b_load_2, i32 31" [AXI_M/core.cpp:69]   --->   Operation 100 'bitselect' 'tmp_1' <Predicate = (ALU_operation_load == 5)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.55ns)   --->   "%sub_ln69 = sub i32 0, i32 %data_b_load_2" [AXI_M/core.cpp:69]   --->   Operation 101 'sub' 'sub_ln69' <Predicate = (ALU_operation_load == 5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%lshr_ln69_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln69, i32 1, i32 31" [AXI_M/core.cpp:69]   --->   Operation 102 'partselect' 'lshr_ln69_1' <Predicate = (ALU_operation_load == 5)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%lshr_ln69_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %data_b_load_2, i32 1, i32 31" [AXI_M/core.cpp:69]   --->   Operation 103 'partselect' 'lshr_ln69_2' <Predicate = (ALU_operation_load == 5)> <Delay = 0.00>
ST_3 : Operation 104 [1/2] (3.25ns)   --->   "%data_a_load_2 = load i6 %data_a_addr_2" [AXI_M/core.cpp:65]   --->   Operation 104 'load' 'data_a_load_2' <Predicate = (ALU_operation_load == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_a_load_2, i32 31" [AXI_M/core.cpp:65]   --->   Operation 105 'bitselect' 'tmp' <Predicate = (ALU_operation_load == 4)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.55ns)   --->   "%sub_ln65 = sub i32 0, i32 %data_a_load_2" [AXI_M/core.cpp:65]   --->   Operation 106 'sub' 'sub_ln65' <Predicate = (ALU_operation_load == 4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%lshr_ln65_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln65, i32 1, i32 31" [AXI_M/core.cpp:65]   --->   Operation 107 'partselect' 'lshr_ln65_1' <Predicate = (ALU_operation_load == 4)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%lshr_ln65_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %data_a_load_2, i32 1, i32 31" [AXI_M/core.cpp:65]   --->   Operation 108 'partselect' 'lshr_ln65_2' <Predicate = (ALU_operation_load == 4)> <Delay = 0.00>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%data_b_load_1 = load i6 %data_b_addr_1" [AXI_M/core.cpp:61]   --->   Operation 109 'load' 'data_b_load_1' <Predicate = (ALU_operation_load == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 110 [1/2] (3.25ns)   --->   "%data_a_load_1 = load i6 %data_a_addr_1" [AXI_M/core.cpp:57]   --->   Operation 110 'load' 'data_a_load_1' <Predicate = (ALU_operation_load == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 111 [1/2] (3.25ns)   --->   "%data_b_load = load i6 %data_b_addr" [AXI_M/core.cpp:53]   --->   Operation 111 'load' 'data_b_load' <Predicate = (ALU_operation_load == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 112 [1/2] (3.25ns)   --->   "%data_a_load = load i6 %data_a_addr" [AXI_M/core.cpp:49]   --->   Operation 112 'load' 'data_a_load' <Predicate = (ALU_operation_load == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 113 [36/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 113 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [2/2] (6.91ns)   --->   "%mul_ln81 = mul i32 %data_b_load_5, i32 %data_a_load_5" [AXI_M/core.cpp:81]   --->   Operation 114 'mul' 'mul_ln81' <Predicate = (ALU_operation_load == 8)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i31 %lshr_ln69_1" [AXI_M/core.cpp:69]   --->   Operation 115 'zext' 'zext_ln69' <Predicate = (ALU_operation_load == 5 & tmp_1)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (2.52ns)   --->   "%sub_ln69_1 = sub i32 0, i32 %zext_ln69" [AXI_M/core.cpp:69]   --->   Operation 116 'sub' 'sub_ln69_1' <Predicate = (ALU_operation_load == 5 & tmp_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i31 %lshr_ln69_2" [AXI_M/core.cpp:69]   --->   Operation 117 'zext' 'zext_ln69_1' <Predicate = (ALU_operation_load == 5 & !tmp_1)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.69ns)   --->   "%select_ln69 = select i1 %tmp_1, i32 %sub_ln69_1, i32 %zext_ln69_1" [AXI_M/core.cpp:69]   --->   Operation 118 'select' 'select_ln69' <Predicate = (ALU_operation_load == 5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i31 %lshr_ln65_1" [AXI_M/core.cpp:65]   --->   Operation 119 'zext' 'zext_ln65' <Predicate = (ALU_operation_load == 4 & tmp)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (2.52ns)   --->   "%sub_ln65_1 = sub i32 0, i32 %zext_ln65" [AXI_M/core.cpp:65]   --->   Operation 120 'sub' 'sub_ln65_1' <Predicate = (ALU_operation_load == 4 & tmp)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i31 %lshr_ln65_2" [AXI_M/core.cpp:65]   --->   Operation 121 'zext' 'zext_ln65_1' <Predicate = (ALU_operation_load == 4 & !tmp)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.69ns)   --->   "%select_ln65 = select i1 %tmp, i32 %sub_ln65_1, i32 %zext_ln65_1" [AXI_M/core.cpp:65]   --->   Operation 122 'select' 'select_ln65' <Predicate = (ALU_operation_load == 4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 123 [35/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 123 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/2] (6.91ns)   --->   "%mul_ln81 = mul i32 %data_b_load_5, i32 %data_a_load_5" [AXI_M/core.cpp:81]   --->   Operation 124 'mul' 'mul_ln81' <Predicate = (ALU_operation_load == 8)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 125 [34/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 125 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 126 [33/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 126 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 127 [32/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 127 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 128 [31/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 128 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 129 [30/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 129 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 130 [29/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 130 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 131 [28/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 131 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 132 [27/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 132 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 133 [26/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 133 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 134 [25/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 134 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 135 [24/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 135 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 136 [23/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 136 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 137 [22/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 137 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 138 [21/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 138 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 139 [20/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 139 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 140 [19/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 140 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 141 [18/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 141 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 142 [17/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 142 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 143 [16/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 143 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 144 [15/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 144 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 145 [14/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 145 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 146 [13/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 146 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 147 [12/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 147 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 148 [11/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 148 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 149 [10/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 149 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 150 [9/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 150 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 151 [8/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 151 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 152 [7/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 152 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 153 [6/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 153 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 154 [5/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 154 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 155 [4/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 155 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 156 [3/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 156 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 157 [2/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 157 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 158 [1/36] (4.33ns)   --->   "%sdiv_ln85 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [AXI_M/core.cpp:85]   --->   Operation 158 'sdiv' 'sdiv_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 185 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 185 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 5.80>
ST_40 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln85 = store i32 %sdiv_ln85, i6 %data_result_addr" [AXI_M/core.cpp:85]   --->   Operation 159 'store' 'store_ln85' <Predicate = (ALU_operation_load == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_40 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc84" [AXI_M/core.cpp:86]   --->   Operation 160 'br' 'br_ln86' <Predicate = (ALU_operation_load == 9)> <Delay = 0.00>
ST_40 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln81 = store i32 %mul_ln81, i6 %data_result_addr" [AXI_M/core.cpp:81]   --->   Operation 161 'store' 'store_ln81' <Predicate = (ALU_operation_load == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_40 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.inc84" [AXI_M/core.cpp:82]   --->   Operation 162 'br' 'br_ln82' <Predicate = (ALU_operation_load == 8)> <Delay = 0.00>
ST_40 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln77 = store i32 %sub_ln77, i6 %data_result_addr" [AXI_M/core.cpp:77]   --->   Operation 163 'store' 'store_ln77' <Predicate = (ALU_operation_load == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_40 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.inc84" [AXI_M/core.cpp:78]   --->   Operation 164 'br' 'br_ln78' <Predicate = (ALU_operation_load == 7)> <Delay = 0.00>
ST_40 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %add_ln73, i6 %data_result_addr" [AXI_M/core.cpp:73]   --->   Operation 165 'store' 'store_ln73' <Predicate = (ALU_operation_load == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_40 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.inc84" [AXI_M/core.cpp:74]   --->   Operation 166 'br' 'br_ln74' <Predicate = (ALU_operation_load == 6)> <Delay = 0.00>
ST_40 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %select_ln69, i6 %data_result_addr" [AXI_M/core.cpp:69]   --->   Operation 167 'store' 'store_ln69' <Predicate = (ALU_operation_load == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_40 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.inc84" [AXI_M/core.cpp:70]   --->   Operation 168 'br' 'br_ln70' <Predicate = (ALU_operation_load == 5)> <Delay = 0.00>
ST_40 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %select_ln65, i6 %data_result_addr" [AXI_M/core.cpp:65]   --->   Operation 169 'store' 'store_ln65' <Predicate = (ALU_operation_load == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_40 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc84" [AXI_M/core.cpp:66]   --->   Operation 170 'br' 'br_ln66' <Predicate = (ALU_operation_load == 4)> <Delay = 0.00>
ST_40 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln61 = shl i32 %data_b_load_1, i32 1" [AXI_M/core.cpp:61]   --->   Operation 171 'shl' 'shl_ln61' <Predicate = (ALU_operation_load == 3)> <Delay = 0.00>
ST_40 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln61 = store i32 %shl_ln61, i6 %data_result_addr" [AXI_M/core.cpp:61]   --->   Operation 172 'store' 'store_ln61' <Predicate = (ALU_operation_load == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_40 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc84" [AXI_M/core.cpp:62]   --->   Operation 173 'br' 'br_ln62' <Predicate = (ALU_operation_load == 3)> <Delay = 0.00>
ST_40 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln57 = shl i32 %data_a_load_1, i32 1" [AXI_M/core.cpp:57]   --->   Operation 174 'shl' 'shl_ln57' <Predicate = (ALU_operation_load == 2)> <Delay = 0.00>
ST_40 : Operation 175 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %shl_ln57, i6 %data_result_addr" [AXI_M/core.cpp:57]   --->   Operation 175 'store' 'store_ln57' <Predicate = (ALU_operation_load == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_40 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc84" [AXI_M/core.cpp:58]   --->   Operation 176 'br' 'br_ln58' <Predicate = (ALU_operation_load == 2)> <Delay = 0.00>
ST_40 : Operation 177 [1/1] (2.55ns)   --->   "%add_ln53 = add i32 %data_b_load, i32 27" [AXI_M/core.cpp:53]   --->   Operation 177 'add' 'add_ln53' <Predicate = (ALU_operation_load == 1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 178 [1/1] (3.25ns)   --->   "%store_ln53 = store i32 %add_ln53, i6 %data_result_addr" [AXI_M/core.cpp:53]   --->   Operation 178 'store' 'store_ln53' <Predicate = (ALU_operation_load == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_40 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc84" [AXI_M/core.cpp:54]   --->   Operation 179 'br' 'br_ln54' <Predicate = (ALU_operation_load == 1)> <Delay = 0.00>
ST_40 : Operation 180 [1/1] (2.55ns)   --->   "%add_ln49 = add i32 %data_a_load, i32 27" [AXI_M/core.cpp:49]   --->   Operation 180 'add' 'add_ln49' <Predicate = (ALU_operation_load == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln49 = store i32 %add_ln49, i6 %data_result_addr" [AXI_M/core.cpp:49]   --->   Operation 181 'store' 'store_ln49' <Predicate = (ALU_operation_load == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_40 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc84" [AXI_M/core.cpp:50]   --->   Operation 182 'br' 'br_ln50' <Predicate = (ALU_operation_load == 0)> <Delay = 0.00>
ST_40 : Operation 183 [1/1] (3.25ns)   --->   "%store_ln90 = store i32 0, i6 %data_result_addr" [AXI_M/core.cpp:90]   --->   Operation 183 'store' 'store_ln90' <Predicate = (ALU_operation_load != 0 & ALU_operation_load != 1 & ALU_operation_load != 2 & ALU_operation_load != 3 & ALU_operation_load != 4 & ALU_operation_load != 5 & ALU_operation_load != 6 & ALU_operation_load != 7 & ALU_operation_load != 8 & ALU_operation_load != 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_40 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.inc84" [AXI_M/core.cpp:91]   --->   Operation 184 'br' 'br_ln91' <Predicate = (ALU_operation_load != 0 & ALU_operation_load != 1 & ALU_operation_load != 2 & ALU_operation_load != 3 & ALU_operation_load != 4 & ALU_operation_load != 5 & ALU_operation_load != 6 & ALU_operation_load != 7 & ALU_operation_load != 8 & ALU_operation_load != 9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.001ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln42', AXI_M/core.cpp:42) of constant 0 on local variable 'i', AXI_M/core.cpp:42 [6]  (1.588 ns)
	'load' operation 6 bit ('i', AXI_M/core.cpp:42) on local variable 'i', AXI_M/core.cpp:42 [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln42', AXI_M/core.cpp:42) [10]  (1.825 ns)
	'store' operation 0 bit ('store_ln42', AXI_M/core.cpp:42) of variable 'add_ln42', AXI_M/core.cpp:42 on local variable 'i', AXI_M/core.cpp:42 [108]  (1.588 ns)

 <State 2>: 5.490ns
The critical path consists of the following:
	'load' operation 32 bit ('ALU_operation_load', AXI_M/core.cpp:45) on array 'ALU_operation' [19]  (3.254 ns)
	blocking operation 2.2365 ns on control path)

 <State 3>: 5.806ns
The critical path consists of the following:
	'load' operation 32 bit ('data_a_load_2', AXI_M/core.cpp:65) on array 'data_a' [69]  (3.254 ns)
	'sub' operation 32 bit ('sub_ln65', AXI_M/core.cpp:65) [71]  (2.552 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln81', AXI_M/core.cpp:81) [35]  (6.912 ns)

 <State 5>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln81', AXI_M/core.cpp:81) [35]  (6.912 ns)

 <State 6>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 7>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 8>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 9>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 10>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 11>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 12>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 13>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 14>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 15>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 16>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 17>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 18>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 19>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 20>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 21>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 22>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 23>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 24>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 25>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 26>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 27>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 28>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 29>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 30>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 31>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 32>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 33>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 34>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 35>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 36>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 37>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 38>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 39>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln85', AXI_M/core.cpp:85) [27]  (4.336 ns)

 <State 40>: 5.806ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln53', AXI_M/core.cpp:53) [95]  (2.552 ns)
	'store' operation 0 bit ('store_ln53', AXI_M/core.cpp:53) of variable 'add_ln53', AXI_M/core.cpp:53 on array 'data_result' [96]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
