INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/DataMemory_4Kx32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_4Kx32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/Decoder24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCycleCPU
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/MultiCycleCPU.v:73]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/MultiCycleCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/RAM_1Kx16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_1Kx16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sim_1/new/sim_MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MultiCycleCPU
