# Large Model-Assisted Hardware Design
* VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency _doi_: (10.48550/arXiv.2502.00028)
