{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 14:04:55 2017 " "Info: Processing started: Sun Mar 19 14:04:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Iregfile -c Iregfile --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Iregfile -c Iregfile --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iclk " "Info: Assuming node \"iclk\" is an undefined clock" {  } { { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 8 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "iclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iclk " "Info: No valid register-to-register data paths exist for clock \"iclk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "mem~198 iwa3\[2\] iclk 12.754 ns register " "Info: tsu for register \"mem~198\" (data pin = \"iwa3\[2\]\", clock pin = \"iclk\") is 12.754 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.619 ns + Longest pin register " "Info: + Longest pin to register delay is 15.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns iwa3\[2\] 1 PIN PIN_100 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_100; Fanout = 16; PIN Node = 'iwa3\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { iwa3[2] } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.802 ns) + CELL(0.442 ns) 8.719 ns mem~8871 2 COMB LC_X22_Y11_N9 2 " "Info: 2: + IC(6.802 ns) + CELL(0.442 ns) = 8.719 ns; Loc. = LC_X22_Y11_N9; Fanout = 2; COMB Node = 'mem~8871'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.244 ns" { iwa3[2] mem~8871 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.590 ns) 10.601 ns mem~8872 3 COMB LC_X22_Y9_N9 32 " "Info: 3: + IC(1.292 ns) + CELL(0.590 ns) = 10.601 ns; Loc. = LC_X22_Y9_N9; Fanout = 32; COMB Node = 'mem~8872'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { mem~8871 mem~8872 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.151 ns) + CELL(0.867 ns) 15.619 ns mem~198 4 REG LC_X7_Y6_N9 2 " "Info: 4: + IC(4.151 ns) + CELL(0.867 ns) = 15.619 ns; Loc. = LC_X7_Y6_N9; Fanout = 2; REG Node = 'mem~198'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { mem~8872 mem~198 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.374 ns ( 21.60 % ) " "Info: Total cell delay = 3.374 ns ( 21.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.245 ns ( 78.40 % ) " "Info: Total interconnect delay = 12.245 ns ( 78.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "15.619 ns" { iwa3[2] mem~8871 mem~8872 mem~198 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "15.619 ns" { iwa3[2] {} iwa3[2]~out0 {} mem~8871 {} mem~8872 {} mem~198 {} } { 0.000ns 0.000ns 6.802ns 1.292ns 4.151ns } { 0.000ns 1.475ns 0.442ns 0.590ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk destination 2.902 ns - Shortest register " "Info: - Shortest clock path from clock \"iclk\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns iclk 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'iclk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns mem~198 2 REG LC_X7_Y6_N9 2 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X7_Y6_N9; Fanout = 2; REG Node = 'mem~198'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { iclk mem~198 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { iclk mem~198 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { iclk {} iclk~out0 {} mem~198 {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "15.619 ns" { iwa3[2] mem~8871 mem~8872 mem~198 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "15.619 ns" { iwa3[2] {} iwa3[2]~out0 {} mem~8871 {} mem~8872 {} mem~198 {} } { 0.000ns 0.000ns 6.802ns 1.292ns 4.151ns } { 0.000ns 1.475ns 0.442ns 0.590ns 0.867ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { iclk mem~198 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { iclk {} iclk~out0 {} mem~198 {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "iclk ird1\[23\] mem~1172 20.510 ns register " "Info: tco from clock \"iclk\" to destination pin \"ird1\[23\]\" through register \"mem~1172\" is 20.510 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk source 2.925 ns + Longest register " "Info: + Longest clock path from clock \"iclk\" to source register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns iclk 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'iclk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns mem~1172 2 REG LC_X15_Y12_N8 2 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X15_Y12_N8; Fanout = 2; REG Node = 'mem~1172'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { iclk mem~1172 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { iclk mem~1172 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { iclk {} iclk~out0 {} mem~1172 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.361 ns + Longest register pin " "Info: + Longest register to pin delay is 17.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem~1172 1 REG LC_X15_Y12_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y12_N8; Fanout = 2; REG Node = 'mem~1172'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem~1172 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.078 ns) + CELL(0.114 ns) 4.192 ns mem~8687 2 COMB LC_X14_Y9_N4 1 " "Info: 2: + IC(4.078 ns) + CELL(0.114 ns) = 4.192 ns; Loc. = LC_X14_Y9_N4; Fanout = 1; COMB Node = 'mem~8687'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.192 ns" { mem~1172 mem~8687 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.590 ns) 5.996 ns mem~8688 3 COMB LC_X15_Y9_N5 1 " "Info: 3: + IC(1.214 ns) + CELL(0.590 ns) = 5.996 ns; Loc. = LC_X15_Y9_N5; Fanout = 1; COMB Node = 'mem~8688'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { mem~8687 mem~8688 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.114 ns) 8.119 ns mem~8689 4 COMB LC_X19_Y11_N4 1 " "Info: 4: + IC(2.009 ns) + CELL(0.114 ns) = 8.119 ns; Loc. = LC_X19_Y11_N4; Fanout = 1; COMB Node = 'mem~8689'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { mem~8688 mem~8689 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.114 ns) 10.333 ns mem~8692 5 COMB LC_X14_Y10_N6 1 " "Info: 5: + IC(2.100 ns) + CELL(0.114 ns) = 10.333 ns; Loc. = LC_X14_Y10_N6; Fanout = 1; COMB Node = 'mem~8692'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { mem~8689 mem~8692 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.442 ns) 12.619 ns ird1~1567 6 COMB LC_X9_Y9_N0 1 " "Info: 6: + IC(1.844 ns) + CELL(0.442 ns) = 12.619 ns; Loc. = LC_X9_Y9_N0; Fanout = 1; COMB Node = 'ird1~1567'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { mem~8692 ird1~1567 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.634 ns) + CELL(2.108 ns) 17.361 ns ird1\[23\] 7 PIN PIN_73 0 " "Info: 7: + IC(2.634 ns) + CELL(2.108 ns) = 17.361 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 'ird1\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.742 ns" { ird1~1567 ird1[23] } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.482 ns ( 20.06 % ) " "Info: Total cell delay = 3.482 ns ( 20.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.879 ns ( 79.94 % ) " "Info: Total interconnect delay = 13.879 ns ( 79.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.361 ns" { mem~1172 mem~8687 mem~8688 mem~8689 mem~8692 ird1~1567 ird1[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.361 ns" { mem~1172 {} mem~8687 {} mem~8688 {} mem~8689 {} mem~8692 {} ird1~1567 {} ird1[23] {} } { 0.000ns 4.078ns 1.214ns 2.009ns 2.100ns 1.844ns 2.634ns } { 0.000ns 0.114ns 0.590ns 0.114ns 0.114ns 0.442ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { iclk mem~1172 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { iclk {} iclk~out0 {} mem~1172 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.361 ns" { mem~1172 mem~8687 mem~8688 mem~8689 mem~8692 ird1~1567 ird1[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.361 ns" { mem~1172 {} mem~8687 {} mem~8688 {} mem~8689 {} mem~8692 {} ird1~1567 {} ird1[23] {} } { 0.000ns 4.078ns 1.214ns 2.009ns 2.100ns 1.844ns 2.634ns } { 0.000ns 0.114ns 0.590ns 0.114ns 0.114ns 0.442ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ira1\[1\] ird1\[6\] 25.354 ns Longest " "Info: Longest tpd from source pin \"ira1\[1\]\" to destination pin \"ird1\[6\]\" is 25.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ira1\[1\] 1 PIN PIN_12 241 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_12; Fanout = 241; PIN Node = 'ira1\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ira1[1] } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(10.717 ns) + CELL(0.114 ns) 12.300 ns mem~8337 2 COMB LC_X20_Y9_N7 1 " "Info: 2: + IC(10.717 ns) + CELL(0.114 ns) = 12.300 ns; Loc. = LC_X20_Y9_N7; Fanout = 1; COMB Node = 'mem~8337'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.831 ns" { ira1[1] mem~8337 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.442 ns) 14.431 ns mem~8338 3 COMB LC_X16_Y7_N3 1 " "Info: 3: + IC(1.689 ns) + CELL(0.442 ns) = 14.431 ns; Loc. = LC_X16_Y7_N3; Fanout = 1; COMB Node = 'mem~8338'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { mem~8337 mem~8338 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.442 ns) 16.489 ns mem~8339 4 COMB LC_X16_Y6_N2 1 " "Info: 4: + IC(1.616 ns) + CELL(0.442 ns) = 16.489 ns; Loc. = LC_X16_Y6_N2; Fanout = 1; COMB Node = 'mem~8339'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { mem~8338 mem~8339 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.590 ns) 17.504 ns mem~8342 5 COMB LC_X16_Y6_N5 1 " "Info: 5: + IC(0.425 ns) + CELL(0.590 ns) = 17.504 ns; Loc. = LC_X16_Y6_N5; Fanout = 1; COMB Node = 'mem~8342'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { mem~8339 mem~8342 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.821 ns) + CELL(0.590 ns) 20.915 ns ird1~1550 6 COMB LC_X21_Y15_N2 1 " "Info: 6: + IC(2.821 ns) + CELL(0.590 ns) = 20.915 ns; Loc. = LC_X21_Y15_N2; Fanout = 1; COMB Node = 'ird1~1550'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.411 ns" { mem~8342 ird1~1550 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.315 ns) + CELL(2.124 ns) 25.354 ns ird1\[6\] 7 PIN PIN_162 0 " "Info: 7: + IC(2.315 ns) + CELL(2.124 ns) = 25.354 ns; Loc. = PIN_162; Fanout = 0; PIN Node = 'ird1\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { ird1~1550 ird1[6] } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.771 ns ( 22.76 % ) " "Info: Total cell delay = 5.771 ns ( 22.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.583 ns ( 77.24 % ) " "Info: Total interconnect delay = 19.583 ns ( 77.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "25.354 ns" { ira1[1] mem~8337 mem~8338 mem~8339 mem~8342 ird1~1550 ird1[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "25.354 ns" { ira1[1] {} ira1[1]~out0 {} mem~8337 {} mem~8338 {} mem~8339 {} mem~8342 {} ird1~1550 {} ird1[6] {} } { 0.000ns 0.000ns 10.717ns 1.689ns 1.616ns 0.425ns 2.821ns 2.315ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.442ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "mem~2080 iwd3\[29\] iclk 0.096 ns register " "Info: th for register \"mem~2080\" (data pin = \"iwd3\[29\]\", clock pin = \"iclk\") is 0.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk destination 2.942 ns + Longest register " "Info: + Longest clock path from clock \"iclk\" to destination register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns iclk 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'iclk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.711 ns) 2.942 ns mem~2080 2 REG LC_X22_Y10_N0 2 " "Info: 2: + IC(0.762 ns) + CELL(0.711 ns) = 2.942 ns; Loc. = LC_X22_Y10_N0; Fanout = 2; REG Node = 'mem~2080'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { iclk mem~2080 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.10 % ) " "Info: Total cell delay = 2.180 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.90 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { iclk mem~2080 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { iclk {} iclk~out0 {} mem~2080 {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.861 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns iwd3\[29\] 1 PIN PIN_152 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 32; PIN Node = 'iwd3\[29\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { iwd3[29] } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.115 ns) 2.861 ns mem~2080 2 REG LC_X22_Y10_N0 2 " "Info: 2: + IC(1.277 ns) + CELL(0.115 ns) = 2.861 ns; Loc. = LC_X22_Y10_N0; Fanout = 2; REG Node = 'mem~2080'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { iwd3[29] mem~2080 } "NODE_NAME" } } { "Iregfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/iRf/Iregfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 55.37 % ) " "Info: Total cell delay = 1.584 ns ( 55.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.277 ns ( 44.63 % ) " "Info: Total interconnect delay = 1.277 ns ( 44.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { iwd3[29] mem~2080 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { iwd3[29] {} iwd3[29]~out0 {} mem~2080 {} } { 0.000ns 0.000ns 1.277ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { iclk mem~2080 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { iclk {} iclk~out0 {} mem~2080 {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { iwd3[29] mem~2080 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { iwd3[29] {} iwd3[29]~out0 {} mem~2080 {} } { 0.000ns 0.000ns 1.277ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 19 14:04:56 2017 " "Info: Processing ended: Sun Mar 19 14:04:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
