$date
	Fri Sep 27 23:32:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mealy_machine $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 3 % current_state [2:0] $end
$var reg 3 & next_state [2:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
0#
0"
0!
$end
#5
1"
#10
0"
0$
#15
1"
#20
b1 &
0"
1#
#25
b1 %
1"
#30
b10 &
0"
0#
#35
b0 &
b10 %
1"
#40
b11 &
0"
1#
#45
b1 &
1!
b11 %
1"
#50
0"
#55
0!
b1 %
1"
#60
b10 &
0"
0#
#65
b0 &
b10 %
1"
#70
b11 &
0"
1#
#75
b1 &
1!
b11 %
1"
#80
0!
b10 &
0"
0#
#85
b0 &
b10 %
1"
#90
b11 &
0"
1#
#95
b1 &
1!
b11 %
1"
#100
0"
#105
0!
b1 %
1"
#110
0"
#115
1"
