Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:53:24 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock_Reflector/post_route_timing.rpt
| Design       : InternalsBlock_Reflector
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
enable                         o_oneMinusUz_2_reg[0]/CE       inf           
i_oneMinusUz_2[0]              o_oneMinusUz_2_reg[0]/D        inf           
reset                          o_oneMinusUz_2_reg[0]/R        inf           
enable                         o_oneMinusUz_2_reg[10]/CE      inf           
i_oneMinusUz_2[10]             o_oneMinusUz_2_reg[10]/D       inf           
reset                          o_oneMinusUz_2_reg[10]/R       inf           
enable                         o_oneMinusUz_2_reg[11]/CE      inf           
i_oneMinusUz_2[11]             o_oneMinusUz_2_reg[11]/D       inf           
reset                          o_oneMinusUz_2_reg[11]/R       inf           
enable                         o_oneMinusUz_2_reg[12]/CE      inf           
i_oneMinusUz_2[12]             o_oneMinusUz_2_reg[12]/D       inf           
reset                          o_oneMinusUz_2_reg[12]/R       inf           
enable                         o_oneMinusUz_2_reg[13]/CE      inf           
i_oneMinusUz_2[13]             o_oneMinusUz_2_reg[13]/D       inf           
reset                          o_oneMinusUz_2_reg[13]/R       inf           
enable                         o_oneMinusUz_2_reg[14]/CE      inf           
i_oneMinusUz_2[14]             o_oneMinusUz_2_reg[14]/D       inf           
reset                          o_oneMinusUz_2_reg[14]/R       inf           
enable                         o_oneMinusUz_2_reg[15]/CE      inf           
i_oneMinusUz_2[15]             o_oneMinusUz_2_reg[15]/D       inf           
reset                          o_oneMinusUz_2_reg[15]/R       inf           
enable                         o_oneMinusUz_2_reg[16]/CE      inf           
i_oneMinusUz_2[16]             o_oneMinusUz_2_reg[16]/D       inf           
reset                          o_oneMinusUz_2_reg[16]/R       inf           
enable                         o_oneMinusUz_2_reg[17]/CE      inf           
i_oneMinusUz_2[17]             o_oneMinusUz_2_reg[17]/D       inf           
reset                          o_oneMinusUz_2_reg[17]/R       inf           
enable                         o_oneMinusUz_2_reg[18]/CE      inf           
i_oneMinusUz_2[18]             o_oneMinusUz_2_reg[18]/D       inf           
reset                          o_oneMinusUz_2_reg[18]/R       inf           
enable                         o_oneMinusUz_2_reg[19]/CE      inf           
i_oneMinusUz_2[19]             o_oneMinusUz_2_reg[19]/D       inf           
reset                          o_oneMinusUz_2_reg[19]/R       inf           
enable                         o_oneMinusUz_2_reg[1]/CE       inf           
i_oneMinusUz_2[1]              o_oneMinusUz_2_reg[1]/D        inf           
reset                          o_oneMinusUz_2_reg[1]/R        inf           
enable                         o_oneMinusUz_2_reg[20]/CE      inf           
i_oneMinusUz_2[20]             o_oneMinusUz_2_reg[20]/D       inf           
reset                          o_oneMinusUz_2_reg[20]/R       inf           
enable                         o_oneMinusUz_2_reg[21]/CE      inf           
i_oneMinusUz_2[21]             o_oneMinusUz_2_reg[21]/D       inf           
reset                          o_oneMinusUz_2_reg[21]/R       inf           
enable                         o_oneMinusUz_2_reg[22]/CE      inf           
i_oneMinusUz_2[22]             o_oneMinusUz_2_reg[22]/D       inf           
reset                          o_oneMinusUz_2_reg[22]/R       inf           
enable                         o_oneMinusUz_2_reg[23]/CE      inf           
i_oneMinusUz_2[23]             o_oneMinusUz_2_reg[23]/D       inf           
reset                          o_oneMinusUz_2_reg[23]/R       inf           
enable                         o_oneMinusUz_2_reg[24]/CE      inf           
i_oneMinusUz_2[24]             o_oneMinusUz_2_reg[24]/D       inf           
reset                          o_oneMinusUz_2_reg[24]/R       inf           
enable                         o_oneMinusUz_2_reg[25]/CE      inf           
i_oneMinusUz_2[25]             o_oneMinusUz_2_reg[25]/D       inf           
reset                          o_oneMinusUz_2_reg[25]/R       inf           
enable                         o_oneMinusUz_2_reg[26]/CE      inf           
i_oneMinusUz_2[26]             o_oneMinusUz_2_reg[26]/D       inf           
reset                          o_oneMinusUz_2_reg[26]/R       inf           
enable                         o_oneMinusUz_2_reg[27]/CE      inf           
i_oneMinusUz_2[27]             o_oneMinusUz_2_reg[27]/D       inf           
reset                          o_oneMinusUz_2_reg[27]/R       inf           
enable                         o_oneMinusUz_2_reg[28]/CE      inf           
i_oneMinusUz_2[28]             o_oneMinusUz_2_reg[28]/D       inf           
reset                          o_oneMinusUz_2_reg[28]/R       inf           
enable                         o_oneMinusUz_2_reg[29]/CE      inf           
i_oneMinusUz_2[29]             o_oneMinusUz_2_reg[29]/D       inf           
reset                          o_oneMinusUz_2_reg[29]/R       inf           
enable                         o_oneMinusUz_2_reg[2]/CE       inf           
i_oneMinusUz_2[2]              o_oneMinusUz_2_reg[2]/D        inf           
reset                          o_oneMinusUz_2_reg[2]/R        inf           
enable                         o_oneMinusUz_2_reg[30]/CE      inf           
i_oneMinusUz_2[30]             o_oneMinusUz_2_reg[30]/D       inf           
reset                          o_oneMinusUz_2_reg[30]/R       inf           
enable                         o_oneMinusUz_2_reg[31]/CE      inf           
i_oneMinusUz_2[31]             o_oneMinusUz_2_reg[31]/D       inf           
reset                          o_oneMinusUz_2_reg[31]/R       inf           
enable                         o_oneMinusUz_2_reg[32]/CE      inf           
i_oneMinusUz_2[32]             o_oneMinusUz_2_reg[32]/D       inf           
reset                          o_oneMinusUz_2_reg[32]/R       inf           
enable                         o_oneMinusUz_2_reg[33]/CE      inf           
i_oneMinusUz_2[33]             o_oneMinusUz_2_reg[33]/D       inf           
reset                          o_oneMinusUz_2_reg[33]/R       inf           
enable                         o_oneMinusUz_2_reg[34]/CE      inf           
i_oneMinusUz_2[34]             o_oneMinusUz_2_reg[34]/D       inf           
reset                          o_oneMinusUz_2_reg[34]/R       inf           
enable                         o_oneMinusUz_2_reg[35]/CE      inf           
i_oneMinusUz_2[35]             o_oneMinusUz_2_reg[35]/D       inf           
reset                          o_oneMinusUz_2_reg[35]/R       inf           
enable                         o_oneMinusUz_2_reg[36]/CE      inf           
i_oneMinusUz_2[36]             o_oneMinusUz_2_reg[36]/D       inf           
reset                          o_oneMinusUz_2_reg[36]/R       inf           
enable                         o_oneMinusUz_2_reg[37]/CE      inf           
i_oneMinusUz_2[37]             o_oneMinusUz_2_reg[37]/D       inf           
reset                          o_oneMinusUz_2_reg[37]/R       inf           
enable                         o_oneMinusUz_2_reg[38]/CE      inf           
i_oneMinusUz_2[38]             o_oneMinusUz_2_reg[38]/D       inf           
reset                          o_oneMinusUz_2_reg[38]/R       inf           
enable                         o_oneMinusUz_2_reg[39]/CE      inf           
i_oneMinusUz_2[39]             o_oneMinusUz_2_reg[39]/D       inf           
reset                          o_oneMinusUz_2_reg[39]/R       inf           
enable                         o_oneMinusUz_2_reg[3]/CE       inf           



