{"Michael J. Flynn": [["Instruction sets and their implementations", ["Michael J. Flynn"], "http://doi.acm.org/10.1145/255237.255240", "micro", 1990]], "Marco Danelutto": [["VLIW-in-the-large: a model for fine grain parallelism exploitation on distributed memory multiprocessors", ["Marco Danelutto", "Marco Vanneschi"], "http://doi.acm.org/10.1145/255237.255241", "micro", 1990]], "Marco Vanneschi": [["VLIW-in-the-large: a model for fine grain parallelism exploitation on distributed memory multiprocessors", ["Marco Danelutto", "Marco Vanneschi"], "http://doi.acm.org/10.1145/255237.255241", "micro", 1990]], "Bogong Su": [["A software pipelining based VLIW architecture and optimizing compiler", ["Bogong Su", "Jian Wang", "Zhizhong Tang", "Wei Zhao", "Yimin Wu"], "http://doi.acm.org/10.1145/255237.255244", "micro", 1990]], "Jian Wang": [["A software pipelining based VLIW architecture and optimizing compiler", ["Bogong Su", "Jian Wang", "Zhizhong Tang", "Wei Zhao", "Yimin Wu"], "http://doi.acm.org/10.1145/255237.255244", "micro", 1990]], "Zhizhong Tang": [["A software pipelining based VLIW architecture and optimizing compiler", ["Bogong Su", "Jian Wang", "Zhizhong Tang", "Wei Zhao", "Yimin Wu"], "http://doi.acm.org/10.1145/255237.255244", "micro", 1990]], "Wei Zhao": [["A software pipelining based VLIW architecture and optimizing compiler", ["Bogong Su", "Jian Wang", "Zhizhong Tang", "Wei Zhao", "Yimin Wu"], "http://doi.acm.org/10.1145/255237.255244", "micro", 1990]], "Yimin Wu": [["A software pipelining based VLIW architecture and optimizing compiler", ["Bogong Su", "Jian Wang", "Zhizhong Tang", "Wei Zhao", "Yimin Wu"], "http://doi.acm.org/10.1145/255237.255244", "micro", 1990]], "Rajiv Gupta": [["A fine-grained MIMD architecture based upon register channels", ["Rajiv Gupta"], "http://doi.acm.org/10.1145/255237.255245", "micro", 1990]], "Soo-Mook Moon": [["Hardware implementation of a general multi-way jump mechanism", ["Soo-Mook Moon", "Scott D. Carson", "Ashok K. Agrawala"], "http://doi.acm.org/10.1145/255237.255247", "micro", 1990]], "Scott D. Carson": [["Hardware implementation of a general multi-way jump mechanism", ["Soo-Mook Moon", "Scott D. Carson", "Ashok K. Agrawala"], "http://doi.acm.org/10.1145/255237.255247", "micro", 1990]], "Ashok K. Agrawala": [["Hardware implementation of a general multi-way jump mechanism", ["Soo-Mook Moon", "Scott D. Carson", "Ashok K. Agrawala"], "http://doi.acm.org/10.1145/255237.255247", "micro", 1990]], "Reese B. Jones": [["Software pipelining: a comparison and improvement", ["Reese B. Jones", "Vicki H. Allan"], "http://doi.acm.org/10.1145/255237.255248", "micro", 1990]], "Vicki H. Allan": [["Software pipelining: a comparison and improvement", ["Reese B. Jones", "Vicki H. Allan"], "http://doi.acm.org/10.1145/255237.255248", "micro", 1990]], "Toshio Nakatani": [["Using a lookahead window in a compaction-based parallelizing compiler", ["Toshio Nakatani", "Kemal Ebcioglu"], "http://doi.acm.org/10.1145/255237.255249", "micro", 1990]], "Kemal Ebcioglu": [["Using a lookahead window in a compaction-based parallelizing compiler", ["Toshio Nakatani", "Kemal Ebcioglu"], "http://doi.acm.org/10.1145/255237.255249", "micro", 1990]], "Alexandru Nicolau": [["Realistic scheduling: compaction for pipelined architectures", ["Alexandru Nicolau", "Roni Potasman"], "http://doi.acm.org/10.1145/255237.255252", "micro", 1990]], "Roni Potasman": [["Realistic scheduling: compaction for pipelined architectures", ["Alexandru Nicolau", "Roni Potasman"], "http://doi.acm.org/10.1145/255237.255252", "micro", 1990]], "Alessandro De Gloria": [["An evaluation system for application specific architectures", ["Alessandro De Gloria", "Paolo Faraboschi"], "http://doi.acm.org/10.1145/255237.255253", "micro", 1990]], "Paolo Faraboschi": [["An evaluation system for application specific architectures", ["Alessandro De Gloria", "Paolo Faraboschi"], "http://doi.acm.org/10.1145/255237.255253", "micro", 1990]], "J. M. Mulder": [["A framework for high-speed controller design", ["J. M. Mulder", "R. J. Portier", "A. Srivastava"], "http://doi.acm.org/10.1145/255237.255254", "micro", 1990]], "R. J. Portier": [["A framework for high-speed controller design", ["J. M. Mulder", "R. J. Portier", "A. Srivastava"], "http://doi.acm.org/10.1145/255237.255254", "micro", 1990]], "A. Srivastava": [["A framework for high-speed controller design", ["J. M. Mulder", "R. J. Portier", "A. Srivastava"], "http://doi.acm.org/10.1145/255237.255254", "micro", 1990]], "Paul Kenyon": [["High-level microprogramming: an optimizing C compiler for a processing element of a CAD accelerator", ["Paul Kenyon", "Prathima Agrawal", "Sharad C. Seth"], "http://doi.acm.org/10.1145/255237.255255", "micro", 1990]], "Prathima Agrawal": [["High-level microprogramming: an optimizing C compiler for a processing element of a CAD accelerator", ["Paul Kenyon", "Prathima Agrawal", "Sharad C. Seth"], "http://doi.acm.org/10.1145/255237.255255", "micro", 1990]], "Sharad C. Seth": [["High-level microprogramming: an optimizing C compiler for a processing element of a CAD accelerator", ["Paul Kenyon", "Prathima Agrawal", "Sharad C. Seth"], "http://doi.acm.org/10.1145/255237.255255", "micro", 1990]], "Philip H. Sweany": [["Post-compaction register assignment in a retargetable compiler", ["Philip H. Sweany", "Steven J. Beaty"], "http://doi.acm.org/10.1145/255237.255257", "micro", 1990]], "Steven J. Beaty": [["Post-compaction register assignment in a retargetable compiler", ["Philip H. Sweany", "Steven J. Beaty"], "http://doi.acm.org/10.1145/255237.255257", "micro", 1990], ["Motivation and framework for using genetic algorithms for microcode compaction", ["Steven J. Beaty", "Darrell Whitley", "Gearold Johnson"], "http://doi.acm.org/10.1145/255237.255259", "micro", 1990]], "Darrell Whitley": [["Motivation and framework for using genetic algorithms for microcode compaction", ["Steven J. Beaty", "Darrell Whitley", "Gearold Johnson"], "http://doi.acm.org/10.1145/255237.255259", "micro", 1990]], "Gearold Johnson": [["Motivation and framework for using genetic algorithms for microcode compaction", ["Steven J. Beaty", "Darrell Whitley", "Gearold Johnson"], "http://doi.acm.org/10.1145/255237.255259", "micro", 1990]], "S. ShouHan Wang": [["Ideograph/Ideogram: framework/hardware for eager evaluation", ["S. ShouHan Wang", "Augustus K. Uht"], "http://doi.acm.org/10.1145/255237.255261", "micro", 1990]], "Augustus K. Uht": [["Ideograph/Ideogram: framework/hardware for eager evaluation", ["S. ShouHan Wang", "Augustus K. Uht"], "http://doi.acm.org/10.1145/255237.255261", "micro", 1990]], "Jong-Jiann Shieh": [["An instruction reoderer for pipelined computers", ["Jong-Jiann Shieh", "Christos A. Papachristou"], "http://doi.acm.org/10.1145/255237.255262", "micro", 1990]], "Christos A. Papachristou": [["An instruction reoderer for pipelined computers", ["Jong-Jiann Shieh", "Christos A. Papachristou"], "http://doi.acm.org/10.1145/255237.255262", "micro", 1990], ["SMDSS - a structured microcode development and simulation system", ["Djahida Smati", "Jerry P.-C. Hwang", "Christos A. Papachristou"], "http://doi.acm.org/10.1145/255237.255289", "micro", 1990]], "Feipei Lai": [["Optimization on instruction reorganization", ["Feipei Lai", "Hung-Chang Lee", "Chun-Luh Lee"], "http://doi.acm.org/10.1145/255237.255264", "micro", 1990], ["A memory management unit and cache controller for the MARS system", ["Feipei Lai", "Chyuan-Yow Wu", "Tai-Ming Parng"], "http://doi.acm.org/10.1145/255237.255276", "micro", 1990]], "Hung-Chang Lee": [["Optimization on instruction reorganization", ["Feipei Lai", "Hung-Chang Lee", "Chun-Luh Lee"], "http://doi.acm.org/10.1145/255237.255264", "micro", 1990]], "Chun-Luh Lee": [["Optimization on instruction reorganization", ["Feipei Lai", "Hung-Chang Lee", "Chun-Luh Lee"], "http://doi.acm.org/10.1145/255237.255264", "micro", 1990]], "David Binger": [["Automatic synthesis of a dual-PLA controller with a counter", ["David Binger", "David Knapp"], "http://doi.acm.org/10.1145/255237.255266", "micro", 1990]], "David Knapp": [["Automatic synthesis of a dual-PLA controller with a counter", ["David Binger", "David Knapp"], "http://doi.acm.org/10.1145/255237.255266", "micro", 1990]], "Forrest Brewer": [["Interconnection synthesis with geometric constraints", ["Forrest Brewer", "Barry M. Pangrle", "Andrew Seawright"], "http://doi.acm.org/10.1145/255237.255267", "micro", 1990]], "Barry M. Pangrle": [["Interconnection synthesis with geometric constraints", ["Forrest Brewer", "Barry M. Pangrle", "Andrew Seawright"], "http://doi.acm.org/10.1145/255237.255267", "micro", 1990]], "Andrew Seawright": [["Interconnection synthesis with geometric constraints", ["Forrest Brewer", "Barry M. Pangrle", "Andrew Seawright"], "http://doi.acm.org/10.1145/255237.255267", "micro", 1990]], "Farhad Mavaddat": [["An application of L systems to local microcode synthesis", ["Farhad Mavaddat", "M. Mahmood", "Mantis H. M. Cheng"], "http://doi.acm.org/10.1145/255237.255269", "micro", 1990]], "M. Mahmood": [["An application of L systems to local microcode synthesis", ["Farhad Mavaddat", "M. Mahmood", "Mantis H. M. Cheng"], "http://doi.acm.org/10.1145/255237.255269", "micro", 1990]], "Mantis H. M. Cheng": [["An application of L systems to local microcode synthesis", ["Farhad Mavaddat", "M. Mahmood", "Mantis H. M. Cheng"], "http://doi.acm.org/10.1145/255237.255269", "micro", 1990]], "Tsang-Ling Sheu": [["The selection of optimal cache lines for microprocessor-based controllers", ["Tsang-Ling Sheu", "Yuan-Bao Shieh", "Woei Lin"], "http://doi.acm.org/10.1145/255237.255272", "micro", 1990]], "Yuan-Bao Shieh": [["The selection of optimal cache lines for microprocessor-based controllers", ["Tsang-Ling Sheu", "Yuan-Bao Shieh", "Woei Lin"], "http://doi.acm.org/10.1145/255237.255272", "micro", 1990]], "Woei Lin": [["The selection of optimal cache lines for microprocessor-based controllers", ["Tsang-Ling Sheu", "Yuan-Bao Shieh", "Woei Lin"], "http://doi.acm.org/10.1145/255237.255272", "micro", 1990]], "Arvin Park": [["Address compression through base register caching", ["Arvin Park", "Matthew K. Farrens"], "http://doi.acm.org/10.1145/255237.255274", "micro", 1990]], "Matthew K. Farrens": [["Address compression through base register caching", ["Arvin Park", "Matthew K. Farrens"], "http://doi.acm.org/10.1145/255237.255274", "micro", 1990], ["An evaluation of functional unit lengths for single-chip processors", ["Matthew K. Farrens", "Andrew R. Pleszkun"], "http://doi.acm.org/10.1145/255237.255278", "micro", 1990]], "Chyuan-Yow Wu": [["A memory management unit and cache controller for the MARS system", ["Feipei Lai", "Chyuan-Yow Wu", "Tai-Ming Parng"], "http://doi.acm.org/10.1145/255237.255276", "micro", 1990]], "Tai-Ming Parng": [["A memory management unit and cache controller for the MARS system", ["Feipei Lai", "Chyuan-Yow Wu", "Tai-Ming Parng"], "http://doi.acm.org/10.1145/255237.255276", "micro", 1990]], "Andrew R. Pleszkun": [["An evaluation of functional unit lengths for single-chip processors", ["Matthew K. Farrens", "Andrew R. Pleszkun"], "http://doi.acm.org/10.1145/255237.255278", "micro", 1990]], "Lawrence Rauchwerger": [["A multiple floating point coprocessor architecture", ["Lawrence Rauchwerger", "P. Michael Farmwald"], "http://doi.acm.org/10.1145/255237.255280", "micro", 1990]], "P. Michael Farmwald": [["A multiple floating point coprocessor architecture", ["Lawrence Rauchwerger", "P. Michael Farmwald"], "http://doi.acm.org/10.1145/255237.255280", "micro", 1990]], "Reuven Bakalash": [["A barrel shift microsystem for parallel processing", ["Reuven Bakalash", "Zhong Xu"], "http://doi.acm.org/10.1145/255237.255281", "micro", 1990]], "Zhong Xu": [["A barrel shift microsystem for parallel processing", ["Reuven Bakalash", "Zhong Xu"], "http://doi.acm.org/10.1145/255237.255281", "micro", 1990]], "Beverly Gocal": [["PRISM architecture: parallel and pipeline features", ["Beverly Gocal"], "http://doi.acm.org/10.1145/255237.255283", "micro", 1990]], "L. Campanale": [["Topologies for the parallel backtracking Prolog engine", ["L. Campanale", "Mario De Blasi", "Anna Gentile", "F. Greco"], "http://doi.acm.org/10.1145/255237.255285", "micro", 1990]], "Mario De Blasi": [["Topologies for the parallel backtracking Prolog engine", ["L. Campanale", "Mario De Blasi", "Anna Gentile", "F. Greco"], "http://doi.acm.org/10.1145/255237.255285", "micro", 1990]], "Anna Gentile": [["Topologies for the parallel backtracking Prolog engine", ["L. Campanale", "Mario De Blasi", "Anna Gentile", "F. Greco"], "http://doi.acm.org/10.1145/255237.255285", "micro", 1990]], "F. Greco": [["Topologies for the parallel backtracking Prolog engine", ["L. Campanale", "Mario De Blasi", "Anna Gentile", "F. Greco"], "http://doi.acm.org/10.1145/255237.255285", "micro", 1990]], "Christian Iseli": [["A high-level microprogrammed processor", ["Christian Iseli", "Eduardo Sanchez"], "http://doi.acm.org/10.1145/255237.255287", "micro", 1990]], "Eduardo Sanchez": [["A high-level microprogrammed processor", ["Christian Iseli", "Eduardo Sanchez"], "http://doi.acm.org/10.1145/255237.255287", "micro", 1990]], "Djahida Smati": [["SMDSS - a structured microcode development and simulation system", ["Djahida Smati", "Jerry P.-C. Hwang", "Christos A. Papachristou"], "http://doi.acm.org/10.1145/255237.255289", "micro", 1990]], "Jerry P.-C. Hwang": [["SMDSS - a structured microcode development and simulation system", ["Djahida Smati", "Jerry P.-C. Hwang", "Christos A. Papachristou"], "http://doi.acm.org/10.1145/255237.255289", "micro", 1990]], "S. Hwang": [["On the testing of microprogrammed processor", ["S. Hwang", "Rochit Rajsuman", "Yashwant K. Malaiya"], "http://doi.acm.org/10.1145/255237.255291", "micro", 1990]], "Rochit Rajsuman": [["On the testing of microprogrammed processor", ["S. Hwang", "Rochit Rajsuman", "Yashwant K. Malaiya"], "http://doi.acm.org/10.1145/255237.255291", "micro", 1990]], "Yashwant K. Malaiya": [["On the testing of microprogrammed processor", ["S. Hwang", "Rochit Rajsuman", "Yashwant K. Malaiya"], "http://doi.acm.org/10.1145/255237.255291", "micro", 1990]], "C. Hwa Chang": [["A weighted technique for programmable logic devices minimization", ["C. Hwa Chang", "Hammad K. Azzam"], "http://doi.acm.org/10.1145/255237.255292", "micro", 1990]], "Hammad K. Azzam": [["A weighted technique for programmable logic devices minimization", ["C. Hwa Chang", "Hammad K. Azzam"], "http://doi.acm.org/10.1145/255237.255292", "micro", 1990]], "Liwen Shih": [["Microprogramming heritage of RISC design", ["Liwen Shih"], "http://doi.acm.org/10.1145/255237.255294", "micro", 1990]], "Sunil R. Das": [["A survey on bit dimension optimization strategies of microprograms", ["Sunil R. Das", "Amiya Nayak"], "http://doi.acm.org/10.1145/255237.255295", "micro", 1990]], "Amiya Nayak": [["A survey on bit dimension optimization strategies of microprograms", ["Sunil R. Das", "Amiya Nayak"], "http://doi.acm.org/10.1145/255237.255295", "micro", 1990]], "Monica Alderighi": [["A model of a microprogrammed functional-oriented computing unit", ["Monica Alderighi", "Giacomo R. Sechi"], "http://doi.acm.org/10.1145/255237.255297", "micro", 1990]], "Giacomo R. Sechi": [["A model of a microprogrammed functional-oriented computing unit", ["Monica Alderighi", "Giacomo R. Sechi"], "http://doi.acm.org/10.1145/255237.255297", "micro", 1990]]}