0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10/LAB10.srcs/TB_AddSubUnitBit_4/imports/LAB10/LAB10.sim/TB_AddSubUnitBit_4.vhd,1658769784,vhdl,,,,tb_addsubunitbit_4,,,,,,,,
C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10/LAB10.srcs/TB_AddSubUnitBit_4/imports/LAB10/LAB10.srcs/sources_1/imports/new/FA.vhd,1658769784,vhdl,,,,fa,,,,,,,,
C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10/LAB10.srcs/TB_AddSubUnitBit_4/imports/LAB10/LAB10.srcs/sources_1/imports/new/HA.vhd,1658769784,vhdl,,,,ha,,,,,,,,
C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10/LAB10.srcs/TB_AddSubUnitBit_4/imports/sim_1/AddSubUnitBit_4.vhd,1658769784,vhdl,,,,addsubunitbit_4,,,,,,,,
