Analysis & Synthesis report for flappyPlane
Tue May 28 03:25:22 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue May 28 03:25:22 2024           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; flappyPlane                                 ;
; Top-level Entity Name       ; toplevel                                    ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; toplevel           ; flappyPlane        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May 28 03:24:40 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off flappyPlane -c flappyPlane
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd
    Info (12022): Found design unit 1: BCD_to_SevenSeg-arc1 File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/BCD_to_7Seg.vhd Line: 12
    Info (12023): Found entity 1: BCD_to_SevenSeg File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/BCD_to_7Seg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd Line: 17
    Info (12023): Found entity 1: VGA_SYNC File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd Line: 18
    Info (12023): Found entity 1: MOUSE File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd Line: 20
    Info (12023): Found entity 1: char_rom File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/bouncy_ball.vhd
    Info (12022): Found design unit 1: bouncy_ball-behavior File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd Line: 21
    Info (12023): Found entity 1: bouncy_ball File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/ball.vhd
    Info (12022): Found design unit 1: ball-behavior File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/ball.vhd Line: 14
    Info (12023): Found entity 1: ball File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/ball.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v
    Info (12023): Found entity 1: DE0_CV_golden_top File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/DE0_CV_golden_top.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.bdf
    Info (12023): Found entity 1: toplevel
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-rtl File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll.vhd Line: 20
    Info (12023): Found entity 1: pll File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll/pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file pll2.vhd
    Info (12022): Found design unit 1: pll2-rtl File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2.vhd Line: 20
    Info (12023): Found entity 1: pll2 File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll2/pll2_0002.v
    Info (12023): Found entity 1: pll2_0002 File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file char_block_diagram.bdf
    Info (12023): Found entity 1: char_block_diagram
Info (12021): Found 1 design units, including 1 entities, in source file mouse_block_diagram.bdf
    Info (12023): Found entity 1: mouse_block_diagram
Warning (12019): Can't analyze file -- file ../pipe.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file output_files/pipes.bdf
    Info (12023): Found entity 1: pipes
Info (12021): Found 2 design units, including 1 entities, in source file text.vhd
    Info (12022): Found design unit 1: textSelector-Behaviour File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd Line: 17
    Info (12023): Found entity 1: textSelector File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/text.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file random_number_gen.vhd
    Info (12022): Found design unit 1: random_number_gen-LFSR_BEHAVIOR File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/random_number_gen.vhd Line: 11
    Info (12023): Found entity 1: random_number_gen File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/random_number_gen.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file heart.vhd
    Info (12022): Found design unit 1: heart-SYN File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd Line: 19
    Info (12023): Found entity 1: heart File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/heart.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plane.vhd
    Info (12022): Found design unit 1: plane-SYN File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd Line: 19
    Info (12023): Found entity 1: plane File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file toolbox.vhd
    Info (12022): Found design unit 1: toolbox-SYN File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd Line: 19
    Info (12023): Found entity 1: toolbox File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file clouds.vhd
    Info (12022): Found design unit 1: clouds-SYN File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd Line: 19
    Info (12023): Found entity 1: clouds File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plane_rom.vhd
    Info (12022): Found design unit 1: plane_rom-Behavioral File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane_rom.vhd Line: 11
    Info (12023): Found entity 1: plane_rom File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/plane_rom.vhd Line: 6
Error (10482): VHDL error at bouncy_ball.vhd(173): object "reset" is used but not declared File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd Line: 173
Error (10482): VHDL error at bouncy_ball.vhd(171): object "reset" is used but not declared File: C:/Users/Marc/Documents/GitHub/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd Line: 171
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 4863 megabytes
    Error: Processing ended: Tue May 28 03:25:22 2024
    Error: Elapsed time: 00:00:42
    Error: Total CPU time (on all processors): 00:01:05


