top: sv_chip1_hierarchy_no_mem

include_all_verilog_files: yes