[2025-09-17 11:14:35] START suite=qualcomm_srv trace=srv320_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv320_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2717890 heartbeat IPC: 3.679 cumulative IPC: 3.679 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5123672 cumulative IPC: 3.903 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5123672 cumulative IPC: 3.903 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5123673 heartbeat IPC: 4.157 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 12023987 heartbeat IPC: 1.449 cumulative IPC: 1.449 (Simulation time: 00 hr 02 min 13 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 40000006 cycles: 19283416 heartbeat IPC: 1.378 cumulative IPC: 1.412 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 26306776 heartbeat IPC: 1.424 cumulative IPC: 1.416 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 33177475 heartbeat IPC: 1.455 cumulative IPC: 1.426 (Simulation time: 00 hr 05 min 19 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 70000007 cycles: 40431643 heartbeat IPC: 1.379 cumulative IPC: 1.416 (Simulation time: 00 hr 06 min 20 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 47412164 heartbeat IPC: 1.433 cumulative IPC: 1.419 (Simulation time: 00 hr 07 min 20 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 54576099 heartbeat IPC: 1.396 cumulative IPC: 1.416 (Simulation time: 00 hr 08 min 24 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 61864244 heartbeat IPC: 1.372 cumulative IPC: 1.41 (Simulation time: 00 hr 09 min 28 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv320_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 68847551 heartbeat IPC: 1.432 cumulative IPC: 1.412 (Simulation time: 00 hr 10 min 28 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 70983862 cumulative IPC: 1.409 (Simulation time: 00 hr 11 min 33 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 70983862 cumulative IPC: 1.409 (Simulation time: 00 hr 11 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv320_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.409 instructions: 100000000 cycles: 70983862
CPU 0 Branch Prediction Accuracy: 93.77% MPKI: 11.61 Average ROB Occupancy at Mispredict: 34.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00251
BRANCH_INDIRECT: 0.4245
BRANCH_CONDITIONAL: 10.97
BRANCH_DIRECT_CALL: 0.00251
BRANCH_INDIRECT_CALL: 0.2089
BRANCH_RETURN: 0.00375


====Backend Stall Breakdown====
ROB_STALL: 871355
LQ_STALL: 0
SQ_STALL: 3246


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 123.84158
REPLAY_LOAD: 79.21512
NON_REPLAY_LOAD: 34.85521

== Total ==
ADDR_TRANS: 37524
REPLAY_LOAD: 40875
NON_REPLAY_LOAD: 792956

== Counts ==
ADDR_TRANS: 303
REPLAY_LOAD: 516
NON_REPLAY_LOAD: 22750

cpu0->cpu0_STLB TOTAL        ACCESS:    1800134 HIT:    1794127 MISS:       6007 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1800134 HIT:    1794127 MISS:       6007 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 151.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7987412 HIT:    7600443 MISS:     386969 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7336045 HIT:    7009038 MISS:     327007 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     177378 HIT:     132139 MISS:      45239 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     462307 HIT:     458357 MISS:       3950 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      11682 HIT:        909 MISS:      10773 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 42 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15679334 HIT:    7140830 MISS:    8538504 MSHR_MERGE:    2227759
cpu0->cpu0_L1I LOAD         ACCESS:   15679334 HIT:    7140830 MISS:    8538504 MSHR_MERGE:    2227759
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.45 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27326300 HIT:   25452472 MISS:    1873828 MSHR_MERGE:     659459
cpu0->cpu0_L1D LOAD         ACCESS:   14968828 HIT:   13556564 MISS:    1412264 MSHR_MERGE:     386960
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12345188 HIT:   11895357 MISS:     449831 MSHR_MERGE:     272448
cpu0->cpu0_L1D TRANSLATION  ACCESS:      12284 HIT:        551 MISS:      11733 MSHR_MERGE:         51
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 24.28 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13049014 HIT:   11065305 MISS:    1983709 MSHR_MERGE:    1026890
cpu0->cpu0_ITLB LOAD         ACCESS:   13049014 HIT:   11065305 MISS:    1983709 MSHR_MERGE:    1026890
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.068 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25755809 HIT:   24565067 MISS:    1190742 MSHR_MERGE:     347427
cpu0->cpu0_DTLB LOAD         ACCESS:   25755809 HIT:   24565067 MISS:    1190742 MSHR_MERGE:     347427
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.004 cycles
cpu0->LLC TOTAL        ACCESS:     574969 HIT:     518479 MISS:      56490 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     327006 HIT:     285140 MISS:      41866 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      45239 HIT:      35336 MISS:       9903 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     191951 HIT:     191746 MISS:        205 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10773 HIT:       6257 MISS:       4516 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 88.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1191
  ROW_BUFFER_MISS:      55089
  AVG DBUS CONGESTED CYCLE: 7.075
Channel 0 WQ ROW_BUFFER_HIT:       3774
  ROW_BUFFER_MISS:      24616
  FULL:          0
Channel 0 REFRESHES ISSUED:       5916

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       649357       289976        74726         8729
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           44          515          286
  STLB miss resolved @ L2C                0            6           95         1036          337
  STLB miss resolved @ LLC                0           80          342         4871          908
  STLB miss resolved @ MEM                0            3          177         3138         2358

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             145101        50980      1469688        18093         1970
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           12          212           87
  STLB miss resolved @ L2C                0            1            0          152          124
  STLB miss resolved @ LLC                0           69           71          845          263
  STLB miss resolved @ MEM                0            3           39          685          534
[2025-09-17 11:26:08] END   suite=qualcomm_srv trace=srv320_ap (rc=0)
