{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509001091335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509001091340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 08:58:10 2017 " "Processing started: Thu Oct 26 08:58:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509001091340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509001091340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAMERA_IP_512x512 -c CAMERA_IP_512x512 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAMERA_IP_512x512 -c CAMERA_IP_512x512" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509001091340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1509001092148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "verilog/VGA_Controller.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001092943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001092943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/SEG7_LUT_8.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/SEG7_LUT_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "verilog/SEG7_LUT_8.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001092951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001092951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "verilog/SEG7_LUT.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001092958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001092958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "verilog/sdram_pll.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001092966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001092966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "verilog/Reset_Delay.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001092973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001092973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/RAW2RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/RAW2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "verilog/RAW2RGB.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001092983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001092983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/Line_Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/Line_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "verilog/Line_Buffer.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/Line_Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001092989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001092989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "verilog/I2C_Controller.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001092997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001092997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/I2C_CCD_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/I2C_CCD_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001093009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/D5M_IP.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/D5M_IP.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_IP " "Found entity 1: D5M_IP" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001093017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/CCD_Capture.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/CCD_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "verilog/CCD_Capture.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001093024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/TOP_D5M_IP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/TOP_D5M_IP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_D5M_IP-bdf_type " "Found design unit 1: TOP_D5M_IP-bdf_type" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093682 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_D5M_IP " "Found entity 1: TOP_D5M_IP" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001093682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/test_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/test_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_io-A " "Found design unit 1: test_io-A" {  } { { "vhdl/test_io.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/test_io.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093689 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_io " "Found entity 1: test_io" {  } { { "vhdl/test_io.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/test_io.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001093689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pwm_cycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pwm_cycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_cycle-RTL_Accum " "Found design unit 1: PWM_cycle-RTL_Accum" {  } { { "vhdl/pwm_cycle.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/pwm_cycle.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093696 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_cycle " "Found entity 1: PWM_cycle" {  } { { "vhdl/pwm_cycle.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/pwm_cycle.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001093696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/image_process.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/image_process.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_process-rtl " "Found design unit 1: image_process-rtl" {  } { { "vhdl/image_process.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/image_process.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093702 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_process " "Found entity 1: image_process" {  } { { "vhdl/image_process.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/image_process.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001093702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/gensync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/gensync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gensync-Behavioral " "Found design unit 1: gensync-Behavioral" {  } { { "vhdl/gensync.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/gensync.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093709 ""} { "Info" "ISGN_ENTITY_NAME" "1 gensync " "Found entity 1: gensync" {  } { { "vhdl/gensync.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/gensync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001093709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dpram_512x512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/dpram_512x512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram_512x512-SYN " "Found design unit 1: dpram_512x512-SYN" {  } { { "vhdl/dpram_512x512.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/dpram_512x512.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093718 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram_512x512 " "Found entity 1: dpram_512x512" {  } { { "vhdl/dpram_512x512.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/dpram_512x512.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001093718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/delayline_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/delayline_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delayline_line_buffer-A " "Found design unit 1: delayline_line_buffer-A" {  } { { "vhdl/delayline_line_buffer.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/delayline_line_buffer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093725 ""} { "Info" "ISGN_ENTITY_NAME" "1 delayline_line_buffer " "Found entity 1: delayline_line_buffer" {  } { { "vhdl/delayline_line_buffer.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/delayline_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001093725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "vhdl/altpll0.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093733 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "vhdl/altpll0.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001093733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001093733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R D5M_IP.v(186) " "Verilog HDL Implicit Net warning at D5M_IP.v(186): created implicit net for \"R\"" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509001093740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G D5M_IP.v(187) " "Verilog HDL Implicit Net warning at D5M_IP.v(187): created implicit net for \"G\"" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509001093740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B D5M_IP.v(188) " "Verilog HDL Implicit Net warning at D5M_IP.v(188): created implicit net for \"B\"" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509001093740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_D5M_IP " "Elaborating entity \"TOP_D5M_IP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1509001094093 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sCCD_VAL TOP_D5M_IP.vhd(194) " "Verilog HDL or VHDL warning at TOP_D5M_IP.vhd(194): object \"sCCD_VAL\" assigned a value but never read" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509001094099 "|TOP_D5M_IP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_B_i TOP_D5M_IP.vhd(196) " "Verilog HDL or VHDL warning at TOP_D5M_IP.vhd(196): object \"VGA_B_i\" assigned a value but never read" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509001094099 "|TOP_D5M_IP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_NB_i TOP_D5M_IP.vhd(197) " "Verilog HDL or VHDL warning at TOP_D5M_IP.vhd(197): object \"VGA_NB_i\" assigned a value but never read" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509001094099 "|TOP_D5M_IP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b TOP_D5M_IP.vhd(208) " "VHDL Signal Declaration warning at TOP_D5M_IP.vhd(208): used implicit default value for signal \"b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1509001094099 "|TOP_D5M_IP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r TOP_D5M_IP.vhd(208) " "VHDL Signal Declaration warning at TOP_D5M_IP.vhd(208): used implicit default value for signal \"r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1509001094099 "|TOP_D5M_IP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IMGY_out TOP_D5M_IP.vhd(211) " "Verilog HDL or VHDL warning at TOP_D5M_IP.vhd(211): object \"IMGY_out\" assigned a value but never read" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509001094099 "|TOP_D5M_IP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D5M_IP D5M_IP:b2v_inst " "Elaborating entity \"D5M_IP\" for hierarchy \"D5M_IP:b2v_inst\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "b2v_inst" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R D5M_IP.v(186) " "Verilog HDL or VHDL warning at D5M_IP.v(186): object \"R\" assigned a value but never read" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509001094109 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G D5M_IP.v(187) " "Verilog HDL or VHDL warning at D5M_IP.v(187): object \"G\" assigned a value but never read" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509001094109 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B D5M_IP.v(188) " "Verilog HDL or VHDL warning at D5M_IP.v(188): object \"B\" assigned a value but never read" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509001094109 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 D5M_IP.v(184) " "Verilog HDL assignment warning at D5M_IP.v(184): truncated value with size 11 to match size of target (8)" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094109 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 D5M_IP.v(186) " "Verilog HDL assignment warning at D5M_IP.v(186): truncated value with size 12 to match size of target (1)" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094109 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 D5M_IP.v(187) " "Verilog HDL assignment warning at D5M_IP.v(187): truncated value with size 12 to match size of target (1)" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094109 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 D5M_IP.v(188) " "Verilog HDL assignment warning at D5M_IP.v(188): truncated value with size 12 to match size of target (1)" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094109 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 D5M_IP.v(193) " "Verilog HDL assignment warning at D5M_IP.v(193): truncated value with size 32 to match size of target (2)" {  } { { "verilog/D5M_IP.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094109 "|TOP_D5M_IP|D5M_IP:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay D5M_IP:b2v_inst\|Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"D5M_IP:b2v_inst\|Reset_Delay:u2\"" {  } { { "verilog/D5M_IP.v" "u2" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture D5M_IP:b2v_inst\|CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"D5M_IP:b2v_inst\|CCD_Capture:u3\"" {  } { { "verilog/D5M_IP.v" "u3" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094117 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(162) " "Verilog HDL or VHDL warning at CCD_Capture.v(162): object \"ifval_fedge\" assigned a value but never read" {  } { { "verilog/CCD_Capture.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/CCD_Capture.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509001094120 "|TOP_D5M_IP|D5M_IP:b2v_inst|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(163) " "Verilog HDL or VHDL warning at CCD_Capture.v(163): object \"y_cnt_d\" assigned a value but never read" {  } { { "verilog/CCD_Capture.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/CCD_Capture.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509001094121 "|TOP_D5M_IP|D5M_IP:b2v_inst|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(123) " "Verilog HDL assignment warning at CCD_Capture.v(123): truncated value with size 32 to match size of target (16)" {  } { { "verilog/CCD_Capture.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/CCD_Capture.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094121 "|TOP_D5M_IP|D5M_IP:b2v_inst|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(127) " "Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)" {  } { { "verilog/CCD_Capture.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/CCD_Capture.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094121 "|TOP_D5M_IP|D5M_IP:b2v_inst|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(183) " "Verilog HDL assignment warning at CCD_Capture.v(183): truncated value with size 32 to match size of target (1)" {  } { { "verilog/CCD_Capture.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/CCD_Capture.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094121 "|TOP_D5M_IP|D5M_IP:b2v_inst|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB D5M_IP:b2v_inst\|RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"D5M_IP:b2v_inst\|RAW2RGB:u4\"" {  } { { "verilog/D5M_IP.v" "u4" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0 " "Elaborating entity \"Line_Buffer\" for hierarchy \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\"" {  } { { "verilog/RAW2RGB.v" "u0" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/RAW2RGB.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "verilog/Line_Buffer.v" "ALTSHIFT_TAPS_component" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/Line_Buffer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "verilog/Line_Buffer.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/Line_Buffer.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509001094318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094318 ""}  } { { "verilog/Line_Buffer.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/Line_Buffer.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1509001094318 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_nv51.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/shift_taps_nv51.tdf" 50 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1509001094400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nv51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nv51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nv51 " "Found entity 1: shift_taps_nv51" {  } { { "db/shift_taps_nv51.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/shift_taps_nv51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001094401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001094401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_nv51 D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated " "Elaborating entity \"shift_taps_nv51\" for hierarchy \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/softslin/altera14_0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6tg1 " "Found entity 1: altsyncram_6tg1" {  } { { "db/altsyncram_6tg1.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altsyncram_6tg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001094486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001094486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6tg1 D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated\|altsyncram_6tg1:altsyncram2 " "Elaborating entity \"altsyncram_6tg1\" for hierarchy \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated\|altsyncram_6tg1:altsyncram2\"" {  } { { "db/shift_taps_nv51.tdf" "altsyncram2" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/shift_taps_nv51.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7of " "Found entity 1: cntr_7of" {  } { { "db/cntr_7of.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/cntr_7of.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001094570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001094570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7of D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated\|cntr_7of:cntr1 " "Elaborating entity \"cntr_7of\" for hierarchy \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated\|cntr_7of:cntr1\"" {  } { { "db/shift_taps_nv51.tdf" "cntr1" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/shift_taps_nv51.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/cmpr_qac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001094651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001094651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4 " "Elaborating entity \"cmpr_qac\" for hierarchy \"D5M_IP:b2v_inst\|RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_nv51:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4\"" {  } { { "db/cntr_7of.tdf" "cmpr4" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/cntr_7of.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config D5M_IP:b2v_inst\|I2C_CCD_Config:u8 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"D5M_IP:b2v_inst\|I2C_CCD_Config:u8\"" {  } { { "verilog/D5M_IP.v" "u8" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(122) " "Verilog HDL assignment warning at I2C_CCD_Config.v(122): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094663 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(123) " "Verilog HDL assignment warning at I2C_CCD_Config.v(123): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094663 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(156) " "Verilog HDL assignment warning at I2C_CCD_Config.v(156): truncated value with size 32 to match size of target (25)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094663 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(161) " "Verilog HDL assignment warning at I2C_CCD_Config.v(161): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094663 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(186) " "Verilog HDL assignment warning at I2C_CCD_Config.v(186): truncated value with size 32 to match size of target (16)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094663 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(236) " "Verilog HDL assignment warning at I2C_CCD_Config.v(236): truncated value with size 32 to match size of target (6)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094663 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "verilog/I2C_CCD_Config.v" "u0" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_Controller.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094667 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(69) " "Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_Controller.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_Controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094667 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(82) " "Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)" {  } { { "verilog/I2C_Controller.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509001094667 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_512x512 dpram_512x512:b2v_inst1 " "Elaborating entity \"dpram_512x512\" for hierarchy \"dpram_512x512:b2v_inst1\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "b2v_inst1" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\"" {  } { { "vhdl/dpram_512x512.vhd" "altsyncram_component" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/dpram_512x512.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\"" {  } { { "vhdl/dpram_512x512.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/dpram_512x512.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509001094741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094742 ""}  } { { "vhdl/dpram_512x512.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/dpram_512x512.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1509001094742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2q1 " "Found entity 1: altsyncram_c2q1" {  } { { "db/altsyncram_c2q1.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altsyncram_c2q1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001094930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001094930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c2q1 dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated " "Elaborating entity \"altsyncram_c2q1\" for hierarchy \"dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/softslin/altera14_0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001094931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/decode_sma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001095021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001095021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_sma dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|decode_sma:decode2 " "Elaborating entity \"decode_sma\" for hierarchy \"dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|decode_sma:decode2\"" {  } { { "db/altsyncram_c2q1.tdf" "decode2" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altsyncram_c2q1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/decode_l2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001095103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001095103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l2a dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|decode_l2a:rden_decode_b " "Elaborating entity \"decode_l2a\" for hierarchy \"dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|decode_l2a:rden_decode_b\"" {  } { { "db/altsyncram_c2q1.tdf" "rden_decode_b" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altsyncram_c2q1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001095193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001095193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|mux_chb:mux3 " "Elaborating entity \"mux_chb\" for hierarchy \"dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|mux_chb:mux3\"" {  } { { "db/altsyncram_c2q1.tdf" "mux3" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altsyncram_c2q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gensync gensync:b2v_inst2 " "Elaborating entity \"gensync\" for hierarchy \"gensync:b2v_inst2\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "b2v_inst2" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_process image_process:b2v_inst3 " "Elaborating entity \"image_process\" for hierarchy \"image_process:b2v_inst3\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "b2v_inst3" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:b2v_inst9 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:b2v_inst9\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "b2v_inst9" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:b2v_inst9\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:b2v_inst9\|altpll:altpll_component\"" {  } { { "vhdl/altpll0.vhd" "altpll_component" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/altpll0.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:b2v_inst9\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:b2v_inst9\|altpll:altpll_component\"" {  } { { "vhdl/altpll0.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/altpll0.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509001095351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:b2v_inst9\|altpll:altpll_component " "Instantiated megafunction \"altpll0:b2v_inst9\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095352 ""}  } { { "vhdl/altpll0.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/altpll0.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1509001095352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509001095434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509001095434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/softslin/altera14_0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_cycle PWM_cycle:b2v_inst10 " "Elaborating entity \"PWM_cycle\" for hierarchy \"PWM_cycle:b2v_inst10\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "b2v_inst10" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509001095440 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1509001097582 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "I2C_SCLK " "Inserted always-enabled tri-state buffer between \"I2C_SCLK\" and its non-tri-state driver." {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1509001097709 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1509001097709 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "I2C_SCLK~synth " "Node \"I2C_SCLK~synth\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509001098347 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1509001098347 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TRIGGER VCC " "Pin \"TRIGGER\" is stuck at VCC" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509001098348 "|TOP_D5M_IP|TRIGGER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1509001098348 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1509001098591 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1509001099733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1509001100707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509001100707 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1509001100935 ""}  } { { "db/altpll0_altpll.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altpll0_altpll.v" 61 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1509001100935 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509001101185 "|TOP_D5M_IP|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1509001101185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1079 " "Implemented 1079 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1509001101193 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1509001101193 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1509001101193 ""} { "Info" "ICUT_CUT_TM_LCELLS" "722 " "Implemented 722 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1509001101193 ""} { "Info" "ICUT_CUT_TM_RAMS" "280 " "Implemented 280 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1509001101193 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1509001101193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1509001101193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "945 " "Peak virtual memory: 945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509001101257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 08:58:21 2017 " "Processing ended: Thu Oct 26 08:58:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509001101257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509001101257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509001101257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509001101257 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509001105038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509001105040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 08:58:23 2017 " "Processing started: Thu Oct 26 08:58:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509001105040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1509001105040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CAMERA_IP_512x512 -c CAMERA_IP_512x512 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CAMERA_IP_512x512 -c CAMERA_IP_512x512" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1509001105040 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1509001105819 ""}
{ "Info" "0" "" "Project  = CAMERA_IP_512x512" {  } {  } 0 0 "Project  = CAMERA_IP_512x512" 0 0 "Fitter" 0 0 1509001105821 ""}
{ "Info" "0" "" "Revision = CAMERA_IP_512x512" {  } {  } 0 0 "Revision = CAMERA_IP_512x512" 0 0 "Fitter" 0 0 1509001105821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1509001106122 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CAMERA_IP_512x512 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"CAMERA_IP_512x512\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1509001106231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509001106326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509001106326 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1509001106518 ""}  } { { "db/altpll0_altpll.v" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altpll0_altpll.v" 61 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1509001106518 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1509001106541 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1509001107438 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1509001107693 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1509001107774 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1509001117707 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1509001118108 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1509001118108 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 323 global CLKCTRL_G6 " "altpll0:b2v_inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 323 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1509001118111 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1509001118111 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CCD_PIXCLK~inputCLKENA0 124 global CLKCTRL_G5 " "CCD_PIXCLK~inputCLKENA0 with 124 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1509001118111 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 116 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 116 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1509001118111 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Ext_Clock~inputCLKENA0 18 global CLKCTRL_G4 " "Ext_Clock~inputCLKENA0 with 18 fanout uses global clock CLKCTRL_G4" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_LOC_WARNING" "" "Source I/O is not placed onto a dedicated REFCLK input pin" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad Ext_Clock PIN_AG18 " "Refclk input I/O pad Ext_Clock is placed onto PIN_AG18" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1509001118111 ""}  } {  } 0 179010 "Source I/O is not placed onto a dedicated REFCLK input pin" 0 0 "Quartus II" 0 -1 1509001118111 ""} { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1509001118111 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1509001118111 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1509001118111 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_SUMMARY" "1 " "1 input pin(s) will use non-dedicated clock routing -- review the clock promotion messages above for details" {  } {  } 0 12618 "%1!d! input pin(s) will use non-dedicated clock routing -- review the clock promotion messages above for details" 0 0 "Fitter" 0 -1 1509001118111 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509001118476 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CAMERA_IP_512x512.sdc " "Synopsys Design Constraints File file not found: 'CAMERA_IP_512x512.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1509001120541 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1509001120541 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1509001120555 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001120577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001120577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001120577 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1509001120577 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1509001120603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1509001120605 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1509001120608 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1509001120693 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509001120697 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509001120703 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1509001120709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1509001120710 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1509001120713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1509001121088 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1509001121093 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1509001121093 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509001121636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1509001133819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509001135796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1509001136017 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1509001153844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509001153845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1509001157367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 11 { 0 ""} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1509001180204 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1509001180204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:43 " "Fitter routing operations ending: elapsed time is 00:00:43" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509001209691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1509001209693 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1509001209693 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.40 " "Total time spent on timing analysis during the Fitter is 6.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1509001215082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509001215685 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509001225834 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509001226146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509001235699 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:31 " "Fitter post-fit operations ending: elapsed time is 00:00:31" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509001246268 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SCLK a permanently enabled " "Pin I2C_SCLK has a permanently enabled output enable" {  } { { "/softslin/altera14_0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/softslin/altera14_0/quartus/linux64/pin_planner.ppl" { I2C_SCLK } } } { "/softslin/altera14_0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/softslin/altera14_0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } } { "vhdl/TOP_D5M_IP.vhd" "" { Text "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd" 34 0 0 } } { "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/" { { 0 { 0 ""} 0 98 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1509001246949 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1509001246949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1824 " "Peak virtual memory: 1824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509001250414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 09:00:50 2017 " "Processing ended: Thu Oct 26 09:00:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509001250414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:27 " "Elapsed time: 00:02:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509001250414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:10 " "Total CPU time (on all processors): 00:03:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509001250414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1509001250414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1509001255871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509001255874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 09:00:55 2017 " "Processing started: Thu Oct 26 09:00:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509001255874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1509001255874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CAMERA_IP_512x512 -c CAMERA_IP_512x512 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CAMERA_IP_512x512 -c CAMERA_IP_512x512" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1509001255875 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1509001272767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509001276685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 09:01:16 2017 " "Processing ended: Thu Oct 26 09:01:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509001276685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509001276685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509001276685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1509001276685 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1509001277229 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1509001280762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509001280765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 09:01:20 2017 " "Processing started: Thu Oct 26 09:01:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509001280765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509001280765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CAMERA_IP_512x512 -c CAMERA_IP_512x512 " "Command: quartus_sta CAMERA_IP_512x512 -c CAMERA_IP_512x512" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509001280765 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1509001281603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1509001283347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1509001283453 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1509001283454 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CAMERA_IP_512x512.sdc " "Synopsys Design Constraints File file not found: 'CAMERA_IP_512x512.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1509001286292 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1509001286293 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1509001286337 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1509001286337 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1509001286337 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1509001286337 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1509001286337 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CCD_PIXCLK CCD_PIXCLK " "create_clock -period 1.000 -name CCD_PIXCLK CCD_PIXCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1509001286342 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Ext_Clock Ext_Clock " "create_clock -period 1.000 -name Ext_Clock Ext_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1509001286342 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name D5M_IP:b2v_inst\|rClk\[0\] D5M_IP:b2v_inst\|rClk\[0\] " "create_clock -period 1.000 -name D5M_IP:b2v_inst\|rClk\[0\] D5M_IP:b2v_inst\|rClk\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1509001286342 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1509001286342 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1509001286342 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001286386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001286386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001286386 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1509001286386 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1509001286405 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287186 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1509001287193 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1509001287217 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1509001287678 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1509001287678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.525 " "Worst-case setup slack is -5.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.525             -38.083 Ext_Clock  " "   -5.525             -38.083 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.490            -329.695 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -5.490            -329.695 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.287          -29166.740 D5M_IP:b2v_inst\|rClk\[0\]  " "   -5.287          -29166.740 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.655            -335.987 CCD_PIXCLK  " "   -2.655            -335.987 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.293              -3.426 CLOCK_50  " "   -2.293              -3.426 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.985               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   27.985               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001287683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.200 " "Worst-case hold slack is -1.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.200              -3.592 Ext_Clock  " "   -1.200              -3.592 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.649              -0.774 CLOCK_50  " "   -0.649              -0.774 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 CCD_PIXCLK  " "    0.373               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    0.407               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.474               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.806               0.000 D5M_IP:b2v_inst\|rClk\[0\]  " "    1.806               0.000 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001287732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.331 " "Worst-case recovery slack is -5.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.331            -173.184 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -5.331            -173.184 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.351            -106.199 CCD_PIXCLK  " "   -1.351            -106.199 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.405               0.000 CLOCK_50  " "   15.405               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001287740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.298 " "Worst-case removal slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 CCD_PIXCLK  " "    0.298               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.289               0.000 CLOCK_50  " "    1.289               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.107               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    3.107               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001287747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -956.301 CCD_PIXCLK  " "   -2.636            -956.301 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -24821.531 D5M_IP:b2v_inst\|rClk\[0\]  " "   -2.174          -24821.531 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -44.179 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -0.394             -44.179 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.228 Ext_Clock  " "   -0.394             -10.228 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.775               0.000 CLOCK_50  " "    8.775               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.760               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.760               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001287767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001287767 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1509001288096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1509001288186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1509001299060 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001299828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001299828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001299828 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1509001299828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300613 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1509001300727 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1509001300727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.515 " "Worst-case setup slack is -5.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.515            -329.955 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -5.515            -329.955 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.279             -37.243 Ext_Clock  " "   -5.279             -37.243 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.243          -29106.562 D5M_IP:b2v_inst\|rClk\[0\]  " "   -5.243          -29106.562 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.788            -318.974 CCD_PIXCLK  " "   -2.788            -318.974 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.230              -3.251 CLOCK_50  " "   -2.230              -3.251 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.481               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   28.481               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001300733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.314 " "Worst-case hold slack is -1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.314              -3.931 Ext_Clock  " "   -1.314              -3.931 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670              -0.831 CLOCK_50  " "   -0.670              -0.831 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 CCD_PIXCLK  " "    0.363               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    0.389               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.462               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.892               0.000 D5M_IP:b2v_inst\|rClk\[0\]  " "    1.892               0.000 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001300782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.424 " "Worst-case recovery slack is -5.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.424            -176.424 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -5.424            -176.424 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.296            -102.668 CCD_PIXCLK  " "   -1.296            -102.668 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.238               0.000 CLOCK_50  " "   15.238               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001300791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.281 " "Worst-case removal slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 CCD_PIXCLK  " "    0.281               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.342               0.000 CLOCK_50  " "    1.342               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.234               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    3.234               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001300800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -957.672 CCD_PIXCLK  " "   -2.636            -957.672 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -24796.689 D5M_IP:b2v_inst\|rClk\[0\]  " "   -2.174          -24796.689 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -43.248 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -0.394             -43.248 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.561 Ext_Clock  " "   -0.394              -9.561 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.800               0.000 CLOCK_50  " "    8.800               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.737               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.737               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001300820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001300820 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1509001301148 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1509001301595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1509001312659 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001313425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001313425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001313425 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1509001313425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314202 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1509001314246 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1509001314246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.884 " "Worst-case setup slack is -3.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.884             -17.075 Ext_Clock  " "   -3.884             -17.075 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.741          -14566.992 D5M_IP:b2v_inst\|rClk\[0\]  " "   -2.741          -14566.992 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.735            -160.766 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -2.735            -160.766 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.001              -2.913 CLOCK_50  " "   -2.001              -2.913 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.182             -98.913 CCD_PIXCLK  " "   -1.182             -98.913 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.477               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   31.477               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001314296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.234 " "Worst-case hold slack is -0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234              -0.697 Ext_Clock  " "   -0.234              -0.697 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233              -0.233 CLOCK_50  " "   -0.233              -0.233 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    0.151               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CCD_PIXCLK  " "    0.182               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.268               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 D5M_IP:b2v_inst\|rClk\[0\]  " "    0.843               0.000 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001314388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.733 " "Worst-case recovery slack is -2.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.733             -88.374 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -2.733             -88.374 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466             -26.927 CCD_PIXCLK  " "   -0.466             -26.927 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.123               0.000 CLOCK_50  " "   17.123               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001314397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.043 " "Worst-case removal slack is 0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 CCD_PIXCLK  " "    0.043               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663               0.000 CLOCK_50  " "    0.663               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.462               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    1.462               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001314407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -898.590 CCD_PIXCLK  " "   -2.636            -898.590 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -24758.856 D5M_IP:b2v_inst\|rClk\[0\]  " "   -2.174          -24758.856 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264              -4.743 Ext_Clock  " "   -0.264              -4.743 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.010 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -0.003              -0.010 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.849               0.000 CLOCK_50  " "    8.849               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.880               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.880               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001314428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001314428 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1509001314758 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001316089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001316089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509001316089 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1509001316089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1509001316876 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1509001316922 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1509001316922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.154 " "Worst-case setup slack is -3.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001316972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001316972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.154             -13.573 Ext_Clock  " "   -3.154             -13.573 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001316972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.590            -149.763 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -2.590            -149.763 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001316972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.498          -13496.859 D5M_IP:b2v_inst\|rClk\[0\]  " "   -2.498          -13496.859 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001316972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623              -2.311 CLOCK_50  " "   -1.623              -2.311 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001316972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.081             -72.641 CCD_PIXCLK  " "   -1.081             -72.641 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001316972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.554               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   32.554               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001316972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001316972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.589 " "Worst-case hold slack is -0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589              -1.764 Ext_Clock  " "   -0.589              -1.764 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.339              -0.372 CLOCK_50  " "   -0.339              -0.372 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    0.138               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 CCD_PIXCLK  " "    0.172               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.254               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.862               0.000 D5M_IP:b2v_inst\|rClk\[0\]  " "    0.862               0.000 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001317064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.577 " "Worst-case recovery slack is -2.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577             -83.580 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -2.577             -83.580 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367             -19.772 CCD_PIXCLK  " "   -0.367             -19.772 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.283               0.000 CLOCK_50  " "   17.283               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001317076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.001 " "Worst-case removal slack is 0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 CCD_PIXCLK  " "    0.001               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 CLOCK_50  " "    0.691               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.447               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    1.447               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001317089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -899.209 CCD_PIXCLK  " "   -2.636            -899.209 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -24705.339 D5M_IP:b2v_inst\|rClk\[0\]  " "   -2.174          -24705.339 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.252              -4.512 Ext_Clock  " "   -0.252              -4.512 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    0.033               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.900               0.000 CLOCK_50  " "    8.900               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.881               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.881               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509001317107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509001317107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1509001320427 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1509001320428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1159 " "Peak virtual memory: 1159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509001320707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 09:02:00 2017 " "Processing ended: Thu Oct 26 09:02:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509001320707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509001320707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509001320707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509001320707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509001325375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509001325380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 09:02:05 2017 " "Processing started: Thu Oct 26 09:02:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509001325380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509001325380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CAMERA_IP_512x512 -c CAMERA_IP_512x512 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CAMERA_IP_512x512 -c CAMERA_IP_512x512" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509001325381 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1509001327483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CAMERA_IP_512x512.vho /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/simulation/modelsim/ simulation " "Generated file CAMERA_IP_512x512.vho in folder \"/tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1509001329326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1142 " "Peak virtual memory: 1142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509001329661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 09:02:09 2017 " "Processing ended: Thu Oct 26 09:02:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509001329661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509001329661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509001329661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509001329661 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509001329953 ""}
