INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-2-1/Project14-2-1.sim/sim_1/synth/timing/xsim/DoublePortRAM_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Syn_DoublePortRAM
INFO: [VRFC 10-311] analyzing module display7seg
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module top_Syn_DoublePortRAM
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-2-1/Project14-2-1.srcs/sources_1/new/Syn_DoublePortRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Syn_DoublePortRAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Syn_DoublePortRAM' [C:/Users/thatcher/Desktop/Project14-2-1/Project14-2-1.srcs/sources_1/new/Syn_DoublePortRAM.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project14-2-1/Project14-2-1.srcs/sources_1/new/DoublePortRAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DoublePortRAM_tb
