
---------- Begin Simulation Statistics ----------
final_tick                               1294508571500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59003                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703252                       # Number of bytes of host memory used
host_op_rate                                    59176                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24348.04                       # Real time elapsed on the host
host_tick_rate                               53166840                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436618377                       # Number of instructions simulated
sim_ops                                    1440822137                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.294509                       # Number of seconds simulated
sim_ticks                                1294508571500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.355021                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              193979789                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           222059118                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         30239631                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        282795415                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          25756527                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       26931283                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1174756                       # Number of indirect misses.
system.cpu0.branchPred.lookups              368133314                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188746                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100293                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         15080961                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547183                       # Number of branches committed
system.cpu0.commit.bw_lim_events             41494147                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309795                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      134972692                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316562393                       # Number of instructions committed
system.cpu0.commit.committedOps            1318665980                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2354737245                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.560006                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.356865                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1741725892     73.97%     73.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    355022274     15.08%     89.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     86097617      3.66%     92.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     85188685      3.62%     96.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     30956378      1.31%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6967049      0.30%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5727937      0.24%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1557266      0.07%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     41494147      1.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2354737245                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143451                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273934113                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171311                       # Number of loads committed
system.cpu0.commit.membars                    4203755                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203761      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742072233     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833032      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271596     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185473     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318665980                       # Class of committed instruction
system.cpu0.commit.refs                     558457097                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316562393                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318665980                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.959702                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.959702                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            508494516                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             15209795                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           185647885                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1480456640                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               839331702                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1014316404                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              15091182                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23482370                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8075120                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  368133314                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                264920877                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1540888157                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12637001                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          129                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1528999042                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  50                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          237                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               60499774                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142683                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         814170464                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         219736316                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.592619                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2385308924                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.641889                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.900899                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1311164223     54.97%     54.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               791655818     33.19%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               145044231      6.08%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               112630062      4.72%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19454555      0.82%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2721312      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  532817      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     438      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105468      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2385308924                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      194760850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            15210802                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               345496635                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.558049                       # Inst execution rate
system.cpu0.iew.exec_refs                   638304994                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 168018768                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              397535858                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            467247914                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106237                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8666820                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           168871174                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1453562420                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            470286226                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10646039                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1439806563                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1720773                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15773013                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              15091182                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             20051574                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       256194                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27363540                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        75310                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9731                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8460094                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62076603                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15585388                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9731                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       755721                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14455081                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                661006546                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1423846785                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838009                       # average fanout of values written-back
system.cpu0.iew.wb_producers                553929169                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.551864                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1423986611                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1760731247                       # number of integer regfile reads
system.cpu0.int_regfile_writes              922076331                       # number of integer regfile writes
system.cpu0.ipc                              0.510282                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.510282                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205669      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            792954644     54.67%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848457      0.82%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100486      0.14%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           473187131     32.62%     88.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          166156163     11.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1450452602                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                66                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2989294                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002061                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 497637     16.65%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2011265     67.28%     83.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               480388     16.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1449236171                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5289438811                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1423846734                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1588468133                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1447252263                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1450452602                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310157                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      134896437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           235497                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           362                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25178764                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2385308924                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.608077                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.860012                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1374924515     57.64%     57.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          691243524     28.98%     86.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          224205115      9.40%     96.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75499076      3.17%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15964181      0.67%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1352955      0.06%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1448417      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             379509      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             291632      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2385308924                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.562176                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19016176                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3484909                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           467247914                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          168871174                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1898                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2580069774                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8947370                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              435593646                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845206597                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14644183                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               853762661                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22653884                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                67874                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1802603846                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1475193016                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          965699420                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1006238037                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              36380688                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              15091182                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             74475318                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               120492819                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1802603802                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        148080                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5834                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33162784                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5819                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3766857603                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2937878695                       # The number of ROB writes
system.cpu0.timesIdled                       23352756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1865                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.710373                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20924016                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            24130926                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2793598                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30775994                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1097576                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1117349                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           19773                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35458709                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48169                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099997                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1991142                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28117352                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3709684                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300661                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16656209                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120055984                       # Number of instructions committed
system.cpu1.commit.committedOps             122156157                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    513946439                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.237683                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.973579                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    463510810     90.19%     90.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25408865      4.94%     95.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9085645      1.77%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6893218      1.34%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1748322      0.34%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       920531      0.18%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2062615      0.40%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       606749      0.12%     99.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3709684      0.72%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    513946439                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797697                       # Number of function calls committed.
system.cpu1.commit.int_insts                116593478                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30174404                       # Number of loads committed
system.cpu1.commit.membars                    4200107                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200107      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76661399     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32274401     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9020106      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122156157                       # Class of committed instruction
system.cpu1.commit.refs                      41294519                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120055984                       # Number of Instructions Simulated
system.cpu1.committedOps                    122156157                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.317526                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.317526                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            415849750                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               848943                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19761497                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145585423                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27014455                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 67782485                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1992779                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2156104                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4761930                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35458709                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 25572829                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    486274658                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               481244                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     152163578                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5590470                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068408                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          28331505                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22021592                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.293557                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         517401399                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.298153                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.713302                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               417440078     80.68%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64182505     12.40%     93.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20613756      3.98%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12796828      2.47%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1689969      0.33%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  365818      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  312208      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     225      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           517401399                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         943490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2089326                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30502979                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.257671                       # Inst execution rate
system.cpu1.iew.exec_refs                    45644893                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11556293                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              334873438                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34706293                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100683                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2048543                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12038093                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138766757                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34088600                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1992979                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133562504                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1548751                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12644076                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1992779                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             16720497                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       107963                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1171645                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        48616                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2223                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        18507                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4531889                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       917978                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2223                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       546050                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1543276                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77556864                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131980982                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.831686                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64502993                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.254620                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132063322                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169333579                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88932268                       # number of integer regfile writes
system.cpu1.ipc                              0.231614                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.231614                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200214      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85125211     62.80%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36687754     27.06%     92.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9542155      7.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135555483                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2762177                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020377                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 484174     17.53%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1847919     66.90%     84.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               430080     15.57%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134117430                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         791494894                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131980970                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        155379056                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132465850                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135555483                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300907                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16610599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           220380                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           246                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7332120                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    517401399                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.261993                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.735501                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          432831245     83.65%     83.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55499165     10.73%     94.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17190240      3.32%     97.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5961591      1.15%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3800890      0.73%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             811175      0.16%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             811671      0.16%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             301772      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             193650      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      517401399                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.261516                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13884605                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1487153                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34706293                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12038093                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       518344889                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2070654789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              369439260                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81683044                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14504540                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30724203                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7498786                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               110921                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182370879                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143246444                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96472620                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67491864                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              24972660                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1992779                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             47727626                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14789576                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182370867                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25667                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               647                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29643492                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           645                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   649048796                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281088266                       # The number of ROB writes
system.cpu1.timesIdled                          77467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20912293                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             19418072                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            42983037                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             775763                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3741694                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21295130                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      42524183                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       325546                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        93620                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65764767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5611574                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131528474                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5705194                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18131952                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3799524                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17429395                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              355                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            271                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3160301                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3160289                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18131952                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2374                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     63816414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               63816414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1605873024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1605873024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              557                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21295253                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21295253    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21295253                       # Request fanout histogram
system.membus.respLayer1.occupancy       109058351827                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         61851186237                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       559211125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   871983973.361886                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       210000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2333483000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1290034882500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4473689000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    226912441                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       226912441                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    226912441                       # number of overall hits
system.cpu0.icache.overall_hits::total      226912441                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38008436                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38008436                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38008436                       # number of overall misses
system.cpu0.icache.overall_misses::total     38008436                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 572139484495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 572139484495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 572139484495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 572139484495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    264920877                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    264920877                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    264920877                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    264920877                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.143471                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.143471                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.143471                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.143471                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15052.960466                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15052.960466                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15052.960466                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15052.960466                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2907                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.943662                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30697087                       # number of writebacks
system.cpu0.icache.writebacks::total         30697087                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      7311316                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      7311316                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      7311316                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      7311316                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30697120                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30697120                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30697120                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30697120                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 416529977496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 416529977496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 416529977496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 416529977496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.115873                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.115873                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.115873                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.115873                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13569.024635                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13569.024635                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13569.024635                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13569.024635                       # average overall mshr miss latency
system.cpu0.icache.replacements              30697087                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    226912441                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      226912441                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38008436                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38008436                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 572139484495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 572139484495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    264920877                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    264920877                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.143471                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.143471                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15052.960466                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15052.960466                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      7311316                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      7311316                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30697120                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30697120                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 416529977496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 416529977496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.115873                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.115873                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13569.024635                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13569.024635                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          257608129                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30697087                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.391941                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999964                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        560538873                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       560538873                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    535402569                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       535402569                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    535402569                       # number of overall hits
system.cpu0.dcache.overall_hits::total      535402569                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49537465                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49537465                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49537465                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49537465                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1919496155877                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1919496155877                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1919496155877                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1919496155877                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    584940034                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    584940034                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    584940034                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    584940034                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.084688                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.084688                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.084688                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.084688                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 38748.372689                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38748.372689                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 38748.372689                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38748.372689                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14864399                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1254759                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           289315                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9368                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.377906                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   133.940969                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32347983                       # number of writebacks
system.cpu0.dcache.writebacks::total         32347983                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18098310                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18098310                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18098310                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18098310                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31439155                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31439155                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31439155                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31439155                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 722383779049                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 722383779049                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 722383779049                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 722383779049                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.053748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.053748                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.053748                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22977.200852                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22977.200852                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22977.200852                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22977.200852                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32347983                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    394926069                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      394926069                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38832349                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38832349                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1219493184500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1219493184500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    433758418                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    433758418                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.089525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.089525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31404.053989                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31404.053989                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11194753                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11194753                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27637596                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27637596                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 554717584000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 554717584000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063717                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063717                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20071.122828                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20071.122828                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140476500                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140476500                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10705116                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10705116                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 700002971377                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 700002971377                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181616                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181616                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.070810                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.070810                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65389.573675                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65389.573675                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6903557                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6903557                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3801559                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3801559                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 167666195049                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 167666195049                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025146                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025146                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44104.588420                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44104.588420                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3018                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3018                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          919                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          919                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7820000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7820000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.233426                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.233426                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8509.249184                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8509.249184                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          904                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          904                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       884000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       884000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003810                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003810                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 58933.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58933.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       656500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       656500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036396                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036396                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4656.028369                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4656.028369                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       515500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       515500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036396                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036396                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3656.028369                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3656.028369                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190628                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190628                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909665                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909665                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92186090500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92186090500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100293                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100293                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433113                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433113                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101340.702896                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101340.702896                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909665                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909665                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91276425500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91276425500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433113                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433113                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100340.702896                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100340.702896                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999393                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          568948875                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32348589                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.588058                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999393                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1206444897                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1206444897                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30580729                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29261610                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               87804                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              523943                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60454086                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30580729                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29261610                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              87804                       # number of overall hits
system.l2.overall_hits::.cpu1.data             523943                       # number of overall hits
system.l2.overall_hits::total                60454086                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            116391                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3084318                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3091                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2088083                       # number of demand (read+write) misses
system.l2.demand_misses::total                5291883                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           116391                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3084318                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3091                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2088083                       # number of overall misses
system.l2.overall_misses::total               5291883                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10460877443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 354785153335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    332018992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 256227012227                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     621805061997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10460877443                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 354785153335                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    332018992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 256227012227                       # number of overall miss cycles
system.l2.overall_miss_latency::total    621805061997                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30697120                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32345928                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           90895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2612026                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65745969                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30697120                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32345928                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          90895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2612026                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65745969                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.095354                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.034006                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.799411                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080490                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.095354                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.034006                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.799411                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080490                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89877.030380                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115028.720558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 107414.749919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122709.208507                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117501.664719                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89877.030380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115028.720558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 107414.749919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122709.208507                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117501.664719                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3195579                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     81037                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.433580                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15613503                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3799524                       # number of writebacks
system.l2.writebacks::total                   3799524                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         317523                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         163723                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              481394                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        317523                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        163723                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             481394                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       116324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2766795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1924360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4810489                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       116324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2766795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1924360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16619960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21430449                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9293681943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 301812577009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    297486992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 221393503933                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 532797249877                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9293681943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 301812577009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    297486992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 221393503933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1709328628147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2242125878024                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.085538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.033115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.736731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073168                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.085538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.033115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.736731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.325958                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79894.793362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 109083.823344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 98832.887708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 115047.862112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110757.399066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79894.793362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 109083.823344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 98832.887708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 115047.862112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102847.938752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104623.373874                       # average overall mshr miss latency
system.l2.replacements                       26758711                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8618821                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8618821                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8618821                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8618821                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     56809700                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         56809700                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     56809701                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     56809701                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16619960                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16619960                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1709328628147                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1709328628147                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102847.938752                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102847.938752                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 58                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.935484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.828571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.878788                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5155.172414                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2103.448276                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3629.310345                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            58                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       579000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       585000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1164000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.935484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.828571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.878788                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19965.517241                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20172.413793                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20068.965517                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        62000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.941176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.950000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         3875                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3263.157895                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       323000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       383500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21533.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21305.555556                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2710141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           172869                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2883010                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1998680                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1400554                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3399234                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 220294203820                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 162749625066                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  383043828886                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4708821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1573423                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6282244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.424454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.890132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.541086                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110219.847009                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116203.748707                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112685.337016                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       166339                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        77348                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           243687                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1832341                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1323206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3155547                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 187983006713                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 141864709395                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 329847716108                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.389129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.840973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.502296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102591.715578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107212.867380                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104529.489216                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30580729                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         87804                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30668533                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       116391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3091                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           119482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10460877443                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    332018992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10792896435                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30697120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        90895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30788015                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.034006                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003881                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89877.030380                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 107414.749919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90330.731282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           81                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           148                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       116324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3010                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       119334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9293681943                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    297486992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9591168935                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.033115                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003876                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79894.793362                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 98832.887708                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80372.475028                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26551469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       351074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26902543                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1085638                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       687529                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1773167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 134490949515                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  93477387161                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 227968336676                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27637107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1038603                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28675710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.661975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061835                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 123881.947311                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 135961.373500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 128565.632383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       151184                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        86375                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       237559                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       934454                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       601154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1535608                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 113829570296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  79528794538                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 193358364834                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.578810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.053551                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 121813.990090                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 132293.546309                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 125916.487042                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          253                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          201                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               454                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1497                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1338                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2835                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     20192867                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     14552366                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     34745233                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1750                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1539                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3289                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.855429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.869396                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.861964                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13488.889112                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10876.207773                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12255.814109                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          258                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          203                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          461                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1239                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1135                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2374                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     25429392                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     23392398                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     48821790                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.708000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.737492                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.721800                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20524.125908                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20610.042291                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20565.202190                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999935                       # Cycle average of tags in use
system.l2.tags.total_refs                   147175122                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26759626                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.499895                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.593723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.704205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.027983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.054627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.165693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.453704                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.399902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.073503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.187937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.319589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            60                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1076182650                       # Number of tag accesses
system.l2.tags.data_accesses               1076182650                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7444800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     177483200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        192640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     123293888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1054288896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1362703424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7444800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       192640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7637440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    243169536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       243169536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         116325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2773175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1926467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     16473264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21292241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3799524                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3799524                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5751063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        137104693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           148813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         95243779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    814431761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1052680109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5751063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       148813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5899876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187846988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187846988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187846988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5751063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       137104693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          148813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        95243779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    814431761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1240527097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3729945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    116325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2695362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1907289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  16468160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006799231250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229500                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229501                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            32226353                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3515165                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21292241                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3799525                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21292241                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3799525                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 102095                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 69580                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1234017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1238771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1370593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2230527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1243107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1324139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1252504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1238393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1231748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1229199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1357194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1248073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1269879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1232367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1232286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1257349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            230129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            230688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           238715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           243141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233576                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1121470195503                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               105950730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1518785433003                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52924.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71674.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17344236                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1732053                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21292241                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3799525                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2340258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2372459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1767083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1405752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1062278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1040354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1016635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  976504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  898899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  828090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1126860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2902846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1182457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 596264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 536171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 483947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 400685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 221974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  22694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 145050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 179404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 196267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 204491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 208206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 210617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 213413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 216464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 223337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 222949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 225188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 220711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 211681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 208388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 208116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  21666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  25912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  28245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  29437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  29994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  30159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  29935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  29859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  29658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  29126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  28706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  28229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  27882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  30068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     17                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5843781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    272.919906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.996533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   316.867107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2309672     39.52%     39.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1841848     31.52%     71.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       259863      4.45%     75.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       187034      3.20%     78.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       259084      4.43%     83.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       188171      3.22%     86.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       153437      2.63%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        57249      0.98%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       587423     10.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5843781                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      92.331389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.095721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    822.897946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       229496    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::376832-393215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229501                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.769666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203805     88.80%     88.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3246      1.41%     90.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15575      6.79%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4902      2.14%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1356      0.59%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              426      0.19%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              124      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               41      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229500                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1356169344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6534080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238715392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1362703424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            243169600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1047.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1052.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1294508538500                       # Total gap between requests
system.mem_ctrls.avgGap                      51590.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7444800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    172503168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       192640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    122066496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1053962240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238715392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5751062.730603170581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 133257648.344586491585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 148813.228619089146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 94295625.913512930274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 814179421.599913358688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184406188.769681692123                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       116325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2773175                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1926467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     16473264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3799525                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4483237686                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 187075308857                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    170863281                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 141241836546                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1185814186633                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31458717372595                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38540.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     67458.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     56765.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     73316.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71984.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8279644.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20550176640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10922662740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         71814798300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9798430680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102186973200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     276207094500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     264495843840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       755975979900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        583.986848                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 684150073770                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43226300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 567132197730                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21174448260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11254478565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         79482844140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9671767380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102186973200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     421001459070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     142563747360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       787335717975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.212055                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 365498144945                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43226300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 885784126555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12622194963.414635                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   61621324908.207031                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     95.12%     95.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 492661143000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   259488584500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1035019987000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     25474316                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        25474316                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     25474316                       # number of overall hits
system.cpu1.icache.overall_hits::total       25474316                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        98513                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         98513                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        98513                       # number of overall misses
system.cpu1.icache.overall_misses::total        98513                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1625553000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1625553000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1625553000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1625553000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     25572829                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25572829                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     25572829                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25572829                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003852                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003852                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003852                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003852                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16500.898359                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16500.898359                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16500.898359                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16500.898359                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          182                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           91                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        90863                       # number of writebacks
system.cpu1.icache.writebacks::total            90863                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7618                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7618                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7618                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7618                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        90895                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        90895                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        90895                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        90895                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1457195000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1457195000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1457195000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1457195000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003554                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003554                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003554                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003554                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16031.629903                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16031.629903                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16031.629903                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16031.629903                       # average overall mshr miss latency
system.cpu1.icache.replacements                 90863                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     25474316                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       25474316                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        98513                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        98513                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1625553000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1625553000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     25572829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25572829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003852                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003852                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16500.898359                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16500.898359                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7618                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7618                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        90895                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        90895                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1457195000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1457195000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003554                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003554                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16031.629903                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16031.629903                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992154                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           25162013                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            90863                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           276.922543                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        316195000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992154                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999755                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999755                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         51236553                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        51236553                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32843450                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32843450                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32843450                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32843450                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8638678                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8638678                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8638678                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8638678                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 976918513872                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 976918513872                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 976918513872                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 976918513872                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41482128                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41482128                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41482128                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41482128                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208251                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208251                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208251                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208251                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 113086.575732                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113086.575732                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 113086.575732                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113086.575732                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7926537                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1138643                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           113840                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           8777                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.628751                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   129.730318                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2613535                       # number of writebacks
system.cpu1.dcache.writebacks::total          2613535                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6795947                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6795947                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6795947                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6795947                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1842731                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1842731                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1842731                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1842731                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 190348927910                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 190348927910                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 190348927910                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 190348927910                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044422                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044422                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044422                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044422                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103297.186573                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103297.186573                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103297.186573                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103297.186573                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2613535                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27655125                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27655125                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4807335                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4807335                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 510950920000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 510950920000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32462460                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32462460                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.148089                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.148089                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 106285.690513                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106285.690513                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3768222                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3768222                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1039113                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1039113                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  99549326500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  99549326500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95802.214485                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95802.214485                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5188325                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5188325                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3831343                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3831343                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 465967593872                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 465967593872                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9019668                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9019668                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.424776                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.424776                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 121619.910792                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 121619.910792                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3027725                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3027725                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       803618                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       803618                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  90799601410                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  90799601410                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089096                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089096                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112988.511221                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112988.511221                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5737500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5737500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.320988                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.320988                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36778.846154                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36778.846154                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2499000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2499000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.104938                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.104938                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        49000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        49000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          131                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          131                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       994000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       994000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.295045                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.295045                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7587.786260                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7587.786260                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          131                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          131                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       863000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       863000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.295045                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.295045                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6587.786260                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6587.786260                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328182                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328182                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771815                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771815                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77692973500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77692973500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367531                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367531                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100662.689245                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100662.689245                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771815                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771815                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76921158500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76921158500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367531                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367531                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99662.689245                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99662.689245                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.371922                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36784643                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2614423                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.069890                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        316206500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.371922                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.949123                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.949123                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89780562                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89780562                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1294508571500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59464774                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12418345                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57130647                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22959187                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         28885515                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             359                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           272                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6283024                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6283024                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30788015                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28676760                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3289                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3289                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     92091326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97044673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       272653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7841882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             197250534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3929229184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4140410432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11632512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    334436032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8415708160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        55646605                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243286912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        121409495                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050465                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.222456                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              115377284     95.03%     95.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5937948      4.89%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  93791      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    472      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          121409495                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131526938849                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48523562080                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       46079403913                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3921896250                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         136432320                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6007                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1375303110000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 622111                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707340                       # Number of bytes of host memory used
host_op_rate                                   623863                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2473.38                       # Real time elapsed on the host
host_tick_rate                               32665653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538715078                       # Number of instructions simulated
sim_ops                                    1543049363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080795                       # Number of seconds simulated
sim_ticks                                 80794538500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.156313                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               29507816                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29758888                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3536156                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         36660258                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             23782                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          41262                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17480                       # Number of indirect misses.
system.cpu0.branchPred.lookups               36796487                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6338                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1998                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3504375                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14218714                       # Number of branches committed
system.cpu0.commit.bw_lim_events               592420                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         128511                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       48390220                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51807112                       # Number of instructions committed
system.cpu0.commit.committedOps              51869014                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    145488627                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.356516                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.937697                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    115281817     79.24%     79.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19791402     13.60%     92.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5906844      4.06%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1544862      1.06%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1241673      0.85%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       876738      0.60%     99.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       230501      0.16%     99.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22370      0.02%     99.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       592420      0.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    145488627                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41777                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51751702                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10948366                       # Number of loads committed
system.cpu0.commit.membars                      92961                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        93384      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35685645     68.80%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4395      0.01%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10949964     21.11%     90.10% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5132195      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51869014                       # Class of committed instruction
system.cpu0.commit.refs                      16082781                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51807112                       # Number of Instructions Simulated
system.cpu0.committedOps                     51869014                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.093695                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.093695                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             55257838                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                32791                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            26109367                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             111854301                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                13026926                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 80722743                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3505580                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                59195                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1355308                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   36796487                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8868016                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    139658414                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                73427                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          607                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     126615443                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          333                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7074830                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.229583                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10671529                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29531598                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.789987                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         153868395                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.826585                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.778178                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                54413393     35.36%     35.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                77127921     50.13%     85.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                18018679     11.71%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3930313      2.55%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   81091      0.05%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13794      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  205456      0.13%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   18928      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   58820      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           153868395                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1850                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        6407001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3996842                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                24010697                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.548367                       # Inst execution rate
system.cpu0.iew.exec_refs                    28909331                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8613760                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               36433003                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             20557624                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             78364                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2300305                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10774060                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          100185121                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             20295571                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2574517                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             87889754                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                135210                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4608796                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3505580                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4931745                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        56761                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            6672                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      9609258                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5639645                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           316                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1774514                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2222328                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 45403610                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83408708                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.747825                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 33953973                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.520409                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      85317293                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               128818555                       # number of integer regfile reads
system.cpu0.int_regfile_writes               52658032                       # number of integer regfile writes
system.cpu0.ipc                              0.323238                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.323238                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            94381      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             60719787     67.12%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5497      0.01%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1375      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                849      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            20553337     22.72%     89.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9087723     10.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            418      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           242      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              90464271                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2213                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4400                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2153                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2311                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     492961                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005449                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 431852     87.60%     87.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    51      0.01%     87.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    119      0.02%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 34958      7.09%     94.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25939      5.26%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               24      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              90860638                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         335610362                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83406555                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        148499206                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  99953195                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 90464271                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             231926                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       48316109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           324864                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        103415                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23221741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    153868395                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.587933                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.909112                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           91415502     59.41%     59.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           44531813     28.94%     88.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           12258775      7.97%     96.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2788463      1.81%     98.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2011705      1.31%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             316706      0.21%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             422750      0.27%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              98779      0.06%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              23902      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      153868395                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.564430                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            91504                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4456                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            20557624                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10774060                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3173                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       160275396                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1313682                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               43986666                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32478576                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                987622                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16615549                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               2887687                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                43512                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            160128546                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             106821999                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           64577105                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 77654326                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                939920                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3505580                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              5490527                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32098533                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1928                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       160126618                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6615747                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             78368                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3530219                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         78489                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   245143637                       # The number of ROB reads
system.cpu0.rob.rob_writes                  208899233                       # The number of ROB writes
system.cpu0.timesIdled                          75754                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  942                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.570956                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               28046439                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            28167289                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2591143                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31633601                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             18276                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21516                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3240                       # Number of indirect misses.
system.cpu1.branchPred.lookups               31727293                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          804                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1570                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2565394                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14059779                       # Number of branches committed
system.cpu1.commit.bw_lim_events               945676                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         140506                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       40155872                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50289589                       # Number of instructions committed
system.cpu1.commit.committedOps              50358212                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    134539206                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.374301                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.037417                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107129214     79.63%     79.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18051952     13.42%     93.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4361848      3.24%     96.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1922731      1.43%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       673403      0.50%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1203836      0.89%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       217651      0.16%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        32895      0.02%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       945676      0.70%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    134539206                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11203                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50238867                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10816871                       # Number of loads committed
system.cpu1.commit.membars                     103103                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       103103      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35212433     69.92%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10818441     21.48%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4223815      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50358212                       # Class of committed instruction
system.cpu1.commit.refs                      15042256                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50289589                       # Number of Instructions Simulated
system.cpu1.committedOps                     50358212                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.839072                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.839072                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             54147869                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                26015                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25052779                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              99167346                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12057335                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 71359516                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2565905                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                63620                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1179881                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   31727293                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10520705                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    127716334                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                67273                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     111110909                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5183308                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.222218                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11002427                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          28064715                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.778220                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         141310506                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.788628                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.755936                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                53486026     37.85%     37.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                67568266     47.82%     85.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17563949     12.43%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2479157      1.75%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   51069      0.04%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8580      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   76103      0.05%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   14818      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   62538      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           141310506                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1465266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2919646                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22279186                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.565638                       # Inst execution rate
system.cpu1.iew.exec_refs                    25767932                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   7019600                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               35107601                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             18908087                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             70265                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1464418                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8296733                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           90441177                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             18748332                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1962739                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             80759388                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                127903                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4502872                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2565905                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4781344                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        52094                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             158                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8091216                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4071348                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1040257                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1879389                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42836019                       # num instructions consuming a value
system.cpu1.iew.wb_count                     77359719                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740089                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31702477                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.541827                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      78802231                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               118351618                       # number of integer regfile reads
system.cpu1.int_regfile_writes               49448084                       # number of integer regfile writes
system.cpu1.ipc                              0.352228                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.352228                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           103614      0.13%      0.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             56469543     68.26%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 432      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18958917     22.92%     91.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            7189339      8.69%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              2      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              82722127                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      2                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  4                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 4                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     555492                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006715                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 514924     92.70%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 39007      7.02%     99.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1561      0.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              83174003                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         307592918                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     77359719                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        130524143                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  90210788                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 82722127                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             230389                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       40082965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           282670                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         89883                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     17673054                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    141310506                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.585393                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.939512                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           85541857     60.53%     60.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           39330846     27.83%     88.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10946130      7.75%     96.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2204703      1.56%     97.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2360307      1.67%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             268451      0.19%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             530904      0.38%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             102459      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24849      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      141310506                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.579385                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           122712                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           14408                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            18908087                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8296733                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    508                       # number of misc regfile reads
system.cpu1.numCycles                       142775772                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18729746                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               41471451                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             32012943                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                623769                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14710438                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4010190                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                38082                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            142055898                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              95228811                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           59288228                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 69206851                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                452404                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2565905                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              5747469                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                27275285                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       142055898                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7608392                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             69861                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2954673                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         70245                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   224105287                       # The number of ROB reads
system.cpu1.rob.rob_writes                  187800036                       # The number of ROB writes
system.cpu1.timesIdled                          15453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10371066                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              8513275                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            19728965                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              82615                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2012644                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7832638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15639065                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        38735                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        27852                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2127538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1694995                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4259778                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1722847                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7525934                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       926656                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6879865                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1798                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1464                       # Transaction distribution
system.membus.trans_dist::ReadExReq            302653                       # Transaction distribution
system.membus.trans_dist::ReadExResp           302628                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7525934                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           695                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23467627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23467627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    560333952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               560333952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2694                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7832544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7832544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7832544                       # Request fanout histogram
system.membus.respLayer1.occupancy        39834028855                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             49.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20899583769                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    80794538500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    80794538500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 70                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           35                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18767385.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   25473927.259376                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           35    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        65000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     86346000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             35                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    80137680000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    656858500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8791120                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8791120                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8791120                       # number of overall hits
system.cpu0.icache.overall_hits::total        8791120                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76896                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76896                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76896                       # number of overall misses
system.cpu0.icache.overall_misses::total        76896                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4996391992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4996391992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4996391992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4996391992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8868016                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8868016                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8868016                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8868016                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008671                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008671                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008671                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008671                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64975.967437                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64975.967437                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64975.967437                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64975.967437                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        16416                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              250                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.664000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71454                       # number of writebacks
system.cpu0.icache.writebacks::total            71454                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5442                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5442                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5442                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5442                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71454                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71454                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71454                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71454                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4635327992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4635327992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4635327992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4635327992                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008057                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008057                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008057                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008057                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64871.497635                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64871.497635                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64871.497635                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64871.497635                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71454                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8791120                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8791120                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76896                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76896                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4996391992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4996391992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8868016                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8868016                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008671                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008671                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64975.967437                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64975.967437                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5442                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5442                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71454                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71454                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4635327992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4635327992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008057                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008057                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64871.497635                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64871.497635                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8864005                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71486                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           123.996377                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17807486                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17807486                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     15884753                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15884753                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     15884753                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15884753                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9239812                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9239812                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9239812                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9239812                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 857672341187                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 857672341187                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 857672341187                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 857672341187                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     25124565                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25124565                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     25124565                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25124565                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.367760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.367760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.367760                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.367760                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 92823.570565                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92823.570565                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 92823.570565                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92823.570565                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3791833                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       613837                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            61197                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6473                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.961093                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    94.830372                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1043418                       # number of writebacks
system.cpu0.dcache.writebacks::total          1043418                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8194434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8194434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8194434                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8194434                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1045378                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1045378                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1045378                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1045378                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  98623105960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  98623105960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  98623105960                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  98623105960                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041608                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041608                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041608                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041608                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 94342.052310                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94342.052310                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 94342.052310                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94342.052310                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1043418                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     13165978                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       13165978                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6858356                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6858356                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 636502505000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 636502505000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20024334                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20024334                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.342501                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.342501                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 92806.862898                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92806.862898                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6069353                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6069353                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       789003                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       789003                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  73224136500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  73224136500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039402                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039402                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 92805.903780                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92805.903780                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2718775                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2718775                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2381456                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2381456                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 221169836187                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 221169836187                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5100231                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5100231                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.466931                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.466931                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 92871.686979                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92871.686979                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2125081                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2125081                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256375                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256375                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  25398969460                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  25398969460                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050267                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050267                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 99069.602964                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 99069.602964                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31968                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31968                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          586                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          586                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     22121500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     22121500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        32554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.018001                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018001                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        37750                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        37750                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          511                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          511                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           75                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1777500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1777500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002304                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002304                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        23700                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        23700                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        31301                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        31301                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          885                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          885                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9389500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9389500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        32186                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32186                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027496                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027496                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10609.604520                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10609.604520                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          883                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          883                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8506500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8506500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027434                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027434                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9633.635334                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9633.635334                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1372                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1372                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          626                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          626                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9846000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9846000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1998                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1998                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.313313                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.313313                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15728.434505                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15728.434505                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          626                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          626                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9220000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9220000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.313313                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.313313                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14728.434505                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14728.434505                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.975022                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16996952                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1045030                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.264559                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.975022                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999219                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999219                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         51427604                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        51427604                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22952                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              230664                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4240                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              223942                       # number of demand (read+write) hits
system.l2.demand_hits::total                   481798                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22952                       # number of overall hits
system.l2.overall_hits::.cpu0.data             230664                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4240                       # number of overall hits
system.l2.overall_hits::.cpu1.data             223942                       # number of overall hits
system.l2.overall_hits::total                  481798                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             48501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            808868                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10675                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            769753                       # number of demand (read+write) misses
system.l2.demand_misses::total                1637797                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            48501                       # number of overall misses
system.l2.overall_misses::.cpu0.data           808868                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10675                       # number of overall misses
system.l2.overall_misses::.cpu1.data           769753                       # number of overall misses
system.l2.overall_misses::total               1637797                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4274794498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  94207910582                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    979135997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  90983899683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     190445740760                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4274794498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  94207910582                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    979135997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  90983899683                       # number of overall miss cycles
system.l2.overall_miss_latency::total    190445740760                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1039532                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          993695                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2119595                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1039532                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         993695                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2119595                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.678782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.778108                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.715722                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.774637                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.772693                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.678782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.778108                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.715722                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.774637                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.772693                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88138.275458                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 116468.831233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91722.341639                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118198.824406                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116281.651975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88138.275458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 116468.831233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91722.341639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118198.824406                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116281.651975                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1603895                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     25564                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      62.740377                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6161040                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              926655                       # number of writebacks
system.l2.writebacks::total                    926655                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            405                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         214441                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            226                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         204546                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              419618                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           405                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        214441                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           226                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        204546                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             419618                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        48096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       594427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       565207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1218179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        48096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       594427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       565207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6631280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7849459                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3768353502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  72875836413                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    863579500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  70367171996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 147874941411                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3768353502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  72875836413                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    863579500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  70367171996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 727083540239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 874958481650                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.673114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.571822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.700570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.568793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.574723                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.673114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.571822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.700570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.568793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      3.703282                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78350.663298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 122598.462743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82647.095416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 124498.054688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 121390.158106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78350.663298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 122598.462743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82647.095416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 124498.054688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 109644.524170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111467.361209                       # average overall mshr miss latency
system.l2.replacements                        9498976                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       933749                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           933749                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       933750                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       933750                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1156737                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1156737                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1156737                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1156737                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6631280                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6631280                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 727083540239                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 727083540239                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 109644.524170                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 109644.524170                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              85                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  112                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           128                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           185                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                313                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1041000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       737500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1778500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          270                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              425                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.825806                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.685185                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.736471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8132.812500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3986.486486                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5682.108626                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          128                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          185                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           313                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2557000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3647500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6204500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.825806                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.685185                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.736471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19976.562500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19716.216216                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19822.683706                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          196                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           62                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              258                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       352500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       441000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          219                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           87                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            306                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.894977                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.712644                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.843137                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1798.469388                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1427.419355                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1709.302326                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          195                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           62                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          257                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3942500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1225500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5168000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.890411                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.712644                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.839869                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20217.948718                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19766.129032                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20108.949416                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            58570                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            48531                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                107101                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         193971                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         172070                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              366041                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  24275035855                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  22393487863                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   46668523718                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       252541                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220601                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            473142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.768077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.780006                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.773639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 125147.758454                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 130141.732219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 127495.345379                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        37029                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        27060                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            64089                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       156942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       145010                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         301952                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20291378424                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19134566440                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39425944864                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.621452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.657341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.638185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 129292.212563                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 131953.426936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 130570.239190                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22952                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4240                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              27192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        48501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            59176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4274794498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    979135997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5253930495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86368                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.678782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.715722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.685161                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88138.275458                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91722.341639                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88784.819775                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          405                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          226                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           631                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        48096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        58545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3768353502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    863579500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4631933002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.673114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.700570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.677855                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78350.663298                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82647.095416                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79117.482313                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       172094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       175411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            347505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       614897                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       597683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1212580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  69932874727                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  68590411820                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 138523286547                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       786991                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       773094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1560085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.781327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.773105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.777253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113731.039063                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114760.519908                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114238.472140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       177412                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       177486                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       354898                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       437485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       420197                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       857682                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  52584457989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  51232605556                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 103817063545                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.555896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.543526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.549766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 120197.167878                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121925.205454                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121043.770937                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1829                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           39                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1868                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1309                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           76                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1385                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     46965000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       270500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     47235500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3138                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          115                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3253                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.417145                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.660870                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.425761                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 35878.533231                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  3559.210526                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 34105.054152                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          707                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          709                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          602                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          676                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11873981                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1429500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13303481                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.191842                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.643478                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.207808                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19724.220930                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19317.567568                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19679.705621                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998617                       # Cycle average of tags in use
system.l2.tags.total_refs                    10403177                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9501598                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.094887                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.637455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.241420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.013163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.060061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.966962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    53.079556                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.103710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.031456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.829368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999978                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43214086                       # Number of tag accesses
system.l2.tags.data_accesses                 43214086                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3078464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      38133312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        668800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      36241152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    422906240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          501027968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3078464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       668800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3747264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59305984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59305984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          48101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         595833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         566268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6607910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7828562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       926656                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             926656                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         38102377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        471978833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8277787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        448559428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5234341923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6201260349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     38102377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8277787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         46380165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      734034566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            734034566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      734034566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        38102377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       471978833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8277787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       448559428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5234341923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6935294915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    924030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     48101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    590683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    563808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6605685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000070966750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        55169                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        55168                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9908408                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             876494                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7828562                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     926656                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7828562                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   926656                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   9835                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2626                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            484365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            499147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            480871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            473908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            505823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            499026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            494211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            481030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            489423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            479456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           506150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           491035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           486077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           477662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           482431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           488112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56645                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 467171687659                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                39093635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            613772818909                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     59750.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78500.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6984140                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  835234                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7828562                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               926656                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  271916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  300533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  301506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  311884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  318078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  326806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  334657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  338386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  336123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  335047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 569886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1939505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 932605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 331356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 291056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 253963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 200195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 105010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  14705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  49601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  53090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  55347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  60160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  55297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  55109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  55421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  55245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  55238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       923373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    605.967487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   412.206816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.314258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       109758     11.89%     11.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       185299     20.07%     31.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        42988      4.66%     36.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        35798      3.88%     40.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        51423      5.57%     46.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        68487      7.42%     53.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56473      6.12%     59.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14906      1.61%     61.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       358241     38.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       923373                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        55168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     141.722702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     98.799214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.816646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           6158     11.16%     11.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         10844     19.66%     30.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         11041     20.01%     50.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         5245      9.51%     60.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         3571      6.47%     66.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         3177      5.76%     72.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2787      5.05%     77.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         2611      4.73%     82.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         2378      4.31%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         2084      3.78%     90.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1532      2.78%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          997      1.81%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          670      1.21%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          591      1.07%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          435      0.79%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          351      0.64%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          251      0.45%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          195      0.35%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607          112      0.20%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           56      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           41      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           15      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           12      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         55168                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        55169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.749243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.682470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.597466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42474     76.99%     76.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1179      2.14%     79.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3950      7.16%     86.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3033      5.50%     91.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2032      3.68%     95.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1207      2.19%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              638      1.16%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              357      0.65%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              157      0.28%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               76      0.14%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               33      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               15      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         55169                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              500398528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  629440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59137408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               501027968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59305984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6193.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       731.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6201.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    734.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        54.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    48.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80794494500                       # Total gap between requests
system.mem_ctrls.avgGap                       9228.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3078464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     37803712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       668800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     36083712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    422763840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59137408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 38102377.427404947579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 467899349.409613847733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8277787.241770060733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 446610781.742382287979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5232579427.382953643799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 731948088.298072338104                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        48101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       595833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10450                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       566268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6607910                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       926656                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1774971011                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  48088448495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    429271142                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46782593111                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 516697535150                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2200547673562                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36900.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     80707.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41078.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     82615.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     78193.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2374719.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3257110920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1731206895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         27848470440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2425452120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6378119280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34365321090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2085884640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        78091565385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        966.545101                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4815215690                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2698020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  73281302810                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3335786580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1773001230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         27977240340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2397968820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6378119280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33131812590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3124628640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        78118557480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        966.879184                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7134358795                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2698020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70962159705                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                660                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          331                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    28419388.217523                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   57136263.696969                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    348243500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            331                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    71387721000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9406817500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10504908                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10504908                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10504908                       # number of overall hits
system.cpu1.icache.overall_hits::total       10504908                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15796                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15796                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15796                       # number of overall misses
system.cpu1.icache.overall_misses::total        15796                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1121247500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1121247500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1121247500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1121247500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10520704                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10520704                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10520704                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10520704                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001501                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001501                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001501                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001501                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70983.002026                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70983.002026                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70983.002026                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70983.002026                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          250                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    83.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14915                       # number of writebacks
system.cpu1.icache.writebacks::total            14915                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          881                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          881                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          881                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          881                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14915                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14915                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14915                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14915                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1049119500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1049119500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1049119500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1049119500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001418                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001418                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001418                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001418                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70339.892725                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70339.892725                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70339.892725                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70339.892725                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14915                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10504908                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10504908                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15796                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15796                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1121247500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1121247500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10520704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10520704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001501                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001501                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70983.002026                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70983.002026                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          881                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          881                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14915                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14915                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1049119500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1049119500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001418                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001418                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70339.892725                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70339.892725                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10923021                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14947                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           730.783502                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21056323                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21056323                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13609531                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13609531                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13609531                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13609531                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9028919                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9028919                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9028919                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9028919                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 851264932636                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 851264932636                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 851264932636                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 851264932636                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22638450                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22638450                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22638450                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22638450                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.398831                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.398831                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.398831                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.398831                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94282.043358                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94282.043358                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94282.043358                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94282.043358                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3195954                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1126008                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            44612                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11835                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.638886                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    95.142205                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       993139                       # number of writebacks
system.cpu1.dcache.writebacks::total           993139                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8033368                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8033368                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8033368                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8033368                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       995551                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       995551                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       995551                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       995551                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  95156278923                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  95156278923                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  95156278923                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  95156278923                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043976                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043976                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043976                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043976                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95581.521110                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95581.521110                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95581.521110                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95581.521110                       # average overall mshr miss latency
system.cpu1.dcache.replacements                993139                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11617107                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11617107                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6832853                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6832853                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 637116433500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 637116433500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18449960                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18449960                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.370345                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.370345                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93243.105552                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93243.105552                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6058428                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6058428                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       774425                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       774425                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  71887119500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  71887119500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.041974                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.041974                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92826.444782                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92826.444782                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1992424                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1992424                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2196066                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2196066                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 214148499136                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 214148499136                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4188490                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4188490                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.524310                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.524310                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97514.600716                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97514.600716                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1974940                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1974940                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  23269159423                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  23269159423                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052794                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052794                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105230.318565                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105230.318565                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        35034                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        35034                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          415                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          415                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26872500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26872500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        35449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011707                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011707                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 64753.012048                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 64753.012048                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          187                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          187                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          228                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          228                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     13175500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13175500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006432                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006432                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 57787.280702                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57787.280702                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        34679                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        34679                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          630                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          630                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      4533500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4533500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35309                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35309                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.017842                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.017842                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7196.031746                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7196.031746                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          630                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          630                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3904500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3904500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.017842                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.017842                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6197.619048                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6197.619048                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          929                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            929                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          641                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          641                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      6669500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      6669500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1570                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1570                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408280                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408280                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10404.836193                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10404.836193                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          641                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          641                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6028500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6028500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408280                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408280                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9404.836193                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9404.836193                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.781704                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14679735                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           995646                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.743930                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.781704                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.993178                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993178                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46417173                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46417173                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80794538500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1650100                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1860405                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1189175                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8572321                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11579440                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1888                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1512                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3400                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           473630                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          473630                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86368                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1563731                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3253                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3253                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       214361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3133429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2984356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6376891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9146112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133308992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1909120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127157312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271521536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21085223                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59570752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         23214326                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077222                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.271401                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21449522     92.40%     92.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1736952      7.48%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  27852      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           23214326                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4255995125                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1565986708                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         107247866                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1494556942                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22473797                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
