#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x55f86a68dd20 .scope module, "top" "top" 2 4;
 .timescale 0 0;
v0x55f86a6d93e0_0 .var "clk", 0 0;
v0x55f86a6d9480_0 .var/i "i", 31 0;
v0x55f86a6d9520_0 .net "is_halted", 0 0, v0x55f86a6cfeb0_0;  1 drivers
v0x55f86a6d95f0_0 .var "reset", 0 0;
v0x55f86a6d9690_0 .var "total_cycle", 31 0;
S_0x55f86a68e460 .scope module, "cpu" "CPU" 2 10, 3 11 0, S_0x55f86a68dd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "is_halted"
v0x55f86a6d5910_0 .var "EX_MEM_alu_out", 31 0;
v0x55f86a6d59f0_0 .var "EX_MEM_dmem_data", 31 0;
v0x55f86a6d5ae0_0 .var "EX_MEM_is_branch", 0 0;
v0x55f86a6d5bb0_0 .var "EX_MEM_mem_read", 0 0;
v0x55f86a6d5c80_0 .var "EX_MEM_mem_to_reg", 0 0;
v0x55f86a6d5d20_0 .var "EX_MEM_mem_write", 0 0;
v0x55f86a6d5dc0_0 .var "EX_MEM_rd", 4 0;
v0x55f86a6d5e90_0 .var "EX_MEM_reg_write", 0 0;
v0x55f86a6d5f60_0 .var "FAR_linking_rd", 4 0;
v0x55f86a6d60c0_0 .var "FAR_linking_value", 31 0;
v0x55f86a6d6160_0 .var "FAR_reg_write", 0 0;
v0x55f86a6d6200_0 .net "Forwarding_rs1", 1 0, v0x55f86a6d0970_0;  1 drivers
v0x55f86a6d62a0_0 .net "Forwarding_rs2", 1 0, v0x55f86a6d0a80_0;  1 drivers
v0x55f86a6d6390_0 .var "ID_EX_ALU_ctrl_unit_input", 31 0;
v0x55f86a6d6430_0 .var "ID_EX_alu_op", 0 0;
v0x55f86a6d64d0_0 .var "ID_EX_alu_src", 0 0;
v0x55f86a6d6570_0 .var "ID_EX_imm", 31 0;
v0x55f86a6d6750_0 .var "ID_EX_is_ecall", 0 0;
v0x55f86a6d6820_0 .var "ID_EX_mem_read", 0 0;
v0x55f86a6d68f0_0 .var "ID_EX_mem_to_reg", 0 0;
v0x55f86a6d6990_0 .var "ID_EX_mem_write", 0 0;
v0x55f86a6d6a30_0 .var "ID_EX_rd", 4 0;
v0x55f86a6d6b00_0 .var "ID_EX_reg_write", 0 0;
v0x55f86a6d6ba0_0 .var "ID_EX_rs1", 4 0;
v0x55f86a6d6c90_0 .var "ID_EX_rs1_data", 31 0;
v0x55f86a6d6d60_0 .var "ID_EX_rs2", 4 0;
v0x55f86a6d6e30_0 .var "ID_EX_rs2_data", 31 0;
v0x55f86a6d6f00_0 .var "IF_ID_inst", 31 0;
v0x55f86a6d6fd0_0 .var "MEM_WB_mem_to_reg", 0 0;
v0x55f86a6d70a0_0 .var "MEM_WB_mem_to_reg_src_1", 31 0;
v0x55f86a6d7170_0 .var "MEM_WB_mem_to_reg_src_2", 31 0;
v0x55f86a6d7240_0 .var "MEM_WB_rd", 4 0;
v0x55f86a6d7330_0 .var "MEM_WB_reg_write", 0 0;
v0x55f86a6d7630_0 .net "X17_or_rs1", 4 0, L_0x55f86a6ea240;  1 drivers
v0x55f86a6d7720_0 .net *"_s3", 4 0, L_0x55f86a6e9fc0;  1 drivers
L_0x7fed45de80f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f86a6d7800_0 .net *"_s7", 26 0, L_0x7fed45de80f0;  1 drivers
v0x55f86a6d78e0_0 .net "alu_bcond", 0 0, v0x55f86a6cc4b0_0;  1 drivers
v0x55f86a6d7980_0 .net "alu_forwarded_rs1", 31 0, v0x55f86a68dec0_0;  1 drivers
v0x55f86a6d7a70_0 .net "alu_forwarded_rs2", 31 0, v0x55f86a6cb430_0;  1 drivers
v0x55f86a6d7b80_0 .net "alu_in_2", 31 0, L_0x55f86a6eacd0;  1 drivers
v0x55f86a6d7c90_0 .net "alu_op", 0 0, v0x55f86a6cdb50_0;  1 drivers
v0x55f86a6d7d30_0 .net "alu_opcode", 31 0, v0x55f86a6ccfb0_0;  1 drivers
v0x55f86a6d7e20_0 .net "alu_out", 31 0, v0x55f86a6cc800_0;  1 drivers
v0x55f86a6d7ee0_0 .net "alu_src", 0 0, v0x55f86a6cdc30_0;  1 drivers
v0x55f86a6d7f80_0 .net "clk", 0 0, v0x55f86a6d93e0_0;  1 drivers
v0x55f86a6d8020_0 .var "current_counter", 1 0;
v0x55f86a6d80c0_0 .net "current_pc", 31 0, v0x55f86a6d3910_0;  1 drivers
v0x55f86a6d8160_0 .net "imm_gen_out", 31 0, v0x55f86a6d2bf0_0;  1 drivers
v0x55f86a6d8200_0 .net "inst", 31 0, L_0x55f86a6e9e10;  1 drivers
v0x55f86a6d82a0_0 .net "is_ecall", 0 0, v0x55f86a6cdd90_0;  1 drivers
v0x55f86a6d8390_0 .net "is_halted", 0 0, v0x55f86a6cfeb0_0;  alias, 1 drivers
v0x55f86a6d8430_0 .net "is_stall", 0 0, v0x55f86a6d56e0_0;  1 drivers
v0x55f86a6d8520_0 .net "mem_read", 0 0, v0x55f86a6ce010_0;  1 drivers
v0x55f86a6d85c0_0 .net "mem_to_reg", 0 0, v0x55f86a6ce0d0_0;  1 drivers
v0x55f86a6d8690_0 .net "mem_write", 0 0, v0x55f86a6ce190_0;  1 drivers
v0x55f86a6d8760_0 .net "next_counter", 1 0, v0x55f86a6cff50_0;  1 drivers
v0x55f86a6d8830_0 .net "next_pc", 31 0, v0x55f86a6cc060_0;  1 drivers
v0x55f86a6d8920_0 .net "pc_to_reg", 0 0, v0x55f86a6ce330_0;  1 drivers
v0x55f86a6d89c0_0 .var "permanent_stall", 0 0;
v0x55f86a6d8ab0_0 .net "permanent_stall_wire", 0 0, L_0x55f86a6eb190;  1 drivers
v0x55f86a6d8b50_0 .net "read_data", 31 0, L_0x55f86a6eb7d0;  1 drivers
v0x55f86a6d8c20_0 .net "reg_rs1", 31 0, L_0x55f86a6ea5a0;  1 drivers
v0x55f86a6d8cf0_0 .net "reg_rs2", 31 0, L_0x55f86a6ea8c0;  1 drivers
v0x55f86a6d8dc0_0 .net "reset", 0 0, v0x55f86a6d95f0_0;  1 drivers
v0x55f86a6d8e60_0 .net "wb_data", 31 0, L_0x55f86a6eb9f0;  1 drivers
v0x55f86a6d9310_0 .net "write_enable", 0 0, v0x55f86a6ce3f0_0;  1 drivers
E_0x55f86a65c3d0 .event edge, v0x55f86a6cff50_0;
E_0x55f86a65c7f0 .event edge, v0x55f86a6d18e0_0;
L_0x55f86a6e9fc0 .part v0x55f86a6d6f00_0, 15, 5;
L_0x55f86a6ea0b0 .concat [ 5 27 0 0], L_0x55f86a6e9fc0, L_0x7fed45de80f0;
L_0x55f86a6ea240 .part L_0x55f86a6e9f20, 0, 5;
L_0x55f86a6ea9d0 .part v0x55f86a6d6f00_0, 20, 5;
L_0x55f86a6eaac0 .part v0x55f86a6d6f00_0, 0, 7;
L_0x55f86a6eabf0 .part v0x55f86a6d6f00_0, 20, 5;
S_0x55f86a66d890 .scope module, "Forwarding_for_rs1" "MUX_4_1" 3 206, 3 337 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_0"
    .port_info 1 /INPUT 32 "if_1"
    .port_info 2 /INPUT 32 "if_2"
    .port_info 3 /INPUT 32 "if_3"
    .port_info 4 /INPUT 2 "mode"
    .port_info 5 /OUTPUT 32 "result"
v0x55f86a689c50_0 .net "if_0", 31 0, v0x55f86a6d6c90_0;  1 drivers
v0x55f86a68c4f0_0 .net "if_1", 31 0, L_0x55f86a6eb9f0;  alias, 1 drivers
v0x55f86a6a4ce0_0 .net "if_2", 31 0, v0x55f86a6d5910_0;  1 drivers
v0x55f86a6a7540_0 .net "if_3", 31 0, v0x55f86a6d60c0_0;  1 drivers
v0x55f86a68e210_0 .net "mode", 1 0, v0x55f86a6d0970_0;  alias, 1 drivers
v0x55f86a68dec0_0 .var "result", 31 0;
E_0x55f86a65ce10/0 .event edge, v0x55f86a68e210_0, v0x55f86a689c50_0, v0x55f86a68c4f0_0, v0x55f86a6a4ce0_0;
E_0x55f86a65ce10/1 .event edge, v0x55f86a6a7540_0;
E_0x55f86a65ce10 .event/or E_0x55f86a65ce10/0, E_0x55f86a65ce10/1;
S_0x55f86a6cad80 .scope module, "Forwarding_for_rs2" "MUX_4_1" 3 215, 3 337 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_0"
    .port_info 1 /INPUT 32 "if_1"
    .port_info 2 /INPUT 32 "if_2"
    .port_info 3 /INPUT 32 "if_3"
    .port_info 4 /INPUT 2 "mode"
    .port_info 5 /OUTPUT 32 "result"
v0x55f86a6cb040_0 .net "if_0", 31 0, v0x55f86a6d6e30_0;  1 drivers
v0x55f86a6cb140_0 .net "if_1", 31 0, L_0x55f86a6eb9f0;  alias, 1 drivers
v0x55f86a6cb200_0 .net "if_2", 31 0, v0x55f86a6d5910_0;  alias, 1 drivers
v0x55f86a6cb2a0_0 .net "if_3", 31 0, v0x55f86a6d60c0_0;  alias, 1 drivers
v0x55f86a6cb340_0 .net "mode", 1 0, v0x55f86a6d0a80_0;  alias, 1 drivers
v0x55f86a6cb430_0 .var "result", 31 0;
E_0x55f86a6b2c00/0 .event edge, v0x55f86a6cb340_0, v0x55f86a6cb040_0, v0x55f86a68c4f0_0, v0x55f86a6a4ce0_0;
E_0x55f86a6b2c00/1 .event edge, v0x55f86a6a7540_0;
E_0x55f86a6b2c00 .event/or E_0x55f86a6b2c00/0, E_0x55f86a6b2c00/1;
S_0x55f86a6cb610 .scope module, "WB_data" "MUX_2_1" 3 293, 3 333 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x55f86a6cb7e0_0 .net "if_switch_off", 31 0, v0x55f86a6d70a0_0;  1 drivers
v0x55f86a6cb8c0_0 .net "if_switch_on", 31 0, v0x55f86a6d7170_0;  1 drivers
v0x55f86a6cb9a0_0 .net "result", 31 0, L_0x55f86a6eb9f0;  alias, 1 drivers
v0x55f86a6cba90_0 .net "switch", 0 0, v0x55f86a6d6fd0_0;  1 drivers
L_0x55f86a6eb9f0 .functor MUXZ 32, v0x55f86a6d70a0_0, v0x55f86a6d7170_0, v0x55f86a6d6fd0_0, C4<>;
S_0x55f86a6cbbd0 .scope module, "adder" "ADDER" 3 83, 3 368 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "current_pc"
    .port_info 1 /INPUT 32 "imm"
    .port_info 2 /INPUT 1 "is_stall"
    .port_info 3 /OUTPUT 32 "next_pc"
v0x55f86a6cbde0_0 .net "current_pc", 31 0, v0x55f86a6d3910_0;  alias, 1 drivers
L_0x7fed45de8018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f86a6cbee0_0 .net "imm", 31 0, L_0x7fed45de8018;  1 drivers
v0x55f86a6cbfc0_0 .net "is_stall", 0 0, v0x55f86a6d56e0_0;  alias, 1 drivers
v0x55f86a6cc060_0 .var "next_pc", 31 0;
E_0x55f86a65c9f0 .event edge, v0x55f86a6cbfc0_0, v0x55f86a6cbde0_0, v0x55f86a6cbee0_0;
S_0x55f86a6cc1f0 .scope module, "alu" "ALU" 3 225, 3 482 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_op"
    .port_info 1 /INPUT 32 "alu_in_1"
    .port_info 2 /INPUT 32 "alu_in_2"
    .port_info 3 /OUTPUT 32 "alu_result"
    .port_info 4 /OUTPUT 1 "alu_bcond"
v0x55f86a6cc4b0_0 .var "alu_bcond", 0 0;
v0x55f86a6cc590_0 .net/s "alu_in_1", 31 0, v0x55f86a68dec0_0;  alias, 1 drivers
v0x55f86a6cc650_0 .net/s "alu_in_2", 31 0, L_0x55f86a6eacd0;  alias, 1 drivers
v0x55f86a6cc720_0 .net "alu_op", 31 0, v0x55f86a6ccfb0_0;  alias, 1 drivers
v0x55f86a6cc800_0 .var "alu_result", 31 0;
v0x55f86a6cc930_0 .var "cond", 1 0;
v0x55f86a6cca10_0 .var "funct3", 2 0;
v0x55f86a6ccaf0_0 .var "funct7", 6 0;
v0x55f86a6ccbd0_0 .var "opcode", 6 0;
E_0x55f86a6cc410/0 .event edge, v0x55f86a6cc720_0, v0x55f86a6ccbd0_0, v0x55f86a6ccaf0_0, v0x55f86a6cca10_0;
E_0x55f86a6cc410/1 .event edge, v0x55f86a68dec0_0, v0x55f86a6cc650_0;
E_0x55f86a6cc410 .event/or E_0x55f86a6cc410/0, E_0x55f86a6cc410/1;
S_0x55f86a6ccd50 .scope module, "alu_ctrl_unit" "ALUControlUnit" 3 194, 3 476 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "part_of_inst"
    .port_info 1 /OUTPUT 32 "alu_op"
v0x55f86a6ccfb0_0 .var "alu_op", 31 0;
v0x55f86a6cd090_0 .net "part_of_inst", 31 0, v0x55f86a6d6390_0;  1 drivers
E_0x55f86a6ccf30 .event edge, v0x55f86a6cd090_0;
S_0x55f86a6cd1b0 .scope module, "change_rs1" "MUX_2_1" 3 117, 3 333 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x55f86a6cd3b0_0 .net "if_switch_off", 31 0, L_0x55f86a6ea0b0;  1 drivers
L_0x7fed45de8378 .functor BUFT 1, C4<00000000000000000000000000010001>, C4<0>, C4<0>, C4<0>;
v0x55f86a6cd490_0 .net "if_switch_on", 31 0, L_0x7fed45de8378;  1 drivers
v0x55f86a6cd570_0 .net "result", 31 0, L_0x55f86a6e9f20;  1 drivers
v0x55f86a6cd660_0 .net "switch", 0 0, v0x55f86a6cdd90_0;  alias, 1 drivers
L_0x55f86a6e9f20 .functor MUXZ 32, L_0x55f86a6ea0b0, L_0x7fed45de8378, v0x55f86a6cdd90_0, C4<>;
S_0x55f86a6cd7d0 .scope module, "ctrl_unit" "ControlUnit" 3 139, 3 435 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "part_of_inst"
    .port_info 1 /OUTPUT 1 "is_jal"
    .port_info 2 /OUTPUT 1 "is_jalr"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "mem_read"
    .port_info 5 /OUTPUT 1 "mem_to_reg"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 1 "write_enable"
    .port_info 9 /OUTPUT 1 "pc_to_reg"
    .port_info 10 /OUTPUT 1 "alu_op"
    .port_info 11 /OUTPUT 1 "is_ecall"
v0x55f86a6cdb50_0 .var "alu_op", 0 0;
v0x55f86a6cdc30_0 .var "alu_src", 0 0;
v0x55f86a6cdcf0_0 .var "branch", 0 0;
v0x55f86a6cdd90_0 .var "is_ecall", 0 0;
v0x55f86a6cde60_0 .var "is_jal", 0 0;
v0x55f86a6cdf50_0 .var "is_jalr", 0 0;
v0x55f86a6ce010_0 .var "mem_read", 0 0;
v0x55f86a6ce0d0_0 .var "mem_to_reg", 0 0;
v0x55f86a6ce190_0 .var "mem_write", 0 0;
v0x55f86a6ce250_0 .net "part_of_inst", 6 0, L_0x55f86a6eaac0;  1 drivers
v0x55f86a6ce330_0 .var "pc_to_reg", 0 0;
v0x55f86a6ce3f0_0 .var "write_enable", 0 0;
E_0x55f86a6cdad0 .event edge, v0x55f86a6ce250_0;
S_0x55f86a6ce6a0 .scope module, "dmem" "DataMemory" 3 271, 4 27 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 1 "mem_write"
    .port_info 6 /OUTPUT 32 "dout"
P_0x55f86a6cc3c0 .param/l "MEM_DEPTH" 0 4 27, +C4<00000000000000000100000000000000>;
L_0x7fed45de82a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f86a6ceb00_0 .net/2u *"_s0", 1 0, L_0x7fed45de82a0;  1 drivers
v0x55f86a6cec00_0 .net *"_s12", 31 0, L_0x55f86a6eb6e0;  1 drivers
L_0x7fed45de8330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f86a6cece0_0 .net/2u *"_s14", 31 0, L_0x7fed45de8330;  1 drivers
v0x55f86a6cedd0_0 .net *"_s2", 31 0, L_0x55f86a6eb370;  1 drivers
v0x55f86a6ceeb0_0 .net *"_s4", 29 0, L_0x55f86a6eb2d0;  1 drivers
L_0x7fed45de82e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f86a6cefe0_0 .net *"_s6", 1 0, L_0x7fed45de82e8;  1 drivers
v0x55f86a6cf0c0_0 .net *"_s8", 33 0, L_0x55f86a6eb4b0;  1 drivers
v0x55f86a6cf1a0_0 .net "addr", 31 0, v0x55f86a6d5910_0;  alias, 1 drivers
v0x55f86a6cf2b0_0 .net "clk", 0 0, v0x55f86a6d93e0_0;  alias, 1 drivers
v0x55f86a6cf370_0 .net "din", 31 0, v0x55f86a6d59f0_0;  1 drivers
v0x55f86a6cf450_0 .net "dmem_addr", 31 0, L_0x55f86a6eb5f0;  1 drivers
v0x55f86a6cf530_0 .net "dout", 31 0, L_0x55f86a6eb7d0;  alias, 1 drivers
v0x55f86a6cf610_0 .var/i "i", 31 0;
v0x55f86a6cf6f0 .array "mem", 16383 0, 31 0;
v0x55f86a6cf7b0_0 .net "mem_read", 0 0, v0x55f86a6d5bb0_0;  1 drivers
v0x55f86a6cf870_0 .net "mem_write", 0 0, v0x55f86a6d5d20_0;  1 drivers
v0x55f86a6cf930_0 .net "reset", 0 0, v0x55f86a6d95f0_0;  alias, 1 drivers
E_0x55f86a6cea80 .event posedge, v0x55f86a6cf2b0_0;
L_0x55f86a6eb2d0 .part v0x55f86a6d5910_0, 2, 30;
L_0x55f86a6eb370 .concat [ 30 2 0 0], L_0x55f86a6eb2d0, L_0x7fed45de82e8;
L_0x55f86a6eb4b0 .concat [ 32 2 0 0], L_0x55f86a6eb370, L_0x7fed45de82a0;
L_0x55f86a6eb5f0 .part L_0x55f86a6eb4b0, 0, 32;
L_0x55f86a6eb6e0 .array/port v0x55f86a6cf6f0, L_0x55f86a6eb5f0;
L_0x55f86a6eb7d0 .functor MUXZ 32, L_0x7fed45de8330, L_0x55f86a6eb6e0, v0x55f86a6d5bb0_0, C4<>;
S_0x55f86a6cfb10 .scope module, "evict_all" "Evict_ALL" 3 243, 3 319 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "permanent_stall"
    .port_info 3 /INPUT 2 "current_counter"
    .port_info 4 /OUTPUT 2 "next_counter"
    .port_info 5 /OUTPUT 1 "is_halted"
v0x55f86a6cfd30_0 .net "clk", 0 0, v0x55f86a6d93e0_0;  alias, 1 drivers
v0x55f86a6cfdf0_0 .net "current_counter", 1 0, v0x55f86a6d8020_0;  1 drivers
v0x55f86a6cfeb0_0 .var "is_halted", 0 0;
v0x55f86a6cff50_0 .var "next_counter", 1 0;
v0x55f86a6d0030_0 .net "permanent_stall", 0 0, v0x55f86a6d89c0_0;  1 drivers
v0x55f86a6d0140_0 .net "reset", 0 0, v0x55f86a6d95f0_0;  alias, 1 drivers
S_0x55f86a6d02c0 .scope module, "fowarding_unit" "Fowarding_Unit" 3 300, 3 612 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_rs1"
    .port_info 1 /INPUT 5 "ID_EX_rs2"
    .port_info 2 /INPUT 5 "EX_MEM_rd"
    .port_info 3 /INPUT 1 "EX_MEM_reg_write"
    .port_info 4 /INPUT 5 "MEM_WB_rd"
    .port_info 5 /INPUT 1 "MEM_WB_reg_write"
    .port_info 6 /INPUT 5 "FAR_linking_rd"
    .port_info 7 /INPUT 1 "FAR_reg_write"
    .port_info 8 /OUTPUT 2 "Forwarding_rs1"
    .port_info 9 /OUTPUT 2 "Forwarding_rs2"
v0x55f86a6d0600_0 .net "EX_MEM_rd", 4 0, v0x55f86a6d5dc0_0;  1 drivers
v0x55f86a6d0700_0 .net "EX_MEM_reg_write", 0 0, v0x55f86a6d5e90_0;  1 drivers
v0x55f86a6d07c0_0 .net "FAR_linking_rd", 4 0, v0x55f86a6d5f60_0;  1 drivers
v0x55f86a6d08b0_0 .net "FAR_reg_write", 0 0, v0x55f86a6d6160_0;  1 drivers
v0x55f86a6d0970_0 .var "Forwarding_rs1", 1 0;
v0x55f86a6d0a80_0 .var "Forwarding_rs2", 1 0;
v0x55f86a6d0b50_0 .net "ID_EX_rs1", 4 0, v0x55f86a6d6ba0_0;  1 drivers
v0x55f86a6d0c10_0 .net "ID_EX_rs2", 4 0, v0x55f86a6d6d60_0;  1 drivers
v0x55f86a6d0cf0_0 .net "MEM_WB_rd", 4 0, v0x55f86a6d7240_0;  1 drivers
v0x55f86a6d0dd0_0 .net "MEM_WB_reg_write", 0 0, v0x55f86a6d7330_0;  1 drivers
E_0x55f86a6ce990/0 .event edge, v0x55f86a6d0b50_0, v0x55f86a6d0600_0, v0x55f86a6d0700_0, v0x55f86a6d0cf0_0;
E_0x55f86a6ce990/1 .event edge, v0x55f86a6d0dd0_0, v0x55f86a6d07c0_0, v0x55f86a6d08b0_0, v0x55f86a6d0c10_0;
E_0x55f86a6ce990 .event/or E_0x55f86a6ce990/0, E_0x55f86a6ce990/1;
S_0x55f86a6d0fd0 .scope module, "halt_check" "Halt_Check" 3 233, 3 315 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_ecall"
    .port_info 1 /INPUT 32 "X17"
    .port_info 2 /OUTPUT 1 "permanent_stall"
L_0x55f86a6eaeb0 .functor AND 1, v0x55f86a6d6750_0, L_0x55f86a6eadc0, C4<1>, C4<1>;
v0x55f86a6d11c0_0 .net "X17", 31 0, v0x55f86a6d5910_0;  alias, 1 drivers
L_0x7fed45de81c8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x55f86a6d12a0_0 .net/2u *"_s0", 31 0, L_0x7fed45de81c8;  1 drivers
v0x55f86a6d1380_0 .net *"_s10", 1 0, L_0x55f86a6eb050;  1 drivers
v0x55f86a6d1470_0 .net *"_s2", 0 0, L_0x55f86a6eadc0;  1 drivers
v0x55f86a6d1530_0 .net *"_s4", 0 0, L_0x55f86a6eaeb0;  1 drivers
L_0x7fed45de8210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55f86a6d1660_0 .net/2s *"_s6", 1 0, L_0x7fed45de8210;  1 drivers
L_0x7fed45de8258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f86a6d1740_0 .net/2s *"_s8", 1 0, L_0x7fed45de8258;  1 drivers
v0x55f86a6d1820_0 .net "is_ecall", 0 0, v0x55f86a6d6750_0;  1 drivers
v0x55f86a6d18e0_0 .net "permanent_stall", 0 0, L_0x55f86a6eb190;  alias, 1 drivers
L_0x55f86a6eadc0 .cmp/eq 32, v0x55f86a6d5910_0, L_0x7fed45de81c8;
L_0x55f86a6eb050 .functor MUXZ 2, L_0x7fed45de8258, L_0x7fed45de8210, L_0x55f86a6eaeb0, C4<>;
L_0x55f86a6eb190 .part L_0x55f86a6eb050, 0, 1;
S_0x55f86a6d1ab0 .scope module, "imem" "InstMemory" 3 100, 4 1 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /OUTPUT 32 "dout"
P_0x55f86a6d1c30 .param/l "MEM_DEPTH" 0 4 1, +C4<00000000000000000000010000000000>;
L_0x55f86a6e9e10 .functor BUFZ 32, L_0x55f86a6e9d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fed45de8060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f86a6d1d90_0 .net/2u *"_s0", 1 0, L_0x7fed45de8060;  1 drivers
v0x55f86a6d1e70_0 .net *"_s12", 31 0, L_0x55f86a6e9d20;  1 drivers
v0x55f86a6d1f50_0 .net *"_s2", 31 0, L_0x55f86a6e99a0;  1 drivers
v0x55f86a6d2040_0 .net *"_s4", 29 0, L_0x55f86a6e97e0;  1 drivers
L_0x7fed45de80a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f86a6d2120_0 .net *"_s6", 1 0, L_0x7fed45de80a8;  1 drivers
v0x55f86a6d2250_0 .net *"_s8", 33 0, L_0x55f86a6e9ac0;  1 drivers
v0x55f86a6d2330_0 .net "addr", 31 0, v0x55f86a6d3910_0;  alias, 1 drivers
v0x55f86a6d23f0_0 .net "clk", 0 0, v0x55f86a6d93e0_0;  alias, 1 drivers
v0x55f86a6d24e0_0 .net "dout", 31 0, L_0x55f86a6e9e10;  alias, 1 drivers
v0x55f86a6d25a0_0 .var/i "i", 31 0;
v0x55f86a6d2680_0 .net "imem_addr", 31 0, L_0x55f86a6e9c00;  1 drivers
v0x55f86a6d2760 .array "mem", 1023 0, 31 0;
v0x55f86a6d2820_0 .net "reset", 0 0, v0x55f86a6d95f0_0;  alias, 1 drivers
L_0x55f86a6e97e0 .part v0x55f86a6d3910_0, 2, 30;
L_0x55f86a6e99a0 .concat [ 30 2 0 0], L_0x55f86a6e97e0, L_0x7fed45de80a8;
L_0x55f86a6e9ac0 .concat [ 32 2 0 0], L_0x55f86a6e99a0, L_0x7fed45de8060;
L_0x55f86a6e9c00 .part L_0x55f86a6e9ac0, 0, 32;
L_0x55f86a6e9d20 .array/port v0x55f86a6d2760, L_0x55f86a6e9c00;
S_0x55f86a6d2940 .scope module, "imm_gen" "ImmediateGenerator" 3 161, 3 388 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "part_of_inst"
    .port_info 1 /OUTPUT 32 "imm_gen_out"
v0x55f86a6d2bf0_0 .var "imm_gen_out", 31 0;
v0x55f86a6d2cf0_0 .var "imm_gen_out1", 31 0;
v0x55f86a6d2dd0_0 .var "opcode", 6 0;
v0x55f86a6d2e90_0 .net "part_of_inst", 31 0, v0x55f86a6d6f00_0;  1 drivers
E_0x55f86a6d2b70 .event edge, v0x55f86a6d2e90_0, v0x55f86a6d2dd0_0, v0x55f86a6d2cf0_0;
S_0x55f86a6d2fd0 .scope module, "imm_or_reg_data" "MUX_2_1" 3 199, 3 333 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x55f86a6d3210_0 .net "if_switch_off", 31 0, v0x55f86a6cb430_0;  alias, 1 drivers
v0x55f86a6d3300_0 .net "if_switch_on", 31 0, v0x55f86a6d6570_0;  1 drivers
v0x55f86a6d33c0_0 .net "result", 31 0, L_0x55f86a6eacd0;  alias, 1 drivers
v0x55f86a6d34c0_0 .net "switch", 0 0, v0x55f86a6d64d0_0;  1 drivers
L_0x55f86a6eacd0 .functor MUXZ 32, v0x55f86a6cb430_0, v0x55f86a6d6570_0, v0x55f86a6d64d0_0, C4<>;
S_0x55f86a6d3610 .scope module, "pc" "PC" 3 92, 3 377 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "next_pc"
    .port_info 3 /OUTPUT 32 "current_pc"
v0x55f86a6d3850_0 .net "clk", 0 0, v0x55f86a6d93e0_0;  alias, 1 drivers
v0x55f86a6d3910_0 .var "current_pc", 31 0;
v0x55f86a6d3a20_0 .net "next_pc", 31 0, v0x55f86a6cc060_0;  alias, 1 drivers
v0x55f86a6d3af0_0 .net "reset", 0 0, v0x55f86a6d95f0_0;  alias, 1 drivers
S_0x55f86a6d3c20 .scope module, "reg_file" "RegisterFile" 3 125, 5 1 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "rs1"
    .port_info 3 /INPUT 5 "rs2"
    .port_info 4 /INPUT 5 "rd"
    .port_info 5 /INPUT 32 "rd_din"
    .port_info 6 /INPUT 1 "write_enable"
    .port_info 7 /OUTPUT 32 "rs1_dout"
    .port_info 8 /OUTPUT 32 "rs2_dout"
L_0x55f86a6ea5a0 .functor BUFZ 32, L_0x55f86a6ea330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f86a6ea8c0 .functor BUFZ 32, L_0x55f86a6ea6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f86a6d3f20_0 .net *"_s0", 31 0, L_0x55f86a6ea330;  1 drivers
v0x55f86a6d4020_0 .net *"_s10", 6 0, L_0x55f86a6ea750;  1 drivers
L_0x7fed45de8180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f86a6d4100_0 .net *"_s13", 1 0, L_0x7fed45de8180;  1 drivers
v0x55f86a6d41c0_0 .net *"_s2", 6 0, L_0x55f86a6ea3d0;  1 drivers
L_0x7fed45de8138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f86a6d42a0_0 .net *"_s5", 1 0, L_0x7fed45de8138;  1 drivers
v0x55f86a6d43d0_0 .net *"_s8", 31 0, L_0x55f86a6ea6b0;  1 drivers
v0x55f86a6d44b0_0 .net "clk", 0 0, v0x55f86a6d93e0_0;  alias, 1 drivers
v0x55f86a6d4550_0 .var/i "i", 31 0;
v0x55f86a6d4630_0 .net "rd", 4 0, v0x55f86a6d7240_0;  alias, 1 drivers
v0x55f86a6d4780_0 .net "rd_din", 31 0, L_0x55f86a6eb9f0;  alias, 1 drivers
v0x55f86a6d4820_0 .net "reset", 0 0, v0x55f86a6d95f0_0;  alias, 1 drivers
v0x55f86a6d4950 .array "rf", 31 0, 31 0;
v0x55f86a6d4a10_0 .net "rs1", 4 0, L_0x55f86a6ea240;  alias, 1 drivers
v0x55f86a6d4af0_0 .net "rs1_dout", 31 0, L_0x55f86a6ea5a0;  alias, 1 drivers
v0x55f86a6d4bd0_0 .net "rs2", 4 0, L_0x55f86a6ea9d0;  1 drivers
v0x55f86a6d4cb0_0 .net "rs2_dout", 31 0, L_0x55f86a6ea8c0;  alias, 1 drivers
v0x55f86a6d4d90_0 .net "write_enable", 0 0, v0x55f86a6d7330_0;  alias, 1 drivers
L_0x55f86a6ea330 .array/port v0x55f86a6d4950, L_0x55f86a6ea3d0;
L_0x55f86a6ea3d0 .concat [ 5 2 0 0], L_0x55f86a6ea240, L_0x7fed45de8138;
L_0x55f86a6ea6b0 .array/port v0x55f86a6d4950, L_0x55f86a6ea750;
L_0x55f86a6ea750 .concat [ 5 2 0 0], L_0x55f86a6ea9d0, L_0x7fed45de8180;
S_0x55f86a6d5070 .scope module, "stall" "STALL" 3 151, 3 356 0, S_0x55f86a68e460;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_rs1"
    .port_info 1 /INPUT 5 "ID_rs2"
    .port_info 2 /INPUT 5 "ID_EX_rd"
    .port_info 3 /INPUT 1 "ID_EX_mem_read"
    .port_info 4 /INPUT 1 "permanent_stall"
    .port_info 5 /OUTPUT 1 "is_stall"
v0x55f86a6d5360_0 .net "ID_EX_mem_read", 0 0, v0x55f86a6d6820_0;  1 drivers
v0x55f86a6d5440_0 .net "ID_EX_rd", 4 0, v0x55f86a6d6a30_0;  1 drivers
v0x55f86a6d5520_0 .net "ID_rs1", 4 0, L_0x55f86a6ea240;  alias, 1 drivers
v0x55f86a6d5620_0 .net "ID_rs2", 4 0, L_0x55f86a6eabf0;  1 drivers
v0x55f86a6d56e0_0 .var "is_stall", 0 0;
v0x55f86a6d5780_0 .net "permanent_stall", 0 0, v0x55f86a6d89c0_0;  alias, 1 drivers
E_0x55f86a6d52d0/0 .event edge, v0x55f86a6d4a10_0, v0x55f86a6d5440_0, v0x55f86a6d5360_0, v0x55f86a6d5620_0;
E_0x55f86a6d52d0/1 .event edge, v0x55f86a6d0030_0;
E_0x55f86a6d52d0 .event/or E_0x55f86a6d52d0/0, E_0x55f86a6d52d0/1;
    .scope S_0x55f86a6cbbd0;
T_0 ;
    %wait E_0x55f86a65c9f0;
    %load/vec4 v0x55f86a6cbfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55f86a6cbde0_0;
    %store/vec4 v0x55f86a6cc060_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f86a6cbde0_0;
    %load/vec4 v0x55f86a6cbee0_0;
    %add;
    %store/vec4 v0x55f86a6cc060_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55f86a6d3610;
T_1 ;
    %wait E_0x55f86a6cea80;
    %load/vec4 v0x55f86a6d3af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f86a6d3910_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f86a6d3a20_0;
    %assign/vec4 v0x55f86a6d3910_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f86a6d1ab0;
T_2 ;
    %wait E_0x55f86a6cea80;
    %load/vec4 v0x55f86a6d2820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f86a6d25a0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55f86a6d25a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55f86a6d25a0_0;
    %store/vec4a v0x55f86a6d2760, 4, 0;
    %load/vec4 v0x55f86a6d25a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f86a6d25a0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %vpi_call/w 4 21 "$readmemh", "./scoring_tb/non-controlflow_mem.txt", v0x55f86a6d2760 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f86a6d3c20;
T_3 ;
    %wait E_0x55f86a6cea80;
    %load/vec4 v0x55f86a6d4d90_0;
    %load/vec4 v0x55f86a6d4630_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f86a6d4780_0;
    %load/vec4 v0x55f86a6d4630_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f86a6d4950, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f86a6d3c20;
T_4 ;
    %wait E_0x55f86a6cea80;
    %load/vec4 v0x55f86a6d4820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f86a6d4550_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55f86a6d4550_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55f86a6d4550_0;
    %store/vec4a v0x55f86a6d4950, 4, 0;
    %load/vec4 v0x55f86a6d4550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f86a6d4550_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 12284, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f86a6d4950, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f86a6cd7d0;
T_5 ;
    %wait E_0x55f86a6cdad0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6cde60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6cdf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6cdcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6ce010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6ce190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6ce0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6cdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6ce3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6ce330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6cdd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6cdb50_0, 0, 1;
    %load/vec4 v0x55f86a6ce250_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6ce3f0_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6ce3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6cdc30_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6ce0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6ce010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6cdc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6ce3f0_0, 0, 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6ce190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6cdc30_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6cde60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6ce0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6ce330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6ce3f0_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6cdf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6cdc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6ce330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6ce3f0_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6cdcf0_0, 0, 1;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6cdd90_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f86a6d5070;
T_6 ;
    %wait E_0x55f86a6d52d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6d56e0_0, 0, 1;
    %load/vec4 v0x55f86a6d5520_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55f86a6d5520_0;
    %load/vec4 v0x55f86a6d5440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f86a6d5360_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6d56e0_0, 0, 1;
T_6.0 ;
    %load/vec4 v0x55f86a6d5620_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55f86a6d5620_0;
    %load/vec4 v0x55f86a6d5440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f86a6d5360_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6d56e0_0, 0, 1;
T_6.2 ;
    %load/vec4 v0x55f86a6d5780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6d56e0_0, 0, 1;
T_6.4 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55f86a6d2940;
T_7 ;
    %wait E_0x55f86a6d2b70;
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x55f86a6d2dd0_0, 0, 7;
    %load/vec4 v0x55f86a6d2dd0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x55f86a6d2cf0_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x55f86a6d2cf0_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55f86a6d2cf0_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f86a6d2cf0_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x55f86a6d2cf0_0, 0, 32;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f86a6d2cf0_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v0x55f86a6d2dd0_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 4292870144, 0, 32;
    %load/vec4 v0x55f86a6d2cf0_0;
    %or;
    %store/vec4 v0x55f86a6d2bf0_0, 0, 32;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x55f86a6d2cf0_0;
    %store/vec4 v0x55f86a6d2bf0_0, 0, 32;
T_7.10 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x55f86a6d2dd0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 4294959104, 0, 32;
    %load/vec4 v0x55f86a6d2cf0_0;
    %or;
    %store/vec4 v0x55f86a6d2bf0_0, 0, 32;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x55f86a6d2cf0_0;
    %store/vec4 v0x55f86a6d2bf0_0, 0, 32;
T_7.14 ;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x55f86a6d2e90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 4294963200, 0, 32;
    %load/vec4 v0x55f86a6d2cf0_0;
    %or;
    %store/vec4 v0x55f86a6d2bf0_0, 0, 32;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x55f86a6d2cf0_0;
    %store/vec4 v0x55f86a6d2bf0_0, 0, 32;
T_7.16 ;
T_7.12 ;
T_7.8 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55f86a6ccd50;
T_8 ;
    %wait E_0x55f86a6ccf30;
    %load/vec4 v0x55f86a6cd090_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x55f86a6cd090_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f86a6cd090_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %store/vec4 v0x55f86a6ccfb0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f86a66d890;
T_9 ;
    %wait E_0x55f86a65ce10;
    %load/vec4 v0x55f86a68e210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x55f86a689c50_0;
    %store/vec4 v0x55f86a68dec0_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x55f86a68c4f0_0;
    %store/vec4 v0x55f86a68dec0_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x55f86a6a4ce0_0;
    %store/vec4 v0x55f86a68dec0_0, 0, 32;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x55f86a6a7540_0;
    %store/vec4 v0x55f86a68dec0_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55f86a6cad80;
T_10 ;
    %wait E_0x55f86a6b2c00;
    %load/vec4 v0x55f86a6cb340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x55f86a6cb040_0;
    %store/vec4 v0x55f86a6cb430_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x55f86a6cb140_0;
    %store/vec4 v0x55f86a6cb430_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x55f86a6cb200_0;
    %store/vec4 v0x55f86a6cb430_0, 0, 32;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x55f86a6cb2a0_0;
    %store/vec4 v0x55f86a6cb430_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55f86a6cc1f0;
T_11 ;
    %wait E_0x55f86a6cc410;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6cc4b0_0, 0, 1;
    %load/vec4 v0x55f86a6cc720_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x55f86a6cc930_0, 0, 2;
    %load/vec4 v0x55f86a6cc720_0;
    %parti/s 7, 2, 3;
    %store/vec4 v0x55f86a6ccbd0_0, 0, 7;
    %load/vec4 v0x55f86a6cc720_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0x55f86a6cca10_0, 0, 3;
    %load/vec4 v0x55f86a6cc720_0;
    %parti/s 7, 12, 5;
    %store/vec4 v0x55f86a6ccaf0_0, 0, 7;
    %load/vec4 v0x55f86a6ccbd0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6cc4b0_0, 0, 1;
    %jmp T_11.8;
T_11.0 ;
    %load/vec4 v0x55f86a6ccaf0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_11.9, 4;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.11, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %add;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.12;
T_11.11 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.13, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %and;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_11.15, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %or;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.17, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %xor;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.19, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_11.21, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.22;
T_11.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
T_11.22 ;
T_11.20 ;
T_11.18 ;
T_11.16 ;
T_11.14 ;
T_11.12 ;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0x55f86a6ccaf0_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f86a6cca10_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.23, 8;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %sub;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.24;
T_11.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
T_11.24 ;
T_11.10 ;
    %jmp T_11.8;
T_11.1 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.25, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %add;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.26;
T_11.25 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.27, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %and;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_11.29, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %or;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.30;
T_11.29 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.31, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %xor;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.32;
T_11.31 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.33, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.34;
T_11.33 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_11.35, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.36;
T_11.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
T_11.36 ;
T_11.34 ;
T_11.32 ;
T_11.30 ;
T_11.28 ;
T_11.26 ;
    %jmp T_11.8;
T_11.2 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.37, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %add;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.38;
T_11.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
T_11.38 ;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.39, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %add;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.40;
T_11.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
T_11.40 ;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x55f86a6cca10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.41, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %add;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
    %jmp T_11.42;
T_11.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f86a6cc800_0, 0, 32;
T_11.42 ;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.43, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %cmp/e;
    %jmp/0xz  T_11.45, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6cc4b0_0, 0, 1;
    %jmp T_11.46;
T_11.45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6cc4b0_0, 0, 1;
T_11.46 ;
    %jmp T_11.44;
T_11.43 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.47, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %cmp/e;
    %jmp/0xz  T_11.49, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6cc4b0_0, 0, 1;
    %jmp T_11.50;
T_11.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6cc4b0_0, 0, 1;
T_11.50 ;
    %jmp T_11.48;
T_11.47 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.51, 4;
    %load/vec4 v0x55f86a6cc590_0;
    %load/vec4 v0x55f86a6cc650_0;
    %cmp/s;
    %jmp/0xz  T_11.53, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6cc4b0_0, 0, 1;
    %jmp T_11.54;
T_11.53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6cc4b0_0, 0, 1;
T_11.54 ;
    %jmp T_11.52;
T_11.51 ;
    %load/vec4 v0x55f86a6cca10_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_11.55, 4;
    %load/vec4 v0x55f86a6cc650_0;
    %load/vec4 v0x55f86a6cc590_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_11.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6cc4b0_0, 0, 1;
    %jmp T_11.58;
T_11.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6cc4b0_0, 0, 1;
T_11.58 ;
    %jmp T_11.56;
T_11.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6cc4b0_0, 0, 1;
T_11.56 ;
T_11.52 ;
T_11.48 ;
T_11.44 ;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f86a6cfb10;
T_12 ;
    %wait E_0x55f86a6cea80;
    %load/vec4 v0x55f86a6d0140_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55f86a6d0030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f86a6cfdf0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.0, 9;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f86a6cff50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6cfeb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55f86a6cfdf0_0;
    %cmpi/u 1, 0, 2;
    %jmp/0xz  T_12.2, 5;
    %load/vec4 v0x55f86a6cfdf0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55f86a6cff50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6cfeb0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f86a6cff50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f86a6cfeb0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f86a6ce6a0;
T_13 ;
    %wait E_0x55f86a6cea80;
    %load/vec4 v0x55f86a6cf870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55f86a6cf370_0;
    %ix/getv 3, v0x55f86a6cf450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f86a6cf6f0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55f86a6ce6a0;
T_14 ;
    %wait E_0x55f86a6cea80;
    %load/vec4 v0x55f86a6cf930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f86a6cf610_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x55f86a6cf610_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55f86a6cf610_0;
    %store/vec4a v0x55f86a6cf6f0, 4, 0;
    %load/vec4 v0x55f86a6cf610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f86a6cf610_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f86a6d02c0;
T_15 ;
    %wait E_0x55f86a6ce990;
    %load/vec4 v0x55f86a6d0b50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55f86a6d0b50_0;
    %load/vec4 v0x55f86a6d0600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f86a6d0700_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f86a6d0970_0, 0, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f86a6d0b50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55f86a6d0b50_0;
    %load/vec4 v0x55f86a6d0cf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f86a6d0dd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f86a6d0970_0, 0, 2;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55f86a6d0b50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55f86a6d0b50_0;
    %load/vec4 v0x55f86a6d07c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f86a6d08b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f86a6d0970_0, 0, 2;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f86a6d0970_0, 0, 2;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %load/vec4 v0x55f86a6d0c10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55f86a6d0c10_0;
    %load/vec4 v0x55f86a6d0600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f86a6d0700_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f86a6d0a80_0, 0, 2;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x55f86a6d0c10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55f86a6d0c10_0;
    %load/vec4 v0x55f86a6d0cf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f86a6d0dd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f86a6d0a80_0, 0, 2;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x55f86a6d0c10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55f86a6d0c10_0;
    %load/vec4 v0x55f86a6d07c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f86a6d08b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f86a6d0a80_0, 0, 2;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f86a6d0a80_0, 0, 2;
T_15.11 ;
T_15.9 ;
T_15.7 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55f86a68e460;
T_16 ;
    %wait E_0x55f86a6cea80;
    %load/vec4 v0x55f86a6d8dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f86a6d6f00_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55f86a6d8430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55f86a6d8200_0;
    %assign/vec4 v0x55f86a6d6f00_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55f86a68e460;
T_17 ;
    %wait E_0x55f86a6cea80;
    %load/vec4 v0x55f86a6d8dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f86a6d5f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f86a6d60c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d6160_0, 0;
T_17.0 ;
    %load/vec4 v0x55f86a6d8430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55f86a6d5f60_0;
    %assign/vec4 v0x55f86a6d5f60_0, 0;
    %load/vec4 v0x55f86a6d60c0_0;
    %assign/vec4 v0x55f86a6d60c0_0, 0;
    %load/vec4 v0x55f86a6d6160_0;
    %assign/vec4 v0x55f86a6d6160_0, 0;
T_17.2 ;
    %load/vec4 v0x55f86a6d8dc0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55f86a6d8430_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_17.4, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f86a6d6c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f86a6d6e30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f86a6d6a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d6820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d68f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d6990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d6750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d64d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d6430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f86a6d6390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f86a6d6570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d6b00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f86a6d6ba0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f86a6d6d60_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55f86a6d8c20_0;
    %assign/vec4 v0x55f86a6d6c90_0, 0;
    %load/vec4 v0x55f86a6d8cf0_0;
    %assign/vec4 v0x55f86a6d6e30_0, 0;
    %load/vec4 v0x55f86a6d6f00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x55f86a6d6a30_0, 0;
    %load/vec4 v0x55f86a6d8520_0;
    %assign/vec4 v0x55f86a6d6820_0, 0;
    %load/vec4 v0x55f86a6d85c0_0;
    %assign/vec4 v0x55f86a6d68f0_0, 0;
    %load/vec4 v0x55f86a6d8690_0;
    %assign/vec4 v0x55f86a6d6990_0, 0;
    %load/vec4 v0x55f86a6d82a0_0;
    %assign/vec4 v0x55f86a6d6750_0, 0;
    %load/vec4 v0x55f86a6d7ee0_0;
    %assign/vec4 v0x55f86a6d64d0_0, 0;
    %load/vec4 v0x55f86a6d7c90_0;
    %assign/vec4 v0x55f86a6d6430_0, 0;
    %load/vec4 v0x55f86a6d6f00_0;
    %assign/vec4 v0x55f86a6d6390_0, 0;
    %load/vec4 v0x55f86a6d8160_0;
    %assign/vec4 v0x55f86a6d6570_0, 0;
    %load/vec4 v0x55f86a6d9310_0;
    %assign/vec4 v0x55f86a6d6b00_0, 0;
    %load/vec4 v0x55f86a6d7630_0;
    %assign/vec4 v0x55f86a6d6ba0_0, 0;
    %load/vec4 v0x55f86a6d6f00_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x55f86a6d6d60_0, 0;
    %load/vec4 v0x55f86a6d7240_0;
    %assign/vec4 v0x55f86a6d5f60_0, 0;
    %load/vec4 v0x55f86a6d8e60_0;
    %assign/vec4 v0x55f86a6d60c0_0, 0;
    %load/vec4 v0x55f86a6d7330_0;
    %assign/vec4 v0x55f86a6d6160_0, 0;
T_17.5 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55f86a68e460;
T_18 ;
    %wait E_0x55f86a65c7f0;
    %load/vec4 v0x55f86a6d8ab0_0;
    %store/vec4 v0x55f86a6d89c0_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55f86a68e460;
T_19 ;
    %wait E_0x55f86a65c3d0;
    %load/vec4 v0x55f86a6d8760_0;
    %store/vec4 v0x55f86a6d8020_0, 0, 2;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55f86a68e460;
T_20 ;
    %wait E_0x55f86a6cea80;
    %load/vec4 v0x55f86a6d8dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f86a6d5910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d5ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f86a6d59f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d5bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d5c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d5d20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f86a6d5dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d5e90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55f86a6d7e20_0;
    %assign/vec4 v0x55f86a6d5910_0, 0;
    %load/vec4 v0x55f86a6d78e0_0;
    %assign/vec4 v0x55f86a6d5ae0_0, 0;
    %load/vec4 v0x55f86a6d7a70_0;
    %assign/vec4 v0x55f86a6d59f0_0, 0;
    %load/vec4 v0x55f86a6d6a30_0;
    %assign/vec4 v0x55f86a6d5dc0_0, 0;
    %load/vec4 v0x55f86a6d6820_0;
    %assign/vec4 v0x55f86a6d5bb0_0, 0;
    %load/vec4 v0x55f86a6d68f0_0;
    %assign/vec4 v0x55f86a6d5c80_0, 0;
    %load/vec4 v0x55f86a6d6990_0;
    %assign/vec4 v0x55f86a6d5d20_0, 0;
    %load/vec4 v0x55f86a6d6b00_0;
    %assign/vec4 v0x55f86a6d5e90_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55f86a68e460;
T_21 ;
    %wait E_0x55f86a6cea80;
    %load/vec4 v0x55f86a6d8dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d6fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f86a6d7330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f86a6d70a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f86a6d7170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f86a6d7240_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55f86a6d5c80_0;
    %assign/vec4 v0x55f86a6d6fd0_0, 0;
    %load/vec4 v0x55f86a6d5e90_0;
    %assign/vec4 v0x55f86a6d7330_0, 0;
    %load/vec4 v0x55f86a6d5910_0;
    %assign/vec4 v0x55f86a6d70a0_0, 0;
    %load/vec4 v0x55f86a6d8b50_0;
    %assign/vec4 v0x55f86a6d7170_0, 0;
    %load/vec4 v0x55f86a6d5dc0_0;
    %assign/vec4 v0x55f86a6d7240_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55f86a68dd20;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6d93e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6d95f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f86a6d9690_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f86a6d95f0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f86a6d95f0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x55f86a68dd20;
T_23 ;
    %delay 5, 0;
    %load/vec4 v0x55f86a6d93e0_0;
    %inv;
    %store/vec4 v0x55f86a6d93e0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55f86a68dd20;
T_24 ;
    %wait E_0x55f86a6cea80;
    %load/vec4 v0x55f86a6d9690_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f86a6d9690_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55f86a68dd20;
T_25 ;
    %wait E_0x55f86a6cea80;
    %load/vec4 v0x55f86a6d9520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %vpi_call/w 2 39 "$display", "TOTAL CYCLE %d\012", v0x55f86a6d9690_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f86a6d9480_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x55f86a6d9480_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.3, 5;
    %vpi_call/w 2 42 "$display", "%d %x\012", v0x55f86a6d9480_0, &A<v0x55f86a6d4950, v0x55f86a6d9480_0 > {0 0 0};
    %load/vec4 v0x55f86a6d9480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f86a6d9480_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %vpi_call/w 2 43 "$finish" {0 0 0};
T_25.0 ;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "top.v";
    "./cpu.v";
    "Memory.v";
    "RegisterFile.v";
