Verilog tests for task 8

- Tests done:

- pulse
- trigger_enable
- bin2bcd

We ran out of time to do a bcd counter test. Sorry about that

Instructions:
- Run make on test directory
- Execute bin/executable_name
- Open output in gtkwave to see results

