{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 170,
   "id": "8300b5c7",
   "metadata": {},
   "outputs": [],
   "source": [
    "import IO_map\n",
    "import random"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 171,
   "id": "f8a0d275",
   "metadata": {},
   "outputs": [],
   "source": [
    "io_map = IO_map.create_IO_map(\"../test_library/flattened_IO\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 190,
   "id": "30d82eba",
   "metadata": {},
   "outputs": [],
   "source": [
    "random.seed(a=1)\n",
    "def generate_connections(io_map, input_size, output_size = None, output_internal_wires = False, random_internal_assignment = False):\n",
    "    \"\"\"\n",
    "    Generates the internal and external connections with the full library of modules given, referenced with the keys in the IO_map.\n",
    "    Args:\n",
    "        io_map: Map of wires with unique enumerated number as key, and port name as value.\n",
    "        input_size: Desired input size into module.\n",
    "        output_size: Automatically if not set, may be changed if set depending on parameters.\n",
    "        output_internal_wires: If outputs of the overall module should include internally connected output wires\n",
    "        random_internal_assignment: If false, each internal output will attempt to be used at least once, leaving minimal hanging wires.\n",
    "\n",
    "    Returns:\n",
    "        (connections, external_input_set, external_output_set): Length-2 list of internal outputs and internal inputs. List of external input ports to the module. List of external output ports to the module\n",
    "\n",
    "    \"\"\"\n",
    "    assert(input_size <= len(io_map['input']))\n",
    "    if output_size:\n",
    "        assert(output_size <= len(io_map['output']))\n",
    "\n",
    "    input_sample_space = len(io_map['input'])\n",
    "    output_sample_space = len(io_map['output'])\n",
    "\n",
    "    # Since external inputs to the module is always defined, we can set them immediately.\n",
    "    external_input_set = random.sample(range(input_sample_space), input_size)\n",
    "\n",
    "    # Since no internal input should be set more than once, we ensure to remove them from the choices that \n",
    "    # internal inputs can draw from.\n",
    "    internal_input_set = set(range(input_sample_space))\n",
    "    for i in external_input_set:\n",
    "        internal_input_set.remove(i)\n",
    "\n",
    "    # If we're not doing random_internal_assignment or output_internal_wires, then output_size can be determined\n",
    "    if not random_internal_assignment and not output_internal_wires:\n",
    "        if not output_size or (len(io_map['input']) - input_size) < len(io_map['output']):\n",
    "            output_size = len(io_map['output']) - len(io_map['input']) + input_size\n",
    "    \n",
    "    connections = []\n",
    "\n",
    "    # Enumerate the ports that are internal outputs.\n",
    "    internal_output_list = list(range(output_sample_space))\n",
    "\n",
    "    # If we are not outputting internal wires or doing random internal assignment,\n",
    "    # they must not be connected internally. So they are removed from the sample space.\n",
    "    if not (output_internal_wires or random_internal_assignment):\n",
    "        external_output_set = random.sample(range(output_sample_space), k=output_size)\n",
    "        for i in external_output_set:\n",
    "            internal_output_list.remove(i)\n",
    "\n",
    "    if random_internal_assignment:\n",
    "        # Random internal connections allows us to sample with repetition from the internal output sample space.\n",
    "        internal_output_with_repetition = random.choices(internal_output_list, k=len(internal_input_set))\n",
    "        connections.append(internal_output_with_repetition)\n",
    "\n",
    "        # We must find the internal outputs that have not been assigned to an input. These will become external outputs.\n",
    "        unwired_connections = list(set(internal_output_list) - set(internal_output_with_repetition))\n",
    "\n",
    "        if output_size:\n",
    "            # If the number of unwired connection is >= output_size, then ignore and return all unwired connections.\n",
    "            if len(unwired_connections) >= output_size:\n",
    "                external_output_set = unwired_connections\n",
    "            else:\n",
    "                # If the user demands more outputs than the unwired connections can provide, we either sample (with no replacement) \n",
    "                # internally connected output wires, or we can just ignore the user demand if that is not an option.\n",
    "                if output_internal_wires:\n",
    "                    external_output_set = unwired_connections + random.sample(internal_output_with_repetition, output_size - len(unwired_connections))\n",
    "                else:\n",
    "                    external_output_set = unwired_connections\n",
    "        else:\n",
    "            # If there is no user demanded output size, we can output all output wires if allowed, or just the unwired internal outputs.\n",
    "            if output_internal_wires:\n",
    "                external_output_set = output_sample_space\n",
    "            else:\n",
    "                external_output_set = unwired_connections\n",
    "\n",
    "    else:\n",
    "        # Shuffle all the output ports\n",
    "        random.shuffle(internal_output_list)\n",
    "\n",
    "        if output_internal_wires:\n",
    "            # Split all the internal outputs into wired and unwired groups\n",
    "            unwired_connections = internal_output_list[len(internal_input_set):]\n",
    "            wired_connections = internal_output_list[:len(internal_input_set)]\n",
    "            if output_size:\n",
    "                # If an output_size is specified, ignore if we have more unwired internal outputs than output_size.\n",
    "                if len(unwired_connections) >= output_size:\n",
    "                    external_output_set = unwired_connections\n",
    "                \n",
    "                # Sample from internal outputs if output_size is more than unwired connections.\n",
    "                # Otherwise output all the unwired_connections.\n",
    "                else:\n",
    "                    if (output_size - len(unwired_connections)) > 0:\n",
    "                        external_output_set = unwired_connections + random.sample(internal_output_list[:len(internal_input_set)], output_size - len(unwired_connections))\n",
    "                    else:\n",
    "                        external_output_set = unwired_connections\n",
    "            connections.append(wired_connections)\n",
    "        else:\n",
    "            # If theres more internal inputs than internal outputs, then we connect internal outputs to more than 1 internal input.\n",
    "            if len(internal_input_set) > len(internal_output_list):\n",
    "                connections.append(internal_output_list)\n",
    "                connections[0].extend(random.choices(internal_output_list, k=(len(internal_input_set) - len(internal_output_list))))\n",
    "            elif len(internal_input_set) == len(internal_output_list):\n",
    "                connections.append(internal_output_list)\n",
    "\n",
    "            # At this point, there should never be a case where we have more internal outputs than inputs. Since they would have been\n",
    "            # determined to be external outputs beforehand.\n",
    "            else:\n",
    "                ValueError(\"internal_input_set < internal_output_set\")\n",
    "\n",
    "    # Shuffle the internal input list.\n",
    "    internal_input_list = list(internal_input_set)\n",
    "    random.shuffle(internal_input_list)\n",
    "    connections.append(internal_input_list)\n",
    "\n",
    "    return (connections, external_input_set, external_output_set)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 210,
   "id": "8326e8ef",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2\n",
      "Internal Outputs:  1\n",
      "Internal Inputs:  1\n",
      "External Inputs:  7\n",
      "External Outputs:  8\n",
      "External Inputs:  [5, 2, 4, 7, 0, 1, 6]\n",
      "External Outputs:  [1, 2, 3, 4, 5, 6, 7, 0]\n",
      "['adder_wrapper_input_1', 'multiplier_wrapper_input_2', 'adder_wrapper_input_0', 'adder_wrapper_input_3', 'multiplier_wrapper_input_0', 'multiplier_wrapper_input_1', 'adder_wrapper_input_2']\n",
      "['multiplier_wrapper_output_1', 'multiplier_wrapper_output_2', 'multiplier_wrapper_output_3', 'multiplier_wrapper_output_4', 'adder_wrapper_output_0', 'adder_wrapper_output_1', 'adder_wrapper_output_2', 'multiplier_wrapper_output_0']\n"
     ]
    }
   ],
   "source": [
    "(connections, external_input_set, external_output_set) = generate_connections(io_map, 7, 8, True, True)\n",
    "print(len(connections))\n",
    "print(\"Internal Outputs: \", len(connections[0]))\n",
    "print(\"Internal Inputs: \", len(connections[1]))\n",
    "print(\"External Inputs: \", len(external_input_set))\n",
    "print(\"External Outputs: \", len(external_output_set))\n",
    "print(\"External Inputs: \", external_input_set)\n",
    "print(\"External Outputs: \", external_output_set)\n",
    "\n",
    "print([io_map['input'][i] for i in external_input_set])\n",
    "print([io_map['output'][i] for i in external_output_set])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 168,
   "id": "5f9ee357",
   "metadata": {},
   "outputs": [],
   "source": [
    "#!/usr/bin/env python3\n",
    "\"\"\"\n",
    "top_module_generator.py\n",
    "\n",
    "Given:\n",
    "  • io_map: a dict with two keys 'input' and 'output', each mapping a global_bit_index\n",
    "    → \"<module>_input_<bitIdx>\" or \"<module>_output_<bitIdx>\"\n",
    "  • connections: a two‐element list [internal_outputs, internal_inputs], where each is \n",
    "    a list of global_bit_indices of equal length.  For each k:\n",
    "      internal_outputs[k] is the source global‐output bit;\n",
    "      internal_inputs[k]  is the destination global‐input bit.\n",
    "  • external_inputs:  list of global_bit_indices to expose as top‐level inputs\n",
    "  • external_outputs: list of global_bit_indices to expose as top‐level outputs\n",
    "\n",
    "Generates a Verilog “top” module that:\n",
    " 1. Declares `input  wire [N_ext_in-1:0] in_flat;`\n",
    "    where `N_ext_in = len(external_inputs)` and each bit `in_flat[i]` corresponds to \n",
    "    `global = external_inputs[i]`.\n",
    " 2. Declares `output wire [N_ext_out-1:0] out_flat;`\n",
    "    where `N_ext_out = len(external_outputs)` and each bit `out_flat[j]` corresponds to \n",
    "    `global = external_outputs[j]`.\n",
    " 3. For each distinct module in io_map (e.g. \"const_partselect_wrapper\"), declares:\n",
    "       wire [inWidth-1:0]  <mod>_in_flat;\n",
    "       wire [outWidth-1:0] <mod>_out_flat;\n",
    "    where inWidth = number of bits that module consumes, outWidth = number of bits it produces.\n",
    " 4. Assigns:\n",
    "       a) Top‐level inputs → module inputs:\n",
    "            Let global = external_inputs[i], and io_map['input'][global] = \"<mod>_input_<bitIdx>\".\n",
    "            Then generate:\n",
    "              assign <mod>_in_flat[bitIdx] = in_flat[i];\n",
    "       b) Module outputs → Top‐level outputs:\n",
    "            Let global = external_outputs[j], and io_map['output'][global] = \"<mod>_output_<bitIdx>\".\n",
    "            Then generate:\n",
    "              assign out_flat[j] = <mod>_out_flat[bitIdx];\n",
    "       c) Internal connections:\n",
    "            For each pair (srcG, dstG) in connections:\n",
    "              io_map['output'][srcG] = \"<srcMod>_output_<srcBit>\"\n",
    "              io_map['input'][dstG]  = \"<dstMod>_input_<dstBit>\"\n",
    "            Then:\n",
    "              assign <dstMod>_in_flat[dstBit] = <srcMod>_out_flat[srcBit];\n",
    " 5. Instantiates each module wrapper as:\n",
    "       <mod> u_<mod> (\n",
    "         .in_flat  (<mod>_in_flat),\n",
    "         .out_flat (<mod>_out_flat)\n",
    "       );\n",
    "\n",
    "Usage:\n",
    "    from top_module_generator import generate_top_module\n",
    "    verilog_text = generate_top_module(io_map, connections,\n",
    "                                       external_inputs, external_outputs)\n",
    "    print(verilog_text)\n",
    "\"\"\"\n",
    "\n",
    "import re\n",
    "\n",
    "def generate_top_module(io_map, connections, external_inputs, external_outputs):\n",
    "    \"\"\"\n",
    "    Args:\n",
    "        io_map (dict): as before\n",
    "        connections (list of two lists): as before\n",
    "        external_inputs (list of int): as before\n",
    "        external_outputs (list of int): as before\n",
    "\n",
    "    Returns:\n",
    "        Verilog text for `top`, with `include` directives for each module `<mod>.sv`.\n",
    "    \"\"\"\n",
    "    # Build lookups\n",
    "    N_ext_in  = len(external_inputs)\n",
    "    N_ext_out = len(external_outputs)\n",
    "    ext_in_pos  = { g: i for i, g in enumerate(external_inputs) }\n",
    "    ext_out_pos = { g: j for j, g in enumerate(external_outputs) }\n",
    "\n",
    "    # 1) Parse io_map to collect per-module bit‐widths\n",
    "    mod_in_bits, mod_out_bits = {}, {}\n",
    "    in_re  = re.compile(r'^(\\w+)_input_(\\d+)$')\n",
    "    out_re = re.compile(r'^(\\w+)_output_(\\d+)$')\n",
    "\n",
    "    for gidx, name in io_map['input'].items():\n",
    "        m = in_re.match(name)\n",
    "        if not m: raise RuntimeError(f\"Bad input name: {name}\")\n",
    "        mod, bit = m.group(1), int(m.group(2))\n",
    "        mod_in_bits.setdefault(mod, set()).add(bit)\n",
    "    for gidx, name in io_map['output'].items():\n",
    "        m = out_re.match(name)\n",
    "        if not m: raise RuntimeError(f\"Bad output name: {name}\")\n",
    "        mod, bit = m.group(1), int(m.group(2))\n",
    "        mod_out_bits.setdefault(mod, set()).add(bit)\n",
    "\n",
    "    all_mods = set(mod_in_bits) | set(mod_out_bits)\n",
    "    for mod in all_mods:\n",
    "        mod_in_bits.setdefault(mod, set())\n",
    "        mod_out_bits.setdefault(mod, set())\n",
    "\n",
    "    mod_in_width  = {mod: (max(s)+1 if s else 0) for mod, s in mod_in_bits.items()}\n",
    "    mod_out_width = {mod: (max(s)+1 if s else 0) for mod, s in mod_out_bits.items()}\n",
    "\n",
    "    # 2) Begin generating Verilog\n",
    "    lines = []\n",
    "\n",
    "    # 2a) Automatically include each module wrapper file\n",
    "    for mod in sorted(all_mods):\n",
    "        lines.append(f\"`include \\\"{mod}.sv\\\"\")\n",
    "    lines.append(\"\")\n",
    "\n",
    "    # 2b) Module top declaration\n",
    "    lines.append(\"// Automatically generated top module\")\n",
    "    lines.append(\"module top (\")\n",
    "    if N_ext_in:\n",
    "        lines.append(f\"    input  wire [{N_ext_in-1}:0] in_flat,\")\n",
    "    else:\n",
    "        lines.append(\"    // no external inputs\")\n",
    "    if N_ext_out:\n",
    "        lines.append(f\"    output wire [{N_ext_out-1}:0] out_flat\")\n",
    "    else:\n",
    "        lines.append(\"    // no external outputs\")\n",
    "    lines.append(\");\\n\")\n",
    "\n",
    "    # 3) Per-module flattened buses\n",
    "    lines.append(\"  // Per-module flattened I/O buses\")\n",
    "    for mod in sorted(all_mods):\n",
    "        inW, outW = mod_in_width[mod], mod_out_width[mod]\n",
    "        if inW:\n",
    "            lines.append(f\"  wire [{inW-1}:0] {mod}_in_flat;\")\n",
    "        else:\n",
    "            lines.append(f\"  // {mod} has no inputs\")\n",
    "        if outW:\n",
    "            lines.append(f\"  wire [{outW-1}:0] {mod}_out_flat;\")\n",
    "        else:\n",
    "            lines.append(f\"  // {mod} has no outputs\")\n",
    "    lines.append(\"\")\n",
    "\n",
    "    # 4) Drive module inputs from in_flat\n",
    "    if N_ext_in:\n",
    "        lines.append(\"  // Drive module inputs from top-level in_flat\")\n",
    "        for g in sorted(external_inputs):\n",
    "            pos = ext_in_pos[g]\n",
    "            m = in_re.match(io_map['input'][g])\n",
    "            mod, bit = m.group(1), int(m.group(2))\n",
    "            lines.append(f\"  assign {mod}_in_flat[{bit}] = in_flat[{pos}];\")\n",
    "        lines.append(\"\")\n",
    "\n",
    "    # 5) Internal connections\n",
    "    outs, ins = connections\n",
    "    if outs:\n",
    "        lines.append(\"  // Internal connections: module-out → module-in\")\n",
    "        for srcG, dstG in zip(outs, ins):\n",
    "            msrc = out_re.match(io_map['output'][srcG])\n",
    "            dstm = in_re.match(io_map['input'][dstG])\n",
    "            lines.append(f\"  assign {dstm.group(1)}_in_flat[{dstm.group(2)}] = {msrc.group(1)}_out_flat[{msrc.group(2)}];\")\n",
    "        lines.append(\"\")\n",
    "\n",
    "    # 6) Drive out_flat from module outputs\n",
    "    if N_ext_out:\n",
    "        lines.append(\"  // Drive top-level out_flat from module outputs\")\n",
    "        for g in sorted(external_outputs):\n",
    "            pos = ext_out_pos[g]\n",
    "            m = out_re.match(io_map['output'][g])\n",
    "            lines.append(f\"  assign out_flat[{pos}] = {m.group(1)}_out_flat[{m.group(2)}];\")\n",
    "        lines.append(\"\")\n",
    "\n",
    "    # 7) Instantiate each module wrapper\n",
    "    lines.append(\"  // Instantiate each module's wrapper\")\n",
    "    for mod in sorted(all_mods):\n",
    "        inW, outW = mod_in_width[mod], mod_out_width[mod]\n",
    "        if not (inW or outW):\n",
    "            lines.append(f\"  // skip {mod}: no I/O\")\n",
    "            continue\n",
    "        lines.append(f\"  {mod} u_{mod} (\")\n",
    "        ports = []\n",
    "        if inW:  ports.append(f\"    .in_flat  ({mod}_in_flat)\")\n",
    "        if outW: ports.append(f\"    .out_flat ({mod}_out_flat)\")\n",
    "        for idx, p in enumerate(ports):\n",
    "            lines.append(p + (\",\" if idx < len(ports)-1 else \"\"))\n",
    "        lines.append(\"  );\")\n",
    "    lines.append(\"\\nendmodule\")\n",
    "\n",
    "    return \"\\n\".join(lines)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 211,
   "id": "11e98c3b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "`include \"adder_wrapper.sv\"\n",
      "`include \"multiplier_wrapper.sv\"\n",
      "\n",
      "// Automatically generated top module\n",
      "module top (\n",
      "    input  wire [6:0] in_flat,\n",
      "    output wire [7:0] out_flat\n",
      ");\n",
      "\n",
      "  // Per-module flattened I/O buses\n",
      "  wire [3:0] adder_wrapper_in_flat;\n",
      "  wire [2:0] adder_wrapper_out_flat;\n",
      "  wire [3:0] multiplier_wrapper_in_flat;\n",
      "  wire [4:0] multiplier_wrapper_out_flat;\n",
      "\n",
      "  // Drive module inputs from top-level in_flat\n",
      "  assign multiplier_wrapper_in_flat[0] = in_flat[1];\n",
      "  assign multiplier_wrapper_in_flat[1] = in_flat[5];\n",
      "  assign multiplier_wrapper_in_flat[3] = in_flat[6];\n",
      "  assign adder_wrapper_in_flat[0] = in_flat[0];\n",
      "  assign adder_wrapper_in_flat[1] = in_flat[4];\n",
      "  assign adder_wrapper_in_flat[2] = in_flat[3];\n",
      "  assign adder_wrapper_in_flat[3] = in_flat[2];\n",
      "\n",
      "  // Internal connections: module-out → module-in\n",
      "  assign multiplier_wrapper_in_flat[2] = adder_wrapper_out_flat[0];\n",
      "\n",
      "  // Drive top-level out_flat from module outputs\n",
      "  assign out_flat[6] = multiplier_wrapper_out_flat[0];\n",
      "  assign out_flat[5] = multiplier_wrapper_out_flat[1];\n",
      "  assign out_flat[0] = multiplier_wrapper_out_flat[2];\n",
      "  assign out_flat[2] = multiplier_wrapper_out_flat[3];\n",
      "  assign out_flat[3] = multiplier_wrapper_out_flat[4];\n",
      "  assign out_flat[7] = adder_wrapper_out_flat[0];\n",
      "  assign out_flat[4] = adder_wrapper_out_flat[1];\n",
      "  assign out_flat[1] = adder_wrapper_out_flat[2];\n",
      "\n",
      "  // Instantiate each module's wrapper\n",
      "  adder_wrapper u_adder_wrapper (\n",
      "    .in_flat  (adder_wrapper_in_flat),\n",
      "    .out_flat (adder_wrapper_out_flat)\n",
      "  );\n",
      "  multiplier_wrapper u_multiplier_wrapper (\n",
      "    .in_flat  (multiplier_wrapper_in_flat),\n",
      "    .out_flat (multiplier_wrapper_out_flat)\n",
      "  );\n",
      "\n",
      "endmodule\n"
     ]
    }
   ],
   "source": [
    "(connections, external_input_set, external_output_set) = generate_connections(io_map, 7, 8, True, False)\n",
    "print(generate_top_module(io_map, connections, external_input_set, external_output_set))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1e29c292",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "de964a2b",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
