v 20031231 1 
L   300 600 375 700 3  10 0  0  -1  -1   
L   375 700 300 800 3  10 0  0  -1  -1   
B   300 400  1000   1600   3  0 0  0  -1  -1 0 -1  -1 -1 -1 -1  
L   800 0 800 300 4  0 0  0  -1  -1   
V   800  350  50  6  0 0  0  -1  -1    0 0 -1  -1   -1 -1 
L   0 0 800 0 4  10 0  0  -1  -1   
P 0 0 0 0 4  0 0 
{ 
T 800 0 5 10 0  1  0  1  1 
PINNAME=reset_n 
T 800 0 0 8 0  1  0  6  1 
DIR=in 
} 
L   0 700 300 700 4  10 0  0  -1  -1   
P 0 700 0 700 4  0 0 
{ 
T 300 700 5 10 0  1  0  1  1 
PINNAME=clk 
T 300 700 0 8 0  1  0  6  1 
DIR=in 
} 
T 1200 2200 5 10 1  1  0  2  1 
refdes=U? 
T 400 0 5 10 0  1  0  2  1 
module_name=cde_reg_rst 
T 0 -200 0 10 0  0  0  0  1 
vendor=opencores.org 
T 0 -300 0 10 0  0  0  0  1 
library=cde 
T 0 -400 0 10 0  0  0  0  1 
component=reg 
T 0 -500 0 10 0  0  0  0  1 
version=rst 
L   0 1700 300 1700 10  30 0  0  -1  -1   
P 0 1700 0 1700 4  1 0 
{ 
T 300 1700 5 10 1  1  0  1  1 
PINNAME=D 
T 300 1700 0 8 0  1  0  6  1 
DIR=in 
} 
L   1300 1700 1600 1700 10  30 0  0  -1  -1   
P 1600 1700 1600 1700 4  1 1 
{ 
T 1300 1700 5 10 1  1  0  7  1 
PINNAME=Q 
T 1300 1700 0 8 0  1  0  0  1 
DIR=out 
} 
