\hypertarget{struct_t_s_i___mem_map}{}\section{T\+S\+I\+\_\+\+Mem\+Map Struct Reference}
\label{struct_t_s_i___mem_map}\index{T\+S\+I\+\_\+\+Mem\+Map@{T\+S\+I\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_t_s_i___mem_map_a14380d508e161af3b794962e7c3f8abb}{G\+E\+N\+CS}
\item 
uint32\+\_\+t \hyperlink{struct_t_s_i___mem_map_af21190d34aa787d4660144470b71ad90}{D\+A\+TA}
\item 
uint32\+\_\+t \hyperlink{struct_t_s_i___mem_map_aeede6a8023aabcd9c6fff71419ae4cce}{T\+S\+HD}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\+SI -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_t_s_i___mem_map_af21190d34aa787d4660144470b71ad90}\label{struct_t_s_i___mem_map_af21190d34aa787d4660144470b71ad90}} 
\index{T\+S\+I\+\_\+\+Mem\+Map@{T\+S\+I\+\_\+\+Mem\+Map}!D\+A\+TA@{D\+A\+TA}}
\index{D\+A\+TA@{D\+A\+TA}!T\+S\+I\+\_\+\+Mem\+Map@{T\+S\+I\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D\+A\+TA}{DATA}}
{\footnotesize\ttfamily uint32\+\_\+t T\+S\+I\+\_\+\+Mem\+Map\+::\+D\+A\+TA}

T\+SI D\+A\+TA Register, offset\+: 0x4 \mbox{\Hypertarget{struct_t_s_i___mem_map_a14380d508e161af3b794962e7c3f8abb}\label{struct_t_s_i___mem_map_a14380d508e161af3b794962e7c3f8abb}} 
\index{T\+S\+I\+\_\+\+Mem\+Map@{T\+S\+I\+\_\+\+Mem\+Map}!G\+E\+N\+CS@{G\+E\+N\+CS}}
\index{G\+E\+N\+CS@{G\+E\+N\+CS}!T\+S\+I\+\_\+\+Mem\+Map@{T\+S\+I\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{G\+E\+N\+CS}{GENCS}}
{\footnotesize\ttfamily uint32\+\_\+t T\+S\+I\+\_\+\+Mem\+Map\+::\+G\+E\+N\+CS}

T\+SI General Control and Status Register, offset\+: 0x0 \mbox{\Hypertarget{struct_t_s_i___mem_map_aeede6a8023aabcd9c6fff71419ae4cce}\label{struct_t_s_i___mem_map_aeede6a8023aabcd9c6fff71419ae4cce}} 
\index{T\+S\+I\+\_\+\+Mem\+Map@{T\+S\+I\+\_\+\+Mem\+Map}!T\+S\+HD@{T\+S\+HD}}
\index{T\+S\+HD@{T\+S\+HD}!T\+S\+I\+\_\+\+Mem\+Map@{T\+S\+I\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{T\+S\+HD}{TSHD}}
{\footnotesize\ttfamily uint32\+\_\+t T\+S\+I\+\_\+\+Mem\+Map\+::\+T\+S\+HD}

T\+SI Threshold Register, offset\+: 0x8 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
