
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 4.28

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: y[12]$_DFFE_PN0P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    1.49    0.56    0.39    0.59 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.56    0.00    0.59 ^ y[12]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.59   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ y[12]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.29    0.29   library removal time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: z[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ z[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.10    0.40    0.40 v z[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         z[3] (net)
                  0.10    0.00    0.40 v _1601_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.60 v _1601_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0080_ (net)
                  0.07    0.00    0.60 v z[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.60   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ z[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: done$_DFFE_PN0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    1.49    0.56    0.39    0.59 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.56    0.00    0.59 ^ done$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.59   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.05    9.95   library recovery time
                                  9.95   data required time
-----------------------------------------------------------------------------
                                  9.95   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  9.36   slack (MET)


Startpoint: iteration[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ iteration[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.10    0.41    0.62    0.62 ^ iteration[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iteration[1] (net)
                  0.41    0.00    0.62 ^ _0885_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.16    0.17    0.25    0.87 ^ _0885_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0236_ (net)
                  0.17    0.00    0.87 ^ _0886_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.12    0.10    0.97 v _0886_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0237_ (net)
                  0.12    0.00    0.97 v _0887_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    13    0.17    0.20    0.24    1.21 v _0887_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0731_ (net)
                  0.20    0.00    1.21 v _1659_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.12    0.25    1.46 v _1659_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0742_ (net)
                  0.12    0.00    1.46 v _0889_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    1.68 v _0889_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0239_ (net)
                  0.08    0.00    1.68 v _0894_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.13    0.26    1.94 v _0894_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0716_ (net)
                  0.13    0.00    1.94 v _1649_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.18    0.28    2.22 v _1649_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0717_ (net)
                  0.18    0.00    2.22 v _0916_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.14    0.24    2.46 v _0916_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0263_ (net)
                  0.14    0.00    2.46 v _1157_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.10    2.56 ^ _1157_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0467_ (net)
                  0.13    0.00    2.56 ^ _1158_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.18    0.11    2.67 v _1158_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0468_ (net)
                  0.18    0.00    2.67 v _1161_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.09    0.36    3.03 ^ _1161_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0757_ (net)
                  0.09    0.00    3.03 ^ _1665_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.17    0.38    3.42 v _1665_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0759_ (net)
                  0.17    0.00    3.42 v _1541_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.16    3.58 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0164_ (net)
                  0.06    0.00    3.58 v _1542_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.14    0.25    3.83 v _1542_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0165_ (net)
                  0.14    0.00    3.83 v _1557_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.24    0.17    4.00 ^ _1557_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0179_ (net)
                  0.24    0.00    4.00 ^ _1558_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.20    0.15    4.15 v _1558_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0180_ (net)
                  0.20    0.00    4.15 v _1570_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.15    0.39    4.53 v _1570_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0190_ (net)
                  0.15    0.00    4.53 v _1584_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.23    4.77 v _1584_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0202_ (net)
                  0.09    0.00    4.77 v _1585_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.30    0.22    4.99 ^ _1585_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0203_ (net)
                  0.30    0.00    4.99 ^ _1588_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.03    0.13    0.34    5.33 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0206_ (net)
                  0.13    0.00    5.33 v _1590_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.31    0.20    5.53 ^ _1590_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0077_ (net)
                  0.31    0.00    5.53 ^ z[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  5.53   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ z[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.18    9.82   library setup time
                                  9.82   data required time
-----------------------------------------------------------------------------
                                  9.82   data required time
                                 -5.53   data arrival time
-----------------------------------------------------------------------------
                                  4.28   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: done$_DFFE_PN0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    1.49    0.56    0.39    0.59 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.56    0.00    0.59 ^ done$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.59   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.05    9.95   library recovery time
                                  9.95   data required time
-----------------------------------------------------------------------------
                                  9.95   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  9.36   slack (MET)


Startpoint: iteration[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ iteration[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.10    0.41    0.62    0.62 ^ iteration[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iteration[1] (net)
                  0.41    0.00    0.62 ^ _0885_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.16    0.17    0.25    0.87 ^ _0885_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0236_ (net)
                  0.17    0.00    0.87 ^ _0886_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.12    0.10    0.97 v _0886_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0237_ (net)
                  0.12    0.00    0.97 v _0887_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    13    0.17    0.20    0.24    1.21 v _0887_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0731_ (net)
                  0.20    0.00    1.21 v _1659_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.12    0.25    1.46 v _1659_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0742_ (net)
                  0.12    0.00    1.46 v _0889_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    1.68 v _0889_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0239_ (net)
                  0.08    0.00    1.68 v _0894_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.13    0.26    1.94 v _0894_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0716_ (net)
                  0.13    0.00    1.94 v _1649_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.18    0.28    2.22 v _1649_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0717_ (net)
                  0.18    0.00    2.22 v _0916_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.14    0.24    2.46 v _0916_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0263_ (net)
                  0.14    0.00    2.46 v _1157_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.10    2.56 ^ _1157_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0467_ (net)
                  0.13    0.00    2.56 ^ _1158_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.18    0.11    2.67 v _1158_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0468_ (net)
                  0.18    0.00    2.67 v _1161_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.09    0.36    3.03 ^ _1161_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0757_ (net)
                  0.09    0.00    3.03 ^ _1665_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.17    0.38    3.42 v _1665_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0759_ (net)
                  0.17    0.00    3.42 v _1541_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.16    3.58 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0164_ (net)
                  0.06    0.00    3.58 v _1542_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.14    0.25    3.83 v _1542_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0165_ (net)
                  0.14    0.00    3.83 v _1557_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.24    0.17    4.00 ^ _1557_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0179_ (net)
                  0.24    0.00    4.00 ^ _1558_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.20    0.15    4.15 v _1558_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0180_ (net)
                  0.20    0.00    4.15 v _1570_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.15    0.39    4.53 v _1570_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0190_ (net)
                  0.15    0.00    4.53 v _1584_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.23    4.77 v _1584_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0202_ (net)
                  0.09    0.00    4.77 v _1585_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.30    0.22    4.99 ^ _1585_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0203_ (net)
                  0.30    0.00    4.99 ^ _1588_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.03    0.13    0.34    5.33 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0206_ (net)
                  0.13    0.00    5.33 v _1590_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.31    0.20    5.53 ^ _1590_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0077_ (net)
                  0.31    0.00    5.53 ^ z[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  5.53   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ z[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.18    9.82   library setup time
                                  9.82   data required time
-----------------------------------------------------------------------------
                                  9.82   data required time
                                 -5.53   data arrival time
-----------------------------------------------------------------------------
                                  4.28   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.9260979890823364

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6879

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2165605127811432

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9707

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: iteration[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ iteration[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.62    0.62 ^ iteration[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.25    0.87 ^ _0885_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.10    0.97 v _0886_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.24    1.21 v _0887_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.25    1.46 v _1659_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.22    1.68 v _0889_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.26    1.94 v _0894_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.28    2.22 v _1649_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.24    2.46 v _0916_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.10    2.56 ^ _1157_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.11    2.67 v _1158_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.36    3.03 ^ _1161_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.38    3.42 v _1665_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.16    3.58 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.25    3.83 v _1542_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.17    4.00 ^ _1557_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.15    4.15 v _1558_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.39    4.53 v _1570_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.23    4.77 v _1584_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.22    4.99 ^ _1585_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.34    5.33 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.20    5.53 ^ _1590_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.00    5.53 ^ z[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           5.53   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ z[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
  -0.18    9.82   library setup time
           9.82   data required time
---------------------------------------------------------
           9.82   data required time
          -5.53   data arrival time
---------------------------------------------------------
           4.28   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: z[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ z[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.40    0.40 v z[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.21    0.60 v _1601_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.60 v z[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.60   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ z[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.60   data arrival time
---------------------------------------------------------
           0.57   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
5.5337

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
4.2835

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
77.407521

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.64e-02   1.80e-02   6.51e-08   4.44e-02  15.3%
Combinational          1.61e-01   8.60e-02   2.44e-07   2.47e-01  84.7%
Clock                  0.00e+00   0.00e+00   5.13e-07   5.13e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.87e-01   1.04e-01   8.21e-07   2.91e-01 100.0%
                          64.2%      35.8%       0.0%
