

================================================================
== Vitis HLS Report for 'linear_combination_1'
================================================================
* Date:           Wed May 11 12:58:30 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.354 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17215|    19315|  0.172 ms|  0.193 ms|  17215|  19315|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |       60|       60|         1|          -|          -|    60|        no|
        |- LOOP_LC1    |    16912|    16912|       302|          -|          -|    56|        no|
        | + LOOP_LC12  |      300|      300|         5|          -|          -|    60|        no|
        |- LOOP_LC2    |      240|     2340|    4 ~ 39|          -|          -|    60|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    218|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     394|    238|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    297|    -|
|Register         |        -|    -|     163|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    1|     557|    753|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+---------------------------+---------+----+-----+-----+-----+
    |urem_32ns_6ns_32_36_seq_1_U13  |urem_32ns_6ns_32_36_seq_1  |        0|   0|  394|  238|    0|
    +-------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                          |                           |        0|   0|  394|  238|    0|
    +-------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_32ns_32_4_1_U14  |mac_muladd_8ns_8ns_32ns_32_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |accumulators_U  |linear_combination_accumulators  |        1|  0|   0|    0|    60|   32|     1|         1920|
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                 |        1|  0|   0|    0|    60|   32|     1|         1920|
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_197_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln106_fu_248_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln108_3_fu_269_p2   |         +|   0|  0|  20|          15|          15|
    |add_ln108_fu_243_p2     |         +|   0|  0|  20|          15|          15|
    |add_ln112_fu_287_p2     |         +|   0|  0|  14|           6|           1|
    |empty_29_fu_177_p2      |         +|   0|  0|  14|           6|           1|
    |empty_32_fu_233_p2      |         -|   0|  0|  14|          13|          13|
    |sub_ln657_fu_358_p2     |         -|   0|  0|  14|           1|           6|
    |empty_35_fu_304_p2      |      icmp|   0|  0|  18|          32|           5|
    |empty_36_fu_310_p2      |      icmp|   0|  0|  18|          32|           1|
    |exitcond136_fu_188_p2   |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln102_fu_203_p2    |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln106_fu_263_p2    |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln112_fu_298_p2    |      icmp|   0|  0|  10|           6|           4|
    |empty_37_fu_316_p2      |        or|   0|  0|   2|           1|           1|
    |rem_V_9_fu_348_p3       |    select|   0|  0|   5|           1|           5|
    |select_ln175_fu_364_p3  |    select|   0|  0|   6|           1|           6|
    |rem_V_7_fu_343_p2       |       xor|   0|  0|   5|           5|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 218|         164|          90|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |accumulators_address0              |   20|          4|    6|         24|
    |accumulators_d0                    |   14|          3|   32|         96|
    |ap_NS_fsm                          |  209|         48|    1|         48|
    |ap_phi_mux_p_Val2_s_phi_fu_166_p4  |    9|          2|    6|         12|
    |empty_reg_118                      |    9|          2|    6|         12|
    |i_2_reg_151                        |    9|          2|    6|         12|
    |i_reg_129                          |    9|          2|    6|         12|
    |j_reg_140                          |    9|          2|    6|         12|
    |p_Val2_s_reg_162                   |    9|          2|    6|         12|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  297|         67|   75|        240|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |accumulators_addr_4_reg_434  |   6|   0|    6|          0|
    |add_ln102_reg_408            |   6|   0|    6|          0|
    |add_ln106_reg_421            |   6|   0|    6|          0|
    |add_ln108_reg_416            |  15|   0|   15|          0|
    |add_ln112_reg_444            |   6|   0|    6|          0|
    |ap_CS_fsm                    |  47|   0|   47|          0|
    |empty_37_reg_457             |   1|   0|    1|          0|
    |empty_reg_118                |   6|   0|    6|          0|
    |i_2_reg_151                  |   6|   0|    6|          0|
    |i_reg_129                    |   6|   0|    6|          0|
    |j_reg_140                    |   6|   0|    6|          0|
    |p_Val2_s_reg_162             |   6|   0|    6|          0|
    |r_sig_V_reg_468              |   1|   0|    1|          0|
    |reg_173                      |  32|   0|   32|          0|
    |trunc_ln167_reg_461          |   5|   0|    5|          0|
    |zext_ln102_reg_403           |   8|   0|   16|          8|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 163|   0|  171|          8|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------+-----+-----+------------+----------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  linear_combination.1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  linear_combination.1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  linear_combination.1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  linear_combination.1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  linear_combination.1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  linear_combination.1|  return value|
|coeffs_read    |   in|    8|     ap_none|           coeffs_read|        scalar|
|out_r          |  out|    8|      ap_vld|                 out_r|       pointer|
|out_r_ap_vld   |  out|    1|      ap_vld|                 out_r|       pointer|
|vecs_address0  |  out|   15|   ap_memory|                  vecs|         array|
|vecs_ce0       |  out|    1|   ap_memory|                  vecs|         array|
|vecs_q0        |   in|    6|   ap_memory|                  vecs|         array|
|vecs_offset    |   in|   15|     ap_none|           vecs_offset|        scalar|
+---------------+-----+-----+------------+----------------------+--------------+

