#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LMotorPwm_PWMHW */
LMotorPwm_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
LMotorPwm_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
LMotorPwm_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
LMotorPwm_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
LMotorPwm_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
LMotorPwm_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
LMotorPwm_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
LMotorPwm_PWMHW__PER0 EQU CYREG_TMR0_PER0
LMotorPwm_PWMHW__PER1 EQU CYREG_TMR0_PER1
LMotorPwm_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
LMotorPwm_PWMHW__PM_ACT_MSK EQU 0x01
LMotorPwm_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
LMotorPwm_PWMHW__PM_STBY_MSK EQU 0x01
LMotorPwm_PWMHW__RT0 EQU CYREG_TMR0_RT0
LMotorPwm_PWMHW__RT1 EQU CYREG_TMR0_RT1
LMotorPwm_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* MotorControlReg */
MotorControlReg_Sync_ctrl_reg__0__MASK EQU 0x01
MotorControlReg_Sync_ctrl_reg__0__POS EQU 0
MotorControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
MotorControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
MotorControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
MotorControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
MotorControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
MotorControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
MotorControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
MotorControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
MotorControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
MotorControlReg_Sync_ctrl_reg__1__MASK EQU 0x02
MotorControlReg_Sync_ctrl_reg__1__POS EQU 1
MotorControlReg_Sync_ctrl_reg__2__MASK EQU 0x04
MotorControlReg_Sync_ctrl_reg__2__POS EQU 2
MotorControlReg_Sync_ctrl_reg__3__MASK EQU 0x08
MotorControlReg_Sync_ctrl_reg__3__POS EQU 3
MotorControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
MotorControlReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
MotorControlReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
MotorControlReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
MotorControlReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
MotorControlReg_Sync_ctrl_reg__MASK EQU 0x0F
MotorControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
MotorControlReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
MotorControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* RMotorPwm_PWMHW */
RMotorPwm_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
RMotorPwm_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
RMotorPwm_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
RMotorPwm_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
RMotorPwm_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
RMotorPwm_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
RMotorPwm_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
RMotorPwm_PWMHW__PER0 EQU CYREG_TMR1_PER0
RMotorPwm_PWMHW__PER1 EQU CYREG_TMR1_PER1
RMotorPwm_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
RMotorPwm_PWMHW__PM_ACT_MSK EQU 0x02
RMotorPwm_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
RMotorPwm_PWMHW__PM_STBY_MSK EQU 0x02
RMotorPwm_PWMHW__RT0 EQU CYREG_TMR1_RT0
RMotorPwm_PWMHW__RT1 EQU CYREG_TMR1_RT1
RMotorPwm_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* MotorPwmClock */
MotorPwmClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
MotorPwmClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
MotorPwmClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
MotorPwmClock__CFG2_SRC_SEL_MASK EQU 0x07
MotorPwmClock__INDEX EQU 0x01
MotorPwmClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
MotorPwmClock__PM_ACT_MSK EQU 0x02
MotorPwmClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
MotorPwmClock__PM_STBY_MSK EQU 0x02

/* SerDrv_485Sel */
SerDrv_485Sel__0__MASK EQU 0x20
SerDrv_485Sel__0__PC EQU CYREG_IO_PC_PRT15_PC5
SerDrv_485Sel__0__PORT EQU 15
SerDrv_485Sel__0__SHIFT EQU 5
SerDrv_485Sel__AG EQU CYREG_PRT15_AG
SerDrv_485Sel__AMUX EQU CYREG_PRT15_AMUX
SerDrv_485Sel__BIE EQU CYREG_PRT15_BIE
SerDrv_485Sel__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SerDrv_485Sel__BYP EQU CYREG_PRT15_BYP
SerDrv_485Sel__CTL EQU CYREG_PRT15_CTL
SerDrv_485Sel__DM0 EQU CYREG_PRT15_DM0
SerDrv_485Sel__DM1 EQU CYREG_PRT15_DM1
SerDrv_485Sel__DM2 EQU CYREG_PRT15_DM2
SerDrv_485Sel__DR EQU CYREG_PRT15_DR
SerDrv_485Sel__INP_DIS EQU CYREG_PRT15_INP_DIS
SerDrv_485Sel__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SerDrv_485Sel__LCD_EN EQU CYREG_PRT15_LCD_EN
SerDrv_485Sel__MASK EQU 0x20
SerDrv_485Sel__PORT EQU 15
SerDrv_485Sel__PRT EQU CYREG_PRT15_PRT
SerDrv_485Sel__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SerDrv_485Sel__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SerDrv_485Sel__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SerDrv_485Sel__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SerDrv_485Sel__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SerDrv_485Sel__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SerDrv_485Sel__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SerDrv_485Sel__PS EQU CYREG_PRT15_PS
SerDrv_485Sel__SHIFT EQU 5
SerDrv_485Sel__SLW EQU CYREG_PRT15_SLW

/* SerDrv_Enable */
SerDrv_Enable__0__MASK EQU 0x10
SerDrv_Enable__0__PC EQU CYREG_IO_PC_PRT15_PC4
SerDrv_Enable__0__PORT EQU 15
SerDrv_Enable__0__SHIFT EQU 4
SerDrv_Enable__AG EQU CYREG_PRT15_AG
SerDrv_Enable__AMUX EQU CYREG_PRT15_AMUX
SerDrv_Enable__BIE EQU CYREG_PRT15_BIE
SerDrv_Enable__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SerDrv_Enable__BYP EQU CYREG_PRT15_BYP
SerDrv_Enable__CTL EQU CYREG_PRT15_CTL
SerDrv_Enable__DM0 EQU CYREG_PRT15_DM0
SerDrv_Enable__DM1 EQU CYREG_PRT15_DM1
SerDrv_Enable__DM2 EQU CYREG_PRT15_DM2
SerDrv_Enable__DR EQU CYREG_PRT15_DR
SerDrv_Enable__INP_DIS EQU CYREG_PRT15_INP_DIS
SerDrv_Enable__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SerDrv_Enable__LCD_EN EQU CYREG_PRT15_LCD_EN
SerDrv_Enable__MASK EQU 0x10
SerDrv_Enable__PORT EQU 15
SerDrv_Enable__PRT EQU CYREG_PRT15_PRT
SerDrv_Enable__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SerDrv_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SerDrv_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SerDrv_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SerDrv_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SerDrv_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SerDrv_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SerDrv_Enable__PS EQU CYREG_PRT15_PS
SerDrv_Enable__SHIFT EQU 4
SerDrv_Enable__SLW EQU CYREG_PRT15_SLW

/* PiComs_BSPIS */
PiComs_BSPIS_es3_SPISlave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PiComs_BSPIS_es3_SPISlave_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
PiComs_BSPIS_es3_SPISlave_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
PiComs_BSPIS_es3_SPISlave_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PiComs_BSPIS_es3_SPISlave_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PiComs_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PiComs_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
PiComs_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
PiComs_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PiComs_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PiComs_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PiComs_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PiComs_BSPIS_es3_SPISlave_BitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
PiComs_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PiComs_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PiComs_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PiComs_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PiComs_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PiComs_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
PiComs_BSPIS_es3_SPISlave_RxStsReg__3__MASK EQU 0x08
PiComs_BSPIS_es3_SPISlave_RxStsReg__3__POS EQU 3
PiComs_BSPIS_es3_SPISlave_RxStsReg__4__MASK EQU 0x10
PiComs_BSPIS_es3_SPISlave_RxStsReg__4__POS EQU 4
PiComs_BSPIS_es3_SPISlave_RxStsReg__5__MASK EQU 0x20
PiComs_BSPIS_es3_SPISlave_RxStsReg__5__POS EQU 5
PiComs_BSPIS_es3_SPISlave_RxStsReg__6__MASK EQU 0x40
PiComs_BSPIS_es3_SPISlave_RxStsReg__6__POS EQU 6
PiComs_BSPIS_es3_SPISlave_RxStsReg__MASK EQU 0x78
PiComs_BSPIS_es3_SPISlave_RxStsReg__MASK_REG EQU CYREG_B0_UDB09_MSK
PiComs_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PiComs_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG EQU CYREG_B0_UDB09_ST
PiComs_BSPIS_es3_SPISlave_TxStsReg__0__MASK EQU 0x01
PiComs_BSPIS_es3_SPISlave_TxStsReg__0__POS EQU 0
PiComs_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PiComs_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
PiComs_BSPIS_es3_SPISlave_TxStsReg__1__MASK EQU 0x02
PiComs_BSPIS_es3_SPISlave_TxStsReg__1__POS EQU 1
PiComs_BSPIS_es3_SPISlave_TxStsReg__2__MASK EQU 0x04
PiComs_BSPIS_es3_SPISlave_TxStsReg__2__POS EQU 2
PiComs_BSPIS_es3_SPISlave_TxStsReg__6__MASK EQU 0x40
PiComs_BSPIS_es3_SPISlave_TxStsReg__6__POS EQU 6
PiComs_BSPIS_es3_SPISlave_TxStsReg__MASK EQU 0x47
PiComs_BSPIS_es3_SPISlave_TxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
PiComs_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PiComs_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB08_F1
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL

/* SpiXferDone */
SpiXferDone__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SpiXferDone__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SpiXferDone__INTC_MASK EQU 0x01
SpiXferDone__INTC_NUMBER EQU 0
SpiXferDone__INTC_PRIOR_NUM EQU 7
SpiXferDone__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
SpiXferDone__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SpiXferDone__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PiSPI_MISO */
PiSPI_MISO__0__MASK EQU 0x08
PiSPI_MISO__0__PC EQU CYREG_PRT3_PC3
PiSPI_MISO__0__PORT EQU 3
PiSPI_MISO__0__SHIFT EQU 3
PiSPI_MISO__AG EQU CYREG_PRT3_AG
PiSPI_MISO__AMUX EQU CYREG_PRT3_AMUX
PiSPI_MISO__BIE EQU CYREG_PRT3_BIE
PiSPI_MISO__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PiSPI_MISO__BYP EQU CYREG_PRT3_BYP
PiSPI_MISO__CTL EQU CYREG_PRT3_CTL
PiSPI_MISO__DM0 EQU CYREG_PRT3_DM0
PiSPI_MISO__DM1 EQU CYREG_PRT3_DM1
PiSPI_MISO__DM2 EQU CYREG_PRT3_DM2
PiSPI_MISO__DR EQU CYREG_PRT3_DR
PiSPI_MISO__INP_DIS EQU CYREG_PRT3_INP_DIS
PiSPI_MISO__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PiSPI_MISO__LCD_EN EQU CYREG_PRT3_LCD_EN
PiSPI_MISO__MASK EQU 0x08
PiSPI_MISO__PORT EQU 3
PiSPI_MISO__PRT EQU CYREG_PRT3_PRT
PiSPI_MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PiSPI_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PiSPI_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PiSPI_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PiSPI_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PiSPI_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PiSPI_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PiSPI_MISO__PS EQU CYREG_PRT3_PS
PiSPI_MISO__SHIFT EQU 3
PiSPI_MISO__SLW EQU CYREG_PRT3_SLW

/* PiSPI_MOSI */
PiSPI_MOSI__0__MASK EQU 0x04
PiSPI_MOSI__0__PC EQU CYREG_PRT3_PC2
PiSPI_MOSI__0__PORT EQU 3
PiSPI_MOSI__0__SHIFT EQU 2
PiSPI_MOSI__AG EQU CYREG_PRT3_AG
PiSPI_MOSI__AMUX EQU CYREG_PRT3_AMUX
PiSPI_MOSI__BIE EQU CYREG_PRT3_BIE
PiSPI_MOSI__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PiSPI_MOSI__BYP EQU CYREG_PRT3_BYP
PiSPI_MOSI__CTL EQU CYREG_PRT3_CTL
PiSPI_MOSI__DM0 EQU CYREG_PRT3_DM0
PiSPI_MOSI__DM1 EQU CYREG_PRT3_DM1
PiSPI_MOSI__DM2 EQU CYREG_PRT3_DM2
PiSPI_MOSI__DR EQU CYREG_PRT3_DR
PiSPI_MOSI__INP_DIS EQU CYREG_PRT3_INP_DIS
PiSPI_MOSI__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PiSPI_MOSI__LCD_EN EQU CYREG_PRT3_LCD_EN
PiSPI_MOSI__MASK EQU 0x04
PiSPI_MOSI__PORT EQU 3
PiSPI_MOSI__PRT EQU CYREG_PRT3_PRT
PiSPI_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PiSPI_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PiSPI_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PiSPI_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PiSPI_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PiSPI_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PiSPI_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PiSPI_MOSI__PS EQU CYREG_PRT3_PS
PiSPI_MOSI__SHIFT EQU 2
PiSPI_MOSI__SLW EQU CYREG_PRT3_SLW

/* PiSPI_SCLK */
PiSPI_SCLK__0__MASK EQU 0x20
PiSPI_SCLK__0__PC EQU CYREG_PRT3_PC5
PiSPI_SCLK__0__PORT EQU 3
PiSPI_SCLK__0__SHIFT EQU 5
PiSPI_SCLK__AG EQU CYREG_PRT3_AG
PiSPI_SCLK__AMUX EQU CYREG_PRT3_AMUX
PiSPI_SCLK__BIE EQU CYREG_PRT3_BIE
PiSPI_SCLK__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PiSPI_SCLK__BYP EQU CYREG_PRT3_BYP
PiSPI_SCLK__CTL EQU CYREG_PRT3_CTL
PiSPI_SCLK__DM0 EQU CYREG_PRT3_DM0
PiSPI_SCLK__DM1 EQU CYREG_PRT3_DM1
PiSPI_SCLK__DM2 EQU CYREG_PRT3_DM2
PiSPI_SCLK__DR EQU CYREG_PRT3_DR
PiSPI_SCLK__INP_DIS EQU CYREG_PRT3_INP_DIS
PiSPI_SCLK__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PiSPI_SCLK__LCD_EN EQU CYREG_PRT3_LCD_EN
PiSPI_SCLK__MASK EQU 0x20
PiSPI_SCLK__PORT EQU 3
PiSPI_SCLK__PRT EQU CYREG_PRT3_PRT
PiSPI_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PiSPI_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PiSPI_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PiSPI_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PiSPI_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PiSPI_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PiSPI_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PiSPI_SCLK__PS EQU CYREG_PRT3_PS
PiSPI_SCLK__SHIFT EQU 5
PiSPI_SCLK__SLW EQU CYREG_PRT3_SLW

/* PiUART_RXD */
PiUART_RXD__0__MASK EQU 0x02
PiUART_RXD__0__PC EQU CYREG_PRT3_PC1
PiUART_RXD__0__PORT EQU 3
PiUART_RXD__0__SHIFT EQU 1
PiUART_RXD__AG EQU CYREG_PRT3_AG
PiUART_RXD__AMUX EQU CYREG_PRT3_AMUX
PiUART_RXD__BIE EQU CYREG_PRT3_BIE
PiUART_RXD__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PiUART_RXD__BYP EQU CYREG_PRT3_BYP
PiUART_RXD__CTL EQU CYREG_PRT3_CTL
PiUART_RXD__DM0 EQU CYREG_PRT3_DM0
PiUART_RXD__DM1 EQU CYREG_PRT3_DM1
PiUART_RXD__DM2 EQU CYREG_PRT3_DM2
PiUART_RXD__DR EQU CYREG_PRT3_DR
PiUART_RXD__INP_DIS EQU CYREG_PRT3_INP_DIS
PiUART_RXD__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PiUART_RXD__LCD_EN EQU CYREG_PRT3_LCD_EN
PiUART_RXD__MASK EQU 0x02
PiUART_RXD__PORT EQU 3
PiUART_RXD__PRT EQU CYREG_PRT3_PRT
PiUART_RXD__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PiUART_RXD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PiUART_RXD__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PiUART_RXD__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PiUART_RXD__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PiUART_RXD__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PiUART_RXD__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PiUART_RXD__PS EQU CYREG_PRT3_PS
PiUART_RXD__SHIFT EQU 1
PiUART_RXD__SLW EQU CYREG_PRT3_SLW

/* PiUART_TXD */
PiUART_TXD__0__MASK EQU 0x01
PiUART_TXD__0__PC EQU CYREG_PRT3_PC0
PiUART_TXD__0__PORT EQU 3
PiUART_TXD__0__SHIFT EQU 0
PiUART_TXD__AG EQU CYREG_PRT3_AG
PiUART_TXD__AMUX EQU CYREG_PRT3_AMUX
PiUART_TXD__BIE EQU CYREG_PRT3_BIE
PiUART_TXD__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PiUART_TXD__BYP EQU CYREG_PRT3_BYP
PiUART_TXD__CTL EQU CYREG_PRT3_CTL
PiUART_TXD__DM0 EQU CYREG_PRT3_DM0
PiUART_TXD__DM1 EQU CYREG_PRT3_DM1
PiUART_TXD__DM2 EQU CYREG_PRT3_DM2
PiUART_TXD__DR EQU CYREG_PRT3_DR
PiUART_TXD__INP_DIS EQU CYREG_PRT3_INP_DIS
PiUART_TXD__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PiUART_TXD__LCD_EN EQU CYREG_PRT3_LCD_EN
PiUART_TXD__MASK EQU 0x01
PiUART_TXD__PORT EQU 3
PiUART_TXD__PRT EQU CYREG_PRT3_PRT
PiUART_TXD__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PiUART_TXD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PiUART_TXD__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PiUART_TXD__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PiUART_TXD__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PiUART_TXD__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PiUART_TXD__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PiUART_TXD__PS EQU CYREG_PRT3_PS
PiUART_TXD__SHIFT EQU 0
PiUART_TXD__SLW EQU CYREG_PRT3_SLW

/* SpiXmitDma */
SpiXmitDma__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
SpiXmitDma__DRQ_NUMBER EQU 1
SpiXmitDma__NUMBEROF_TDS EQU 0
SpiXmitDma__PRIORITY EQU 2
SpiXmitDma__TERMIN_EN EQU 0
SpiXmitDma__TERMIN_SEL EQU 0
SpiXmitDma__TERMOUT0_EN EQU 0
SpiXmitDma__TERMOUT0_SEL EQU 0
SpiXmitDma__TERMOUT1_EN EQU 0
SpiXmitDma__TERMOUT1_SEL EQU 0

/* PiSPI_CLK */
PiSPI_CLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
PiSPI_CLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
PiSPI_CLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
PiSPI_CLK__CFG2_SRC_SEL_MASK EQU 0x07
PiSPI_CLK__INDEX EQU 0x00
PiSPI_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PiSPI_CLK__PM_ACT_MSK EQU 0x01
PiSPI_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PiSPI_CLK__PM_STBY_MSK EQU 0x01

/* SerDrv_DY */
SerDrv_DY__0__MASK EQU 0x40
SerDrv_DY__0__PC EQU CYREG_PRT6_PC6
SerDrv_DY__0__PORT EQU 6
SerDrv_DY__0__SHIFT EQU 6
SerDrv_DY__AG EQU CYREG_PRT6_AG
SerDrv_DY__AMUX EQU CYREG_PRT6_AMUX
SerDrv_DY__BIE EQU CYREG_PRT6_BIE
SerDrv_DY__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SerDrv_DY__BYP EQU CYREG_PRT6_BYP
SerDrv_DY__CTL EQU CYREG_PRT6_CTL
SerDrv_DY__DM0 EQU CYREG_PRT6_DM0
SerDrv_DY__DM1 EQU CYREG_PRT6_DM1
SerDrv_DY__DM2 EQU CYREG_PRT6_DM2
SerDrv_DY__DR EQU CYREG_PRT6_DR
SerDrv_DY__INP_DIS EQU CYREG_PRT6_INP_DIS
SerDrv_DY__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SerDrv_DY__LCD_EN EQU CYREG_PRT6_LCD_EN
SerDrv_DY__MASK EQU 0x40
SerDrv_DY__PORT EQU 6
SerDrv_DY__PRT EQU CYREG_PRT6_PRT
SerDrv_DY__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SerDrv_DY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SerDrv_DY__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SerDrv_DY__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SerDrv_DY__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SerDrv_DY__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SerDrv_DY__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SerDrv_DY__PS EQU CYREG_PRT6_PS
SerDrv_DY__SHIFT EQU 6
SerDrv_DY__SLW EQU CYREG_PRT6_SLW

/* SerDrv_DZ */
SerDrv_DZ__0__MASK EQU 0x80
SerDrv_DZ__0__PC EQU CYREG_PRT6_PC7
SerDrv_DZ__0__PORT EQU 6
SerDrv_DZ__0__SHIFT EQU 7
SerDrv_DZ__AG EQU CYREG_PRT6_AG
SerDrv_DZ__AMUX EQU CYREG_PRT6_AMUX
SerDrv_DZ__BIE EQU CYREG_PRT6_BIE
SerDrv_DZ__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SerDrv_DZ__BYP EQU CYREG_PRT6_BYP
SerDrv_DZ__CTL EQU CYREG_PRT6_CTL
SerDrv_DZ__DM0 EQU CYREG_PRT6_DM0
SerDrv_DZ__DM1 EQU CYREG_PRT6_DM1
SerDrv_DZ__DM2 EQU CYREG_PRT6_DM2
SerDrv_DZ__DR EQU CYREG_PRT6_DR
SerDrv_DZ__INP_DIS EQU CYREG_PRT6_INP_DIS
SerDrv_DZ__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SerDrv_DZ__LCD_EN EQU CYREG_PRT6_LCD_EN
SerDrv_DZ__MASK EQU 0x80
SerDrv_DZ__PORT EQU 6
SerDrv_DZ__PRT EQU CYREG_PRT6_PRT
SerDrv_DZ__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SerDrv_DZ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SerDrv_DZ__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SerDrv_DZ__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SerDrv_DZ__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SerDrv_DZ__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SerDrv_DZ__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SerDrv_DZ__PS EQU CYREG_PRT6_PS
SerDrv_DZ__SHIFT EQU 7
SerDrv_DZ__SLW EQU CYREG_PRT6_SLW

/* SerDrv_RA */
SerDrv_RA__0__MASK EQU 0x10
SerDrv_RA__0__PC EQU CYREG_PRT6_PC4
SerDrv_RA__0__PORT EQU 6
SerDrv_RA__0__SHIFT EQU 4
SerDrv_RA__AG EQU CYREG_PRT6_AG
SerDrv_RA__AMUX EQU CYREG_PRT6_AMUX
SerDrv_RA__BIE EQU CYREG_PRT6_BIE
SerDrv_RA__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SerDrv_RA__BYP EQU CYREG_PRT6_BYP
SerDrv_RA__CTL EQU CYREG_PRT6_CTL
SerDrv_RA__DM0 EQU CYREG_PRT6_DM0
SerDrv_RA__DM1 EQU CYREG_PRT6_DM1
SerDrv_RA__DM2 EQU CYREG_PRT6_DM2
SerDrv_RA__DR EQU CYREG_PRT6_DR
SerDrv_RA__INP_DIS EQU CYREG_PRT6_INP_DIS
SerDrv_RA__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SerDrv_RA__LCD_EN EQU CYREG_PRT6_LCD_EN
SerDrv_RA__MASK EQU 0x10
SerDrv_RA__PORT EQU 6
SerDrv_RA__PRT EQU CYREG_PRT6_PRT
SerDrv_RA__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SerDrv_RA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SerDrv_RA__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SerDrv_RA__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SerDrv_RA__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SerDrv_RA__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SerDrv_RA__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SerDrv_RA__PS EQU CYREG_PRT6_PS
SerDrv_RA__SHIFT EQU 4
SerDrv_RA__SLW EQU CYREG_PRT6_SLW

/* SerDrv_RB */
SerDrv_RB__0__MASK EQU 0x20
SerDrv_RB__0__PC EQU CYREG_PRT6_PC5
SerDrv_RB__0__PORT EQU 6
SerDrv_RB__0__SHIFT EQU 5
SerDrv_RB__AG EQU CYREG_PRT6_AG
SerDrv_RB__AMUX EQU CYREG_PRT6_AMUX
SerDrv_RB__BIE EQU CYREG_PRT6_BIE
SerDrv_RB__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SerDrv_RB__BYP EQU CYREG_PRT6_BYP
SerDrv_RB__CTL EQU CYREG_PRT6_CTL
SerDrv_RB__DM0 EQU CYREG_PRT6_DM0
SerDrv_RB__DM1 EQU CYREG_PRT6_DM1
SerDrv_RB__DM2 EQU CYREG_PRT6_DM2
SerDrv_RB__DR EQU CYREG_PRT6_DR
SerDrv_RB__INP_DIS EQU CYREG_PRT6_INP_DIS
SerDrv_RB__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SerDrv_RB__LCD_EN EQU CYREG_PRT6_LCD_EN
SerDrv_RB__MASK EQU 0x20
SerDrv_RB__PORT EQU 6
SerDrv_RB__PRT EQU CYREG_PRT6_PRT
SerDrv_RB__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SerDrv_RB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SerDrv_RB__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SerDrv_RB__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SerDrv_RB__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SerDrv_RB__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SerDrv_RB__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SerDrv_RB__PS EQU CYREG_PRT6_PS
SerDrv_RB__SHIFT EQU 5
SerDrv_RB__SLW EQU CYREG_PRT6_SLW

/* SpiRcvDma */
SpiRcvDma__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
SpiRcvDma__DRQ_NUMBER EQU 0
SpiRcvDma__NUMBEROF_TDS EQU 0
SpiRcvDma__PRIORITY EQU 2
SpiRcvDma__TERMIN_EN EQU 0
SpiRcvDma__TERMIN_SEL EQU 0
SpiRcvDma__TERMOUT0_EN EQU 1
SpiRcvDma__TERMOUT0_SEL EQU 0
SpiRcvDma__TERMOUT1_EN EQU 0
SpiRcvDma__TERMOUT1_SEL EQU 0

/* PiSPI_SS */
PiSPI_SS__0__MASK EQU 0x10
PiSPI_SS__0__PC EQU CYREG_PRT3_PC4
PiSPI_SS__0__PORT EQU 3
PiSPI_SS__0__SHIFT EQU 4
PiSPI_SS__AG EQU CYREG_PRT3_AG
PiSPI_SS__AMUX EQU CYREG_PRT3_AMUX
PiSPI_SS__BIE EQU CYREG_PRT3_BIE
PiSPI_SS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PiSPI_SS__BYP EQU CYREG_PRT3_BYP
PiSPI_SS__CTL EQU CYREG_PRT3_CTL
PiSPI_SS__DM0 EQU CYREG_PRT3_DM0
PiSPI_SS__DM1 EQU CYREG_PRT3_DM1
PiSPI_SS__DM2 EQU CYREG_PRT3_DM2
PiSPI_SS__DR EQU CYREG_PRT3_DR
PiSPI_SS__INP_DIS EQU CYREG_PRT3_INP_DIS
PiSPI_SS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PiSPI_SS__LCD_EN EQU CYREG_PRT3_LCD_EN
PiSPI_SS__MASK EQU 0x10
PiSPI_SS__PORT EQU 3
PiSPI_SS__PRT EQU CYREG_PRT3_PRT
PiSPI_SS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PiSPI_SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PiSPI_SS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PiSPI_SS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PiSPI_SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PiSPI_SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PiSPI_SS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PiSPI_SS__PS EQU CYREG_PRT3_PS
PiSPI_SS__SHIFT EQU 4
PiSPI_SS__SLW EQU CYREG_PRT3_SLW

/* Debug0 */
Debug0__0__MASK EQU 0x04
Debug0__0__PC EQU CYREG_PRT12_PC2
Debug0__0__PORT EQU 12
Debug0__0__SHIFT EQU 2
Debug0__AG EQU CYREG_PRT12_AG
Debug0__BIE EQU CYREG_PRT12_BIE
Debug0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Debug0__BYP EQU CYREG_PRT12_BYP
Debug0__DM0 EQU CYREG_PRT12_DM0
Debug0__DM1 EQU CYREG_PRT12_DM1
Debug0__DM2 EQU CYREG_PRT12_DM2
Debug0__DR EQU CYREG_PRT12_DR
Debug0__INP_DIS EQU CYREG_PRT12_INP_DIS
Debug0__MASK EQU 0x04
Debug0__PORT EQU 12
Debug0__PRT EQU CYREG_PRT12_PRT
Debug0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Debug0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Debug0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Debug0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Debug0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Debug0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Debug0__PS EQU CYREG_PRT12_PS
Debug0__SHIFT EQU 2
Debug0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Debug0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Debug0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Debug0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Debug0__SLW EQU CYREG_PRT12_SLW

/* Debug1 */
Debug1__0__MASK EQU 0x08
Debug1__0__PC EQU CYREG_PRT12_PC3
Debug1__0__PORT EQU 12
Debug1__0__SHIFT EQU 3
Debug1__AG EQU CYREG_PRT12_AG
Debug1__BIE EQU CYREG_PRT12_BIE
Debug1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Debug1__BYP EQU CYREG_PRT12_BYP
Debug1__DM0 EQU CYREG_PRT12_DM0
Debug1__DM1 EQU CYREG_PRT12_DM1
Debug1__DM2 EQU CYREG_PRT12_DM2
Debug1__DR EQU CYREG_PRT12_DR
Debug1__INP_DIS EQU CYREG_PRT12_INP_DIS
Debug1__MASK EQU 0x08
Debug1__PORT EQU 12
Debug1__PRT EQU CYREG_PRT12_PRT
Debug1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Debug1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Debug1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Debug1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Debug1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Debug1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Debug1__PS EQU CYREG_PRT12_PS
Debug1__SHIFT EQU 3
Debug1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Debug1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Debug1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Debug1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Debug1__SLW EQU CYREG_PRT12_SLW

/* Debug2 */
Debug2__0__MASK EQU 0x10
Debug2__0__PC EQU CYREG_PRT4_PC4
Debug2__0__PORT EQU 4
Debug2__0__SHIFT EQU 4
Debug2__AG EQU CYREG_PRT4_AG
Debug2__AMUX EQU CYREG_PRT4_AMUX
Debug2__BIE EQU CYREG_PRT4_BIE
Debug2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Debug2__BYP EQU CYREG_PRT4_BYP
Debug2__CTL EQU CYREG_PRT4_CTL
Debug2__DM0 EQU CYREG_PRT4_DM0
Debug2__DM1 EQU CYREG_PRT4_DM1
Debug2__DM2 EQU CYREG_PRT4_DM2
Debug2__DR EQU CYREG_PRT4_DR
Debug2__INP_DIS EQU CYREG_PRT4_INP_DIS
Debug2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Debug2__LCD_EN EQU CYREG_PRT4_LCD_EN
Debug2__MASK EQU 0x10
Debug2__PORT EQU 4
Debug2__PRT EQU CYREG_PRT4_PRT
Debug2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Debug2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Debug2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Debug2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Debug2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Debug2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Debug2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Debug2__PS EQU CYREG_PRT4_PS
Debug2__SHIFT EQU 4
Debug2__SLW EQU CYREG_PRT4_SLW

/* Debug3 */
Debug3__0__MASK EQU 0x20
Debug3__0__PC EQU CYREG_PRT4_PC5
Debug3__0__PORT EQU 4
Debug3__0__SHIFT EQU 5
Debug3__AG EQU CYREG_PRT4_AG
Debug3__AMUX EQU CYREG_PRT4_AMUX
Debug3__BIE EQU CYREG_PRT4_BIE
Debug3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Debug3__BYP EQU CYREG_PRT4_BYP
Debug3__CTL EQU CYREG_PRT4_CTL
Debug3__DM0 EQU CYREG_PRT4_DM0
Debug3__DM1 EQU CYREG_PRT4_DM1
Debug3__DM2 EQU CYREG_PRT4_DM2
Debug3__DR EQU CYREG_PRT4_DR
Debug3__INP_DIS EQU CYREG_PRT4_INP_DIS
Debug3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Debug3__LCD_EN EQU CYREG_PRT4_LCD_EN
Debug3__MASK EQU 0x20
Debug3__PORT EQU 4
Debug3__PRT EQU CYREG_PRT4_PRT
Debug3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Debug3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Debug3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Debug3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Debug3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Debug3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Debug3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Debug3__PS EQU CYREG_PRT4_PS
Debug3__SHIFT EQU 5
Debug3__SLW EQU CYREG_PRT4_SLW

/* Debug4 */
Debug4__0__MASK EQU 0x40
Debug4__0__PC EQU CYREG_PRT4_PC6
Debug4__0__PORT EQU 4
Debug4__0__SHIFT EQU 6
Debug4__AG EQU CYREG_PRT4_AG
Debug4__AMUX EQU CYREG_PRT4_AMUX
Debug4__BIE EQU CYREG_PRT4_BIE
Debug4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Debug4__BYP EQU CYREG_PRT4_BYP
Debug4__CTL EQU CYREG_PRT4_CTL
Debug4__DM0 EQU CYREG_PRT4_DM0
Debug4__DM1 EQU CYREG_PRT4_DM1
Debug4__DM2 EQU CYREG_PRT4_DM2
Debug4__DR EQU CYREG_PRT4_DR
Debug4__INP_DIS EQU CYREG_PRT4_INP_DIS
Debug4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Debug4__LCD_EN EQU CYREG_PRT4_LCD_EN
Debug4__MASK EQU 0x40
Debug4__PORT EQU 4
Debug4__PRT EQU CYREG_PRT4_PRT
Debug4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Debug4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Debug4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Debug4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Debug4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Debug4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Debug4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Debug4__PS EQU CYREG_PRT4_PS
Debug4__SHIFT EQU 6
Debug4__SLW EQU CYREG_PRT4_SLW

/* Debug5 */
Debug5__0__MASK EQU 0x80
Debug5__0__PC EQU CYREG_PRT4_PC7
Debug5__0__PORT EQU 4
Debug5__0__SHIFT EQU 7
Debug5__AG EQU CYREG_PRT4_AG
Debug5__AMUX EQU CYREG_PRT4_AMUX
Debug5__BIE EQU CYREG_PRT4_BIE
Debug5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Debug5__BYP EQU CYREG_PRT4_BYP
Debug5__CTL EQU CYREG_PRT4_CTL
Debug5__DM0 EQU CYREG_PRT4_DM0
Debug5__DM1 EQU CYREG_PRT4_DM1
Debug5__DM2 EQU CYREG_PRT4_DM2
Debug5__DR EQU CYREG_PRT4_DR
Debug5__INP_DIS EQU CYREG_PRT4_INP_DIS
Debug5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Debug5__LCD_EN EQU CYREG_PRT4_LCD_EN
Debug5__MASK EQU 0x80
Debug5__PORT EQU 4
Debug5__PRT EQU CYREG_PRT4_PRT
Debug5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Debug5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Debug5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Debug5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Debug5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Debug5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Debug5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Debug5__PS EQU CYREG_PRT4_PS
Debug5__SHIFT EQU 7
Debug5__SLW EQU CYREG_PRT4_SLW

/* Debug6 */
Debug6__0__MASK EQU 0x01
Debug6__0__PC EQU CYREG_PRT6_PC0
Debug6__0__PORT EQU 6
Debug6__0__SHIFT EQU 0
Debug6__AG EQU CYREG_PRT6_AG
Debug6__AMUX EQU CYREG_PRT6_AMUX
Debug6__BIE EQU CYREG_PRT6_BIE
Debug6__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Debug6__BYP EQU CYREG_PRT6_BYP
Debug6__CTL EQU CYREG_PRT6_CTL
Debug6__DM0 EQU CYREG_PRT6_DM0
Debug6__DM1 EQU CYREG_PRT6_DM1
Debug6__DM2 EQU CYREG_PRT6_DM2
Debug6__DR EQU CYREG_PRT6_DR
Debug6__INP_DIS EQU CYREG_PRT6_INP_DIS
Debug6__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Debug6__LCD_EN EQU CYREG_PRT6_LCD_EN
Debug6__MASK EQU 0x01
Debug6__PORT EQU 6
Debug6__PRT EQU CYREG_PRT6_PRT
Debug6__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Debug6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Debug6__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Debug6__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Debug6__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Debug6__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Debug6__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Debug6__PS EQU CYREG_PRT6_PS
Debug6__SHIFT EQU 0
Debug6__SLW EQU CYREG_PRT6_SLW

/* Debug7 */
Debug7__0__MASK EQU 0x02
Debug7__0__PC EQU CYREG_PRT6_PC1
Debug7__0__PORT EQU 6
Debug7__0__SHIFT EQU 1
Debug7__AG EQU CYREG_PRT6_AG
Debug7__AMUX EQU CYREG_PRT6_AMUX
Debug7__BIE EQU CYREG_PRT6_BIE
Debug7__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Debug7__BYP EQU CYREG_PRT6_BYP
Debug7__CTL EQU CYREG_PRT6_CTL
Debug7__DM0 EQU CYREG_PRT6_DM0
Debug7__DM1 EQU CYREG_PRT6_DM1
Debug7__DM2 EQU CYREG_PRT6_DM2
Debug7__DR EQU CYREG_PRT6_DR
Debug7__INP_DIS EQU CYREG_PRT6_INP_DIS
Debug7__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Debug7__LCD_EN EQU CYREG_PRT6_LCD_EN
Debug7__MASK EQU 0x02
Debug7__PORT EQU 6
Debug7__PRT EQU CYREG_PRT6_PRT
Debug7__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Debug7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Debug7__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Debug7__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Debug7__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Debug7__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Debug7__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Debug7__PS EQU CYREG_PRT6_PS
Debug7__SHIFT EQU 1
Debug7__SLW EQU CYREG_PRT6_SLW

/* LDG1 */
LDG1__0__MASK EQU 0x10
LDG1__0__PC EQU CYREG_PRT5_PC4
LDG1__0__PORT EQU 5
LDG1__0__SHIFT EQU 4
LDG1__AG EQU CYREG_PRT5_AG
LDG1__AMUX EQU CYREG_PRT5_AMUX
LDG1__BIE EQU CYREG_PRT5_BIE
LDG1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LDG1__BYP EQU CYREG_PRT5_BYP
LDG1__CTL EQU CYREG_PRT5_CTL
LDG1__DM0 EQU CYREG_PRT5_DM0
LDG1__DM1 EQU CYREG_PRT5_DM1
LDG1__DM2 EQU CYREG_PRT5_DM2
LDG1__DR EQU CYREG_PRT5_DR
LDG1__INP_DIS EQU CYREG_PRT5_INP_DIS
LDG1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LDG1__LCD_EN EQU CYREG_PRT5_LCD_EN
LDG1__MASK EQU 0x10
LDG1__PORT EQU 5
LDG1__PRT EQU CYREG_PRT5_PRT
LDG1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LDG1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LDG1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LDG1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LDG1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LDG1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LDG1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LDG1__PS EQU CYREG_PRT5_PS
LDG1__SHIFT EQU 4
LDG1__SLW EQU CYREG_PRT5_SLW

/* LDG2 */
LDG2__0__MASK EQU 0x20
LDG2__0__PC EQU CYREG_PRT5_PC5
LDG2__0__PORT EQU 5
LDG2__0__SHIFT EQU 5
LDG2__AG EQU CYREG_PRT5_AG
LDG2__AMUX EQU CYREG_PRT5_AMUX
LDG2__BIE EQU CYREG_PRT5_BIE
LDG2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LDG2__BYP EQU CYREG_PRT5_BYP
LDG2__CTL EQU CYREG_PRT5_CTL
LDG2__DM0 EQU CYREG_PRT5_DM0
LDG2__DM1 EQU CYREG_PRT5_DM1
LDG2__DM2 EQU CYREG_PRT5_DM2
LDG2__DR EQU CYREG_PRT5_DR
LDG2__INP_DIS EQU CYREG_PRT5_INP_DIS
LDG2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LDG2__LCD_EN EQU CYREG_PRT5_LCD_EN
LDG2__MASK EQU 0x20
LDG2__PORT EQU 5
LDG2__PRT EQU CYREG_PRT5_PRT
LDG2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LDG2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LDG2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LDG2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LDG2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LDG2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LDG2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LDG2__PS EQU CYREG_PRT5_PS
LDG2__SHIFT EQU 5
LDG2__SLW EQU CYREG_PRT5_SLW

/* LDV1 */
LDV1__0__MASK EQU 0x01
LDV1__0__PC EQU CYREG_PRT5_PC0
LDV1__0__PORT EQU 5
LDV1__0__SHIFT EQU 0
LDV1__AG EQU CYREG_PRT5_AG
LDV1__AMUX EQU CYREG_PRT5_AMUX
LDV1__BIE EQU CYREG_PRT5_BIE
LDV1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LDV1__BYP EQU CYREG_PRT5_BYP
LDV1__CTL EQU CYREG_PRT5_CTL
LDV1__DM0 EQU CYREG_PRT5_DM0
LDV1__DM1 EQU CYREG_PRT5_DM1
LDV1__DM2 EQU CYREG_PRT5_DM2
LDV1__DR EQU CYREG_PRT5_DR
LDV1__INP_DIS EQU CYREG_PRT5_INP_DIS
LDV1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LDV1__LCD_EN EQU CYREG_PRT5_LCD_EN
LDV1__MASK EQU 0x01
LDV1__PORT EQU 5
LDV1__PRT EQU CYREG_PRT5_PRT
LDV1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LDV1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LDV1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LDV1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LDV1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LDV1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LDV1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LDV1__PS EQU CYREG_PRT5_PS
LDV1__SHIFT EQU 0
LDV1__SLW EQU CYREG_PRT5_SLW

/* LDV2 */
LDV2__0__MASK EQU 0x02
LDV2__0__PC EQU CYREG_PRT5_PC1
LDV2__0__PORT EQU 5
LDV2__0__SHIFT EQU 1
LDV2__AG EQU CYREG_PRT5_AG
LDV2__AMUX EQU CYREG_PRT5_AMUX
LDV2__BIE EQU CYREG_PRT5_BIE
LDV2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LDV2__BYP EQU CYREG_PRT5_BYP
LDV2__CTL EQU CYREG_PRT5_CTL
LDV2__DM0 EQU CYREG_PRT5_DM0
LDV2__DM1 EQU CYREG_PRT5_DM1
LDV2__DM2 EQU CYREG_PRT5_DM2
LDV2__DR EQU CYREG_PRT5_DR
LDV2__INP_DIS EQU CYREG_PRT5_INP_DIS
LDV2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LDV2__LCD_EN EQU CYREG_PRT5_LCD_EN
LDV2__MASK EQU 0x02
LDV2__PORT EQU 5
LDV2__PRT EQU CYREG_PRT5_PRT
LDV2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LDV2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LDV2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LDV2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LDV2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LDV2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LDV2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LDV2__PS EQU CYREG_PRT5_PS
LDV2__SHIFT EQU 1
LDV2__SLW EQU CYREG_PRT5_SLW

/* RDG1 */
RDG1__0__MASK EQU 0x40
RDG1__0__PC EQU CYREG_PRT5_PC6
RDG1__0__PORT EQU 5
RDG1__0__SHIFT EQU 6
RDG1__AG EQU CYREG_PRT5_AG
RDG1__AMUX EQU CYREG_PRT5_AMUX
RDG1__BIE EQU CYREG_PRT5_BIE
RDG1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RDG1__BYP EQU CYREG_PRT5_BYP
RDG1__CTL EQU CYREG_PRT5_CTL
RDG1__DM0 EQU CYREG_PRT5_DM0
RDG1__DM1 EQU CYREG_PRT5_DM1
RDG1__DM2 EQU CYREG_PRT5_DM2
RDG1__DR EQU CYREG_PRT5_DR
RDG1__INP_DIS EQU CYREG_PRT5_INP_DIS
RDG1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RDG1__LCD_EN EQU CYREG_PRT5_LCD_EN
RDG1__MASK EQU 0x40
RDG1__PORT EQU 5
RDG1__PRT EQU CYREG_PRT5_PRT
RDG1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RDG1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RDG1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RDG1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RDG1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RDG1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RDG1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RDG1__PS EQU CYREG_PRT5_PS
RDG1__SHIFT EQU 6
RDG1__SLW EQU CYREG_PRT5_SLW

/* RDG2 */
RDG2__0__MASK EQU 0x80
RDG2__0__PC EQU CYREG_PRT5_PC7
RDG2__0__PORT EQU 5
RDG2__0__SHIFT EQU 7
RDG2__AG EQU CYREG_PRT5_AG
RDG2__AMUX EQU CYREG_PRT5_AMUX
RDG2__BIE EQU CYREG_PRT5_BIE
RDG2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RDG2__BYP EQU CYREG_PRT5_BYP
RDG2__CTL EQU CYREG_PRT5_CTL
RDG2__DM0 EQU CYREG_PRT5_DM0
RDG2__DM1 EQU CYREG_PRT5_DM1
RDG2__DM2 EQU CYREG_PRT5_DM2
RDG2__DR EQU CYREG_PRT5_DR
RDG2__INP_DIS EQU CYREG_PRT5_INP_DIS
RDG2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RDG2__LCD_EN EQU CYREG_PRT5_LCD_EN
RDG2__MASK EQU 0x80
RDG2__PORT EQU 5
RDG2__PRT EQU CYREG_PRT5_PRT
RDG2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RDG2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RDG2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RDG2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RDG2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RDG2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RDG2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RDG2__PS EQU CYREG_PRT5_PS
RDG2__SHIFT EQU 7
RDG2__SLW EQU CYREG_PRT5_SLW

/* RDV1 */
RDV1__0__MASK EQU 0x04
RDV1__0__PC EQU CYREG_PRT5_PC2
RDV1__0__PORT EQU 5
RDV1__0__SHIFT EQU 2
RDV1__AG EQU CYREG_PRT5_AG
RDV1__AMUX EQU CYREG_PRT5_AMUX
RDV1__BIE EQU CYREG_PRT5_BIE
RDV1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RDV1__BYP EQU CYREG_PRT5_BYP
RDV1__CTL EQU CYREG_PRT5_CTL
RDV1__DM0 EQU CYREG_PRT5_DM0
RDV1__DM1 EQU CYREG_PRT5_DM1
RDV1__DM2 EQU CYREG_PRT5_DM2
RDV1__DR EQU CYREG_PRT5_DR
RDV1__INP_DIS EQU CYREG_PRT5_INP_DIS
RDV1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RDV1__LCD_EN EQU CYREG_PRT5_LCD_EN
RDV1__MASK EQU 0x04
RDV1__PORT EQU 5
RDV1__PRT EQU CYREG_PRT5_PRT
RDV1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RDV1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RDV1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RDV1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RDV1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RDV1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RDV1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RDV1__PS EQU CYREG_PRT5_PS
RDV1__SHIFT EQU 2
RDV1__SLW EQU CYREG_PRT5_SLW

/* RDV2 */
RDV2__0__MASK EQU 0x08
RDV2__0__PC EQU CYREG_PRT5_PC3
RDV2__0__PORT EQU 5
RDV2__0__SHIFT EQU 3
RDV2__AG EQU CYREG_PRT5_AG
RDV2__AMUX EQU CYREG_PRT5_AMUX
RDV2__BIE EQU CYREG_PRT5_BIE
RDV2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RDV2__BYP EQU CYREG_PRT5_BYP
RDV2__CTL EQU CYREG_PRT5_CTL
RDV2__DM0 EQU CYREG_PRT5_DM0
RDV2__DM1 EQU CYREG_PRT5_DM1
RDV2__DM2 EQU CYREG_PRT5_DM2
RDV2__DR EQU CYREG_PRT5_DR
RDV2__INP_DIS EQU CYREG_PRT5_INP_DIS
RDV2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RDV2__LCD_EN EQU CYREG_PRT5_LCD_EN
RDV2__MASK EQU 0x08
RDV2__PORT EQU 5
RDV2__PRT EQU CYREG_PRT5_PRT
RDV2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RDV2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RDV2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RDV2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RDV2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RDV2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RDV2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RDV2__PS EQU CYREG_PRT5_PS
RDV2__SHIFT EQU 3
RDV2__SLW EQU CYREG_PRT5_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E120069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
