// Seed: 2218694002
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wand id_8;
  inout wire id_7;
  input wire id_6;
  inout wor id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = id_8;
  logic id_12;
  ;
  wire id_13;
  assign id_5 = -1;
  wire id_14;
  parameter id_15 = 1;
  logic id_16;
  ;
  wire id_17;
  assign id_2 = id_7;
  assign id_8 = id_8 ? id_10 : id_10 ^ -1 == -1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_3,
      id_2,
      id_1,
      id_4,
      id_5,
      id_5,
      id_5,
      id_1,
      id_5
  );
  assign id_6[1] = 1;
endmodule
