plane	,	V_3
DC_COM_HSPI_CS_DC	,	V_285
parent	,	V_381
tegra_dc_destroy	,	F_59
tegra_crtc_mode_set	,	F_75
of_match_node	,	F_126
drm_vblank_put	,	F_54
supports_block_linear	,	V_80
tiling	,	V_82
"failed to unregister host1x client: %d\n"	,	L_22
stride	,	V_74
WIN_B_UF_INT	,	V_233
DC_DISP_H_PULSE0_POSITION_A	,	V_294
DC_DISP_CURSOR_START_ADDR_NS	,	V_341
tegra_dc_enable_vblank	,	F_43
DC_DISP_ACTIVE	,	V_212
dev	,	V_168
DC_DISP_DISP_MISC_CONTROL	,	V_354
DC_WIN_BUFFER_ADDR_MODE_LINEAR	,	V_92
DC_COM_CRC_CHECKSUM	,	V_275
dfixed_div	,	F_11
ARRAY_SIZE	,	F_41
dfixed_frac	,	F_14
debugfs_files	,	V_378
planar	,	V_22
DC_DISP_DISP_SIGNAL_OPTIONS1	,	V_292
CURSOR_ALPHA	,	V_182
DC_DISP_DISP_SIGNAL_OPTIONS0	,	V_291
host1x_client_register	,	F_138
DC_DISP_LCD_SPI_OPTIONS	,	V_333
"dc"	,	L_17
page_flip_flags	,	V_193
DC_DISP_CURSOR_FOREGROUND	,	V_339
reset_control_deassert	,	F_78
WIN_COLOR_DEPTH_YUV422R	,	V_27
of_node	,	V_391
DC_WIN_BUFFER_ADDR_MODE_TILE_UV	,	V_93
drm_plane	,	V_2
WIN_COLOR_DEPTH_YUV422P	,	V_25
DRM_FORMAT_UYVY	,	V_14
tegra_fb_get_plane	,	F_32
hdisplay	,	V_210
bottom_up	,	V_76
tegra_dc_rgb_exit	,	F_120
usleep_range	,	F_79
DC_DISP_CURSOR_POSITION	,	V_184
DC_WIN_BUFFER_CONTROL	,	V_362
bo	,	V_135
of_property_read_u32	,	F_122
DC_DISP_DI_CONTROL	,	V_322
WIN_COLOR_DEPTH_R8G8B8A8	,	V_9
DC_DISP_V_PULSE3_CONTROL	,	V_318
EBUSY	,	V_194
DC_DISP_COLOR_KEY1_UPPER	,	V_338
drm_crtc	,	V_118
tegra_dc_rgb_init	,	F_114
DC_WIN_WIN_OPTIONS	,	V_109
DC_CMD_STATE_CONTROL	,	V_116
drm_vblank_get	,	F_57
SYNCPT_VBLANK1	,	V_228
COLOR_EXPAND	,	V_107
SYNCPT_VBLANK0	,	V_229
DC_DISP_V_PULSE0_CONTROL	,	V_308
h	,	V_61
compute_initial_dda	,	F_13
i	,	V_131
irq	,	V_243
h_offset	,	V_44
ENOENT	,	V_169
WIN_COLOR_DEPTH_B5G6R5	,	V_13
DC_WIN_BLEND_2WIN_Y	,	V_113
p	,	V_130
DC_WIN_BLEND_2WIN_X	,	V_112
s	,	V_250
vsync_end	,	V_201
v	,	V_32
w	,	V_62
supports_cursor	,	V_162
DC_COM_GPIO_CTRL	,	V_288
x	,	V_59
WIN_COLOR_DEPTH_YUV420P	,	V_24
y	,	V_58
CURSOR_THRESHOLD	,	F_80
tegra_crtc_mode_fixup	,	F_65
tegra_plane	,	V_1
platform_device	,	V_392
dc	,	V_40
DRM_DEBUG_KMS	,	F_72
drm_crtc_cleanup	,	F_60
dc_client_ops	,	V_402
DC_COM_SPI_START_BYTE	,	V_282
DC_DISP_SPI_INIT_SEQ_DATA_A	,	V_344
DC_DISP_SPI_INIT_SEQ_DATA_B	,	V_345
DC_DISP_SPI_INIT_SEQ_DATA_C	,	V_346
to_tegra_dc	,	F_28
DC_DISP_SPI_INIT_SEQ_DATA_D	,	V_347
tegra_dc_exit	,	F_118
tegra_dc_debugfs_init	,	F_100
drm_gem_object	,	V_160
DC_DISP_H_PULSE2_POSITION_D	,	V_307
WIN_C_OF_INT	,	V_238
dda_inc	,	V_36
DC_CMD_DISPLAY_COMMAND	,	V_267
"failed to enable root plane\n"	,	L_7
reset_control_assert	,	F_144
tegra_dc_init	,	F_108
CURSOR_ENABLE	,	V_175
tegra_drm	,	V_382
tegra_dc_debugfs_exit	,	F_106
list	,	V_399
"failed to initialize RGB output: %d\n"	,	L_9
spin_unlock_irqrestore	,	F_45
DRM_ERROR	,	F_26
DC_WIN_HP_FETCH_CONTROL	,	V_364
to_tegra_bo	,	F_49
platform_get_resource	,	F_134
fb	,	V_121
DC_COM_PIN_PM1_CONTROL	,	V_279
DC_WINBUF_ADDR_V_OFFSET	,	V_78
private	,	V_253
DC_DISP_SYNC_WIDTH	,	V_205
tegra_crtc_funcs	,	V_385
DC_CMD_WIN_C_INCR_SYNCPT	,	V_263
DC_DISP_DISP_COLOR_CONTROL	,	V_329
DC_DISP_PP_SELECT_A	,	V_324
DC_CMD_WIN_A_INCR_SYNCPT	,	V_257
DC_DISP_PP_SELECT_B	,	V_325
debugfs_remove	,	F_105
DC_DISP_PP_SELECT_C	,	V_326
DC_DISP_PP_SELECT_D	,	V_327
DC_WINBUF_SURFACE_KIND_BLOCK	,	V_89
DC_WINBUF_START_ADDR	,	V_71
WIN_A_ACT_REQ	,	V_117
DC_CMD_GENERAL_INCR_SYNCPT_ERROR	,	V_256
debugfs_create_dir	,	F_102
DC_WINBUF_CD_UFLOW_STATUS	,	V_373
DC_DISP_BORDER_COLOR	,	V_334
DC_COM_PIN_PM0_DUTY_CYCLE	,	V_278
DC_DISP_PP_CONTROL	,	V_323
client	,	V_380
yuv	,	V_51
tegra_fb_get_tiling	,	F_30
encoder_to_output	,	F_69
DC_DISP_COLOR_KEY0_LOWER	,	V_335
drm_format_num_planes	,	F_31
WIN_COLOR_DEPTH_YUV422	,	V_23
v_size	,	V_47
DC_DISP_H_PULSE2_CONTROL	,	V_303
DC_DISP_H_PULSE2_POSITION_A	,	V_304
hot_y	,	V_158
DC_DISP_H_PULSE2_POSITION_C	,	V_306
crtc_h	,	V_125
hot_x	,	V_157
DC_DISP_H_PULSE2_POSITION_B	,	V_305
DC_DISP_V_PULSE2_POSITION_A	,	V_317
DC_WIN_BUF_STRIDE	,	V_70
DC_WIN_COLOR_DEPTH	,	V_55
DC_DISP_H_PULSE0_POSITION_D	,	V_297
DC_DISP_H_PULSE0_POSITION_B	,	V_295
dev_private	,	V_384
tegra_dc_parse_dt	,	F_121
DC_DISP_H_PULSE0_POSITION_C	,	V_296
crtc_y	,	V_123
DC_WINBUF_BD_UFLOW_STATUS	,	V_372
host1x_client_to_dc	,	F_110
crtc_w	,	V_124
crtc_x	,	V_122
DC_DISP_DISP_CLOCK_CONTROL	,	V_221
ENOMEM	,	V_142
dev_get_drvdata	,	F_109
PIXEL_CLK_DIVIDER_PCD1	,	V_220
WIN_A_UF_INT	,	V_232
DC_WIN_BLEND_NOKEY	,	V_110
bits_per_pixel	,	V_52
WIN_C_UF_INT	,	V_234
output	,	V_215
WINDOW_A_THRESHOLD	,	F_81
tegra_bo	,	V_134
"dc.%d"	,	L_8
event_lock	,	V_189
lock	,	V_150
"failed to register host1x client: %d\n"	,	L_21
DC_DISP_V_PULSE2_CONTROL	,	V_316
id	,	V_395
CURSOR_ACT_REQ	,	V_183
tegra_dc_probe	,	F_124
clk	,	V_219
in	,	V_30
h_ref_to_sync	,	V_197
DC_DISP_SD_LUT	,	F_97
index	,	V_41
DC_DISP_REF_TO_SYNC	,	V_200
tegra_output	,	V_214
handle	,	V_155
tegra_crtc_prepare	,	F_77
tegra_dc	,	V_39
encoder	,	V_217
IRQ_HANDLED	,	V_248
DC_DISP_SD_BL_TF	,	F_99
DC_COM_CRC_CHECKSUM_LATCHED	,	V_290
drm_plane_init	,	F_40
"failed to get reset\n"	,	L_18
WINDOW_C_THRESHOLD	,	F_83
DC_DISP_INIT_SEQ_CONTROL	,	V_343
status	,	V_245
dfixed_init	,	F_7
tegra_plane_destroy	,	F_35
tegra_crtc_helper_funcs	,	V_386
"failed to probe RGB output: %d\n"	,	L_20
SHIFT_CLK_DIVIDER	,	F_74
DC_WINBUF_ADDR_V_OFFSET_NS	,	V_369
file	,	V_154
drm_handle_vblank	,	F_88
WIN_COLOR_DEPTH_YCbCr422	,	V_15
DC_CMD_GENERAL_INCR_SYNCPT_CNTRL	,	V_230
DC_WIN_SIZE	,	V_63
DC_WINBUF_START_ADDR_V	,	V_73
err	,	V_132
max	,	V_37
DC_WINBUF_START_ADDR_U	,	V_72
DC_WINBUF_ADDR_H_OFFSET_NS	,	V_368
for_each_matching_node	,	F_123
DC_DISP_BACK_PORCH	,	V_208
DC_DISP_H_PULSE0_CONTROL	,	V_293
DC_WIN_CSC_KVR	,	V_101
WINDOW_B_THRESHOLD	,	F_82
DC_DISP_CURSOR_START_ADDR	,	V_172
DC_CMD_STATE_ACCESS	,	V_188
DC_WINBUF_UFLOW_STATUS	,	V_370
DC_WIN_CSC_KVG	,	V_103
DC_DISP_INTERLACE_CONTROL	,	V_224
drm_debugfs_create_files	,	F_104
DC_WIN_CSC_KVB	,	V_105
CSC_ENABLE	,	V_106
DC_COM_PIN_INPUT_ENABLE	,	F_94
BYTE_SWAP_NOSWAP	,	V_7
hsync_end	,	V_203
minor	,	V_375
debugfs	,	V_376
soc	,	V_79
vsync_start	,	V_202
DC_DISP_SD_CONTROL	,	V_355
H_DDA_INC	,	F_24
DC_CMD_DISPLAY_WINDOW_HEADER	,	V_54
DC_WIN_POSITION	,	V_60
DC_WIN_CSC_KUR	,	V_100
mode	,	V_83
pdev	,	V_393
high	,	V_171
drm_encoder	,	V_216
u32	,	T_2
DC_CMD_WIN_A_INCR_SYNCPT_ERROR	,	V_259
host1x_client	,	V_379
pitches	,	V_138
DC_WIN_CSC_KUG	,	V_102
pipe	,	V_143
drm_debugfs_remove_files	,	F_107
DC_WIN_CSC_KUB	,	V_104
drm	,	V_140
tegra_crtc_disable	,	F_61
swap	,	V_6
DRM_FORMAT_RGB565	,	V_12
tegra_plane_update	,	F_27
H_SIZE	,	F_20
adjusted	,	V_196
tegra_dc_irq	,	F_87
DC_DISP_MCCIF_DISPLAY1B_HYST	,	V_352
FRAME_END_INT	,	V_247
DC_COM_PIN_OUTPUT_SELECT	,	F_96
DC_WIN_BLEND_3WIN_XY	,	V_114
DC_DISP_SD_BL_CONTROL	,	V_359
DC_WIN_CSC_YOF	,	V_98
spin_lock_irqsave	,	F_44
CURSOR_MODE_NORMAL	,	V_179
"unsupported UV-plane configuration\n"	,	L_3
list_for_each_entry	,	F_68
DC_DISP_SERIAL_INTERFACE_OPTIONS	,	V_332
"debugfs cleanup failed: %d\n"	,	L_12
platform_set_drvdata	,	F_139
devm_kzalloc	,	F_125
DC_DISP_CURSOR_START_ADDR_HI	,	V_173
drm_crtc_vblank_on	,	F_85
DC_COM_SCRATCH_REGISTER_B	,	V_287
np	,	V_390
DC_COM_SCRATCH_REGISTER_A	,	V_286
platform_get_drvdata	,	F_141
dst	,	V_57
ENXIO	,	V_163
DC_CMD_WIN_B_INCR_SYNCPT	,	V_260
tegra_dc_format_is_yuv	,	F_5
WIN_ENABLE	,	V_97
WARN_ON_ONCE	,	F_8
devm_reset_control_get	,	F_132
drm_framebuffer	,	V_120
DC_COM_GPIO_DEBOUNCE_COUNTER	,	V_289
plane_formats	,	V_145
"failed to setup clock: %ld\n"	,	L_4
tegra_dc_cancel_page_flip	,	F_55
DC_DISP_MCCIF_DISPLAY0B_HYST	,	V_350
DC_DISP_V_PULSE1_CONTROL	,	V_312
dev_name	,	F_117
bpp	,	V_33
src	,	V_64
DC_DISP_DATA_ENABLE_OPTIONS	,	V_331
tegra_crtc_mode_set_base	,	F_76
CURSOR_SIZE_256x256	,	V_167
CURSOR_SIZE_128x128	,	V_166
"unsupported pixel format %u, using default\n"	,	L_1
container_of	,	F_2
DC_COM_CRC_CONTROL	,	V_274
DC_DISP_V_PULSE3_POSITION_A	,	V_319
DC_DISP_DISP_MEM_HIGH_PRIORITY	,	V_240
offsets	,	V_137
"debugfs setup failed: %d\n"	,	L_10
CURSOR_DST_BLEND_NEG_K1_TIMES_SRC	,	V_180
drm_file	,	V_153
devm_request_irq	,	F_116
IS_ERR	,	F_130
drm_info_node	,	V_251
spin_lock_init	,	F_127
H_POSITION	,	F_18
tegra_dc_show_regs	,	F_89
DC_DISP_DC_PIXEL_COUNT	,	V_358
DC_CMD_WIN_B_INCR_SYNCPT_CNTRL	,	V_261
v_offset	,	V_45
DC_CMD_DISPLAY_COMMAND_OPTION0	,	V_266
"failed to remove RGB output: %d\n"	,	L_23
pixel_format	,	V_133
DC_CMD_WIN_A_INCR_SYNCPT_CNTRL	,	V_258
CONFIG_DEBUG_FS	,	V_388
DC_COM_HSPI_WRITE_DATA_AB	,	V_283
file_priv	,	V_190
height	,	V_81
WIN_A_UPDATE	,	V_115
"nvidia,head"	,	L_14
DC_WINBUF_SURFACE_KIND_BLOCK_HEIGHT	,	F_25
DC_DISP_H_PULSE1_CONTROL	,	V_298
DC_DISP_DISP_MEM_HIGH_PRIORITY_TIMER	,	V_241
node	,	V_252
v_dda	,	V_49
CURSOR_SIZE_32x32	,	V_164
paddr	,	V_136
tegra_output_setup_clock	,	F_70
DC_CMD_REG_ACT_CONTROL	,	V_273
GFP_KERNEL	,	V_141
DC_DISP_DISP_WIN_OPTIONS	,	V_174
DC_CMD_INT_POLARITY	,	V_239
DC_CMD_SIGNAL_RAISE	,	V_268
tegra_dc_window	,	V_42
tegra_dc_writel	,	F_16
drm_minor	,	V_374
src_h	,	V_129
DC_WINBUF_START_ADDR_V_NS	,	V_367
DC_WIN_BUFFER_ADDR_MODE_LINEAR_UV	,	V_91
DC_DISP_SD_FLICKER_CONTROL	,	V_357
device_node	,	V_389
tegra_dc_set_base	,	F_42
tegra_dc_set_timings	,	F_66
DC_DISP_DISP_INTERFACE_CONTROL	,	V_328
rst	,	V_227
src_x	,	V_126
src_w	,	V_128
src_y	,	V_127
drm_framebuffer_unreference	,	F_63
tegra	,	V_383
CURSOR_DST_BLEND_MASK	,	V_177
WIN_COLOR_DEPTH_B8G8R8A8	,	V_11
DC_WINBUF_SURFACE_KIND_PITCH	,	V_85
old_fb	,	V_222
devm_ioremap_resource	,	F_135
seq_file	,	V_249
V_SIZE	,	F_19
uint32_t	,	T_1
DC_CMD_GENERAL_INCR_SYNCPT	,	V_255
regs	,	V_397
h_dda	,	V_48
drm_mode_crtc_set_gamma_size	,	F_112
CURSOR_SRC_BLEND_MASK	,	V_178
max_t	,	F_9
"failed to request IRQ#%u: %d\n"	,	L_11
DC_DISP_CURSOR_BACKGROUND	,	V_340
tegra_dc_finish_page_flip	,	F_52
V_DIRECTION	,	V_108
GENERAL_UPDATE	,	V_147
tegra_dc_page_flip	,	F_56
DC_DISP_M1_CONTROL	,	V_321
CONFIG_ARCH_DMA_ADDR_T_64BIT	,	F_50
READ_MUX	,	V_187
WIN_A_OF_INT	,	V_235
pclk	,	V_213
DC_DISP_SD_CSC_COEFF	,	V_356
DC_CMD_WIN_B_INCR_SYNCPT_ERROR	,	V_262
INIT_LIST_HEAD	,	F_128
DC_DISP_SD_MAN_K_VALUES	,	V_361
hsync_start	,	V_204
DC_DISP_SD_HISTOGRAM	,	F_98
CURSOR_SRC_BLEND_K1_TIMES_SRC	,	V_181
tegra_dc_rgb_remove	,	F_143
kasprintf	,	F_101
platform_get_irq	,	F_136
"hardware doesn't support block linear mode\n"	,	L_2
drm_display_mode	,	V_195
DC_CMD_WIN_C_INCR_SYNCPT_ERROR	,	V_265
DC_WINBUF_START_ADDR_U_NS	,	V_366
drm_crtc_init	,	F_111
WARN	,	F_4
clk_get_rate	,	F_73
tegra_plane_funcs	,	V_144
ops	,	V_401
DC_WIN_DV_CONTROL	,	V_363
DC_WIN_V_INITIAL_DDA	,	V_68
DC_DISP_COLOR_KEY1_LOWER	,	V_337
name	,	T_6
host1x_client_unregister	,	F_142
DC_WIN_BLEND_1WIN	,	V_111
DC_WIN_CSC_KYRGB	,	V_99
drm_crtc_clear	,	F_58
DC_WINBUF_ADDR_H_OFFSET	,	V_77
full	,	V_38
DC_DISP_COLOR_KEY0_UPPER	,	V_336
"failed to get IRQ\n"	,	L_19
to_tegra_plane	,	F_1
syncpt	,	V_226
tegra_dc_add_planes	,	F_38
DC_COM_PIN_OUTPUT_ENABLE	,	F_91
DC_WINBUF_SURFACE_KIND_TILED	,	V_87
DC_DISP_V_PULSE0_POSITION_C	,	V_311
DC_DISP_V_PULSE0_POSITION_B	,	V_310
tegra_dc_rgb_probe	,	F_137
v_ref_to_sync	,	V_198
DC_DISP_V_PULSE0_POSITION_A	,	V_309
WIN_COLOR_DEPTH_YCbCr420P	,	V_19
dev_err	,	F_71
kzalloc	,	F_39
DC_COM_SPI_CONTROL	,	V_281
WIN_COLOR_DEPTH_YCbCr422RA	,	V_28
DC_WIN_BYTE_SWAP	,	V_56
of_device_id	,	V_394
DC_CMD_INT_STATUS	,	V_246
vdisplay	,	V_209
devm_clk_get	,	F_129
DC_DISP_SD_HW_K_VALUES	,	V_360
clk_disable_unprepare	,	F_145
outf	,	V_34
tegra_dc_format	,	F_3
tegra_bo_tiling	,	V_146
DRM_FORMAT_XRGB8888	,	V_10
drm_crtc_vblank_off	,	F_64
window	,	V_43
base	,	V_4
DC_DISP_DC_MCCIF_FIFOCTRL	,	V_348
TEGRA_BO_TILING_MODE_BLOCK	,	V_88
drm_plane_cleanup	,	F_36
WIN_COLOR_DEPTH_YCbCr422P	,	V_21
TEGRA_BO_TILING_MODE_PITCH	,	V_84
WIN_COLOR_DEPTH_YCbCr422R	,	V_26
drm_device	,	V_139
"failed to setup clock for CRTC: %d\n"	,	L_6
DC_DISP_V_PULSE1_POSITION_B	,	V_314
DC_DISP_V_PULSE1_POSITION_A	,	V_313
DC_DISP_V_PULSE1_POSITION_C	,	V_315
DC_WINBUF_AD_UFLOW_STATUS	,	V_371
drm_for_each_legacy_plane	,	F_62
tegra_plane_disable	,	F_33
WIN_COLOR_DEPTH_YUV422RA	,	V_29
V_DDA_INC	,	F_23
tegra_dc_cursor_move	,	F_51
destroy	,	V_191
DC_WIN_BUFFER_ADDR_MODE	,	V_96
DC_WINBUF_START_ADDR_NS	,	V_365
WINDOW_A_SELECT	,	V_53
CURSOR_CLIP_DISPLAY	,	V_159
"failed to get clock\n"	,	L_16
crtc	,	V_119
pitch_align	,	V_387
primary	,	V_186
ENODEV	,	V_218
kfree	,	F_37
flags	,	V_149
DC_DISP_FRONT_PORCH	,	V_211
supports_interlacing	,	V_223
gem	,	V_161
out	,	V_31
DC_WIN_H_INITIAL_DDA	,	V_67
tegra_dc_of_match	,	V_398
drm_crtc_helper_add	,	F_113
DC_WIN_PRESCALED_SIZE	,	V_65
tegra_dc_readl	,	F_34
event	,	V_185
tegra_dc_disable_vblank	,	F_46
clk_prepare_enable	,	F_133
DC_WIN_BUFFER_ADDR_MODE_TILE	,	V_94
debugfs_root	,	V_377
tegra_dc_cursor_set2	,	F_47
drm_send_vblank_event	,	F_53
DRM_FORMAT_YUYV	,	V_16
EINVAL	,	V_95
"missing \"nvidia,head\" property\n"	,	L_15
DC_DISP_SHIFT_CLOCK_OPTIONS	,	V_330
GENERAL_ACT_REQ	,	V_148
width	,	V_156
DC_DISP_DISP_TIMING_OPTIONS	,	V_199
DRM_FORMAT_XBGR8888	,	V_8
DC_CMD_INT_ENABLE	,	V_242
tegra_dc_remove	,	F_140
info_ent	,	V_254
vtotal	,	V_206
CURSOR_SIZE_64x64	,	V_165
compute_dda_inc	,	F_6
tegra_crtc_load_lut	,	F_86
data	,	V_244
"rate: %lu, div: %u\n"	,	L_5
IS_ENABLED	,	F_115
DRM_FORMAT_YUV422	,	V_20
DC_WINBUF_SURFACE_KIND	,	V_90
WIN_B_OF_INT	,	V_237
DRM_FORMAT_YUV420	,	V_18
DC_COM_PIN_PM1_DUTY_CYCLE	,	V_280
h_size	,	V_46
DUMP_REG	,	F_90
DC_COM_PIN_INPUT_DATA	,	F_95
DC_CMD_INT_MASK	,	V_151
H_PRESCALED_SIZE	,	F_22
BYTE_SWAP_SWAP2	,	V_17
int32_t	,	T_4
drm_pending_vblank_event	,	V_192
DC_DISP_DAC_CRT_CTRL	,	V_353
resource	,	V_396
format	,	V_5
VBLANK_INT	,	V_152
PTR_ERR	,	F_131
DC_DISP_MCCIF_DISPLAY0A_HYST	,	V_349
dfixed_const	,	F_10
V_POSITION	,	F_17
DC_DISP_CURSOR_POSITION_NS	,	V_342
DC_COM_PIN_MISC_CONTROL	,	V_276
INTERLACE_ENABLE	,	V_225
DC_DISP_H_PULSE1_POSITION_C	,	V_301
DC_DISP_BLEND_CURSOR_CONTROL	,	V_176
DC_COM_PIN_OUTPUT_DATA	,	F_93
DC_DISP_H_PULSE1_POSITION_D	,	V_302
DC_DISP_M0_CONTROL	,	V_320
kmemdup	,	F_103
V_PRESCALED_SIZE	,	F_21
drm_gem_object_lookup	,	F_48
devm_free_irq	,	F_119
htotal	,	V_207
DC_CMD_SIGNAL_RAISE1	,	V_270
DC_WIN_DDA_INC	,	V_66
DC_CMD_INT_TYPE	,	V_236
DC_CMD_SIGNAL_RAISE2	,	V_271
DC_CMD_SIGNAL_RAISE3	,	V_272
DC_COM_HSPI_WRITE_DATA_CD	,	V_284
DC_CMD_DISPLAY_POWER_CONTROL	,	V_269
addr	,	V_170
"failed to shutdown RGB output: %d\n"	,	L_13
IORESOURCE_MEM	,	V_400
value	,	V_50
DC_COM_PIN_OUTPUT_POLARITY	,	F_92
inf	,	V_35
tegra_dc_setup_window	,	F_15
tegra_fb_is_bottom_up	,	F_29
DC_CMD_WIN_C_INCR_SYNCPT_CNTRL	,	V_264
irqreturn_t	,	T_5
DC_WIN_UV_BUF_STRIDE	,	V_69
TEGRA_BO_TILING_MODE_TILED	,	V_86
tegra_crtc_setup_clk	,	F_67
tegra_crtc_commit	,	F_84
DC_DISP_MCCIF_DISPLAY1A_HYST	,	V_351
min_t	,	F_12
DC_WIN_LINE_STRIDE	,	V_75
DC_COM_PIN_PM0_CONTROL	,	V_277
DC_DISP_H_PULSE1_POSITION_A	,	V_299
DC_DISP_H_PULSE1_POSITION_B	,	V_300
DC_CMD_CONT_SYNCPT_VSYNC	,	V_231
fixed20_12	,	T_3
