//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__unsafe_index_add_mul_sub_18 // -- Begin function triton_poi_fused__unsafe_index_add_mul_sub_18
                                        // @triton_poi_fused__unsafe_index_add_mul_sub_18
.visible .entry triton_poi_fused__unsafe_index_add_mul_sub_18(
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_18_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_18_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_18_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_18_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_18_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_18_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_18_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_18_param_7,
	.param .u32 triton_poi_fused__unsafe_index_add_mul_sub_18_param_8
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<19>;
	.reg .b32 	%r<37>;
	.reg .f32 	%f<25>;
	.reg .b64 	%rd<77>;
	.loc	1 19 0                          // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:19:0

// %bb.0:
	ld.param.u64 	%rd27, [triton_poi_fused__unsafe_index_add_mul_sub_18_param_0];
	ld.param.u64 	%rd28, [triton_poi_fused__unsafe_index_add_mul_sub_18_param_1];
$L__tmp0:
	.loc	1 21 28                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:21:33
	shl.b32 	%r16, %r1, 9;
	ld.param.u64 	%rd29, [triton_poi_fused__unsafe_index_add_mul_sub_18_param_2];
	ld.param.u64 	%rd30, [triton_poi_fused__unsafe_index_add_mul_sub_18_param_3];
	.loc	1 22 36                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:22:36
	mov.u32 	%r17, %tid.x;
	shl.b32 	%r18, %r17, 1;
	ld.param.u64 	%rd31, [triton_poi_fused__unsafe_index_add_mul_sub_18_param_4];
	and.b32  	%r19, %r18, 510;
	ld.param.u64 	%rd32, [triton_poi_fused__unsafe_index_add_mul_sub_18_param_5];
	.loc	1 22 23                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:22:23
	or.b32  	%r20, %r16, %r19;
	ld.param.u64 	%rd33, [triton_poi_fused__unsafe_index_add_mul_sub_18_param_6];
	ld.param.u64 	%rd34, [triton_poi_fused__unsafe_index_add_mul_sub_18_param_7];
	.loc	1 24 21                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:24:21
	shr.s32 	%r22, %r20, 31;
	shr.u32 	%r23, %r22, 28;
	add.s32 	%r24, %r20, %r23;
	shr.s32 	%r25, %r24, 4;
	.loc	1 24 27                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:24:27
	shr.u32 	%r26, %r25, 28;
	add.s32 	%r27, %r25, %r26;
	and.b32  	%r28, %r27, -16;
	sub.s32 	%r29, %r25, %r28;
	.loc	1 25 19                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:25:19
	and.b32  	%r30, %r24, -16;
	sub.s32 	%r31, %r20, %r30;
	.loc	1 26 19                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:26:19
	bfe.s32 	%r32, %r1, 22, 1;
	shr.u32 	%r33, %r32, 24;
	add.s32 	%r34, %r20, %r33;
	shr.s32 	%r35, %r34, 8;
	.loc	1 28 30                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:28:30
	mul.wide.s32 	%rd35, %r29, 8;
	add.s64 	%rd2, %rd28, %rd35;
	mov.pred 	%p1, -1;
	.loc	1 28 35                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:28:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 29 30                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:29:30
	mul.wide.s32 	%rd36, %r31, 8;
	add.s64 	%rd7, %rd29, %rd36;
	.loc	1 29 35                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:29:35
	// begin inline asm
	mov.u64 %rd5, 0x0;
	mov.u64 %rd6, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd5, %rd6 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 30 31                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:30:31
	add.s64 	%rd10, %rd31, %rd36;
	.loc	1 30 36                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:30:36
	// begin inline asm
	mov.u64 %rd8, 0x0;
	mov.u64 %rd9, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd8, %rd9 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 31 31                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:31:31
	mul.wide.s32 	%rd37, %r31, 4;
	add.s64 	%rd11, %rd32, %rd37;
	.loc	1 31 36                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:31:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r2, %r3 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 32 31                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:32:31
	add.s64 	%rd13, %rd33, %rd35;
	.loc	1 32 36                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:32:36
	// begin inline asm
	mov.u64 %rd12, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd12 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd14, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd14 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 33 31                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:33:31
	mul.wide.s32 	%rd38, %r29, 4;
	add.s64 	%rd16, %rd34, %rd38;
	.loc	1 33 36                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:33:36
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd16 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r4;
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd16 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r5;
	.loc	1 37 32                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:37:32
	shr.u64 	%rd39, %rd1, 60;
	and.b64  	%rd40, %rd39, 8;
	add.s64 	%rd41, %rd40, %rd1;
	.loc	1 41 49                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:41:49
	shl.b32 	%r36, %r35, 6;
	.loc	1 41 30                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:41:30
	shl.b64 	%rd42, %rd5, 2;
	add.s64 	%rd43, %rd30, %rd42;
	shr.u64 	%rd44, %rd5, 58;
	and.b64  	%rd45, %rd44, 32;
	add.s64 	%rd46, %rd43, %rd45;
	shl.b64 	%rd47, %rd41, 5;
	add.s64 	%rd48, %rd46, %rd47;
	mul.wide.s32 	%rd49, %r36, 4;
	add.s64 	%rd18, %rd48, %rd49;
	shl.b64 	%rd50, %rd6, 2;
	add.s64 	%rd51, %rd30, %rd50;
	shr.u64 	%rd52, %rd6, 58;
	and.b64  	%rd53, %rd52, 32;
	add.s64 	%rd54, %rd51, %rd53;
	add.s64 	%rd55, %rd54, %rd47;
	add.s64 	%rd19, %rd55, %rd49;
	.loc	1 41 54                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:41:54
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd19 + 0 ];
	// end inline asm
	.loc	1 45 31                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:45:31
	shl.b64 	%rd56, %rd8, 2;
	add.s64 	%rd57, %rd30, %rd56;
	shr.u64 	%rd58, %rd8, 58;
	and.b64  	%rd59, %rd58, 32;
	add.s64 	%rd60, %rd57, %rd59;
	add.s64 	%rd61, %rd60, %rd47;
	add.s64 	%rd20, %rd61, %rd49;
	shl.b64 	%rd62, %rd9, 2;
	add.s64 	%rd63, %rd30, %rd62;
	shr.u64 	%rd64, %rd9, 58;
	and.b64  	%rd65, %rd64, 32;
	add.s64 	%rd66, %rd63, %rd65;
	add.s64 	%rd67, %rd66, %rd47;
	add.s64 	%rd21, %rd67, %rd49;
	.loc	1 45 56                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:45:56
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd20 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 51 35                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:51:35
	shr.u64 	%rd68, %rd12, 60;
	and.b64  	%rd69, %rd68, 8;
	add.s64 	%rd70, %rd69, %rd12;
	.loc	1 52 31                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:52:31
	shl.b64 	%rd71, %rd70, 5;
	add.s64 	%rd72, %rd46, %rd71;
	add.s64 	%rd22, %rd72, %rd49;
	add.s64 	%rd73, %rd54, %rd71;
	add.s64 	%rd23, %rd73, %rd49;
	.loc	1 52 56                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:52:56
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd22 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd23 + 0 ];
	// end inline asm
	.loc	1 53 31                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:53:31
	add.s64 	%rd74, %rd60, %rd71;
	add.s64 	%rd24, %rd74, %rd49;
	add.s64 	%rd75, %rd66, %rd71;
	add.s64 	%rd25, %rd75, %rd49;
	.loc	1 53 57                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:53:57
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd24 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd25 + 0 ];
	// end inline asm
	.loc	1 52 56                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:52:56
	mov.b32 	%f3, %r6;
	mov.b32 	%f4, %r10;
	.loc	1 53 57                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:53:57
	mov.b32 	%f5, %r8;
	mov.b32 	%f6, %r12;
	.loc	1 54 20                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:54:20
	sub.f32 	%f7, %f6, %f4;
	sub.f32 	%f8, %f5, %f3;
	.loc	1 55 20                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:55:20
	mov.b32 	%f9, %r2;
	.loc	1 56 20                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:56:20
	fma.rn.f32 	%f10, %f8, %f9, %f3;
	fma.rn.f32 	%f11, %f7, %f9, %f4;
	.loc	1 52 56                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:52:56
	mov.b32 	%f12, %r7;
	mov.b32 	%f13, %r11;
	.loc	1 53 57                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:53:57
	mov.b32 	%f14, %r9;
	mov.b32 	%f15, %r13;
	.loc	1 54 20                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:54:20
	sub.f32 	%f16, %f15, %f13;
	sub.f32 	%f17, %f14, %f12;
	.loc	1 55 20                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:55:20
	mov.b32 	%f18, %r3;
	.loc	1 56 20                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:56:20
	fma.rn.f32 	%f19, %f17, %f18, %f12;
	fma.rn.f32 	%f20, %f16, %f18, %f13;
	.loc	1 57 20                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:57:20
	sub.f32 	%f21, %f11, %f10;
	sub.f32 	%f22, %f20, %f19;
	.loc	1 59 20                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:59:20
	fma.rn.f32 	%f23, %f21, %f1, %f10;
	fma.rn.f32 	%f24, %f22, %f2, %f19;
	.loc	1 60 28                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:60:28
	mul.wide.s32 	%rd76, %r20, 4;
	add.s64 	%rd26, %rd27, %rd76;
	.loc	1 60 40                         // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:60:40
	mov.b32 	%r14, %f23;
	mov.b32 	%r15, %f24;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd26 + 0 ], { %r14, %r15 };
	// end inline asm
	.loc	1 60 4                          // cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py:60:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/pu/cpu4xxuknjhjyuyj5rkd2s657e2bhigirzmxuioatequgbvc66yr.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 112
.b8 117
.b8 52
.b8 120
.b8 120
.b8 117
.b8 107
.b8 110
.b8 106
.b8 104
.b8 106
.b8 121
.b8 117
.b8 121
.b8 106
.b8 53
.b8 114
.b8 107
.b8 100
.b8 50
.b8 115
.b8 54
.b8 53
.b8 55
.b8 101
.b8 50
.b8 98
.b8 104
.b8 105
.b8 103
.b8 105
.b8 114
.b8 122
.b8 109
.b8 120
.b8 117
.b8 105
.b8 111
.b8 97
.b8 116
.b8 101
.b8 113
.b8 117
.b8 103
.b8 98
.b8 118
.b8 99
.b8 54
.b8 54
.b8 121
.b8 114
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 112
.b8 117
.b8 0
	}
	.section	.debug_macinfo	{	}
