Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jan 15 10:30:33 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-328953745.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-csg325
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videooutsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.191      -39.214                      8                14842        0.053        0.000                      0                14842       -0.259       -1.360                       9                  5034  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
clk50                                             {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_clk200                      {0.000 2.500}        5.000           200.000         
  videooutsoc_crg_pll_fb                          {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_sys                         {0.000 5.000}        10.000          100.000         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_sys4x                       {0.000 1.250}        2.500           400.000         
  videooutsoc_crg_pll_sys4x_dqs                   {0.625 1.875}        2.500           400.000         
pix_clk                                           {0.000 5.000}        10.000          100.000         
sys_clk                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk50                                                                                                                                                                                               7.000        0.000                       0                     1  
  videooutsoc_crg_pll_clk200                            1.380        0.000                      0                   14        0.159        0.000                      0                   14        0.264        0.000                       0                    10  
  videooutsoc_crg_pll_fb                                                                                                                                                                           18.751        0.000                       0                     2  
  videooutsoc_crg_pll_sys                                                                                                                                                                           3.000        0.000                       0                     4  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    5.074        0.000                       0                     2  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.259       -1.360                       9                    10  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videooutsoc_crg_pll_sys4x                                                                                                                                                                         0.908        0.000                       0                   127  
  videooutsoc_crg_pll_sys4x_dqs                                                                                                                                                                     0.908        0.000                       0                     6  
pix_clk                                                 2.805        0.000                      0                 1449        0.073        0.000                      0                 1449        3.870        0.000                       0                   843  
sys_clk                                                 0.214        0.000                      0                13371        0.053        0.000                      0                13371        2.501        0.000                       0                  4027  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pix_clk                                       hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1       -5.191      -39.214                      8                    8        1.709        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_clk200
  To Clock:  videooutsoc_crg_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.577ns  (logic 0.433ns (75.008%)  route 0.144ns (24.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X2Y79          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDPE (Prop_fdpe_C_Q)         0.433     5.901 r  FDPE_2/Q
                         net (fo=1, routed)           0.144     6.045    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X2Y79          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     3.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     4.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     4.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     5.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306     7.156    clk200_clk
    SLICE_X2Y79          FDPE                                         r  FDPE_3/C
                         clock pessimism              0.312     7.468    
                         clock uncertainty           -0.039     7.429    
    SLICE_X2Y79          FDPE (Setup_fdpe_C_D)       -0.004     7.425    FDPE_3
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.590ns (41.050%)  route 0.847ns (58.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.562     6.377    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.242     6.619 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.286     6.905    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X1Y79          FDSE (Setup_fdse_C_CE)      -0.168    10.261    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.590ns (41.050%)  route 0.847ns (58.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.562     6.377    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.242     6.619 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.286     6.905    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X1Y79          FDSE (Setup_fdse_C_CE)      -0.168    10.261    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.590ns (41.050%)  route 0.847ns (58.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.562     6.377    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.242     6.619 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.286     6.905    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X1Y79          FDSE (Setup_fdse_C_CE)      -0.168    10.261    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.590ns (41.050%)  route 0.847ns (58.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.562     6.377    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.242     6.619 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.286     6.905    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X1Y79          FDSE (Setup_fdse_C_CE)      -0.168    10.261    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.600ns (41.181%)  route 0.857ns (58.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.857     6.673    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y79          LUT2 (Prop_lut2_I1_O)        0.252     6.925 r  videooutsoc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.925    videooutsoc_crg_reset_counter[1]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X1Y79          FDSE (Setup_fdse_C_D)        0.069    10.498    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.498    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.590ns (42.361%)  route 0.803ns (57.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.803     6.619    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.242     6.861 r  videooutsoc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.861    videooutsoc_crg_reset_counter[2]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X1Y79          FDSE (Setup_fdse_C_D)        0.032    10.461    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.461    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.611ns (43.217%)  route 0.803ns (56.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.803     6.619    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.263     6.882 r  videooutsoc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     6.882    videooutsoc_crg_reset_counter[3]_i_2_n_0
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X1Y79          FDSE (Setup_fdse_C_D)        0.069    10.498    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.498    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.398ns (49.126%)  route 0.412ns (50.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X2Y79          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDPE (Prop_fdpe_C_Q)         0.398     5.866 r  FDPE_3/Q
                         net (fo=5, routed)           0.412     6.278    clk200_rst
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.287    10.443    
                         clock uncertainty           -0.039    10.404    
    SLICE_X1Y79          FDSE (Setup_fdse_C_S)       -0.479     9.925    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.398ns (49.126%)  route 0.412ns (50.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X2Y79          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDPE (Prop_fdpe_C_Q)         0.398     5.866 r  FDPE_3/Q
                         net (fo=5, routed)           0.412     6.278    clk200_rst
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.287    10.443    
                         clock uncertainty           -0.039    10.404    
    SLICE_X1Y79          FDSE (Setup_fdse_C_S)       -0.479     9.925    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  3.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X2Y79          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDPE (Prop_fdpe_C_Q)         0.164     2.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.055     2.055    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X2Y79          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X2Y79          FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.548     1.836    
    SLICE_X2Y79          FDPE (Hold_fdpe_C_D)         0.060     1.896    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.822%)  route 0.125ns (40.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.141     1.977 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.125     2.102    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.045     2.147 r  videooutsoc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.147    videooutsoc_crg_ic_reset_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  videooutsoc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X0Y79          FDRE                                         r  videooutsoc_crg_ic_reset_reg/C
                         clock pessimism             -0.535     1.849    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.091     1.940    videooutsoc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.336%)  route 0.188ns (50.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.141     1.977 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.188     2.165    videooutsoc_crg_reset_counter[0]
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.042     2.207 r  videooutsoc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.207    videooutsoc_crg_reset_counter[1]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X1Y79          FDSE (Hold_fdse_C_D)         0.107     1.943    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.184ns (49.208%)  route 0.190ns (50.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.141     1.977 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.167    videooutsoc_crg_reset_counter[0]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.043     2.210 r  videooutsoc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.210    videooutsoc_crg_reset_counter[3]_i_2_n_0
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X1Y79          FDSE (Hold_fdse_C_D)         0.107     1.943    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.743%)  route 0.188ns (50.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.141     1.977 f  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.188     2.165    videooutsoc_crg_reset_counter[0]
    SLICE_X1Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.210 r  videooutsoc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.210    videooutsoc_crg_reset_counter0[0]
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X1Y79          FDSE (Hold_fdse_C_D)         0.091     1.927    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.478%)  route 0.190ns (50.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.141     1.977 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.167    videooutsoc_crg_reset_counter[0]
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.045     2.212 r  videooutsoc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.212    videooutsoc_crg_reset_counter[2]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X1Y79          FDSE (Hold_fdse_C_D)         0.092     1.928    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.518%)  route 0.170ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X2Y79          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDPE (Prop_fdpe_C_Q)         0.148     1.984 r  FDPE_3/Q
                         net (fo=5, routed)           0.170     2.154    clk200_rst
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X1Y79          FDSE (Hold_fdse_C_S)        -0.071     1.779    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.518%)  route 0.170ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X2Y79          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDPE (Prop_fdpe_C_Q)         0.148     1.984 r  FDPE_3/Q
                         net (fo=5, routed)           0.170     2.154    clk200_rst
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X1Y79          FDSE (Hold_fdse_C_S)        -0.071     1.779    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.518%)  route 0.170ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X2Y79          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDPE (Prop_fdpe_C_Q)         0.148     1.984 r  FDPE_3/Q
                         net (fo=5, routed)           0.170     2.154    clk200_rst
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X1Y79          FDSE (Hold_fdse_C_S)        -0.071     1.779    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.518%)  route 0.170ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X2Y79          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDPE (Prop_fdpe_C_Q)         0.148     1.984 r  FDPE_3/Q
                         net (fo=5, routed)           0.170     2.154    clk200_rst
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X1Y79          FDSE (Hold_fdse_C_S)        -0.071     1.779    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3    BUFG_2/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X2Y79      FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X2Y79      FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y79      videooutsoc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y79      videooutsoc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y79      videooutsoc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y79      videooutsoc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y79      videooutsoc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X2Y79      FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X2Y79      FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      videooutsoc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      videooutsoc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      videooutsoc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      videooutsoc_crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      videooutsoc_crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X2Y79      FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X2Y79      FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      videooutsoc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X2Y79      FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X2Y79      FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      videooutsoc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      videooutsoc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      videooutsoc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      videooutsoc_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      videooutsoc_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X2Y79      FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X2Y79      FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      videooutsoc_crg_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_fb
  To Clock:  videooutsoc_crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys
  To Clock:  videooutsoc_crg_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    BUFG/I
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y6    BUFG_1/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         6.667       5.074      BUFGCTRL_X0Y1    BUFG_5/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.259ns,  Total Violation       -1.360ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.333       -0.259     BUFGCTRL_X0Y4    BUFG_6/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y22     OSERDESE2_65/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y21     OSERDESE2_66/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y16     OSERDESE2_67/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y15     OSERDESE2_68/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y10     OSERDESE2_69/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y9      OSERDESE2_70/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y4      OSERDESE2_71/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y3      OSERDESE2_72/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys4x
  To Clock:  videooutsoc_crg_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y2   BUFG_3/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y77    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys4x_dqs
  To Clock:  videooutsoc_crg_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y5   BUFG_4/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y94    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y82    OSERDESE2_28/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y58    OSERDESE2_30/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y70    OSERDESE2_32/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 1.292ns (18.845%)  route 5.564ns (81.155%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 11.289 - 10.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.351     1.351    pix_clk
    SLICE_X39Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.348     1.699 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.822     2.521    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X38Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.777 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.361     3.138    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X37Y61         LUT6 (Prop_lut6_I2_O)        0.268     3.406 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.547     3.953    storage_11_reg_0_i_87_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.105     4.058 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.387     4.445    storage_11_reg_0_i_84_n_0
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.105     4.550 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.381     4.931    storage_11_reg_0_i_82_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.105     5.036 f  storage_14_reg_i_26/O
                         net (fo=21, routed)          1.283     6.319    storage_14_reg_i_26_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.105     6.424 r  storage_14_reg_i_5/O
                         net (fo=1, routed)           1.783     8.207    litedramport1_rdata_payload_data[13]
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.289    11.289    pix_clk
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism              0.000    11.289    
                         clock uncertainty           -0.063    11.226    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.214    11.012    storage_14_reg
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 1.502ns (22.849%)  route 5.072ns (77.151%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.351     1.351    pix_clk
    SLICE_X39Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.348     1.699 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.822     2.521    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X38Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.777 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.361     3.138    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X37Y61         LUT6 (Prop_lut6_I2_O)        0.268     3.406 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.547     3.953    storage_11_reg_0_i_87_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.105     4.058 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.387     4.445    storage_11_reg_0_i_84_n_0
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.105     4.550 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.379     4.929    storage_11_reg_0_i_82_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I3_O)        0.105     5.034 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.822     5.856    storage_11_reg_0_i_79_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.105     5.961 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.457     6.419    storage_11_reg_0_i_1_n_0
    SLICE_X13Y62         LUT2 (Prop_lut2_I1_O)        0.105     6.524 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.386     6.910    storage_11_reg_0_i_80_n_0
    SLICE_X12Y63         LUT3 (Prop_lut3_I0_O)        0.105     7.015 r  storage_11_reg_0_i_4/O
                         net (fo=5, routed)           0.910     7.925    rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X0Y10         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.281    11.281    pix_clk
    RAMB36_X0Y10         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.007    11.288    
                         clock uncertainty           -0.063    11.225    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490    10.735    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 1.292ns (19.052%)  route 5.489ns (80.948%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 11.289 - 10.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.351     1.351    pix_clk
    SLICE_X39Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.348     1.699 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.822     2.521    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X38Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.777 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.361     3.138    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X37Y61         LUT6 (Prop_lut6_I2_O)        0.268     3.406 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.547     3.953    storage_11_reg_0_i_87_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.105     4.058 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.387     4.445    storage_11_reg_0_i_84_n_0
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.105     4.550 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.381     4.931    storage_11_reg_0_i_82_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.105     5.036 f  storage_14_reg_i_26/O
                         net (fo=21, routed)          1.119     6.155    storage_14_reg_i_26_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I5_O)        0.105     6.260 r  storage_14_reg_i_14/O
                         net (fo=1, routed)           1.873     8.133    litedramport1_rdata_payload_data[4]
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.289    11.289    pix_clk
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism              0.000    11.289    
                         clock uncertainty           -0.063    11.226    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.214    11.012    storage_14_reg
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 1.502ns (23.147%)  route 4.987ns (76.853%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.280 - 10.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.351     1.351    pix_clk
    SLICE_X39Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.348     1.699 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.822     2.521    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X38Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.777 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.361     3.138    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X37Y61         LUT6 (Prop_lut6_I2_O)        0.268     3.406 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.547     3.953    storage_11_reg_0_i_87_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.105     4.058 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.387     4.445    storage_11_reg_0_i_84_n_0
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.105     4.550 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.379     4.929    storage_11_reg_0_i_82_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I3_O)        0.105     5.034 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.822     5.856    storage_11_reg_0_i_79_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.105     5.961 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.457     6.419    storage_11_reg_0_i_1_n_0
    SLICE_X13Y62         LUT2 (Prop_lut2_I1_O)        0.105     6.524 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.386     6.910    storage_11_reg_0_i_80_n_0
    SLICE_X12Y63         LUT3 (Prop_lut3_I0_O)        0.105     7.015 r  storage_11_reg_0_i_4/O
                         net (fo=5, routed)           0.825     7.840    rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X0Y11         RAMB36E1                                     r  storage_11_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.280    11.280    pix_clk
    RAMB36_X0Y11         RAMB36E1                                     r  storage_11_reg_1/CLKARDCLK
                         clock pessimism              0.007    11.287    
                         clock uncertainty           -0.063    11.224    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490    10.734    storage_11_reg_1
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 1.292ns (19.098%)  route 5.473ns (80.902%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 11.289 - 10.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.351     1.351    pix_clk
    SLICE_X39Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.348     1.699 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.822     2.521    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X38Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.777 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.361     3.138    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X37Y61         LUT6 (Prop_lut6_I2_O)        0.268     3.406 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.547     3.953    storage_11_reg_0_i_87_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.105     4.058 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.387     4.445    storage_11_reg_0_i_84_n_0
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.105     4.550 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.381     4.931    storage_11_reg_0_i_82_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.105     5.036 f  storage_14_reg_i_26/O
                         net (fo=21, routed)          1.228     6.265    storage_14_reg_i_26_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I5_O)        0.105     6.370 r  storage_14_reg_i_16/O
                         net (fo=1, routed)           1.747     8.117    litedramport1_rdata_payload_data[2]
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.289    11.289    pix_clk
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism              0.000    11.289    
                         clock uncertainty           -0.063    11.226    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.214    11.012    storage_14_reg
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 1.292ns (19.101%)  route 5.472ns (80.899%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 11.289 - 10.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.351     1.351    pix_clk
    SLICE_X39Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.348     1.699 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.822     2.521    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X38Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.777 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.361     3.138    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X37Y61         LUT6 (Prop_lut6_I2_O)        0.268     3.406 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.547     3.953    storage_11_reg_0_i_87_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.105     4.058 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.387     4.445    storage_11_reg_0_i_84_n_0
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.105     4.550 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.381     4.931    storage_11_reg_0_i_82_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.105     5.036 f  storage_14_reg_i_26/O
                         net (fo=21, routed)          1.226     6.262    storage_14_reg_i_26_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I5_O)        0.105     6.367 r  storage_14_reg_i_6/O
                         net (fo=1, routed)           1.748     8.115    litedramport1_rdata_payload_data[12]
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.289    11.289    pix_clk
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism              0.000    11.289    
                         clock uncertainty           -0.063    11.226    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[12])
                                                     -0.214    11.012    storage_14_reg
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 1.502ns (23.266%)  route 4.954ns (76.734%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.351     1.351    pix_clk
    SLICE_X39Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.348     1.699 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.822     2.521    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X38Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.777 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.361     3.138    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X37Y61         LUT6 (Prop_lut6_I2_O)        0.268     3.406 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.547     3.953    storage_11_reg_0_i_87_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.105     4.058 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.387     4.445    storage_11_reg_0_i_84_n_0
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.105     4.550 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.379     4.929    storage_11_reg_0_i_82_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I3_O)        0.105     5.034 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.822     5.856    storage_11_reg_0_i_79_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.105     5.961 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.457     6.419    storage_11_reg_0_i_1_n_0
    SLICE_X13Y62         LUT2 (Prop_lut2_I1_O)        0.105     6.524 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.312     6.836    storage_11_reg_0_i_80_n_0
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.105     6.941 r  storage_11_reg_0_i_3/O
                         net (fo=5, routed)           0.866     7.807    rdata_fifo_graycounter1_q_next_binary[2]
    RAMB36_X0Y10         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.281    11.281    pix_clk
    RAMB36_X0Y10         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.007    11.288    
                         clock uncertainty           -0.063    11.225    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    10.735    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 1.292ns (19.296%)  route 5.404ns (80.704%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 11.289 - 10.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.351     1.351    pix_clk
    SLICE_X39Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.348     1.699 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.822     2.521    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X38Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.777 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.361     3.138    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X37Y61         LUT6 (Prop_lut6_I2_O)        0.268     3.406 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.547     3.953    storage_11_reg_0_i_87_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.105     4.058 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.387     4.445    storage_11_reg_0_i_84_n_0
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.105     4.550 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.381     4.931    storage_11_reg_0_i_82_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.105     5.036 f  storage_14_reg_i_26/O
                         net (fo=21, routed)          1.000     6.036    storage_14_reg_i_26_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I5_O)        0.105     6.141 r  storage_14_reg_i_3/O
                         net (fo=1, routed)           1.906     8.047    litedramport1_rdata_payload_data[15]
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.289    11.289    pix_clk
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism              0.000    11.289    
                         clock uncertainty           -0.063    11.226    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[15])
                                                     -0.214    11.012    storage_14_reg
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 1.502ns (23.426%)  route 4.910ns (76.574%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.351     1.351    pix_clk
    SLICE_X39Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.348     1.699 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.822     2.521    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X38Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.777 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.361     3.138    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X37Y61         LUT6 (Prop_lut6_I2_O)        0.268     3.406 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.547     3.953    storage_11_reg_0_i_87_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.105     4.058 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.387     4.445    storage_11_reg_0_i_84_n_0
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.105     4.550 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.379     4.929    storage_11_reg_0_i_82_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I3_O)        0.105     5.034 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.822     5.856    storage_11_reg_0_i_79_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.105     5.961 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.457     6.419    storage_11_reg_0_i_1_n_0
    SLICE_X13Y62         LUT2 (Prop_lut2_I1_O)        0.105     6.524 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.286     6.810    storage_11_reg_0_i_80_n_0
    SLICE_X14Y62         LUT2 (Prop_lut2_I1_O)        0.105     6.915 r  storage_11_reg_0_i_5/O
                         net (fo=5, routed)           0.848     7.763    storage_11_reg_0_i_5_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.281    11.281    pix_clk
    RAMB36_X0Y10         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.007    11.288    
                         clock uncertainty           -0.063    11.225    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490    10.735    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 1.502ns (23.457%)  route 4.901ns (76.543%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.351     1.351    pix_clk
    SLICE_X39Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.348     1.699 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.822     2.521    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X38Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.777 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.361     3.138    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X37Y61         LUT6 (Prop_lut6_I2_O)        0.268     3.406 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.547     3.953    storage_11_reg_0_i_87_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.105     4.058 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.387     4.445    storage_11_reg_0_i_84_n_0
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.105     4.550 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.379     4.929    storage_11_reg_0_i_82_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I3_O)        0.105     5.034 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.822     5.856    storage_11_reg_0_i_79_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.105     5.961 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.457     6.419    storage_11_reg_0_i_1_n_0
    SLICE_X13Y62         LUT2 (Prop_lut2_I1_O)        0.105     6.524 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.386     6.910    storage_11_reg_0_i_80_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.105     7.015 r  storage_11_reg_0_i_2/O
                         net (fo=5, routed)           0.739     7.754    rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X0Y10         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.281    11.281    pix_clk
    RAMB36_X0Y10         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.007    11.288    
                         clock uncertainty           -0.063    11.225    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    10.735    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                  2.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_12_reg_0_3_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.799%)  route 0.276ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.559     0.559    pix_clk
    SLICE_X40Y61         FDRE                                         r  cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.276     0.976    storage_12_reg_0_3_6_11/ADDRD1
    SLICE_X38Y61         RAMD32                                       r  storage_12_reg_0_3_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.827     0.827    storage_12_reg_0_3_6_11/WCLK
    SLICE_X38Y61         RAMD32                                       r  storage_12_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X38Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.903    storage_12_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_12_reg_0_3_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.799%)  route 0.276ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.559     0.559    pix_clk
    SLICE_X40Y61         FDRE                                         r  cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.276     0.976    storage_12_reg_0_3_6_11/ADDRD1
    SLICE_X38Y61         RAMD32                                       r  storage_12_reg_0_3_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.827     0.827    storage_12_reg_0_3_6_11/WCLK
    SLICE_X38Y61         RAMD32                                       r  storage_12_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X38Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.903    storage_12_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_12_reg_0_3_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.799%)  route 0.276ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.559     0.559    pix_clk
    SLICE_X40Y61         FDRE                                         r  cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.276     0.976    storage_12_reg_0_3_6_11/ADDRD1
    SLICE_X38Y61         RAMD32                                       r  storage_12_reg_0_3_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.827     0.827    storage_12_reg_0_3_6_11/WCLK
    SLICE_X38Y61         RAMD32                                       r  storage_12_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X38Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.903    storage_12_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_12_reg_0_3_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.799%)  route 0.276ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.559     0.559    pix_clk
    SLICE_X40Y61         FDRE                                         r  cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.276     0.976    storage_12_reg_0_3_6_11/ADDRD1
    SLICE_X38Y61         RAMD32                                       r  storage_12_reg_0_3_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.827     0.827    storage_12_reg_0_3_6_11/WCLK
    SLICE_X38Y61         RAMD32                                       r  storage_12_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X38Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.903    storage_12_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_12_reg_0_3_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.799%)  route 0.276ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.559     0.559    pix_clk
    SLICE_X40Y61         FDRE                                         r  cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.276     0.976    storage_12_reg_0_3_6_11/ADDRD1
    SLICE_X38Y61         RAMD32                                       r  storage_12_reg_0_3_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.827     0.827    storage_12_reg_0_3_6_11/WCLK
    SLICE_X38Y61         RAMD32                                       r  storage_12_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X38Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.903    storage_12_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_12_reg_0_3_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.799%)  route 0.276ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.559     0.559    pix_clk
    SLICE_X40Y61         FDRE                                         r  cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.276     0.976    storage_12_reg_0_3_6_11/ADDRD1
    SLICE_X38Y61         RAMD32                                       r  storage_12_reg_0_3_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.827     0.827    storage_12_reg_0_3_6_11/WCLK
    SLICE_X38Y61         RAMD32                                       r  storage_12_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X38Y61         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.903    storage_12_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_12_reg_0_3_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.799%)  route 0.276ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.559     0.559    pix_clk
    SLICE_X40Y61         FDRE                                         r  cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.276     0.976    storage_12_reg_0_3_6_11/ADDRD1
    SLICE_X38Y61         RAMS32                                       r  storage_12_reg_0_3_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.827     0.827    storage_12_reg_0_3_6_11/WCLK
    SLICE_X38Y61         RAMS32                                       r  storage_12_reg_0_3_6_11/RAMD/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X38Y61         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.903    storage_12_reg_0_3_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_12_reg_0_3_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.799%)  route 0.276ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.559     0.559    pix_clk
    SLICE_X40Y61         FDRE                                         r  cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.276     0.976    storage_12_reg_0_3_6_11/ADDRD1
    SLICE_X38Y61         RAMS32                                       r  storage_12_reg_0_3_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.827     0.827    storage_12_reg_0_3_6_11/WCLK
    SLICE_X38Y61         RAMS32                                       r  storage_12_reg_0_3_6_11/RAMD_D1/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X38Y61         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.903    storage_12_reg_0_3_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.553%)  route 0.279ns (66.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.585     0.585    pix_clk
    SLICE_X62Y28         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.279     1.005    storage_16_reg_0_3_6_7/ADDRD0
    SLICE_X60Y29         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.853     0.853    storage_16_reg_0_3_6_7/WCLK
    SLICE_X60Y29         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.619    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.929    storage_16_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.553%)  route 0.279ns (66.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.585     0.585    pix_clk
    SLICE_X62Y28         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.279     1.005    storage_16_reg_0_3_6_7/ADDRD0
    SLICE_X60Y29         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.853     0.853    storage_16_reg_0_3_6_7/WCLK
    SLICE_X60Y29         RAMD32                                       r  storage_16_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.619    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.929    storage_16_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y10  storage_14_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y11  storage_11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y12  storage_11_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y10  storage_11_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y10  storage_14_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y13  storage_11_reg_0/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y22  OSERDESE2_65/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y21  OSERDESE2_66/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y16  OSERDESE2_67/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y15  OSERDESE2_68/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y60  storage_12_reg_0_3_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y60  storage_12_reg_0_3_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y60  storage_12_reg_0_3_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y60  storage_12_reg_0_3_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y60  storage_12_reg_0_3_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y60  storage_12_reg_0_3_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y60  storage_12_reg_0_3_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y60  storage_12_reg_0_3_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y56  storage_10_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y56  storage_10_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y26  storage_15_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y26  storage_15_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y26  storage_15_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y26  storage_15_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y26  storage_15_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y26  storage_15_reg_0_3_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y26  storage_15_reg_0_3_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X56Y26  storage_15_reg_0_3_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y24  storage_17_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y24  storage_17_reg_0_3_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 0.398ns (4.388%)  route 8.672ns (95.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 11.314 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2817, routed)        8.672    10.511    sys_rst
    SLICE_X6Y59          FDRE                                         r  videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4028, routed)        1.314    11.314    sys_clk
    SLICE_X6Y59          FDRE                                         r  videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[49]/C
                         clock pessimism              0.000    11.314    
                         clock uncertainty           -0.039    11.275    
    SLICE_X6Y59          FDRE (Setup_fdre_C_R)       -0.550    10.725    videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[49]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 0.398ns (4.388%)  route 8.672ns (95.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 11.314 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2817, routed)        8.672    10.511    sys_rst
    SLICE_X6Y59          FDRE                                         r  videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4028, routed)        1.314    11.314    sys_clk
    SLICE_X6Y59          FDRE                                         r  videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[50]/C
                         clock pessimism              0.000    11.314    
                         clock uncertainty           -0.039    11.275    
    SLICE_X6Y59          FDRE (Setup_fdre_C_R)       -0.550    10.725    videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[50]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 0.398ns (4.388%)  route 8.672ns (95.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 11.314 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2817, routed)        8.672    10.511    sys_rst
    SLICE_X6Y59          FDRE                                         r  videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4028, routed)        1.314    11.314    sys_clk
    SLICE_X6Y59          FDRE                                         r  videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[51]/C
                         clock pessimism              0.000    11.314    
                         clock uncertainty           -0.039    11.275    
    SLICE_X6Y59          FDRE (Setup_fdre_C_R)       -0.550    10.725    videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[51]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 0.398ns (4.388%)  route 8.672ns (95.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 11.314 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2817, routed)        8.672    10.511    sys_rst
    SLICE_X6Y59          FDRE                                         r  videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4028, routed)        1.314    11.314    sys_clk
    SLICE_X6Y59          FDRE                                         r  videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[53]/C
                         clock pessimism              0.000    11.314    
                         clock uncertainty           -0.039    11.275    
    SLICE_X6Y59          FDRE (Setup_fdre_C_R)       -0.550    10.725    videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[53]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 0.398ns (4.388%)  route 8.672ns (95.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 11.314 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2817, routed)        8.672    10.511    sys_rst
    SLICE_X6Y59          FDRE                                         r  videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4028, routed)        1.314    11.314    sys_clk
    SLICE_X6Y59          FDRE                                         r  videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[54]/C
                         clock pessimism              0.000    11.314    
                         clock uncertainty           -0.039    11.275    
    SLICE_X6Y59          FDRE (Setup_fdre_C_R)       -0.550    10.725    videooutsoc_sdram_phaseinjector2_wrdata_storage_full_reg[54]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_sdram_phaseinjector1_address_storage_full_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.134ns  (logic 0.398ns (4.357%)  route 8.736ns (95.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 11.313 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2817, routed)        8.736    10.575    sys_rst
    SLICE_X0Y61          FDRE                                         r  videooutsoc_sdram_phaseinjector1_address_storage_full_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4028, routed)        1.313    11.313    sys_clk
    SLICE_X0Y61          FDRE                                         r  videooutsoc_sdram_phaseinjector1_address_storage_full_reg[11]/C
                         clock pessimism              0.000    11.313    
                         clock uncertainty           -0.039    11.274    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.479    10.795    videooutsoc_sdram_phaseinjector1_address_storage_full_reg[11]
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_sdram_phaseinjector1_address_storage_full_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.134ns  (logic 0.398ns (4.357%)  route 8.736ns (95.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 11.313 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2817, routed)        8.736    10.575    sys_rst
    SLICE_X0Y61          FDRE                                         r  videooutsoc_sdram_phaseinjector1_address_storage_full_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4028, routed)        1.313    11.313    sys_clk
    SLICE_X0Y61          FDRE                                         r  videooutsoc_sdram_phaseinjector1_address_storage_full_reg[13]/C
                         clock pessimism              0.000    11.313    
                         clock uncertainty           -0.039    11.274    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.479    10.795    videooutsoc_sdram_phaseinjector1_address_storage_full_reg[13]
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_sdram_phaseinjector1_address_storage_full_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.134ns  (logic 0.398ns (4.357%)  route 8.736ns (95.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 11.313 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2817, routed)        8.736    10.575    sys_rst
    SLICE_X0Y61          FDRE                                         r  videooutsoc_sdram_phaseinjector1_address_storage_full_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4028, routed)        1.313    11.313    sys_clk
    SLICE_X0Y61          FDRE                                         r  videooutsoc_sdram_phaseinjector1_address_storage_full_reg[8]/C
                         clock pessimism              0.000    11.313    
                         clock uncertainty           -0.039    11.274    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.479    10.795    videooutsoc_sdram_phaseinjector1_address_storage_full_reg[8]
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_sdram_phaseinjector1_address_storage_full_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.134ns  (logic 0.398ns (4.357%)  route 8.736ns (95.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 11.313 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2817, routed)        8.736    10.575    sys_rst
    SLICE_X0Y61          FDRE                                         r  videooutsoc_sdram_phaseinjector1_address_storage_full_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4028, routed)        1.313    11.313    sys_clk
    SLICE_X0Y61          FDRE                                         r  videooutsoc_sdram_phaseinjector1_address_storage_full_reg[9]/C
                         clock pessimism              0.000    11.313    
                         clock uncertainty           -0.039    11.274    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.479    10.795    videooutsoc_sdram_phaseinjector1_address_storage_full_reg[9]
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_sdram_phaseinjector0_status_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 0.398ns (4.359%)  route 8.732ns (95.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 11.313 - 10.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     1.839 r  FDPE_1/Q
                         net (fo=2817, routed)        8.732    10.571    sys_rst
    SLICE_X1Y61          FDRE                                         r  videooutsoc_sdram_phaseinjector0_status_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4028, routed)        1.313    11.313    sys_clk
    SLICE_X1Y61          FDRE                                         r  videooutsoc_sdram_phaseinjector0_status_reg[18]/C
                         clock pessimism              0.000    11.313    
                         clock uncertainty           -0.039    11.274    
    SLICE_X1Y61          FDRE (Setup_fdre_C_R)       -0.479    10.795    videooutsoc_sdram_phaseinjector0_status_reg[18]
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  0.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.281%)  route 0.283ns (66.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.555     0.555    lm32_cpu/load_store_unit/dcache/out
    SLICE_X33Y82         FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[29]/Q
                         net (fo=2, routed)           0.283     0.978    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[25]
    RAMB18_X0Y33         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.863     0.863    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X0Y33         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.629    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.925    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.675%)  route 0.291ns (67.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.554     0.554    lm32_cpu/load_store_unit/dcache/out
    SLICE_X28Y81         FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[17]/Q
                         net (fo=2, routed)           0.291     0.985    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[13]
    RAMB18_X0Y33         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.863     0.863    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X0Y33         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.629    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.296     0.925    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.200%)  route 0.297ns (67.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.554     0.554    lm32_cpu/load_store_unit/dcache/out
    SLICE_X31Y81         FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/Q
                         net (fo=2, routed)           0.297     0.992    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[16]
    RAMB18_X0Y33         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.863     0.863    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X0Y33         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.629    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296     0.925    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 videooutsoc_sdram_bankmachine2_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.999%)  route 0.262ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  videooutsoc_sdram_bankmachine2_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  videooutsoc_sdram_bankmachine2_produce_reg[1]/Q
                         net (fo=34, routed)          0.262     0.964    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X34Y50         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.829     0.829    storage_4_reg_0_7_18_21/WCLK
    SLICE_X34Y50         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.883    storage_4_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 videooutsoc_sdram_bankmachine2_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.999%)  route 0.262ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  videooutsoc_sdram_bankmachine2_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  videooutsoc_sdram_bankmachine2_produce_reg[1]/Q
                         net (fo=34, routed)          0.262     0.964    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X34Y50         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.829     0.829    storage_4_reg_0_7_18_21/WCLK
    SLICE_X34Y50         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMA_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.883    storage_4_reg_0_7_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 videooutsoc_sdram_bankmachine2_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.999%)  route 0.262ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  videooutsoc_sdram_bankmachine2_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  videooutsoc_sdram_bankmachine2_produce_reg[1]/Q
                         net (fo=34, routed)          0.262     0.964    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X34Y50         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.829     0.829    storage_4_reg_0_7_18_21/WCLK
    SLICE_X34Y50         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMB/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.883    storage_4_reg_0_7_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 videooutsoc_sdram_bankmachine2_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.999%)  route 0.262ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  videooutsoc_sdram_bankmachine2_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  videooutsoc_sdram_bankmachine2_produce_reg[1]/Q
                         net (fo=34, routed)          0.262     0.964    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X34Y50         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.829     0.829    storage_4_reg_0_7_18_21/WCLK
    SLICE_X34Y50         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMB_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.883    storage_4_reg_0_7_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 videooutsoc_sdram_bankmachine2_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.999%)  route 0.262ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  videooutsoc_sdram_bankmachine2_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  videooutsoc_sdram_bankmachine2_produce_reg[1]/Q
                         net (fo=34, routed)          0.262     0.964    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X34Y50         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.829     0.829    storage_4_reg_0_7_18_21/WCLK
    SLICE_X34Y50         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMC/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.883    storage_4_reg_0_7_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 videooutsoc_sdram_bankmachine2_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.999%)  route 0.262ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  videooutsoc_sdram_bankmachine2_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  videooutsoc_sdram_bankmachine2_produce_reg[1]/Q
                         net (fo=34, routed)          0.262     0.964    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X34Y50         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.829     0.829    storage_4_reg_0_7_18_21/WCLK
    SLICE_X34Y50         RAMD32                                       r  storage_4_reg_0_7_18_21/RAMC_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.883    storage_4_reg_0_7_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 videooutsoc_sdram_bankmachine2_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_21/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.999%)  route 0.262ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.561     0.561    sys_clk
    SLICE_X35Y50         FDRE                                         r  videooutsoc_sdram_bankmachine2_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  videooutsoc_sdram_bankmachine2_produce_reg[1]/Q
                         net (fo=34, routed)          0.262     0.964    storage_4_reg_0_7_18_21/ADDRD1
    SLICE_X34Y50         RAMS32                                       r  storage_4_reg_0_7_18_21/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4028, routed)        0.829     0.829    storage_4_reg_0_7_18_21/WCLK
    SLICE_X34Y50         RAMS32                                       r  storage_4_reg_0_7_18_21/RAMD/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y50         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.883    storage_4_reg_0_7_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Min Period        n/a     XADC/DCLK        n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK      n/a            3.272         10.000      6.728      DSP48_X1Y34      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK      n/a            3.272         10.000      6.728      DSP48_X1Y35      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y88     IDELAYE2/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y91     IDELAYE2_1/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y76     IDELAYE2_10/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y86     IDELAYE2_11/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y77     IDELAYE2_12/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y85     IDELAYE2_13/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y86     lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y86     lm32_cpu/registers_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y86     lm32_cpu/registers_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y86     lm32_cpu/registers_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y86     lm32_cpu/registers_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y86     lm32_cpu/registers_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y86     lm32_cpu/registers_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y86     lm32_cpu/registers_reg_r1_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y85     lm32_cpu/registers_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y85     lm32_cpu/registers_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y85     lm32_cpu/registers_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y85     lm32_cpu/registers_reg_r2_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y85     lm32_cpu/registers_reg_r2_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y85     lm32_cpu/registers_reg_r2_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y85     lm32_cpu/registers_reg_r2_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X42Y85     lm32_cpu/registers_reg_r2_0_31_12_17/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :            8  Failing Endpoints,  Worst Slack       -5.191ns,  Total Violation      -39.214ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.191ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_66/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.849ns  (logic 0.379ns (3.198%)  route 11.470ns (96.802%))
  Logic Levels:           0  
  Clock Path Skew:        6.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.941ns = ( 18.608 - 10.667 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 11.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.437    11.437    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.379    11.816 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.470    23.286    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.303    18.608    pix5x_clk
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/CLK
                         clock pessimism              0.000    18.608    
                         clock uncertainty           -0.182    18.426    
    OLOGIC_X1Y21         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.095    OSERDESE2_66
  -------------------------------------------------------------------
                         required time                         18.095    
                         arrival time                         -23.286    
  -------------------------------------------------------------------
                         slack                                 -5.191    

Slack (VIOLATED) :        -5.052ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_71/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.722ns  (logic 0.379ns (3.233%)  route 11.343ns (96.767%))
  Logic Levels:           0  
  Clock Path Skew:        6.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.953ns = ( 18.620 - 10.667 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 11.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.437    11.437    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.379    11.816 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.343    23.159    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.315    18.620    pix5x_clk
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/CLK
                         clock pessimism              0.000    18.620    
                         clock uncertainty           -0.182    18.438    
    OLOGIC_X1Y4          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.107    OSERDESE2_71
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                         -23.159    
  -------------------------------------------------------------------
                         slack                                 -5.052    

Slack (VIOLATED) :        -5.012ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_65/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.670ns  (logic 0.379ns (3.248%)  route 11.291ns (96.752%))
  Logic Levels:           0  
  Clock Path Skew:        6.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.941ns = ( 18.608 - 10.667 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 11.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.437    11.437    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.379    11.816 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.291    23.107    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.303    18.608    pix5x_clk
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/CLK
                         clock pessimism              0.000    18.608    
                         clock uncertainty           -0.182    18.426    
    OLOGIC_X1Y22         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.095    OSERDESE2_65
  -------------------------------------------------------------------
                         required time                         18.095    
                         arrival time                         -23.107    
  -------------------------------------------------------------------
                         slack                                 -5.012    

Slack (VIOLATED) :        -4.937ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_72/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.607ns  (logic 0.379ns (3.265%)  route 11.228ns (96.735%))
  Logic Levels:           0  
  Clock Path Skew:        6.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.953ns = ( 18.620 - 10.667 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 11.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.437    11.437    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.379    11.816 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.228    23.044    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.315    18.620    pix5x_clk
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/CLK
                         clock pessimism              0.000    18.620    
                         clock uncertainty           -0.182    18.438    
    OLOGIC_X1Y3          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.107    OSERDESE2_72
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                         -23.044    
  -------------------------------------------------------------------
                         slack                                 -4.937    

Slack (VIOLATED) :        -4.846ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_69/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.514ns  (logic 0.379ns (3.292%)  route 11.135ns (96.708%))
  Logic Levels:           0  
  Clock Path Skew:        6.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.951ns = ( 18.618 - 10.667 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 11.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.437    11.437    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.379    11.816 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.135    22.951    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.313    18.618    pix5x_clk
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/CLK
                         clock pessimism              0.000    18.618    
                         clock uncertainty           -0.182    18.436    
    OLOGIC_X1Y10         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.105    OSERDESE2_69
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -22.951    
  -------------------------------------------------------------------
                         slack                                 -4.846    

Slack (VIOLATED) :        -4.771ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_67/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.435ns  (logic 0.379ns (3.314%)  route 11.056ns (96.686%))
  Logic Levels:           0  
  Clock Path Skew:        6.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 18.614 - 10.667 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 11.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.437    11.437    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.379    11.816 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.056    22.872    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.309    18.614    pix5x_clk
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/CLK
                         clock pessimism              0.000    18.614    
                         clock uncertainty           -0.182    18.432    
    OLOGIC_X1Y16         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.101    OSERDESE2_67
  -------------------------------------------------------------------
                         required time                         18.101    
                         arrival time                         -22.872    
  -------------------------------------------------------------------
                         slack                                 -4.771    

Slack (VIOLATED) :        -4.719ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_70/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.387ns  (logic 0.379ns (3.328%)  route 11.008ns (96.672%))
  Logic Levels:           0  
  Clock Path Skew:        6.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.951ns = ( 18.618 - 10.667 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 11.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.437    11.437    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.379    11.816 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.008    22.824    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.313    18.618    pix5x_clk
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/CLK
                         clock pessimism              0.000    18.618    
                         clock uncertainty           -0.182    18.436    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.105    OSERDESE2_70
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -22.824    
  -------------------------------------------------------------------
                         slack                                 -4.719    

Slack (VIOLATED) :        -4.687ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_68/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.351ns  (logic 0.379ns (3.339%)  route 10.972ns (96.661%))
  Logic Levels:           0  
  Clock Path Skew:        6.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 18.614 - 10.667 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 11.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.437    11.437    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.379    11.816 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          10.972    22.788    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.309    18.614    pix5x_clk
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/CLK
                         clock pessimism              0.000    18.614    
                         clock uncertainty           -0.182    18.432    
    OLOGIC_X1Y15         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.101    OSERDESE2_68
  -------------------------------------------------------------------
                         required time                         18.101    
                         arrival time                         -22.788    
  -------------------------------------------------------------------
                         slack                                 -4.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.709ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_70/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.141ns (2.479%)  route 5.547ns (97.521%))
  Logic Levels:           0  
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.547     6.281    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.859     3.818    pix5x_clk
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/CLK
                         clock pessimism              0.000     3.818    
                         clock uncertainty            0.182     4.000    
    OLOGIC_X1Y9          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.572    OSERDESE2_70
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           6.281    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_68/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 0.141ns (2.479%)  route 5.546ns (97.521%))
  Logic Levels:           0  
  Clock Path Skew:        3.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.816ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.546     6.279    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.857     3.816    pix5x_clk
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/CLK
                         clock pessimism              0.000     3.816    
                         clock uncertainty            0.182     3.998    
    OLOGIC_X1Y15         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.570    OSERDESE2_68
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           6.279    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.798ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_69/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 0.141ns (2.441%)  route 5.636ns (97.559%))
  Logic Levels:           0  
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.636     6.370    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.859     3.818    pix5x_clk
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/CLK
                         clock pessimism              0.000     3.818    
                         clock uncertainty            0.182     4.000    
    OLOGIC_X1Y10         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.572    OSERDESE2_69
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           6.370    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.807ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_66/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 0.141ns (2.440%)  route 5.637ns (97.560%))
  Logic Levels:           0  
  Clock Path Skew:        3.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.637     6.371    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.851     3.810    pix5x_clk
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/CLK
                         clock pessimism              0.000     3.810    
                         clock uncertainty            0.182     3.992    
    OLOGIC_X1Y21         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.564    OSERDESE2_66
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           6.371    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.813ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_72/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 0.141ns (2.434%)  route 5.652ns (97.566%))
  Logic Levels:           0  
  Clock Path Skew:        3.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.819ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.652     6.386    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.860     3.819    pix5x_clk
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/CLK
                         clock pessimism              0.000     3.819    
                         clock uncertainty            0.182     4.001    
    OLOGIC_X1Y3          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.573    OSERDESE2_72
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           6.386    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.823ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_71/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 0.141ns (2.430%)  route 5.662ns (97.570%))
  Logic Levels:           0  
  Clock Path Skew:        3.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.819ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.662     6.395    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.860     3.819    pix5x_clk
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/CLK
                         clock pessimism              0.000     3.819    
                         clock uncertainty            0.182     4.001    
    OLOGIC_X1Y4          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.573    OSERDESE2_71
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           6.395    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.844ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_67/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.141ns (2.422%)  route 5.680ns (97.578%))
  Logic Levels:           0  
  Clock Path Skew:        3.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.816ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.680     6.414    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.857     3.816    pix5x_clk
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/CLK
                         clock pessimism              0.000     3.816    
                         clock uncertainty            0.182     3.998    
    OLOGIC_X1Y16         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.570    OSERDESE2_67
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           6.414    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             2.061ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_65/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 0.141ns (2.337%)  route 5.891ns (97.663%))
  Logic Levels:           0  
  Clock Path Skew:        3.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y11         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.891     6.625    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.851     3.810    pix5x_clk
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/CLK
                         clock pessimism              0.000     3.810    
                         clock uncertainty            0.182     3.992    
    OLOGIC_X1Y22         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.564    OSERDESE2_65
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           6.625    
  -------------------------------------------------------------------
                         slack                                  2.061    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                  |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                     |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.563 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.491 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.554 (r) | FAST    |     3.783 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.482 (f) | FAST    |     3.783 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.527 (r) | FAST    |     3.756 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.455 (f) | FAST    |     3.756 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.551 (r) | FAST    |     3.780 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.479 (f) | FAST    |     3.780 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.565 (r) | FAST    |     3.793 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.493 (f) | FAST    |     3.793 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.768 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.768 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.555 (r) | FAST    |     3.777 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.483 (f) | FAST    |     3.777 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.537 (r) | FAST    |     3.763 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.465 (f) | FAST    |     3.763 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.558 (r) | FAST    |     3.780 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.486 (f) | FAST    |     3.780 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.543 (r) | FAST    |     3.769 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.471 (f) | FAST    |     3.769 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.539 (r) | FAST    |     3.762 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.467 (f) | FAST    |     3.762 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.540 (r) | FAST    |     3.766 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.468 (f) | FAST    |     3.766 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.544 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.472 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.541 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.469 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.593 (r) | FAST    |     3.820 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.521 (f) | FAST    |     3.820 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.578 (r) | FAST    |     3.807 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.506 (f) | FAST    |     3.807 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.605 (r) | FAST    |     3.833 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.533 (f) | FAST    |     3.833 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.574 (r) | FAST    |     3.803 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.502 (f) | FAST    |     3.803 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.596 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.524 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     3.831 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     3.831 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.562 (r) | FAST    |     3.787 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.490 (f) | FAST    |     3.787 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.569 (r) | FAST    |     3.791 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.497 (f) | FAST    |     3.791 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.784 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.784 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.582 (r) | FAST    |     3.807 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.510 (f) | FAST    |     3.807 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.568 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.496 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.591 (r) | FAST    |     3.816 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.519 (f) | FAST    |     3.816 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
sys_clk   | serial_rx    | FDRE           | -        |     2.079 (r) | SLOW    |    -0.299 (r) | FAST    |                           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                                     |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                                        |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+
clk50     | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |     10.662 (r) | SLOW    |      3.747 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |     10.661 (r) | SLOW    |      3.746 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data0_n | OSERDESE2 (IO) | -     |     10.660 (r) | SLOW    |      3.743 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data0_p | OSERDESE2 (IO) | -     |     10.659 (r) | SLOW    |      3.742 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data1_n | OSERDESE2 (IO) | -     |     10.675 (r) | SLOW    |      3.754 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data1_p | OSERDESE2 (IO) | -     |     10.674 (r) | SLOW    |      3.753 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data2_n | OSERDESE2 (IO) | -     |     10.669 (r) | SLOW    |      3.748 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data2_p | OSERDESE2 (IO) | -     |     10.668 (r) | SLOW    |      3.747 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | ddram_a[0]       | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.481 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[1]       | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.482 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[2]       | OSERDESE2 (IO) | -     |      7.261 (r) | SLOW    |      2.473 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[3]       | OSERDESE2 (IO) | -     |      7.269 (r) | SLOW    |      2.478 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[4]       | OSERDESE2 (IO) | -     |      7.264 (r) | SLOW    |      2.477 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[5]       | OSERDESE2 (IO) | -     |      7.274 (r) | SLOW    |      2.486 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[6]       | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.474 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[7]       | OSERDESE2 (IO) | -     |      7.266 (r) | SLOW    |      2.478 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[8]       | OSERDESE2 (IO) | -     |      7.263 (r) | SLOW    |      2.474 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[9]       | OSERDESE2 (IO) | -     |      7.255 (r) | SLOW    |      2.466 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[10]      | OSERDESE2 (IO) | -     |      7.259 (r) | SLOW    |      2.471 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[11]      | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.473 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[12]      | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.484 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[13]      | OSERDESE2 (IO) | -     |      7.252 (r) | SLOW    |      2.464 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      7.247 (r) | SLOW    |      2.461 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      7.267 (r) | SLOW    |      2.477 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      7.244 (r) | SLOW    |      2.457 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cas_n      | OSERDESE2 (IO) | -     |      7.295 (r) | SLOW    |      2.501 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cke        | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.482 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_clk_n      | OSERDESE2 (IO) | -     |      7.378 (r) | SLOW    |      2.436 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_clk_p      | OSERDESE2 (IO) | -     |      7.373 (r) | SLOW    |      2.432 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cs_n       | OSERDESE2 (IO) | -     |      7.277 (r) | SLOW    |      2.483 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      7.351 (r) | SLOW    |      2.567 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.522 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[2]      | OSERDESE2 (IO) | -     |      7.280 (r) | SLOW    |      2.497 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[3]      | OSERDESE2 (IO) | -     |      7.306 (r) | SLOW    |      2.527 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.224 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.233 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.264 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.236 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.253 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.222 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.251 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.226 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      8.241 (r) | SLOW    |      2.222 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.246 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.215 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.240 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.235 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.243 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.231 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.242 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[16]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.194 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[17]     | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.194 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[18]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.192 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[19]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.213 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[20]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.183 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[21]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.217 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[22]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.191 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[23]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.188 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[24]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.221 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[25]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.206 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[26]     | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[27]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.214 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[28]     | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[29]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.201 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[30]     | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.205 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[31]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.192 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_odt        | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.505 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ras_n      | OSERDESE2 (IO) | -     |      7.291 (r) | SLOW    |      2.497 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_reset_n    | OSERDESE2 (IO) | -     |      7.559 (r) | SLOW    |      2.620 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_we_n       | OSERDESE2 (IO) | -     |      7.251 (r) | SLOW    |      2.463 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.816 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      8.868 (r) | SLOW    |      2.807 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[2]   | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.782 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[3]   | OSERDESE2 (IO) | -     |      8.865 (r) | SLOW    |      2.810 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.821 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      8.869 (r) | SLOW    |      2.802 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[2]   | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.787 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[3]   | OSERDESE2 (IO) | -     |      8.866 (r) | SLOW    |      2.810 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      8.744 (r) | SLOW    |      3.267 (r) | FAST    |                                              |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      9.001 (r) | SLOW    |      3.392 (r) | FAST    |                                              |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      9.508 (r) | SLOW    |      3.686 (r) | FAST    |                                              |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      9.003 (r) | SLOW    |      3.413 (r) | FAST    |                                              |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      9.380 (r) | SLOW    |      3.626 (r) | FAST    |                                              |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      8.874 (r) | SLOW    |      3.332 (r) | FAST    |                                              |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      9.251 (r) | SLOW    |      3.557 (r) | FAST    |                                              |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      8.881 (r) | SLOW    |      3.327 (r) | FAST    |                                              |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      8.098 (r) | SLOW    |      2.928 (r) | FAST    |                                              |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.466 (r) | SLOW    |      3.143 (r) | FAST    |                                              |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.849 (r) | SLOW    |      2.792 (r) | FAST    |                                              |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      8.606 (r) | SLOW    |      3.208 (r) | FAST    |                                              |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      7.968 (r) | SLOW    |      2.874 (r) | FAST    |                                              |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.586 (r) | SLOW    |      3.198 (r) | FAST    |                                              |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.970 (r) | SLOW    |      2.865 (r) | FAST    |                                              |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.476 (r) | SLOW    |      3.143 (r) | FAST    |                                              |
sys_clk   | ddram_dq[16]     | FDRE           | -     |      5.835 (r) | SLOW    |      1.687 (r) | FAST    |                                              |
sys_clk   | ddram_dq[17]     | FDRE           | -     |      6.580 (r) | SLOW    |      2.078 (r) | FAST    |                                              |
sys_clk   | ddram_dq[18]     | FDRE           | -     |      6.331 (r) | SLOW    |      1.946 (r) | FAST    |                                              |
sys_clk   | ddram_dq[19]     | FDRE           | -     |      5.716 (r) | SLOW    |      1.642 (r) | FAST    |                                              |
sys_clk   | ddram_dq[20]     | FDRE           | -     |      6.083 (r) | SLOW    |      1.807 (r) | FAST    |                                              |
sys_clk   | ddram_dq[21]     | FDRE           | -     |      5.597 (r) | SLOW    |      1.583 (r) | FAST    |                                              |
sys_clk   | ddram_dq[22]     | FDRE           | -     |      6.450 (r) | SLOW    |      2.008 (r) | FAST    |                                              |
sys_clk   | ddram_dq[23]     | FDRE           | -     |      5.954 (r) | SLOW    |      1.744 (r) | FAST    |                                              |
sys_clk   | ddram_dq[24]     | FDRE           | -     |      6.709 (r) | SLOW    |      2.175 (r) | FAST    |                                              |
sys_clk   | ddram_dq[25]     | FDRE           | -     |      7.442 (r) | SLOW    |      2.555 (r) | FAST    |                                              |
sys_clk   | ddram_dq[26]     | FDRE           | -     |      7.065 (r) | SLOW    |      2.363 (r) | FAST    |                                              |
sys_clk   | ddram_dq[27]     | FDRE           | -     |      7.443 (r) | SLOW    |      2.558 (r) | FAST    |                                              |
sys_clk   | ddram_dq[28]     | FDRE           | -     |      7.184 (r) | SLOW    |      2.426 (r) | FAST    |                                              |
sys_clk   | ddram_dq[29]     | FDRE           | -     |      6.947 (r) | SLOW    |      2.280 (r) | FAST    |                                              |
sys_clk   | ddram_dq[30]     | FDRE           | -     |      7.571 (r) | SLOW    |      2.622 (r) | FAST    |                                              |
sys_clk   | ddram_dq[31]     | FDRE           | -     |      6.828 (r) | SLOW    |      2.209 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      9.131 (r) | SLOW    |      3.436 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      8.346 (r) | SLOW    |      3.016 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[2]   | FDRE           | -     |      6.212 (r) | SLOW    |      1.848 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[3]   | FDRE           | -     |      7.322 (r) | SLOW    |      2.469 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      9.132 (r) | SLOW    |      3.441 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      8.347 (r) | SLOW    |      3.012 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[2]   | FDRE           | -     |      6.213 (r) | SLOW    |      1.854 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[3]   | FDRE           | -     |      7.323 (r) | SLOW    |      2.470 (r) | FAST    |                                              |
sys_clk   | serial_tx        | FDSE           | -     |      7.993 (r) | SLOW    |      2.988 (r) | FAST    |                                              |
sys_clk   | user_led0        | FDRE           | -     |      6.572 (r) | SLOW    |      2.203 (r) | FAST    |                                              |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk50   | clk50       |         1.644 | SLOW    |               |         |               |         |               |         |
pix_clk | clk50       |         5.858 | SLOW    |               |         |               |         |               |         |
pix_clk | pix_clk     |         7.195 | SLOW    |               |         |               |         |               |         |
sys_clk | pix_clk     |         3.200 | SLOW    |               |         |               |         |               |         |
pix_clk | sys_clk     |         3.925 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.786 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk50
Worst Case Data Window: 3.378 ns
Ideal Clock Offset to Actual Clock: 2.144 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.563 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.491 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.554 (r) | FAST    |   3.783 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.482 (f) | FAST    |   3.783 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.527 (r) | FAST    |   3.756 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.455 (f) | FAST    |   3.756 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.551 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.479 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.538 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.466 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.565 (r) | FAST    |   3.793 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.493 (f) | FAST    |   3.793 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.538 (r) | FAST    |   3.768 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.466 (f) | FAST    |   3.768 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.561 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.489 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.555 (r) | FAST    |   3.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.483 (f) | FAST    |   3.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.537 (r) | FAST    |   3.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.465 (f) | FAST    |   3.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.558 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.486 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.543 (r) | FAST    |   3.769 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.471 (f) | FAST    |   3.769 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.539 (r) | FAST    |   3.762 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.467 (f) | FAST    |   3.762 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.540 (r) | FAST    |   3.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.468 (f) | FAST    |   3.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.544 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.472 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.541 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.469 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.593 (r) | FAST    |   3.820 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.521 (f) | FAST    |   3.820 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.578 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.506 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.605 (r) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.533 (f) | FAST    |   3.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.574 (r) | FAST    |   3.803 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.502 (f) | FAST    |   3.803 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.596 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.524 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.601 (r) | FAST    |   3.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.529 (f) | FAST    |   3.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.562 (r) | FAST    |   3.787 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.490 (f) | FAST    |   3.787 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.569 (r) | FAST    |   3.791 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.497 (f) | FAST    |   3.791 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.561 (r) | FAST    |   3.784 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.489 (f) | FAST    |   3.784 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.582 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.510 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.568 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.496 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.591 (r) | FAST    |   3.816 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.519 (f) | FAST    |   3.816 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.455 (f) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   7.272 (r) | SLOW    |   2.481 (r) | FAST    |    0.020 |
ddram_a[1]         |   7.272 (r) | SLOW    |   2.482 (r) | FAST    |    0.021 |
ddram_a[2]         |   7.261 (r) | SLOW    |   2.473 (r) | FAST    |    0.009 |
ddram_a[3]         |   7.269 (r) | SLOW    |   2.478 (r) | FAST    |    0.017 |
ddram_a[4]         |   7.264 (r) | SLOW    |   2.477 (r) | FAST    |    0.013 |
ddram_a[5]         |   7.274 (r) | SLOW    |   2.486 (r) | FAST    |    0.022 |
ddram_a[6]         |   7.262 (r) | SLOW    |   2.474 (r) | FAST    |    0.010 |
ddram_a[7]         |   7.266 (r) | SLOW    |   2.478 (r) | FAST    |    0.014 |
ddram_a[8]         |   7.263 (r) | SLOW    |   2.474 (r) | FAST    |    0.011 |
ddram_a[9]         |   7.255 (r) | SLOW    |   2.466 (r) | FAST    |    0.003 |
ddram_a[10]        |   7.259 (r) | SLOW    |   2.471 (r) | FAST    |    0.007 |
ddram_a[11]        |   7.262 (r) | SLOW    |   2.473 (r) | FAST    |    0.010 |
ddram_a[12]        |   7.275 (r) | SLOW    |   2.484 (r) | FAST    |    0.023 |
ddram_a[13]        |   7.252 (r) | SLOW    |   2.464 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.275 (r) | SLOW    |   2.464 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   7.247 (r) | SLOW    |   2.461 (r) | FAST    |    0.004 |
ddram_ba[1]        |   7.267 (r) | SLOW    |   2.477 (r) | FAST    |    0.023 |
ddram_ba[2]        |   7.244 (r) | SLOW    |   2.457 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.267 (r) | SLOW    |   2.457 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   7.351 (r) | SLOW    |   2.567 (r) | FAST    |    0.071 |
ddram_dm[1]        |   7.298 (r) | SLOW    |   2.522 (r) | FAST    |    0.024 |
ddram_dm[2]        |   7.280 (r) | SLOW    |   2.497 (r) | FAST    |    0.000 |
ddram_dm[3]        |   7.306 (r) | SLOW    |   2.527 (r) | FAST    |    0.030 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.351 (r) | SLOW    |   2.497 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.081 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.250 (r) | SLOW    |   2.224 (r) | FAST    |    0.041 |
ddram_dq[1]        |   8.252 (r) | SLOW    |   2.233 (r) | FAST    |    0.050 |
ddram_dq[2]        |   8.254 (r) | SLOW    |   2.264 (r) | FAST    |    0.081 |
ddram_dq[3]        |   8.252 (r) | SLOW    |   2.236 (r) | FAST    |    0.053 |
ddram_dq[4]        |   8.254 (r) | SLOW    |   2.253 (r) | FAST    |    0.070 |
ddram_dq[5]        |   8.252 (r) | SLOW    |   2.222 (r) | FAST    |    0.039 |
ddram_dq[6]        |   8.254 (r) | SLOW    |   2.251 (r) | FAST    |    0.068 |
ddram_dq[7]        |   8.252 (r) | SLOW    |   2.226 (r) | FAST    |    0.044 |
ddram_dq[8]        |   8.241 (r) | SLOW    |   2.222 (r) | FAST    |    0.040 |
ddram_dq[9]        |   8.247 (r) | SLOW    |   2.246 (r) | FAST    |    0.063 |
ddram_dq[10]       |   8.238 (r) | SLOW    |   2.215 (r) | FAST    |    0.032 |
ddram_dq[11]       |   8.247 (r) | SLOW    |   2.240 (r) | FAST    |    0.057 |
ddram_dq[12]       |   8.240 (r) | SLOW    |   2.235 (r) | FAST    |    0.053 |
ddram_dq[13]       |   8.247 (r) | SLOW    |   2.243 (r) | FAST    |    0.060 |
ddram_dq[14]       |   8.240 (r) | SLOW    |   2.231 (r) | FAST    |    0.048 |
ddram_dq[15]       |   8.247 (r) | SLOW    |   2.242 (r) | FAST    |    0.059 |
ddram_dq[16]       |   8.254 (r) | SLOW    |   2.194 (r) | FAST    |    0.016 |
ddram_dq[17]       |   8.250 (r) | SLOW    |   2.194 (r) | FAST    |    0.012 |
ddram_dq[18]       |   8.252 (r) | SLOW    |   2.192 (r) | FAST    |    0.014 |
ddram_dq[19]       |   8.254 (r) | SLOW    |   2.213 (r) | FAST    |    0.030 |
ddram_dq[20]       |   8.252 (r) | SLOW    |   2.183 (r) | FAST    |    0.014 |
ddram_dq[21]       |   8.254 (r) | SLOW    |   2.217 (r) | FAST    |    0.034 |
ddram_dq[22]       |   8.252 (r) | SLOW    |   2.191 (r) | FAST    |    0.014 |
ddram_dq[23]       |   8.254 (r) | SLOW    |   2.188 (r) | FAST    |    0.016 |
ddram_dq[24]       |   8.247 (r) | SLOW    |   2.221 (r) | FAST    |    0.038 |
ddram_dq[25]       |   8.240 (r) | SLOW    |   2.206 (r) | FAST    |    0.023 |
ddram_dq[26]       |   8.244 (r) | SLOW    |   2.220 (r) | FAST    |    0.037 |
ddram_dq[27]       |   8.240 (r) | SLOW    |   2.214 (r) | FAST    |    0.031 |
ddram_dq[28]       |   8.244 (r) | SLOW    |   2.220 (r) | FAST    |    0.037 |
ddram_dq[29]       |   8.247 (r) | SLOW    |   2.201 (r) | FAST    |    0.018 |
ddram_dq[30]       |   8.238 (r) | SLOW    |   2.205 (r) | FAST    |    0.023 |
ddram_dq[31]       |   8.247 (r) | SLOW    |   2.192 (r) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.254 (r) | SLOW    |   2.183 (r) | FAST    |    0.081 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 3.911 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.744 (r) | SLOW    |   3.267 (r) | FAST    |    3.147 |
ddram_dq[1]        |   9.001 (r) | SLOW    |   3.392 (r) | FAST    |    3.404 |
ddram_dq[2]        |   9.508 (r) | SLOW    |   3.686 (r) | FAST    |    3.911 |
ddram_dq[3]        |   9.003 (r) | SLOW    |   3.413 (r) | FAST    |    3.406 |
ddram_dq[4]        |   9.380 (r) | SLOW    |   3.626 (r) | FAST    |    3.783 |
ddram_dq[5]        |   8.874 (r) | SLOW    |   3.332 (r) | FAST    |    3.276 |
ddram_dq[6]        |   9.251 (r) | SLOW    |   3.557 (r) | FAST    |    3.654 |
ddram_dq[7]        |   8.881 (r) | SLOW    |   3.327 (r) | FAST    |    3.284 |
ddram_dq[8]        |   8.098 (r) | SLOW    |   2.928 (r) | FAST    |    2.500 |
ddram_dq[9]        |   8.466 (r) | SLOW    |   3.143 (r) | FAST    |    2.869 |
ddram_dq[10]       |   7.849 (r) | SLOW    |   2.792 (r) | FAST    |    2.252 |
ddram_dq[11]       |   8.606 (r) | SLOW    |   3.208 (r) | FAST    |    3.008 |
ddram_dq[12]       |   7.968 (r) | SLOW    |   2.874 (r) | FAST    |    2.371 |
ddram_dq[13]       |   8.586 (r) | SLOW    |   3.198 (r) | FAST    |    2.989 |
ddram_dq[14]       |   7.970 (r) | SLOW    |   2.865 (r) | FAST    |    2.372 |
ddram_dq[15]       |   8.476 (r) | SLOW    |   3.143 (r) | FAST    |    2.879 |
ddram_dq[16]       |   5.835 (r) | SLOW    |   1.687 (r) | FAST    |    0.238 |
ddram_dq[17]       |   6.580 (r) | SLOW    |   2.078 (r) | FAST    |    0.982 |
ddram_dq[18]       |   6.331 (r) | SLOW    |   1.946 (r) | FAST    |    0.734 |
ddram_dq[19]       |   5.716 (r) | SLOW    |   1.642 (r) | FAST    |    0.119 |
ddram_dq[20]       |   6.083 (r) | SLOW    |   1.807 (r) | FAST    |    0.486 |
ddram_dq[21]       |   5.597 (r) | SLOW    |   1.583 (r) | FAST    |    0.000 |
ddram_dq[22]       |   6.450 (r) | SLOW    |   2.008 (r) | FAST    |    0.853 |
ddram_dq[23]       |   5.954 (r) | SLOW    |   1.744 (r) | FAST    |    0.357 |
ddram_dq[24]       |   6.709 (r) | SLOW    |   2.175 (r) | FAST    |    1.112 |
ddram_dq[25]       |   7.442 (r) | SLOW    |   2.555 (r) | FAST    |    1.844 |
ddram_dq[26]       |   7.065 (r) | SLOW    |   2.363 (r) | FAST    |    1.468 |
ddram_dq[27]       |   7.443 (r) | SLOW    |   2.558 (r) | FAST    |    1.846 |
ddram_dq[28]       |   7.184 (r) | SLOW    |   2.426 (r) | FAST    |    1.587 |
ddram_dq[29]       |   6.947 (r) | SLOW    |   2.280 (r) | FAST    |    1.349 |
ddram_dq[30]       |   7.571 (r) | SLOW    |   2.622 (r) | FAST    |    1.974 |
ddram_dq[31]       |   6.828 (r) | SLOW    |   2.209 (r) | FAST    |    1.230 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.508 (r) | SLOW    |   1.583 (r) | FAST    |    3.911 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.876 (r) | SLOW    |   2.816 (r) | FAST    |    0.034 |
ddram_dqs_n[1]     |   8.868 (r) | SLOW    |   2.807 (r) | FAST    |    0.025 |
ddram_dqs_n[2]     |   8.876 (r) | SLOW    |   2.782 (r) | FAST    |    0.011 |
ddram_dqs_n[3]     |   8.865 (r) | SLOW    |   2.810 (r) | FAST    |    0.028 |
ddram_dqs_p[0]     |   8.877 (r) | SLOW    |   2.821 (r) | FAST    |    0.039 |
ddram_dqs_p[1]     |   8.869 (r) | SLOW    |   2.802 (r) | FAST    |    0.020 |
ddram_dqs_p[2]     |   8.877 (r) | SLOW    |   2.787 (r) | FAST    |    0.012 |
ddram_dqs_p[3]     |   8.866 (r) | SLOW    |   2.810 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.877 (r) | SLOW    |   2.782 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.921 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.131 (r) | SLOW    |   3.436 (r) | FAST    |    2.920 |
ddram_dqs_n[1]     |   8.346 (r) | SLOW    |   3.016 (r) | FAST    |    2.134 |
ddram_dqs_n[2]     |   6.212 (r) | SLOW    |   1.848 (r) | FAST    |    0.000 |
ddram_dqs_n[3]     |   7.322 (r) | SLOW    |   2.469 (r) | FAST    |    1.110 |
ddram_dqs_p[0]     |   9.132 (r) | SLOW    |   3.441 (r) | FAST    |    2.921 |
ddram_dqs_p[1]     |   8.347 (r) | SLOW    |   3.012 (r) | FAST    |    2.135 |
ddram_dqs_p[2]     |   6.213 (r) | SLOW    |   1.854 (r) | FAST    |    0.005 |
ddram_dqs_p[3]     |   7.323 (r) | SLOW    |   2.470 (r) | FAST    |    1.111 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.132 (r) | SLOW    |   1.848 (r) | FAST    |    2.921 |
-------------------+-------------+---------+-------------+---------+----------+




