/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_hif_pci_rg.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 8:28p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:12:38 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_hif_pci_rg.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 8:28p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_HIF_PCI_RG_H__
#define BCHP_HIF_PCI_RG_H__

/***************************************************************************
 *HIF_PCI_RG - HIF PCI RBUS-GISB Bridge Registers
 ***************************************************************************/
#define BCHP_HIF_PCI_RG_REVISION                 0x00441c00 /* RG Bridge Revision */
#define BCHP_HIF_PCI_RG_CTRL                     0x00441c04 /* RG Bridge Control Register */
#define BCHP_HIF_PCI_RG_SW_RESET_0               0x00441c08 /* RG Bridge Software Reset 0 Register */
#define BCHP_HIF_PCI_RG_SW_RESET_1               0x00441c0c /* RG Bridge Software Reset 1 Register */

/***************************************************************************
 *REVISION - RG Bridge Revision
 ***************************************************************************/
/* HIF_PCI_RG :: REVISION :: reserved0 [31:16] */
#define BCHP_HIF_PCI_RG_REVISION_reserved0_MASK                    0xffff0000
#define BCHP_HIF_PCI_RG_REVISION_reserved0_SHIFT                   16

/* HIF_PCI_RG :: REVISION :: MAJOR [15:08] */
#define BCHP_HIF_PCI_RG_REVISION_MAJOR_MASK                        0x0000ff00
#define BCHP_HIF_PCI_RG_REVISION_MAJOR_SHIFT                       8

/* HIF_PCI_RG :: REVISION :: MINOR [07:00] */
#define BCHP_HIF_PCI_RG_REVISION_MINOR_MASK                        0x000000ff
#define BCHP_HIF_PCI_RG_REVISION_MINOR_SHIFT                       0

/***************************************************************************
 *CTRL - RG Bridge Control Register
 ***************************************************************************/
/* HIF_PCI_RG :: CTRL :: reserved0 [31:02] */
#define BCHP_HIF_PCI_RG_CTRL_reserved0_MASK                        0xfffffffc
#define BCHP_HIF_PCI_RG_CTRL_reserved0_SHIFT                       2

/* HIF_PCI_RG :: CTRL :: rbus_error_intr [01:01] */
#define BCHP_HIF_PCI_RG_CTRL_rbus_error_intr_MASK                  0x00000002
#define BCHP_HIF_PCI_RG_CTRL_rbus_error_intr_SHIFT                 1
#define BCHP_HIF_PCI_RG_CTRL_rbus_error_intr_INTR_DISABLE          0
#define BCHP_HIF_PCI_RG_CTRL_rbus_error_intr_INTR_ENABLE           1

/* HIF_PCI_RG :: CTRL :: reserved1 [00:00] */
#define BCHP_HIF_PCI_RG_CTRL_reserved1_MASK                        0x00000001
#define BCHP_HIF_PCI_RG_CTRL_reserved1_SHIFT                       0

/***************************************************************************
 *SW_RESET_0 - RG Bridge Software Reset 0 Register
 ***************************************************************************/
/* HIF_PCI_RG :: SW_RESET_0 :: reserved0 [31:01] */
#define BCHP_HIF_PCI_RG_SW_RESET_0_reserved0_MASK                  0xfffffffe
#define BCHP_HIF_PCI_RG_SW_RESET_0_reserved0_SHIFT                 1

/* HIF_PCI_RG :: SW_RESET_0 :: SPARE_SW_RESET [00:00] */
#define BCHP_HIF_PCI_RG_SW_RESET_0_SPARE_SW_RESET_MASK             0x00000001
#define BCHP_HIF_PCI_RG_SW_RESET_0_SPARE_SW_RESET_SHIFT            0
#define BCHP_HIF_PCI_RG_SW_RESET_0_SPARE_SW_RESET_DEASSERT         0
#define BCHP_HIF_PCI_RG_SW_RESET_0_SPARE_SW_RESET_ASSERT           1

/***************************************************************************
 *SW_RESET_1 - RG Bridge Software Reset 1 Register
 ***************************************************************************/
/* HIF_PCI_RG :: SW_RESET_1 :: reserved0 [31:01] */
#define BCHP_HIF_PCI_RG_SW_RESET_1_reserved0_MASK                  0xfffffffe
#define BCHP_HIF_PCI_RG_SW_RESET_1_reserved0_SHIFT                 1

/* HIF_PCI_RG :: SW_RESET_1 :: SPARE_SW_RESET [00:00] */
#define BCHP_HIF_PCI_RG_SW_RESET_1_SPARE_SW_RESET_MASK             0x00000001
#define BCHP_HIF_PCI_RG_SW_RESET_1_SPARE_SW_RESET_SHIFT            0
#define BCHP_HIF_PCI_RG_SW_RESET_1_SPARE_SW_RESET_DEASSERT         0
#define BCHP_HIF_PCI_RG_SW_RESET_1_SPARE_SW_RESET_ASSERT           1

#endif /* #ifndef BCHP_HIF_PCI_RG_H__ */

/* End of File */
