
*** Running vivado
    with args -log __Z11start_pointv_int.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source __Z11start_pointv_int.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source __Z11start_pointv_int.tcl -notrace
Command: open_checkpoint C:/Users/hesam/project_1/project_1.runs/impl_1/__Z11start_pointv_int.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1076.539 ; gain = 0.000
INFO: [Device 21-403] Loading part xcvc1802-viva1596-1LHP-i-L
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1515.988 ; gain = 11.934
INFO: [Netlist 29-17] Analyzing 530 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2235.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 530 instances were transformed.
  DSP58 => DSP58 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, VCC): 5 instances
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 511 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:01:03 ; elapsed = 00:01:53 . Memory (MB): peak = 2235.508 ; gain = 1158.969
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1802'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1802'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2235.508 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 5a2c2ec5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2465.805 ; gain = 230.297

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 417 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 79e4074f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2679.223 ; gain = 0.648
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 79e4074f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2679.223 ; gain = 0.648
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 81c2765f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2679.223 ; gain = 0.648
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 81c2765f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2679.223 ; gain = 0.648
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 81c2765f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2679.223 ; gain = 0.648
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 81c2765f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2679.223 ; gain = 0.648
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.527 . Memory (MB): peak = 2679.223 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ee44dbd7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2679.223 ; gain = 0.648

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ee44dbd7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.223 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2679.223 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: ee44dbd7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2679.223 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2679.223 ; gain = 443.715
INFO: [Common 17-1381] The checkpoint 'C:/Users/hesam/project_1/project_1.runs/impl_1/__Z11start_pointv_int_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 2679.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file __Z11start_pointv_int_drc_opted.rpt -pb __Z11start_pointv_int_drc_opted.pb -rpx __Z11start_pointv_int_drc_opted.rpx
Command: report_drc -file __Z11start_pointv_int_drc_opted.rpt -pb __Z11start_pointv_int_drc_opted.pb -rpx __Z11start_pointv_int_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xlinit/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hesam/project_1/project_1.runs/impl_1/__Z11start_pointv_int_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:04:01 ; elapsed = 00:04:12 . Memory (MB): peak = 5793.480 ; gain = 3114.258
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1802'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1802'
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC NSTD-3] Undefined I/O Standard alert: 441 out of 441 logical ports use I/O standard (IOSTANDARD) value 'UNDEFINED' or 'DIFF_UNDEFINED', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. Problem ports: M_DataRdy[31:0], M_Rdata_ram[31:0], Min_Wdata_ram[31:0], Min_addr_ram[31:0], Min_data_ram_size[5:0], Mout_Wdata_ram[31:0], Mout_addr_ram[31:0], Mout_data_ram_size[5:0], S_Wdata_ram[31:0], S_addr_ram[31:0], S_data_ram_size[5], S_data_ram_size[4], S_data_ram_size[3], Sin_DataRdy[31:0], Sin_Rdata_ram[31:0]... and (the first 15 of 28 listed).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-1073] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
WARNING: [DRC NSTD-3] Undefined I/O Standard alert: 441 out of 441 logical ports use I/O standard (IOSTANDARD) value 'UNDEFINED' or 'DIFF_UNDEFINED', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. Problem ports: M_DataRdy[31:0], M_Rdata_ram[31:0], Min_Wdata_ram[31:0], Min_addr_ram[31:0], Min_data_ram_size[5:0], Mout_Wdata_ram[31:0], Mout_addr_ram[31:0], Mout_data_ram_size[5:0], S_Wdata_ram[31:0], S_addr_ram[31:0], S_data_ram_size[5], S_data_ram_size[4], S_data_ram_size[3], Sin_DataRdy[31:0], Sin_Rdata_ram[31:0]... and (the first 15 of 28 listed).
INFO: [DRC CIPS-1] Versal CIPS exists check - place design: Versal designs must contain a CIPS IP in the netlist hierarchy to function properly. Please create an instance of the CIPS IP and configure it. Without a CIPS IP in the design, Vivado will not generate a CDO for the PMC, an elf for the PLM.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 5793.480 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4f8ce502

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 5793.480 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 5793.480 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (440) is greater than number of available sites (290).
The following are banks with available pins: 
ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| 306 |    22 |     0 |                                                                        |                                          |        |        |        |     |
| 406 |    22 |     0 |                                                                        |                                          |        |        |        |     |
| 700 |    54 |     0 |                                                                        |                                          |        |        |        |     |
| 701 |    54 |     0 |                                                                        |                                          |        |        |        |     |
| 702 |    54 |     0 |                                                                        |                                          |        |        |        |     |
| 703 |    54 |     0 |                                                                        |                                          |        |        |        |     |
| 706 |    54 |     0 |                                                                        |                                          |        |        |        |     |
| 707 |    54 |     0 |                                                                        |                                          |        |        |        |     |
| 708 |    54 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   422 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc9cf817

Time (s): cpu = 00:02:43 ; elapsed = 00:01:59 . Memory (MB): peak = 5793.480 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: cc9cf817

Time (s): cpu = 00:02:43 ; elapsed = 00:01:59 . Memory (MB): peak = 5793.480 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: cc9cf817

Time (s): cpu = 00:02:43 ; elapsed = 00:01:59 . Memory (MB): peak = 5793.480 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Sat Mar 27 16:58:34 2021...
