<div><span>Q1</span> - <p>Consider the following combinational circuit using a decoder and OR gates, implementing three Boolean functions F_1, F_2, F_3:<br>
<strong><img src="https://lh5.googleusercontent.com/nUMVBtk7HhgM9nSHpgN5Fc-bNE9wb8bClzy63G-IVqhAfQqLJ5l4x3Oa5SqnT8mazPr71EtzljajBGcBbSMR2dhF8FvVyve9O26o936Yx_hz3rhDfSoqnsJZREidO9CF_dOAzeLWQworVFoC4A"></strong><br>
For how many input combinations (x,y,z), at least two of these boolean functions are high?</p><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q2</span> - <p><strong><img src="https://lh4.googleusercontent.com/ndm6PsrPUL6jYtTI5qA0J9fC5rEiCmTlI–rWTaDh3ChhSmRS_64q2rix4UpP7amzTsjCbfQ4yYbEUaBL8brnaaQc7-1zfVQjs1o62_VLCBxRnjgeXHKEF43Ylbp63iHOIj0GsAaboVRpLTBGA"></strong><br>
The figure above implements the Boolean function:</p>

<ol style="list-style-type:upper-alpha">
	<li>F(A, B, C, D)=Σ(0,2,3,5,6,8,12,13)</li>
	<li>F(A, B, C, D)=Σ(1,3,4,6,7,8,12,13)</li>
	<li>F(A, B, C, D)=Σ(0,2,4,5,7,8,9,11)</li>
	<li>F(A, B, C, D)=Σ(1,3,4,6,7,8,9,11)</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q3</span> - <p>Assume you need a 64-to-1 multiplexer controlled by 6 select signals A through F, i.e., a binary number ABCDEF specifies the index of the input to be sent to the output. However, as we assume a logic gate can not have more than 8 inputs, such a MUX is not directly available. So you build this 64-to-1 MUX using 4-to-1 mux, such that a minimum number of 4-to-1 mux are used. We build this 64-to-1 MUX using three levels of 4-to-1 MUXs where level 3 has one 4 -to-1 mux and its output is the output of the original 64-to-1 mux.<br>
The realization of this 64-to-1 mux using three levels of 4-to-1 muxes is such that Level i(i=1,2,3) is controlled by X_i Y_i select signals i.e. In level i, the most significant select line of each 4-to-1 mux is connected to X_i and the least significant control line of each 4-to-1 mux is connected to Y_i.<br>
To select input 27 i.e. (ABCDEF=011011) and send it to the output, the value of X_1 Y_1 X_2 Y_2 X_3 Y_3 should be</p>

<ol style="list-style-type:upper-alpha">
	<li>011011</li>
	<li>110110</li>
	<li>111001</li>
	<li>100111</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q4</span> - <p>A multiplexer, shown below on the right, has 6 inputs, S_0, S_1, A, B, C, and D. The truth table on the left describes its function.<br>
<strong><img src="https://lh6.googleusercontent.com/8hsNm2oBoHOPHKovgOP4TOJdnfGhppCuCTzPW2U923Oisu0SZXSdLVWoppi7UhU3_vVjDlz4UJLKxzb5_h0_qePyNHmi2JzX69PXpaaKK_JbB38Wr4FMtHMgmEk6vtBJww6N9-hYFdOejrH1eg"></strong><br>
It is desired to implement the function F=(X ⊕ Y) ⊕ Z using the multiplexer. If X is applied to S_0, and Y is applied to S_1, what inputs should be applied to A, B, C and D to realize the function F?</p>

<ol style="list-style-type:upper-alpha">
	<li>A=B=C=D=Z</li>
	<li>A=X ⊕ Y, B=X ⊕ Z, C=Y ⊕ Z, D=Z</li>
	<li>A=D=Z ; B=C=Z</li>
	<li>the function F can not be realized with any of the inputs shown above.</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q5</span> - <p>Sender and Receiver in a communication system exchange information using 4-bit messages.<br>
Sender sends a message m(m_3 m_2 m_1 m_0) along with code word c(c_3 c_2 c_1 c_0) in<br>
Following encrypted form<strong><img src="https://lh5.googleusercontent.com/Frl-iFITX73jPgnZE6nxYOEhQ70dpfxwsjmizRwuwciOpndH3bhCx7_eGPW_XVj9JSqkyTKc8u0qnknxFDU5BENRLH1QhbbB5lSnuQaDddH-Iaq5bYLmRAItpRSSNtLFxwWKUZLxIVXqPdyJrg"></strong> If the receiver knows the structure of the encrypted message to be received then which single gate can be used to get the message bits back?</p>

<ol style="list-style-type:upper-alpha">
	<li>NAND</li>
	<li>EX-OR</li>
	<li>EX-NOR</li>
	<li>NOR</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q6</span> - <p>Consider the following combinational circuit using a decoder and OR gates, implementing three Boolean functions F_1, F_2, F_3:<br>
<strong><img src="https://lh3.googleusercontent.com/2pltfhGfva6U_Qmaj9GZ7W3IU9CMilTWwQnPmqZbPzI38rNHY1rA3TBovLFkHzxOyZ_H7fbRqUps-3bWxXTRW-UI3r0LeGLlF35MsBjOxumSVTZIGt8P_S6O6a4Oh_920q87tFcHH-NLNf-KaQ"></strong><br>
Which of the following is/are correct boolean expressions for these boolean functions?</p>

<ol style="list-style-type:upper-alpha">
	<li>F_1=x^'y^'z+xz'</li>
	<li>F_2=x^'yz' +xy '</li>
	<li>F_3=xyz'+xz</li>
	<li>F_3 =   nbsp;x' y z +   nbsp;x y</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q7</span> - <p><strong><img src="https://lh5.googleusercontent.com/0AXQYOe9DSU6bSXb9X8YPq013eblEfGwdpoQ2-uTX1BbJfnnlGqaCgjSIbVX8tHXjO4UeQFzBnHKSe97Em2k_gz8WXZ885Vxo5UWUo9pXCtE2I6V33fIATfqjBQiSL5OmEE6n44c1NdJZR6JAw"></strong><br>
The 64 K address space of a certain microcomputer is accessed by address signals A_0. A_1, …, A_14, A_15 (Where A_0 is the least significant bit and A_15 is the most significant bit) and is divided equally among read-only memory(ROM), read-write memory(RAM), and input-output registers (I/O) by means of the decoder and gates as shown above.<br>
Note that only the three high order outputs of the decoder are used. Output i(0 ≤ i ≤ 7) of the decoder is 1 if and only if the binary value of the inputs A_15 A_14 A_13 is i.<br>
Which of the following correctly indicates the beginning and ending hexadecimal addresses of the three portions of the address space?</p>

<ol style="list-style-type:upper-alpha">
	<li>ROM (0000 - 3FFF), RAM ( 4000 - DFFF ), I/O ( E000 - FFFF )</li>
	<li>ROM (0000 - 9FFF), RAM ( A000 - DFFF ), I/O ( E000 - FFFF )</li>
	<li>ROM (A000 - DFFF), RAM ( 0000 - 9FFF ), I/O ( E000 - FFFF )</li>
	<li>ROM (4000 - 4FFF), RAM ( 6000 - FFFF ), I/O ( 0000 - 3FFF )</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q8</span> - <p><strong><img src="https://lh4.googleusercontent.com/XMuUeI2Kzns8tayOh7CMD87qfe9t7j0_Woy7ZvtxfQCfcv0F-WQJjv7fka8YqPpgpSDARDcnYt8CCkuu9H1avtBdpFwNtDFhjCQmPehrl4YAMVuMN6njn6rALYxCHIXmMoX_UTyfp5a1xWHSZA"></strong><br>
The circuit above is to be used to implement the function z=f(A, B)=A+B. Inputs I and J can be selected from the set {0,1,  B, B}.</p>

<p>What values should be chosen for I and J ?</p>

<ol style="list-style-type:upper-alpha">
	<li>I=0, J=B</li>
	<li>I=1, J=B</li>
	<li>I=B, J=1</li>
	<li>I=B, J=0</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q9</span> - <p>(Ignore the small circle on any line in the following logic diagram, do not consider it as logical not)<br>
<strong><img src="https://lh3.googleusercontent.com/Ti_UGhqxWmzeI8gaWcrE1iuUwgioL1Ocg6U5LiJPFUMs0gsw6FaCMvRbzJNK7h4cLckv6Ijuuj_U0chasYY-Re8Cdu0VC7UDAlDu4gSxtRWlxqqnKS1zvgm-KSAtfLaI0A0xv_9jHhMx7uhJDw"></strong></p>

<p>The logic circuit given above converts a   nbsp;code y_1y_2y_3   nbsp;</p>

<ol style="list-style-type:upper-alpha">
	<li>From binary number to excess-3 code</li>
	<li>From gray code to binary number</li>
	<li>From binary number to gray code</li>
	<li>Hamming code</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q10</span> - <p><strong><img src="https://lh6.googleusercontent.com/jas-ulbBbUq6QtxnB6vbkYpVE8TM3TjrXP5IW8ZOWZb2LEQl-dDJtGUdzUybH2qriV6X3tOLzZTg0wm5UU29nCLlDcGmpE5uexCKBUvBZAioHtUkNxUn5ZrrDom90jnaUd9laBXmaVm3Gk03_g"></strong><br>
The logic circuit above is used to compare two unsigned 2-bit numbers,</p>

<p>X_1X_0=X and Y_1Y_0=Y, where X_0 and Y_0 are the least significant bits. (A small circle on any line in a logic diagram indicates logical NOT.)</p>

<p>Which of the following always makes the output Z have the value 1?</p>

<ol style="list-style-type:upper-alpha">
	<li>X   gt;Y</li>
	<li>X   lt;Y</li>
	<li>X≠Y</li>
	<li>X≥Y</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q11</span> - <p>Consider the following combinational circuit:<br>
<strong><img src="https://lh6.googleusercontent.com/Pc69sX8FfGYUkj24Ka_gCcfu2bpfleQm97d8Pb27S5IMxziTug2hwgQKkpWLNe5J_oo0EWlR8L-8aqBRBHBbkifGVBadlnP21jn2vjLVq895bExHTiU-DWR_mwZshM4o6oGab_yPXNvEuWj-Hw"></strong><br>
By adding which term to this circuit, it will be free from "Static-1 Hazard"?</p>

<ol style="list-style-type:upper-alpha">
	<li>X Z</li>
	<li>X Z'</li>
	<li>X Y^' Z+X Y Z</li>
	<li>X Y Z</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q12</span> - <p>Which of the following is true about a storage cell in an SRAM</p>

<ol style="list-style-type:upper-alpha">
	<li>It is volatile</li>
	<li>It must be refreshed regularly.</li>
	<li>It is a capacitor</li>
	<li>It is faster than an DRAM</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q13</span> - <p>As shown in the three diagrams below, device FA makes use of Two copies of device HA, and device D makes use of four copies of device FA. Assume that all basic logic gates(AND, OR, NOT, XOR gate) have the same delay T.<br>
<br>
<strong><img src="https://lh3.googleusercontent.com/h8vT6Q84-CVGIyiIJkWd6TmYYFR8KfGHQEApLsPoyqeuvXAMK4a6ggga1O7a4CmhhpC_pTmL83wXxbzKYbURYsQhDAGAmTMxx2dDzoGSPS5QFO10AkVY-nduNsHAAVuQs2-W5cW3XV4crpubPQ"></strong><br>
If all inputs to device D become available simultaneously, the delay before S_2 must be valid is kT, then what is k?</p><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q14</span> - A combinational logic circuit takes a 4-bit unsigned binary integer number at its inputs labeled D_3, D_2, D_1 and D_0, where D_3 is the most significant bit. For decimal input 1,2,3,5,7,11 and 13, the output S is to be at logic 1, and it is to be at logic 0 otherwise.
How many prime implicants does S have which are not essential prime implicants?<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q15</span> - <p>In which of the following cases has overflow Not occurred (addition of two-complement numbers)?</p>

<ol style="list-style-type:upper-alpha">
	<li>The MSB of first number is 0 and of second number is 0 and MSB of the result is 1.</li>
	<li>The MSB of first number is 1 and of second number is 0 and MSB of the result is 1.</li>
	<li>The MSB of first number is 1 and of second number is 1 and MSB of the result is 0.</li>
	<li>Carry into the MSB is 1 and carry out of the MSB bit is 0.</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q16</span> - <p>A priority encoder is an encoder circuit that includes the priority function. The operation of the priority encoder is such that if two or more inputs are equal to 1 at the same time, the input having highest priority will take precedence.<br>
In a 4-bit priority encoder where inputs are D_3, D_2, D_1, D_0, when two inputs, D_i and D_j are high simultaneously, D_i has priority over D_j when i   gt;j.<br>
The encoder produces a binary output code (x, y) corresponding to the input that has the highest priority. Outputs represents the input number which is selected, for example (x, y)=(1,0) when input D_2 is selected.<br>
Which of the following expressions represents variable x, y respectively?</p>

<ol style="list-style-type:upper-alpha">
	<li>x=D_2+D_3, y=D_3+D_2 D_1^'</li>
	<li>x=D_2+D_3, y=D_2+D_3 D_1^'</li>
	<li>x=D_3+D_1 D_2^', y=D_2+D_3</li>
	<li>x=D_2+D_3, y=D_3+D_1 D_2^'</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q17</span> - <p><strong><img src="https://lh6.googleusercontent.com/8YU_DM5kk9He-ZOuAOuCu7TGSOMicnu5SjnSTEg14skeSofJBEH6tM0g4nWJvipxvflFse1NQ7mrjga-ZdjtxVa48iWSjA6YGD16OL_EP1j66_VcD6aDiciPOvt9GSH0fnvthSP2hyF7WmUHpg"></strong><br>
Above circuit represents</p>

<ol style="list-style-type:upper-alpha">
	<li>2 × 1 MUX with A, B as input lines and C as a select line</li>
	<li>4 × 1 MUX with A, B as input lines and C as a select line</li>
	<li>2 × 1 MUX with A, C as input lines and B as a select line</li>
	<li>4 × 1 MUX with A, C as input lines and B as a select line</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q18</span> - <p>The 8 to 3 Encoder or Octal to Binary encoder consists of 8 inputs : O_7 to O_0 and 3 outputs : B_2, B_1 and B_0. Each input line corresponds to each octal digit and three outputs generate corresponding binary code. ( Ex : If input line O_4 is set, Output should be B_2=1, B_1=0, B_0=0 ). B_2 is the Most Significant Bit. Consider following Logical expression for<br>

    <br>
    <br>
       amp;B_2, B_1 and B_0<br>
       amp;B_2=O_7+O_6+O_5+O_4<br>
       amp;B_1=O_7+O_6+O_3+O_2<br>
       amp;B_0=O_7+O_5+O_3+O_2<br>
    <br>
<br>
Which of the above Logical Expression(s) is/are CORRECT ?</p>

<ol style="list-style-type:upper-alpha">
	<li>Only B_2 is Correct</li>
	<li>B_1 and B_2 are Correct</li>
	<li>B_0 and B_1 are Correct</li>
	<li>All of them are Correct</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q19</span> - <p><strong><img src="https://lh4.googleusercontent.com/kxNNNuM4EUVUj7iVHCiTSSCJ6RAmE7-xwCUL_7QwR7LMOR4xQLicUuKpXxwvuooN8fa3BwLhLxmn51HnLGrUJhYQpchRbWvt7Yj-jzzZaHxgmlETiRYt-5MfS0at4G1zU5ebZrRdSLO_xcxlMw"></strong><br>
The figure above shows part of a CPU with parallel data paths A, B, F, G and H. The information on these paths is interpreted as integers in two's complement number notation. The four control signals x, y, z, and (the low-order carry-in) c_0, come from a control unit and cause the boxes in the figure to implement the following functions:<br>

    <br>
    F=x A ∨ x B ; G=y B ⊕ z ; H=F+G+c_0<br>
<br>
Where V is bitwise OR, ⊕ is bitwise exclusive O R, the bitwise AND is denoted by juxtaposition, and + is arithmetic plus.<br>
Which of the following values of H CANNOT be realized by some combination of the control signals and c_0?</p>

<ol style="list-style-type:upper-alpha">
	<li>A</li>
	<li>A+B+1</li>
	<li>A-B</li>
	<li>A-B+1</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q20</span> - <p>If A and B are the inputs to a half adder, a half subtractor. X and Y are the Sum and Difference and C is a Carry of a Half adder and D is a borrow of a Half subtractor.<br>
X ⊕ Y and C ⊙ D respectively</p>

<ol style="list-style-type:upper-alpha">
	<li>0, B</li>
	<li>1, B</li>
	<li>1, B^'</li>
	<li>0, B^'</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q21</span> - <p>Which of the following is the correct function for Full adder where inputs ' a ' and 'b' are the numbers added, and input 'c' is the carry-in. Also, 's' and 'co' are sum and carry out, respectively.</p>

<ol style="list-style-type:upper-alpha">
	<li>c o=b c+a c+a b ; s=a xor b xor c</li>
	<li>c o=b ' c+a ' c+a b ; s=a xor b xor c</li>
	<li>c o=b c+a c+a ' b ' ; s=a xor b xor c</li>
	<li>c o=b c+a c+a b ; s=(a b) xor c</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q22</span> - <p>We design a comparator circuit that takes two 4-bit words a_3 a_2 a_1 a_0 and b_3 b_2 b_1 b_0 as inputs, and generates one output f which is 1   nbsp;iff the two words are identical, i.e. a_i=b_i,  for all four bits (i=0,1,2,3). Then which of the following is NOT a correct expression for f?</p>

<ol style="list-style-type:upper-alpha">
	<li>(a_3⊕ b_3)+(a_2⊕ b_2)+(a_1⊕ b_1)+(a_0⊕ b_0)</li>
	<li>(a_3⊙ b_3)(a_2⊙ b_2)(a_1⊙ b_1)(a_0⊙ b_0)</li>
	<li>(a_3⊙ b_3)+(a_2⊙ b_2)+(a_1⊙ b_1)+(a_0⊙ b_0)</li>
	<li>(a_3⊕ b_3)(a_2⊕ b_2)(a_1⊕ b_1)(a_0⊕ b_0)</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q23</span> - An 8 × 1 multiplexer has inputs A, B and C connected to the selection inputs S_2(MSB), S_1, and S_0(LSB) respectively. The data inputs through I_0 through I_7 are as follows:

    I_1=I_2=I_4=0 ; I_3=I_5=1 ; I_0=I_7=D ;  and I_6=D

Consider the Boolean function F(A, B, C, D) that this multiplexer implements.

How many minterms of F are there for which F is 1?<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q24</span> - <p><strong><img src="https://lh6.googleusercontent.com/Mv1VR3xkFTQt3nqiU2BjYMShk67kD0Nk11Ipf64EFKjJLm8OU9V-AhNYXJ_fMNRVnC35DqPVQY1GSWDgQQM_NxUEAgXj0dey9Gq0X1DpgjyXVBBM2UJsjPfwFJObZYuzrp-l-Qy3wXNj47H9Vw"></strong><br>
The figure above implements the Boolean function:</p>

<ol style="list-style-type:upper-alpha">
	<li>F(x, y, z)=Σ(2,3,5,6)</li>
	<li>F(x, y, z)=Σ(3,4,6,7)</li>
	<li>F(x, y, z)=Σ(1,3,6,7)</li>
	<li>F(x, y, z)=Σ(0,2,4,6)</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q25</span> - <p>As shown in the three diagrams below, device FA makes use of Two copies of device HA, and device D makes use of four copies of device FA. Assume that all basic logic gates(AND, OR, NOT, XOR gate) have the same delay T.<br>
<strong><img src="https://lh3.googleusercontent.com/h8vT6Q84-CVGIyiIJkWd6TmYYFR8KfGHQEApLsPoyqeuvXAMK4a6ggga1O7a4CmhhpC_pTmL83wXxbzKYbURYsQhDAGAmTMxx2dDzoGSPS5QFO10AkVY-nduNsHAAVuQs2-W5cW3XV4crpubPQ"></strong><br>
If all inputs to device D become available simultaneously, which output will be available last?</p>

<ol style="list-style-type:upper-alpha">
	<li>S_1</li>
	<li>S_2</li>
	<li>S_3</li>
	<li>They will all be available simultaneously.</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div>
      <script>
      let data={'name': 'GO Classes Test Series 2023 | Digital Logic | Test 2', 'duration': '75', 'total_qs': '25', 'total_qs_one': 10, 'total_qs_two': 15, 'apti_num_qs': 0, 'technical_num_qs': 25, 'apti_marks': 0, 'technical_marks': 40, 'total_marks': 40, 'num_options': '4', 'section': [{'name': 'Technical', 'num_qs': 25, 'marks': 40, 'question': [{'contents': '', 'post_id': '375992', 'text': '<p>Consider the following combinational circuit using a decoder and OR gates, implementing three Boolean functions $\\text{F}_{1}, \\text{F}_{2}, \\text{F}_{3}:$<br>\n<strong><img alt="" height="288" src="https://lh5.googleusercontent.com/nUMVBtk7HhgM9nSHpgN5Fc-bNE9wb8bClzy63G-IVqhAfQqLJ5l4x3Oa5SqnT8mazPr71EtzljajBGcBbSMR2dhF8FvVyve9O26o936Yx_hz3rhDfSoqnsJZREidO9CF_dOAzeLWQworVFoC4A" width="624"></strong><br>\nFor how many input combinations $(x,y,z),$ at least two of these boolean functions are high?</p>', 'type': 'Numerical', 'answer': '3', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-dl-2,numerical-answers,goclasses,digital-logic,combinational-circuit,digital-circuits,decoder,1-mark', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375982', 'text': '<p><strong><img alt="" height="259" src="https://lh4.googleusercontent.com/ndm6PsrPUL6jYtTI5qA0J9fC5rEiCmTlI--rWTaDh3ChhSmRS_64q2rix4UpP7amzTsjCbfQ4yYbEUaBL8brnaaQc7-1zfVQjs1o62_VLCBxRnjgeXHKEF43Ylbp63iHOIj0GsAaboVRpLTBGA" width="384"></strong><br>\nThe figure above implements the Boolean function:</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\mathrm{F}(\\mathrm{A}, \\mathrm{B}, \\mathrm{C}, \\mathrm{D})=\\Sigma(0,2,3,5,6,8,12,13)$</li>\n\t<li>$\\mathrm{F}(\\mathrm{A}, \\mathrm{B}, \\mathrm{C}, \\mathrm{D})=\\Sigma(1,3,4,6,7,8,12,13)$</li>\n\t<li>$\\mathrm{F}(\\mathrm{A}, \\mathrm{B}, \\mathrm{C}, \\mathrm{D})=\\Sigma(0,2,4,5,7,8,9,11)$</li>\n\t<li>$\\mathrm{F}(\\mathrm{A}, \\mathrm{B}, \\mathrm{C}, \\mathrm{D})=\\Sigma(1,3,4,6,7,8,9,11)$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-dl-2-weekly-quiz,goclasses,digital-logic,combinational-circuit,digital-circuits,1-mark', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375950', 'text': '<p>Assume you need a $64$-to-$1$ multiplexer controlled by $6$ select signals $A$ through $F,$ i.e., a binary number $ABCDEF$ specifies the index of the input to be sent to the output. However, as we assume a logic gate can not have more than $8$ inputs, such a MUX is not directly available. So you build this $64$-to-$1$ MUX using $4$-to-$1$ mux, such that a minimum number of $4$-to-$1$ mux are used. We build this $64$-to-$1$ MUX using three levels of $4$-to-$1$ MUXs where level $3$ has one $4$ -to-$1$ mux and its output is the output of the original $64$-to-$1$ mux.<br>\nThe realization of this $64$-to-$1$ mux using three levels of $4$-to-$1$ muxes is such that Level $i(i=1,2,3)$ is controlled by $X_{i} Y_{i}$ select signals i.e. In level $i,$ the most significant select line of each $4$-to-$1$ mux is connected to $X_{i}$ and the least significant control line of each $4$-to-$1$ mux is connected to $Y_{i}$.<br>\nTo select input $27$ i.e. $(\\mathrm{ABCDEF}=011011)$ and send it to the output, the value of $X_{1} Y_{1} X_{2} Y_{2} X_{3} Y_{3}$ should be</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$011011$</li>\n\t<li>$110110$</li>\n\t<li>$111001$</li>\n\t<li>$100111$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-2-weekly-quiz,goclasses,digital-logic,combinational-circuit,multiplexer,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375952', 'text': '<p>A multiplexer, shown below on the right, has $6$ inputs, $S_0, S_1, A, B, C$, and $D.$ The truth table on the left describes its function.<br>\n<strong><img alt="" height="251" src="https://lh6.googleusercontent.com/8hsNm2oBoHOPHKovgOP4TOJdnfGhppCuCTzPW2U923Oisu0SZXSdLVWoppi7UhU3_vVjDlz4UJLKxzb5_h0_qePyNHmi2JzX69PXpaaKK_JbB38Wr4FMtHMgmEk6vtBJww6N9-hYFdOejrH1eg" width="624"></strong><br>\nIt is desired to implement the function $F=(X \\oplus Y) \\oplus Z$ using the multiplexer. If $X$ is applied to $S_{0}$, and $Y$ is applied to $S_{1}$, what inputs should be applied to $A, B, C$ and $D$ to realize the function $F$?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$A=B=C=D=Z$</li>\n\t<li>$A=X \\oplus Y, B=X \\oplus Z, C=Y \\oplus Z, D=Z$</li>\n\t<li>$\\mathrm{A}=\\mathrm{D}=\\mathrm{Z} ; \\mathrm{B}=\\mathrm{C}=\\overline{Z}$</li>\n\t<li>the function $F$ can not be realized with any of the inputs shown above.</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-2,goclasses,digital-logic,combinational-circuit,multiplexer,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375968', 'text': '<p>Sender and Receiver in a communication system exchange information using $4$-bit messages.<br>\nSender sends a message $m\\left(m_{3} m_{2} m_{1} m_{0}\\right)$ along with code word $c\\left(c_{3} c_{2} c_{1} c_{0}\\right)$ in<br>\nFollowing encrypted form<strong><img alt="&lt;m_3\\oplus c_3, c_3, m_2\\oplus c_2, c_2, m_1\\oplus c_1, c_1, m_0\\oplus c_0, c_0&gt;" height="15" src="https://lh5.googleusercontent.com/Frl-iFITX73jPgnZE6nxYOEhQ70dpfxwsjmizRwuwciOpndH3bhCx7_eGPW_XVj9JSqkyTKc8u0qnknxFDU5BENRLH1QhbbB5lSnuQaDddH-Iaq5bYLmRAItpRSSNtLFxwWKUZLxIVXqPdyJrg" width="393"></strong> If the receiver knows the structure of the encrypted message to be received then which single gate can be used to get the message bits back?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>NAND</li>\n\t<li>EX-OR</li>\n\t<li>EX-NOR</li>\n\t<li>NOR</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-2-weekly-quiz,goclasses,digital-logic,combinational-circuit,digital-circuits,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375960', 'text': '<p>Consider the following combinational circuit using a decoder and OR gates, implementing three Boolean functions $\\text{F}_1, \\text{F}_2, \\text{F}_3:$<br>\n<strong><img alt="" height="284" src="https://lh3.googleusercontent.com/2pltfhGfva6U_Qmaj9GZ7W3IU9CMilTWwQnPmqZbPzI38rNHY1rA3TBovLFkHzxOyZ_H7fbRqUps-3bWxXTRW-UI3r0LeGLlF35MsBjOxumSVTZIGt8P_S6O6a4Oh_920q87tFcHH-NLNf-KaQ" width="624"></strong><br>\nWhich of the following is/are correct boolean expressions for these boolean functions?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\mathrm{F}_{1}=\\mathrm{x}^{\\prime} \\mathrm{y}^{\\prime} \\mathrm{z}+\\mathrm{xz\'}$</li>\n\t<li>$\\mathrm{F}_{2}=\\mathrm{x}^{\\prime} \\mathrm{yz\'}$ $+\\mathrm{xy}$ \'</li>\n\t<li>$\\mathrm{F}_{3}=\\mathrm{xyz\'}+\\mathrm{xz}$</li>\n\t<li>$\\mathrm{F}_{3} =&nbsp;\\mathrm x\' y z +&nbsp;\\mathrm x y$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;b', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-dl-2,goclasses,digital-logic,combinational-circuit,decoder,multiple-selects,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375948', 'text': '<p><strong><img alt="" height="270" src="https://lh5.googleusercontent.com/0AXQYOe9DSU6bSXb9X8YPq013eblEfGwdpoQ2-uTX1BbJfnnlGqaCgjSIbVX8tHXjO4UeQFzBnHKSe97Em2k_gz8WXZ885Vxo5UWUo9pXCtE2I6V33fIATfqjBQiSL5OmEE6n44c1NdJZR6JAw" width="464"></strong><br>\nThe $64 K$ address space of a certain microcomputer is accessed by address signals $A_{0}$. $A_{1}, \\ldots, A_{14}, A_{15}$ (Where $A_{0}$ is the least significant bit and $A_{15}$ is the most significant bit) and is divided equally among read-only memory(ROM), read-write memory(RAM), and input-output registers (I/O) by means of the decoder and gates as shown above.<br>\nNote that only the three high order outputs of the decoder are used. Output $i(0 \\leq i \\leq 7)$ of the decoder is $1$ if and only if the binary value of the inputs $A_{15} A_{14} A_{13}$ is $i$.<br>\nWhich of the following correctly indicates the beginning and ending hexadecimal addresses of the three portions of the address space?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\text{ROM (0000 - 3FFF), RAM ( 4000 - DFFF ), I/O ( E000 - FFFF )}$</li>\n\t<li>$\\text{ROM (0000 - 9FFF), RAM ( A000 - DFFF ), I/O ( E000 - FFFF )}$</li>\n\t<li>$\\text{ROM (A000 - DFFF), RAM ( 0000 - 9FFF ), I/O ( E000 - FFFF )}$</li>\n\t<li>$\\text{ROM (4000 - 4FFF), RAM ( 6000 - FFFF ), I/O ( 0000 - 3FFF )}$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-2,goclasses,digital-logic,combinational-circuit,rom,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375986', 'text': '<p><strong><img alt="" height="275" src="https://lh4.googleusercontent.com/XMuUeI2Kzns8tayOh7CMD87qfe9t7j0_Woy7ZvtxfQCfcv0F-WQJjv7fka8YqPpgpSDARDcnYt8CCkuu9H1avtBdpFwNtDFhjCQmPehrl4YAMVuMN6njn6rALYxCHIXmMoX_UTyfp5a1xWHSZA" width="624"></strong><br>\nThe circuit above is to be used to implement the function $\\mathrm{z}=\\mathrm{f}(\\mathrm{A}, \\mathrm{B})=\\overline{\\text{A}}+\\mathrm{B}$. Inputs $\\text{I}$ and $\\mathrm{J}$ can be selected from the set $\\{0,1, \\mathrm{~B}, \\overline{\\text{B}}\\}$.</p>\n\n<p>What values should be chosen for $\\text{I}$ and $\\text{J} ?$</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\text{I}=0, \\text{J}=\\text{B}$</li>\n\t<li>$\\text{I}=1, \\text{J}=\\text{B}$</li>\n\t<li>$\\text{I}=\\text{B}, \\text{J}=1$</li>\n\t<li>$\\text{I}=\\overline{\\text{B}}, \\text{J}=0$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-dl-2,goclasses,digital-logic,combinational-circuit,digital-circuits,1-mark', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375994', 'text': '<p>(Ignore the small circle on any line in the following logic diagram, do not consider it as logical not)<br>\n<strong><img alt="" height="242" src="https://lh3.googleusercontent.com/Ti_UGhqxWmzeI8gaWcrE1iuUwgioL1Ocg6U5LiJPFUMs0gsw6FaCMvRbzJNK7h4cLckv6Ijuuj_U0chasYY-Re8Cdu0VC7UDAlDu4gSxtRWlxqqnKS1zvgm-KSAtfLaI0A0xv_9jHhMx7uhJDw" width="294"></strong></p>\n\n<p>The logic circuit given above converts a&nbsp;code $y_1y_2y_3$&nbsp;</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>From binary number to excess-$3$ code</li>\n\t<li>From gray code to binary number</li>\n\t<li>From binary number to gray code</li>\n\t<li>Hamming code</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-dl-2-weekly-quiz,goclasses,digital-logic,combinational-circuit,digital-circuits,1-mark', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375972', 'text': '<p><strong><img alt="" height="297" src="https://lh6.googleusercontent.com/jas-ulbBbUq6QtxnB6vbkYpVE8TM3TjrXP5IW8ZOWZb2LEQl-dDJtGUdzUybH2qriV6X3tOLzZTg0wm5UU29nCLlDcGmpE5uexCKBUvBZAioHtUkNxUn5ZrrDom90jnaUd9laBXmaVm3Gk03_g" width="373"></strong><br>\nThe logic circuit above is used to compare two unsigned $2$-bit numbers,</p>\n\n<p>$\\mathrm{X}_{1} \\mathrm{X}_{0}=\\mathrm{X}$ and $\\text{Y}_{1} \\text{Y}_{0}=\\text{Y}$, where $\\text{X}_{0}$ and $\\text{Y}_{0}$ are the least significant bits. (A small circle on any line in a logic diagram indicates logical NOT.)</p>\n\n<p>Which of the following always makes the output $\\text{Z}$ have the value $1?$</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\text{X}&gt;\\text{Y}$</li>\n\t<li>$\\text{X}&lt;\\text{Y}$</li>\n\t<li>$\\text{X} \\neq \\text{Y}$</li>\n\t<li>$\\text{X} \\geq \\text{Y}$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-2,goclasses,digital-logic,combinational-circuit,digital-circuits,number-representation,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375958', 'text': '<p>Consider the following combinational circuit:<br>\n<strong><img alt="" height="155" src="https://lh6.googleusercontent.com/Pc69sX8FfGYUkj24Ka_gCcfu2bpfleQm97d8Pb27S5IMxziTug2hwgQKkpWLNe5J_oo0EWlR8L-8aqBRBHBbkifGVBadlnP21jn2vjLVq895bExHTiU-DWR_mwZshM4o6oGab_yPXNvEuWj-Hw" width="472"></strong><br>\nBy adding which term to this circuit, it will be free from "Static-$1$ Hazard"?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$X Z$</li>\n\t<li>$X Z\'$</li>\n\t<li>$X Y^{\\prime} Z+X Y Z$</li>\n\t<li>$X Y Z$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-2,goclasses,digital-logic,combinational-circuit,hazards,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375980', 'text': '<p>Which of the following is true about a storage cell in an SRAM</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>It is volatile</li>\n\t<li>It must be refreshed regularly.</li>\n\t<li>It is a capacitor</li>\n\t<li>It is faster than an DRAM</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;d', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-dl-2-weekly-quiz,goclasses,digital-logic,combinational-circuit,multiple-selects,1-mark', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375974', 'text': '<p>As shown in the three diagrams below, device FA makes use of Two copies of device HA, and device D makes use of four copies of device FA. Assume that all basic logic gates(AND, OR, NOT, XOR gate) have the same delay T.<br>\n<br>\n<strong><img alt="" height="603" src="https://lh3.googleusercontent.com/h8vT6Q84-CVGIyiIJkWd6TmYYFR8KfGHQEApLsPoyqeuvXAMK4a6ggga1O7a4CmhhpC_pTmL83wXxbzKYbURYsQhDAGAmTMxx2dDzoGSPS5QFO10AkVY-nduNsHAAVuQs2-W5cW3XV4crpubPQ" width="624"></strong><br>\nIf all inputs to device D become available simultaneously, the delay before $S_2$ must be valid is $kT,$ then what is $k?$</p>', 'type': 'Numerical', 'answer': '6', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-dl-2,numerical-answers,goclasses,digital-logic,combinational-circuit,digital-circuits,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375954', 'text': 'A combinational logic circuit takes a $4$-bit unsigned binary integer number at its inputs labeled $\\mathrm{D}_{3}, \\mathrm{D}_{2}, \\mathrm{D}_{1}$ and $\\mathrm{D}_{0}$, where $\\mathrm{D}_{3}$ is the most significant bit. For decimal input $1,2,3,5,7,11$ and $13,$ the output $S$ is to be at logic $1,$ and it is to be at logic $0$ otherwise.\nHow many prime implicants does $S$ have which are not essential prime implicants?', 'type': 'Numerical', 'answer': '0', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-dl-2-weekly-quiz,numerical-answers,goclasses,digital-logic,combinational-circuit,digital-circuits,prime-implicants,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375978', 'text': '<p>In which of the following cases has overflow Not occurred (addition of two-complement numbers)?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>The MSB of first number is $0$ and of second number is $0$ and MSB of the result is $1.$</li>\n\t<li>The MSB of first number is $1$ and of second number is $0$ and MSB of the result is $1.$</li>\n\t<li>The MSB of first number is $1$ and of second number is $1$ and MSB of the result is $0.$</li>\n\t<li>Carry into the MSB is $1$ and carry out of the MSB bit is $0.$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'b', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-dl-2-weekly-quiz,goclasses,digital-logic,number-representation,multiple-selects,1-mark', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375964', 'text': '<p>A priority encoder is an encoder circuit that includes the priority function. The operation of the priority encoder is such that if two or more inputs are equal to $1$ at the same time, the input having highest priority will take precedence.<br>\nIn a $4$-bit priority encoder where inputs are $D_{3}, D_{2}, D_{1}, D_{0}$, when two inputs, $D_{\\mathrm{i}}$ and $D_{\\mathrm{j}}$ are high simultaneously, $D_{i}$ has priority over $D_{j}$ when $i&gt;j$.<br>\nThe encoder produces a binary output code $(x, y)$ corresponding to the input that has the highest priority. Outputs represents the input number which is selected, for example $(x, y)=(1,0)$ when input $D_{2}$ is selected.<br>\nWhich of the following expressions represents variable $x, y$ respectively?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$x=D_{2}+D_{3}, y=D_{3}+D_{2} D_{1}^{\\prime}$</li>\n\t<li>$x=D_{2}+D_{3}, y=D_{2}+D_{3} D_{1}^{\\prime}$</li>\n\t<li>$x=D_{3}+D_{1} D_{2}^{\\prime}, y=D_{2}+D_{3}$</li>\n\t<li>$x=D_{2}+D_{3}, y=D_{3}+D_{1} D_{2}^{\\prime}$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-2-weekly-quiz,goclasses,digital-logic,combinational-circuit,digital-circuits,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375966', 'text': '<p><strong><img alt="" height="181" src="https://lh6.googleusercontent.com/8YU_DM5kk9He-ZOuAOuCu7TGSOMicnu5SjnSTEg14skeSofJBEH6tM0g4nWJvipxvflFse1NQ7mrjga-ZdjtxVa48iWSjA6YGD16OL_EP1j66_VcD6aDiciPOvt9GSH0fnvthSP2hyF7WmUHpg" width="600"></strong><br>\nAbove circuit represents</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$2 \\times 1$ MUX with $\\text{A, B}$ as input lines and $\\text{C}$ as a select line</li>\n\t<li>$4 \\times 1$ MUX with $\\text{A, B}$ as input lines and $\\text{C}$ as a select line</li>\n\t<li>$2 \\times 1$ MUX with $\\text{A, C}$ as input lines and $\\text{B}$ as a select line</li>\n\t<li>$4 \\times 1 \\mathrm{MUX}$ with $\\mathrm{A}, \\mathrm{C}$ as input lines and $\\mathrm{B}$ as a select line</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-2,goclasses,digital-logic,combinational-circuit,multiplexer,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375970', 'text': '<p>The $8$ to $3$ Encoder or Octal to Binary encoder consists of $8$ inputs : $O_{7}$ to $\\mathrm{O}_{0}$ and $3$ outputs $: B_{2}, B_{1}$ and $\\mathrm{B}_{0}$. Each input line corresponds to each octal digit and three outputs generate corresponding binary code. ( Ex : If input line $\\mathrm{O}_{4}$ is set, Output should be $B_{2}=1, B_{1}=0, B_{0}=0$ ). $\\mathrm{B}_{2}$ is the Most Significant Bit. Consider following Logical expression for<br>\n$$<br>\n\\begin{aligned}<br>\n&amp;B_{2}, B_{1} \\text { and } \\mathrm{B}_{0}<br>\n&amp;B_{2}=O_{7}+O_{6}+O_{5}+O_{4}<br>\n&amp;B_{1}=O_{7}+O_{6}+O_{3}+O_{2}<br>\n&amp;B_{0}=O_{7}+O_{5}+O_{3}+O_{2}<br>\n\\end{aligned}<br>\n$$<br>\nWhich of the above Logical Expression(s) is/are CORRECT ?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Only $B_{2}$ is Correct</li>\n\t<li>$B_{1}$ and $B_{2}$ are Correct</li>\n\t<li>$B_{0}$ and $B_{1}$ are Correct</li>\n\t<li>All of them are Correct</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-2-weekly-quiz,goclasses,digital-logic,combinational-circuit,digital-circuits,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375946', 'text': '<p><strong><img alt="" height="237" src="https://lh4.googleusercontent.com/kxNNNuM4EUVUj7iVHCiTSSCJ6RAmE7-xwCUL_7QwR7LMOR4xQLicUuKpXxwvuooN8fa3BwLhLxmn51HnLGrUJhYQpchRbWvt7Yj-jzzZaHxgmlETiRYt-5MfS0at4G1zU5ebZrRdSLO_xcxlMw" width="262"></strong><br>\nThe figure above shows part of a CPU with parallel data paths $A, B, F, G$ and $H$. The information on these paths is interpreted as integers in two\'s complement number notation. The four control signals $x, y, z$, and (the low-order carry-in) $c_{0}$, come from a control unit and cause the boxes in the figure to implement the following functions:<br>\n$$<br>\nF=\\overline{x} A \\vee x B ; G=y B \\oplus z ; H=F+G+c_{0}<br>\n$$<br>\nWhere $V$ is bitwise $OR, \\oplus$ is bitwise exclusive $O R$, the bitwise AND is denoted by juxtaposition, and $+$ is arithmetic plus.<br>\nWhich of the following values of $H$ CANNOT be realized by some combination of the control signals and $c_{0}$?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$A$</li>\n\t<li>$A+B+1$</li>\n\t<li>$A-B$</li>\n\t<li>$A-B+1$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-2,goclasses,digital-logic,combinational-circuit,digital-circuits,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375962', 'text': '<p>If $A$ and $B$ are the inputs to a half adder, a half subtractor. $X$ and $Y$ are the Sum and Difference and $\\mathrm{C}$ is a Carry of a Half adder and $D$ is a borrow of a Half subtractor.<br>\n$X \\oplus Y$ and $C \\odot D$ respectively</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$0, B$</li>\n\t<li>$1, \\mathrm{B}$</li>\n\t<li>$1, B^{\\prime}$</li>\n\t<li>$0, B^{\\prime}$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-2-weekly-quiz,goclasses,digital-logic,combinational-circuit,adder,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375984', 'text': '<p>Which of the following is the correct function for Full adder where inputs \' $a$ \' and \'$b$\' are the numbers added, and input \'$c$\' is the carry-in. Also, \'$s$\' and \'$co$\' are sum and carry out, respectively.</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$c o=b c+a c+a b ; s=a$ xor $b$ xor $c$</li>\n\t<li>$c o=b \' c+a \' c+a b ; s=a$ xor b xor $c$</li>\n\t<li>$c o=b c+a c+a \' b \' ; s=a$ xor b xor $c$</li>\n\t<li>$c o=b c+a c+a b ; s=(a b)$ xor $c$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-dl-2,goclasses,digital-logic,combinational-circuit,adder,1-mark', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375956', 'text': '<p>We design a comparator circuit that takes two $4$-bit words $a_{3} a_{2} a_{1} a_{0}$ and $b_{3} b_{2} b_{1} b_{0}$ as inputs, and generates one output $f$ which is $1$&nbsp;iff the two words are identical, i.e. $a_{i}=b_{i, \\text { for all four bits }}$ $(i=0,1,2,3)$. Then which of the following is NOT a correct expression for $f?$</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\overline{\\left(a_{3} \\oplus b_{3}\\right)+\\left(a_{2} \\oplus b_{2}\\right)+\\left(a_{1} \\oplus b_{1}\\right)+\\left(a_{0} \\oplus b_{0}\\right)}$</li>\n\t<li>$\\left(a_{3} \\odot b_{3}\\right)\\left(a_{2} \\odot b_{2}\\right)\\left(a_{1} \\odot b_{1}\\right)\\left(a_{0} \\odot b_{0}\\right)$</li>\n\t<li>$\\left(a_{3} \\odot b_{3}\\right)+\\left(a_{2} \\odot b_{2}\\right)+\\left(a_{1} \\odot b_{1}\\right)+\\left(a_{0} \\odot b_{0}\\right)$</li>\n\t<li>$\\left(\\overline{a_{3}} \\oplus b_{3}\\right)\\left(\\overline{a_{2}} \\oplus b_{2}\\right)\\left(\\overline{a_{1}} \\oplus b_{1}\\right)\\left(\\overline{a_{0}} \\oplus b_{0}\\right)$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-2,goclasses,digital-logic,combinational-circuit,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375990', 'text': 'An $8 \\times 1$ multiplexer has inputs $\\text{A, B}$ and $\\text{C}$ connected to the selection inputs $\\text{S}_{2}(\\text{MSB}), \\text{S}_{1}$, and $\\text{S}_{0}(\\text{LSB})$ respectively. The data inputs through $I_{0}$ through $\\mathrm{I}_{7}$ are as follows:\n$$\\mathrm{I}_{1}=\\mathrm{I}_{2}=\\mathrm{I}_{4}=0 ; \\mathrm{I}_{3}=\\mathrm{I}_{5}=1 ; \\mathrm{I}_{0}=\\mathrm{I}_{7}=\\mathrm{D} ; \\;\\text{and}\\; \\mathrm{I}_{6}=\\overline{\\text{D}}$$\nConsider the Boolean function $\\text{F(A, B, C, D)}$ that this multiplexer implements.\n\nHow many minterms of $F$ are there for which $\\text{F}$ is $1?$', 'type': 'Numerical', 'answer': '7', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-dl-2,numerical-answers,goclasses,digital-logic,combinational-circuit,digital-circuits,multiplexer,1-mark', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375988', 'text': '<p><strong><img alt="" height="304" src="https://lh6.googleusercontent.com/Mv1VR3xkFTQt3nqiU2BjYMShk67kD0Nk11Ipf64EFKjJLm8OU9V-AhNYXJ_fMNRVnC35DqPVQY1GSWDgQQM_NxUEAgXj0dey9Gq0X1DpgjyXVBBM2UJsjPfwFJObZYuzrp-l-Qy3wXNj47H9Vw" width="624"></strong><br>\nThe figure above implements the Boolean function:</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\mathrm{F}(\\mathrm{x}, \\mathrm{y}, \\mathrm{z})=\\Sigma(2,3,5,6)$</li>\n\t<li>$\\mathrm{F}(\\mathrm{x}, \\mathrm{y}, \\mathrm{z})=\\Sigma(3,4,6,7)$</li>\n\t<li>$\\mathrm{F}(\\mathrm{x}, \\mathrm{y}, \\mathrm{z})=\\Sigma(1,3,6,7)$</li>\n\t<li>$\\mathrm{F}(\\mathrm{x}, \\mathrm{y}, \\mathrm{z})=\\Sigma(0,2,4,6)$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-dl-2,goclasses,digital-logic,combinational-circuit,digital-circuits,1-mark', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '375976', 'text': '<p>As shown in the three diagrams below, device FA makes use of Two copies of device HA, and device D makes use of four copies of device FA. Assume that all basic logic gates(AND, OR, NOT, XOR gate) have the same delay T.<br>\n<strong><img alt="" height="603" src="https://lh3.googleusercontent.com/h8vT6Q84-CVGIyiIJkWd6TmYYFR8KfGHQEApLsPoyqeuvXAMK4a6ggga1O7a4CmhhpC_pTmL83wXxbzKYbURYsQhDAGAmTMxx2dDzoGSPS5QFO10AkVY-nduNsHAAVuQs2-W5cW3XV4crpubPQ" width="624"></strong><br>\nIf all inputs to device D become available simultaneously, which output will be available last?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\text{S}_{1}$</li>\n\t<li>$\\text{S}_{2}$</li>\n\t<li>$\\text{S}_{3}$</li>\n\t<li>They will all be available simultaneously.</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-dl-2,goclasses,digital-logic,combinational-circuit,digital-circuits,2-marks', 'category': 'Digital Logic'}]}]}
      </script>
      