#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Jul  7 11:35:46 2018
# Process ID: 5432
# Current directory: D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1/deney8_LCD.runs/synth_1
# Command line: vivado.exe -log lcd.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lcd.tcl
# Log file: D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1/deney8_LCD.runs/synth_1/lcd.vds
# Journal file: D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1/deney8_LCD.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lcd.tcl -notrace
Command: synth_design -top lcd -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 344.883 ; gain = 94.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lcd' [D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1/deney8_LCD.srcs/sources_1/new/lcd.vhd:50]
	Parameter initial_delay bound to: 4000000 - type: integer 
	Parameter delay1 bound to: 200000 - type: integer 
	Parameter delay2 bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lcd' (1#1) [D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1/deney8_LCD.srcs/sources_1/new/lcd.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 385.770 ; gain = 134.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 385.770 ; gain = 134.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1/deney8_LCD.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'LCD_RS' is not supported in the xdc constraint file. [D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1/deney8_LCD.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:205]
Finished Parsing XDC File [D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1/deney8_LCD.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1/deney8_LCD.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lcd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lcd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 683.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'adim_reg' in module 'lcd'
INFO: [Synth 8-5544] ROM "adim" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1/deney8_LCD.srcs/sources_1/new/lcd.vhd:160]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00000 |                            00000
                 iSTATE0 |                            00001 |                            00001
                 iSTATE1 |                            00010 |                            00010
                 iSTATE2 |                            00011 |                            00011
                 iSTATE3 |                            00100 |                            00100
                 iSTATE4 |                            00101 |                            00101
                 iSTATE5 |                            00110 |                            00110
                 iSTATE6 |                            00111 |                            00111
                 iSTATE7 |                            01000 |                            01000
                 iSTATE8 |                            01001 |                            01001
                 iSTATE9 |                            01010 |                            01010
                iSTATE10 |                            01011 |                            01011
                iSTATE11 |                            01100 |                            01100
                iSTATE12 |                            01101 |                            01101
                iSTATE13 |                            01110 |                            01110
                iSTATE14 |                            01111 |                            01111
                iSTATE15 |                            10000 |                            10000
                iSTATE16 |                            10001 |                            10001
                iSTATE17 |                            10010 |                            10010
                iSTATE18 |                            10011 |                            10011
                iSTATE19 |                            10100 |                            10100
                iSTATE20 |                            10101 |                            10101
                iSTATE21 |                            10110 |                            10110
                iSTATE22 |                            10111 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'adim_reg' using encoding 'sequential' in module 'lcd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	  24 Input     23 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	  24 Input      7 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	  24 Input     23 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	  24 Input      7 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1/deney8_LCD.srcs/sources_1/new/lcd.vhd:160]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT3   |    23|
|6     |LUT4   |    13|
|7     |LUT5   |    63|
|8     |LUT6   |    17|
|9     |MUXF7  |    24|
|10    |FDRE   |    39|
|11    |IBUF   |     1|
|12    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   205|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.445 ; gain = 432.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 683.445 ; gain = 134.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.445 ; gain = 432.563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 683.445 ; gain = 445.082
INFO: [Common 17-1381] The checkpoint 'D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1/deney8_LCD.runs/synth_1/lcd.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lcd_utilization_synth.rpt -pb lcd_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 683.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jul  7 11:36:30 2018...
