#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jul 14 11:13:48 2017
# Process ID: 13380
# Current directory: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11948 D:\Users\Alex\Documents\GitHub\Frequency-comb-DPLL_v2\Frequency-comb-DPLL-DPLL-python3\Firmware_Vivado_Project\redpitaya.xpr
# Log file: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/vivado.log
# Journal file: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 914.086 ; gain = 234.820
update_compile_order -fileset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd
update_compile_order -fileset sim_1
set_property top multiplexer_3to1_testbench [get_filesets sim_1]
update_compile_order -fileset sim_1
generate_target Simulation [get_files D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_minimumphase_N_times_clk'...
export_ip_user_files -of_objects [get_files D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk.xci] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/simple_dualport_ram_with_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity simple_dualport_ram_with_init
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/FSM_addr_packed.vhd" into library work
INFO: [VRFC 10-307] analyzing entity FSM_addr_packed
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
ERROR: [VRFC 10-91] fsm_addr_packed is not declared [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:40]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:8]
INFO: [VRFC 10-240] VHDL file D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/simple_dualport_ram_with_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity simple_dualport_ram_with_init
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/FSM_addr_packed.vhd" into library work
INFO: [VRFC 10-307] analyzing entity FSM_addr_packed
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
ERROR: [VRFC 10-91] fsm_addr_packed is not declared [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:40]
ERROR: [VRFC 10-1412] syntax error near in0_mux [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:63]
ERROR: [VRFC 10-1412] syntax error near if [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:66]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:60]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:8]
INFO: [VRFC 10-240] VHDL file D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/simple_dualport_ram_with_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity simple_dualport_ram_with_init
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/FSM_addr_packed.vhd" into library work
INFO: [VRFC 10-307] analyzing entity FSM_addr_packed
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
ERROR: [VRFC 10-91] fsm_addr_packed is not declared [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:40]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:60]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:8]
INFO: [VRFC 10-240] VHDL file D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
ERROR: [VRFC 10-91] signal_length is not declared [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:41]
ERROR: [VRFC 10-91] data_in is not declared [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:44]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:60]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:8]
INFO: [VRFC 10-240] VHDL file D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
ERROR: [VRFC 10-91] signal_length is not declared [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:41]
ERROR: [VRFC 10-91] data_in is not declared [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:44]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:60]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:8]
INFO: [VRFC 10-240] VHDL file D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
ERROR: [VRFC 10-91] signal_length is not declared [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:41]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:60]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:8]
INFO: [VRFC 10-240] VHDL file D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
ERROR: [VRFC 10-91] signal_length is not declared [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:41]
ERROR: [VRFC 10-704] formal clk has no actual or default value [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:40]
ERROR: [VRFC 10-1412] syntax error near port [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:43]
ERROR: [VRFC 10-1412] syntax error near ; [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:49]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:60]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:8]
INFO: [VRFC 10-240] VHDL file D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:55]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 55fbcb833fab42aea5d71afd7d8d1644 --debug typical --relax --mt 2 -L work -L secureip --snapshot multiplexer_3to1_testbench_behav work.multiplexer_3to1_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity work.multiplexer_3to1 [\multiplexer_3to1(10)\]
Compiling architecture behavior of entity work.multiplexer_3to1_testbench
Built simulation snapshot multiplexer_3to1_testbench_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xsim.dir/multiplexer_3to1_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 14 11:21:48 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 941.305 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplexer_3to1_testbench_behav -key {Behavioral:sim_1:Functional:multiplexer_3to1_testbench} -tclbatch {multiplexer_3to1_testbench.tcl} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_n was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_counter was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tdata was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_N_d1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_IN was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_OUT was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/rst was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/clk was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_cycles_integration was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/first_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_step was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_frequencies was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/output_gain was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_dither was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/stop was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/bSquareWave was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/data_in was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_real_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_imag_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_accumulated_samples was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/debug_current_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/lo_dds_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/disable_modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/last_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_cosine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_sine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_post_mult was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/samples_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/actual_integration_time_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FSM_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/fsm_wait_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification_last was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_index was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/INPUT_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FREQUENCY_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/MODULATION_OUTPUT_WIDTH was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
WARNING: Simulation object /registers_read_testbench/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/clk_period was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/data_counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/bWritesEnabled was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_srst was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_wr_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_rd_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_prog_empty was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_dout was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count_max was not found in the design.
source multiplexer_3to1_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 941.305 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 941.305 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
1
    while executing
"catch {eval "xsim $cmd_args"} err_msg"
    (procedure "tclapp::xilinx::xsim::simulate" line 58)
    invoked from within
"tclapp::xilinx::xsim::simulate { -simset sim_1 -mode behavioral -run_dir D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPL..."
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:53 . Memory (MB): peak = 941.305 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:55]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 55fbcb833fab42aea5d71afd7d8d1644 --debug typical --relax --mt 2 -L work -L secureip --snapshot multiplexer_3to1_testbench_behav work.multiplexer_3to1_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity work.multiplexer_3to1 [\multiplexer_3to1(10)\]
Compiling architecture behavior of entity work.multiplexer_3to1_testbench
Built simulation snapshot multiplexer_3to1_testbench_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xsim.dir/multiplexer_3to1_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 14 11:23:11 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplexer_3to1_testbench_behav -key {Behavioral:sim_1:Functional:multiplexer_3to1_testbench} -tclbatch {multiplexer_3to1_testbench.tcl} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_n was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_counter was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tdata was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_N_d1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_IN was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_OUT was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/rst was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/clk was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_cycles_integration was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/first_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_step was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_frequencies was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/output_gain was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_dither was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/stop was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/bSquareWave was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/data_in was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_real_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_imag_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_accumulated_samples was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/debug_current_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/lo_dds_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/disable_modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/last_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_cosine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_sine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_post_mult was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/samples_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/actual_integration_time_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FSM_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/fsm_wait_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification_last was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_index was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/INPUT_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FREQUENCY_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/MODULATION_OUTPUT_WIDTH was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
WARNING: Simulation object /registers_read_testbench/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/clk_period was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/data_counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/bWritesEnabled was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_srst was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_wr_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_rd_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_prog_empty was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_dout was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count_max was not found in the design.
source multiplexer_3to1_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 949.328 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 949.328 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
1
    while executing
"catch {eval "xsim $cmd_args"} err_msg"
    (procedure "tclapp::xilinx::xsim::simulate" line 58)
    invoked from within
"tclapp::xilinx::xsim::simulate { -simset sim_1 -mode behavioral -run_dir D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPL..."
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 949.328 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 55fbcb833fab42aea5d71afd7d8d1644 --debug typical --relax --mt 2 -L work -L secureip --snapshot multiplexer_3to1_testbench_behav work.multiplexer_3to1_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity work.multiplexer_3to1 [\multiplexer_3to1(10)\]
Compiling architecture behavior of entity work.multiplexer_3to1_testbench
Built simulation snapshot multiplexer_3to1_testbench_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xsim.dir/multiplexer_3to1_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 14 11:24:00 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplexer_3to1_testbench_behav -key {Behavioral:sim_1:Functional:multiplexer_3to1_testbench} -tclbatch {multiplexer_3to1_testbench.tcl} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_n was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_counter was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tdata was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_N_d1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_IN was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_OUT was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/rst was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/clk was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_cycles_integration was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/first_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_step was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_frequencies was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/output_gain was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_dither was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/stop was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/bSquareWave was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/data_in was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_real_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_imag_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_accumulated_samples was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/debug_current_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/lo_dds_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/disable_modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/last_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_cosine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_sine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_post_mult was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/samples_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/actual_integration_time_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FSM_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/fsm_wait_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification_last was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_index was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/INPUT_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FREQUENCY_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/MODULATION_OUTPUT_WIDTH was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
WARNING: Simulation object /registers_read_testbench/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/clk_period was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/data_counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/bWritesEnabled was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_srst was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_wr_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_rd_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_prog_empty was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_dout was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count_max was not found in the design.
source multiplexer_3to1_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplexer_3to1_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 949.328 ; gain = 0.000
add_wave {{/multiplexer_3to1_testbench/in0_mux}} {{/multiplexer_3to1_testbench/in1_mux}} {{/multiplexer_3to1_testbench/in2_mux}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 55fbcb833fab42aea5d71afd7d8d1644 --debug typical --relax --mt 2 -L work -L secureip --snapshot multiplexer_3to1_testbench_behav work.multiplexer_3to1_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity work.multiplexer_3to1 [\multiplexer_3to1(10)\]
Compiling architecture behavior of entity work.multiplexer_3to1_testbench
Built simulation snapshot multiplexer_3to1_testbench_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xsim.dir/multiplexer_3to1_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 14 11:25:04 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplexer_3to1_testbench_behav -key {Behavioral:sim_1:Functional:multiplexer_3to1_testbench} -tclbatch {multiplexer_3to1_testbench.tcl} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_n was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_counter was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tdata was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_N_d1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_IN was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_OUT was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/rst was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/clk was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_cycles_integration was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/first_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_step was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_frequencies was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/output_gain was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_dither was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/stop was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/bSquareWave was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/data_in was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_real_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_imag_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_accumulated_samples was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/debug_current_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/lo_dds_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/disable_modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/last_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_cosine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_sine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_post_mult was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/samples_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/actual_integration_time_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FSM_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/fsm_wait_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification_last was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_index was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/INPUT_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FREQUENCY_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/MODULATION_OUTPUT_WIDTH was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
WARNING: Simulation object /registers_read_testbench/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/clk_period was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/data_counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/bWritesEnabled was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_srst was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_wr_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_rd_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_prog_empty was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_dout was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count_max was not found in the design.
source multiplexer_3to1_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplexer_3to1_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 955.008 ; gain = 0.480
add_wave {{/multiplexer_3to1_testbench/clk}} {{/multiplexer_3to1_testbench/stop_the_clock}} {{/multiplexer_3to1_testbench/selector_mux}} {{/multiplexer_3to1_testbench/in0_mux}} {{/multiplexer_3to1_testbench/in1_mux}} {{/multiplexer_3to1_testbench/in2_mux}} {{/multiplexer_3to1_testbench/out_mux}} {{/multiplexer_3to1_testbench/clock_period}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
ERROR: [VRFC 10-1281] process cannot have both a wait statement and a sensitivity list [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:60]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:8]
INFO: [VRFC 10-240] VHDL file D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:55]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 55fbcb833fab42aea5d71afd7d8d1644 --debug typical --relax --mt 2 -L work -L secureip --snapshot multiplexer_3to1_testbench_behav work.multiplexer_3to1_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity work.multiplexer_3to1 [\multiplexer_3to1(10)\]
Compiling architecture behavior of entity work.multiplexer_3to1_testbench
Built simulation snapshot multiplexer_3to1_testbench_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xsim.dir/multiplexer_3to1_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 14 11:26:43 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplexer_3to1_testbench_behav -key {Behavioral:sim_1:Functional:multiplexer_3to1_testbench} -tclbatch {multiplexer_3to1_testbench.tcl} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
source multiplexer_3to1_testbench.tcl
INFO: [Common 17-344] 'xsim' was cancelled
1
    while executing
"catch {eval "xsim $cmd_args"} err_msg"
    (procedure "tclapp::xilinx::xsim::simulate" line 58)
    invoked from within
"tclapp::xilinx::xsim::simulate { -simset sim_1 -mode behavioral -run_dir D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPL..."
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 956.063 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 55fbcb833fab42aea5d71afd7d8d1644 --debug typical --relax --mt 2 -L work -L secureip --snapshot multiplexer_3to1_testbench_behav work.multiplexer_3to1_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity work.multiplexer_3to1 [\multiplexer_3to1(10)\]
Compiling architecture behavior of entity work.multiplexer_3to1_testbench
Built simulation snapshot multiplexer_3to1_testbench_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xsim.dir/multiplexer_3to1_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 14 11:27:23 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplexer_3to1_testbench_behav -key {Behavioral:sim_1:Functional:multiplexer_3to1_testbench} -tclbatch {multiplexer_3to1_testbench.tcl} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_n was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_counter was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tdata was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_N_d1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_IN was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_OUT was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/rst was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/clk was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_cycles_integration was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/first_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_step was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_frequencies was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/output_gain was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_dither was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/stop was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/bSquareWave was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/data_in was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_real_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_imag_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_accumulated_samples was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/debug_current_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/lo_dds_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/disable_modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/last_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_cosine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_sine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_post_mult was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/samples_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/actual_integration_time_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FSM_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/fsm_wait_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification_last was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_index was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/INPUT_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FREQUENCY_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/MODULATION_OUTPUT_WIDTH was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
WARNING: Simulation object /registers_read_testbench/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/clk_period was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/data_counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/bWritesEnabled was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_srst was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_wr_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_rd_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_prog_empty was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_dout was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count_max was not found in the design.
source multiplexer_3to1_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplexer_3to1_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 956.063 ; gain = 0.000
add_wave {{/multiplexer_3to1_testbench/clk}} {{/multiplexer_3to1_testbench/stop_the_clock}} {{/multiplexer_3to1_testbench/selector_mux}} {{/multiplexer_3to1_testbench/in0_mux}} {{/multiplexer_3to1_testbench/in1_mux}} {{/multiplexer_3to1_testbench/in2_mux}} {{/multiplexer_3to1_testbench/out_mux}} {{/multiplexer_3to1_testbench/clock_period}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 988.383 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 55fbcb833fab42aea5d71afd7d8d1644 --debug typical --relax --mt 2 -L work -L secureip --snapshot multiplexer_3to1_testbench_behav work.multiplexer_3to1_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity work.multiplexer_3to1 [\multiplexer_3to1(10)\]
Compiling architecture behavior of entity work.multiplexer_3to1_testbench
Built simulation snapshot multiplexer_3to1_testbench_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xsim.dir/multiplexer_3to1_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 14 11:30:26 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2827.301 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplexer_3to1_testbench_behav -key {Behavioral:sim_1:Functional:multiplexer_3to1_testbench} -tclbatch {multiplexer_3to1_testbench.tcl} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_n was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_counter was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tdata was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_N_d1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_IN was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_OUT was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/rst was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/clk was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_cycles_integration was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/first_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_step was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_frequencies was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/output_gain was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_dither was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/stop was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/bSquareWave was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/data_in was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_real_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_imag_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_accumulated_samples was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/debug_current_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/lo_dds_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/disable_modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/last_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_cosine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_sine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_post_mult was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/samples_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/actual_integration_time_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FSM_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/fsm_wait_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification_last was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_index was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/INPUT_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FREQUENCY_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/MODULATION_OUTPUT_WIDTH was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
WARNING: Simulation object /registers_read_testbench/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/clk_period was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/data_counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/bWritesEnabled was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_srst was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_wr_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_rd_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_prog_empty was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_dout was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count_max was not found in the design.
source multiplexer_3to1_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2827.301 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 2827.301 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
1
    while executing
"catch {eval "xsim $cmd_args"} err_msg"
    (procedure "tclapp::xilinx::xsim::simulate" line 58)
    invoked from within
"tclapp::xilinx::xsim::simulate { -simset sim_1 -mode behavioral -run_dir D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPL..."
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:16 . Memory (MB): peak = 2827.301 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvlog -m64 --relax -prj multiplexer_3to1_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_nto1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_fifo_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_reg_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_ndeep_srl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axi_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axi2vector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axic_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_vector2axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" into library axi_register_slice_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_7_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" into library axi_register_slice_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_7_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_a_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_axilite_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_r_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_w_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_decerr_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_axi_protocol_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/bd/system/ip/system_axi_protocol_converter_0_0/sim/system_axi_protocol_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_protocol_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_wr_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_rd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_hp2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_hp0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ssw_hp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_sparse_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_reg_map.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_reg_map
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ocm_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_intr_wr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_intr_rd_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_fmsw_gp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_regc.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_regc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocmc.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ocmc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_interconnect_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_reset.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_gen_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_clock.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_gen_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ddrc.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ddrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_axi_slave
INFO: [VRFC 10-2458] undeclared symbol read_fifo_empty, assumed default net type wire [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_slave.v:707]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_master.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_afi_slave
INFO: [VRFC 10-2458] undeclared symbol bresp_fifo_full, assumed default net type wire [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_afi_slave.v:438]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" into library work
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_processing_system7_bfm
INFO: [VRFC 10-2458] undeclared symbol DMA0_RSTN, assumed default net type wire [../../../redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:284]
INFO: [VRFC 10-2458] undeclared symbol DMA1_RSTN, assumed default net type wire [../../../redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:294]
INFO: [VRFC 10-2458] undeclared symbol DMA2_RSTN, assumed default net type wire [../../../redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:304]
INFO: [VRFC 10-2458] undeclared symbol DMA3_RSTN, assumed default net type wire [../../../redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v" into library work
INFO: [VRFC 10-311] analyzing module system_processing_system7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0.v" into library work
INFO: [VRFC 10-311] analyzing module system_xadc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v" into library work
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v" into library work
INFO: [VRFC 10-311] analyzing module system_xlconstant_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/bd/system/hdl/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_dfilt1.v" into library work
INFO: [VRFC 10-311] analyzing module red_pitaya_dfilt1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/axi_wr_fifo.v" into library work
INFO: [VRFC 10-311] analyzing module axi_wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v" into library work
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/axi_slave.v" into library work
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/axi_master.v" into library work
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_pid_block.v" into library work
INFO: [VRFC 10-311] analyzing module red_pitaya_pid_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_asg_ch.v" into library work
INFO: [VRFC 10-311] analyzing module red_pitaya_asg_ch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/programmable_clk_divider.v" into library work
INFO: [VRFC 10-311] analyzing module programmable_clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_scope.v" into library work
INFO: [VRFC 10-311] analyzing module red_pitaya_scope
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v" into library work
INFO: [VRFC 10-311] analyzing module dpll_wrapper
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/dpll_wrapper.v:383]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_ps.v" into library work
INFO: [VRFC 10-311] analyzing module red_pitaya_ps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_pll.sv" into library work
INFO: [VRFC 10-311] analyzing module red_pitaya_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_pwm.sv" into library work
INFO: [VRFC 10-311] analyzing module red_pitaya_pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_pid.v" into library work
INFO: [VRFC 10-311] analyzing module red_pitaya_pid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_hk.v" into library work
INFO: [VRFC 10-311] analyzing module red_pitaya_hk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_asg.v" into library work
INFO: [VRFC 10-311] analyzing module red_pitaya_asg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_ams.v" into library work
INFO: [VRFC 10-311] analyzing module red_pitaya_ams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/imports/rtl/red_pitaya_top.v" into library work
INFO: [VRFC 10-311] analyzing module red_pitaya_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_5
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_1
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd" into library fir_compiler_v7_2_5
INFO: [VRFC 10-307] analyzing entity sp_mem
INFO: [VRFC 10-307] analyzing entity dpr_mem
INFO: [VRFC 10-307] analyzing entity dpt_mem
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity muxf_bus
INFO: [VRFC 10-307] analyzing entity buff
INFO: [VRFC 10-307] analyzing entity wrap_buff
INFO: [VRFC 10-307] analyzing entity cntrl_delay
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-307] analyzing entity add_accum
INFO: [VRFC 10-307] analyzing entity addsub_mult_add
INFO: [VRFC 10-307] analyzing entity addsub_mult_accum
INFO: [VRFC 10-307] analyzing entity rounder
INFO: [VRFC 10-307] analyzing entity filt_mem
INFO: [VRFC 10-307] analyzing entity cnfg_and_reload
INFO: [VRFC 10-307] analyzing entity ext_mult
INFO: [VRFC 10-307] analyzing entity single_rate
INFO: [VRFC 10-307] analyzing entity halfband_interpolation
INFO: [VRFC 10-307] analyzing entity halfband_decimation
INFO: [VRFC 10-307] analyzing entity polyphase_decimation
INFO: [VRFC 10-307] analyzing entity decimation
INFO: [VRFC 10-307] analyzing entity polyphase_interpolation
INFO: [VRFC 10-307] analyzing entity transpose_single_rate
INFO: [VRFC 10-307] analyzing entity transpose_decimation
INFO: [VRFC 10-307] analyzing entity transpose_interpolation
INFO: [VRFC 10-307] analyzing entity single_rate_hb_hilb_ipol
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_5_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2.vhd" into library fir_compiler_v7_2_5
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_5
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/sim/fir_compiler_minimumphase_N_times_clk.vhd" into library work
INFO: [VRFC 10-307] analyzing entity fir_compiler_minimumphase_N_times_clk
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/programmable_delay_line.vhd" into library work
INFO: [VRFC 10-307] analyzing entity programmable_delay_line
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/system_identification_outputgain_mult/sim/system_identification_outputgain_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_identification_outputgain_mult
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/quadrature_dither_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity quadrature_dither_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/helper_functions.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_4_pts_filter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity boxcar_4_pts_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity boxcar_2_pts_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/adjustable_boxcar_filter_v2.vhd" into library work
INFO: [VRFC 10-307] analyzing entity adjustable_boxcar_filter_v2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/dds_compiler_v6_0_11/hdl/dds_compiler_v6_0_vh_rfs.vhd" into library dds_compiler_v6_0_11
INFO: [VRFC 10-307] analyzing entity dither_wrap
INFO: [VRFC 10-307] analyzing entity pipe_add
INFO: [VRFC 10-307] analyzing entity lut_ram
INFO: [VRFC 10-307] analyzing entity lut5_ram
INFO: [VRFC 10-307] analyzing entity sin_cos
INFO: [VRFC 10-307] analyzing entity sin_cos_quad_rast
INFO: [VRFC 10-307] analyzing entity dsp48_wrap
INFO: [VRFC 10-307] analyzing entity accum
INFO: [VRFC 10-307] analyzing entity raster_accum
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_11_eff_lut
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_11_eff
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_11_rdy
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_11_core
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_11_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/dds_compiler_v6_0_11/hdl/dds_compiler_v6_0.vhd" into library dds_compiler_v6_0_11
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ip/LO_DDS/sim/LO_DDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LO_DDS
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/N_times_clk_FIR_wrapper.vhd" into library work
INFO: [VRFC 10-307] analyzing entity N_times_clk_FIR_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/system_identification_macc_behav.vhd" into library work
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2827.301 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::compile" line 13)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL..."
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 2827.301 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sim_1
create_project mux3_1 {D:/Users/Alex/Documents/Red Pitaya/mux3_1} -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
set_property target_language VHDL [current_project]
file mkdir D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new
file mkdir D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new
file mkdir D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new
file mkdir D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new
file mkdir D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new
file mkdir D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new
file mkdir {D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new}
close [ open {D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new/test.vhd} w ]
add_files {{D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new/test.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {{D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new/multiplexer_3to1.vhd}}
update_compile_order -fileset sources_1
remove_files {{D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new/test.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new/multiplexer_3to1_testbench.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new/multiplexer_3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new/multiplexer_3to1_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 632aae4eb80e4936a98a1509cdc2b9d4 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplexer_3to1_testbench_behav xil_defaultlib.multiplexer_3to1_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.multiplexer_3to1 [\multiplexer_3to1(10)\]
Compiling architecture behavior of entity xil_defaultlib.multiplexer_3to1_testbench
Built simulation snapshot multiplexer_3to1_testbench_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Users/Alex/Documents/Red -notrace
couldn't read file "D:/Users/Alex/Documents/Red": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 14 11:35:48 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplexer_3to1_testbench_behav -key {Behavioral:sim_1:Functional:multiplexer_3to1_testbench} -tclbatch {multiplexer_3to1_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source multiplexer_3to1_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:39 . Memory (MB): peak = 2827.301 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 2827.301 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
1
    while executing
"catch {eval "xsim $cmd_args"} err_msg"
    (procedure "tclapp::xilinx::xsim::simulate" line 58)
    invoked from within
"tclapp::xilinx::xsim::simulate { -simset sim_1 -mode behavioral -run_dir {D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.sim/sim_1/behav} -int_os_ty..."
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 2827.301 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_project redpitaya
current_project mux3_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project redpitaya
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
ERROR: [VRFC 10-486] character '0' is not in type std_logic_vector [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:49]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd:8]
INFO: [VRFC 10-240] VHDL file D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 55fbcb833fab42aea5d71afd7d8d1644 --debug typical --relax --mt 2 -L work -L secureip --snapshot multiplexer_3to1_testbench_behav work.multiplexer_3to1_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity work.multiplexer_3to1 [\multiplexer_3to1(10)\]
Compiling architecture behavior of entity work.multiplexer_3to1_testbench
Built simulation snapshot multiplexer_3to1_testbench_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xsim.dir/multiplexer_3to1_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 14 11:38:36 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplexer_3to1_testbench_behav -key {Behavioral:sim_1:Functional:multiplexer_3to1_testbench} -tclbatch {multiplexer_3to1_testbench.tcl} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_n was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_counter was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tdata was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_N_d1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_IN was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_OUT was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/rst was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/clk was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_cycles_integration was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/first_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_step was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_frequencies was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/output_gain was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_dither was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/stop was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/bSquareWave was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/data_in was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_real_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_imag_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_accumulated_samples was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/debug_current_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/lo_dds_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/disable_modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/last_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_cosine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_sine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_post_mult was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/samples_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/actual_integration_time_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FSM_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/fsm_wait_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification_last was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_index was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/INPUT_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FREQUENCY_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/MODULATION_OUTPUT_WIDTH was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
WARNING: Simulation object /registers_read_testbench/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/clk_period was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/data_counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/bWritesEnabled was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_srst was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_wr_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_rd_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_prog_empty was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_dout was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count_max was not found in the design.
source multiplexer_3to1_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplexer_3to1_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2827.301 ; gain = 0.000
add_wave {{/multiplexer_3to1_testbench/clk}} {{/multiplexer_3to1_testbench/stop_the_clock}} {{/multiplexer_3to1_testbench/selector_mux}} {{/multiplexer_3to1_testbench/in0_mux}} {{/multiplexer_3to1_testbench/in1_mux}} {{/multiplexer_3to1_testbench/in2_mux}} {{/multiplexer_3to1_testbench/out_mux}} {{/multiplexer_3to1_testbench/clock_period}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project mux3_1
close_project
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 55fbcb833fab42aea5d71afd7d8d1644 --debug typical --relax --mt 2 -L work -L secureip --snapshot multiplexer_3to1_testbench_behav work.multiplexer_3to1_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity work.multiplexer_3to1 [\multiplexer_3to1(10)\]
Compiling architecture behavior of entity work.multiplexer_3to1_testbench
Built simulation snapshot multiplexer_3to1_testbench_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xsim.dir/multiplexer_3to1_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 14 11:40:57 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplexer_3to1_testbench_behav -key {Behavioral:sim_1:Functional:multiplexer_3to1_testbench} -tclbatch {multiplexer_3to1_testbench.tcl} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_n was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_counter was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tdata was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_N_d1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_IN was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_OUT was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/rst was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/clk was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_cycles_integration was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/first_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_step was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_frequencies was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/output_gain was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_dither was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/stop was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/bSquareWave was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/data_in was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_real_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_imag_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_accumulated_samples was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/debug_current_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/lo_dds_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/disable_modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/last_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_cosine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_sine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_post_mult was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/samples_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/actual_integration_time_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FSM_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/fsm_wait_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification_last was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_index was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/INPUT_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FREQUENCY_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/MODULATION_OUTPUT_WIDTH was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
WARNING: Simulation object /registers_read_testbench/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/dac1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/clk_period was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/clk was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/status_flags was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/zdtc_samples_number_counter was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_addr was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_sel was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_wen was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ren was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_rdata was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_err was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/sys_ack was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither0_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/dither1_lockin_output_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC0_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/DAC1_out_reg was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/data_counter_for_throughput_test was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/bWritesEnabled was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_srst was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_wr_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_rd_en was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_prog_empty was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_dout was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count was not found in the design.
WARNING: Simulation object /registers_read_testbench/registers_read_inst/fifo_data_count_max was not found in the design.
source multiplexer_3to1_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplexer_3to1_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2827.301 ; gain = 0.000
add_wave {{/multiplexer_3to1_testbench/clk}} {{/multiplexer_3to1_testbench/stop_the_clock}} {{/multiplexer_3to1_testbench/selector_mux}} {{/multiplexer_3to1_testbench/in0_mux}} {{/multiplexer_3to1_testbench/in1_mux}} {{/multiplexer_3to1_testbench/in2_mux}} {{/multiplexer_3to1_testbench/out_mux}} {{/multiplexer_3to1_testbench/clock_period}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
save_wave_config {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplexer_3to1_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/fir_compiler_minimumphase_N_times_clk.mif'
INFO: [USF-XSim-25] Exported 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/ddc_minimum_phase_fir - new.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplexer_3to1_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1.vhd:28]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity multiplexer_3to1_testbench
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 55fbcb833fab42aea5d71afd7d8d1644 --debug typical --relax --mt 2 -L work -L secureip --snapshot multiplexer_3to1_testbench_behav work.multiplexer_3to1_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity work.multiplexer_3to1 [\multiplexer_3to1(10)\]
Compiling architecture behavior of entity work.multiplexer_3to1_testbench
Built simulation snapshot multiplexer_3to1_testbench_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav/xsim.dir/multiplexer_3to1_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 14 11:41:52 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplexer_3to1_testbench_behav -key {Behavioral:sim_1:Functional:multiplexer_3to1_testbench} -tclbatch {multiplexer_3to1_testbench.tcl} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg} -view {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_times_n was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/clk_counter was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/clk_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_in was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/m_axis_data_tdata was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/flag_times_N_d1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_clk_enable_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_N_reg was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/data_out_times_1 was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_IN was not found in the design.
WARNING: Simulation object /n_times_clk_fir_wrapper_testbench/n_times_clk_fir_wrapper_inst/N_BITS_OUT was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/rst was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/clk was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_cycles_integration was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/first_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_step was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/number_of_frequencies was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/output_gain was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_dither was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/stop was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/bSquareWave was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/data_in was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_real_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_imag_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_accumulated_samples was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/debug_current_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/lo_dds_m_axis_data_tdata was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/disable_modulation_output was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_frequency was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/current_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/last_modulation_phase was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_phase_zerocrossing_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_cosine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/DDS_sine was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_post_mult was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_output_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_I_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/dither_sync_Q_internal was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_wide was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/real_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/imag_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/samples_accumulator_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/integrator_clk_output_enable_register was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/actual_integration_time_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/macc_clear_srl was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FSM_state was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/fsm_wait_counter was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/trigger_identification_last was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/modulation_frequency_index was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/INPUT_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/FREQUENCY_WIDTH was not found in the design.
WARNING: Simulation object /system_identification_vna_with_dither_testbench/uut/system_identification_vna_inst/MODULATION_OUTPUT_WIDTH was not found in the design.
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
source multiplexer_3to1_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 2827.301 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 2827.301 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
1
    while executing
"catch {eval "xsim $cmd_args"} err_msg"
    (procedure "tclapp::xilinx::xsim::simulate" line 58)
    invoked from within
"tclapp::xilinx::xsim::simulate { -simset sim_1 -mode behavioral -run_dir D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPL..."
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 2827.301 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul 14 11:47:02 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.runs/synth_1/runme.log
[Fri Jul 14 11:47:02 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul 14 11:49:28 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.runs/synth_1/runme.log
[Fri Jul 14 11:49:28 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.runs/impl_1/runme.log
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 14 14:42:58 2017...
