

================================================================
== Vitis HLS Report for 'sha384Accel_Pipeline_VITIS_LOOP_52_7'
================================================================
* Date:           Fri Aug  1 20:18:13 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha384Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.155 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_7  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+------+------+-----+
|       Name      | BRAM_18K| DSP|  FF  |  LUT | URAM|
+-----------------+---------+----+------+------+-----+
|DSP              |        -|   -|     -|     -|    -|
|Expression       |        -|   -|     0|    28|    -|
|FIFO             |        -|   -|     -|     -|    -|
|Instance         |        -|   -|     -|     -|    -|
|Memory           |        -|   -|     -|     -|    -|
|Multiplexer      |        -|   -|     0|    36|    -|
|Register         |        -|   -|    11|     -|    -|
+-----------------+---------+----+------+------+-----+
|Total            |        0|   0|    11|    64|    0|
+-----------------+---------+----+------+------+-----+
|Available        |       10|  10|  7500|  3750|    0|
+-----------------+---------+----+------+------+-----+
|Utilization (%)  |        0|   0|    ~0|     1|    0|
+-----------------+---------+----+------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln52_fu_75_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln52_fu_69_p2  |      icmp|   0|  0|  13|           4|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|           9|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    4|          8|
    |j_fu_30                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_fu_30                  |  4|   0|    4|          0|
    |zext_ln52_reg_101        |  4|   0|   64|         60|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   71|         60|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  sha384Accel_Pipeline_VITIS_LOOP_52_7|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  sha384Accel_Pipeline_VITIS_LOOP_52_7|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  sha384Accel_Pipeline_VITIS_LOOP_52_7|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  sha384Accel_Pipeline_VITIS_LOOP_52_7|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  sha384Accel_Pipeline_VITIS_LOOP_52_7|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  sha384Accel_Pipeline_VITIS_LOOP_52_7|  return value|
|wordsout_address0   |  out|    3|   ap_memory|                              wordsout|         array|
|wordsout_ce0        |  out|    1|   ap_memory|                              wordsout|         array|
|wordsout_q0         |   in|   64|   ap_memory|                              wordsout|         array|
|interHash_address0  |  out|    3|   ap_memory|                             interHash|         array|
|interHash_ce0       |  out|    1|   ap_memory|                             interHash|         array|
|interHash_we0       |  out|    1|   ap_memory|                             interHash|         array|
|interHash_d0        |  out|   64|   ap_memory|                             interHash|         array|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

