--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/Main_FPGA.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Main FPGA/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button3     |    6.056(R)|   -3.656(R)|clock_27mhz_IBUFG |   0.000|
button_enter|    5.456(R)|   -4.001(R)|clock_27mhz_IBUFG |   0.000|
user3<20>   |    5.416(R)|   -3.025(R)|clock_27mhz_IBUFG |   0.000|
user3<21>   |    5.198(R)|   -2.807(R)|clock_27mhz_IBUFG |   0.000|
user3<22>   |    5.398(R)|   -3.007(R)|clock_27mhz_IBUFG |   0.000|
user3<23>   |    5.571(R)|   -3.180(R)|clock_27mhz_IBUFG |   0.000|
user3<24>   |    6.974(R)|   -4.583(R)|clock_27mhz_IBUFG |   0.000|
user3<25>   |    6.982(R)|   -4.591(R)|clock_27mhz_IBUFG |   0.000|
user3<26>   |    6.414(R)|   -4.023(R)|clock_27mhz_IBUFG |   0.000|
user3<27>   |    5.447(R)|   -3.056(R)|clock_27mhz_IBUFG |   0.000|
user3<28>   |    5.844(R)|   -3.453(R)|clock_27mhz_IBUFG |   0.000|
user3<29>   |    5.868(R)|   -3.477(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
analyzer3_data<0> |   15.677(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1> |   15.066(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2> |   15.470(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3> |   14.563(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4> |   14.578(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5> |   13.492(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6> |   14.452(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7> |   14.206(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<8> |   14.658(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<9> |   13.804(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<10>|   14.276(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<11>|   14.007(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<12>|   13.216(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<13>|   13.619(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<14>|   14.009(R)|clock_27mhz_IBUFG |   0.000|
disp_clock        |   10.104(R)|clock_27mhz_IBUFG |   0.000|
user3<0>          |   12.720(R)|clock_27mhz_IBUFG |   0.000|
user3<1>          |   12.599(R)|clock_27mhz_IBUFG |   0.000|
user3<2>          |   12.675(R)|clock_27mhz_IBUFG |   0.000|
user3<3>          |   11.902(R)|clock_27mhz_IBUFG |   0.000|
user3<4>          |   11.797(R)|clock_27mhz_IBUFG |   0.000|
user3<5>          |   11.012(R)|clock_27mhz_IBUFG |   0.000|
user3<6>          |   11.328(R)|clock_27mhz_IBUFG |   0.000|
user3<7>          |   11.295(R)|clock_27mhz_IBUFG |   0.000|
user3<8>          |   12.577(R)|clock_27mhz_IBUFG |   0.000|
user3<9>          |   12.514(R)|clock_27mhz_IBUFG |   0.000|
user3<10>         |   11.989(R)|clock_27mhz_IBUFG |   0.000|
user3<11>         |   12.424(R)|clock_27mhz_IBUFG |   0.000|
user3<12>         |   11.321(R)|clock_27mhz_IBUFG |   0.000|
user3<13>         |   11.285(R)|clock_27mhz_IBUFG |   0.000|
user3<14>         |   10.526(R)|clock_27mhz_IBUFG |   0.000|
user3<15>         |   10.542(R)|clock_27mhz_IBUFG |   0.000|
user3<16>         |   13.180(R)|clock_27mhz_IBUFG |   0.000|
user3<17>         |   12.368(R)|clock_27mhz_IBUFG |   0.000|
user3<18>         |   12.720(R)|clock_27mhz_IBUFG |   0.000|
user3<19>         |   11.315(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b   |   16.246(R)|clock_65mhz       |   0.000|
vga_out_blue<0>   |   39.426(R)|clock_65mhz       |   0.000|
vga_out_hsync     |   14.450(R)|clock_65mhz       |   0.000|
vga_out_vsync     |   15.076(R)|clock_65mhz       |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |    7.745|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.460|
---------------+-------------------+---------+


Analysis completed Thu Nov 12 19:53:47 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 350 MB



