// Seed: 2673731776
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd33
);
  wire id_1;
  wire id_2;
  ;
  wire [-1 : -1] _id_3;
  wire [id_3 : -1 'h0] id_4;
  reg id_5, id_6;
  always @(posedge "") begin : LABEL_0
    if (1) id_6 -= id_6;
    else if (1) id_6 = -1;
  end
  assign {1, -1 - 1, id_1, -1'b0} = id_1;
  wire id_7;
  ;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_8,
      id_4
  );
  always @(1'h0 or posedge -1) if (1) disable id_9;
  wire id_10;
endmodule
