<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\bin\juego-del-heroe\proyecto&nbspfinal\src\choque.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\bin\juego-del-heroe\proyecto&nbspfinal\src\display.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\bin\juego-del-heroe\proyecto&nbspfinal\src\fsm.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\bin\juego-del-heroe\proyecto&nbspfinal\src\juego.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\bin\juego-del-heroe\proyecto&nbspfinal\src\keypad.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\bin\juego-del-heroe\proyecto&nbspfinal\src\main.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\bin\juego-del-heroe\proyecto&nbspfinal\src\menu.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\bin\juego-del-heroe\proyecto&nbspfinal\src\obstaculos.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\bin\juego-del-heroe\proyecto&nbspfinal\src\pruebalfsr.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\bin\juego-del-heroe\proyecto&nbspfinal\src\audioselec.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\bin\juego-del-heroe\proyecto&nbspfinal\src\frecuencia.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\bin\juego-del-heroe\proyecto&nbspfinal\src\rompersonaje.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\gw_jtag.v<br>
C:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\bin\juego-del-heroe\proyecto&nbspfinal\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Aug 11 00:29:21 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.765s, Elapsed time = 0h 0m 0.711s, Peak memory usage = 109.012MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.198s, Peak memory usage = 109.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.091s, Peak memory usage = 109.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.361s, Peak memory usage = 109.012MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.173s, Peak memory usage = 109.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 109.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 109.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 109.012MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.453s, Elapsed time = 0h 0m 0.45s, Peak memory usage = 109.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.105s, Peak memory usage = 109.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.108s, Peak memory usage = 109.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 7s, Elapsed time = 0h 0m 7s, Peak memory usage = 111.383MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.247s, Peak memory usage = 111.383MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.28s, Peak memory usage = 111.383MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 9s, Elapsed time = 0h 0m 9s, Peak memory usage = 111.383MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>26</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>18</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1168</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>64</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>737</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>226</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1115</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>85</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>232</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>798</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>676</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>676</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>62</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>62</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>43</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>43</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1853(1177 LUT, 676 ALU) / 20736</td>
<td>9%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1168 / 16173</td>
<td>8%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1168 / 16173</td>
<td>8%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>43 / 46</td>
<td>94%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>gw_gao_inst_0/u_icon_top/n19_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_icon_top/n19_s2/O </td>
</tr>
<tr>
<td>gw_gao_inst_0/u_ao_top/n15_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_ao_top/n15_s2/O </td>
</tr>
<tr>
<td>keypad/clk_out_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>keypad/clk_out_s1/Q </td>
</tr>
<tr>
<td>fsm/clk_timer_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>fsm/clk_timer_s1/Q </td>
</tr>
<tr>
<td>display/clk_out_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>display/clk_out_s1/Q </td>
</tr>
<tr>
<td>menu/clk_hero_7</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>menu/clk_hero_s2/F </td>
</tr>
<tr>
<td>menu/clk_out_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>menu/clk_out_s1/Q </td>
</tr>
<tr>
<td>lfsr/clk_ob_Z_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>lfsr/clk_ob_s1/Q </td>
</tr>
<tr>
<td>audioselec/notas/clk_out_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>audioselec/notas/clk_out_s1/Q </td>
</tr>
<tr>
<td>audioselec/notas_Mario/clk_out_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>audioselec/notas_Mario/clk_out_s1/Q </td>
</tr>
<tr>
<td>audioselec/notas_zelda/clk_out_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>audioselec/notas_zelda/clk_out_s1/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.0(MHz)</td>
<td>172.5(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>gw_gao_inst_0/u_icon_top/n19_6</td>
<td>100.0(MHz)</td>
<td>1984.1(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>gw_gao_inst_0/u_ao_top/n15_6</td>
<td>100.0(MHz)</td>
<td>1984.1(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>keypad/clk_out_6</td>
<td>100.0(MHz)</td>
<td>236.9(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>fsm/clk_timer_6</td>
<td>100.0(MHz)</td>
<td>771.6(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>display/clk_out_6</td>
<td>100.0(MHz)</td>
<td>750.8(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>menu/clk_hero_7</td>
<td>100.0(MHz)</td>
<td>215.4(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>menu/clk_out_6</td>
<td>100.0(MHz)</td>
<td>347.2(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>lfsr/clk_ob_Z_2</td>
<td>100.0(MHz)</td>
<td>239.0(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>audioselec/notas/clk_out_6</td>
<td>100.0(MHz)</td>
<td>493.8(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>audioselec/notas_Mario/clk_out_6</td>
<td>100.0(MHz)</td>
<td>488.8(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>12</td>
<td>audioselec/notas_zelda/clk_out_6</td>
<td>100.0(MHz)</td>
<td>493.8(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>audioselec/notas_Mario/SOL4_inst/clk_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>audioselec/musica_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>813</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>audioselec/notas_Mario/SOL4_inst/clk_out_s1/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>audioselec/notas_Mario/SOL4_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas_Mario/muic2_Z_s48/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>audioselec/notas_Mario/muic2_Z_s48/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas_Mario/muic2_Z_s42/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>audioselec/notas_Mario/muic2_Z_s42/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas_Mario/muic2_Z_s21/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas_Mario/muic2_Z_s21/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas_Mario/muic2_Z_s6/I2</td>
</tr>
<tr>
<td>4.161</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas_Mario/muic2_Z_s6/F</td>
</tr>
<tr>
<td>4.398</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas_Mario/muic2_Z_s1/I0</td>
</tr>
<tr>
<td>4.915</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas_Mario/muic2_Z_s1/F</td>
</tr>
<tr>
<td>5.152</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/n34_s4/I1</td>
</tr>
<tr>
<td>5.707</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/n34_s4/F</td>
</tr>
<tr>
<td>5.944</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/n34_s1/I1</td>
</tr>
<tr>
<td>6.047</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/n34_s1/O</td>
</tr>
<tr>
<td>6.284</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/n34_s0/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/n34_s0/O</td>
</tr>
<tr>
<td>6.624</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/musica_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>813</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>audioselec/musica_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>audioselec/musica_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.396, 58.948%; route: 2.133, 37.025%; tC2Q: 0.232, 4.027%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>juego/mov_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>choque/v_d_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lfsr/clk_ob_Z_2[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>813</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>juego/mov_1_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>juego/mov_1_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>menu/n571_s5/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>menu/n571_s5/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>choque/n121_s46/I3</td>
</tr>
<tr>
<td>2.495</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>choque/n121_s46/F</td>
</tr>
<tr>
<td>2.732</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>choque/n121_s45/I0</td>
</tr>
<tr>
<td>3.249</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>choque/n121_s45/F</td>
</tr>
<tr>
<td>3.486</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>choque/n121_s37/I0</td>
</tr>
<tr>
<td>4.003</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>choque/n121_s37/F</td>
</tr>
<tr>
<td>4.240</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>choque/n121_s28/I3</td>
</tr>
<tr>
<td>4.610</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>choque/n121_s28/F</td>
</tr>
<tr>
<td>4.847</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>choque/n121_s23/I0</td>
</tr>
<tr>
<td>5.365</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>choque/n121_s23/F</td>
</tr>
<tr>
<td>5.602</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>choque/v_d_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>lfsr/clk_ob_Z_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>lfsr/clk_ob_s1/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>choque/v_d_0_s1/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>choque/v_d_0_s1</td>
</tr>
<tr>
<td>10.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>choque/v_d_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.848, 60.097%; route: 1.659, 35.007%; tC2Q: 0.232, 4.896%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>audioselec/notas/RE5_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audioselec/notas/RE5_inst/clk_out_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>813</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>audioselec/notas/RE5_inst/counter_1_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s8/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s8/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s7/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s7/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s6/I0</td>
</tr>
<tr>
<td>3.433</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s6/F</td>
</tr>
<tr>
<td>3.670</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s5/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s5/F</td>
</tr>
<tr>
<td>4.424</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s4/I0</td>
</tr>
<tr>
<td>4.941</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s4/F</td>
</tr>
<tr>
<td>5.178</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s3/I1</td>
</tr>
<tr>
<td>5.748</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s3/F</td>
</tr>
<tr>
<td>5.928</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s1/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>813</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s1/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>audioselec/notas/RE5_inst/clk_out_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.231, 63.791%; route: 1.602, 31.629%; tC2Q: 0.232, 4.580%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>audioselec/notas/RE5_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audioselec/notas/RE5_inst/counter_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>813</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>audioselec/notas/RE5_inst/counter_1_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s105/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s105/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s104/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s104/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s102/I0</td>
</tr>
<tr>
<td>3.433</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s102/F</td>
</tr>
<tr>
<td>3.670</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s99/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s99/F</td>
</tr>
<tr>
<td>4.424</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s97/I0</td>
</tr>
<tr>
<td>4.941</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s97/F</td>
</tr>
<tr>
<td>5.178</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s96/I1</td>
</tr>
<tr>
<td>5.748</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>audioselec/notas/RE5_inst/n69_s96/F</td>
</tr>
<tr>
<td>5.928</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/counter_29_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>813</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/counter_29_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>audioselec/notas/RE5_inst/counter_29_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.231, 63.791%; route: 1.602, 31.629%; tC2Q: 0.232, 4.580%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>audioselec/notas/RE5_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audioselec/notas/RE5_inst/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>813</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>audioselec/notas/RE5_inst/counter_1_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s105/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s105/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s104/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s104/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s102/I0</td>
</tr>
<tr>
<td>3.433</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s102/F</td>
</tr>
<tr>
<td>3.670</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s99/I0</td>
</tr>
<tr>
<td>4.187</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s99/F</td>
</tr>
<tr>
<td>4.424</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s97/I0</td>
</tr>
<tr>
<td>4.941</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s97/F</td>
</tr>
<tr>
<td>5.178</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/n69_s96/I1</td>
</tr>
<tr>
<td>5.748</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>audioselec/notas/RE5_inst/n69_s96/F</td>
</tr>
<tr>
<td>5.928</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/counter_0_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>813</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>audioselec/notas/RE5_inst/counter_0_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>audioselec/notas/RE5_inst/counter_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.231, 63.791%; route: 1.602, 31.629%; tC2Q: 0.232, 4.580%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
