<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.3.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"example.com","root":"/","scheme":"Gemini","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="本文记录寒假器件自学verilog的笔记。">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog">
<meta property="og:url" content="http://example.com/2022/12/12/Verilog/index.html">
<meta property="og:site_name" content="大铁棍子学习乐园">
<meta property="og:description" content="本文记录寒假器件自学verilog的笔记。">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20221227160423.png">
<meta property="og:image" content="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20221227160502.png">
<meta property="og:image" content="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20221227162729.png">
<meta property="article:published_time" content="2022-12-12T07:08:11.000Z">
<meta property="article:modified_time" content="2022-12-28T11:38:07.254Z">
<meta property="article:author" content="TianZhongxu">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20221227160423.png">

<link rel="canonical" href="http://example.com/2022/12/12/Verilog/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>Verilog | 大铁棍子学习乐园</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

<!-- hexo injector head_end start -->
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css">

<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/hexo-math@4.0.0/dist/style.css">
<!-- hexo injector head_end end --></head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">大铁棍子学习乐园</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">吃藕套眼儿里了</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
        <li class="menu-item menu-item-commonweal">

    <a href="/404/" rel="section"><i class="fa fa-heartbeat fa-fw"></i>公益 404</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2022/12/12/Verilog/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20221029215917.png">
      <meta itemprop="name" content="TianZhongxu">
      <meta itemprop="description" content="跟我一起搞学习">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="大铁棍子学习乐园">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          Verilog
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2022-12-12 15:08:11" itemprop="dateCreated datePublished" datetime="2022-12-12T15:08:11+08:00">2022-12-12</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2022-12-28 19:38:07" itemprop="dateModified" datetime="2022-12-28T19:38:07+08:00">2022-12-28</time>
              </span>

          
            <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">阅读次数：</span>
              <span id="busuanzi_value_page_pv"></span>
            </span><br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>3.2k</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>3 分钟</span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>本文记录寒假器件自学verilog的笔记。</p>
<span id="more"></span>
<h1 id="第二章-Verilog语法的基本概念"><a href="#第二章-Verilog语法的基本概念" class="headerlink" title="第二章 Verilog语法的基本概念"></a>第二章 Verilog语法的基本概念</h1><h2 id="2-1-概述"><a href="#2-1-概述" class="headerlink" title="2.1 概述"></a>2.1 概述</h2><p>VerilogHDL描述的电路设计为该电路的Verilog HDL模型，也称为模块。VerilogHDL即使一种行为描述语言也是一种结构描述语言。可以将功能行为模块通过工具自动的转换为门级互联的结构模块。<br>它可以是实际电路不同级别的抽象</p>
<ul>
<li>系统级</li>
<li>算法级 algorithm level</li>
<li>RTL级 register transfer level<br>（以上三种属于行为级，只有RTL级彩玉逻辑电路有明确的对应关系）</li>
<li>门级</li>
<li>开关级</li>
</ul>
<h2 id="2-2-Verilog模块的基本概念"><a href="#2-2-Verilog模块的基本概念" class="headerlink" title="2.2 Verilog模块的基本概念"></a>2.2 Verilog模块的基本概念</h2><p>先用例子了解Verilog模块的特性：</p>
<ul>
<li><p>多路选择器<img src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20221227160423.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> muxtwo(out,a,b,sl);</span><br><span class="line"><span class="keyword">input</span> a,b,sl;<span class="comment">//输入信号名</span></span><br><span class="line"><span class="keyword">output</span> out;<span class="comment">//输出信号名</span></span><br><span class="line"><span class="keyword">reg</span> out;</span><br><span class="line"><span class="keyword">always</span> @ (sl <span class="keyword">or</span> a <span class="keyword">or</span> b)</span><br><span class="line">	<span class="keyword">if</span>(!sl)</span><br><span class="line">		out=a;</span><br><span class="line">	<span class="keyword">else</span> </span><br><span class="line">		out=b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>带有与非门的二选一多路选择器<img src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20221227160502.png"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> muxtwo(out,a,b,sl);</span><br><span class="line"><span class="keyword">input</span> a,b,sl;<span class="comment">//输入信号名</span></span><br><span class="line"><span class="keyword">output</span> out; <span class="comment">//输出信号名 </span></span><br><span class="line"><span class="keyword">wire</span> nsl, sela, selb;<span class="comment">//定义内部连接线 </span></span><br><span class="line"><span class="keyword">assign</span> nsl= ~sl;<span class="comment">//求反 </span></span><br><span class="line"><span class="keyword">assign</span> sela= a &amp; nsl;<span class="comment">// 按位与运算 </span></span><br><span class="line"><span class="keyword">assign</span> selb= b &amp; sl; </span><br><span class="line"><span class="keyword">assign</span> out= sela | selb;<span class="comment">//按位或运算 </span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> muxtwo (out, a, b, sl); </span><br><span class="line"><span class="keyword">input</span> a, b, sl; </span><br><span class="line"><span class="keyword">output</span> out; <span class="keyword">not</span> u1(nsl, sl); </span><br><span class="line"><span class="keyword">and</span> #<span class="number">1</span> u2(sela, a, nsl); </span><br><span class="line"><span class="keyword">and</span> #<span class="number">1</span> u3(selb, b, sl); </span><br><span class="line"><span class="keyword">or</span> #<span class="number">1</span> u4(out, sela, selb); </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>
<p>上面这些例子都是可以综合的，所谓综合就是将HDL转化为电路并有源。</p>
<h2 id="2-3-Verilog用于模块的测试"><a href="#2-3-Verilog用于模块的测试" class="headerlink" title="2.3 Verilog用于模块的测试"></a>2.3 Verilog用于模块的测试</h2><p>Verilog还可以用来描述变化的测试信号，称为测试平台（testbench）。通过观测被测试模块的输出信号是否符合要求，可以调试和验证逻辑系统的设计和结构正确与否。<br>例如，将上例中的多路器模块进行测试</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line">&#x27;<span class="keyword">include</span> <span class="string">&quot;muxtwo.v&quot;</span> <span class="keyword">module</span> t；</span><br><span class="line"><span class="keyword">reg</span> ain，bin，select； </span><br><span class="line"><span class="keyword">reg</span> clock； </span><br><span class="line"><span class="keyword">wire</span> outw； </span><br><span class="line"><span class="keyword">initial</span> <span class="comment">//把寄存器变量初始化为一的确定值 </span></span><br><span class="line"><span class="keyword">begin</span> </span><br><span class="line">	ain = <span class="number">0</span>; </span><br><span class="line">	bin = <span class="number">0</span>; </span><br><span class="line">	select = <span class="number">0</span>; </span><br><span class="line">	clock = <span class="number">0</span>; </span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"><span class="keyword">always</span> #<span class="number">50</span> clock=~clock； <span class="comment">//产生一个不断重复的周期为100个的时钟信号clock</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock) </span><br><span class="line"><span class="keyword">begin</span> <span class="comment">// &#123;$random&#125;为系统任务，会产生一个随机数 </span></span><br><span class="line">#<span class="number">1</span> ain= &#123;<span class="built_in">$random</span>) % <span class="number">2</span>; <span class="comment">//产生随机的位信号流ain和bin，％2为模2运算 </span></span><br><span class="line">#<span class="number">3</span> bin= &#123;<span class="built_in">$random</span>&#125; % <span class="number">2</span>;<span class="comment">//分别延迟1和3个时间单位后产生随机的位信号流ain和bin</span></span><br><span class="line"><span class="keyword">end</span> <span class="keyword">always</span> #<span class="number">10000</span> select = !select; <span class="comment">//产生周期为10000个单位时间的选通信号变化 //... </span></span><br><span class="line">muxtwo m(<span class="variable">.out</span>(outw)，<span class="variable">.a</span>(ain), <span class="variable">.b</span>(bin), <span class="variable">.sl</span>(select)); </span><br><span class="line"><span class="comment">/* 实例引用多路器，并加入测试信号流，以观察模块的输出out。其中，muxtwo是已经定义的 （行为的或结构的）模块，m表示在本测试模块中有一个名为m的muxtwo的模块，其四个端口分别 为：.out( )，.a( )，.b( )，.sl( )， . 表示端口；后面紧跟端口名，其名称必须与 muxtwo模块定义的端口名一致；小括号内的信号名为与该端口连接的信号线名，可以用别的名，但 必须在本模块中定义，说明其类型。 */</span> </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li>RS出发器的测试<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//首先需要有rs_flipflop的Verilog描述</span></span><br><span class="line">timescale <span class="number">10</span>ns/<span class="number">1</span>ns</span><br><span class="line"><span class="keyword">module</span> rs_filpflop(q,qbar,r,s);</span><br><span class="line"><span class="keyword">output</span> q,qbar;</span><br><span class="line"><span class="keyword">input</span> r,s;</span><br><span class="line"><span class="keyword">nand</span> #<span class="number">1</span> (q,r,qbar);</span><br><span class="line"><span class="keyword">nand</span> #<span class="number">1</span> (qbar,s,q);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//然后验证</span></span><br><span class="line"><span class="keyword">module</span> text_rs_flipflop；</span><br><span class="line"><span class="keyword">reg</span> ts,tr;</span><br><span class="line"><span class="keyword">wire</span> tq,tqb;</span><br><span class="line">rs_flipflop u_rsff(<span class="variable">.q</span>(tq),<span class="variable">.s</span>(ts),<span class="variable">.r</span>(tr),<span class="variable">.qbar</span>(tqb));<span class="comment">//被测模块实例引用</span></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span><span class="comment">//第一个initial语句给出激励</span></span><br><span class="line">	tr=<span class="number">0</span>;</span><br><span class="line">	ts=<span class="number">0</span>;</span><br><span class="line">	#<span class="number">5</span> ts=<span class="number">1</span></span><br><span class="line">	#<span class="number">5</span> ts=<span class="number">0</span>;</span><br><span class="line">	tr=<span class="number">1</span></span><br><span class="line">	#<span class="number">5</span> ts=<span class="number">1</span>;</span><br><span class="line">	tr=<span class="number">0</span>;</span><br><span class="line">	#<span class="number">5</span> ts=<span class="number">0</span>；</span><br><span class="line">	#<span class="number">5</span> tr=<span class="number">1</span>；</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line">	<span class="built_in">$monitor</span>(<span class="string">&quot;at time %t,&quot;</span>,<span class="built_in">$time</span>,<span class="string">&quot;tr=%b,tq=%b,tqb=%b&quot;</span>,tr,ts,tq,tqb);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
输出的波形如下：<br><img src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20221227162729.png"></li>
</ul>
<h2 id="2-4-小结"><a href="#2-4-小结" class="headerlink" title="2.4 小结"></a>2.4 小结</h2><p>通过众多例子可以看到：</p>
<ul>
<li>所有模块的内容都位于module和endmodule两个语句中间</li>
<li>模块是可以进行层次嵌套的</li>
<li>如果每个模块都是可以综合的，则通过综合工具可以把 它们的功能描述全都转换为最基本的逻辑单元描述，最 后可以用一个上层模块通过实例引用把这些模块连接起 来，把它们整合成一个很大的逻辑系统。</li>
<li>Verilog模块可以分为两种类型：一种是为了让模块最终能生成电路结构，另一种是为了测试所设计电路的逻辑功能是否正确。</li>
</ul>
<h1 id="第三章-模块的结构、数据类型、变量和基本运算符号"><a href="#第三章-模块的结构、数据类型、变量和基本运算符号" class="headerlink" title="第三章 模块的结构、数据类型、变量和基本运算符号"></a>第三章 模块的结构、数据类型、变量和基本运算符号</h1><p>[[第3章(2).pdf]]</p>
<h2 id="3-1-模块的结构"><a href="#3-1-模块的结构" class="headerlink" title="3.1 模块的结构"></a>3.1 模块的结构</h2><p>模块由两部分组成，一部分是接口，另一部分是描述逻辑功能，即定义输入时如何影响输出的。</p>
<ul>
<li>Verilog描述的基本单位：用于描述电路的功能、结构以及其他module的通信端口，能够表示：物理块，如IC或ASIC单元；逻辑块，如一个CPU设计的ALU部分；整个系统</li>
<li>描述方式<ul>
<li>数据流方式——连续幅值语句</li>
<li>行为方式——过程语句</li>
<li>结构方式——其他module和门级原语</li>
<li>混合方式——行为+结构+数据流等</li>
</ul>
</li>
<li>模块的构成：端口信息，输入输出说明，逻辑描述<br>  语法格式：说明部分+语句部分</li>
</ul>
<ol>
<li>模块端口的定义<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> 模块名（口<span class="number">1</span>，口<span class="number">2</span>，……）</span><br></pre></td></tr></table></figure></li>
<li>模块的内容：IO说明、内部信号声明和功能定义</li>
</ol>
<ul>
<li>IO说明的格式<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] 端口名<span class="number">1</span>；</span><br><span class="line"><span class="keyword">inout</span> [<span class="number">2</span>:<span class="number">0</span>] 端口名<span class="number">2</span>；</span><br><span class="line"><span class="comment">//也可以写在端口声明语句里面，格式：</span></span><br><span class="line"><span class="keyword">module</span> module_name （<span class="keyword">input</span> port1,<span class="keyword">output</span> port2）;</span><br></pre></td></tr></table></figure></li>
<li>内部信号说明：wire reg 类型的变量声明<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] R1,R2;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">1</span>:<span class="number">0</span>] w1,w2;</span><br></pre></td></tr></table></figure></li>
<li>功能定义：assign声明语句，用实例软件，用过程语句如always<ul>
<li>assign声明：assign，后面再加一个表达式即可</li>
<li>用示例元件：键入元件名字和项链的引脚，#后面为输出延迟。先写输出后写输入</li>
<li>always块：异步清零的D触发器<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> a=b&amp;c</span><br><span class="line"><span class="keyword">and</span> #<span class="number">2</span> u1(q,a,b)</span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> clr);</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(clr)</span><br><span class="line">		q&lt;=<span class="number">0</span>;</span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>（en）</span><br><span class="line">		q&lt;=d;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></li>
</ul>
</li>
</ul>
<ol start="3">
<li>原则：<ul>
<li>所有过程块、连续赋值语句、实例引用都是并行的</li>
<li>他们表示的是一种通过变量名相互链接的关系</li>
<li>同一模块中者三者出现的先后秩序没有关系</li>
<li>只有连续赋值语句assign和实例引用语句可以独立于过程块而存在于模块的功能定义部分</li>
</ul>
</li>
</ol>
<h2 id="3-2-数据类型及其常数和变量"><a href="#3-2-数据类型及其常数和变量" class="headerlink" title="3.2 数据类型及其常数和变量"></a>3.2 数据类型及其常数和变量</h2><h3 id="标识符"><a href="#标识符" class="headerlink" title="标识符"></a>标识符</h3><p>区分大小写，必须以字母开头，转义标识符要以”&quot;开头，以空格结尾<br>模块、端口和实例的名字都是标识符<br>好的命名原则：使用有意义的名字，不要用$字符，结尾不用下划线。要用大小写混合的名字</p>
<h2 id="3-3-运算符及表达式"><a href="#3-3-运算符及表达式" class="headerlink" title="3.3 运算符及表达式"></a>3.3 运算符及表达式</h2>
    </div>

    
    
    

      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/Verilog/" rel="tag"># Verilog</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2022/10/29/DPS%E4%B9%A0%E9%A2%98%E7%B2%BE%E6%9E%90/" rel="prev" title="DPS习题精析">
      <i class="fa fa-chevron-left"></i> DPS习题精析
    </a></div>
      <div class="post-nav-item"></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%AC%AC%E4%BA%8C%E7%AB%A0-Verilog%E8%AF%AD%E6%B3%95%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5"><span class="nav-number">1.</span> <span class="nav-text">第二章 Verilog语法的基本概念</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#2-1-%E6%A6%82%E8%BF%B0"><span class="nav-number">1.1.</span> <span class="nav-text">2.1 概述</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-2-Verilog%E6%A8%A1%E5%9D%97%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5"><span class="nav-number">1.2.</span> <span class="nav-text">2.2 Verilog模块的基本概念</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-3-Verilog%E7%94%A8%E4%BA%8E%E6%A8%A1%E5%9D%97%E7%9A%84%E6%B5%8B%E8%AF%95"><span class="nav-number">1.3.</span> <span class="nav-text">2.3 Verilog用于模块的测试</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-4-%E5%B0%8F%E7%BB%93"><span class="nav-number">1.4.</span> <span class="nav-text">2.4 小结</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%AC%AC%E4%B8%89%E7%AB%A0-%E6%A8%A1%E5%9D%97%E7%9A%84%E7%BB%93%E6%9E%84%E3%80%81%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E3%80%81%E5%8F%98%E9%87%8F%E5%92%8C%E5%9F%BA%E6%9C%AC%E8%BF%90%E7%AE%97%E7%AC%A6%E5%8F%B7"><span class="nav-number">2.</span> <span class="nav-text">第三章 模块的结构、数据类型、变量和基本运算符号</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#3-1-%E6%A8%A1%E5%9D%97%E7%9A%84%E7%BB%93%E6%9E%84"><span class="nav-number">2.1.</span> <span class="nav-text">3.1 模块的结构</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-2-%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E5%8F%8A%E5%85%B6%E5%B8%B8%E6%95%B0%E5%92%8C%E5%8F%98%E9%87%8F"><span class="nav-number">2.2.</span> <span class="nav-text">3.2 数据类型及其常数和变量</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%A0%87%E8%AF%86%E7%AC%A6"><span class="nav-number">2.2.1.</span> <span class="nav-text">标识符</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-3-%E8%BF%90%E7%AE%97%E7%AC%A6%E5%8F%8A%E8%A1%A8%E8%BE%BE%E5%BC%8F"><span class="nav-number">2.3.</span> <span class="nav-text">3.3 运算符及表达式</span></a></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="TianZhongxu"
      src="https://raw.githubusercontent.com/TianZhongxu/BlogImage/main/img/20221029215917.png">
  <p class="site-author-name" itemprop="name">TianZhongxu</p>
  <div class="site-description" itemprop="description">跟我一起搞学习</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">2</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">2</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/TianZhongxu" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;TianZhongxu" rel="noopener" target="_blank"><i class="github fa-fw"></i>GitHub</a>
      </span>
  </div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2023</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">TianZhongxu</span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-chart-area"></i>
    </span>
      <span class="post-meta-item-text">站点总字数：</span>
    <span title="站点总字数">4k</span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-coffee"></i>
    </span>
      <span class="post-meta-item-text">站点阅读时长 &asymp;</span>
    <span title="站点阅读时长">4 分钟</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

        
<div class="busuanzi-count">
  <script async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>




  




  
<script src="/js/local-search.js"></script>













  

  

  

</body>
</html>
