simVerilogNetlistFileList = '(
    (("Design" "4bit_adder") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("Design" "fulladder") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("Design")
simVerilogNetlistFileCellList = '(("Design" 
	("fulladder" "4bit_adder")
    )
)
hnlIncrementalDirectory = '"ihnl"
