;redcode
;assert 1
	SPL 0, <-101
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	CMP -207, <-120
	ADD 210, 60
	ADD 210, 60
	ADD 0, -200
	ADD #270, 1
	ADD 270, 60
	SUB #102, -100
	SUB #102, -100
	JMN @102, -600
	SLT #21, @80
	SLT #21, @80
	SLT #21, @80
	SLT #91, @80
	SPL 0, <-101
	SPL 0, <-101
	ADD @127, 106
	ADD @127, 106
	ADD @127, 106
	SUB <127, 106
	SLT @0, 29
	ADD #270, 1
	ADD #270, 1
	ADD #270, 1
	SLT @60, 29
	SLT #21, @80
	SLT @0, 29
	SUB 17, <732
	SLT @0, 29
	SUB #2, 22
	MOV -7, <-20
	MOV -7, <-30
	MOV -7, <-20
	MOV -7, <-20
	SLT 230, @12
	ADD 270, 60
	MOV -91, <-25
	ADD 3, @11
	ADD 270, 60
	JMN 219, 60
	MOV -7, <-20
	SUB 9, 0
	SUB @127, 106
	SPL 0, <-101
	SUB 9, 0
	CMP -207, <-120
