Protel Design System Design Rule Check
PCB File : C:\Users\Alex\Desktop\NIXIE\Nixie MCU\Nixie_MCU.PcbDoc
Date     : 25.10.2024
Time     : 18:14:26

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.125mm) (Max=10mm) (Preferred=0.25mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.5mm) (Conductor Width=0.25mm) (Air Gap=0.25mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-16(0mm,8mm) on Multi-Layer Actual Slot Hole Height = 3mm
   Violation between Hole Size Constraint: (8mm > 2.54mm) Pad Free-16(0mm,8mm) on Multi-Layer Actual Slot Hole Width = 8mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-16(0mm,-8mm) on Multi-Layer Actual Slot Hole Height = 3mm
   Violation between Hole Size Constraint: (8mm > 2.54mm) Pad Free-16(0mm,-8mm) on Multi-Layer Actual Slot Hole Width = 8mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.2mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.2mm) Between Pad D1-10(28.477mm,9.4mm) on Signal Layer 1 And Pad D1-11(27.977mm,9.4mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.2mm) Between Pad D1-10(28.477mm,9.4mm) on Signal Layer 1 And Pad D1-9(28.977mm,9.4mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.2mm) Between Pad D1-4(27.977mm,6.6mm) on Signal Layer 1 And Pad D1-5(28.477mm,6.6mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.2mm) Between Pad D1-5(28.477mm,6.6mm) on Signal Layer 1 And Pad D1-6(28.977mm,6.6mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.2mm) Between Pad D1-6(28.977mm,6.6mm) on Signal Layer 1 And Pad D1-7(29.477mm,6.6mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.2mm) Between Pad D1-8(29.477mm,9.4mm) on Signal Layer 1 And Pad D1-9(28.977mm,9.4mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-1(-75.9mm,3.575mm) on Signal Layer 1 And Pad D2-2(-75.9mm,4.225mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-10(-75.9mm,9.425mm) on Signal Layer 1 And Pad D2-9(-75.9mm,8.775mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-11(-82.1mm,9.425mm) on Signal Layer 1 And Pad D2-12(-82.1mm,8.775mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-12(-82.1mm,8.775mm) on Signal Layer 1 And Pad D2-13(-82.1mm,8.125mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-13(-82.1mm,8.125mm) on Signal Layer 1 And Pad D2-14(-82.1mm,7.475mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-14(-82.1mm,7.475mm) on Signal Layer 1 And Pad D2-15(-82.1mm,6.825mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-15(-82.1mm,6.825mm) on Signal Layer 1 And Pad D2-16(-82.1mm,6.175mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-16(-82.1mm,6.175mm) on Signal Layer 1 And Pad D2-17(-82.1mm,5.525mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-17(-82.1mm,5.525mm) on Signal Layer 1 And Pad D2-18(-82.1mm,4.875mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-18(-82.1mm,4.875mm) on Signal Layer 1 And Pad D2-19(-82.1mm,4.225mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-19(-82.1mm,4.225mm) on Signal Layer 1 And Pad D2-20(-82.1mm,3.575mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-2(-75.9mm,4.225mm) on Signal Layer 1 And Pad D2-3(-75.9mm,4.875mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-3(-75.9mm,4.875mm) on Signal Layer 1 And Pad D2-4(-75.9mm,5.525mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-4(-75.9mm,5.525mm) on Signal Layer 1 And Pad D2-5(-75.9mm,6.175mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-5(-75.9mm,6.175mm) on Signal Layer 1 And Pad D2-6(-75.9mm,6.825mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-6(-75.9mm,6.825mm) on Signal Layer 1 And Pad D2-7(-75.9mm,7.475mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-7(-75.9mm,7.475mm) on Signal Layer 1 And Pad D2-8(-75.9mm,8.125mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D2-8(-75.9mm,8.125mm) on Signal Layer 1 And Pad D2-9(-75.9mm,8.775mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D4-1(-5.695mm,-14.85mm) on Signal Layer 1 And Pad D4-7(-4.7mm,-15.5mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D4-2(-5.695mm,-15.5mm) on Signal Layer 1 And Pad D4-7(-4.7mm,-15.5mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D4-3(-5.695mm,-16.15mm) on Signal Layer 1 And Pad D4-7(-4.7mm,-15.5mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D4-4(-3.705mm,-16.15mm) on Signal Layer 1 And Pad D4-7(-4.7mm,-15.5mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D4-5(-3.705mm,-15.5mm) on Signal Layer 1 And Pad D4-7(-4.7mm,-15.5mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.2mm) Between Pad D4-6(-3.705mm,-14.85mm) on Signal Layer 1 And Pad D4-7(-4.7mm,-15.5mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.2mm) Between Pad D5-1(1.2mm,-14.55mm) on Signal Layer 1 And Pad D5-2(1.2mm,-15.2mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.2mm) Between Pad D5-2(1.2mm,-15.2mm) on Signal Layer 1 And Pad D5-3(1.2mm,-15.85mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.2mm) Between Pad D5-3(1.2mm,-15.85mm) on Signal Layer 1 And Pad D5-4(1.2mm,-16.5mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.2mm) Between Pad D5-5(5.39mm,-16.5mm) on Signal Layer 1 And Pad D5-6(5.39mm,-15.85mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.2mm) Between Pad D5-6(5.39mm,-15.85mm) on Signal Layer 1 And Pad D5-7(5.39mm,-15.2mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.2mm) Between Pad D5-7(5.39mm,-15.2mm) on Signal Layer 1 And Pad D5-8(5.39mm,-14.55mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad DA2-1(-56.197mm,8.692mm) on Signal Layer 1 And Pad DA2-7(-57.647mm,9.642mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad DA2-2(-56.197mm,9.642mm) on Signal Layer 1 And Pad DA2-7(-57.647mm,9.642mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad DA2-3(-56.197mm,10.592mm) on Signal Layer 1 And Pad DA2-7(-57.647mm,9.642mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad DA2-4(-59.097mm,10.592mm) on Signal Layer 1 And Pad DA2-7(-57.647mm,9.642mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad DA2-5(-59.097mm,9.642mm) on Signal Layer 1 And Pad DA2-7(-57.647mm,9.642mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.2mm) Between Pad DA2-6(-59.097mm,8.692mm) on Signal Layer 1 And Pad DA2-7(-57.647mm,9.642mm) on Signal Layer 1 [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.012mm < 0.2mm) Between Via (-57.266mm,10.277mm) from Signal Layer 1 to Bottom Layer And Via (-58.028mm,10.277mm) from Signal Layer 1 to Bottom Layer [Top Solder] Mask Sliver [0.012mm] / [Bottom Solder] Mask Sliver [0.012mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.012mm < 0.2mm) Between Via (-57.266mm,9.007mm) from Signal Layer 1 to Bottom Layer And Via (-58.028mm,9.007mm) from Signal Layer 1 to Bottom Layer [Top Solder] Mask Sliver [0.012mm] / [Bottom Solder] Mask Sliver [0.012mm]
Rule Violations :44

Processing Rule : Silk To Solder Mask (Clearance=0.2mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Arc (27.227mm,8.55mm) on Top Overlay And Pad D1-1(28.727mm,8.5mm) on Signal Layer 1 [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Arc (27.227mm,8.55mm) on Top Overlay And Pad D1-1(28.727mm,8.5mm) on Signal Layer 1 [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.2mm) Between Pad D1-11(27.977mm,9.4mm) on Signal Layer 1 And Track (27.602mm,8.95mm)(27.602mm,9.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.2mm) Between Pad D1-3(28.727mm,7.5mm) on Signal Layer 1 And Track (27.602mm,6.525mm)(27.602mm,7.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.2mm) Between Pad D1-3(28.727mm,7.5mm) on Signal Layer 1 And Track (29.852mm,6.525mm)(29.852mm,7.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.2mm) Between Pad D1-4(27.977mm,6.6mm) on Signal Layer 1 And Track (27.602mm,6.525mm)(27.602mm,7.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.2mm) Between Pad D1-8(29.477mm,9.4mm) on Signal Layer 1 And Track (29.852mm,8.95mm)(29.852mm,9.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-1(-40mm,-3.5mm) on Signal Layer 1 And Track (-40mm,-15.5mm)(-40mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-10(-36.25mm,-15.5mm) on Signal Layer 1 And Track (-40mm,-15.5mm)(-25mm,-15.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-11(-34.75mm,-15.5mm) on Signal Layer 1 And Track (-40mm,-15.5mm)(-25mm,-15.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-12(-33.25mm,-15.5mm) on Signal Layer 1 And Track (-40mm,-15.5mm)(-25mm,-15.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-13(-31.75mm,-15.5mm) on Signal Layer 1 And Track (-40mm,-15.5mm)(-25mm,-15.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-14(-30.25mm,-15.5mm) on Signal Layer 1 And Track (-40mm,-15.5mm)(-25mm,-15.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-15(-28.75mm,-15.5mm) on Signal Layer 1 And Track (-40mm,-15.5mm)(-25mm,-15.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-16(-27.25mm,-15.5mm) on Signal Layer 1 And Track (-40mm,-15.5mm)(-25mm,-15.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-18(-25mm,-12.5mm) on Signal Layer 1 And Track (-25mm,-15.5mm)(-25mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-19(-25mm,-11mm) on Signal Layer 1 And Track (-25mm,-15.5mm)(-25mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-2(-40mm,-5mm) on Signal Layer 1 And Track (-40mm,-15.5mm)(-40mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-20(-25mm,-9.5mm) on Signal Layer 1 And Track (-25mm,-15.5mm)(-25mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-21(-25mm,-8mm) on Signal Layer 1 And Track (-25mm,-15.5mm)(-25mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-22(-25mm,-6.5mm) on Signal Layer 1 And Track (-25mm,-15.5mm)(-25mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-23(-25mm,-5mm) on Signal Layer 1 And Track (-25mm,-15.5mm)(-25mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-24(-25mm,-3.5mm) on Signal Layer 1 And Track (-25mm,-15.5mm)(-25mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-3(-40mm,-6.5mm) on Signal Layer 1 And Track (-40mm,-15.5mm)(-40mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-4(-40mm,-8mm) on Signal Layer 1 And Track (-40mm,-15.5mm)(-40mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-5(-40mm,-9.5mm) on Signal Layer 1 And Track (-40mm,-15.5mm)(-40mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-7(-40mm,-12.5mm) on Signal Layer 1 And Track (-40mm,-15.5mm)(-40mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad DD1-1(27.975mm,-3.625mm) on Signal Layer 1 And Track (28.356mm,-3.076mm)(28.356mm,-2.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad DD1-1(27.975mm,-3.625mm) on Signal Layer 1 And Track (28.356mm,-4.551mm)(28.356mm,-4.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.2mm) Between Pad DD1-2(27.975mm,-5.125mm) on Signal Layer 1 And Track (28.356mm,-4.551mm)(28.356mm,-4.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.2mm) Between Pad DD1-2(27.975mm,-5.125mm) on Signal Layer 1 And Track (28.356mm,-6.076mm)(28.356mm,-5.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad DD1-3(27.975mm,-6.625mm) on Signal Layer 1 And Track (28.356mm,-6.076mm)(28.356mm,-5.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad DD1-3(27.975mm,-6.625mm) on Signal Layer 1 And Track (28.356mm,-7.5mm)(28.356mm,-7.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad DD2-1(27.75mm,-12.775mm) on Signal Layer 1 And Track (28.131mm,-12.226mm)(28.131mm,-11.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad DD2-1(27.75mm,-12.775mm) on Signal Layer 1 And Track (28.131mm,-13.701mm)(28.131mm,-13.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.2mm) Between Pad DD2-2(27.75mm,-14.275mm) on Signal Layer 1 And Track (28.131mm,-13.701mm)(28.131mm,-13.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.2mm) Between Pad DD2-2(27.75mm,-14.275mm) on Signal Layer 1 And Track (28.131mm,-15.226mm)(28.131mm,-14.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad DD2-3(27.75mm,-15.775mm) on Signal Layer 1 And Track (28.131mm,-15.226mm)(28.131mm,-14.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad DD2-3(27.75mm,-15.775mm) on Signal Layer 1 And Track (28.131mm,-16.65mm)(28.131mm,-16.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.2mm) Between Pad VD1-1(-22.61mm,-14.621mm) on Signal Layer 1 And Track (-22.01mm,-16.646mm)(-22.01mm,-13.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD1-1(-22.61mm,-14.621mm) on Signal Layer 1 And Track (-23.235mm,-13.996mm)(-22.01mm,-13.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD1-1(-22.61mm,-14.621mm) on Signal Layer 1 And Track (-23.235mm,-16.646mm)(-23.235mm,-13.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.2mm) Between Pad VD1-2(-22.61mm,-16.021mm) on Signal Layer 1 And Track (-22.01mm,-16.646mm)(-22.01mm,-13.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD1-2(-22.61mm,-16.021mm) on Signal Layer 1 And Track (-23.235mm,-16.646mm)(-22.01mm,-16.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD1-2(-22.61mm,-16.021mm) on Signal Layer 1 And Track (-23.235mm,-16.646mm)(-23.235mm,-13.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.2mm) Between Pad VD2-1(-21.011mm,-14.636mm) on Signal Layer 1 And Track (-20.411mm,-16.661mm)(-20.411mm,-14.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD2-1(-21.011mm,-14.636mm) on Signal Layer 1 And Track (-21.636mm,-14.011mm)(-20.411mm,-14.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD2-1(-21.011mm,-14.636mm) on Signal Layer 1 And Track (-21.636mm,-16.661mm)(-21.636mm,-14.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.2mm) Between Pad VD2-2(-21.011mm,-16.036mm) on Signal Layer 1 And Track (-20.411mm,-16.661mm)(-20.411mm,-14.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD2-2(-21.011mm,-16.036mm) on Signal Layer 1 And Track (-21.636mm,-16.661mm)(-20.411mm,-16.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD2-2(-21.011mm,-16.036mm) on Signal Layer 1 And Track (-21.636mm,-16.661mm)(-21.636mm,-14.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD3-1(28.05mm,-0.8mm) on Signal Layer 1 And Track (27mm,0.65mm)(33.15mm,0.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD3-1(28.05mm,-0.8mm) on Signal Layer 1 And Track (27mm,-2.25mm)(27mm,0.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD3-1(28.05mm,-0.8mm) on Signal Layer 1 And Track (27mm,-2.25mm)(33.15mm,-2.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD3-2(32.05mm,-0.8mm) on Signal Layer 1 And Track (27mm,0.65mm)(33.15mm,0.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD3-2(32.05mm,-0.8mm) on Signal Layer 1 And Track (27mm,-2.25mm)(33.15mm,-2.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad VD3-2(32.05mm,-0.8mm) on Signal Layer 1 And Track (33.15mm,-2.25mm)(33.15mm,0.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD4-1(27.825mm,-9.95mm) on Signal Layer 1 And Track (26.775mm,-11.4mm)(26.775mm,-8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD4-1(27.825mm,-9.95mm) on Signal Layer 1 And Track (26.775mm,-11.4mm)(32.925mm,-11.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD4-1(27.825mm,-9.95mm) on Signal Layer 1 And Track (26.775mm,-8.5mm)(32.925mm,-8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD4-2(31.825mm,-9.95mm) on Signal Layer 1 And Track (26.775mm,-11.4mm)(32.925mm,-11.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad VD4-2(31.825mm,-9.95mm) on Signal Layer 1 And Track (26.775mm,-8.5mm)(32.925mm,-8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad VD4-2(31.825mm,-9.95mm) on Signal Layer 1 And Track (32.925mm,-11.4mm)(32.925mm,-8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS10-1(-87.445mm,-4.203mm) on Multi-Layer And Track (-86.175mm,-4.838mm)(-86.175mm,-3.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS10-1(-87.445mm,-4.203mm) on Multi-Layer And Track (-88.08mm,-2.933mm)(-86.81mm,-2.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS10-1(-87.445mm,-4.203mm) on Multi-Layer And Track (-88.08mm,-5.473mm)(-86.81mm,-5.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS10-1(-87.445mm,-4.203mm) on Multi-Layer And Track (-88.715mm,-4.838mm)(-88.715mm,-3.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad XS10-1(-87.445mm,-4.203mm) on Multi-Layer And Track (-88.73mm,-4.835mm)(-88.73mm,-3.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.2mm) Between Pad XS1-1(49mm,0mm) on Multi-Layer And Track (47.73mm,-0.635mm)(47.73mm,0.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.2mm) Between Pad XS1-1(49mm,0mm) on Multi-Layer And Track (47.73mm,0.635mm)(48.365mm,1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.2mm) Between Pad XS1-1(49mm,0mm) on Multi-Layer And Track (47.73mm,-0.635mm)(48.365mm,-1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.2mm) Between Pad XS1-1(49mm,0mm) on Multi-Layer And Track (48.365mm,1.27mm)(49.635mm,1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.2mm) Between Pad XS1-1(49mm,0mm) on Multi-Layer And Track (48.365mm,-1.27mm)(49.635mm,-1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.2mm) Between Pad XS1-1(49mm,0mm) on Multi-Layer And Track (49.635mm,1.27mm)(50.27mm,0.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.2mm) Between Pad XS1-1(49mm,0mm) on Multi-Layer And Track (49.635mm,-1.27mm)(50.27mm,-0.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.2mm) Between Pad XS1-1(49mm,0mm) on Multi-Layer And Track (50.27mm,-0.635mm)(50.27mm,0.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS13-1(15mm,-4.225mm) on Multi-Layer And Track (13.73mm,-4.86mm)(13.73mm,-3.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS13-1(15mm,-4.225mm) on Multi-Layer And Track (14.365mm,-2.955mm)(15.635mm,-2.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS13-1(15mm,-4.225mm) on Multi-Layer And Track (14.365mm,-5.495mm)(15.635mm,-5.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS13-1(15mm,-4.225mm) on Multi-Layer And Track (16.27mm,-4.86mm)(16.27mm,-3.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad XS13-1(15mm,-4.225mm) on Multi-Layer And Track (16.285mm,-4.838mm)(16.285mm,-3.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad XS14-1(18.855mm,-6.753mm) on Multi-Layer And Track (17.57mm,-7.385mm)(17.57mm,-6.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS14-1(18.855mm,-6.753mm) on Multi-Layer And Track (17.585mm,-7.388mm)(17.585mm,-6.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS14-1(18.855mm,-6.753mm) on Multi-Layer And Track (18.22mm,-5.483mm)(19.49mm,-5.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS14-1(18.855mm,-6.753mm) on Multi-Layer And Track (18.22mm,-8.023mm)(19.49mm,-8.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS14-1(18.855mm,-6.753mm) on Multi-Layer And Track (20.125mm,-7.388mm)(20.125mm,-6.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad XS15-1(-90mm,-4.2mm) on Multi-Layer And Track (-88.715mm,-4.838mm)(-88.715mm,-3.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS15-1(-90mm,-4.2mm) on Multi-Layer And Track (-88.73mm,-4.835mm)(-88.73mm,-3.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS15-1(-90mm,-4.2mm) on Multi-Layer And Track (-90.635mm,-2.93mm)(-89.365mm,-2.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad XS15-1(-90mm,-4.2mm) on Multi-Layer And Track (-90.635mm,-2.97mm)(-89.365mm,-2.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS15-1(-90mm,-4.2mm) on Multi-Layer And Track (-90.635mm,-5.47mm)(-89.365mm,-5.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS15-1(-90mm,-4.2mm) on Multi-Layer And Track (-91.27mm,-4.835mm)(-91.27mm,-3.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS16-1(10mm,-7.5mm) on Multi-Layer And Track (11.27mm,-8.135mm)(11.27mm,-6.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS16-1(10mm,-7.5mm) on Multi-Layer And Track (8.73mm,-8.135mm)(8.73mm,-6.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS16-1(10mm,-7.5mm) on Multi-Layer And Track (9.365mm,-6.23mm)(10.635mm,-6.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS16-1(10mm,-7.5mm) on Multi-Layer And Track (9.365mm,-8.77mm)(10.635mm,-8.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS17-1(-10mm,-7.5mm) on Multi-Layer And Track (-10.635mm,-6.23mm)(-9.365mm,-6.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS17-1(-10mm,-7.5mm) on Multi-Layer And Track (-10.635mm,-8.77mm)(-9.365mm,-8.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS17-1(-10mm,-7.5mm) on Multi-Layer And Track (-11.27mm,-8.135mm)(-11.27mm,-6.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS17-1(-10mm,-7.5mm) on Multi-Layer And Track (-8.73mm,-8.135mm)(-8.73mm,-6.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS18-1(-10mm,7.5mm) on Multi-Layer And Track (-10.635mm,6.23mm)(-9.365mm,6.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS18-1(-10mm,7.5mm) on Multi-Layer And Track (-10.635mm,8.77mm)(-9.365mm,8.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS18-1(-10mm,7.5mm) on Multi-Layer And Track (-11.27mm,6.865mm)(-11.27mm,8.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS18-1(-10mm,7.5mm) on Multi-Layer And Track (-8.73mm,6.865mm)(-8.73mm,8.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS19-1(10mm,7.5mm) on Multi-Layer And Track (11.27mm,6.865mm)(11.27mm,8.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS19-1(10mm,7.5mm) on Multi-Layer And Track (8.73mm,6.865mm)(8.73mm,8.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS19-1(10mm,7.5mm) on Multi-Layer And Track (9.365mm,6.23mm)(10.635mm,6.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS19-1(10mm,7.5mm) on Multi-Layer And Track (9.365mm,8.77mm)(10.635mm,8.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS20-1(-81.673mm,-13.067mm) on Multi-Layer And Track (-80.403mm,-13.702mm)(-80.403mm,-12.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS20-1(-81.673mm,-13.067mm) on Multi-Layer And Track (-82.308mm,-11.797mm)(-81.038mm,-11.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS20-1(-81.673mm,-13.067mm) on Multi-Layer And Track (-82.308mm,-14.337mm)(-81.038mm,-14.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS20-1(-81.673mm,-13.067mm) on Multi-Layer And Track (-82.943mm,-13.702mm)(-82.943mm,-12.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad XS20-1(-81.673mm,-13.067mm) on Multi-Layer And Track (-82.953mm,-13.68mm)(-82.953mm,-12.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.2mm) Between Pad XS2-1(44mm,0mm) on Multi-Layer And Track (42.73mm,-0.635mm)(42.73mm,0.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.2mm) Between Pad XS2-1(44mm,0mm) on Multi-Layer And Track (42.73mm,0.635mm)(43.365mm,1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.2mm) Between Pad XS2-1(44mm,0mm) on Multi-Layer And Track (42.73mm,-0.635mm)(43.365mm,-1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.2mm) Between Pad XS2-1(44mm,0mm) on Multi-Layer And Track (43.365mm,1.27mm)(44.635mm,1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.2mm) Between Pad XS2-1(44mm,0mm) on Multi-Layer And Track (43.365mm,-1.27mm)(44.635mm,-1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.2mm) Between Pad XS2-1(44mm,0mm) on Multi-Layer And Track (44.635mm,1.27mm)(45.27mm,0.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.2mm) Between Pad XS2-1(44mm,0mm) on Multi-Layer And Track (44.635mm,-1.27mm)(45.27mm,-0.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.2mm) Between Pad XS2-1(44mm,0mm) on Multi-Layer And Track (45.27mm,-0.635mm)(45.27mm,0.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad XS21-1(-84.223mm,-13.045mm) on Multi-Layer And Track (-82.943mm,-13.702mm)(-82.943mm,-12.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS21-1(-84.223mm,-13.045mm) on Multi-Layer And Track (-82.953mm,-13.68mm)(-82.953mm,-12.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS21-1(-84.223mm,-13.045mm) on Multi-Layer And Track (-84.858mm,-11.775mm)(-83.588mm,-11.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS21-1(-84.223mm,-13.045mm) on Multi-Layer And Track (-84.858mm,-14.315mm)(-83.588mm,-14.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS21-1(-84.223mm,-13.045mm) on Multi-Layer And Track (-85.493mm,-13.68mm)(-85.493mm,-12.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS22-1(68.9mm,7.3mm) on Multi-Layer And Track (67.63mm,6.665mm)(67.63mm,7.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS22-1(68.9mm,7.3mm) on Multi-Layer And Track (68.265mm,6.03mm)(69.535mm,6.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS22-1(68.9mm,7.3mm) on Multi-Layer And Track (68.265mm,8.57mm)(69.535mm,8.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS22-1(68.9mm,7.3mm) on Multi-Layer And Track (70.17mm,6.665mm)(70.17mm,7.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS23-1(68.9mm,9.9mm) on Multi-Layer And Track (67.63mm,9.265mm)(67.63mm,10.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS23-1(68.9mm,9.9mm) on Multi-Layer And Track (68.265mm,11.17mm)(69.535mm,11.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS23-1(68.9mm,9.9mm) on Multi-Layer And Track (68.265mm,8.63mm)(69.535mm,8.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS23-1(68.9mm,9.9mm) on Multi-Layer And Track (70.17mm,9.265mm)(70.17mm,10.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS25-1(-81mm,12.75mm) on Multi-Layer And Track (-79.73mm,12.115mm)(-79.73mm,13.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad XS25-1(-81mm,12.75mm) on Multi-Layer And Track (-79.77mm,12.115mm)(-79.77mm,13.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS25-1(-81mm,12.75mm) on Multi-Layer And Track (-81.635mm,11.48mm)(-80.365mm,11.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad XS25-1(-81mm,12.75mm) on Multi-Layer And Track (-81.635mm,13.98mm)(-80.365mm,13.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS25-1(-81mm,12.75mm) on Multi-Layer And Track (-81.635mm,14.02mm)(-80.365mm,14.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad XS25-1(-81mm,12.75mm) on Multi-Layer And Track (-82.23mm,12.19mm)(-82.23mm,13.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS25-1(-81mm,12.75mm) on Multi-Layer And Track (-82.27mm,12.115mm)(-82.27mm,13.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS26-1(-83.5mm,12.75mm) on Multi-Layer And Track (-82.23mm,12.19mm)(-82.23mm,13.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad XS26-1(-83.5mm,12.75mm) on Multi-Layer And Track (-82.27mm,12.115mm)(-82.27mm,13.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad XS26-1(-83.5mm,12.75mm) on Multi-Layer And Track (-82.865mm,11.555mm)(-82.23mm,12.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.2mm) Between Pad XS26-1(-83.5mm,12.75mm) on Multi-Layer And Track (-84.135mm,11.555mm)(-82.865mm,11.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad XS26-1(-83.5mm,12.75mm) on Multi-Layer And Track (-84.135mm,13.98mm)(-82.865mm,13.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.2mm) Between Pad XS26-1(-83.5mm,12.75mm) on Multi-Layer And Track (-84.77mm,12.19mm)(-84.135mm,11.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS26-1(-83.5mm,12.75mm) on Multi-Layer And Track (-84.77mm,12.19mm)(-84.77mm,13.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS27-1(-83.5mm,15.25mm) on Multi-Layer And Track (-82.23mm,14.615mm)(-82.23mm,15.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad XS27-1(-83.5mm,15.25mm) on Multi-Layer And Track (-82.27mm,14.615mm)(-82.27mm,15.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS27-1(-83.5mm,15.25mm) on Multi-Layer And Track (-84.135mm,13.98mm)(-82.865mm,13.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.2mm) Between Pad XS27-1(-83.5mm,15.25mm) on Multi-Layer And Track (-84.135mm,14.095mm)(-82.865mm,14.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS27-1(-83.5mm,15.25mm) on Multi-Layer And Track (-84.135mm,16.52mm)(-82.865mm,16.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS27-1(-83.5mm,15.25mm) on Multi-Layer And Track (-84.77mm,14.615mm)(-84.77mm,15.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS28-1(-81mm,15.25mm) on Multi-Layer And Track (-79.73mm,14.615mm)(-79.73mm,15.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS28-1(-81mm,15.25mm) on Multi-Layer And Track (-81.635mm,13.98mm)(-80.365mm,13.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad XS28-1(-81mm,15.25mm) on Multi-Layer And Track (-81.635mm,14.02mm)(-80.365mm,14.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS28-1(-81mm,15.25mm) on Multi-Layer And Track (-81.635mm,16.52mm)(-80.365mm,16.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad XS28-1(-81mm,15.25mm) on Multi-Layer And Track (-82.23mm,14.615mm)(-82.23mm,15.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS28-1(-81mm,15.25mm) on Multi-Layer And Track (-82.27mm,14.615mm)(-82.27mm,15.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS29-1(-62mm,15.2mm) on Multi-Layer And Track (-60.73mm,14.565mm)(-60.73mm,15.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS29-1(-62mm,15.2mm) on Multi-Layer And Track (-62.635mm,13.93mm)(-61.365mm,13.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS29-1(-62mm,15.2mm) on Multi-Layer And Track (-62.635mm,16.47mm)(-61.365mm,16.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS29-1(-62mm,15.2mm) on Multi-Layer And Track (-63.27mm,14.565mm)(-63.27mm,15.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS30-1(-15mm,11mm) on Multi-Layer And Track (-13.73mm,10.365mm)(-13.73mm,11.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS30-1(-15mm,11mm) on Multi-Layer And Track (-15.635mm,12.27mm)(-14.365mm,12.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS30-1(-15mm,11mm) on Multi-Layer And Track (-15.635mm,9.73mm)(-14.365mm,9.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS30-1(-15mm,11mm) on Multi-Layer And Track (-15.635mm,9.73mm)(-14.365mm,9.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS30-1(-15mm,11mm) on Multi-Layer And Track (-16.27mm,10.365mm)(-16.27mm,11.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS3-1(-90mm,3.38mm) on Multi-Layer And Track (-88.73mm,2.745mm)(-88.73mm,4.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS3-1(-90mm,3.38mm) on Multi-Layer And Track (-90.635mm,2.11mm)(-89.365mm,2.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS3-1(-90mm,3.38mm) on Multi-Layer And Track (-90.635mm,2.11mm)(-89.365mm,2.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS3-1(-90mm,3.38mm) on Multi-Layer And Track (-90.635mm,4.65mm)(-89.365mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS3-1(-90mm,3.38mm) on Multi-Layer And Track (-90.635mm,4.65mm)(-89.365mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS3-1(-90mm,3.38mm) on Multi-Layer And Track (-91.27mm,2.745mm)(-91.27mm,4.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS31-1(-15mm,8.46mm) on Multi-Layer And Track (-13.73mm,7.825mm)(-13.73mm,9.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS31-1(-15mm,8.46mm) on Multi-Layer And Track (-15.635mm,7.19mm)(-14.365mm,7.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS31-1(-15mm,8.46mm) on Multi-Layer And Track (-15.635mm,7.19mm)(-14.365mm,7.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS31-1(-15mm,8.46mm) on Multi-Layer And Track (-15.635mm,9.73mm)(-14.365mm,9.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS31-1(-15mm,8.46mm) on Multi-Layer And Track (-15.635mm,9.73mm)(-14.365mm,9.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS31-1(-15mm,8.46mm) on Multi-Layer And Track (-16.27mm,7.825mm)(-16.27mm,9.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS32-1(-15mm,5.92mm) on Multi-Layer And Track (-13.73mm,5.285mm)(-13.73mm,6.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS32-1(-15mm,5.92mm) on Multi-Layer And Track (-15.635mm,4.65mm)(-14.365mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS32-1(-15mm,5.92mm) on Multi-Layer And Track (-15.635mm,4.65mm)(-14.365mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS32-1(-15mm,5.92mm) on Multi-Layer And Track (-15.635mm,7.19mm)(-14.365mm,7.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS32-1(-15mm,5.92mm) on Multi-Layer And Track (-15.635mm,7.19mm)(-14.365mm,7.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS32-1(-15mm,5.92mm) on Multi-Layer And Track (-16.27mm,5.285mm)(-16.27mm,6.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS33-1(-15mm,3.38mm) on Multi-Layer And Track (-13.73mm,2.745mm)(-13.73mm,4.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS33-1(-15mm,3.38mm) on Multi-Layer And Track (-15.635mm,2.11mm)(-14.365mm,2.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS33-1(-15mm,3.38mm) on Multi-Layer And Track (-15.635mm,2.11mm)(-14.365mm,2.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS33-1(-15mm,3.38mm) on Multi-Layer And Track (-15.635mm,4.65mm)(-14.365mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS33-1(-15mm,3.38mm) on Multi-Layer And Track (-15.635mm,4.65mm)(-14.365mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS33-1(-15mm,3.38mm) on Multi-Layer And Track (-16.27mm,2.745mm)(-16.27mm,4.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS34-1(-15mm,0.84mm) on Multi-Layer And Track (-13.73mm,0.205mm)(-13.73mm,1.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS34-1(-15mm,0.84mm) on Multi-Layer And Track (-15.635mm,-0.43mm)(-14.365mm,-0.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS34-1(-15mm,0.84mm) on Multi-Layer And Track (-15.635mm,2.11mm)(-14.365mm,2.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS34-1(-15mm,0.84mm) on Multi-Layer And Track (-15.635mm,2.11mm)(-14.365mm,2.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS34-1(-15mm,0.84mm) on Multi-Layer And Track (-16.27mm,0.205mm)(-16.27mm,1.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS35-1(18.85mm,-9.325mm) on Multi-Layer And Track (17.58mm,-9.96mm)(17.58mm,-8.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS35-1(18.85mm,-9.325mm) on Multi-Layer And Track (18.215mm,-10.595mm)(19.485mm,-10.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS35-1(18.85mm,-9.325mm) on Multi-Layer And Track (18.215mm,-8.055mm)(19.485mm,-8.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS35-1(18.85mm,-9.325mm) on Multi-Layer And Track (20.12mm,-9.96mm)(20.12mm,-8.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS36-1(15mm,11mm) on Multi-Layer And Track (13.73mm,10.365mm)(13.73mm,11.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS36-1(15mm,11mm) on Multi-Layer And Track (14.365mm,12.27mm)(15.635mm,12.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS36-1(15mm,11mm) on Multi-Layer And Track (14.365mm,9.73mm)(15.635mm,9.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS36-1(15mm,11mm) on Multi-Layer And Track (14.365mm,9.73mm)(15.635mm,9.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS36-1(15mm,11mm) on Multi-Layer And Track (16.27mm,10.365mm)(16.27mm,11.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS37-1(15mm,8.46mm) on Multi-Layer And Track (13.73mm,7.825mm)(13.73mm,9.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS37-1(15mm,8.46mm) on Multi-Layer And Track (14.365mm,7.19mm)(15.635mm,7.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS37-1(15mm,8.46mm) on Multi-Layer And Track (14.365mm,7.19mm)(15.635mm,7.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS37-1(15mm,8.46mm) on Multi-Layer And Track (14.365mm,9.73mm)(15.635mm,9.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS37-1(15mm,8.46mm) on Multi-Layer And Track (14.365mm,9.73mm)(15.635mm,9.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS37-1(15mm,8.46mm) on Multi-Layer And Track (16.27mm,7.825mm)(16.27mm,9.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS38-1(15mm,5.92mm) on Multi-Layer And Track (13.73mm,5.285mm)(13.73mm,6.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS38-1(15mm,5.92mm) on Multi-Layer And Track (14.365mm,4.65mm)(15.635mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS38-1(15mm,5.92mm) on Multi-Layer And Track (14.365mm,4.65mm)(15.635mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS38-1(15mm,5.92mm) on Multi-Layer And Track (14.365mm,7.19mm)(15.635mm,7.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS38-1(15mm,5.92mm) on Multi-Layer And Track (14.365mm,7.19mm)(15.635mm,7.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS38-1(15mm,5.92mm) on Multi-Layer And Track (16.27mm,5.285mm)(16.27mm,6.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS39-1(15mm,3.38mm) on Multi-Layer And Track (13.73mm,2.745mm)(13.73mm,4.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS39-1(15mm,3.38mm) on Multi-Layer And Track (14.365mm,2.11mm)(15.635mm,2.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS39-1(15mm,3.38mm) on Multi-Layer And Track (14.365mm,2.11mm)(15.635mm,2.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS39-1(15mm,3.38mm) on Multi-Layer And Track (14.365mm,4.65mm)(15.635mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS39-1(15mm,3.38mm) on Multi-Layer And Track (14.365mm,4.65mm)(15.635mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS39-1(15mm,3.38mm) on Multi-Layer And Track (16.27mm,2.745mm)(16.27mm,4.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS40-1(15mm,0.84mm) on Multi-Layer And Track (13.73mm,0.205mm)(13.73mm,1.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS40-1(15mm,0.84mm) on Multi-Layer And Track (14.365mm,-0.43mm)(15.635mm,-0.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS40-1(15mm,0.84mm) on Multi-Layer And Track (14.365mm,2.11mm)(15.635mm,2.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS40-1(15mm,0.84mm) on Multi-Layer And Track (14.365mm,2.11mm)(15.635mm,2.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS40-1(15mm,0.84mm) on Multi-Layer And Track (16.27mm,0.205mm)(16.27mm,1.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS4-1(-90mm,5.92mm) on Multi-Layer And Track (-88.73mm,5.285mm)(-88.73mm,6.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS4-1(-90mm,5.92mm) on Multi-Layer And Track (-90.635mm,4.65mm)(-89.365mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS4-1(-90mm,5.92mm) on Multi-Layer And Track (-90.635mm,4.65mm)(-89.365mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS4-1(-90mm,5.92mm) on Multi-Layer And Track (-90.635mm,7.19mm)(-89.365mm,7.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS4-1(-90mm,5.92mm) on Multi-Layer And Track (-90.635mm,7.19mm)(-89.365mm,7.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS4-1(-90mm,5.92mm) on Multi-Layer And Track (-91.27mm,5.285mm)(-91.27mm,6.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS41-1(10mm,12.625mm) on Multi-Layer And Track (11.27mm,11.99mm)(11.27mm,13.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS41-1(10mm,12.625mm) on Multi-Layer And Track (8.73mm,11.99mm)(8.73mm,13.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS41-1(10mm,12.625mm) on Multi-Layer And Track (9.365mm,11.355mm)(10.635mm,11.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS41-1(10mm,12.625mm) on Multi-Layer And Track (9.365mm,13.895mm)(10.635mm,13.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS42-1(-61.75mm,-12.5mm) on Multi-Layer And Track (-60.48mm,-13.135mm)(-60.48mm,-11.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS42-1(-61.75mm,-12.5mm) on Multi-Layer And Track (-62.385mm,-11.23mm)(-61.115mm,-11.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS42-1(-61.75mm,-12.5mm) on Multi-Layer And Track (-62.385mm,-13.77mm)(-61.115mm,-13.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad XS42-1(-61.75mm,-12.5mm) on Multi-Layer And Track (-62.98mm,-13.135mm)(-62.98mm,-11.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS42-1(-61.75mm,-12.5mm) on Multi-Layer And Track (-63.02mm,-13.135mm)(-63.02mm,-11.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS43-1(-64.25mm,-12.5mm) on Multi-Layer And Track (-62.98mm,-13.135mm)(-62.98mm,-11.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad XS43-1(-64.25mm,-12.5mm) on Multi-Layer And Track (-63.02mm,-13.135mm)(-63.02mm,-11.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS43-1(-64.25mm,-12.5mm) on Multi-Layer And Track (-64.885mm,-11.23mm)(-63.615mm,-11.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS43-1(-64.25mm,-12.5mm) on Multi-Layer And Track (-64.885mm,-13.77mm)(-63.615mm,-13.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS43-1(-64.25mm,-12.5mm) on Multi-Layer And Track (-65.52mm,-13.135mm)(-65.52mm,-11.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS44-1(-64.25mm,-15.75mm) on Multi-Layer And Track (-62.98mm,-16.385mm)(-62.98mm,-15.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad XS44-1(-64.25mm,-15.75mm) on Multi-Layer And Track (-63.02mm,-16.385mm)(-63.02mm,-15.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS44-1(-64.25mm,-15.75mm) on Multi-Layer And Track (-64.885mm,-14.48mm)(-63.615mm,-14.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS44-1(-64.25mm,-15.75mm) on Multi-Layer And Track (-64.885mm,-17.02mm)(-63.615mm,-17.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS44-1(-64.25mm,-15.75mm) on Multi-Layer And Track (-65.52mm,-16.385mm)(-65.52mm,-15.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS45-1(-61.75mm,-15.75mm) on Multi-Layer And Track (-63.02mm,-16.385mm)(-63.02mm,-15.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS46-1(-78.5mm,12.75mm) on Multi-Layer And Track (-77.23mm,12.115mm)(-77.23mm,13.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS46-1(-78.5mm,12.75mm) on Multi-Layer And Track (-79.135mm,11.48mm)(-77.865mm,11.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS46-1(-78.5mm,12.75mm) on Multi-Layer And Track (-79.135mm,14.02mm)(-77.865mm,14.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad XS46-1(-78.5mm,12.75mm) on Multi-Layer And Track (-79.73mm,12.115mm)(-79.73mm,13.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS46-1(-78.5mm,12.75mm) on Multi-Layer And Track (-79.77mm,12.115mm)(-79.77mm,13.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS47-1(-18.686mm,8.438mm) on Multi-Layer And Track (-17.416mm,7.803mm)(-17.416mm,9.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS47-1(-18.686mm,8.438mm) on Multi-Layer And Track (-19.321mm,7.168mm)(-18.051mm,7.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS47-1(-18.686mm,8.438mm) on Multi-Layer And Track (-19.321mm,9.708mm)(-18.051mm,9.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.2mm) Between Pad XS47-1(-18.686mm,8.438mm) on Multi-Layer And Track (-19.341mm,7.183mm)(-18.071mm,7.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS47-1(-18.686mm,8.438mm) on Multi-Layer And Track (-19.956mm,7.803mm)(-19.956mm,9.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS48-1(-42.75mm,-16.75mm) on Multi-Layer And Track (-41.48mm,-17.385mm)(-41.48mm,-16.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS48-1(-42.75mm,-16.75mm) on Multi-Layer And Track (-43.385mm,-15.48mm)(-42.115mm,-15.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS48-1(-42.75mm,-16.75mm) on Multi-Layer And Track (-43.385mm,-18.02mm)(-42.115mm,-18.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS48-1(-42.75mm,-16.75mm) on Multi-Layer And Track (-44.02mm,-17.385mm)(-44.02mm,-16.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS49-1(-18.706mm,5.913mm) on Multi-Layer And Track (-17.436mm,5.278mm)(-17.436mm,6.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.2mm) Between Pad XS49-1(-18.706mm,5.913mm) on Multi-Layer And Track (-19.321mm,7.168mm)(-18.051mm,7.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS49-1(-18.706mm,5.913mm) on Multi-Layer And Track (-19.341mm,4.643mm)(-18.071mm,4.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS49-1(-18.706mm,5.913mm) on Multi-Layer And Track (-19.341mm,7.183mm)(-18.071mm,7.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS49-1(-18.706mm,5.913mm) on Multi-Layer And Track (-19.976mm,5.278mm)(-19.976mm,6.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS50-1(-18.718mm,3.34mm) on Multi-Layer And Track (-17.448mm,2.705mm)(-17.448mm,3.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS50-1(-18.718mm,3.34mm) on Multi-Layer And Track (-19.353mm,2.07mm)(-18.083mm,2.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS50-1(-18.718mm,3.34mm) on Multi-Layer And Track (-19.353mm,4.61mm)(-18.083mm,4.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS50-1(-18.718mm,3.34mm) on Multi-Layer And Track (-19.988mm,2.705mm)(-19.988mm,3.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS5-1(-90mm,8.46mm) on Multi-Layer And Track (-88.73mm,7.825mm)(-88.73mm,9.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS5-1(-90mm,8.46mm) on Multi-Layer And Track (-90.635mm,7.19mm)(-89.365mm,7.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS5-1(-90mm,8.46mm) on Multi-Layer And Track (-90.635mm,7.19mm)(-89.365mm,7.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS5-1(-90mm,8.46mm) on Multi-Layer And Track (-90.635mm,9.73mm)(-89.365mm,9.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS5-1(-90mm,8.46mm) on Multi-Layer And Track (-90.635mm,9.73mm)(-89.365mm,9.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS5-1(-90mm,8.46mm) on Multi-Layer And Track (-91.27mm,7.825mm)(-91.27mm,9.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS51-1(24.35mm,11.325mm) on Multi-Layer And Track (23.08mm,10.69mm)(23.08mm,11.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS51-1(24.35mm,11.325mm) on Multi-Layer And Track (23.715mm,10.055mm)(24.985mm,10.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS51-1(24.35mm,11.325mm) on Multi-Layer And Track (23.715mm,12.595mm)(24.985mm,12.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS51-1(24.35mm,11.325mm) on Multi-Layer And Track (25.62mm,10.69mm)(25.62mm,11.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad XS52-1(17.555mm,-4.203mm) on Multi-Layer And Track (16.27mm,-4.86mm)(16.27mm,-3.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS52-1(17.555mm,-4.203mm) on Multi-Layer And Track (16.285mm,-4.838mm)(16.285mm,-3.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS52-1(17.555mm,-4.203mm) on Multi-Layer And Track (16.92mm,-2.933mm)(18.19mm,-2.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS52-1(17.555mm,-4.203mm) on Multi-Layer And Track (16.92mm,-5.473mm)(18.19mm,-5.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS52-1(17.555mm,-4.203mm) on Multi-Layer And Track (18.825mm,-4.838mm)(18.825mm,-3.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS53-1(16.3mm,-6.75mm) on Multi-Layer And Track (15.03mm,-7.385mm)(15.03mm,-6.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS53-1(16.3mm,-6.75mm) on Multi-Layer And Track (15.665mm,-5.48mm)(16.935mm,-5.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS53-1(16.3mm,-6.75mm) on Multi-Layer And Track (15.665mm,-8.02mm)(16.935mm,-8.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS53-1(16.3mm,-6.75mm) on Multi-Layer And Track (17.57mm,-7.385mm)(17.57mm,-6.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Pad XS53-1(16.3mm,-6.75mm) on Multi-Layer And Track (17.585mm,-7.388mm)(17.585mm,-6.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS54-1(46.475mm,-6.825mm) on Multi-Layer And Track (45.205mm,-7.46mm)(45.205mm,-6.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Pad XS54-1(46.475mm,-6.825mm) on Multi-Layer And Track (45.833mm,-5.532mm)(47.103mm,-5.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS54-1(46.475mm,-6.825mm) on Multi-Layer And Track (45.84mm,-5.555mm)(47.11mm,-5.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS54-1(46.475mm,-6.825mm) on Multi-Layer And Track (45.84mm,-8.095mm)(47.11mm,-8.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS54-1(46.475mm,-6.825mm) on Multi-Layer And Track (47.745mm,-7.46mm)(47.745mm,-6.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad XS54-1(46.475mm,-6.825mm) on Multi-Layer And Track (47.755mm,-7.41mm)(47.755mm,-6.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS6-1(-90mm,11mm) on Multi-Layer And Track (-88.73mm,10.365mm)(-88.73mm,11.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS6-1(-90mm,11mm) on Multi-Layer And Track (-90.635mm,12.27mm)(-89.365mm,12.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS6-1(-90mm,11mm) on Multi-Layer And Track (-90.635mm,9.73mm)(-89.365mm,9.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS6-1(-90mm,11mm) on Multi-Layer And Track (-90.635mm,9.73mm)(-89.365mm,9.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS6-1(-90mm,11mm) on Multi-Layer And Track (-91.27mm,10.365mm)(-91.27mm,11.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad XS61-1(49.025mm,-6.775mm) on Multi-Layer And Track (47.745mm,-7.46mm)(47.745mm,-6.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS61-1(49.025mm,-6.775mm) on Multi-Layer And Track (47.755mm,-7.41mm)(47.755mm,-6.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.2mm) Between Pad XS61-1(49.025mm,-6.775mm) on Multi-Layer And Track (48.385mm,-5.501mm)(49.655mm,-5.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS61-1(49.025mm,-6.775mm) on Multi-Layer And Track (48.39mm,-5.505mm)(49.66mm,-5.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS61-1(49.025mm,-6.775mm) on Multi-Layer And Track (48.39mm,-8.045mm)(49.66mm,-8.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS61-1(49.025mm,-6.775mm) on Multi-Layer And Track (50.295mm,-7.41mm)(50.295mm,-6.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS62-1(10mm,10.05mm) on Multi-Layer And Track (11.27mm,9.415mm)(11.27mm,10.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS62-1(10mm,10.05mm) on Multi-Layer And Track (8.73mm,9.415mm)(8.73mm,10.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS62-1(10mm,10.05mm) on Multi-Layer And Track (9.365mm,11.32mm)(10.635mm,11.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.2mm) Between Pad XS62-1(10mm,10.05mm) on Multi-Layer And Track (9.365mm,8.77mm)(10.635mm,8.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS62-1(10mm,10.05mm) on Multi-Layer And Track (9.365mm,8.78mm)(10.635mm,8.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS7-1(-90mm,0.84mm) on Multi-Layer And Track (-88.73mm,0.205mm)(-88.73mm,1.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS7-1(-90mm,0.84mm) on Multi-Layer And Track (-90.635mm,-0.43mm)(-89.365mm,-0.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS7-1(-90mm,0.84mm) on Multi-Layer And Track (-90.635mm,-0.43mm)(-89.365mm,-0.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS7-1(-90mm,0.84mm) on Multi-Layer And Track (-90.635mm,2.11mm)(-89.365mm,2.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS7-1(-90mm,0.84mm) on Multi-Layer And Track (-90.635mm,2.11mm)(-89.365mm,2.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS7-1(-90mm,0.84mm) on Multi-Layer And Track (-91.27mm,0.205mm)(-91.27mm,1.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS8-1(-90mm,-1.7mm) on Multi-Layer And Track (-88.73mm,-2.335mm)(-88.73mm,-1.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS8-1(-90mm,-1.7mm) on Multi-Layer And Track (-90.635mm,-0.43mm)(-89.365mm,-0.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS8-1(-90mm,-1.7mm) on Multi-Layer And Track (-90.635mm,-0.43mm)(-89.365mm,-0.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.2mm) Between Pad XS8-1(-90mm,-1.7mm) on Multi-Layer And Track (-90.635mm,-2.93mm)(-89.365mm,-2.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS8-1(-90mm,-1.7mm) on Multi-Layer And Track (-90.635mm,-2.97mm)(-89.365mm,-2.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.2mm) Between Pad XS8-1(-90mm,-1.7mm) on Multi-Layer And Track (-91.27mm,-2.335mm)(-91.27mm,-1.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
Rule Violations :333

Processing Rule : Silk to Silk (Clearance=0.2mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-15mm,-17mm) on Bottom Overlay And Text "170V" (-12.457mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-15mm,-17mm) on Bottom Overlay And Text "170V" (-12.457mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (15mm,-17mm) on Bottom Overlay And Text "GND" (17.543mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (15mm,17mm) on Bottom Overlay And Text "GND" (17.549mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-15mm,17mm) on Bottom Overlay And Text "VCC_5V" (-12.446mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-15mm,-17mm) on Top Overlay And Text "170V" (-17.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-15mm,-17mm) on Top Overlay And Text "170V" (-17.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-15mm,-17mm) on Top Overlay And Text "170V" (-17.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-15mm,-17mm) on Top Overlay And Text "170V" (-17.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (15mm,17mm) on Top Overlay And Text "GND" (12.451mm,12.984mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (15mm,-17mm) on Top Overlay And Text "GND" (12.457mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-15mm,17mm) on Top Overlay And Text "VCC_5V" (-17.554mm,13.015mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (44mm,8mm) on Bottom Overlay And Text "GND" (46.549mm,3.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (44mm,8mm) on Top Overlay And Text "GND" (41.451mm,3.99mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (49mm,-17mm) on Bottom Overlay And Text "170V" (51.543mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-49mm,17mm) on Bottom Overlay And Text "GND" (-46.451mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-49mm,-17mm) on Bottom Overlay And Text "GND" (-46.457mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (49mm,17mm) on Bottom Overlay And Text "VCC_5V" (51.554mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (49mm,-17mm) on Top Overlay And Text "170V" (46.457mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (49mm,-17mm) on Top Overlay And Text "170V" (46.457mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-49mm,-17mm) on Top Overlay And Text "GND" (-51.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-49mm,17mm) on Top Overlay And Text "GND" (-51.549mm,13.01mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (49mm,17mm) on Top Overlay And Text "VCC_5V" (46.446mm,13.025mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (49mm,8mm) on Bottom Overlay And Text "VIN" (51.554mm,3.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (49mm,8mm) on Top Overlay And Text "VIN" (46.446mm,3.99mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (56mm,-17mm) on Bottom Overlay And Text "GND" (58.543mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (56mm,17mm) on Bottom Overlay And Text "GND" (58.549mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-56mm,17mm) on Bottom Overlay And Text "VCC_5V" (-53.446mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (56mm,17mm) on Top Overlay And Text "GND" (53.451mm,12.99mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (56mm,-17mm) on Top Overlay And Text "GND" (53.457mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-56mm,-17mm) on Top Overlay And Text "No NET" (-58.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-56mm,-17mm) on Top Overlay And Text "No NET" (-58.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-56mm,-17mm) on Top Overlay And Text "No NET" (-58.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-56mm,17mm) on Top Overlay And Text "VCC_5V" (-58.549mm,13.172mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (90mm,-17mm) on Bottom Overlay And Text "170V" (92.543mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-90mm,17mm) on Bottom Overlay And Text "GND" (-87.451mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-90mm,-17mm) on Bottom Overlay And Text "GND" (-87.457mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (90mm,17mm) on Bottom Overlay And Text "VIN" (92.554mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (90mm,-17mm) on Top Overlay And Text "170V" (87.457mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (90mm,-17mm) on Top Overlay And Text "170V" (87.457mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-90mm,-17mm) on Top Overlay And Text "GND" (-92.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (-90mm,17mm) on Top Overlay And Text "GND" (-92.549mm,13mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Arc (90mm,17mm) on Top Overlay And Text "VIN" (87.446mm,13.017mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "170V" (-12.457mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "170V" (51.543mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "170V" (92.543mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (17.543mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (17.549mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (-46.451mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (-46.457mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (46.549mm,3.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (46.549mm,3.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (58.543mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (-87.451mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "GND" (-87.457mm,-14.456mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "VCC_5V" (-12.446mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "VCC_5V" (51.554mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "VCC_5V" (-53.446mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "VIN" (51.554mm,3.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "VIN" (51.554mm,3.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Bottom Overlay And Text "VIN" (92.554mm,12.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "170V" (-17.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "170V" (-17.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "170V" (-17.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "170V" (-17.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "170V" (46.457mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "170V" (87.457mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "GND" (12.451mm,12.984mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "GND" (12.457mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "GND" (41.451mm,3.99mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "GND" (41.451mm,3.99mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "GND" (-51.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "GND" (-51.549mm,13.01mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "GND" (53.451mm,12.99mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "GND" (53.457mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "GND" (-92.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "GND" (-92.549mm,13mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "No NET" (-58.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "VCC_5V" (-17.554mm,13.015mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "VCC_5V" (46.446mm,13.025mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "VCC_5V" (-58.549mm,13.172mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "VIN" (46.446mm,3.99mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "VIN" (46.446mm,3.99mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Region (0 hole(s)) Top Overlay And Text "VIN" (87.446mm,13.017mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.2mm) Between Text "*SHDN" (70.989mm,5.024mm) on Top Overlay And Text "VIN" (71.001mm,6.513mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "170V" (-17.543mm,-14.456mm) on Top Overlay And Text "170V" (-17.543mm,-14.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "BTN_1" (-38.375mm,15.33mm) on Bottom Overlay And Text "XP1" (-38.375mm,16.655mm) on Bottom Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "BTN_2" (-32.375mm,15.33mm) on Bottom Overlay And Text "XP2" (-32.375mm,16.655mm) on Bottom Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "BTN_3" (-26.375mm,15.33mm) on Bottom Overlay And Text "XP3" (-26.375mm,16.655mm) on Bottom Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.2mm) Between Text "BTN_4" (-20.375mm,15.33mm) on Bottom Overlay And Text "XP4" (-20.375mm,16.655mm) on Bottom Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "GND" (41.451mm,3.99mm) on Top Overlay And Text "VIN" (46.446mm,3.99mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.2mm) Between Text "GND" (46.549mm,3.595mm) on Bottom Overlay And Text "VIN" (51.554mm,3.595mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.2mm) Between Text "GND" (70.988mm,8mm) on Top Overlay And Text "VIN" (71.001mm,6.513mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (0.1994mm (7.8514mil) < 0.2mm (7.874mil)) Between Text "GND" (74.514mm,7.979mm) on Bottom Overlay And Text "VIN" (74.5mm,6.45mm) on Bottom Overlay Silk Text to Silk Clearance [0.199mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.2mm) Between Text "I2C" (-57.336mm,-9.242mm) on Bottom Overlay And Text "SCL" (-60.02mm,-10.641mm) on Bottom Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.2mm) Between Text "I2C" (-57.336mm,-9.242mm) on Bottom Overlay And Text "SDA" (-57.35mm,-10.635mm) on Bottom Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.2mm) Between Text "I2C" (-65.65mm,-9.3mm) on Top Overlay And Text "SCL" (-65.65mm,-10.685mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.2mm) Between Text "I2C" (-65.65mm,-9.3mm) on Top Overlay And Text "SDA" (-62.975mm,-10.685mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.2mm) Between Text "JDY_PWRC" (-25.825mm,7.39mm) on Top Overlay And Track (-19.956mm,7.803mm)(-19.956mm,9.073mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.1995mm (7.8558mil) < 0.2mm (7.874mil)) Between Text "LD2" (-20.944mm,-4.773mm) on Top Overlay And Track (-18.802mm,-3.627mm)(-18.167mm,-2.992mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.2mm) Between Text "LD2" (-20.944mm,-4.773mm) on Top Overlay And Track (-18.802mm,-4.897mm)(-18.167mm,-5.532mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.2mm) Between Text "LD2" (-20.944mm,-4.773mm) on Top Overlay And Track (-18.802mm,-4.897mm)(-18.802mm,-3.627mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (0.1995mm (7.8558mil) < 0.2mm (7.874mil)) Between Text "LD2" (43.056mm,-4.773mm) on Top Overlay And Track (45.198mm,-3.627mm)(45.833mm,-2.992mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.2mm) Between Text "LD2" (43.056mm,-4.773mm) on Top Overlay And Track (45.198mm,-4.897mm)(45.198mm,-3.627mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.2mm) Between Text "LD2" (43.056mm,-4.773mm) on Top Overlay And Track (45.198mm,-4.897mm)(45.833mm,-5.532mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.1995mm (7.8557mil) < 0.2mm (7.874mil)) Between Text "LD2" (43.063mm,-7.336mm) on Top Overlay And Track (45.205mm,-6.19mm)(45.84mm,-5.555mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.2mm) Between Text "LD2" (43.063mm,-7.336mm) on Top Overlay And Track (45.205mm,-7.46mm)(45.205mm,-6.19mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.2mm) Between Text "LD2" (43.063mm,-7.336mm) on Top Overlay And Track (45.205mm,-7.46mm)(45.84mm,-8.095mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.1995mm (7.8557mil) < 0.2mm (7.874mil)) Between Text "LD2" (-61.944mm,-4.773mm) on Top Overlay And Track (-59.802mm,-3.627mm)(-59.167mm,-2.992mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.2mm) Between Text "LD2" (-61.944mm,-4.773mm) on Top Overlay And Track (-59.802mm,-4.897mm)(-59.167mm,-5.532mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.2mm) Between Text "LD2" (-61.944mm,-4.773mm) on Top Overlay And Track (-59.802mm,-4.897mm)(-59.802mm,-3.627mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.2mm) Between Text "SCL" (-60.02mm,-10.641mm) on Bottom Overlay And Text "SDA" (-57.35mm,-10.635mm) on Bottom Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.2mm) Between Text "SCL" (-65.65mm,-10.685mm) on Top Overlay And Text "SDA" (-62.975mm,-10.685mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.2mm) Between Text "U2_RX" (-23.8mm,2.763mm) on Top Overlay And Track (-19.988mm,2.705mm)(-19.353mm,2.07mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.2mm) Between Text "U2_RX" (-23.8mm,2.763mm) on Top Overlay And Track (-19.988mm,2.705mm)(-19.988mm,3.975mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.2mm) Between Text "U2_RX" (-23.8mm,2.763mm) on Top Overlay And Track (-19.988mm,3.975mm)(-19.353mm,4.61mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.2mm) Between Text "U2_TX" (-23.814mm,5.317mm) on Top Overlay And Track (-19.976mm,5.278mm)(-19.341mm,4.643mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.145mm < 0.2mm) Between Text "U2_TX" (-23.814mm,5.317mm) on Top Overlay And Track (-19.976mm,5.278mm)(-19.976mm,6.548mm) on Top Overlay Silk Text to Silk Clearance [0.145mm]
   Violation between Silk To Silk Clearance Constraint: (0.145mm < 0.2mm) Between Text "U2_TX" (-23.814mm,5.317mm) on Top Overlay And Track (-19.976mm,6.548mm)(-19.341mm,7.183mm) on Top Overlay Silk Text to Silk Clearance [0.145mm]
Rule Violations :119

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=1000mm) (Prefered=0mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02