

================================================================
== Vivado HLS Report for 'hls_xfft2real'
================================================================
* Date:           Thu Jul  7 15:03:33 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        be_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      5.42|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+-----+-----+----------+
    |   Latency   |  Interval | Pipeline |
    |  min |  max | min | max |   Type   |
    +------+------+-----+-----+----------+
    |  1036|  1037|  525|  525| dataflow |
    +------+------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 5.42ns
ST_1: descramble_buf_0_M_real_V [1/1] 2.71ns
codeRepl:4  %descramble_buf_0_M_real_V = alloca [256 x i16], align 2

ST_1: descramble_buf_1_M_real_V [1/1] 2.71ns
codeRepl:5  %descramble_buf_1_M_real_V = alloca [256 x i16], align 2

ST_1: descramble_buf_0_M_imag_V [1/1] 2.71ns
codeRepl:6  %descramble_buf_0_M_imag_V = alloca [256 x i16], align 2

ST_1: descramble_buf_1_M_imag_V [1/1] 2.71ns
codeRepl:7  %descramble_buf_1_M_imag_V = alloca [256 x i16], align 2

ST_1: stg_9 [2/2] 2.71ns
codeRepl:11  call fastcc void @hls_xfft2real_Loop_realfft_be_buffer_proc([256 x i16]* %descramble_buf_0_M_imag_V, [256 x i16]* %descramble_buf_1_M_imag_V, i32* %din_V_data, i1* %din_V_last_V, [256 x i16]* %descramble_buf_0_M_real_V, [256 x i16]* %descramble_buf_1_M_real_V)


 <State 2>: 0.00ns
ST_2: stg_10 [1/2] 0.00ns
codeRepl:11  call fastcc void @hls_xfft2real_Loop_realfft_be_buffer_proc([256 x i16]* %descramble_buf_0_M_imag_V, [256 x i16]* %descramble_buf_1_M_imag_V, i32* %din_V_data, i1* %din_V_last_V, [256 x i16]* %descramble_buf_0_M_real_V, [256 x i16]* %descramble_buf_1_M_real_V)


 <State 3>: 0.00ns
ST_3: stg_11 [2/2] 0.00ns
codeRepl:12  call fastcc void @hls_xfft2real_Loop_realfft_be_descramble_pro(i32* %dout_V, [256 x i16]* %descramble_buf_0_M_imag_V, [256 x i16]* %descramble_buf_1_M_imag_V, [256 x i16]* %descramble_buf_0_M_real_V, [256 x i16]* %descramble_buf_1_M_real_V)


 <State 4>: 1.57ns
ST_4: stg_12 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_4: stg_13 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dout_V), !map !7

ST_4: stg_14 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %din_V_data), !map !14

ST_4: stg_15 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %din_V_last_V), !map !21

ST_4: stg_16 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @hls_xfft2real_str) nounwind

ST_4: stg_17 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32* %dout_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: stg_18 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i32* %din_V_data, i1* %din_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: stg_19 [1/2] 1.57ns
codeRepl:12  call fastcc void @hls_xfft2real_Loop_realfft_be_descramble_pro(i32* %dout_V, [256 x i16]* %descramble_buf_0_M_imag_V, [256 x i16]* %descramble_buf_1_M_imag_V, [256 x i16]* %descramble_buf_0_M_real_V, [256 x i16]* %descramble_buf_1_M_real_V)

ST_4: stg_20 [1/1] 0.00ns
codeRepl:13  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff43cfd68a0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff43c8a3d80; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7ff43d443490; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ twid_rom_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x7ff43d39c740; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ twid_rom_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x7ff43e642960; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
descramble_buf_0_M_real_V (alloca              ) [ 00111]
descramble_buf_1_M_real_V (alloca              ) [ 00111]
descramble_buf_0_M_imag_V (alloca              ) [ 00111]
descramble_buf_1_M_imag_V (alloca              ) [ 00111]
stg_10                    (call                ) [ 00000]
stg_12                    (specdataflowpipeline) [ 00000]
stg_13                    (specbitsmap         ) [ 00000]
stg_14                    (specbitsmap         ) [ 00000]
stg_15                    (specbitsmap         ) [ 00000]
stg_16                    (spectopmodule       ) [ 00000]
stg_17                    (specinterface       ) [ 00000]
stg_18                    (specinterface       ) [ 00000]
stg_19                    (call                ) [ 00000]
stg_20                    (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="twid_rom_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="twid_rom_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_xfft2real_Loop_realfft_be_buffer_proc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_xfft2real_Loop_realfft_be_descramble_pro"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_xfft2real_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="descramble_buf_0_M_real_V_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_0_M_real_V/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="descramble_buf_1_M_real_V_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_1_M_real_V/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="descramble_buf_0_M_imag_V_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_0_M_imag_V/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="descramble_buf_1_M_imag_V_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_1_M_imag_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_hls_xfft2real_Loop_realfft_be_descramble_pro_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="54" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="55" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="56" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="57" dir="0" index="6" bw="16" slack="0"/>
<pin id="58" dir="0" index="7" bw="16" slack="0"/>
<pin id="59" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_11/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_hls_xfft2real_Loop_realfft_be_buffer_proc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="0" index="2" bw="16" slack="0"/>
<pin id="68" dir="0" index="3" bw="32" slack="0"/>
<pin id="69" dir="0" index="4" bw="1" slack="0"/>
<pin id="70" dir="0" index="5" bw="16" slack="0"/>
<pin id="71" dir="0" index="6" bw="16" slack="0"/>
<pin id="72" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="50" pin=6"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="50" pin=7"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="42" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="46" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="64" pin=4"/></net>

<net id="78"><net_src comp="34" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="79"><net_src comp="38" pin="1"/><net_sink comp="64" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_V | {3 4 }
  - Chain level:
	State 1
		stg_9 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_hls_xfft2real_Loop_realfft_be_descramble_pro_fu_50 |    4    |  29.849 |   897   |   652   |
|          |   grp_hls_xfft2real_Loop_realfft_be_buffer_proc_fu_64  |    0    |    0    |    18   |    12   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |    4    |  29.849 |   915   |   664   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------------------+--------+--------+--------+
|                         |  BRAM  |   FF   |   LUT  |
+-------------------------+--------+--------+--------+
|descramble_buf_0_M_imag_V|    2   |    0   |    0   |
|descramble_buf_0_M_real_V|    2   |    0   |    0   |
|descramble_buf_1_M_imag_V|    2   |    0   |    0   |
|descramble_buf_1_M_real_V|    2   |    0   |    0   |
|        twid_rom_0       |    1   |    0   |    0   |
|        twid_rom_1       |    1   |    0   |    0   |
+-------------------------+--------+--------+--------+
|          Total          |   10   |    0   |    0   |
+-------------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   29   |   915  |   664  |
|   Memory  |   10   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   10   |    4   |   29   |   915  |   664  |
+-----------+--------+--------+--------+--------+--------+
