// Seed: 3813296818
module module_0 (
    output wire id_0,
    input supply1 id_1,
    output wor id_2
);
  assign id_2 = id_1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output wand id_4,
    input wor id_5,
    output logic id_6,
    input wor id_7
);
  always @(posedge -1, 1) id_6 <= id_3 || -1 < 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_0 (
    input  wor   id_0,
    output logic id_1,
    input  wire  id_2,
    output wand  id_3,
    input  wand  id_4,
    input  tri   id_5
    , id_8,
    output logic id_6
);
  assign id_3 = id_5;
  reg id_9;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_0 = 0;
  always @(1) begin : LABEL_0
    id_9 <= id_0;
    $unsigned(26);
    ;
  end
  initial begin : LABEL_1
    id_1 <= -1;
    #id_10;
    id_1 <= 1;
    id_8 <= 1'b0;
    id_9 <= 1;
    for (id_1 = 1'b0; (id_8); id_6 = -1) id_11(id_10);
  end
endmodule
