mmUVD_MP_SWAP_CNTL	,	V_84
UVD_CGC_CTRL__WCB_MODE_MASK	,	V_182
UVD_SUVD_CGC_CTRL__SDB_MODE_MASK	,	V_191
UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT	,	V_77
ring	,	V_2
uvd_v6_0_mc_resume	,	F_30
"ring test on %d succeeded in %d usecs\n"	,	L_7
mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH	,	V_129
amdgpu_ring_alloc	,	F_20
mmUVD_SUVD_CGC_GATE	,	V_153
upper_32_bits	,	F_32
mmUVD_RBC_RB_RPTR_ADDR	,	V_107
mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL	,	V_19
PACKET0	,	F_22
state	,	V_147
uvd_v6_0_set_sw_clock_gating	,	F_35
mmUVD_CONTEXT_ID	,	V_114
mmUVD_RBC_RB_WPTR_CNTL	,	V_106
mmUVD_GP_SCRATCH4	,	V_48
uvd_v6_0_set_interrupt_state	,	F_52
UVD_SUVD_CGC_CTRL__SIT_MODE_MASK	,	V_188
WREG32_SMC	,	F_59
UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK	,	V_78
UVD_CGC_CTRL__UDEC_MODE_MASK	,	V_171
asic_type	,	V_200
mmUVD_GP_SCRATCH8	,	V_137
uvd_v6_0_ring_emit_pipeline_sync	,	F_48
fence_drv	,	V_138
mmUVD_GP_SCRATCH9	,	V_140
mmUVD_SEMA_CNTL	,	V_22
curstate	,	V_199
AMD_IS_APU	,	V_24
size	,	V_26
UVD_LMI_CTRL2__STALL_ARB_UMC_MASK	,	V_64
mmUVD_SEMA_TIMEOUT_STATUS	,	V_21
AMD_CG_STATE_GATE	,	V_198
adev	,	V_4
"UVD not responding, giving up!!!\n"	,	L_5
uvd_v6_0_set_irq_funcs	,	F_8
UVD_CGC_CTRL__JPEG_MODE_MASK	,	V_184
UVD_MASTINT_EN__SYS_EN_MASK	,	V_95
uvd_v6_0_ring_emit_fence	,	F_40
GCK_DFS_BYPASS_CNTL__BYPASSVCLK_MASK	,	V_196
mmUVD_LMI_CTRL2	,	V_63
UVD_SOFT_RESET__CXW_SOFT_RESET_MASK	,	V_71
mmVM_INVALIDATE_REQUEST	,	V_136
UVD_CGC_CTRL__MPC_MODE_MASK	,	V_179
amdgpu_ring_init	,	F_13
"IH: UVD TRAP\n"	,	L_9
UVD_CGC_CTRL__RBC_MODE_MASK	,	V_174
UVD_CGC_CTRL__LMI_UMC_MODE_MASK	,	V_176
RB_BUFSZ	,	V_99
UVD_CGC_CTRL__LMI_MC_MODE_MASK	,	V_175
mmUVD_RBC_RB_RPTR	,	V_5
cg_flags	,	V_56
RREG32	,	F_2
UVD_CGC_CTRL__UDEC_DB_MODE_MASK	,	V_168
max_handles	,	V_39
UVD_RBC_RB_CNTL	,	V_98
amdgpu_interrupt_state	,	V_146
EBUSY	,	V_203
uvd_v6_0_early_init	,	F_6
RREG32_SMC	,	F_58
order_base_2	,	F_38
seq	,	V_112
AMDGPU_UVD_FIRMWARE_OFFSET	,	V_30
amd_powergating_state	,	V_204
uvd_v6_0_ring_emit_hdp_invalidate	,	F_43
uvd_v6_0_sw_init	,	F_9
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_6
data2	,	V_151
data1	,	V_150
UVD_CGC_CTRL	,	V_162
uint32_t	,	T_1
irq	,	V_11
i	,	V_52
j	,	V_53
mmHDP_MEM_COHERENCY_FLUSH_CNTL	,	V_118
DRM_UDELAY	,	F_45
r	,	V_9
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK	,	V_73
mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH	,	V_109
AMD_PG_STATE_GATE	,	V_207
uvd_v6_0_is_idle	,	F_49
config	,	V_44
REG_FIELD_SHIFT	,	F_56
uvd_v6_0_resume	,	F_29
mdelay	,	F_36
AMDGPU_UVD_HEAP_SIZE	,	V_34
mmUVD_STATUS	,	V_94
source	,	V_145
mmUVD_RBC_RB_WPTR	,	V_6
mmUVD_CGC_CTRL	,	V_59
UVD_CGC_CTRL__SYS_MODE_MASK	,	V_170
num_types	,	V_211
reg	,	V_133
mmUVD_GPCOM_VCPU_CMD	,	V_117
mmUVD_MPC_SET_MUXB0	,	V_87
mmUVD_MPC_SET_MUXB1	,	V_88
UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK	,	V_110
mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL	,	V_20
RB_NO_FETCH	,	V_101
amdgpu_uvd_sw_init	,	F_11
CHIP_POLARIS10	,	V_202
UVD_CGC_CTRL__LRBBM_MODE_MASK	,	V_181
uvd_v6_0_process_interrupt	,	F_53
UVD_CGC_CTRL__SCPU_MODE_MASK	,	V_185
ETIMEDOUT	,	V_143
DRM_ERROR	,	F_21
name	,	V_12
uvd_v6_0_ring_phys_funcs	,	V_210
idx	,	V_120
mmUVD_LMI_RBC_RB_64BIT_BAR_LOW	,	V_108
UVD_CGC_CTRL__REGS_MODE_MASK	,	V_173
uvd_v6_0_ring_vm_funcs	,	V_209
WREG32	,	F_5
gpu_addr	,	V_28
mmUVD_VCPU_CACHE_OFFSET0	,	V_32
UVD_STATUS__VCPU_REPORT__SHIFT	,	V_96
uvd_v6_0_ring_emit_hdp_flush	,	F_42
mmUVD_RBC_IB_SIZE	,	V_130
UVD_CGC_CTRL__LBSI_MODE_MASK	,	V_180
RB_NO_UPDATE	,	V_103
fw	,	V_31
mmUVD_VCPU_CACHE_OFFSET2	,	V_40
mmUVD_VCPU_CACHE_OFFSET1	,	V_35
UVD_SUVD_CGC_CTRL__SMP_MODE_MASK	,	V_189
amdgpu_ring_write	,	F_23
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK	,	V_67
UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK	,	V_79
AMDGPU_UVD_STACK_SIZE	,	V_37
amdgpu_uvd_suspend	,	F_15
__BIG_ENDIAN	,	F_37
uvd_v6_0_soft_reset	,	F_51
sync_seq	,	V_139
uvd_v6_0_ring_get_rptr	,	F_1
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_134
mmUVD_UDEC_DBW_ADDR_CONFIG	,	V_47
DRM_DEBUG	,	F_54
ixGCK_DFS_BYPASS_CNTL	,	V_194
UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK	,	V_156
uvd_v6_0_start	,	F_18
amdgpu_ring_commit	,	F_24
GCK_DFS_BYPASS_CNTL__BYPASSDCLK_MASK	,	V_195
CP_PACKET2	,	V_13
RB_RPTR_WR_EN	,	V_104
uint64_t	,	T_2
UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK	,	V_80
mmUVD_LMI_CTRL	,	V_76
mmUVD_LMI_RBC_IB_VMID	,	V_127
CLK_GATE_DLY_TIMER	,	V_163
AMDGPU_RING_TYPE_UVD	,	V_14
mmSRBM_STATUS	,	V_141
mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL	,	V_18
vm_id	,	V_125
UVD_SUVD_CGC_CTRL__SRE_MODE_MASK	,	V_187
tmp	,	V_15
"amdgpu: ring failed to lock UVD ring (%d).\n"	,	L_2
enable	,	V_193
mmUVD_VCPU_CACHE_SIZE1	,	V_36
mmUVD_VCPU_CACHE_SIZE2	,	V_41
ib	,	V_124
mmUVD_VCPU_CACHE_SIZE0	,	V_33
uvd_v6_0_ring_test_ring	,	F_44
wptr	,	V_7
UVD_LMI_CTRL__REQ_MODE_MASK	,	V_81
UVD_CGC_CTRL__UDEC_RE_MODE_MASK	,	V_165
UVD_CGC_CTRL__IDCT_MODE_MASK	,	V_177
UVD_SUVD_CGC_GATE__SIT_MASK	,	V_158
SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK	,	V_75
RB_WPTR_POLL_EN	,	V_102
handle	,	V_8
uvd_v6_0_ring_get_wptr	,	F_3
ctx_switch	,	V_126
mmUVD_CGC_GATE	,	V_192
pg_flags	,	V_205
mmUVD_MPC_SET_MUX	,	V_90
amdgpu_irq_add_id	,	F_10
uvd_v6_0_sw_fini	,	F_14
DRM_INFO	,	F_25
status	,	V_93
UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK	,	V_68
usec_timeout	,	V_121
ring_size	,	V_97
flags	,	V_23
UVD_SUVD_CGC_CTRL__SCM_MODE_MASK	,	V_190
AMD_CG_SUPPORT_UVD_MGCG	,	V_57
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK	,	V_66
"UVD is enabled in VM mode\n"	,	L_10
amdgpu_ring_test_ring	,	F_19
mmHDP_DEBUG0	,	V_119
amdgpu_iv_entry	,	V_148
AMDGPU_GPU_PAGE_ALIGN	,	F_33
UVD_VCPU_CNTL__CLK_EN_MASK	,	V_92
UVD_CGC_CTRL__CLK_OFF_DELAY_MASK	,	V_155
mmUVD_MPC_SET_ALU	,	V_89
amd_clockgating_state	,	V_197
uvd_v6_0_hw_fini	,	F_26
uvd_v6_set_bypass_mode	,	F_57
UVD_SOFT_RESET__CSM_SOFT_RESET_MASK	,	V_70
UVD_SOFT_RESET__RBC_SOFT_RESET_MASK	,	V_69
UVD_SUVD_CGC_GATE__SDB_MASK	,	V_161
rb_bufsz	,	V_49
mmUVD_RBC_RB_CNTL	,	V_105
EINVAL	,	V_122
mmUVD_MPC_SET_MUXA1	,	V_86
length_dw	,	V_131
gfx	,	V_43
uvd_v6_0_suspend	,	F_28
mmUVD_MPC_SET_MUXA0	,	V_85
mmUVD_SOFT_RESET	,	V_65
UVD_SUVD_CGC_GATE__SMP_MASK	,	V_159
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW	,	V_27
data	,	V_58
amdgpu_ring	,	V_1
"amdgpu: ring %d test failed (0x%08X)\n"	,	L_8
uvd_v6_0_wait_for_idle	,	F_50
uvd_v6_0_ring_emit_vm_flush	,	F_47
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH	,	V_29
lower_32_bits	,	F_31
mp_swap_cntl	,	V_51
UVD_CGC_CTRL__MPRD_MODE_MASK	,	V_178
u32	,	T_4
mmUVD_LMI_RBC_IB_64BIT_BAR_LOW	,	V_128
CHIP_FIJI	,	V_201
pd_addr	,	V_132
UVD_CGC_CTRL__UDEC_CM_MODE_MASK	,	V_166
AMD_PG_SUPPORT_UVD	,	V_206
REG_SET_FIELD	,	F_39
CLK_OFF_DELAY	,	V_164
uvd_v6_0_ring_emit_ib	,	F_46
offset	,	V_25
AMDGPU_UVD_SESSION_SIZE	,	V_38
mmUVD_POWER_STATUS	,	V_54
amdgpu_ib	,	V_123
UVD_CGC_CTRL__VCPU_MODE_MASK	,	V_183
WREG32_P	,	F_34
UVD_SUVD_CGC_GATE__SRE_MASK	,	V_157
mmUVD_MASTINT_EN	,	V_61
done	,	V_16
mmUVD_SUVD_CGC_CTRL	,	V_154
amdgpu_uvd_resume	,	F_12
UVD_POWER_STATUS__UVD_PG_MODE_MASK	,	V_55
UVD_CGC_CTRL__UDEC_IT_MODE_MASK	,	V_167
uvd_v6_0_set_clockgating_state	,	F_60
entry	,	V_149
"UVD not responding, trying to reset the VCPU!!!\n"	,	L_4
gb_addr_config	,	V_45
UVD_SOFT_RESET__TAP_SOFT_RESET_MASK	,	V_72
mmUVD_UDEC_ADDR_CONFIG	,	V_42
uvd_v6_0_set_powergating_state	,	F_61
UVD_LMI_CTRL__DISABLE_ON_FWV_FAIL_MASK	,	V_82
UVD_CGC_CTRL__MPEG2_MODE_MASK	,	V_172
mmUVD_UDEC_DB_ADDR_CONFIG	,	V_46
RB_BLKSZ	,	V_100
uvd_v6_0_set_ring_funcs	,	F_7
amdgpu_irq_src	,	V_144
mmSRBM_SOFT_RESET	,	V_74
UVD_CGC_CTRL__JPEG2_MODE_MASK	,	V_186
uvd_v6_0_irq_funcs	,	V_212
uvd_v6_0_ring_set_wptr	,	F_4
amdgpu_uvd_sw_fini	,	F_16
"UVD initialized successfully.\n"	,	L_3
SRBM_STATUS__UVD_BUSY_MASK	,	V_142
ready	,	V_17
"uvd"	,	L_1
uvd_v6_0_hw_init	,	F_17
uvd_v6_0_stop	,	F_27
addr	,	V_111
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_135
UVD_MASTINT_EN__VCPU_EN_MASK	,	V_62
"UVD is enabled in physical mode\n"	,	L_11
mmUVD_LMI_SWAP_CNTL	,	V_83
amdgpu_device	,	V_3
uvd	,	V_10
mmUVD_GPCOM_VCPU_DATA1	,	V_116
mmUVD_GPCOM_VCPU_DATA0	,	V_115
WARN_ON	,	F_41
u64	,	T_3
suvd_flags	,	V_152
UVD_CGC_CTRL__UDEC_MP_MODE_MASK	,	V_169
mmUVD_VCPU_CNTL	,	V_91
funcs	,	V_208
amdgpu_fence_process	,	F_55
UVD_SUVD_CGC_GATE__SCM_MASK	,	V_160
lmi_swap_cntl	,	V_50
UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK	,	V_60
AMDGPU_FENCE_FLAG_64BIT	,	V_113
