
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000052                       # Number of seconds simulated
sim_ticks                                    51556500                       # Number of ticks simulated
final_tick                                   51556500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  13709                       # Simulator instruction rate (inst/s)
host_op_rate                                    26980                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53430833                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661984                       # Number of bytes of host memory used
host_seconds                                     0.97                       # Real time elapsed on the host
sim_insts                                       13228                       # Number of instructions simulated
sim_ops                                         26033                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           34880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           16256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               51136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        34880                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          34880                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              545                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              254                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  799                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          676539331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          315304569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              991843899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     676539331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         676539331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         676539331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         315304569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             991843899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       545.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       254.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000588750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1596                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          799                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        799                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   51136                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    51136                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                169                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 17                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 63                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 41                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 30                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               104                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                63                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               121                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                58                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       51472500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    799                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      510                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      225                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       48                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          158                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     305.417722                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    191.414892                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    305.348026                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            51     32.28%     32.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           39     24.68%     56.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           22     13.92%     70.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           12      7.59%     78.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            8      5.06%     83.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            6      3.80%     87.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      1.90%     89.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.27%     90.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           15      9.49%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           158                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        34880                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        16256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 676539330.637261986732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 315304568.774063408375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          545                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          254                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17273250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      8816000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31694.04                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34708.66                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      11108000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 26089250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3995000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13902.38                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32652.38                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        991.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     991.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          7.75                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      7.75                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.52                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       630                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.85                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       64421.15                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.85                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    435540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    216315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2548980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               5108340                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                 84960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         17843280                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy           385440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                30310695                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             587.912193                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              40094500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE         54500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1560000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      1002250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        9806750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     39133000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    771120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    383295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3155880                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               5771820                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                129600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         17168400                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy           350400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                31418355                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             609.396584                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              38338500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        142500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1560000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN       912750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11285750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     37655500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    5619                       # Number of BP lookups
system.cpu.branchPred.condPredicted              5619                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1053                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 4987                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     484                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                178                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            4987                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                910                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4077                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          788                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                        4318                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2865                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            98                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            28                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        3939                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           135                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        51556500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           103114                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              34656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          27329                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        5619                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               1394                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         39741                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2280                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           769                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          122                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      3851                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   341                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              76506                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.696207                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.941996                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    49095     64.17%     64.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1558      2.04%     66.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    25853     33.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                76506                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.054493                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.265037                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    34471                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 15406                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     25019                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   470                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1140                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                  47312                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2512                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1140                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    36815                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    5011                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1701                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     23119                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  8720                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  44447                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  1279                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    21                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     89                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   8385                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               16                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands               48059                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                110214                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            63053                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              5223                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 28028                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    20031                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 26                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       938                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 5341                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3610                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               259                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              109                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      41544                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  82                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     36555                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               760                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           15592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        20861                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             71                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         76506                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.477806                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.794833                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               54573     71.33%     71.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7311      9.56%     80.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               14622     19.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           76506                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    250     14.16%     14.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     71      4.02%     18.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     18.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    129      7.30%     25.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   164      9.29%     34.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  127      7.19%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     41.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    775     43.88%     85.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   250     14.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               383      1.05%      1.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 27028     73.94%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   18      0.05%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    24      0.07%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  25      0.07%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      1.03%     76.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  163      0.45%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  258      0.71%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 375      1.03%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.51%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4474     12.24%     91.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2588      7.08%     98.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             187      0.51%     98.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            471      1.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  36555                       # Type of FU issued
system.cpu.iq.rate                           0.354511                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        1766                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.048311                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             146083                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             54041                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        30673                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                6059                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               3208                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2573                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  34550                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3388                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              296                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2272                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1119                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            22                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1140                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1146                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1937                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               41626                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               905                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  5341                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 3610                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 38                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1914                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             31                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            233                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1033                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1266                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 34030                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  4299                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2525                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         7164                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     3101                       # Number of branches executed
system.cpu.iew.exec_stores                       2865                       # Number of stores executed
system.cpu.iew.exec_rate                     0.330023                       # Inst execution rate
system.cpu.iew.wb_sent                          33655                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         33246                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     23234                       # num instructions producing a value
system.cpu.iew.wb_consumers                     35302                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.322420                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.658150                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           14113                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1114                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        74979                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.347204                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.712605                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        59486     79.34%     79.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4953      6.61%     85.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10540     14.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        74979                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                13228                       # Number of instructions committed
system.cpu.commit.committedOps                  26033                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           5560                       # Number of memory references committed
system.cpu.commit.loads                          3069                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       2693                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2354                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     24147                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  259                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          139      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            19041     73.14%     73.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              18      0.07%     73.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.08%     73.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             25      0.10%     73.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     73.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      1.44%     75.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             134      0.51%     75.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             180      0.69%     76.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            355      1.36%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.71%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2961     11.37%     90.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2060      7.91%     97.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          108      0.41%     98.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          431      1.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             26033                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 10540                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       104585                       # The number of ROB reads
system.cpu.rob.rob_writes                       81822                       # The number of ROB writes
system.cpu.timesIdled                             320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           26608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       13228                       # Number of Instructions Simulated
system.cpu.committedOps                         26033                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.795132                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.795132                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.128285                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.128285                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    45724                       # number of integer regfile reads
system.cpu.int_regfile_writes                   25272                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4821                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2016                       # number of floating regfile writes
system.cpu.cc_regfile_reads                     15111                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     8810                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   14687                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           149.428522                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6296                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               257                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.498054                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.428522                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.583705                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.583705                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             51521                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            51521                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         3679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3679                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         2360                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2360                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data         6039                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6039                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         6039                       # number of overall hits
system.cpu.dcache.overall_hits::total            6039                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           238                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          131                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          369                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            369                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          369                       # number of overall misses
system.cpu.dcache.overall_misses::total           369                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18718000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18718000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10715500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10715500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     29433500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29433500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29433500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29433500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         3917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         2491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         6408                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         6408                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         6408                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         6408                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060761                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060761                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052589                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052589                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057584                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057584                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057584                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057584                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78647.058824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78647.058824                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81797.709924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81797.709924                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79765.582656                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79765.582656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79765.582656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79765.582656                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          501                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          110                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          112                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          128                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          128                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          257                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          257                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10989000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10989000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10489500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10489500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     21478500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21478500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     21478500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21478500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.051786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.040106                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.040106                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.040106                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040106                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85851.562500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85851.562500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81313.953488                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81313.953488                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83573.929961                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83573.929961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83573.929961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83573.929961                       # average overall mshr miss latency
system.cpu.dcache.replacements                     19                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           190.819946                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3719                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               574                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.479094                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   190.819946                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.745390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.745390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             31382                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            31382                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         3145                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3145                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         3145                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3145                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3145                       # number of overall hits
system.cpu.icache.overall_hits::total            3145                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          706                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           706                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          706                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            706                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          706                       # number of overall misses
system.cpu.icache.overall_misses::total           706                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53067498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53067498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     53067498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53067498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53067498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53067498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3851                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3851                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         3851                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3851                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3851                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3851                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.183329                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.183329                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.183329                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.183329                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.183329                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.183329                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75166.427762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75166.427762                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75166.427762                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75166.427762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75166.427762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75166.427762                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          276                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          131                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          131                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          131                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          575                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          575                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          575                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          575                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44706498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44706498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44706498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44706498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44706498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44706498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.149312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.149312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.149312                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.149312                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.149312                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.149312                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77750.431304                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77750.431304                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77750.431304                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77750.431304                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77750.431304                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77750.431304                       # average overall mshr miss latency
system.cpu.icache.replacements                    318                       # number of replacements
system.l2bus.snoop_filter.tot_requests           1169                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          341                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 702                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             6                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               331                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                129                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               129                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            703                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1465                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          533                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1998                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        36608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        16832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    53440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                832                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.008413                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.091393                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      825     99.16%     99.16% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      0.84%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  832                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               596500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1435000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.8                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              642999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              422.598516                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    835                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  799                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.045056                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   270.027247                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   152.571268                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.032962                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.018624                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.051587                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          799                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          669                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.097534                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 7487                       # Number of tag accesses
system.l2cache.tags.data_accesses                7487                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks            6                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            6                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           27                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              27                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             27                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              3                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          129                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            129                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          546                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          125                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          671                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           546                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           254                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               800                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          546                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          254                       # number of overall misses
system.l2cache.overall_misses::total              800                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     10295500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     10295500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     43551500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10765000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     54316500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     43551500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     21060500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     64612000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     43551500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     21060500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     64612000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks            6                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            6                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          129                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          573                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          128                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          701                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          573                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          257                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             830                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          573                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          257                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            830                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.952880                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.976562                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.957204                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.952880                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.988327                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.963855                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.952880                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.988327                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.963855                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 79810.077519                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 79810.077519                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 79764.652015                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        86120                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 80948.584203                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 79764.652015                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 82915.354331                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        80765                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 79764.652015                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 82915.354331                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        80765                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          129                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          129                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          546                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          125                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          671                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          546                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          254                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          800                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          546                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          254                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          800                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     10037500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     10037500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     42461500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10515000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     52976500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     42461500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     20552500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     63014000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     42461500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     20552500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     63014000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.952880                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.976562                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.957204                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.952880                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.988327                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.963855                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.952880                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.988327                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.963855                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 77810.077519                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 77810.077519                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 77768.315018                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        84120                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78951.564829                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 77768.315018                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 80915.354331                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 78767.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 77768.315018                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 80915.354331                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 78767.500000                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            799                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 670                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                129                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               129                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            670                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1598                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        51136                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                799                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      799    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  799                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               399500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1997500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               3.9                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              422.645008                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    799                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  799                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   270.058960                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   152.586048                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.008242                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.004657                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.012898                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          799                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          669                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.024384                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                13583                       # Number of tag accesses
system.l3cache.tags.data_accesses               13583                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          129                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            129                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          545                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          125                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          670                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           545                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           254                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               799                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          545                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          254                       # number of overall misses
system.l3cache.overall_misses::total              799                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data      8876500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total      8876500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     37556500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      9390000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     46946500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     37556500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     18266500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     55823000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     37556500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     18266500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     55823000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          129                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          129                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          545                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          125                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          670                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          545                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          254                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             799                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          545                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          254                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            799                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 68810.077519                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 68810.077519                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68911.009174                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data        75120                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 70069.402985                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 68911.009174                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 71915.354331                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 69866.082603                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 68911.009174                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 71915.354331                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 69866.082603                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          129                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          129                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          545                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          125                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          670                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          545                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          254                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          799                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          545                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          254                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          799                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data      8618500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      8618500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     36466500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9140000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     45606500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     36466500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     17758500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     54225000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     36466500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     17758500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     54225000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66810.077519                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 66810.077519                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 66911.009174                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        73120                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 68069.402985                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 66911.009174                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 69915.354331                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 67866.082603                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 66911.009174                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 69915.354331                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 67866.082603                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           799                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     51556500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                670                       # Transaction distribution
system.membus.trans_dist::ReadExReq               129                       # Transaction distribution
system.membus.trans_dist::ReadExResp              129                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           670                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        51136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        51136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   51136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               799                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     799    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 799                       # Request fanout histogram
system.membus.reqLayer0.occupancy              399500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2168250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
