{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 01 12:24:15 2023 " "Info: Processing started: Tue Aug 01 12:24:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2to1muxconop -c 2to1muxconop " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 2to1muxconop -c 2to1muxconop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to1muxconop.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file 2to1muxconop.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1conop " "Info: Found entity 1: mux2to1conop" {  } { { "2to1muxconop.v" "" { Text "F:/Verilog Codes/exp3/2to1muxconop/2to1muxconop.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out 2to1muxconop.v(4) " "Warning (10236): Verilog HDL Implicit Net warning at 2to1muxconop.v(4): created implicit net for \"out\"" {  } { { "2to1muxconop.v" "" { Text "F:/Verilog Codes/exp3/2to1muxconop/2to1muxconop.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "out 2to1muxconop.v(1) " "Error (10158): Verilog HDL Module Declaration error at 2to1muxconop.v(1): port \"out\" is not declared as port" {  } { { "2to1muxconop.v" "" { Text "F:/Verilog Codes/exp3/2to1muxconop/2to1muxconop.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "outl 2to1muxconop.v(3) " "Error (10206): Verilog HDL Module Declaration error at 2to1muxconop.v(3): top module port \"outl\" is not found in the port list" {  } { { "2to1muxconop.v" "" { Text "F:/Verilog Codes/exp3/2to1muxconop/2to1muxconop.v" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Error: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 01 12:24:15 2023 " "Error: Processing ended: Tue Aug 01 12:24:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
