set clock_constraint { \
    name clk \
    module vmul2 \
    port ap_clk \
    period 3.333 \
    uncertainty 0.89991 \
}

set all_path {}

set false_path {}

