
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000003a2  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          0000019d  00800100  00800100  00000416  2**0
                  ALLOC
  2 .stab         00000d38  00000000  00000000  00000418  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000037  00000000  00000000  00001150  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000020  00000000  00000000  00001187  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 0000002c  00000000  00000000  000011a7  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000000a5  00000000  00000000  000011d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000070  00000000  00000000  00001278  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000000b1  00000000  00000000  000012e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000020  00000000  00000000  0000139c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000000a7  00000000  00000000  000013bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 45 00 	jmp	0x8a	; 0x8a <__ctors_end>
   4:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
   8:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
   c:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  10:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  14:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  18:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  1c:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  20:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  24:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  28:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  2c:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  30:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  34:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  38:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  3c:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  40:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__vector_16>
  44:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  48:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  4c:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  50:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  54:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  58:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  5c:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  60:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  64:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  68:	00 00       	nop
  6a:	00 00       	nop
  6c:	00 00       	nop
  6e:	00 00       	nop
  70:	00 00       	nop
  72:	00 00       	nop
  74:	00 00       	nop
  76:	00 00       	nop
  78:	00 00       	nop
  7a:	00 00       	nop
  7c:	00 00       	nop
  7e:	00 00       	nop
  80:	00 00       	nop
  82:	00 00       	nop
  84:	00 00       	nop
  86:	00 00       	nop
  88:	2c c0       	rjmp	.+88     	; 0xe2 <__vector_16>

0000008a <__ctors_end>:
  8a:	11 24       	eor	r1, r1
  8c:	1f be       	out	0x3f, r1	; 63
  8e:	cf ef       	ldi	r28, 0xFF	; 255
  90:	d8 e0       	ldi	r29, 0x08	; 8
  92:	de bf       	out	0x3e, r29	; 62
  94:	cd bf       	out	0x3d, r28	; 61

00000096 <__do_clear_bss>:
  96:	12 e0       	ldi	r17, 0x02	; 2
  98:	a0 e0       	ldi	r26, 0x00	; 0
  9a:	b1 e0       	ldi	r27, 0x01	; 1
  9c:	01 c0       	rjmp	.+2      	; 0xa0 <.do_clear_bss_start>

0000009e <.do_clear_bss_loop>:
  9e:	1d 92       	st	X+, r1

000000a0 <.do_clear_bss_start>:
  a0:	ad 39       	cpi	r26, 0x9D	; 157
  a2:	b1 07       	cpc	r27, r17
  a4:	e1 f7       	brne	.-8      	; 0x9e <.do_clear_bss_loop>
  a6:	0e 94 59 00 	call	0xb2	; 0xb2 <main>
  aa:	0c 94 cf 01 	jmp	0x39e	; 0x39e <_exit>

000000ae <__bad_interrupt>:
  ae:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000b2 <main>:
#include <avr/interrupt.h>
#include "kernel.h"

int64_t cur = 0, next = 0;

int main(void) {
  b2:	1f 93       	push	r17
    
	DDRD |= (1<<5);
  b4:	55 9a       	sbi	0x0a, 5	; 10
    Kernel_SysTick_Reg_Init(1000);
  b6:	88 ee       	ldi	r24, 0xE8	; 232
  b8:	93 e0       	ldi	r25, 0x03	; 3
  ba:	0e 94 d7 00 	call	0x1ae	; 0x1ae <Kernel_SysTick_Reg_Init>
		//next  = cur + 200;
		
		//while(next < Kernel_SysTick_Val_Get());
		
		if(Kernel_SysTick_Val_Get() %70000 == 0){
		  PORTD ^= (1<<5);
  be:	10 e2       	ldi	r17, 0x20	; 32
        //cur   = Kernel_SysTick_Val_Get();
		//next  = cur + 200;
		
		//while(next < Kernel_SysTick_Val_Get());
		
		if(Kernel_SysTick_Val_Get() %70000 == 0){
  c0:	0e 94 05 01 	call	0x20a	; 0x20a <Kernel_SysTick_Val_Get>
  c4:	20 e7       	ldi	r18, 0x70	; 112
  c6:	31 e1       	ldi	r19, 0x11	; 17
  c8:	41 e0       	ldi	r20, 0x01	; 1
  ca:	50 e0       	ldi	r21, 0x00	; 0
  cc:	0e 94 ad 01 	call	0x35a	; 0x35a <__udivmodsi4>
  d0:	61 15       	cp	r22, r1
  d2:	71 05       	cpc	r23, r1
  d4:	81 05       	cpc	r24, r1
  d6:	91 05       	cpc	r25, r1
  d8:	99 f7       	brne	.-26     	; 0xc0 <main+0xe>
		  PORTD ^= (1<<5);
  da:	8b b1       	in	r24, 0x0b	; 11
  dc:	81 27       	eor	r24, r17
  de:	8b b9       	out	0x0b, r24	; 11
  e0:	ef cf       	rjmp	.-34     	; 0xc0 <main+0xe>

000000e2 <__vector_16>:
.global  __vector_16
    __vector_16:
	    
		;;============================if kernel debug enabled===============================;;
	    #ifdef KER_DBG_ENABLE
        SBI   KER_DBG_PORT       , KER_DBG_PIN            ;set gpio,                (2 clocks)
  e2:	29 9a       	sbi	0x05, 1	; 5
		#endif
		
		
		;;==============================context save========================================;;
		;; total 68 clocks for context saving
        PUSH  R0                                          ;save R0,                 (2 clocks)
  e4:	0f 92       	push	r0
		IN    R0                 , IOSREG                 ;load SREG,               (1 clock )
  e6:	0f b6       	in	r0, 0x3f	; 63
		PUSH  R0                                          ;save SREG,               (2 clocks)
  e8:	0f 92       	push	r0
		PUSH  R1                                          ;save R1,                 (2 clocks)   
  ea:	1f 92       	push	r1
		CLR   R1                                          ;clear R1,                (1 clock )
  ec:	11 24       	eor	r1, r1
		PUSH  R2                                          ;save R2,                 (2 clocks)   
  ee:	2f 92       	push	r2
		PUSH  R3                                          ;save R3,                 (2 clocks)   
  f0:	3f 92       	push	r3
		PUSH  R4                                          ;save R4,                 (2 clocks)   
  f2:	4f 92       	push	r4
		PUSH  R5                                          ;save R5,                 (2 clocks)   
  f4:	5f 92       	push	r5
		PUSH  R6                                          ;save R6,                 (2 clocks)   
  f6:	6f 92       	push	r6
		PUSH  R7                                          ;save R7,                 (2 clocks)   
  f8:	7f 92       	push	r7
		PUSH  R8                                          ;save R8,                 (2 clocks)   
  fa:	8f 92       	push	r8
		PUSH  R9                                          ;save R9,                 (2 clocks)   
  fc:	9f 92       	push	r9
		PUSH  R10                                         ;save R10,                (2 clocks)   
  fe:	af 92       	push	r10
		PUSH  R11                                         ;save R11,                (2 clocks)  
 100:	bf 92       	push	r11
		PUSH  R12                                         ;save R12,                (2 clocks)  
 102:	cf 92       	push	r12
		PUSH  R13                                         ;save R13,                (2 clocks)  
 104:	df 92       	push	r13
		PUSH  R14                                         ;save R14,                (2 clocks)  
 106:	ef 92       	push	r14
		PUSH  R15                                         ;save R15,                (2 clocks)  
 108:	ff 92       	push	r15
		PUSH  R16                                         ;save R16,                (2 clocks)  
 10a:	0f 93       	push	r16
		PUSH  R17                                         ;save R17,                (2 clocks)  
 10c:	1f 93       	push	r17
		PUSH  R18                                         ;save R18,                (2 clocks)  
 10e:	2f 93       	push	r18
		PUSH  R19                                         ;save R19,                (2 clocks)  
 110:	3f 93       	push	r19
		PUSH  R20                                         ;save R20,                (2 clocks)  
 112:	4f 93       	push	r20
		PUSH  R21                                         ;save R21,                (2 clocks)  
 114:	5f 93       	push	r21
		PUSH  R22                                         ;save R22,                (2 clocks)  
 116:	6f 93       	push	r22
		PUSH  R23                                         ;save R23,                (2 clocks)  
 118:	7f 93       	push	r23
		PUSH  R24                                         ;save R24,                (2 clocks)  
 11a:	8f 93       	push	r24
		PUSH  R25                                         ;save R25,                (2 clocks)  
 11c:	9f 93       	push	r25
		PUSH  R26                                         ;save R26,                (2 clocks)  
 11e:	af 93       	push	r26
		PUSH  R27                                         ;save R27,                (2 clocks)  
 120:	bf 93       	push	r27
		PUSH  R28                                         ;save R28,                (2 clocks)  
 122:	cf 93       	push	r28
		PUSH  R29                                         ;save R29,                (2 clocks)  
 124:	df 93       	push	r29
		PUSH  R30                                         ;save R30,                (2 clocks)  
 126:	ef 93       	push	r30
		PUSH  R31                                         ;save R31,                (2 clocks)  
 128:	ff 93       	push	r31
		
		
		;;=============================reload counter value=================================;;
		;; total 4 clocks for reloading
		LDS   R17                , Kernel+0x00            ;fetch reload value,      (2 clocks) 
 12a:	10 91 10 01 	lds	r17, 0x0110
		STS   SRTCNT0            , R17                    ;Set value to TCNT0,      (2 clocks) 
 12e:	10 93 46 00 	sts	0x0046, r17
		
		
		;;=============================increment tick counter===============================;;
		;; total 26 clocks for reloading, 40 bit counter
		LDI   R16                , 0x01                   ;load 1 to R16,           (1 clock )
 132:	01 e0       	ldi	r16, 0x01	; 1
		LDS   R17                , Kernel+0x01            ;load Byte0,              (2 clocks)
 134:	10 91 11 01 	lds	r17, 0x0111
		ADD   R17                , R16                    ;add 1 with Byte0,        (1 clock )
 138:	10 0f       	add	r17, r16
		STS   Kernel+0x01        , R17                    ;set Byte0,               (2 clocks)
 13a:	10 93 11 01 	sts	0x0111, r17
		LDS   R17                , Kernel+0x02            ;load Byte1,              (2 clocks)
 13e:	10 91 12 01 	lds	r17, 0x0112
		ADC   R17                , R1                     ;add carry with Byte1,    (1 clock )
 142:	11 1d       	adc	r17, r1
		STS   Kernel+0x02        , R17                    ;set Byte1,               (2 clocks)
 144:	10 93 12 01 	sts	0x0112, r17
		LDS   R17                , Kernel+0x03            ;load Byte2,              (2 clocks)
 148:	10 91 13 01 	lds	r17, 0x0113
		ADC   R17                , R1                     ;add carry with Byte2,    (1 clock )
 14c:	11 1d       	adc	r17, r1
		STS   Kernel+0x03        , R17                    ;set Byte2,               (2 clocks)
 14e:	10 93 13 01 	sts	0x0113, r17
		LDS   R17                , Kernel+0x04            ;load Byte3,              (2 clocks)
 152:	10 91 14 01 	lds	r17, 0x0114
		ADC   R17                , R1                     ;add carry with Byte3,    (1 clock )
 156:	11 1d       	adc	r17, r1
		STS   Kernel+0x04        , R17                    ;set Byte3,               (2 clocks)
 158:	10 93 14 01 	sts	0x0114, r17
		LDS   R17                , Kernel+0x05            ;load Byte4,              (2 clocks)
 15c:	10 91 15 01 	lds	r17, 0x0115
		ADC   R17                , R1                     ;add carry with Byte4,    (1 clock )
 160:	11 1d       	adc	r17, r1
		STS   Kernel+0x05        , R17                    ;set Byte4,               (2 clocks)
 162:	10 93 15 01 	sts	0x0115, r17
		
		
	;RS_CNTXT:
		;;===============================context restore====================================;;
		;; total 68 clocks for context restore
		POP   R31                                         ;restore R31,             (2 clocks) 
 166:	ff 91       	pop	r31
		POP   R30                                         ;restore R30,             (2 clocks) 
 168:	ef 91       	pop	r30
		POP   R29                                         ;restore R29,             (2 clocks)
 16a:	df 91       	pop	r29
		POP   R28                                         ;restore R28,             (2 clocks) 
 16c:	cf 91       	pop	r28
		POP   R27                                         ;restore R27,             (2 clocks) 
 16e:	bf 91       	pop	r27
		POP   R26                                         ;restore R26,             (2 clocks) 
 170:	af 91       	pop	r26
		POP   R25                                         ;restore R25,             (2 clocks) 
 172:	9f 91       	pop	r25
		POP   R24                                         ;restore R24,             (2 clocks) 
 174:	8f 91       	pop	r24
		POP   R23                                         ;restore R23,             (2 clocks) 
 176:	7f 91       	pop	r23
		POP   R22                                         ;restore R22,             (2 clocks) 
 178:	6f 91       	pop	r22
		POP   R21                                         ;restore R21,             (2 clocks) 
 17a:	5f 91       	pop	r21
		POP   R20                                         ;restore R20,             (2 clocks) 
 17c:	4f 91       	pop	r20
		POP   R19                                         ;restore R19,             (2 clocks) 
 17e:	3f 91       	pop	r19
		POP   R18                                         ;restore R18,             (2 clocks) 
 180:	2f 91       	pop	r18
		POP   R17                                         ;restore R17,             (2 clocks) 
 182:	1f 91       	pop	r17
		POP   R16                                         ;restore R16,             (2 clocks) 
 184:	0f 91       	pop	r16
		POP   R15                                         ;restore R15,             (2 clocks) 
 186:	ff 90       	pop	r15
		POP   R14                                         ;restore R14,             (2 clocks) 
 188:	ef 90       	pop	r14
		POP   R13                                         ;restore R13,             (2 clocks) 
 18a:	df 90       	pop	r13
		POP   R12                                         ;restore R12,             (2 clocks) 
 18c:	cf 90       	pop	r12
		POP   R11                                         ;restore R11,             (2 clocks) 
 18e:	bf 90       	pop	r11
		POP   R10                                         ;restore R10,             (2 clocks) 
 190:	af 90       	pop	r10
		POP   R9                                          ;restore R9,              (2 clocks) 
 192:	9f 90       	pop	r9
		POP   R8                                          ;restore R8,              (2 clocks) 
 194:	8f 90       	pop	r8
		POP   R7                                          ;restore R7,              (2 clocks) 
 196:	7f 90       	pop	r7
		POP   R6                                          ;restore R6,              (2 clocks) 
 198:	6f 90       	pop	r6
		POP   R5                                          ;restore R5,              (2 clocks) 
 19a:	5f 90       	pop	r5
		POP   R4                                          ;restore R4,              (2 clocks) 
 19c:	4f 90       	pop	r4
		POP   R3                                          ;restore R3,              (2 clocks) 
 19e:	3f 90       	pop	r3
		POP   R2                                          ;restore R2,              (2 clocks) 
 1a0:	2f 90       	pop	r2
		POP   R1                                          ;restore R1,              (2 clocks) 
 1a2:	1f 90       	pop	r1
		POP   R0                                          ;fetch SREG,              (2 clocks) 
 1a4:	0f 90       	pop	r0
		OUT   0x3F               , R0                     ;load SREG,               (1 clock ) 
 1a6:	0f be       	out	0x3f, r0	; 63
		POP   R0                                          ;restore R0,              (2 clocks) 
 1a8:	0f 90       	pop	r0
		
		
		;;============================if kernel debug enabled===============================;;
		#ifdef KER_DBG_ENABLE
		CBI   KER_DBG_PORT       , KER_DBG_PIN            ;clear gpio,              (2 clocks)
 1aa:	29 98       	cbi	0x05, 1	; 5
		#endif
		
		RETI                                              ;return from interrupt,   (4 clocks) 
 1ac:	18 95       	reti

000001ae <Kernel_SysTick_Reg_Init>:

;;====================================SysTick Reg Init=======================================;;
;; total 32 clocks for SysTick Reg Init, omited debug gpio config
Kernel_SysTick_Reg_Init:
        
		LDI   R16                , 0x00                   ;set ker_tski to 0,       (1 clock )
 1ae:	00 e0       	ldi	r16, 0x00	; 0
		STS   ker_tski           , R16                    ;load  ker_tski=0,        (2 clocks)
 1b0:	00 93 16 01 	sts	0x0116, r16
		STS   Kernel+0x00        , R16                    ;clear  kernel[0],        (2 clocks)
 1b4:	00 93 10 01 	sts	0x0110, r16
		STS   Kernel+0x01        , R16                    ;clear  kernel[1],        (2 clocks)
 1b8:	00 93 11 01 	sts	0x0111, r16
		STS   Kernel+0x02        , R16                    ;clear  kernel[2],        (2 clocks)
 1bc:	00 93 12 01 	sts	0x0112, r16
		STS   Kernel+0x03        , R16                    ;clear  kernel[3],        (2 clocks)
 1c0:	00 93 13 01 	sts	0x0113, r16
		STS   Kernel+0x04        , R16                    ;clear  kernel[4],        (2 clocks)
 1c4:	00 93 14 01 	sts	0x0114, r16
		STS   Kernel+0x05        , R16                    ;clear  kernel[5],        (2 clocks)
 1c8:	00 93 15 01 	sts	0x0115, r16
		
		#ifdef KER_DBG_ENABLE
		SBI   KER_DBG_DDR        , KER_DBG_PIN            ;set bit in DDR,          (2 clocks) 
 1cc:	21 9a       	sbi	0x04, 1	; 4
		CBI   KER_DBG_PORT       , KER_DBG_PIN            ;clear port bit,          (2 clocks) 
 1ce:	29 98       	cbi	0x05, 1	; 5
		#endif
		
		
        CLI                                               ;disable global interrupt,(1 clock ) 
 1d0:	f8 94       	cli
		LDI   R16                , 0x00                   ;store r16 with 0,        (1 clock ) 
 1d2:	00 e0       	ldi	r16, 0x00	; 0
		STS   SRTCCR0A           , R16                    ;clear TCCR0A,            (2 clocks) 
 1d4:	00 93 44 00 	sts	0x0044, r16
		STS   SRTCCR0B           , R16                    ;clear TCCR0B,            (2 clocks) 
 1d8:	00 93 45 00 	sts	0x0045, r16
		STS   SRTIMSK0           , R16                    ;clear TIMSK0,            (2 clocks) 
 1dc:	00 93 6e 00 	sts	0x006E, r16
		STS   SRTIFR0            , R16                    ;clear TIFR0,             (2 clocks) 
 1e0:	00 93 35 00 	sts	0x0035, r16
		STS   SROCR0A            , R16                    ;clear OCR0A,             (2 clocks) 
 1e4:	00 93 47 00 	sts	0x0047, r16
		STS   SROCR0B            , R16                    ;clear OCR0B,             (2 clocks) 
 1e8:	00 93 48 00 	sts	0x0048, r16
		STS   SRTCNT0            , R16                    ;clear TCNT0,             (2 clocks) 
 1ec:	00 93 46 00 	sts	0x0046, r16
		LDI   R16                , KER_PRS                ;prescaler 64,            (1 clock ) 
 1f0:	03 e0       	ldi	r16, 0x03	; 3
		STS   SRTCCR0B           , R16                    ;set to TCCR0B,           (2 clocks)
 1f2:	00 93 45 00 	sts	0x0045, r16
		LDI   R16                , KER_RLD                ;reload value (130),      (1 clock ) 
 1f6:	00 ef       	ldi	r16, 0xF0	; 240
		STS   Kernel+0x00        , R16                    ;Kernel[0] reload value,  (2 clocks) 
 1f8:	00 93 10 01 	sts	0x0110, r16
		STS   SRTCNT0            , R16                    ;set to TCNT0,            (2 clocks) 
 1fc:	00 93 46 00 	sts	0x0046, r16
		LDI   R16                , 0x01                   ;store with TOIE0 enabled,(1 clock ) 
 200:	01 e0       	ldi	r16, 0x01	; 1
		STS   SRTIMSK0           , R16                    ;set to TIMSK0,           (2 clocks) 
 202:	00 93 6e 00 	sts	0x006E, r16
		SEI                                               ;enable global interrupt, (1 clock ) 
 206:	78 94       	sei
		RET                                               ;return from subroutine,  (4 clocks) 
 208:	08 95       	ret

0000020a <Kernel_SysTick_Val_Get>:
		;CLR   R24						                  ;Clear Byte6,             (1 clock )
		;CLR   R25                                         ;Clear Byte7,             (1 clock )
		;OUT   IOSREG             , R16          		  ;Restore SREG,            (1 clock )
		;RET                                               ;return from subroutine,  (4 clocks) 
Kernel_SysTick_Val_Get:
        IN    R16                , IOSREG                 ;Save SREG,               (1 clock ) 
 20a:	0f b7       	in	r16, 0x3f	; 63
        CLI                                               ;Disable interrupts,      (1 clock ) 
 20c:	f8 94       	cli
		LDS   R22		         , Kernel+0x01            ;Byte0 -> R18 (LSB),      (2 clocks)
 20e:	60 91 11 01 	lds	r22, 0x0111
        LDS   R23		         , Kernel+0x02            ;Byte0 -> R18 (LSB),      (2 clocks)
 212:	70 91 12 01 	lds	r23, 0x0112
		LDS   R24		         , Kernel+0x03            ;Byte0 -> R18 (LSB),      (2 clocks)
 216:	80 91 13 01 	lds	r24, 0x0113
        LDS   R25		         , Kernel+0x04            ;Byte0 -> R18 (LSB),      (2 clocks)
 21a:	90 91 14 01 	lds	r25, 0x0114
		OUT   IOSREG             , R16          		  ;Restore SREG,            (1 clock )
 21e:	0f bf       	out	0x3f, r16	; 63
		RET                                               ;return from subroutine,  (4 clocks) 
 220:	08 95       	ret

00000222 <Kernel_Interrupt_Sts_Get>:


;;=================================Interrupt Status Get=====================================;;
;; total 10 clocks for Interrupt Status Get
Kernel_Interrupt_Sts_Get:
        LDI   R24		         , 0x00                   ;clear R24,               (1 clock ) 
 222:	80 e0       	ldi	r24, 0x00	; 0
        IN    R16		         , IOSREG                 ;save SREG in R16,        (1 clock )
 224:	0f b7       	in	r16, 0x3f	; 63
		SBRC  R16		         , 0x07                   ;check I flag->bit7,      (3 clocks)
 226:	07 fd       	sbrc	r16, 7
		LDI   R24		         , 0x01                   ;set R24 to 1,            (1 clock ) 
 228:	81 e0       	ldi	r24, 0x01	; 1
		RET                                               ;return from subroutine,  (4 clocks) 
 22a:	08 95       	ret

0000022c <Kernel_Test_Task0>:


;;===================================Kernel Test Task0======================================;;
Kernel_Test_Task0:
        ;initialize DDR and Port register, total 4 clocks
        SBI   KER_TSK0_DDR       , KER_TSK0_PIN           ;set bit in DDR,          (2 clocks) 
 22c:	55 9a       	sbi	0x0a, 5	; 10
		CBI   KER_TSK0_PORT      , KER_TSK0_PIN           ;clear port bit,          (2 clocks)
 22e:	5d 98       	cbi	0x0b, 5	; 11

00000230 <LOOP0>:
		 
    LOOP0:
	    ;pin toggle, total 5 clocks
		IN    R16                , KER_TSK0_PORT          ;load PORT val,           (2 clocks)
 230:	0b b1       	in	r16, 0x0b	; 11
		LDI   R17                , (1<<KER_TSK0_PIN)      ;bit mask for port pin    (1 clock )
 232:	10 e2       	ldi	r17, 0x20	; 32
		EOR   R16                , R17                    ;XOR with current val     (1 clock )
 234:	01 27       	eor	r16, r17
		OUT   KER_TSK0_PORT      , R16                    ;set new PORT val,        (1 clock )
 236:	0b b9       	out	0x0b, r16	; 11
		
		;assign delay loop count val, for 30ms 
		LDI   R16                , 0xEB                   ;set loop cnt val,        (1 clock )
 238:	0b ee       	ldi	r16, 0xEB	; 235

0000023a <DLY00>:
		
    DLY00:
	    LDI   R17                , 0xFF                   ;set loop cnt val,        (1 clock )
 23a:	1f ef       	ldi	r17, 0xFF	; 255

0000023c <DLY01>:
		
	DLY01:                                                ;inner loop,127.5uS@8Mhz  (4 clocks)
		NOP                                               ;no operation,            (1 clock )
 23c:	00 00       	nop
		DEC   R17                                         ;decrement R17 val,       (1 clock )
 23e:	1a 95       	dec	r17
		BRNE  DLY01                                       ;if R17 not equal to 0,   (2 clock ) 
 240:	e9 f7       	brne	.-6      	; 0x23c <DLY01>
		DEC   R16                                         ;decrement R16 val,       (1 clock )
 242:	0a 95       	dec	r16
		BRNE  DLY00                                       ;if R16 not equal to 0,   (2 clock ) 
 244:	d1 f7       	brne	.-12     	; 0x23a <DLY00>
		RJMP  LOOP0                                       ;if R16 is 0->jump,       (2 clock ) 
 246:	f4 cf       	rjmp	.-24     	; 0x230 <LOOP0>
		RET                                               ;return from subroutine,  (4 clocks) 
 248:	08 95       	ret

0000024a <Kernel_Test_Task1>:


;;===================================Kernel Test Task1======================================;;
Kernel_Test_Task1:
        ;initialize DDR and Port register, total 4 clocks
        SBI   KER_TSK1_DDR       , KER_TSK1_PIN           ;set bit in DDR,          (2 clocks) 
 24a:	56 9a       	sbi	0x0a, 6	; 10
		CBI   KER_TSK1_PORT      , KER_TSK1_PIN           ;clear port bit,          (2 clocks)
 24c:	5e 98       	cbi	0x0b, 6	; 11

0000024e <LOOP1>:
		 
    LOOP1:
	    ;pin toggle, total 5 clocks
		IN    R16                , KER_TSK1_PORT          ;load PORT val,           (2 clocks)
 24e:	0b b1       	in	r16, 0x0b	; 11
		LDI   R17                , (1<<KER_TSK1_PIN)      ;bit mask for port pin    (1 clock )
 250:	10 e4       	ldi	r17, 0x40	; 64
		EOR   R16                , R17                    ;XOR with current val     (1 clock )
 252:	01 27       	eor	r16, r17
		OUT   KER_TSK1_PORT      , R16                    ;set new PORT val,        (1 clock )
 254:	0b b9       	out	0x0b, r16	; 11
		
		;assign delay loop count val, for 30ms 
		LDI   R16                , 0xEB                   ;set loop cnt val,        (1 clock )
 256:	0b ee       	ldi	r16, 0xEB	; 235

00000258 <DLY10>:
		
    DLY10:
	    LDI   R17                , 0xFF                   ;set loop cnt val,        (1 clock )
 258:	1f ef       	ldi	r17, 0xFF	; 255

0000025a <DLY11>:
		
	DLY11:                                                ;inner loop,127.5uS@8Mhz  (4 clocks)
		NOP                                               ;no operation,            (1 clock )
 25a:	00 00       	nop
		DEC   R17                                         ;decrement R17 val,       (1 clock )
 25c:	1a 95       	dec	r17
		BRNE  DLY11                                       ;if R17 not equal to 0,   (2 clock ) 
 25e:	e9 f7       	brne	.-6      	; 0x25a <DLY11>
		DEC   R16                                         ;decrement R16 val,       (1 clock )
 260:	0a 95       	dec	r16
		BRNE  DLY10                                       ;if R16 not equal to 0,   (2 clock ) 
 262:	d1 f7       	brne	.-12     	; 0x258 <DLY10>
		RJMP  LOOP1                                       ;if R16 is 0->jump,       (2 clock ) 
 264:	f4 cf       	rjmp	.-24     	; 0x24e <LOOP1>

00000266 <Kernel_Test_Task2>:


;;===================================Kernel Test Task2======================================;;
Kernel_Test_Task2:
        ;initialize DDR and Port register, total 4 clocks
        SBI   KER_TSK2_DDR       , KER_TSK2_PIN           ;set bit in DDR,          (2 clocks) 
 266:	57 9a       	sbi	0x0a, 7	; 10
		CBI   KER_TSK2_PORT      , KER_TSK2_PIN           ;clear port bit,          (2 clocks)
 268:	5f 98       	cbi	0x0b, 7	; 11

0000026a <LOOP2>:
		 
    LOOP2:
	    ;pin toggle, total 5 clocks
		IN    R16                , KER_TSK2_PORT          ;load PORT val,           (2 clocks)
 26a:	0b b1       	in	r16, 0x0b	; 11
		LDI   R17                , (1<<KER_TSK2_PIN)      ;bit mask for port pin    (1 clock )
 26c:	10 e8       	ldi	r17, 0x80	; 128
		EOR   R16                , R17                    ;XOR with current val     (1 clock )
 26e:	01 27       	eor	r16, r17
		OUT   KER_TSK2_PORT      , R16                    ;set new PORT val,        (1 clock )
 270:	0b b9       	out	0x0b, r16	; 11
		
		;assign delay loop count val, for 30ms 
		LDI   R16                , 0xEB                   ;set loop cnt val,        (1 clock )
 272:	0b ee       	ldi	r16, 0xEB	; 235

00000274 <DLY20>:
		
    DLY20:
	    LDI   R17                , 0xFF                   ;set loop cnt val,        (1 clock )
 274:	1f ef       	ldi	r17, 0xFF	; 255

00000276 <DLY21>:
		
	DLY21:                                                ;inner loop, 127.5uS@8Mhz (4 clocks)
		NOP                                               ;no operation,            (1 clock )
 276:	00 00       	nop
		DEC   R17                                         ;decrement R17 val,       (1 clock )
 278:	1a 95       	dec	r17
		BRNE  DLY21                                       ;if R17 not equal to 0,   (2 clock ) 
 27a:	e9 f7       	brne	.-6      	; 0x276 <DLY21>
		DEC   R16                                         ;decrement R16 val,       (1 clock )
 27c:	0a 95       	dec	r16
		BRNE  DLY20                                       ;if R16 not equal to 0,   (2 clock ) 
 27e:	d1 f7       	brne	.-12     	; 0x274 <DLY20>
		RJMP  LOOP2                                       ;if R16 is 0->jump,       (2 clock ) 
 280:	f4 cf       	rjmp	.-24     	; 0x26a <LOOP2>

00000282 <Kernel_Task0_Init>:
    

;;====================================Kernel Task0 Init=====================================;;
Kernel_Task0_Init:
        ;init stack for task0
		LDI   R18                , lo8(ker_stk0+KER_STZ)  ;fetch top SPL1,          (1 clock )
 282:	2d e9       	ldi	r18, 0x9D	; 157
		LDI   R19                , hi8(ker_stk0+KER_STZ)  ;fetch top SPH1,          (1 clock )
 284:	31 e0       	ldi	r19, 0x01	; 1
		
		OUT   IOSPL              , R18
 286:	2d bf       	out	0x3d, r18	; 61
        OUT   IOSPH              , R19
 288:	3e bf       	out	0x3e, r19	; 62
		
		LDI   R16                , lo8(Kernel_Test_Task0)
 28a:	0c e2       	ldi	r16, 0x2C	; 44
        PUSH  R16
 28c:	0f 93       	push	r16
        LDI   R16                , hi8(Kernel_Test_Task0)
 28e:	02 e0       	ldi	r16, 0x02	; 2
        PUSH  R16
 290:	0f 93       	push	r16
		
		;push task1 entry to stack1
		LDI   R16                , lo8(Kernel_Test_Task0) ;fetch task1 entry low,   (1 clock )
 292:	0c e2       	ldi	r16, 0x2C	; 44
		PUSH  R16                                         ;push to SPL1,            (1 clock )
 294:	0f 93       	push	r16
		LDI   R16                , hi8(Kernel_Test_Task0) ;fetch task1 entry high,  (1 clock )
 296:	02 e0       	ldi	r16, 0x02	; 2
		PUSH  R16                                         ;push to SPH1,            (1 clock )
 298:	0f 93       	push	r16
		
		
        ;;==============================context save========================================;;
		;; total 68 clocks for context saving
        PUSH  R0                                          ;save R0,                 (2 clocks)
 29a:	0f 92       	push	r0
		IN    R0                 , IOSREG                 ;load SREG,               (1 clock )
 29c:	0f b6       	in	r0, 0x3f	; 63
		PUSH  R0                                          ;save SREG,               (2 clocks)
 29e:	0f 92       	push	r0
		PUSH  R1                                          ;save R1,                 (2 clocks)   
 2a0:	1f 92       	push	r1
		CLR   R1                                          ;clear R1,                (1 clock )
 2a2:	11 24       	eor	r1, r1
		PUSH  R2                                          ;save R2,                 (2 clocks)   
 2a4:	2f 92       	push	r2
		PUSH  R3                                          ;save R3,                 (2 clocks)   
 2a6:	3f 92       	push	r3
		PUSH  R4                                          ;save R4,                 (2 clocks)   
 2a8:	4f 92       	push	r4
		PUSH  R5                                          ;save R5,                 (2 clocks)   
 2aa:	5f 92       	push	r5
		PUSH  R6                                          ;save R6,                 (2 clocks)   
 2ac:	6f 92       	push	r6
		PUSH  R7                                          ;save R7,                 (2 clocks)   
 2ae:	7f 92       	push	r7
		PUSH  R8                                          ;save R8,                 (2 clocks)   
 2b0:	8f 92       	push	r8
		PUSH  R9                                          ;save R9,                 (2 clocks)   
 2b2:	9f 92       	push	r9
		PUSH  R10                                         ;save R10,                (2 clocks)   
 2b4:	af 92       	push	r10
		PUSH  R11                                         ;save R11,                (2 clocks)  
 2b6:	bf 92       	push	r11
		PUSH  R12                                         ;save R12,                (2 clocks)  
 2b8:	cf 92       	push	r12
		PUSH  R13                                         ;save R13,                (2 clocks)  
 2ba:	df 92       	push	r13
		PUSH  R14                                         ;save R14,                (2 clocks)  
 2bc:	ef 92       	push	r14
		PUSH  R15                                         ;save R15,                (2 clocks)  
 2be:	ff 92       	push	r15
		PUSH  R16                                         ;save R16,                (2 clocks)  
 2c0:	0f 93       	push	r16
		PUSH  R17                                         ;save R17,                (2 clocks)  
 2c2:	1f 93       	push	r17
		PUSH  R18                                         ;save R18,                (2 clocks)  
 2c4:	2f 93       	push	r18
		PUSH  R19                                         ;save R19,                (2 clocks)  
 2c6:	3f 93       	push	r19
		PUSH  R20                                         ;save R20,                (2 clocks)  
 2c8:	4f 93       	push	r20
		PUSH  R21                                         ;save R21,                (2 clocks)  
 2ca:	5f 93       	push	r21
		PUSH  R22                                         ;save R22,                (2 clocks)  
 2cc:	6f 93       	push	r22
		PUSH  R23                                         ;save R23,                (2 clocks)  
 2ce:	7f 93       	push	r23
		PUSH  R24                                         ;save R24,                (2 clocks)  
 2d0:	8f 93       	push	r24
		PUSH  R25                                         ;save R25,                (2 clocks)  
 2d2:	9f 93       	push	r25
		PUSH  R26                                         ;save R26,                (2 clocks)  
 2d4:	af 93       	push	r26
		PUSH  R27                                         ;save R27,                (2 clocks)  
 2d6:	bf 93       	push	r27
		PUSH  R28                                         ;save R28,                (2 clocks)  
 2d8:	cf 93       	push	r28
		PUSH  R29                                         ;save R29,                (2 clocks)  
 2da:	df 93       	push	r29
		PUSH  R30                                         ;save R30,                (2 clocks)  
 2dc:	ef 93       	push	r30
		PUSH  R31                                         ;save R31,                (2 clocks) 
 2de:	ff 93       	push	r31
		
		;--- Step 5: Save current SP into ker_stp[1] (task1 pointer) ---
        IN    R20, IOSPL
 2e0:	4d b7       	in	r20, 0x3d	; 61
        IN    R21, IOSPH
 2e2:	5e b7       	in	r21, 0x3e	; 62
        STS   ker_stp + 0        , R20                    ; Task 1 is index 1
 2e4:	40 93 17 01 	sts	0x0117, r20
        STS   ker_stp + 1        , R21
 2e8:	50 93 18 01 	sts	0x0118, r21
        RET                                               ;return from subroutine,  (4 clocks) 
 2ec:	08 95       	ret

000002ee <Kernel_Task1_Init>:


;;====================================Kernel Task0 Init=====================================;;
Kernel_Task1_Init:
        ;init stack for task0
		LDI   R18                , lo8(ker_stk1+KER_STZ)  ;fetch top SPL1,          (1 clock )
 2ee:	2d e1       	ldi	r18, 0x1D	; 29
		LDI   R19                , hi8(ker_stk1+KER_STZ)  ;fetch top SPH1,          (1 clock )
 2f0:	32 e0       	ldi	r19, 0x02	; 2
		
		OUT   IOSPL              , R18
 2f2:	2d bf       	out	0x3d, r18	; 61
        OUT   IOSPH              , R19
 2f4:	3e bf       	out	0x3e, r19	; 62
		
		LDI   R16                , lo8(Kernel_Test_Task1)
 2f6:	0a e4       	ldi	r16, 0x4A	; 74
        PUSH  R16
 2f8:	0f 93       	push	r16
        LDI   R16                , hi8(Kernel_Test_Task1)
 2fa:	02 e0       	ldi	r16, 0x02	; 2
        PUSH  R16
 2fc:	0f 93       	push	r16
		
		;push task1 entry to stack1
		LDI   R16                , lo8(Kernel_Test_Task1) ;fetch task1 entry low,   (1 clock )
 2fe:	0a e4       	ldi	r16, 0x4A	; 74
		PUSH  R16                                         ;push to SPL1,            (1 clock )
 300:	0f 93       	push	r16
		LDI   R16                , hi8(Kernel_Test_Task1) ;fetch task1 entry high,  (1 clock )
 302:	02 e0       	ldi	r16, 0x02	; 2
		PUSH  R16                                         ;push to SPH1,            (1 clock )
 304:	0f 93       	push	r16
		
		
        ;;==============================context save========================================;;
		;; total 68 clocks for context saving
        PUSH  R0                                          ;save R0,                 (2 clocks)
 306:	0f 92       	push	r0
		IN    R0                 , IOSREG                 ;load SREG,               (1 clock )
 308:	0f b6       	in	r0, 0x3f	; 63
		PUSH  R0                                          ;save SREG,               (2 clocks)
 30a:	0f 92       	push	r0
		PUSH  R1                                          ;save R1,                 (2 clocks)   
 30c:	1f 92       	push	r1
		CLR   R1                                          ;clear R1,                (1 clock )
 30e:	11 24       	eor	r1, r1
		PUSH  R2                                          ;save R2,                 (2 clocks)   
 310:	2f 92       	push	r2
		PUSH  R3                                          ;save R3,                 (2 clocks)   
 312:	3f 92       	push	r3
		PUSH  R4                                          ;save R4,                 (2 clocks)   
 314:	4f 92       	push	r4
		PUSH  R5                                          ;save R5,                 (2 clocks)   
 316:	5f 92       	push	r5
		PUSH  R6                                          ;save R6,                 (2 clocks)   
 318:	6f 92       	push	r6
		PUSH  R7                                          ;save R7,                 (2 clocks)   
 31a:	7f 92       	push	r7
		PUSH  R8                                          ;save R8,                 (2 clocks)   
 31c:	8f 92       	push	r8
		PUSH  R9                                          ;save R9,                 (2 clocks)   
 31e:	9f 92       	push	r9
		PUSH  R10                                         ;save R10,                (2 clocks)   
 320:	af 92       	push	r10
		PUSH  R11                                         ;save R11,                (2 clocks)  
 322:	bf 92       	push	r11
		PUSH  R12                                         ;save R12,                (2 clocks)  
 324:	cf 92       	push	r12
		PUSH  R13                                         ;save R13,                (2 clocks)  
 326:	df 92       	push	r13
		PUSH  R14                                         ;save R14,                (2 clocks)  
 328:	ef 92       	push	r14
		PUSH  R15                                         ;save R15,                (2 clocks)  
 32a:	ff 92       	push	r15
		PUSH  R16                                         ;save R16,                (2 clocks)  
 32c:	0f 93       	push	r16
		PUSH  R17                                         ;save R17,                (2 clocks)  
 32e:	1f 93       	push	r17
		PUSH  R18                                         ;save R18,                (2 clocks)  
 330:	2f 93       	push	r18
		PUSH  R19                                         ;save R19,                (2 clocks)  
 332:	3f 93       	push	r19
		PUSH  R20                                         ;save R20,                (2 clocks)  
 334:	4f 93       	push	r20
		PUSH  R21                                         ;save R21,                (2 clocks)  
 336:	5f 93       	push	r21
		PUSH  R22                                         ;save R22,                (2 clocks)  
 338:	6f 93       	push	r22
		PUSH  R23                                         ;save R23,                (2 clocks)  
 33a:	7f 93       	push	r23
		PUSH  R24                                         ;save R24,                (2 clocks)  
 33c:	8f 93       	push	r24
		PUSH  R25                                         ;save R25,                (2 clocks)  
 33e:	9f 93       	push	r25
		PUSH  R26                                         ;save R26,                (2 clocks)  
 340:	af 93       	push	r26
		PUSH  R27                                         ;save R27,                (2 clocks)  
 342:	bf 93       	push	r27
		PUSH  R28                                         ;save R28,                (2 clocks)  
 344:	cf 93       	push	r28
		PUSH  R29                                         ;save R29,                (2 clocks)  
 346:	df 93       	push	r29
		PUSH  R30                                         ;save R30,                (2 clocks)  
 348:	ef 93       	push	r30
		PUSH  R31                                         ;save R31,                (2 clocks) 
 34a:	ff 93       	push	r31
		
		;--- Step 5: Save current SP into ker_stp[1] (task1 pointer) ---
        IN    R20, IOSPL
 34c:	4d b7       	in	r20, 0x3d	; 61
        IN    R21, IOSPH
 34e:	5e b7       	in	r21, 0x3e	; 62
        STS   ker_stp + 2        , R20                    ; Task 1 is index 1
 350:	40 93 19 01 	sts	0x0119, r20
        STS   ker_stp + 3        , R21
 354:	50 93 1a 01 	sts	0x011A, r21
        RET                                               ;return from subroutine,  (4 clocks) 
 358:	08 95       	ret

0000035a <__udivmodsi4>:
 35a:	a1 e2       	ldi	r26, 0x21	; 33
 35c:	1a 2e       	mov	r1, r26
 35e:	aa 1b       	sub	r26, r26
 360:	bb 1b       	sub	r27, r27
 362:	fd 01       	movw	r30, r26
 364:	0d c0       	rjmp	.+26     	; 0x380 <__udivmodsi4_ep>

00000366 <__udivmodsi4_loop>:
 366:	aa 1f       	adc	r26, r26
 368:	bb 1f       	adc	r27, r27
 36a:	ee 1f       	adc	r30, r30
 36c:	ff 1f       	adc	r31, r31
 36e:	a2 17       	cp	r26, r18
 370:	b3 07       	cpc	r27, r19
 372:	e4 07       	cpc	r30, r20
 374:	f5 07       	cpc	r31, r21
 376:	20 f0       	brcs	.+8      	; 0x380 <__udivmodsi4_ep>
 378:	a2 1b       	sub	r26, r18
 37a:	b3 0b       	sbc	r27, r19
 37c:	e4 0b       	sbc	r30, r20
 37e:	f5 0b       	sbc	r31, r21

00000380 <__udivmodsi4_ep>:
 380:	66 1f       	adc	r22, r22
 382:	77 1f       	adc	r23, r23
 384:	88 1f       	adc	r24, r24
 386:	99 1f       	adc	r25, r25
 388:	1a 94       	dec	r1
 38a:	69 f7       	brne	.-38     	; 0x366 <__udivmodsi4_loop>
 38c:	60 95       	com	r22
 38e:	70 95       	com	r23
 390:	80 95       	com	r24
 392:	90 95       	com	r25
 394:	9b 01       	movw	r18, r22
 396:	ac 01       	movw	r20, r24
 398:	bd 01       	movw	r22, r26
 39a:	cf 01       	movw	r24, r30
 39c:	08 95       	ret

0000039e <_exit>:
 39e:	f8 94       	cli

000003a0 <__stop_program>:
 3a0:	ff cf       	rjmp	.-2      	; 0x3a0 <__stop_program>
