// Generated register defines for hemaia_d2d_link

#ifndef _HEMAIA_D2D_LINK_REG_DEFS_
#define _HEMAIA_D2D_LINK_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define HEMAIA_D2D_LINK_PARAM_REG_WIDTH 32

// Reset Register
#define HEMAIA_D2D_LINK_RESET_REGISTER_REG_OFFSET 0x0
#define HEMAIA_D2D_LINK_RESET_REGISTER_FRAMING_LAYER_RESET_BIT 0
#define HEMAIA_D2D_LINK_RESET_REGISTER_NETWORK_ROUTING_LAYER_RESET_BIT 1
#define HEMAIA_D2D_LINK_RESET_REGISTER_EAST_DATA_LINK_LAYER_RESET_BIT 2
#define HEMAIA_D2D_LINK_RESET_REGISTER_WEST_DATA_LINK_LAYER_RESET_BIT 3
#define HEMAIA_D2D_LINK_RESET_REGISTER_NORTH_DATA_LINK_LAYER_RESET_BIT 4
#define HEMAIA_D2D_LINK_RESET_REGISTER_SOUTH_DATA_LINK_LAYER_RESET_BIT 5
#define HEMAIA_D2D_LINK_RESET_REGISTER_EAST_PHY_LAYER_RESET_BIT 6
#define HEMAIA_D2D_LINK_RESET_REGISTER_WEST_PHY_LAYER_RESET_BIT 7
#define HEMAIA_D2D_LINK_RESET_REGISTER_NORTH_PHY_LAYER_RESET_BIT 8
#define HEMAIA_D2D_LINK_RESET_REGISTER_SOUTH_PHY_LAYER_RESET_BIT 9

// Test mode register
#define HEMAIA_D2D_LINK_TEST_MODE_REGISTER_REG_OFFSET 0x4
#define HEMAIA_D2D_LINK_TEST_MODE_REGISTER_EAST_TEST_REQUEST_BIT 0
#define HEMAIA_D2D_LINK_TEST_MODE_REGISTER_WEST_TEST_REQUEST_BIT 1
#define HEMAIA_D2D_LINK_TEST_MODE_REGISTER_NORTH_TEST_REQUEST_BIT 2
#define HEMAIA_D2D_LINK_TEST_MODE_REGISTER_SOUTH_TEST_REQUEST_BIT 3
#define HEMAIA_D2D_LINK_TEST_MODE_REGISTER_EAST_TEST_BEING_REQUEST_BIT 4
#define HEMAIA_D2D_LINK_TEST_MODE_REGISTER_WEST_TEST_BEING_REQUEST_BIT 5
#define HEMAIA_D2D_LINK_TEST_MODE_REGISTER_NORTH_TEST_BEING_REQUEST_BIT 6
#define HEMAIA_D2D_LINK_TEST_MODE_REGISTER_SOUTH_TEST_BEING_REQUEST_BIT 7

// Availability register
#define HEMAIA_D2D_LINK_AVAILABILITY_REGISTER_REG_OFFSET 0x8
#define HEMAIA_D2D_LINK_AVAILABILITY_REGISTER_EAST_LINK_AVAILABLE_BIT 0
#define HEMAIA_D2D_LINK_AVAILABILITY_REGISTER_WEST_LINK_AVAILABLE_BIT 1
#define HEMAIA_D2D_LINK_AVAILABILITY_REGISTER_NORTH_LINK_AVAILABLE_BIT 2
#define HEMAIA_D2D_LINK_AVAILABILITY_REGISTER_SOUTH_LINK_AVAILABLE_BIT 3

// East test-mode total cycle count
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_TOTAL_CYCLE_REGISTER_REG_OFFSET 0xc

// East test-mode error count for channels 0-3
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_REG_OFFSET 0x10
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_OFFSET 0
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_OFFSET 8
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_OFFSET \
  16
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_OFFSET \
  24
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_OFFSET })

// East test-mode error count for channels 4-7
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_REG_OFFSET 0x14
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_OFFSET 0
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_OFFSET 8
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_OFFSET \
  16
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_OFFSET \
  24
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_OFFSET })

// East test-mode error count for channels 8-11
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_REG_OFFSET 0x18
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_OFFSET 0
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_OFFSET 8
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_OFFSET \
  16
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_OFFSET \
  24
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_OFFSET })

// East test-mode error count for channels 12-15
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_REG_OFFSET 0x1c
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_OFFSET \
  0
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_OFFSET \
  8
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_OFFSET \
  16
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_OFFSET \
  24
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_OFFSET })

// East test-mode error count for channels 16-19
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_REG_OFFSET 0x20
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_OFFSET \
  0
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_OFFSET \
  8
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_OFFSET \
  16
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_OFFSET })
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_MASK \
  0xff
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_OFFSET \
  24
#define HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_MASK, .index = HEMAIA_D2D_LINK_EAST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_OFFSET })

// West test-mode total cycle count
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_TOTAL_CYCLE_REGISTER_REG_OFFSET 0x24

// West test-mode error count for channels 0-3
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_REG_OFFSET 0x28
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_OFFSET 0
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_OFFSET 8
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_OFFSET \
  16
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_OFFSET \
  24
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_OFFSET })

// West test-mode error count for channels 4-7
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_REG_OFFSET 0x2c
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_OFFSET 0
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_OFFSET 8
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_OFFSET \
  16
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_OFFSET \
  24
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_OFFSET })

// West test-mode error count for channels 8-11
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_REG_OFFSET 0x30
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_OFFSET 0
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_OFFSET 8
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_OFFSET \
  16
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_OFFSET \
  24
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_OFFSET })

// West test-mode error count for channels 12-15
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_REG_OFFSET 0x34
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_OFFSET \
  0
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_OFFSET \
  8
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_OFFSET \
  16
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_OFFSET \
  24
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_OFFSET })

// West test-mode error count for channels 16-19
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_REG_OFFSET 0x38
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_OFFSET \
  0
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_OFFSET \
  8
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_OFFSET \
  16
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_OFFSET })
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_MASK \
  0xff
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_OFFSET \
  24
#define HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_MASK, .index = HEMAIA_D2D_LINK_WEST_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_OFFSET })

// North test-mode total cycle count
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_TOTAL_CYCLE_REGISTER_REG_OFFSET 0x3c

// North test-mode error count for channels 0-3
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_REG_OFFSET 0x40
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_OFFSET \
  0
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_OFFSET \
  8
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_OFFSET \
  16
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_OFFSET \
  24
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_OFFSET })

// North test-mode error count for channels 4-7
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_REG_OFFSET 0x44
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_OFFSET \
  0
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_OFFSET \
  8
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_OFFSET \
  16
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_OFFSET \
  24
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_OFFSET })

// North test-mode error count for channels 8-11
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_REG_OFFSET 0x48
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_OFFSET \
  0
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_OFFSET \
  8
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_OFFSET \
  16
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_OFFSET \
  24
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_OFFSET })

// North test-mode error count for channels 12-15
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_REG_OFFSET 0x4c
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_OFFSET \
  0
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_OFFSET \
  8
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_OFFSET \
  16
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_OFFSET \
  24
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_OFFSET })

// North test-mode error count for channels 16-19
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_REG_OFFSET 0x50
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_OFFSET \
  0
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_OFFSET \
  8
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_OFFSET \
  16
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_OFFSET })
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_MASK \
  0xff
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_OFFSET \
  24
#define HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_MASK, .index = HEMAIA_D2D_LINK_NORTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_OFFSET })

// South test-mode total cycle count
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_TOTAL_CYCLE_REGISTER_REG_OFFSET 0x54

// South test-mode error count for channels 0-3
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_REG_OFFSET 0x58
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_OFFSET \
  0
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH0_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_OFFSET \
  8
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH1_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_OFFSET \
  16
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH2_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_OFFSET \
  24
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_0_ERROR_COUNT_CH3_OFFSET })

// South test-mode error count for channels 4-7
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_REG_OFFSET 0x5c
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_OFFSET \
  0
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH4_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_OFFSET \
  8
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH5_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_OFFSET \
  16
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH6_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_OFFSET \
  24
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_1_ERROR_COUNT_CH7_OFFSET })

// South test-mode error count for channels 8-11
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_REG_OFFSET 0x60
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_OFFSET \
  0
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH8_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_OFFSET \
  8
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH9_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_OFFSET \
  16
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH10_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_OFFSET \
  24
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_2_ERROR_COUNT_CH11_OFFSET })

// South test-mode error count for channels 12-15
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_REG_OFFSET 0x64
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_OFFSET \
  0
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH12_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_OFFSET \
  8
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH13_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_OFFSET \
  16
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH14_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_OFFSET \
  24
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_3_ERROR_COUNT_CH15_OFFSET })

// South test-mode error count for channels 16-19
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_REG_OFFSET 0x68
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_OFFSET \
  0
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH16_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_OFFSET \
  8
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH17_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_OFFSET \
  16
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH18_OFFSET })
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_MASK \
  0xff
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_OFFSET \
  24
#define HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_MASK, .index = HEMAIA_D2D_LINK_SOUTH_TEST_MODE_ERROR_REGISTER_4_ERROR_COUNT_CH19_OFFSET })

// East FEC unrecoverable error counter
#define HEMAIA_D2D_LINK_EAST_FEC_UNRECOVERABLE_ERROR_REGISTER_REG_OFFSET 0x6c

// West FEC unrecoverable error counter
#define HEMAIA_D2D_LINK_WEST_FEC_UNRECOVERABLE_ERROR_REGISTER_REG_OFFSET 0x70

// North FEC unrecoverable error counter
#define HEMAIA_D2D_LINK_NORTH_FEC_UNRECOVERABLE_ERROR_REGISTER_REG_OFFSET 0x74

// South FEC unrecoverable error counter
#define HEMAIA_D2D_LINK_SOUTH_FEC_UNRECOVERABLE_ERROR_REGISTER_REG_OFFSET 0x78

// Per-side programmable clock delay (8 bits each)
#define HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_REG_OFFSET 0x7c
#define HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_EAST_CLOCK_DELAY_MASK \
  0xff
#define HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_EAST_CLOCK_DELAY_OFFSET \
  0
#define HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_EAST_CLOCK_DELAY_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_EAST_CLOCK_DELAY_MASK, .index = HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_EAST_CLOCK_DELAY_OFFSET })
#define HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_WEST_CLOCK_DELAY_MASK \
  0xff
#define HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_WEST_CLOCK_DELAY_OFFSET \
  8
#define HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_WEST_CLOCK_DELAY_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_WEST_CLOCK_DELAY_MASK, .index = HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_WEST_CLOCK_DELAY_OFFSET })
#define HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_NORTH_CLOCK_DELAY_MASK \
  0xff
#define HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_NORTH_CLOCK_DELAY_OFFSET \
  16
#define HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_NORTH_CLOCK_DELAY_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_NORTH_CLOCK_DELAY_MASK, .index = HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_NORTH_CLOCK_DELAY_OFFSET })
#define HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_SOUTH_CLOCK_DELAY_MASK \
  0xff
#define HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_SOUTH_CLOCK_DELAY_OFFSET \
  24
#define HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_SOUTH_CLOCK_DELAY_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_SOUTH_CLOCK_DELAY_MASK, .index = HEMAIA_D2D_LINK_PROGRAMMABLE_CLOCK_DELAY_REGISTER_SOUTH_CLOCK_DELAY_OFFSET })

// Per-side TX drive strength (8 bits each, default F)
#define HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_REG_OFFSET 0x80
#define HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_EAST_TX_STRENGTH_MASK \
  0xff
#define HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_EAST_TX_STRENGTH_OFFSET \
  0
#define HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_EAST_TX_STRENGTH_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_EAST_TX_STRENGTH_MASK, .index = HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_EAST_TX_STRENGTH_OFFSET })
#define HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_WEST_TX_STRENGTH_MASK \
  0xff
#define HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_WEST_TX_STRENGTH_OFFSET \
  8
#define HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_WEST_TX_STRENGTH_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_WEST_TX_STRENGTH_MASK, .index = HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_WEST_TX_STRENGTH_OFFSET })
#define HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_NORTH_TX_STRENGTH_MASK \
  0xff
#define HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_NORTH_TX_STRENGTH_OFFSET \
  16
#define HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_NORTH_TX_STRENGTH_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_NORTH_TX_STRENGTH_MASK, .index = HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_NORTH_TX_STRENGTH_OFFSET })
#define HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_SOUTH_TX_STRENGTH_MASK \
  0xff
#define HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_SOUTH_TX_STRENGTH_OFFSET \
  24
#define HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_SOUTH_TX_STRENGTH_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_SOUTH_TX_STRENGTH_MASK, .index = HEMAIA_D2D_LINK_PROGRAMMABLE_DRIVE_STRENGTH_REGISTER_SOUTH_TX_STRENGTH_OFFSET })

// Per-side RX buffer threshold (8 bits each)
#define HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_REG_OFFSET 0x84
#define HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_EAST_RX_BUFFER_THRESHOLD_MASK \
  0xff
#define HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_EAST_RX_BUFFER_THRESHOLD_OFFSET \
  0
#define HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_EAST_RX_BUFFER_THRESHOLD_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_EAST_RX_BUFFER_THRESHOLD_MASK, .index = HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_EAST_RX_BUFFER_THRESHOLD_OFFSET })
#define HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_WEST_RX_BUFFER_THRESHOLD_MASK \
  0xff
#define HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_WEST_RX_BUFFER_THRESHOLD_OFFSET \
  8
#define HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_WEST_RX_BUFFER_THRESHOLD_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_WEST_RX_BUFFER_THRESHOLD_MASK, .index = HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_WEST_RX_BUFFER_THRESHOLD_OFFSET })
#define HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_NORTH_RX_BUFFER_THRESHOLD_MASK \
  0xff
#define HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_NORTH_RX_BUFFER_THRESHOLD_OFFSET \
  16
#define HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_NORTH_RX_BUFFER_THRESHOLD_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_NORTH_RX_BUFFER_THRESHOLD_MASK, .index = HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_NORTH_RX_BUFFER_THRESHOLD_OFFSET })
#define HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_SOUTH_RX_BUFFER_THRESHOLD_MASK \
  0xff
#define HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_SOUTH_RX_BUFFER_THRESHOLD_OFFSET \
  24
#define HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_SOUTH_RX_BUFFER_THRESHOLD_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_SOUTH_RX_BUFFER_THRESHOLD_MASK, .index = HEMAIA_D2D_LINK_RX_BUFFER_THRESHOLD_REGISTER_SOUTH_RX_BUFFER_THRESHOLD_OFFSET })

// Live indication of TX operating mode (0=low-speed, 1=high-speed)
#define HEMAIA_D2D_LINK_TX_MODE_MONITOR_REGISTER_REG_OFFSET 0x88
#define HEMAIA_D2D_LINK_TX_MODE_MONITOR_REGISTER_EAST_TX_MODE_BIT 0
#define HEMAIA_D2D_LINK_TX_MODE_MONITOR_REGISTER_WEST_TX_MODE_BIT 8
#define HEMAIA_D2D_LINK_TX_MODE_MONITOR_REGISTER_NORTH_TX_MODE_BIT 16
#define HEMAIA_D2D_LINK_TX_MODE_MONITOR_REGISTER_SOUTH_TX_MODE_BIT 24

// Clock-frequency selection for TX high-speed mode (8 bits each)
#define HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_REG_OFFSET 0x8c
#define HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_EAST_TX_CLOCK_FREQUENCY_MASK \
  0xff
#define HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_EAST_TX_CLOCK_FREQUENCY_OFFSET \
  0
#define HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_EAST_TX_CLOCK_FREQUENCY_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_EAST_TX_CLOCK_FREQUENCY_MASK, .index = HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_EAST_TX_CLOCK_FREQUENCY_OFFSET })
#define HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_WEST_TX_CLOCK_FREQUENCY_MASK \
  0xff
#define HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_WEST_TX_CLOCK_FREQUENCY_OFFSET \
  8
#define HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_WEST_TX_CLOCK_FREQUENCY_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_WEST_TX_CLOCK_FREQUENCY_MASK, .index = HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_WEST_TX_CLOCK_FREQUENCY_OFFSET })
#define HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_NORTH_TX_CLOCK_FREQUENCY_MASK \
  0xff
#define HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_NORTH_TX_CLOCK_FREQUENCY_OFFSET \
  16
#define HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_NORTH_TX_CLOCK_FREQUENCY_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_NORTH_TX_CLOCK_FREQUENCY_MASK, .index = HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_NORTH_TX_CLOCK_FREQUENCY_OFFSET })
#define HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_SOUTH_TX_CLOCK_FREQUENCY_MASK \
  0xff
#define HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_SOUTH_TX_CLOCK_FREQUENCY_OFFSET \
  24
#define HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_SOUTH_TX_CLOCK_FREQUENCY_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_SOUTH_TX_CLOCK_FREQUENCY_MASK, .index = HEMAIA_D2D_LINK_TX_MODE_CLOCK_FREQUENCY_REGISTER_SOUTH_TX_CLOCK_FREQUENCY_OFFSET })

// High-speed clock gating delay for automatic switch (8 bits each); 0 means
// no delay
#define HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_REG_OFFSET \
  0x90
#define HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_EAST_HS_CLK_GATING_DELAY_MASK \
  0xff
#define HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_EAST_HS_CLK_GATING_DELAY_OFFSET \
  0
#define HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_EAST_HS_CLK_GATING_DELAY_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_EAST_HS_CLK_GATING_DELAY_MASK, .index = HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_EAST_HS_CLK_GATING_DELAY_OFFSET })
#define HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_WEST_HS_CLK_GATING_DELAY_MASK \
  0xff
#define HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_WEST_HS_CLK_GATING_DELAY_OFFSET \
  8
#define HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_WEST_HS_CLK_GATING_DELAY_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_WEST_HS_CLK_GATING_DELAY_MASK, .index = HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_WEST_HS_CLK_GATING_DELAY_OFFSET })
#define HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_NORTH_HS_CLK_GATING_DELAY_MASK \
  0xff
#define HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_NORTH_HS_CLK_GATING_DELAY_OFFSET \
  16
#define HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_NORTH_HS_CLK_GATING_DELAY_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_NORTH_HS_CLK_GATING_DELAY_MASK, .index = HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_NORTH_HS_CLK_GATING_DELAY_OFFSET })
#define HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_SOUTH_HS_CLK_GATING_DELAY_MASK \
  0xff
#define HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_SOUTH_HS_CLK_GATING_DELAY_OFFSET \
  24
#define HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_SOUTH_HS_CLK_GATING_DELAY_FIELD \
  ((bitfield_field32_t) { .mask = HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_SOUTH_HS_CLK_GATING_DELAY_MASK, .index = HEMAIA_D2D_LINK_AUTOMATIC_HIGH_SPEED_CLOCK_GATING_DELAY_REGISTER_SOUTH_HS_CLK_GATING_DELAY_OFFSET })

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _HEMAIA_D2D_LINK_REG_DEFS_
// End generated register defines for hemaia_d2d_link