v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 44300 43200 1 0 0 ad7609.sym
{
T 49100 47100 5 10 1 1 0 6 1
refdes=U1
T 46700 45500 5 10 0 0 0 0 1
device=AD7609
T 46700 45700 5 10 0 0 0 0 1
footprint=LQFP64_10
}
C 54700 45000 1 0 1 adr421.sym
{
T 53100 46100 5 10 1 1 0 0 1
refdes=U2
T 54300 46300 5 10 0 0 0 6 1
device=ADR421
T 54300 46500 5 10 0 0 0 6 1
footprint=SO8
}
C 45400 49100 1 270 0 header16-1.sym
{
T 44350 49050 5 10 0 1 270 0 1
device=HEADER16
T 48700 48500 5 10 1 1 270 0 1
refdes=J1
T 47600 48400 5 10 1 1 180 6 1
footprint=HEADER16_2
}
C 54400 46000 1 0 0 vcc-1.sym
C 49500 47100 1 0 0 vcc-1.sym
C 49400 44650 1 0 0 vcc-1.sym
C 43800 46800 1 0 0 vcc-1.sym
C 46800 42500 1 180 0 vdd-1.sym
C 51200 46000 1 90 0 gnd-1.sym
C 51500 43850 1 0 0 gnd-1.sym
C 47700 42200 1 0 0 gnd-1.sym
C 42100 46900 1 270 0 gnd-1.sym
C 53600 43500 1 0 0 gnd-1.sym
C 49700 45900 1 0 0 capacitor-2.sym
{
T 49900 46600 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 49900 46300 5 10 1 1 0 0 1
refdes=C3
T 49900 46800 5 10 0 0 0 0 1
symversion=0.1
T 49700 45900 5 10 1 1 0 0 1
value=10uF
T 49700 45900 5 10 0 1 0 0 1
footprint=0805
}
C 49800 44800 1 0 0 capacitor-2.sym
{
T 50000 45500 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 50000 45200 5 10 1 1 0 0 1
refdes=C1
T 50000 45700 5 10 0 0 0 0 1
symversion=0.1
T 49800 44800 5 10 1 1 0 0 1
value=1uF
T 49800 44800 5 10 0 1 0 0 1
footprint=0805
}
C 49800 44200 1 0 0 capacitor-2.sym
{
T 50000 44900 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 50000 44600 5 10 1 1 0 0 1
refdes=C2
T 50000 45100 5 10 0 0 0 0 1
symversion=0.1
T 49800 44200 5 10 1 1 0 0 1
value=1uF
T 49800 44200 5 10 0 1 0 0 1
footprint=0805
}
N 49400 46000 49400 46200 4
N 49400 46100 49700 46100 4
N 49400 45000 49800 45000 4
N 49400 44400 49800 44400 4
N 49400 44600 49400 44800 4
N 49400 44650 50600 44650 4
N 49400 43800 49400 44200 4
N 49400 44150 51600 44150 4
C 50600 44450 1 0 0 capacitor-1.sym
{
T 50800 45150 5 10 0 0 0 0 1
device=CAPACITOR
T 50800 44850 5 10 1 1 0 0 1
refdes=C5
T 50800 45350 5 10 0 0 0 0 1
symversion=0.1
T 50600 44450 5 10 0 0 0 0 1
value=100nF
T 50600 44450 5 10 0 1 0 0 1
footprint=0805
}
N 49400 45200 49400 45400 4
N 49400 45400 51600 45400 4
N 51600 44150 51600 45400 4
N 51600 45000 50700 45000 4
N 50700 44400 51600 44400 4
N 51500 44650 51600 44650 4
N 50900 46100 50600 46100 4
N 49400 45800 50600 45800 4
N 50600 45800 50600 46800 4
N 50600 46400 49400 46400 4
N 49400 46550 50600 46550 4
N 49400 46800 49700 46800 4
N 49700 46800 49700 47100 4
C 49700 46600 1 0 0 capacitor-1.sym
{
T 49900 47300 5 10 0 0 0 0 1
device=CAPACITOR
T 49900 47000 5 10 1 1 0 0 1
refdes=C6
T 49900 47500 5 10 0 0 0 0 1
symversion=0.1
T 49700 46600 5 10 0 0 0 0 1
value=100nF
T 49700 46600 5 10 0 1 0 0 1
footprint=0805
}
C 52400 44700 1 90 0 capacitor-1.sym
{
T 51700 44900 5 10 0 0 90 0 1
device=CAPACITOR
T 52000 44900 5 10 1 1 90 0 1
refdes=C7
T 51500 44900 5 10 0 0 90 0 1
symversion=0.1
T 52400 44700 5 10 0 0 90 0 1
value=100nF
T 52400 44700 5 10 0 1 0 0 1
footprint=0805
}
N 54600 44700 54600 46000 4
N 49400 45600 52800 45600 4
N 53700 43800 53700 45100 4
N 52200 44700 53700 44700 4
C 53700 44500 1 0 0 capacitor-1.sym
{
T 53900 45200 5 10 0 0 0 0 1
device=CAPACITOR
T 53900 44900 5 10 1 1 0 0 1
refdes=C8
T 53900 45400 5 10 0 0 0 0 1
symversion=0.1
T 53700 44500 5 10 0 0 0 0 1
value=100nF
T 53700 44500 5 10 0 1 0 0 1
footprint=0805
}
N 47200 43300 48400 43300 4
N 47800 43300 47800 42500 4
C 45700 42600 1 0 0 capacitor-1.sym
{
T 45900 43300 5 10 0 0 0 0 1
device=CAPACITOR
T 45900 43000 5 10 1 1 0 0 1
refdes=C9
T 45900 43500 5 10 0 0 0 0 1
symversion=0.1
T 45700 42600 5 10 0 0 0 0 1
value=100nF
T 45700 42600 5 10 0 1 0 0 1
footprint=0805
}
C 45600 42200 1 0 0 gnd-1.sym
N 45400 43300 46400 43300 4
N 45700 42500 45700 43300 4
N 46600 42500 46600 43300 4
N 48400 47300 48400 47700 4
N 48000 47300 48000 47700 4
N 47600 47300 47600 47700 4
N 47200 47300 47200 47700 4
N 46800 47300 46800 47700 4
N 46400 47300 46400 47700 4
N 46000 47300 46000 47700 4
N 45600 47300 45600 47700 4
N 48200 47300 48200 49100 4
N 48200 49100 48400 49100 4
N 47800 47300 47800 49100 4
N 47800 49100 48000 49100 4
N 47400 47300 47400 49100 4
N 47400 49100 47600 49100 4
N 47000 47300 47000 49100 4
N 47000 49100 47200 49100 4
N 46600 47300 46600 49100 4
N 46600 49100 46800 49100 4
N 46200 47300 46200 49100 4
N 46200 49100 46400 49100 4
N 45800 47300 45800 49100 4
N 45800 49100 46000 49100 4
N 45400 47300 45400 49100 4
N 45400 49100 45600 49100 4
C 42700 46600 1 0 0 capacitor-1.sym
{
T 42900 47300 5 10 0 0 0 0 1
device=CAPACITOR
T 42900 47000 5 10 1 1 0 0 1
refdes=C10
T 42900 47500 5 10 0 0 0 0 1
symversion=0.1
T 42700 46600 5 10 0 0 0 0 1
value=100nF
T 42700 46600 5 10 0 1 0 0 1
footprint=0805
}
N 42400 46800 42700 46800 4
N 43600 46800 44400 46800 4
N 44400 46550 42700 46550 4
N 42700 46550 42700 46800 4
N 44400 46600 44400 46550 4
N 49400 46600 49400 46550 4
C 43200 45600 1 90 0 vdd-1.sym
C 44100 43500 1 0 0 gnd-1.sym
N 44200 43800 44400 43800 4
N 43900 44200 44400 44200 4
{
T 43900 44200 5 10 1 1 0 0 1
netname=BUSY
}
N 44400 44400 43900 44400 4
{
T 43900 44400 5 10 1 1 0 0 1
netname=CS1
}
N 43900 44600 44400 44600 4
{
T 43900 44600 5 10 1 1 0 0 1
netname=SCLK1
}
N 44400 44800 43900 44800 4
{
T 43900 44800 5 10 1 1 0 0 1
netname=RESET
}
N 44400 45000 44400 45200 4
N 44400 45100 43900 45100 4
{
T 43900 45100 5 10 1 1 0 0 1
netname=CONVST
}
N 43900 45400 44400 45400 4
{
T 43900 45400 5 10 1 1 0 0 1
netname=RANGE
}
N 44400 45600 43900 45600 4
{
T 43900 45600 5 10 1 1 0 0 1
netname=STBY
}
N 44400 45800 43200 45800 4
N 44400 46000 43900 46000 4
{
T 43900 46000 5 10 1 1 0 0 1
netname=OS2
}
N 44400 46200 43900 46200 4
{
T 43900 46200 5 10 1 1 0 0 1
netname=OS1
}
N 44400 46400 43900 46400 4
{
T 43900 46400 5 10 1 1 0 0 1
netname=OS0
}
N 46800 42700 46800 43300 4
{
T 46800 42700 5 10 1 1 90 0 1
netname=MISO1
}
