Analysis & Synthesis report for TrafficLights
Thu Dec 11 17:47:13 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TrafficLights|Entity_Traffic:inst|State
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 17. Source assignments for Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 18. Source assignments for Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 19. Source assignments for Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 20. Source assignments for Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 21. Source assignments for Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 22. Source assignments for Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 23. Source assignments for Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 24. Source assignments for Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 25. Source assignments for Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 26. Source assignments for Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 27. Source assignments for Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 28. Source assignments for Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 29. Source assignments for Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 30. Source assignments for Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 31. Source assignments for Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 32. Source assignments for Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 33. Source assignments for Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 34. Source assignments for Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 35. Source assignments for Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 36. Source assignments for Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 37. Source assignments for Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 38. Source assignments for Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 39. Source assignments for Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 40. Source assignments for Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 41. Source assignments for Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 42. Source assignments for Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 43. Source assignments for Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 44. Source assignments for Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 45. Source assignments for Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 46. Source assignments for Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 47. Source assignments for Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated
 48. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component
 80. altsyncram Parameter Settings by Entity Instance
 81. Port Connectivity Checks: "Memory:inst6|Character_Memory:char32"
 82. Port Connectivity Checks: "Memory:inst6|Character_Memory:char31"
 83. Port Connectivity Checks: "Memory:inst6|Character_Memory:char30"
 84. Port Connectivity Checks: "Memory:inst6|Character_Memory:char29"
 85. Port Connectivity Checks: "Memory:inst6|Character_Memory:char28"
 86. Port Connectivity Checks: "Memory:inst6|Character_Memory:char27"
 87. Port Connectivity Checks: "Memory:inst6|Character_Memory:char26"
 88. Port Connectivity Checks: "Memory:inst6|Character_Memory:char25"
 89. Port Connectivity Checks: "Memory:inst6|Character_Memory:char24"
 90. Port Connectivity Checks: "Memory:inst6|Character_Memory:char23"
 91. Port Connectivity Checks: "Memory:inst6|Character_Memory:char22"
 92. Port Connectivity Checks: "Memory:inst6|Character_Memory:char21"
 93. Port Connectivity Checks: "Memory:inst6|Character_Memory:char20"
 94. Port Connectivity Checks: "Memory:inst6|Character_Memory:char19"
 95. Port Connectivity Checks: "Memory:inst6|Character_Memory:char18"
 96. Port Connectivity Checks: "Memory:inst6|Character_Memory:char17"
 97. Port Connectivity Checks: "Memory:inst6|Character_Memory:char16"
 98. Port Connectivity Checks: "Memory:inst6|Character_Memory:char15"
 99. Port Connectivity Checks: "Memory:inst6|Character_Memory:char14"
100. Port Connectivity Checks: "Memory:inst6|Character_Memory:char13"
101. Port Connectivity Checks: "Memory:inst6|Character_Memory:char12"
102. Port Connectivity Checks: "Memory:inst6|Character_Memory:char11"
103. Port Connectivity Checks: "Memory:inst6|Character_Memory:char10"
104. Port Connectivity Checks: "Memory:inst6|Character_Memory:char9"
105. Port Connectivity Checks: "Memory:inst6|Character_Memory:char8"
106. Port Connectivity Checks: "Memory:inst6|Character_Memory:char7"
107. Port Connectivity Checks: "Memory:inst6|Character_Memory:char6"
108. Port Connectivity Checks: "Memory:inst6|Character_Memory:char5"
109. Port Connectivity Checks: "Memory:inst6|Character_Memory:char4"
110. Port Connectivity Checks: "Memory:inst6|Character_Memory:char3"
111. Port Connectivity Checks: "Memory:inst6|Character_Memory:char2"
112. Port Connectivity Checks: "Memory:inst6|Character_Memory:char"
113. Port Connectivity Checks: "Memory:inst6|vga_sync:vga"
114. Elapsed Time Per Partition
115. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 11 17:47:13 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; TrafficLights                                   ;
; Top-level Entity Name              ; TrafficLights                                   ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 910                                             ;
;     Total combinational functions  ; 876                                             ;
;     Dedicated logic registers      ; 113                                             ;
; Total registers                    ; 113                                             ;
; Total pins                         ; 90                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 43,008                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; TrafficLights      ; TrafficLights      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; Character_Memory.vhd             ; yes             ; User Wizard-Generated File             ; C:/cp319/TrafficLights/Character_Memory.vhd                             ;         ;
; TrafficLights.bdf                ; yes             ; User Block Diagram/Schematic File      ; C:/cp319/TrafficLights/TrafficLights.bdf                                ;         ;
; Entity_Traffic.vhd               ; yes             ; User VHDL File                         ; C:/cp319/TrafficLights/Entity_Traffic.vhd                               ;         ;
; Clock.vhd                        ; yes             ; User VHDL File                         ; C:/cp319/TrafficLights/Clock.vhd                                        ;         ;
; Counter.vhd                      ; yes             ; User VHDL File                         ; C:/cp319/TrafficLights/Counter.vhd                                      ;         ;
; Entity_CrossWalk.vhd             ; yes             ; User VHDL File                         ; C:/cp319/TrafficLights/Entity_CrossWalk.vhd                             ;         ;
; Lights_Traffic.vhd               ; yes             ; User VHDL File                         ; C:/cp319/TrafficLights/Lights_Traffic.vhd                               ;         ;
; Lights_CrossWalk.vhd             ; yes             ; User VHDL File                         ; C:/cp319/TrafficLights/Lights_CrossWalk.vhd                             ;         ;
; Visual_Display.vhd               ; yes             ; User VHDL File                         ; C:/cp319/TrafficLights/Visual_Display.vhd                               ;         ;
; vga_sync.vhd                     ; yes             ; User VHDL File                         ; C:/cp319/TrafficLights/vga_sync.vhd                                     ;         ;
; Light_Splitter.vhd               ; yes             ; User VHDL File                         ; C:/cp319/TrafficLights/Light_Splitter.vhd                               ;         ;
; Counter_Splitter.vhd             ; yes             ; User VHDL File                         ; C:/cp319/TrafficLights/Counter_Splitter.vhd                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_0gc1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/cp319/TrafficLights/db/altsyncram_0gc1.tdf                           ;         ;
; tcgrom.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/cp319/TrafficLights/tcgrom.mif                                       ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 910         ;
;                                             ;             ;
; Total combinational functions               ; 876         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 566         ;
;     -- 3 input functions                    ; 196         ;
;     -- <=2 input functions                  ; 114         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 818         ;
;     -- arithmetic mode                      ; 58          ;
;                                             ;             ;
; Total registers                             ; 113         ;
;     -- Dedicated logic registers            ; 113         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 90          ;
; Total memory bits                           ; 43008       ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; Clock_27MHz ;
; Maximum fan-out                             ; 575         ;
; Total fan-out                               ; 7021        ;
; Average fan-out                             ; 4.41        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; |TrafficLights                               ; 876 (1)           ; 113 (0)      ; 43008       ; 0            ; 0       ; 0         ; 90   ; 0            ; |TrafficLights                                                                                                     ; work         ;
;    |Clock:inst2|                             ; 38 (38)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Clock:inst2                                                                                         ; work         ;
;    |Counter:inst3|                           ; 48 (48)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Counter:inst3                                                                                       ; work         ;
;    |Counter_Splitter:inst8|                  ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Counter_Splitter:inst8                                                                              ; work         ;
;    |Entity_CrossWalk:inst1|                  ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Entity_CrossWalk:inst1                                                                              ; work         ;
;    |Entity_Traffic:inst|                     ; 32 (32)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Entity_Traffic:inst                                                                                 ; work         ;
;    |Lights_Traffic:inst5|                    ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Lights_Traffic:inst5                                                                                ; work         ;
;    |Memory:inst6|                            ; 652 (575)         ; 62 (0)       ; 43008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6                                                                                        ; work         ;
;       |Character_Memory:char10|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char10                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char11|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char11                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char12|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char12                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char13|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char13                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char14|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char14                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char15|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char15                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char16|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char16                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char17|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char17                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char18|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char18                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char19|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char19                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char20|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char20                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char21|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char21                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char22|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char22                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char23|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char23                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char24|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char24                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char25|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char25                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char26|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char26                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char27|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char27                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char28|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char28                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char29|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char29                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char2|               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char2                                                                 ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component                                 ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated  ; work         ;
;       |Character_Memory:char30|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char30                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char31|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char31                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char32|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char32                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ; work         ;
;       |Character_Memory:char3|               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char3                                                                 ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component                                 ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated  ; work         ;
;       |Character_Memory:char4|               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char4                                                                 ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component                                 ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated  ; work         ;
;       |Character_Memory:char5|               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char5                                                                 ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component                                 ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated  ; work         ;
;       |Character_Memory:char6|               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char6                                                                 ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component                                 ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated  ; work         ;
;       |Character_Memory:char7|               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char7                                                                 ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component                                 ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated  ; work         ;
;       |Character_Memory:char8|               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char8                                                                 ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component                                 ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated  ; work         ;
;       |Character_Memory:char9|               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char9                                                                 ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component                                 ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated  ; work         ;
;       |Character_Memory:char|                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char                                                                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component                                  ; work         ;
;             |altsyncram_0gc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated   ; work         ;
;       |vga_sync:vga|                         ; 77 (77)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TrafficLights|Memory:inst6|vga_sync:vga                                                                           ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+
; Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
; Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; ../tcgrom.mif ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+---------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+---------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char   ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char2  ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char3  ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char4  ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char5  ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char6  ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char7  ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char8  ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char9  ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char10 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char11 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char12 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char13 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char14 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char15 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char16 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char17 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char18 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char19 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char20 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char21 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char22 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char23 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char24 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char25 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char26 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char27 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char28 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char29 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char30 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char31 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |TrafficLights|Memory:inst6|Character_Memory:char32 ; C:/cp319/TrafficLights/Character_Memory.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+---------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TrafficLights|Entity_Traffic:inst|State                                                                                                                                                                  ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; State.N6 ; State.N5 ; State.N4 ; State.N3 ; State.N2 ; State.N1 ; State.N0 ; State.A5 ; State.A4 ; State.A3 ; State.A2 ; State.A1 ; State.A0 ; State.S5 ; State.S4 ; State.S3 ; State.S2 ; State.S1 ; State.S0 ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; State.S0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; State.S1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; State.S2 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; State.S3 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; State.S4 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; State.S5 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.A0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.A1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.A2 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.A3 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.A4 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.A5 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.N0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.N1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.N2 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.N3 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.N4 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.N5 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.N6 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+-----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                         ;
+------------------------------------------------------+---------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                         ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------------------------------+------------------------+
; Entity_CrossWalk:inst1|CrossWalk_I                   ; Entity_CrossWalk:inst1|CrossWalk_I          ; yes                    ;
; Memory:inst6|B[9]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|B[8]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|B[7]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|B[6]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|B[5]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|B[4]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|B[3]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|B[2]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|B[1]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|B[0]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Entity_CrossWalk:inst1|Final_State.W2_264            ; Cross_Walk                                  ; yes                    ;
; Entity_CrossWalk:inst1|Final_State.W3_259            ; Cross_Walk                                  ; yes                    ;
; Entity_CrossWalk:inst1|Final_State.W4_254            ; Cross_Walk                                  ; yes                    ;
; Entity_CrossWalk:inst1|Final_State.W6_244            ; Cross_Walk                                  ; yes                    ;
; Entity_CrossWalk:inst1|Final_State.W7_239            ; Cross_Walk                                  ; yes                    ;
; Entity_CrossWalk:inst1|Final_State.W8_234            ; Cross_Walk                                  ; yes                    ;
; Entity_CrossWalk:inst1|Final_State.W1_269            ; Cross_Walk                                  ; yes                    ;
; Entity_CrossWalk:inst1|Final_State.W5_249            ; Cross_Walk                                  ; yes                    ;
; Entity_CrossWalk:inst1|Final_State.W0_274            ; Cross_Walk                                  ; yes                    ;
; Memory:inst6|G[9]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|G[8]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|G[7]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|G[6]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|G[5]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|G[4]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|G[3]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|G[2]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|G[1]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|G[0]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|R[9]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|R[8]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|R[7]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|R[6]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|R[5]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|R[4]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|R[3]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|R[2]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|R[1]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|R[0]                                    ; Memory:inst6|vga_sync:vga|video_on          ; yes                    ;
; Memory:inst6|chr_addresstoprightrightnum[0]          ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addresstoprightrightnum[1]          ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addresstoprightrightnum[2]          ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addresstoprightrightnum[3]          ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addresstoprightrightnum[4]          ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addresstoprightrightnum[5]          ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addresstoprightrightnum[6]          ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addresstoprightrightnum[7]          ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addresstoprightrightnum[8]          ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addresstopleftleftnum[0]            ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftleftnum[1]            ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftleftnum[2]            ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftleftnum[3]            ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftleftnum[4]            ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftleftnum[5]            ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftleftman[0]            ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftleftman[1]            ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftleftman[2]            ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftleftman[3]            ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftlefthand[0]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftlefthand[1]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftlefthand[2]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftlefthand[3]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftrightnum[0]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftrightnum[1]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftrightnum[2]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftrightnum[3]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftrightnum[4]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftrightnum[5]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftrightnum[6]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftrightnum[7]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstopleftrightnum[8]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstoprightleftman[0]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstoprightleftman[1]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstoprightleftman[2]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstoprightleftman[3]           ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstoprightlefthand[0]          ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstoprightlefthand[1]          ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstoprightlefthand[2]          ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstoprightlefthand[3]          ; Memory:inst6|chr_addresstoprightlefthand[0] ; yes                    ;
; Memory:inst6|chr_addresstoprightleftnum[0]           ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addresstoprightleftnum[1]           ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addresstoprightleftnum[2]           ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addresstoprightleftnum[3]           ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addresstoprightleftnum[4]           ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addresstoprightleftnum[5]           ; Memory:inst6|chr_addresstoplight[0]         ; yes                    ;
; Memory:inst6|chr_addressbotleftleftnum[0]            ; Memory:inst6|chr_addressbotarrow[11]        ; yes                    ;
; Memory:inst6|chr_addressbotleftleftnum[1]            ; Memory:inst6|chr_addressbotarrow[11]        ; yes                    ;
; Memory:inst6|chr_addressbotleftleftnum[2]            ; Memory:inst6|chr_addressbotarrow[11]        ; yes                    ;
; Memory:inst6|chr_addressbotleftleftnum[3]            ; Memory:inst6|chr_addressbotarrow[11]        ; yes                    ;
; Memory:inst6|chr_addressbotleftleftnum[4]            ; Memory:inst6|chr_addressbotarrow[11]        ; yes                    ;
; Memory:inst6|chr_addressbotleftleftnum[5]            ; Memory:inst6|chr_addressbotarrow[11]        ; yes                    ;
; Memory:inst6|chr_addressbotleftrightnum[0]           ; Memory:inst6|chr_addressbotarrow[11]        ; yes                    ;
; Memory:inst6|chr_addressbotleftrightnum[1]           ; Memory:inst6|chr_addressbotarrow[11]        ; yes                    ;
; Memory:inst6|chr_addressbotleftrightnum[2]           ; Memory:inst6|chr_addressbotarrow[11]        ; yes                    ;
; Memory:inst6|chr_addressbotleftrightnum[3]           ; Memory:inst6|chr_addressbotarrow[11]        ; yes                    ;
; Memory:inst6|chr_addressbotleftrightnum[4]           ; Memory:inst6|chr_addressbotarrow[11]        ; yes                    ;
; Memory:inst6|chr_addressbotleftrightnum[5]           ; Memory:inst6|chr_addressbotarrow[11]        ; yes                    ;
; Memory:inst6|chr_addressbotleftrightnum[6]           ; Memory:inst6|chr_addressbotarrow[11]        ; yes                    ;
; Memory:inst6|chr_addressbotleftrightnum[7]           ; Memory:inst6|chr_addressbotarrow[11]        ; yes                    ;
; Number of user-specified and inferred latches = 208  ;                                             ;                        ;
+------------------------------------------------------+---------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+------------------------------------------------+----------------------------------------+
; Register name                                  ; Reason for Removal                     ;
+------------------------------------------------+----------------------------------------+
; Memory:inst6|vga_sync:vga|pixel_column[12..15] ; Stuck at GND due to stuck port data_in ;
; Memory:inst6|vga_sync:vga|pixel_row[12..15]    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 8          ;                                        ;
+------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 113   ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 50    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 50    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Counter:inst3|Count_Temp[3]~_emulated  ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TrafficLights|Memory:inst6|vga_sync:vga|v_count[9] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |TrafficLights|Clock:inst2|Prescaler[18]            ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |TrafficLights|Memory:inst6|Mux18                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |TrafficLights|Memory:inst6|Mux1                    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |TrafficLights|Memory:inst6|Mux9                    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |TrafficLights|Memory:inst6|Mux17                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../tcgrom.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0gc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 32                                                                   ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char32" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[7..4]  ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char31" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[7..4]  ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char30" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[7..4]  ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char29" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[7..4]  ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char28" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char27" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char26" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char25" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char24" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char23" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char22" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char21" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
; address[7]     ; Input ; Info     ; Stuck at VCC                 ;
; address[6]     ; Input ; Info     ; Stuck at GND                 ;
; address[5]     ; Input ; Info     ; Stuck at VCC                 ;
; address[4]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char20" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[5..4]  ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
; address[7]     ; Input ; Info     ; Stuck at VCC                 ;
; address[6]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char19" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
; address[7]     ; Input ; Info     ; Stuck at VCC                 ;
; address[6]     ; Input ; Info     ; Stuck at GND                 ;
; address[5]     ; Input ; Info     ; Stuck at VCC                 ;
; address[4]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char18" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[5..4]  ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
; address[7]     ; Input ; Info     ; Stuck at VCC                 ;
; address[6]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char17" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
; address[7]     ; Input ; Info     ; Stuck at VCC                 ;
; address[6]     ; Input ; Info     ; Stuck at GND                 ;
; address[5]     ; Input ; Info     ; Stuck at VCC                 ;
; address[4]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char16" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[5..4]  ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
; address[7]     ; Input ; Info     ; Stuck at VCC                 ;
; address[6]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char15" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[5..4]  ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
; address[7]     ; Input ; Info     ; Stuck at VCC                 ;
; address[6]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char14" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
; address[7]     ; Input ; Info     ; Stuck at VCC                 ;
; address[6]     ; Input ; Info     ; Stuck at GND                 ;
; address[5]     ; Input ; Info     ; Stuck at VCC                 ;
; address[4]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char13" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
; address[7]     ; Input ; Info     ; Stuck at VCC                 ;
; address[6]     ; Input ; Info     ; Stuck at GND                 ;
; address[5]     ; Input ; Info     ; Stuck at VCC                 ;
; address[4]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char12" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[5..4]  ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
; address[7]     ; Input ; Info     ; Stuck at VCC                 ;
; address[6]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char11" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
; address[7]     ; Input ; Info     ; Stuck at VCC                 ;
; address[6]     ; Input ; Info     ; Stuck at GND                 ;
; address[5]     ; Input ; Info     ; Stuck at VCC                 ;
; address[4]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char10" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                 ;
; address[5..4]  ; Input ; Info     ; Stuck at VCC                 ;
; address[11]    ; Input ; Info     ; Stuck at GND                 ;
; address[8]     ; Input ; Info     ; Stuck at GND                 ;
; address[7]     ; Input ; Info     ; Stuck at VCC                 ;
; address[6]     ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char9" ;
+----------------+-------+----------+-----------------------------+
; Port           ; Type  ; Severity ; Details                     ;
+----------------+-------+----------+-----------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                ;
; address[5..4]  ; Input ; Info     ; Stuck at VCC                ;
; address[11]    ; Input ; Info     ; Stuck at GND                ;
; address[8]     ; Input ; Info     ; Stuck at GND                ;
; address[7]     ; Input ; Info     ; Stuck at VCC                ;
; address[6]     ; Input ; Info     ; Stuck at GND                ;
+----------------+-------+----------+-----------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char8" ;
+----------------+-------+----------+-----------------------------+
; Port           ; Type  ; Severity ; Details                     ;
+----------------+-------+----------+-----------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                ;
; address[11]    ; Input ; Info     ; Stuck at GND                ;
; address[8]     ; Input ; Info     ; Stuck at GND                ;
; address[7]     ; Input ; Info     ; Stuck at VCC                ;
; address[6]     ; Input ; Info     ; Stuck at GND                ;
; address[5]     ; Input ; Info     ; Stuck at VCC                ;
; address[4]     ; Input ; Info     ; Stuck at GND                ;
+----------------+-------+----------+-----------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char7" ;
+----------------+-------+----------+-----------------------------+
; Port           ; Type  ; Severity ; Details                     ;
+----------------+-------+----------+-----------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                ;
; address[11]    ; Input ; Info     ; Stuck at GND                ;
; address[8]     ; Input ; Info     ; Stuck at GND                ;
; address[7]     ; Input ; Info     ; Stuck at VCC                ;
; address[6]     ; Input ; Info     ; Stuck at GND                ;
; address[5]     ; Input ; Info     ; Stuck at VCC                ;
; address[4]     ; Input ; Info     ; Stuck at GND                ;
+----------------+-------+----------+-----------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char6" ;
+----------------+-------+----------+-----------------------------+
; Port           ; Type  ; Severity ; Details                     ;
+----------------+-------+----------+-----------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                ;
; address[5..4]  ; Input ; Info     ; Stuck at VCC                ;
; address[11]    ; Input ; Info     ; Stuck at GND                ;
; address[8]     ; Input ; Info     ; Stuck at GND                ;
; address[7]     ; Input ; Info     ; Stuck at VCC                ;
; address[6]     ; Input ; Info     ; Stuck at GND                ;
+----------------+-------+----------+-----------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char5" ;
+----------------+-------+----------+-----------------------------+
; Port           ; Type  ; Severity ; Details                     ;
+----------------+-------+----------+-----------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                ;
; address[7..6]  ; Input ; Info     ; Stuck at VCC                ;
; address[5..4]  ; Input ; Info     ; Stuck at GND                ;
; address[11]    ; Input ; Info     ; Stuck at GND                ;
; address[8]     ; Input ; Info     ; Stuck at GND                ;
+----------------+-------+----------+-----------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char4" ;
+----------------+-------+----------+-----------------------------+
; Port           ; Type  ; Severity ; Details                     ;
+----------------+-------+----------+-----------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                ;
; address[7..6]  ; Input ; Info     ; Stuck at VCC                ;
; address[5..4]  ; Input ; Info     ; Stuck at GND                ;
; address[11]    ; Input ; Info     ; Stuck at GND                ;
; address[8]     ; Input ; Info     ; Stuck at GND                ;
+----------------+-------+----------+-----------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char3" ;
+----------------+-------+----------+-----------------------------+
; Port           ; Type  ; Severity ; Details                     ;
+----------------+-------+----------+-----------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                ;
; address[7..6]  ; Input ; Info     ; Stuck at VCC                ;
; address[5..4]  ; Input ; Info     ; Stuck at GND                ;
; address[11]    ; Input ; Info     ; Stuck at GND                ;
; address[8]     ; Input ; Info     ; Stuck at GND                ;
+----------------+-------+----------+-----------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char2" ;
+----------------+-------+----------+-----------------------------+
; Port           ; Type  ; Severity ; Details                     ;
+----------------+-------+----------+-----------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC                ;
; address[7..6]  ; Input ; Info     ; Stuck at VCC                ;
; address[5..4]  ; Input ; Info     ; Stuck at GND                ;
; address[11]    ; Input ; Info     ; Stuck at GND                ;
; address[8]     ; Input ; Info     ; Stuck at GND                ;
+----------------+-------+----------+-----------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|Character_Memory:char" ;
+----------------+-------+----------+----------------------------+
; Port           ; Type  ; Severity ; Details                    ;
+----------------+-------+----------+----------------------------+
; address[10..9] ; Input ; Info     ; Stuck at VCC               ;
; address[11]    ; Input ; Info     ; Stuck at GND               ;
+----------------+-------+----------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:inst6|vga_sync:vga"                                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; red       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; green     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; blue      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; red_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; green_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; blue_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 11 17:47:06 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLights -c TrafficLights
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file character_memory.vhd
    Info (12022): Found design unit 1: character_memory-SYN
    Info (12023): Found entity 1: Character_Memory
Info (12021): Found 1 design units, including 1 entities, in source file trafficlights.bdf
    Info (12023): Found entity 1: TrafficLights
Info (12021): Found 2 design units, including 1 entities, in source file entity_traffic.vhd
    Info (12022): Found design unit 1: Entity_Traffic-arch_TrafficLights
    Info (12023): Found entity 1: Entity_Traffic
Info (12021): Found 2 design units, including 1 entities, in source file clock.vhd
    Info (12022): Found design unit 1: Clock-arch_Clock
    Info (12023): Found entity 1: Clock
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: Counter-arch_Counter
    Info (12023): Found entity 1: Counter
Info (12021): Found 2 design units, including 1 entities, in source file entity_crosswalk.vhd
    Info (12022): Found design unit 1: Entity_CrossWalk-arch_CrossWalk
    Info (12023): Found entity 1: Entity_CrossWalk
Info (12021): Found 2 design units, including 1 entities, in source file lights_traffic.vhd
    Info (12022): Found design unit 1: Lights_Traffic-arch_Lights
    Info (12023): Found entity 1: Lights_Traffic
Info (12021): Found 2 design units, including 1 entities, in source file lights_crosswalk.vhd
    Info (12022): Found design unit 1: Lights_CrossWalk-arch_Lights
    Info (12023): Found entity 1: Lights_CrossWalk
Info (12021): Found 2 design units, including 1 entities, in source file crosswalk_trigger.vhd
    Info (12022): Found design unit 1: CrossWalk_Trigger-arch_Trigger
    Info (12023): Found entity 1: CrossWalk_Trigger
Info (12021): Found 2 design units, including 1 entities, in source file visual_display.vhd
    Info (12022): Found design unit 1: Memory-arch_Memory
    Info (12023): Found entity 1: Memory
Info (12021): Found 3 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-rtl
    Info (12022): Found design unit 2: vga_sync_p
    Info (12023): Found entity 1: vga_sync
Info (12021): Found 2 design units, including 1 entities, in source file light_splitter.vhd
    Info (12022): Found design unit 1: Lights_Splitter-arch_Splitter
    Info (12023): Found entity 1: Lights_Splitter
Info (12021): Found 2 design units, including 1 entities, in source file counter_splitter.vhd
    Info (12022): Found design unit 1: Counter_Splitter-arch_Splitter
    Info (12023): Found entity 1: Counter_Splitter
Info (12127): Elaborating entity "TrafficLights" for the top level hierarchy
Warning (275083): Bus "chr_num2[4..0]" found using same base name as "chr_num", which might lead to a name conflict.
Warning (275083): Bus "chr_num3[4..0]" found using same base name as "chr_num", which might lead to a name conflict.
Warning (275083): Bus "chr_num4[4..0]" found using same base name as "chr_num", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "chr_num" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "chr_num[4..0]" to "chr_num4..0"
Warning (275080): Converted elements in bus name "chr_num2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "chr_num2[4..0]" to "chr_num24..0"
Warning (275080): Converted elements in bus name "chr_num3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "chr_num3[4..0]" to "chr_num34..0"
Warning (275080): Converted elements in bus name "chr_num4" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "chr_num4[4..0]" to "chr_num44..0"
Warning (275083): Bus "char_num2[4..0]" found using same base name as "char_num", which might lead to a name conflict.
Warning (275083): Bus "char_num3[4..0]" found using same base name as "char_num", which might lead to a name conflict.
Warning (275083): Bus "char_num4[4..0]" found using same base name as "char_num", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "char_num" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "char_num[4..0]" to "char_num4..0"
Warning (275080): Converted elements in bus name "char_num2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "char_num2[4..0]" to "char_num24..0"
Warning (275080): Converted elements in bus name "char_num3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "char_num3[4..0]" to "char_num34..0"
Warning (275080): Converted elements in bus name "char_num4" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "char_num4[4..0]" to "char_num44..0"
Info (12128): Elaborating entity "Clock" for hierarchy "Clock:inst2"
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:inst6"
Warning (10541): VHDL Signal Declaration warning at Visual_Display.vhd(159): used implicit default value for signal "data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Visual_Display.vhd(160): used implicit default value for signal "wren" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10812): VHDL warning at Visual_Display.vhd(232): sensitivity list already contains chr_rowtopleftrightnum
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(251): signal "chr_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(259): signal "chr_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(281): signal "chr_numtopleftrightman" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(303): signal "chr_numtopleftrighthand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(321): signal "chr_num2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(343): signal "chr_rowtoprightleftman" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(344): signal "chr_numtoprightleftman" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(367): signal "chr_numtoprightlefthand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(385): signal "chr_num3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(402): signal "chr_num4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(420): signal "chr_num5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(437): signal "chr_num6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(459): signal "chr_numbotleftrightman" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(482): signal "chr_numbotleftrighthand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(512): signal "chr_numtopleftbotman" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(534): signal "chr_numtopleftbothand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(558): signal "chr_numtoprightbotman" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(581): signal "chr_numtoprightbothand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(605): signal "chr_numbotrightleftman" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(628): signal "chr_numbotrightlefthand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(646): signal "chr_num7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(663): signal "chr_num8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(686): signal "chr_numbotlefttopman" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(709): signal "chr_numbotlefttophand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(733): signal "chr_numbotrighttopman" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(756): signal "chr_numbotrighttophand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(787): signal "chr_numtopred" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(791): signal "chr_numtopgreen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(795): signal "chr_numtopyellow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(820): signal "chr_numbotred" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(824): signal "chr_numbotgreen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(828): signal "chr_numbotyellow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(850): signal "chr_numleftred" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(854): signal "chr_numleftgreen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(858): signal "chr_numleftyellow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(880): signal "chr_numrightred" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(884): signal "chr_numrightgreen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(888): signal "chr_numrightyellow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(909): signal "chr_numtoparrow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(932): signal "chr_numleftarrow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(955): signal "chr_numrightarrow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Visual_Display.vhd(980): signal "chr_numbotarrow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "R", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "G", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "B", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addresstopleftleftnum", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addresstopleftleftman", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addresstopleftlefthand", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addresstopleftrightnum", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addresstoprightleftman", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addresstoprightlefthand", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addresstoprightleftnum", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addresstoprightrightnum", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressbotleftleftnum", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressbotleftrightnum", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressbotleftrightman", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressbotleftrighthand", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addresstopleftbotman", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addresstopleftbothand", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addresstoprightbotman", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addresstoprightbothand", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressbotrightleftman", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressbotrightlefthand", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressbotrightleftnum", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressbotrightrightnum", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressbotlefttopman", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressbotlefttophand", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressbotrighttopman", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressbotrighttophand", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addresstoplight", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressbotlight", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressleftlight", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressrightlight", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addresstoparrow", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressleftarrow", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressrightarrow", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Visual_Display.vhd(212): inferring latch(es) for signal or variable "chr_addressbotarrow", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "chr_addressbotarrow[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotarrow[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotarrow[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotarrow[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotarrow[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotarrow[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotarrow[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotarrow[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotarrow[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotarrow[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotarrow[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotarrow[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightarrow[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightarrow[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightarrow[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightarrow[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightarrow[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightarrow[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightarrow[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightarrow[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightarrow[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightarrow[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightarrow[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightarrow[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftarrow[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftarrow[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftarrow[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftarrow[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftarrow[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftarrow[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftarrow[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftarrow[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftarrow[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftarrow[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftarrow[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftarrow[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoparrow[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoparrow[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoparrow[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoparrow[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoparrow[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoparrow[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoparrow[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoparrow[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoparrow[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoparrow[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoparrow[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoparrow[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightlight[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightlight[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightlight[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightlight[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightlight[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightlight[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightlight[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightlight[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightlight[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightlight[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightlight[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressrightlight[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftlight[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftlight[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftlight[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftlight[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftlight[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftlight[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftlight[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftlight[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftlight[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftlight[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftlight[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressleftlight[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlight[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlight[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlight[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlight[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlight[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlight[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlight[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlight[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlight[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlight[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlight[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlight[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoplight[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoplight[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoplight[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoplight[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoplight[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoplight[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoplight[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoplight[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoplight[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoplight[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoplight[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoplight[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttophand[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttophand[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttophand[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttophand[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttophand[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttophand[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttophand[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttophand[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttophand[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttophand[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttophand[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttophand[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttopman[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttopman[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttopman[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttopman[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttopman[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttopman[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttopman[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttopman[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttopman[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttopman[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttopman[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrighttopman[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttophand[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttophand[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttophand[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttophand[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttophand[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttophand[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttophand[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttophand[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttophand[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttophand[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttophand[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttophand[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttopman[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttopman[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttopman[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttopman[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttopman[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttopman[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttopman[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttopman[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttopman[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttopman[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttopman[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotlefttopman[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightrightnum[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightrightnum[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightrightnum[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightrightnum[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightrightnum[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightrightnum[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightrightnum[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightrightnum[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightrightnum[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightrightnum[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightrightnum[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightrightnum[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftnum[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftnum[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftnum[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftnum[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftnum[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftnum[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftnum[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftnum[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftnum[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftnum[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftnum[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftnum[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightlefthand[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightlefthand[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightlefthand[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightlefthand[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightlefthand[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightlefthand[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightlefthand[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightlefthand[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightlefthand[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightlefthand[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightlefthand[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightlefthand[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftman[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftman[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftman[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftman[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftman[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftman[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftman[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftman[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftman[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftman[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftman[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotrightleftman[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbothand[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbothand[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbothand[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbothand[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbothand[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbothand[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbothand[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbothand[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbothand[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbothand[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbothand[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbothand[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbotman[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbotman[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbotman[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbotman[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbotman[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbotman[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbotman[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbotman[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbotman[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbotman[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbotman[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightbotman[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbothand[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbothand[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbothand[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbothand[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbothand[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbothand[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbothand[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbothand[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbothand[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbothand[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbothand[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbothand[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbotman[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbotman[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbotman[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbotman[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbotman[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbotman[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbotman[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbotman[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbotman[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbotman[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbotman[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftbotman[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrighthand[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrighthand[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrighthand[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrighthand[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrighthand[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrighthand[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrighthand[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrighthand[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrighthand[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrighthand[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrighthand[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrighthand[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightman[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightman[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightman[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightman[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightman[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightman[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightman[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightman[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightman[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightman[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightman[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightman[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightnum[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightnum[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightnum[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightnum[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightnum[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightnum[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightnum[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightnum[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightnum[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightnum[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightnum[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftrightnum[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftleftnum[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftleftnum[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftleftnum[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftleftnum[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftleftnum[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftleftnum[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftleftnum[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftleftnum[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftleftnum[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftleftnum[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftleftnum[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addressbotleftleftnum[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightrightnum[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightrightnum[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightrightnum[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightrightnum[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightrightnum[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightrightnum[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightrightnum[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightrightnum[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightrightnum[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightrightnum[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightrightnum[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightrightnum[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftnum[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftnum[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftnum[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftnum[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftnum[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftnum[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftnum[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftnum[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftnum[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftnum[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftnum[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftnum[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightlefthand[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightlefthand[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightlefthand[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightlefthand[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightlefthand[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightlefthand[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightlefthand[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightlefthand[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightlefthand[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightlefthand[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightlefthand[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightlefthand[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftman[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftman[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftman[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftman[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftman[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftman[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftman[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftman[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftman[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftman[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftman[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstoprightleftman[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftrightnum[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftrightnum[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftrightnum[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftrightnum[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftrightnum[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftrightnum[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftrightnum[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftrightnum[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftrightnum[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftrightnum[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftrightnum[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftrightnum[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftlefthand[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftlefthand[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftlefthand[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftlefthand[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftlefthand[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftlefthand[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftlefthand[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftlefthand[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftlefthand[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftlefthand[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftlefthand[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftlefthand[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftman[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftman[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftman[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftman[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftman[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftman[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftman[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftman[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftman[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftman[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftman[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftman[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftnum[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftnum[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftnum[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftnum[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftnum[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftnum[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftnum[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftnum[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftnum[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftnum[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftnum[10]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "chr_addresstopleftleftnum[11]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "B[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "B[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "B[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "B[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "B[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "B[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "B[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "B[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "B[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "B[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "G[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "G[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "G[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "G[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "G[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "G[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "G[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "G[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "G[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "G[9]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "R[0]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "R[1]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "R[2]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "R[3]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "R[4]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "R[5]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "R[6]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "R[7]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "R[8]" at Visual_Display.vhd(212)
Info (10041): Inferred latch for "R[9]" at Visual_Display.vhd(212)
Info (12128): Elaborating entity "vga_sync" for hierarchy "Memory:inst6|vga_sync:vga"
Info (12128): Elaborating entity "Character_Memory" for hierarchy "Memory:inst6|Character_Memory:char"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../tcgrom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0gc1.tdf
    Info (12023): Found entity 1: altsyncram_0gc1
Info (12128): Elaborating entity "altsyncram_0gc1" for hierarchy "Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated"
Info (12128): Elaborating entity "Lights_Splitter" for hierarchy "Lights_Splitter:inst7"
Info (12128): Elaborating entity "Lights_CrossWalk" for hierarchy "Lights_CrossWalk:inst4"
Warning (10540): VHDL Signal Declaration warning at Lights_CrossWalk.vhd(26): used explicit default value for signal "L0" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Lights_CrossWalk.vhd(27): used explicit default value for signal "L1" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Lights_CrossWalk.vhd(28): used explicit default value for signal "L2" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Lights_CrossWalk.vhd(29): used explicit default value for signal "L3" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Lights_CrossWalk.vhd(30): used explicit default value for signal "L4" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Lights_CrossWalk.vhd(31): used explicit default value for signal "L5" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Lights_CrossWalk.vhd(32): used explicit default value for signal "L6" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Lights_CrossWalk.vhd(33): used explicit default value for signal "L7" because signal was never assigned a value
Info (12128): Elaborating entity "Entity_CrossWalk" for hierarchy "Entity_CrossWalk:inst1"
Warning (10492): VHDL Process Statement warning at Entity_CrossWalk.vhd(81): signal "CrossWalk_Press" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Entity_CrossWalk.vhd(95): signal "CrossWalk_I" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at Entity_CrossWalk.vhd(77): inferring latch(es) for signal or variable "Final_State", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Entity_CrossWalk.vhd(77): inferring latch(es) for signal or variable "CrossWalk_I", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at Entity_CrossWalk.vhd(147): signal "Counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Entity_CrossWalk.vhd(190): signal "Counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "CrossWalk_I" at Entity_CrossWalk.vhd(77)
Info (10041): Inferred latch for "Final_State.W10" at Entity_CrossWalk.vhd(77)
Info (10041): Inferred latch for "Final_State.W9" at Entity_CrossWalk.vhd(77)
Info (10041): Inferred latch for "Final_State.W8" at Entity_CrossWalk.vhd(77)
Info (10041): Inferred latch for "Final_State.W7" at Entity_CrossWalk.vhd(77)
Info (10041): Inferred latch for "Final_State.W6" at Entity_CrossWalk.vhd(77)
Info (10041): Inferred latch for "Final_State.W5" at Entity_CrossWalk.vhd(77)
Info (10041): Inferred latch for "Final_State.W4" at Entity_CrossWalk.vhd(77)
Info (10041): Inferred latch for "Final_State.W3" at Entity_CrossWalk.vhd(77)
Info (10041): Inferred latch for "Final_State.W2" at Entity_CrossWalk.vhd(77)
Info (10041): Inferred latch for "Final_State.W1" at Entity_CrossWalk.vhd(77)
Info (10041): Inferred latch for "Final_State.W0" at Entity_CrossWalk.vhd(77)
Info (12128): Elaborating entity "Counter" for hierarchy "Counter:inst3"
Warning (10492): VHDL Process Statement warning at Counter.vhd(65): signal "Cross_Walk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Counter.vhd(65): signal "Count_Temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "Entity_Traffic" for hierarchy "Entity_Traffic:inst"
Warning (10492): VHDL Process Statement warning at Entity_Traffic.vhd(77): signal "Clock_1Hz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Entity_Traffic.vhd(77): signal "Counter_Reset_I" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Entity_Traffic.vhd(80): signal "Clock_1Hz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "Lights_Traffic" for hierarchy "Lights_Traffic:inst5"
Info (12128): Elaborating entity "Counter_Splitter" for hierarchy "Counter_Splitter:inst8"
Warning (10631): VHDL Process Statement warning at Counter_Splitter.vhd(39): inferring latch(es) for signal or variable "countdown10", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Counter_Splitter.vhd(39): inferring latch(es) for signal or variable "countdown1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Counter_Splitter.vhd(39): inferring latch(es) for signal or variable "varC", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "varC[0]" at Counter_Splitter.vhd(39)
Info (10041): Inferred latch for "varC[1]" at Counter_Splitter.vhd(39)
Info (10041): Inferred latch for "varC[2]" at Counter_Splitter.vhd(39)
Info (10041): Inferred latch for "varC[3]" at Counter_Splitter.vhd(39)
Info (10041): Inferred latch for "varC[4]" at Counter_Splitter.vhd(39)
Info (10041): Inferred latch for "countdown1[0]" at Counter_Splitter.vhd(39)
Info (10041): Inferred latch for "countdown1[1]" at Counter_Splitter.vhd(39)
Info (10041): Inferred latch for "countdown1[2]" at Counter_Splitter.vhd(39)
Info (10041): Inferred latch for "countdown1[3]" at Counter_Splitter.vhd(39)
Info (10041): Inferred latch for "countdown1[4]" at Counter_Splitter.vhd(39)
Info (10041): Inferred latch for "countdown10[0]" at Counter_Splitter.vhd(39)
Info (10041): Inferred latch for "countdown10[1]" at Counter_Splitter.vhd(39)
Info (10041): Inferred latch for "countdown10[2]" at Counter_Splitter.vhd(39)
Info (10041): Inferred latch for "countdown10[3]" at Counter_Splitter.vhd(39)
Info (10041): Inferred latch for "countdown10[4]" at Counter_Splitter.vhd(39)
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Memory:inst6|B[8]" merged with LATCH primitive "Memory:inst6|B[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|B[7]" merged with LATCH primitive "Memory:inst6|B[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|B[6]" merged with LATCH primitive "Memory:inst6|B[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|B[5]" merged with LATCH primitive "Memory:inst6|B[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|B[4]" merged with LATCH primitive "Memory:inst6|B[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|B[3]" merged with LATCH primitive "Memory:inst6|B[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|B[2]" merged with LATCH primitive "Memory:inst6|B[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|B[1]" merged with LATCH primitive "Memory:inst6|B[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|B[0]" merged with LATCH primitive "Memory:inst6|B[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|G[8]" merged with LATCH primitive "Memory:inst6|G[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|G[7]" merged with LATCH primitive "Memory:inst6|G[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|G[6]" merged with LATCH primitive "Memory:inst6|G[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|G[5]" merged with LATCH primitive "Memory:inst6|G[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|G[4]" merged with LATCH primitive "Memory:inst6|G[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|G[3]" merged with LATCH primitive "Memory:inst6|G[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|G[2]" merged with LATCH primitive "Memory:inst6|G[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|G[1]" merged with LATCH primitive "Memory:inst6|G[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|G[0]" merged with LATCH primitive "Memory:inst6|G[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|R[8]" merged with LATCH primitive "Memory:inst6|R[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|R[7]" merged with LATCH primitive "Memory:inst6|R[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|R[6]" merged with LATCH primitive "Memory:inst6|R[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|R[5]" merged with LATCH primitive "Memory:inst6|R[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|R[4]" merged with LATCH primitive "Memory:inst6|R[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|R[3]" merged with LATCH primitive "Memory:inst6|R[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|R[2]" merged with LATCH primitive "Memory:inst6|R[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|R[1]" merged with LATCH primitive "Memory:inst6|R[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|R[0]" merged with LATCH primitive "Memory:inst6|R[9]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoplight[0]" merged with LATCH primitive "Memory:inst6|chr_addresstoprightrightnum[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightleftnum[0]" merged with LATCH primitive "Memory:inst6|chr_addresstoprightrightnum[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoplight[1]" merged with LATCH primitive "Memory:inst6|chr_addresstoprightrightnum[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightleftnum[1]" merged with LATCH primitive "Memory:inst6|chr_addresstoprightrightnum[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoplight[2]" merged with LATCH primitive "Memory:inst6|chr_addresstoprightrightnum[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightleftnum[2]" merged with LATCH primitive "Memory:inst6|chr_addresstoprightrightnum[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoplight[3]" merged with LATCH primitive "Memory:inst6|chr_addresstoprightrightnum[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightleftnum[3]" merged with LATCH primitive "Memory:inst6|chr_addresstoprightrightnum[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightlefthand[0]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightleftman[0]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstopleftrightnum[0]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstopleftlefthand[0]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstopleftleftman[0]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightlefthand[1]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightleftman[1]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstopleftrightnum[1]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstopleftlefthand[1]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstopleftleftman[1]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightlefthand[2]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightleftman[2]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstopleftrightnum[2]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstopleftlefthand[2]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstopleftleftman[2]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightlefthand[3]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightleftman[3]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstopleftrightnum[3]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstopleftlefthand[3]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstopleftleftman[3]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftleftnum[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotleftrighthand[0]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftleftnum[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotleftrightnum[0]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftleftnum[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotleftrightnum[1]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftleftnum[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotleftrightnum[2]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftleftnum[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotleftrightnum[3]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftleftnum[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightleftnum[4]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftleftnum[4]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightleftnum[5]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftleftnum[5]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightrightnum[4]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightnum[4]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightrightnum[5]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightnum[5]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightrightnum[6]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightnum[6]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightrightnum[7]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightnum[7]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightrightnum[8]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightnum[8]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotarrow[0]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightrightnum[0]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightleftnum[0]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightlefthand[0]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightleftman[0]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotarrow[1]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightrightnum[1]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightleftnum[1]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightlefthand[1]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightleftman[1]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotarrow[2]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightrightnum[2]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightleftnum[2]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightlefthand[2]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightleftman[2]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotarrow[3]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightrightnum[3]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightleftnum[3]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightlefthand[3]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrightleftman[3]" merged with LATCH primitive "Memory:inst6|chr_addressbotleftrightman[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoparrow[0]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftbotman[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightbotman[0]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftbotman[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoparrow[1]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftbotman[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightbotman[1]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftbotman[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoparrow[2]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftbotman[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightbotman[2]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftbotman[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoparrow[3]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftbotman[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightbotman[3]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftbotman[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightbothand[0]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftbothand[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightbothand[1]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftbothand[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightbothand[2]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftbothand[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addresstoprightbothand[3]" merged with LATCH primitive "Memory:inst6|chr_addresstopleftbothand[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrighttophand[0]" merged with LATCH primitive "Memory:inst6|chr_addressbotlefttophand[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrighttophand[1]" merged with LATCH primitive "Memory:inst6|chr_addressbotlefttophand[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrighttophand[2]" merged with LATCH primitive "Memory:inst6|chr_addressbotlefttophand[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrighttophand[3]" merged with LATCH primitive "Memory:inst6|chr_addressbotlefttophand[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrighttopman[0]" merged with LATCH primitive "Memory:inst6|chr_addressbotlefttopman[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrighttopman[1]" merged with LATCH primitive "Memory:inst6|chr_addressbotlefttopman[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrighttopman[2]" merged with LATCH primitive "Memory:inst6|chr_addressbotlefttopman[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressbotrighttopman[3]" merged with LATCH primitive "Memory:inst6|chr_addressbotlefttopman[3]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressrightlight[0]" merged with LATCH primitive "Memory:inst6|chr_addressleftlight[0]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressrightlight[1]" merged with LATCH primitive "Memory:inst6|chr_addressleftlight[1]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressrightlight[2]" merged with LATCH primitive "Memory:inst6|chr_addressleftlight[2]"
    Info (13026): Duplicate LATCH primitive "Memory:inst6|chr_addressrightlight[3]" merged with LATCH primitive "Memory:inst6|chr_addressleftlight[3]"
Warning (13012): Latch Entity_CrossWalk:inst1|CrossWalk_I has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cross_Walk
Warning (13012): Latch Memory:inst6|chr_addresstoprightrightnum[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[0]
Warning (13012): Latch Memory:inst6|chr_addresstoprightrightnum[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[1]
Warning (13012): Latch Memory:inst6|chr_addresstoprightrightnum[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[2]
Warning (13012): Latch Memory:inst6|chr_addresstoprightrightnum[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[3]
Warning (13012): Latch Memory:inst6|chr_addresstopleftleftnum[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[0]
Warning (13012): Latch Memory:inst6|chr_addresstopleftleftnum[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[1]
Warning (13012): Latch Memory:inst6|chr_addresstopleftleftnum[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[2]
Warning (13012): Latch Memory:inst6|chr_addresstopleftleftnum[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[3]
Warning (13012): Latch Memory:inst6|chr_addresstopleftbotman[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[0]
Warning (13012): Latch Memory:inst6|chr_addresstopleftbotman[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[1]
Warning (13012): Latch Memory:inst6|chr_addresstopleftbotman[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[2]
Warning (13012): Latch Memory:inst6|chr_addresstopleftbotman[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[3]
Warning (13012): Latch Memory:inst6|chr_addresstopleftbothand[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[1]
Warning (13012): Latch Memory:inst6|chr_addresstopleftbothand[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[2]
Warning (13012): Latch Memory:inst6|chr_addresstopleftbothand[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[3]
Warning (13012): Latch Memory:inst6|chr_addressbotlefttophand[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[1]
Warning (13012): Latch Memory:inst6|chr_addressbotlefttophand[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[2]
Warning (13012): Latch Memory:inst6|chr_addressbotlefttophand[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[3]
Warning (13012): Latch Memory:inst6|chr_addressbotlefttopman[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[0]
Warning (13012): Latch Memory:inst6|chr_addressbotlefttopman[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[1]
Warning (13012): Latch Memory:inst6|chr_addressbotlefttopman[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[2]
Warning (13012): Latch Memory:inst6|chr_addressbotlefttopman[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[3]
Warning (13012): Latch Memory:inst6|chr_addressbotlight[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[0]
Warning (13012): Latch Memory:inst6|chr_addressbotlight[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[1]
Warning (13012): Latch Memory:inst6|chr_addressbotlight[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[2]
Warning (13012): Latch Memory:inst6|chr_addressbotlight[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[3]
Warning (13012): Latch Memory:inst6|chr_addressleftlight[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[0]
Warning (13012): Latch Memory:inst6|chr_addressleftlight[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[1]
Warning (13012): Latch Memory:inst6|chr_addressleftlight[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[2]
Warning (13012): Latch Memory:inst6|chr_addressleftlight[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[3]
Warning (13012): Latch Memory:inst6|chr_addressleftarrow[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[2]
Warning (13012): Latch Memory:inst6|chr_addressleftarrow[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[3]
Warning (13012): Latch Memory:inst6|chr_addressrightarrow[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[2]
Warning (13012): Latch Memory:inst6|chr_addressrightarrow[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Memory:inst6|vga_sync:vga|pixel_row[2]
Warning (13012): Latch Counter_Splitter:inst8|countdown1[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Counter:inst3|Count_Temp[4]
Warning (13012): Latch Counter_Splitter:inst8|countdown1[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Counter:inst3|Count_Temp[1]
Warning (13012): Latch Counter_Splitter:inst8|countdown1[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Counter:inst3|Count_Temp[2]
Warning (13012): Latch Counter_Splitter:inst8|countdown1[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Counter:inst3|Count_Temp[3]
Warning (13012): Latch Counter_Splitter:inst8|countdown1[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Counter:inst3|Count_Temp[4]
Warning (13012): Latch Counter_Splitter:inst8|varC[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Counter:inst3|Count_Temp[1]
Warning (13012): Latch Counter_Splitter:inst8|varC[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Counter:inst3|Count_Temp[2]
Warning (13012): Latch Counter_Splitter:inst8|varC[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Counter:inst3|Count_Temp[3]
Warning (13012): Latch Counter_Splitter:inst8|varC[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Counter:inst3|Count_Temp[4]
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Counter:inst3|Count_Temp[4]" is converted into an equivalent circuit using register "Counter:inst3|Count_Temp[4]~_emulated" and latch "Counter:inst3|Count_Temp[4]~1"
    Warning (13310): Register "Counter:inst3|Count_Temp[3]" is converted into an equivalent circuit using register "Counter:inst3|Count_Temp[3]~_emulated" and latch "Counter:inst3|Count_Temp[3]~6"
    Warning (13310): Register "Counter:inst3|Count_Temp[2]" is converted into an equivalent circuit using register "Counter:inst3|Count_Temp[2]~_emulated" and latch "Counter:inst3|Count_Temp[2]~11"
    Warning (13310): Register "Counter:inst3|Count_Temp[1]" is converted into an equivalent circuit using register "Counter:inst3|Count_Temp[1]~_emulated" and latch "Counter:inst3|Count_Temp[1]~16"
    Warning (13310): Register "Counter:inst3|Count_Temp[0]" is converted into an equivalent circuit using register "Counter:inst3|Count_Temp[0]~_emulated" and latch "Counter:inst3|Count_Temp[0]~21"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_blank_out" is stuck at VCC
    Warning (13410): Pin "vga_sync_out" is stuck at GND
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char6|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char7|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char9|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char21|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char28|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char27|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char12|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char22|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char17|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char16|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char14|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char15|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char25|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char26|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char24|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char23|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char18|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char19|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char10|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char11|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char13|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char20|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char8|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char2|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char32|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char31|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char29|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char30|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char3|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char5|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Memory:inst6|Character_Memory:char4|altsyncram:altsyncram_component|altsyncram_0gc1:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1514 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 912 logic cells
    Info (21064): Implemented 512 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 223 warnings
    Info: Peak virtual memory: 536 megabytes
    Info: Processing ended: Thu Dec 11 17:47:13 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


