
plan "HQM Functional coverage";


    feature "PCIe compliance";
        measure Group Measure_1;
            source = "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_tx_cpl_tlp_ended", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_rx_cfg_req_tlp_ended", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__vendor_id", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__status", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__revision_id", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__pm_st_ctrl", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__pm_next_ptr", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__pm_id", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__pm_data", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__pm_cap", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__pm_br_st_ctrl", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__msix_table", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__msix_pba", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__msix_next_ptr", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__msix_id", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__msix_ctrl", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_sriov_total", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_sriov_sys_page_size", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_sriov_supp_page_size", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_sriov_stride", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_sriov_st", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_sriov_num_vfs", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_sriov_initial", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_sriov_first_offset", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_sriov_device_id", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_sriov_ctrl", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_sriov_cap", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_sriov_bar1", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_sriov_bar0", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_ae_log4", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_ae_log3", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_ae_log2", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_ae_log1", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_ae_hdr", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_ae_cap_ctrl", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__exp_id", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__exp_dev_ctrl", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__exp_dev_cap_2", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__exp_dev_cap", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__exp_cap", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__command", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg_0_subsys_vendor_id", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg_0_subsys_id", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg_0_base_5", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg_0_base_4", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg_0_base_3", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg_0_base_2", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg_0_base_1", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg_0_base_0", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_d_state_changed", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_rx_tlp_ended", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__ext_sriov_hdr", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__exp_dev_st", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_rx_mem_req_tlp_ended", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_reg__exp_dev_ctrl_2", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_rx_req_tlp_ended", "group: HQM_TB_LIB.DenaliSvPcie::denaliPcieCoverageInstance::den_pcie_rx_bad_tlp_ended";
        endmeasure
    endfeature
endplan

