$comment
	File created using the following command:
		vcd file 4bits_RCA.msim.vcd -direction
$end
$date
	Fri Sep 06 11:58:23 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module RCA_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % sum [3] $end
$var wire 1 & sum [2] $end
$var wire 1 ' sum [1] $end
$var wire 1 ( sum [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / sum[0]~output_o $end
$var wire 1 0 sum[1]~output_o $end
$var wire 1 1 sum[2]~output_o $end
$var wire 1 2 sum[3]~output_o $end
$var wire 1 3 cout~output_o $end
$var wire 1 4 b[0]~input_o $end
$var wire 1 5 a[0]~input_o $end
$var wire 1 6 cin~input_o $end
$var wire 1 7 fa0|sum~0_combout $end
$var wire 1 8 b[1]~input_o $end
$var wire 1 9 a[1]~input_o $end
$var wire 1 : fa0|cout~0_combout $end
$var wire 1 ; fa1|sum~combout $end
$var wire 1 < b[2]~input_o $end
$var wire 1 = fa1|cout~0_combout $end
$var wire 1 > a[2]~input_o $end
$var wire 1 ? fa2|sum~combout $end
$var wire 1 @ a[3]~input_o $end
$var wire 1 A b[3]~input_o $end
$var wire 1 B fa2|cout~0_combout $end
$var wire 1 C fa3|sum~combout $end
$var wire 1 D fa3|cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
b10 "
1#
1$
0(
1'
0&
0%
0)
1*
x+
1,
1-
1.
0/
10
01
02
13
04
15
16
07
18
19
1:
1;
0<
1=
1>
0?
1@
0A
1B
0C
1D
$end
#1000000
