<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Laser Range Finder: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Laser Range Finder<span id="projectnumber">&#160;v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bb6a392354d207333b00bd1cb9328973.html">STM32F1xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_1a1855b043853774b7feae02fcb02080.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f1xx_hal_rcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__hal__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#ifndef __STM32F1xx_HAL_RCC_H</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define __STM32F1xx_HAL_RCC_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx__hal__def_8h.html">stm32f1xx_hal_def.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="foldopen" id="foldopen00047" data-start="{" data-end="};">
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html">   47</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>{</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">   49</a></span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">PLLState</a>;      </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">   52</a></span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">PLLSource</a>;     </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a351617c365fad2d58aedb7335308044b">   55</a></span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a351617c365fad2d58aedb7335308044b">PLLMUL</a>;        </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>} <a class="code hl_struct" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a>;</div>
</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="foldopen" id="foldopen00062" data-start="{" data-end="};">
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html">   62</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>{</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">   64</a></span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">ClockType</a>;             </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a4ceff1fdbf423e347c63052ca2c1d7e1">   67</a></span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a4ceff1fdbf423e347c63052ca2c1d7e1">SYSCLKSource</a>;          </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993">   70</a></span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993">AHBCLKDivider</a>;         </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd">   73</a></span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd">APB1CLKDivider</a>;        </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7">   76</a></span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7">APB2CLKDivider</a>;        </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>} <a class="code hl_struct" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>;</div>
</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___clock___source.html#ga09fff12a4e92f4da5980321b7f99b632">   93</a></span><span class="preprocessor">#define RCC_PLLSOURCE_HSI_DIV2      0x00000000U     </span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">   94</a></span><span class="preprocessor">#define RCC_PLLSOURCE_HSE           RCC_CFGR_PLLSRC            </span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define RCC_OSCILLATORTYPE_NONE            0x00000000U</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSE             0x00000001U</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI             0x00000002U</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define RCC_OSCILLATORTYPE_LSE             0x00000004U</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define RCC_OSCILLATORTYPE_LSI             0x00000008U</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">  115</a></span><span class="preprocessor">#define RCC_HSE_OFF                      0x00000000U                                </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">  116</a></span><span class="preprocessor">#define RCC_HSE_ON                       RCC_CR_HSEON                               </span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">  117</a></span><span class="preprocessor">#define RCC_HSE_BYPASS                   ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) </span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">  125</a></span><span class="preprocessor">#define RCC_LSE_OFF                      0x00000000U                                    </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">  126</a></span><span class="preprocessor">#define RCC_LSE_ON                       RCC_BDCR_LSEON                                 </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">  127</a></span><span class="preprocessor">#define RCC_LSE_BYPASS                   ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">  136</a></span><span class="preprocessor">#define RCC_HSI_OFF                      0x00000000U                      </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">  137</a></span><span class="preprocessor">#define RCC_HSI_ON                       RCC_CR_HSION                     </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define RCC_HSICALIBRATION_DEFAULT       0x10U         </span><span class="comment">/* Default HSI calibration trimming value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">  148</a></span><span class="preprocessor">#define RCC_LSI_OFF                      0x00000000U              </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">  149</a></span><span class="preprocessor">#define RCC_LSI_ON                       RCC_CSR_LSION            </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">  158</a></span><span class="preprocessor">#define RCC_PLL_NONE                      0x00000000U  </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">  159</a></span><span class="preprocessor">#define RCC_PLL_OFF                       0x00000001U  </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">  160</a></span><span class="preprocessor">#define RCC_PLL_ON                        0x00000002U  </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">  169</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_SYSCLK             0x00000001U </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">  170</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_HCLK               0x00000002U </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">  171</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_PCLK1              0x00000004U </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">  172</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_PCLK2              0x00000008U </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">  181</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">  182</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">  183</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">  192</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSI      RCC_CFGR_SWS_HSI            </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">  193</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSE      RCC_CFGR_SWS_HSE            </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">  194</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK   RCC_CFGR_SWS_PLL            </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">  203</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1   </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">  204</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2   </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">  205</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4   </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">  206</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8   </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">  207</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16  </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">  208</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64  </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">  209</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128 </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">  210</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256 </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">  211</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512 </span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">  220</a></span><span class="preprocessor">#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE1_DIV1  </span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">  221</a></span><span class="preprocessor">#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE1_DIV2  </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">  222</a></span><span class="preprocessor">#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE1_DIV4  </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">  223</a></span><span class="preprocessor">#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE1_DIV8  </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">  224</a></span><span class="preprocessor">#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE1_DIV16 </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">  233</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_NO_CLK          0x00000000U                 </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">  234</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_LSE             RCC_BDCR_RTCSEL_LSE                  </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">  235</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_LSI             RCC_BDCR_RTCSEL_LSI                  </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga7e022374ec3ceffa94e5bb6310c35c83">  236</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV128      RCC_BDCR_RTCSEL_HSE                    </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define RCC_MCO1                         0x00000000U</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">  246</a></span><span class="preprocessor">#define RCC_MCO                          RCC_MCO1               </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define RCC_MCODIV_1                    0x00000000U</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">  264</a></span><span class="preprocessor">#define RCC_IT_LSIRDY                    ((uint8_t)RCC_CIR_LSIRDYF)   </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">  265</a></span><span class="preprocessor">#define RCC_IT_LSERDY                    ((uint8_t)RCC_CIR_LSERDYF)   </span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">  266</a></span><span class="preprocessor">#define RCC_IT_HSIRDY                    ((uint8_t)RCC_CIR_HSIRDYF)   </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">  267</a></span><span class="preprocessor">#define RCC_IT_HSERDY                    ((uint8_t)RCC_CIR_HSERDYF)   </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">  268</a></span><span class="preprocessor">#define RCC_IT_PLLRDY                    ((uint8_t)RCC_CIR_PLLRDYF)   </span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">  269</a></span><span class="preprocessor">#define RCC_IT_CSS                       ((uint8_t)RCC_CIR_CSSF)      </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">/* Flags in the CR register */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">  284</a></span><span class="preprocessor">#define RCC_FLAG_HSIRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSIRDY_Pos)) </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">  285</a></span><span class="preprocessor">#define RCC_FLAG_HSERDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSERDY_Pos)) </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">  286</a></span><span class="preprocessor">#define RCC_FLAG_PLLRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_PLLRDY_Pos)) </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">/* Flags in the CSR register */</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">  289</a></span><span class="preprocessor">#define RCC_FLAG_LSIRDY                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LSIRDY_Pos))   </span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">  290</a></span><span class="preprocessor">#define RCC_FLAG_PINRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PINRSTF_Pos))  </span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">  291</a></span><span class="preprocessor">#define RCC_FLAG_PORRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PORRSTF_Pos))  </span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">  292</a></span><span class="preprocessor">#define RCC_FLAG_SFTRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_SFTRSTF_Pos))  </span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">  293</a></span><span class="preprocessor">#define RCC_FLAG_IWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_IWDGRSTF_Pos)) </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">  294</a></span><span class="preprocessor">#define RCC_FLAG_WWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_WWDGRSTF_Pos)) </span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">  295</a></span><span class="preprocessor">#define RCC_FLAG_LPWRRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LPWRRSTF_Pos)) </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">/* Flags in the BDCR register */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">  298</a></span><span class="preprocessor">#define RCC_FLAG_LSERDY                  ((uint8_t)((BDCR_REG_INDEX &lt;&lt; 5U) | RCC_BDCR_LSERDY_Pos)) </span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN);\</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN);\</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define __HAL_RCC_SRAM_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SRAMEN);\</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SRAMEN);\</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLITFEN);\</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLITFEN);\</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN);\</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN);\</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_DISABLE()      (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_DMA1EN))</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#define __HAL_RCC_SRAM_CLK_DISABLE()      (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_SRAMEN))</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_FLITFEN))</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()       (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_CRCEN))</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA1EN)) != RESET)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA1EN)) == RESET)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#define __HAL_RCC_SRAM_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SRAMEN)) != RESET)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#define __HAL_RCC_SRAM_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SRAMEN)) == RESET)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FLITFEN)) != RESET)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FLITFEN)) == RESET)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_CRCEN)) != RESET)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_CRCEN)) == RESET)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#define __HAL_RCC_BKP_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_BKPEN);\</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_BKPEN);\</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_WWDGEN))</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART2EN))</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C1EN))</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#define __HAL_RCC_BKP_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_BKPEN))</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_PWREN))</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) != RESET)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) == RESET)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) != RESET)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) == RESET)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) != RESET)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) == RESET)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#define __HAL_RCC_BKP_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_BKPEN)) != RESET)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define __HAL_RCC_BKP_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_BKPEN)) == RESET)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) != RESET)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) == RESET)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="preprocessor">#define __HAL_RCC_AFIO_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_AFIOEN);\</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_AFIOEN);\</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPAEN);\</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPAEN);\</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPBEN);\</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPBEN);\</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPCEN);\</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPCEN);\</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPDEN);\</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPDEN);\</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span> </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="preprocessor">#define __HAL_RCC_ADC1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span> </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">#define __HAL_RCC_AFIO_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_AFIOEN))</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPAEN))</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPBEN))</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPCEN))</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPDEN))</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="preprocessor">#define __HAL_RCC_ADC1_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC1EN))</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM1EN))</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI1EN))</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART1EN))</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define __HAL_RCC_AFIO_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_AFIOEN)) != RESET)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#define __HAL_RCC_AFIO_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_AFIOEN)) == RESET)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPAEN)) != RESET)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPAEN)) == RESET)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPBEN)) != RESET)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPBEN)) == RESET)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPCEN)) != RESET)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPCEN)) == RESET)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPDEN)) != RESET)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPDEN)) == RESET)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) != RESET)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) == RESET)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) != RESET)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) == RESET)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) != RESET)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) == RESET)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) != RESET)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) == RESET)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET()       (RCC-&gt;APB1RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="preprocessor">#define __HAL_RCC_WWDG_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_WWDGRST))</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">#define __HAL_RCC_USART2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART2RST))</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">#define __HAL_RCC_I2C1_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C1RST))</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span> </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">#define __HAL_RCC_BKP_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_BKPRST))</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#define __HAL_RCC_PWR_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_PWRRST))</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()      (RCC-&gt;APB1RSTR = 0x00)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">#define __HAL_RCC_WWDG_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_WWDGRST))</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="preprocessor">#define __HAL_RCC_USART2_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART2RST))</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">#define __HAL_RCC_I2C1_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C1RST))</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="preprocessor">#define __HAL_RCC_BKP_RELEASE_RESET()        (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_BKPRST))</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="preprocessor">#define __HAL_RCC_PWR_RELEASE_RESET()        (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_PWRRST))</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()       (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">#define __HAL_RCC_AFIO_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_AFIORST))</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">#define __HAL_RCC_GPIOA_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPARST))</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">#define __HAL_RCC_GPIOB_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPBRST))</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">#define __HAL_RCC_GPIOC_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPCRST))</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPDRST))</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#define __HAL_RCC_ADC1_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADC1RST))</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span> </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#define __HAL_RCC_TIM1_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM1RST))</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define __HAL_RCC_SPI1_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI1RST))</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#define __HAL_RCC_USART1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART1RST))</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()      (RCC-&gt;APB2RSTR = 0x00)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define __HAL_RCC_AFIO_RELEASE_RESET()       (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_AFIORST))</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define __HAL_RCC_GPIOA_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPARST))</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">#define __HAL_RCC_GPIOB_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPBRST))</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define __HAL_RCC_GPIOC_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPCRST))</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPDRST))</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">#define __HAL_RCC_ADC1_RELEASE_RESET()       (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADC1RST))</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">#define __HAL_RCC_TIM1_RELEASE_RESET()       (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM1RST))</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="preprocessor">#define __HAL_RCC_SPI1_RELEASE_RESET()       (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI1RST))</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">#define __HAL_RCC_USART1_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART1RST))</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">  685</a></span><span class="preprocessor">#define __HAL_RCC_HSI_ENABLE()  (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="foldopen" id="foldopen00695" data-start="" data-end="">
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga36991d340af7ad14b79f204c748b0e3e">  695</a></span><span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_) \</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">          (MODIFY_REG(RCC-&gt;CR, RCC_CR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) &lt;&lt; RCC_CR_HSITRIM_Pos))</span></div>
</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">  711</a></span><span class="preprocessor">#define __HAL_RCC_LSI_ENABLE()  (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181">  718</a></span><span class="preprocessor">#define __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="foldopen" id="foldopen00750" data-start="" data-end="">
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">  750</a></span><span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__STATE__)                                     \</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="preprocessor">                    do{                                                     \</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">                      if ((__STATE__) == RCC_HSE_ON)                        \</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                     \</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_OFF)                  \</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);                   \</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                  \</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_BYPASS)               \</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                    \</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                     \</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">                      else                                                  \</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);                   \</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                  \</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">                    }while(0U)</span></div>
</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="foldopen" id="foldopen00798" data-start="" data-end="">
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">  798</a></span><span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__STATE__)                                     \</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="preprocessor">                    do{                                                     \</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="preprocessor">                      if ((__STATE__) == RCC_LSE_ON)                        \</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                   \</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">                      else if ((__STATE__) == RCC_LSE_OFF)                  \</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                 \</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                \</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="preprocessor">                      else if ((__STATE__) == RCC_LSE_BYPASS)               \</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                  \</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                   \</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">                      else                                                  \</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                 \</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                \</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="preprocessor">                    }while(0U)</span></div>
</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">  835</a></span><span class="preprocessor">#define __HAL_RCC_PLL_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">  840</a></span><span class="preprocessor">#define __HAL_RCC_PLL_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span> </div>
<div class="foldopen" id="foldopen00872" data-start="" data-end="">
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gadff34131a73367bbf345984ea5fdecca">  872</a></span><span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__, __PLLMUL__)\</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="preprocessor">          MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL),((__RCC_PLLSOURCE__) | (__PLLMUL__) ))</span></div>
</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53">  881</a></span><span class="preprocessor">#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_PLLSRC)))</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="foldopen" id="foldopen00899" data-start="" data-end="">
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8">  899</a></span><span class="preprocessor">#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) \</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span> </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">  909</a></span><span class="preprocessor">#define __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR,RCC_CFGR_SWS)))</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">#if   defined(RCC_CFGR_MCO_3)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span> </div>
<div class="foldopen" id="foldopen00951" data-start="" data-end="">
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e">  951</a></span><span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="preprocessor">                 MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_MCO, (__MCOCLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span> </div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span> </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">  985</a></span><span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__))</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span> </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">  994</a></span><span class="preprocessor">#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL))</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span> </div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">  999</a></span><span class="preprocessor">#define __HAL_RCC_RTC_ENABLE()          (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855"> 1004</a></span><span class="preprocessor">#define __HAL_RCC_RTC_DISABLE()         (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0"> 1010</a></span><span class="preprocessor">#define __HAL_RCC_BACKUPRESET_FORCE()   (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga14f32622c65f4ae239ba8cb00d510321"> 1014</a></span><span class="preprocessor">#define __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405"> 1041</a></span><span class="preprocessor">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50"> 1059</a></span><span class="preprocessor">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &amp;= (uint8_t)(~(__INTERRUPT__)))</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span> </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139"> 1078</a></span><span class="preprocessor">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d"> 1098</a></span><span class="preprocessor">#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0"> 1104</a></span><span class="preprocessor">#define __HAL_RCC_CLEAR_RESET_FLAGS() (*(__IO uint32_t *)RCC_CSR_RMVF_BB = ENABLE)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span> </div>
<div class="foldopen" id="foldopen01129" data-start="" data-end="">
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449"> 1129</a></span><span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__) (((((__FLAG__) &gt;&gt; 5U) == CR_REG_INDEX)?   RCC-&gt;CR   : \</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="preprocessor">                                      ((((__FLAG__) &gt;&gt; 5U) == BDCR_REG_INDEX)? RCC-&gt;BDCR : \</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">                                                                              RCC-&gt;CSR)) &amp; (1U &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK)))</span></div>
</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span> </div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">/* Include RCC HAL Extension module */</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx__hal__rcc__ex_8h.html">stm32f1xx_hal_rcc_ex.h</a>&quot;</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span> </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment">/* Initialization and de-initialization functions  ******************************/</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><a class="code hl_enumeration" href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_DeInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><a class="code hl_enumeration" href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_OscConfig(<a class="code hl_struct" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><a class="code hl_enumeration" href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_ClockConfig(<a class="code hl_struct" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FLatency);</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span> </div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment">/* Peripheral Control functions  ************************************************/</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="keywordtype">void</span>              HAL_RCC_MCOConfig(<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_MCOx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_MCOSource, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_MCODiv);</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="keywordtype">void</span>              HAL_RCC_EnableCSS(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="keywordtype">void</span>              HAL_RCC_DisableCSS(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>          HAL_RCC_GetSysClockFreq(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>          HAL_RCC_GetHCLKFreq(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>          HAL_RCC_GetPCLK1Freq(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>          HAL_RCC_GetPCLK2Freq(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="keywordtype">void</span>              HAL_RCC_GetOscConfig(<a class="code hl_struct" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="keywordtype">void</span>              HAL_RCC_GetClockConfig(<a class="code hl_struct" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *pFLatency);</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span> </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">/* CSS NMI IRQ handler */</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="keywordtype">void</span>              HAL_RCC_NMI_IRQHandler(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span> </div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment">/* User Callbacks in non blocking mode (IT mode) */</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="keywordtype">void</span>              HAL_RCC_CSSCallback(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span> </div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment">/* Disable Backup domain write protection state change timeout */</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="preprocessor">#define RCC_DBP_TIMEOUT_VALUE          100U    </span><span class="comment">/* 100 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment">/* LSE state change timeout */</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="preprocessor">#define RCC_LSE_TIMEOUT_VALUE          LSE_STARTUP_TIMEOUT</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">#define CLOCKSWITCH_TIMEOUT_VALUE      5000    </span><span class="comment">/* 5 s    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="preprocessor">#define HSE_TIMEOUT_VALUE              HSE_STARTUP_TIMEOUT</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="preprocessor">#define HSI_TIMEOUT_VALUE              2U      </span><span class="comment">/* 2 ms (minimum Tick + 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="preprocessor">#define LSI_TIMEOUT_VALUE              2U      </span><span class="comment">/* 2 ms (minimum Tick + 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">#define PLL_TIMEOUT_VALUE              2U      </span><span class="comment">/* 2 ms (minimum Tick + 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="preprocessor">#define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="preprocessor">#define RCC_CR_OFFSET             0x00U</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="preprocessor">#define RCC_CFGR_OFFSET           0x04U</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="preprocessor">#define RCC_CIR_OFFSET            0x08U</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="preprocessor">#define RCC_BDCR_OFFSET           0x20U</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="preprocessor">#define RCC_CSR_OFFSET            0x24U</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span> </div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="preprocessor">#define RCC_CR_OFFSET_BB          (RCC_OFFSET + RCC_CR_OFFSET)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="preprocessor">#define RCC_CFGR_OFFSET_BB        (RCC_OFFSET + RCC_CFGR_OFFSET)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#define RCC_CIR_OFFSET_BB         (RCC_OFFSET + RCC_CIR_OFFSET)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="preprocessor">#define RCC_BDCR_OFFSET_BB        (RCC_OFFSET + RCC_BDCR_OFFSET)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="preprocessor">#define RCC_CSR_OFFSET_BB         (RCC_OFFSET + RCC_CSR_OFFSET)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span> </div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment">/* --- CR Register ---*/</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment">/* Alias word address of HSION bit */</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="preprocessor">#define RCC_HSION_BIT_NUMBER      RCC_CR_HSION_Pos</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="preprocessor">#define RCC_CR_HSION_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSION_BIT_NUMBER * 4U)))</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment">/* Alias word address of HSEON bit */</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="preprocessor">#define RCC_HSEON_BIT_NUMBER      RCC_CR_HSEON_Pos</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">#define RCC_CR_HSEON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSEON_BIT_NUMBER * 4U)))</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment">/* Alias word address of CSSON bit */</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="preprocessor">#define RCC_CSSON_BIT_NUMBER      RCC_CR_CSSON_Pos</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">#define RCC_CR_CSSON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)))</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="comment">/* Alias word address of PLLON bit */</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="preprocessor">#define RCC_PLLON_BIT_NUMBER      RCC_CR_PLLON_Pos</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="preprocessor">#define RCC_CR_PLLON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)))</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span> </div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment">/* --- CSR Register ---*/</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">/* Alias word address of LSION bit */</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="preprocessor">#define RCC_LSION_BIT_NUMBER      RCC_CSR_LSION_Pos</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="preprocessor">#define RCC_CSR_LSION_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_LSION_BIT_NUMBER * 4U)))</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span> </div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment">/* Alias word address of RMVF bit */</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="preprocessor">#define RCC_RMVF_BIT_NUMBER       RCC_CSR_RMVF_Pos</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="preprocessor">#define RCC_CSR_RMVF_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_RMVF_BIT_NUMBER * 4U)))</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span> </div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment">/* --- BDCR Registers ---*/</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment">/* Alias word address of LSEON bit */</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="preprocessor">#define RCC_LSEON_BIT_NUMBER      RCC_BDCR_LSEON_Pos</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="preprocessor">#define RCC_BDCR_LSEON_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEON_BIT_NUMBER * 4U)))</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span> </div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment">/* Alias word address of LSEON bit */</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="preprocessor">#define RCC_LSEBYP_BIT_NUMBER     RCC_BDCR_LSEBYP_Pos</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="preprocessor">#define RCC_BDCR_LSEBYP_BB         ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEBYP_BIT_NUMBER * 4U)))</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span> </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment">/* Alias word address of RTCEN bit */</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="preprocessor">#define RCC_RTCEN_BIT_NUMBER      RCC_BDCR_RTCEN_Pos</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="preprocessor">#define RCC_BDCR_RTCEN_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)))</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span> </div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment">/* Alias word address of BDRST bit */</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="preprocessor">#define RCC_BDRST_BIT_NUMBER      RCC_BDCR_BDRST_Pos</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="preprocessor">#define RCC_BDCR_BDRST_BB         ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)))</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span> </div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">/* CR register byte 2 (Bits[23:16]) base address */</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="preprocessor">#define RCC_CR_BYTE2_ADDRESS          ((uint32_t)(RCC_BASE + RCC_CR_OFFSET + 0x02U))</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span> </div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment">/* CIR register byte 1 (Bits[15:8]) base address */</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="preprocessor">#define RCC_CIR_BYTE1_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x01U))</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span> </div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment">/* CIR register byte 2 (Bits[23:16]) base address */</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="preprocessor">#define RCC_CIR_BYTE2_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x02U))</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment">/* Defines used for Flags */</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="preprocessor">#define CR_REG_INDEX                     ((uint8_t)1)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="preprocessor">#define BDCR_REG_INDEX                   ((uint8_t)2)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="preprocessor">#define CSR_REG_INDEX                    ((uint8_t)3)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span> </div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="preprocessor">#define RCC_FLAG_MASK                    ((uint8_t)0x1F)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span> </div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_DISABLE    __HAL_RCC_AFIO_CLK_DISABLE</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_ENABLE     __HAL_RCC_AFIO_CLK_ENABLE</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="preprocessor">#define __HAL_RCC_SYSCFG_FORCE_RESET    __HAL_RCC_AFIO_FORCE_RESET</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="preprocessor">#define __HAL_RCC_SYSCFG_RELEASE_RESET  __HAL_RCC_AFIO_RELEASE_RESET</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="preprocessor">#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_HSI_DIV2) || \</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="preprocessor">                                      ((__SOURCE__) == RCC_PLLSOURCE_HSE))</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="preprocessor">#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="preprocessor">                             ((__HSE__) == RCC_HSE_BYPASS))</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="preprocessor">#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="preprocessor">                             ((__LSE__) == RCC_LSE_BYPASS))</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">#define IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON))</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="preprocessor">#define IS_RCC_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) &lt;= 0x1FU)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="preprocessor">#define IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="preprocessor">#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) || \</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="preprocessor">                             ((__PLL__) == RCC_PLL_ON))</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span> </div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="preprocessor">#define IS_RCC_CLOCKTYPE(CLK) ((((CLK) &amp; RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) || \</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_HCLK)   == RCC_CLOCKTYPE_HCLK)   || \</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_PCLK1)  == RCC_CLOCKTYPE_PCLK1)  || \</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_PCLK2)  == RCC_CLOCKTYPE_PCLK2))</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="preprocessor">#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || \</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="preprocessor">#define IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSI) || \</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="preprocessor">                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSE) || \</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="preprocessor">                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_PLLCLK))</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="preprocessor">#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || \</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || \</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || \</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV512))</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="preprocessor">#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV16))</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="preprocessor">#define IS_RCC_MCO(__MCO__)  ((__MCO__) == RCC_MCO)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="preprocessor">#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1))</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="preprocessor">#define IS_RCC_RTCCLKSOURCE(__SOURCE__)  (((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK) || \</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV128))</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span> </div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>}</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span> </div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_HAL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span> </div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span> </div>
<div class="ttc" id="astm32f1xx__hal__def_8h_html"><div class="ttname"><a href="stm32f1xx__hal__def_8h.html">stm32f1xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="astm32f1xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition</b> stm32f1xx_hal_def.h:39</div></div>
<div class="ttc" id="astm32f1xx__hal__rcc__ex_8h_html"><div class="ttname"><a href="stm32f1xx__hal__rcc__ex_8h.html">stm32f1xx_hal_rcc_ex.h</a></div><div class="ttdoc">Header file of RCC HAL Extension module.</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition.</div><div class="ttdef"><b>Definition</b> stm32f1xx_hal_rcc.h:63</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a21ceb024102adc3c4dc7eb270cf02ebd"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition</b> stm32f1xx_hal_rcc.h:73</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a4ceff1fdbf423e347c63052ca2c1d7e1"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a4ceff1fdbf423e347c63052ca2c1d7e1">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition</b> stm32f1xx_hal_rcc.h:67</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a93a53676a1cfc5b55b8b990e7ff4dac5"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition</b> stm32f1xx_hal_rcc.h:64</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_aa75c110cd93855d49249f38da8cf94f7"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7">RCC_ClkInitTypeDef::APB2CLKDivider</a></div><div class="ttdeci">uint32_t APB2CLKDivider</div><div class="ttdef"><b>Definition</b> stm32f1xx_hal_rcc.h:76</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_abd9bcaa8dcf4b816462ee2930ab3e993"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition</b> stm32f1xx_hal_rcc.h:70</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.</div><div class="ttdef"><b>Definition</b> stm32f1xx_hal_rcc_ex.h:227</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition.</div><div class="ttdef"><b>Definition</b> stm32f1xx_hal_rcc.h:48</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a351617c365fad2d58aedb7335308044b"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a351617c365fad2d58aedb7335308044b">RCC_PLLInitTypeDef::PLLMUL</a></div><div class="ttdeci">uint32_t PLLMUL</div><div class="ttdef"><b>Definition</b> stm32f1xx_hal_rcc.h:55</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a6cbaf84f6566af15e6e4f97a339d5759"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition</b> stm32f1xx_hal_rcc.h:49</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a72806832a179af8756b9330de7f7c6a8"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition</b> stm32f1xx_hal_rcc.h:52</div></div>
<div class="ttc" id="avl53l0x__types_8h_html_a435d1572bf3f880d55459d9805097f62"><div class="ttname"><a href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></div><div class="ttdeci">unsigned int uint32_t</div><div class="ttdoc">Typedef defining 32 bit unsigned int type. The developer should modify this to suit the platform bein...</div><div class="ttdef"><b>Definition</b> vl53l0x_types.h:75</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
