wire:0.0196177217964
bot:0.0194671539891
sizing:0.018368082871
buffer:0.0152413671609
slew:0.01335887401
delay:0.0111059221573
capacitance:0.00960698229972
insertion:0.00954199704043
lprev:0.00888643377725
interconnect:0.00601172051504
cong:0.0059125345182
repeater:0.00565063018752
elmore:0.00556619750415
sink:0.00550830134992
load:0.00501432095672
capacitive:0.00436650133534
timing:0.00435591955178
rc:0.0042853181057
pwl:0.00418812657259
signal:0.00405419695921
ginneken:0.00401674325201
foreach:0.00400967297907
arrival:0.00389761277369
murgai:0.00370268074052
automation:0.00348579867467
piece:0.00337218332312
buffers:0.00319326352657
koh:0.00316200569552
pruning:0.0031567144936
unbuffered:0.00313923899307
wise:0.00312816423928
power:0.0031030384187
buffered:0.00306383144455
aided:0.00301931332386
jose:0.00301931332386
jason:0.00298726393189
dissipation:0.00296651225784
resistance:0.00292386417817
soln:0.00267782883467
lei:0.0026590889544
sinks:0.00259342821461
routing:0.00252638391759
tree:0.00249331872736
layout:0.00244891414708
california:0.00243882153023
wiresizing:0.00239321518434
width:0.00237657262708
sizeable:0.00230148375237
wong:0.00225489052182
yokohama:0.0022455593565
polarity:0.00222647900166
driver:0.00221648198868
prune:0.00211246678636
top:0.0021088728227
pacific:0.00209787690238
vlsi:0.00208822093003
san:0.00207167062375
rajeev:0.00206629821663
req:0.00206629821663
bottom:0.00205050242582
max:0.00203284713973
xiaoping:0.002008371626
gate:0.00198043685208
asia:0.00196738667743
fanout:0.00194973493637
tradeoff:0.00193446985688
func:0.00190925166863
cmos:0.00185407016115
widths:0.00185407016115
children:0.00181391713793
vdd:0.00179491138825
united:0.0017662936324
mw:0.00175027085576
simultaneous:0.00173669161226
solutions:0.00172848758896
inverted:0.00169118291348
zhigang:0.00166985925125
subtree:0.00164384512668
js:0.00163948889786
planning:0.00163650143026
buffering:0.00162970423745
pseudo:0.0015973996326
routine:0.00158656757064
sensitivities:0.00158100284776
kok:0.00158100284776
curve:0.00157050780513
inverters:0.00154458239159
09:0.00153531278892
south:0.00151580486587
japan:0.00148514055163
minghorng:0.00148107229621
prop7:0.00148107229621
gdp:0.00148107229621
mcm:0.00148107229621
net:0.00146237010129
wires:0.00146049176718
segment:0.0013669045293
driven:0.00134959384393
buf:0.0013473356139
zelikovsky:0.00133891441734
yuantao:0.00133891441734
placement:0.00132612153788
formulation:0.00132226529657
polynomially:0.00128850886961
delays:0.00128541650755
merging:0.00126171870334
routability:0.00125569559723
tam:0.00125569559723
muddu:0.00125569559723
tianming:0.00125569559723
lillis:0.00125569559723
interconnects:0.00125308464779
lakes:0.00123977892998
1996:0.00122825023114
visit:0.00122564083467
1997:0.001220699495
monterey:0.00121916707843
sub:0.0012127604021
augmented:0.00121038907722
considerations:0.00120778268226
zhou:0.00120649005497
minimizing:0.00120070059278
sapatnekar:0.00119660759217
feodor:0.00119660759217
dragan:0.00119660759217
xun:0.00119660759217
scenario:0.00118443002805
subtrees:0.00118214721265
root:0.00117352925867
pan:0.00116984096182
leung:0.00115953646334
routines:0.00115927288457
dian:0.00115074187619
van:0.00113518493227
floorplanning:0.00111323950083
pairing:0.00110379326487
cr:0.00109536882539
descendants:0.00108715711037
sudhakar:0.00108150855495
2000:0.00107909864136
kahng:0.00105400189851
submicron:0.00105400189851
ho:0.00104893845119
tang:0.00102127714818
cheng:0.00101883947635
sorting:0.00101883947635
contributor:0.00100798625811
triple:0.00100237320781
driving:0.000995754643963
he:0.000991600964076
zeng:0.00098830988578
min:0.000976341635932
inverter:0.000970333630075
478:0.000970333630075
9x:0.000953784978337
utilized:0.000952386336086
segments:0.000936588029422
wg:0.000924167077754
ion:0.000924167077754
sorted:0.000917085358516
provably:0.000914375308824
pairs:0.000913846879468
else:0.000912688687305
europe:0.000904867541231
generalization:0.000900319730774
king:0.000886362984801
polynomial:0.000872065000484
diego:0.000859117505737
nets:0.000856820193232
symposium:0.000856066166189
maximized:0.000848758650891
sarkar:0.000844647788314
electronic:0.00084409893703
shrinking:0.000835389765193
node:0.000824490279212
physical:0.000813197026846
jbj:0.000809818052745
manipulation:0.000801428106581
adopt:0.000795985095923
optimization:0.00079456690973
lai:0.000794332257002
analogously:0.000790168764232
liu:0.00078525875165
alone:0.000767656394461
recursively:0.000762698495022
6b:0.000759911414658
geometries:0.000759911414658
straight:0.000754272302518
subject:0.000753786730418
todaes:0.000753643102968
austin:0.000753643102968
ancestors:0.00074162806446
powerg:0.000740536148104
kouji:0.000740536148104
blockages:0.000740536148104
bartoschek:0.000740536148104
esbensen:0.000740536148104
ncmax:0.000740536148104
rautenbach:0.000740536148104
hirendu:0.000740536148104
bot v:0.0235381706436
wire sizing:0.0213490121035
buffer insertion:0.0193988366227
required time:0.0185493178341
s bot:0.0129865769068
signal slew:0.0118836045569
load required:0.0116393019736
top solutions:0.0113632547935
bottom solutions:0.0113632547935
top v:0.0113632547935
c q:0.0111599799522
s top:0.0105527008815
required arrival:0.0103685682091
d lprev:0.00973993268012
wise linear:0.00937336110995
solution sets:0.00905279042395
delay model:0.00781210042037
property 5:0.00779347485399
piece wise:0.0076781492266
s p:0.00752727630492
capacitance of:0.0072367980787
property 7:0.00703513392102
v s:0.0062077259177
at v:0.00594664162609
buffer delay:0.00592489611949
and wire:0.00586261160085
arrival time:0.00572496983305
elmore delay:0.00565120908622
power delay:0.00559228449737
design p:0.00556089544616
and buffer:0.0053857553964
jason cong:0.00527635044076
design automation:0.00524690195543
buffer b:0.00502329696552
physical design:0.00493595307424
of wire:0.00489665924072
solutions routine:0.00486996634006
t v:0.00485940610444
of signal:0.00485216519659
jose california:0.00470096085633
sub optimal:0.00469929328355
sizing and:0.00469008928068
node v:0.00461849474039
aided design:0.00459867807234
load c:0.00452639521197
van ginneken:0.00444367208962
input capacitance:0.00444367208962
power p:0.00439538484483
san jose:0.00433295435193
on physical:0.0043264774156
california united:0.00431317133962
computer aided:0.00422536641091
by property:0.00422346710323
low power:0.00411151782746
increasing order:0.00411151782746
sets s:0.00409899529203
req time:0.00405830528338
sink v:0.00405830528338
time sets:0.00405830528338
rajeev murgai:0.00405830528338
ginneken 17:0.00405830528338
solutions v:0.00401715476141
timing optimization:0.00401715476141
power dissipation:0.00391691301556
timing constraints:0.00389054086124
rc delay:0.00387976732455
minimizing power:0.00387976732455
lei he:0.00387976732455
time q:0.00376747272414
ieee acm:0.00375789734251
proceedings of:0.00371047831061
given timing:0.00370306007468
c f:0.00369736946764
in increasing:0.00368139823543
dynamic power:0.00367249443054
f wong:0.00359019054853
conference on:0.00352682648892
routing tree:0.00351756696051
repeater insertion:0.00349517781086
the capacitance:0.00345257930396
and right:0.00343525990784
l v:0.00336697840692
insertion proceedings:0.00334762896784
on design:0.00334018689273
performance driven:0.00334006065171
data structure:0.00331156752856
on computer:0.00328066353105
slew is:0.00324664422671
basic grid:0.00324664422671
q bot:0.00324664422671
optimal soln:0.00324664422671
power subject:0.00324664422671
p bot:0.00324664422671
power values:0.00324664422671
l max:0.00323313943712
united states:0.00321062635159
acm international:0.00320209458752
t c:0.00319141016306
our algorithms:0.00318472170947
routine for:0.00316232963832
right children:0.00313956060345
the elmore:0.00313956060345
for interconnect:0.00313956060345
sizing for:0.00313956060345
optimal solutions:0.00311989549413
f l:0.00309241401637
property 6:0.00306041202545
q l:0.00302426857443
of buffer:0.00299405331311
to timing:0.00299182545711
the buffer:0.00299051427562
r v:0.00299045936226
sizing buffer:0.00296244805975
top l:0.00296244805975
foreach c:0.00296244805975
block planning:0.00296244805975
slew into:0.00296244805975
wire e:0.00296244805975
tradeoff curve:0.00296244805975
left and:0.00295450375471
run time:0.00290766578118
insertion and:0.00288598149164
the solution:0.00286868616581
a buffer:0.00286330973867
the load:0.00283411511084
pairs c:0.00279614224869
sizing in:0.00279614224869
top r:0.00279614224869
time pairs:0.00279614224869
delay of:0.00276906025439
search tree:0.00273266352802
asia south:0.00271352309479
on asia:0.00269494729288
south pacific:0.00269494729288
pacific design:0.00269494729288
e v:0.0026941219319
solutions in:0.0026941219319
of piece:0.00267810317427
c t:0.00267214951418
q t:0.00267117749146
the driver:0.0026352746986
of property:0.00260403347346
yokohama japan:0.00260403347346
time set:0.0025865115497
on buffer:0.0025865115497
interconnect optimization:0.0025865115497
delay tradeoff:0.0025865115497
international symposium:0.00257685929403
the 2000:0.00256325088193
linear functions:0.0025485606969
automation p:0.0025485606969
design november:0.00252022381202
7 2:0.00248114794982
the tree:0.00245175856587
c max:0.00244832962036
optimization under:0.00244832962036
solution set:0.00244807063473
2000 san:0.00244807063473
algorithm bottom:0.00243498317003
time func:0.00243498317003
func sets:0.00243498317003
xiaoping tang:0.00243498317003
load func:0.00243498317003
sink net:0.00243498317003
incoming signal:0.00243498317003
sizing alone:0.00243498317003
slew on:0.00243498317003
wire from:0.00243498317003
slew algorithm:0.00243498317003
capacitive value:0.00243498317003
pwl min:0.00243498317003
basic rc:0.00243498317003
capacitive values:0.00243498317003
time formulation:0.00243498317003
buf delay:0.00243498317003
js l:0.00243498317003
unbuffered solutions:0.00243498317003
additional pruning:0.00243498317003
max required:0.00243498317003
the algorithm:0.00237057118312
insertion for:0.00234504464034
at node:0.00228958070696
pseudo code:0.00227996779937
time at:0.00226835645122
the piece:0.00226251294555
to given:0.00226251294555
p l:0.00226116093777
programming algorithm:0.00223075281508
sizing proceedings:0.00222183604481
simultaneous wire:0.00222183604481
solutions c:0.00222183604481
output resistance:0.00222183604481
algorithm top:0.00222183604481
3 foreach:0.00222183604481
wire segments:0.00222183604481
these sets:0.00221640477459
v and:0.00219454206192
linear function:0.0021909620886
v is:0.00218546400394
subject to:0.00217495310945
load required time:0.0153594027512
s bot v:0.0119462021398
piece wise linear:0.00995662507899
required arrival time:0.0086048183868
property 5 2:0.00853300152843
of signal slew:0.00853300152843
s top v:0.00767970137559
property 7 2:0.00704030595284
and wire sizing:0.00688299661375
v s top:0.00682640122274
the solution sets:0.00666619107583
and buffer insertion:0.00619469695238
effect of signal:0.0059731010699
proceedings of the:0.00577893865166
the required arrival:0.00547579351887
sub optimal solutions:0.00547579351887
on computer aided:0.00534255070083
increasing order of:0.00527108941251
san jose california:0.0052088851125
v s bot:0.00511980091706
wise linear functions:0.00511980091706
solutions v s:0.00511980091706
solutions routine for:0.00511980091706
computer aided design:0.00510736267744
symposium on physical:0.00502381164759
on physical design:0.00502381164759
california united states:0.00491866485429
ieee acm international:0.00482817002204
wire sizing and:0.00481809762963
f l i:0.00469353730189
in increasing order:0.00447690584162
by property 5:0.00444412738389
acm international conference:0.0043174739002
buffer insertion and:0.00426712503385
sets s bot:0.00426650076422
dynamic power dissipation:0.00426650076422
van ginneken 17:0.00426650076422
given timing constraints:0.00426650076422
required time sets:0.00426650076422
conference on computer:0.00426575273247
left and right:0.00419209032912
sizing and buffer:0.00412979796825
input capacitance of:0.00391128108491
property 6 1:0.00391128108491
of buffer b:0.00391128108491
wise linear function:0.00391128108491
subject to timing:0.00391128108491
d f wong:0.00384041513641
on design automation:0.00383262437364
at node v:0.00376785873569
the capacitance of:0.00370343948657
insertion proceedings of:0.00355593752821
capacitance of the:0.00355593752821
and right children:0.00344149830688
arrival time at:0.00344149830688
subject to given:0.00341320061137
required time pairs:0.00341320061137
bot v and:0.00341320061137
c q 2:0.00341320061137
required time q:0.00341320061137
q at v:0.00341320061137
wire sizing in:0.00341320061137
c q bot:0.00341320061137
top l v:0.00341320061137
p by property:0.00341320061137
to given timing:0.00341320061137
sizing buffer insertion:0.00341320061137
top r v:0.00341320061137
the load required:0.00341320061137
manipulation of piece:0.00341320061137
required time set:0.00341320061137
routine for low:0.00341320061137
power subject to:0.00341320061137
q bot v:0.00341320061137
aided design p:0.00337703795682
the elmore delay:0.00334797196261
physical design p:0.00320034594701
at the root:0.00315880540013
of piece wise:0.00312902486793
wire e v:0.00312902486793
s p by:0.00312902486793
the input capacitance:0.00312902486793
for low power:0.00311314827799
conference on design:0.0031109554996
jose california united:0.00306729116616
v and s:0.00303683158457
the data structure:0.00297929489517
international symposium on:0.00296961650482
on asia south:0.00296553722489
asia south pacific:0.00296553722489
insertion and wire:0.00296275158926
c and q:0.00296275158926
pacific design automation:0.00294703529076
south pacific design:0.00294703529076
conference on asia:0.00294703529076
of the 2000:0.00289460396299
rc delay model:0.00284475002257
design automation p:0.00283089728717
dynamic programming algorithm:0.00281307530156
low power and:0.0027531986455
s p l:0.0027531986455
the piece wise:0.0027531986455
elmore delay model:0.0027531986455
aided design november:0.0027294447586
international conference on:0.00271476190935
q 2 s:0.00267837757009
wire sizing for:0.00267837757009
time pairs c:0.00255990045853
signal slew is:0.00255990045853
time q at:0.00255990045853
required time func:0.00255990045853
on buffer delay:0.00255990045853
bottom solutions and:0.00255990045853
time set s:0.00255990045853
bot v s:0.00255990045853
top solutions v:0.00255990045853
of d lprev:0.00255990045853
bottom solutions routine:0.00255990045853
solution sets s:0.00255990045853
top solutions in:0.00255990045853
top solutions routine:0.00255990045853
by van ginneken:0.00255990045853
signal slew on:0.00255990045853
algorithm top solutions:0.00255990045853
required time formulation:0.00255990045853
wire sizing buffer:0.00255990045853
and s top:0.00255990045853
with buffer insertion:0.00255990045853
pairs c q:0.00255990045853
bottom solutions v:0.00255990045853
l v s:0.00255990045853
the basic rc:0.00255990045853
of wire sizing:0.00255990045853
incoming signal is:0.00255990045853
js l j:0.00255990045853
algorithm bottom solutions:0.00255990045853
solutions and top:0.00255990045853
s t f:0.00255990045853
to overall delay:0.00255990045853
s top l:0.00255990045853
slew on buffer:0.00255990045853
solution c q:0.00255990045853
minimizing power subject:0.00255990045853
solution set at:0.00255990045853
property 7 1:0.00255990045853
inserting a buffer:0.00255990045853
max required time:0.00255990045853
of property 7:0.00255990045853
s top r:0.00255990045853
delay tradeoff curve:0.00255990045853
and top solutions:0.00255990045853
the incoming signal:0.00255990045853
edge e c:0.00255990045853
q l max:0.00255990045853
the search tree:0.00242946526766
t q l:0.00234676865095
to timing constraints:0.00234676865095
sizing proceedings of:0.00234676865095
of inserting a:0.00234676865095
c is maximized:0.00234676865095
for t v:0.00234676865095
timing optimization by:0.00234676865095
simultaneous wire sizing:0.00234676865095
planning for interconnect:0.00234676865095
block planning for:0.00234676865095
under the basic:0.00234676865095
power delay tradeoff:0.00234676865095
05 09 2000:0.0023019553679
the solution set:0.00227540578807
jason cong lei:0.00222206369194
cong lei he:0.00222206369194
buffer insertion proceedings:0.00222206369194
c t v:0.00222206369194
2 s p:0.00213356251693
f r j:0.00213356251693
and right subtrees:0.00213356251693
sizing for performance:0.00213356251693
q we now:0.00206489898413
s t c:0.00206489898413
a piece wise:0.00206489898413
time at the:0.00205986520583
cheng kok koh:0.00200878317757
states jason cong:0.00200878317757
are given as:0.00196469019384
merging of two:0.00196132643405
in the tree:0.00195598497616
performance and power:0.0019202075682
may be eliminated:0.0019202075682
united states jason:0.0019202075682
t v is:0.0019202075682
of edge e:0.0019202075682
taken into account:0.00190016783552
the basic algorithm:0.00189748475352
09 2000 san:0.00188392936785
q 0 q:0.00188392936785
2000 ieee acm:0.00188392936785
2000 san jose:0.00188392936785
for performance and:0.00188392936785
delay of the:0.0018675451483
the 2000 ieee:0.00185146954702
