#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Nov  3 19:16:41 2024
# Process ID: 2351955
# Current directory: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.runs/impl_1/vivado.jou
# Running On: bondi.eecs.uci.edu, OS: Linux, CPU Frequency: 3200.000 MHz, CPU Physical cores: 22, Host memory: 134526 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2127.203 ; gain = 122.984 ; free physical = 27603 ; free virtual = 102452
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/data/ip'.
Command: link_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0.dcp' for cell 'design_1_i/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0.dcp' for cell 'design_1_i/axi_smc_2'
INFO: [Project 1-454] Reading design checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_0/design_1_matmul_plain_0_0.dcp' for cell 'design_1_i/matmul_plain_0'
INFO: [Project 1-454] Reading design checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3151.953 ; gain = 0.000 ; free physical = 26558 ; free virtual = 101407
INFO: [Netlist 29-17] Analyzing 676 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3340.387 ; gain = 27.719 ; free physical = 26389 ; free virtual = 101239
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 36 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3928.266 ; gain = 0.000 ; free physical = 26117 ; free virtual = 100967
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 65 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 3928.266 ; gain = 1729.359 ; free physical = 26116 ; free virtual = 100966
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3928.266 ; gain = 0.000 ; free physical = 26104 ; free virtual = 100954

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1243cc99e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3928.266 ; gain = 0.000 ; free physical = 26094 ; free virtual = 100944

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 43 pins
INFO: [Opt 31-138] Pushed 50 inverter(s) to 2569 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16ded82cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4062.098 ; gain = 0.000 ; free physical = 25827 ; free virtual = 100677
INFO: [Opt 31-389] Phase Retarget created 125 cells and removed 449 cells
INFO: [Opt 31-1021] In phase Retarget, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b2d61398

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4062.098 ; gain = 0.000 ; free physical = 25827 ; free virtual = 100677
INFO: [Opt 31-389] Phase Constant propagation created 37 cells and removed 306 cells
INFO: [Opt 31-1021] In phase Constant propagation, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f1ed87fc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4062.098 ; gain = 0.000 ; free physical = 25826 ; free virtual = 100677
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 867 cells
INFO: [Opt 31-1021] In phase Sweep, 132 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: f1ed87fc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4062.098 ; gain = 0.000 ; free physical = 25826 ; free virtual = 100677
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f366769c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4062.098 ; gain = 0.000 ; free physical = 25826 ; free virtual = 100676
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b8414dae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4062.098 ; gain = 0.000 ; free physical = 25826 ; free virtual = 100676
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             125  |             449  |                                             56  |
|  Constant propagation         |              37  |             306  |                                             56  |
|  Sweep                        |               0  |             867  |                                            132  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             62  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4062.098 ; gain = 0.000 ; free physical = 25826 ; free virtual = 100676
Ending Logic Optimization Task | Checksum: c523d4c8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4062.098 ; gain = 0.000 ; free physical = 25826 ; free virtual = 100676

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 2ce50179

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4734.629 ; gain = 0.000 ; free physical = 25171 ; free virtual = 99997
Ending Power Optimization Task | Checksum: 2ce50179

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4734.629 ; gain = 672.531 ; free physical = 25171 ; free virtual = 99997

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2ce50179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4734.629 ; gain = 0.000 ; free physical = 25171 ; free virtual = 99997

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4734.629 ; gain = 0.000 ; free physical = 25171 ; free virtual = 99997
Ending Netlist Obfuscation Task | Checksum: cd9f14f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4734.629 ; gain = 0.000 ; free physical = 25171 ; free virtual = 99997
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 4734.629 ; gain = 806.363 ; free physical = 25171 ; free virtual = 99997
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 5583.129 ; gain = 848.500 ; free physical = 23325 ; free virtual = 98160
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5607.141 ; gain = 0.000 ; free physical = 23302 ; free virtual = 98154
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0e370ed9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5607.141 ; gain = 0.000 ; free physical = 23302 ; free virtual = 98154
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5607.141 ; gain = 0.000 ; free physical = 23302 ; free virtual = 98154

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 558a839e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5607.141 ; gain = 0.000 ; free physical = 23303 ; free virtual = 98156

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6dea53e2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5607.141 ; gain = 0.000 ; free physical = 24373 ; free virtual = 99233

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6dea53e2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5607.141 ; gain = 0.000 ; free physical = 24372 ; free virtual = 99231
Phase 1 Placer Initialization | Checksum: 6dea53e2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5607.141 ; gain = 0.000 ; free physical = 24369 ; free virtual = 99228

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 9a22c22e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 5607.141 ; gain = 0.000 ; free physical = 24357 ; free virtual = 99217

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 9a22c22e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 5607.141 ; gain = 0.000 ; free physical = 24356 ; free virtual = 99216

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 9a22c22e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 5703.125 ; gain = 95.984 ; free physical = 24203 ; free virtual = 99063

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 153dd839d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 5735.141 ; gain = 128.000 ; free physical = 24202 ; free virtual = 99063

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 153dd839d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 5735.141 ; gain = 128.000 ; free physical = 24202 ; free virtual = 99063
Phase 2.1.1 Partition Driven Placement | Checksum: 153dd839d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 5735.141 ; gain = 128.000 ; free physical = 24202 ; free virtual = 99063
Phase 2.1 Floorplanning | Checksum: a4aba648

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 5735.141 ; gain = 128.000 ; free physical = 24202 ; free virtual = 99063

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a4aba648

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 5735.141 ; gain = 128.000 ; free physical = 24202 ; free virtual = 99063

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a4aba648

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 5735.141 ; gain = 128.000 ; free physical = 24202 ; free virtual = 99063

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 19553d820

Time (s): cpu = 00:01:24 ; elapsed = 00:00:33 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 23827 ; free virtual = 98688

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 415 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 182 nets or LUTs. Breaked 0 LUT, combined 182 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5797.141 ; gain = 0.000 ; free physical = 23467 ; free virtual = 98327
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5797.141 ; gain = 0.000 ; free physical = 23268 ; free virtual = 98128

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            182  |                   182  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            182  |                   183  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 19096e647

Time (s): cpu = 00:01:28 ; elapsed = 00:00:36 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 23006 ; free virtual = 97866
Phase 2.4 Global Placement Core | Checksum: 17021cbc6

Time (s): cpu = 00:01:46 ; elapsed = 00:00:41 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 22653 ; free virtual = 97510
Phase 2 Global Placement | Checksum: 17021cbc6

Time (s): cpu = 00:01:46 ; elapsed = 00:00:42 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 22652 ; free virtual = 97510

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 186a7f150

Time (s): cpu = 00:02:04 ; elapsed = 00:00:47 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 21884 ; free virtual = 96742

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14e6cae2f

Time (s): cpu = 00:02:08 ; elapsed = 00:00:49 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 21861 ; free virtual = 96719

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 10420086b

Time (s): cpu = 00:02:25 ; elapsed = 00:00:54 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 21750 ; free virtual = 96608

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 10924d9b9

Time (s): cpu = 00:02:25 ; elapsed = 00:00:54 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 21746 ; free virtual = 96603

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 17ce6d206

Time (s): cpu = 00:02:27 ; elapsed = 00:00:56 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 21620 ; free virtual = 96478
Phase 3.3.3 Slice Area Swap | Checksum: 17ce6d206

Time (s): cpu = 00:02:27 ; elapsed = 00:00:56 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 21620 ; free virtual = 96478
Phase 3.3 Small Shape DP | Checksum: 1b4e42be6

Time (s): cpu = 00:02:35 ; elapsed = 00:00:59 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 21723 ; free virtual = 96581

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 21f1b7595

Time (s): cpu = 00:02:36 ; elapsed = 00:01:00 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 21781 ; free virtual = 96640

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 239aed424

Time (s): cpu = 00:02:37 ; elapsed = 00:01:00 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 21781 ; free virtual = 96640
Phase 3 Detail Placement | Checksum: 239aed424

Time (s): cpu = 00:02:37 ; elapsed = 00:01:00 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 21781 ; free virtual = 96640

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22e398626

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.591 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a86219be

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 5797.141 ; gain = 0.000 ; free physical = 21819 ; free virtual = 96680
INFO: [Place 46-35] Processed net design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 2213 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 142a69e64

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5797.141 ; gain = 0.000 ; free physical = 21819 ; free virtual = 96680
Phase 4.1.1.1 BUFG Insertion | Checksum: 19f9445dc

Time (s): cpu = 00:03:11 ; elapsed = 00:01:12 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 21819 ; free virtual = 96680

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.591. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16997583a

Time (s): cpu = 00:03:11 ; elapsed = 00:01:12 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 21819 ; free virtual = 96680

Time (s): cpu = 00:03:11 ; elapsed = 00:01:12 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 21819 ; free virtual = 96680
Phase 4.1 Post Commit Optimization | Checksum: 16997583a

Time (s): cpu = 00:03:11 ; elapsed = 00:01:12 . Memory (MB): peak = 5797.141 ; gain = 190.000 ; free physical = 21819 ; free virtual = 96680
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 5820.125 ; gain = 0.000 ; free physical = 24032 ; free virtual = 98893

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18f24ffe2

Time (s): cpu = 00:03:30 ; elapsed = 00:01:20 . Memory (MB): peak = 5820.125 ; gain = 212.984 ; free physical = 24032 ; free virtual = 98893

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18f24ffe2

Time (s): cpu = 00:03:30 ; elapsed = 00:01:20 . Memory (MB): peak = 5820.125 ; gain = 212.984 ; free physical = 24031 ; free virtual = 98893
Phase 4.3 Placer Reporting | Checksum: 18f24ffe2

Time (s): cpu = 00:03:31 ; elapsed = 00:01:21 . Memory (MB): peak = 5820.125 ; gain = 212.984 ; free physical = 24031 ; free virtual = 98893

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5820.125 ; gain = 0.000 ; free physical = 24031 ; free virtual = 98893

Time (s): cpu = 00:03:31 ; elapsed = 00:01:21 . Memory (MB): peak = 5820.125 ; gain = 212.984 ; free physical = 24031 ; free virtual = 98893
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d92c2839

Time (s): cpu = 00:03:31 ; elapsed = 00:01:21 . Memory (MB): peak = 5820.125 ; gain = 212.984 ; free physical = 24031 ; free virtual = 98893
Ending Placer Task | Checksum: 1273517e9

Time (s): cpu = 00:03:31 ; elapsed = 00:01:21 . Memory (MB): peak = 5820.125 ; gain = 212.984 ; free physical = 24031 ; free virtual = 98893
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:35 ; elapsed = 00:01:22 . Memory (MB): peak = 5820.125 ; gain = 228.992 ; free physical = 24031 ; free virtual = 98893
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.41 . Memory (MB): peak = 5820.125 ; gain = 0.000 ; free physical = 24028 ; free virtual = 98890
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.32 . Memory (MB): peak = 5820.125 ; gain = 0.000 ; free physical = 24025 ; free virtual = 98886
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5836.133 ; gain = 8.004 ; free physical = 23994 ; free virtual = 98889
INFO: [Common 17-1381] The checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5844.137 ; gain = 24.012 ; free physical = 24013 ; free virtual = 98886
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 5844.137 ; gain = 0.000 ; free physical = 23981 ; free virtual = 98854
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5844.137 ; gain = 0.000 ; free physical = 23929 ; free virtual = 98836
INFO: [Common 17-1381] The checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 47f66e52 ConstDB: 0 ShapeSum: b9b101ef RouteDB: 258da7a8
Nodegraph reading from file.  Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.71 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23947 ; free virtual = 98831
Post Restoration Checksum: NetGraph: 68b54cee | NumContArr: 43cc9f66 | Constraints: c8250ec0 | Timing: 0
Phase 1 Build RT Design | Checksum: 174a6fb14

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23945 ; free virtual = 98829

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 174a6fb14

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23945 ; free virtual = 98829

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 174a6fb14

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23945 ; free virtual = 98829

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1b29f3cde

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23945 ; free virtual = 98829

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2b41c6c2c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23934 ; free virtual = 98818
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.037  | TNS=0.000  | WHS=-0.056 | THS=-33.906|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24587
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18652
  Number of Partially Routed Nets     = 5935
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2a94f7443

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23888 ; free virtual = 98764

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2a94f7443

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23888 ; free virtual = 98764
Phase 3 Initial Routing | Checksum: 2852e825b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:18 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23884 ; free virtual = 98759

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4135
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.485  | TNS=0.000  | WHS=-0.027 | THS=-0.075 |

Phase 4.1 Global Iteration 0 | Checksum: 281a507e4

Time (s): cpu = 00:01:56 ; elapsed = 00:00:50 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23976 ; free virtual = 98852

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1ef415ffe

Time (s): cpu = 00:01:56 ; elapsed = 00:00:50 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23976 ; free virtual = 98852
Phase 4 Rip-up And Reroute | Checksum: 1ef415ffe

Time (s): cpu = 00:01:56 ; elapsed = 00:00:50 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23976 ; free virtual = 98852

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 248e92146

Time (s): cpu = 00:02:03 ; elapsed = 00:00:53 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23963 ; free virtual = 98838
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.485  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 220a1d88c

Time (s): cpu = 00:02:08 ; elapsed = 00:00:55 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23962 ; free virtual = 98838
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.485  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 220a1d88c

Time (s): cpu = 00:02:08 ; elapsed = 00:00:55 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23962 ; free virtual = 98838

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 220a1d88c

Time (s): cpu = 00:02:08 ; elapsed = 00:00:55 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23962 ; free virtual = 98838
Phase 5 Delay and Skew Optimization | Checksum: 220a1d88c

Time (s): cpu = 00:02:08 ; elapsed = 00:00:55 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23962 ; free virtual = 98838

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2c69f66f9

Time (s): cpu = 00:02:14 ; elapsed = 00:00:57 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23951 ; free virtual = 98815
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.485  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 254d311be

Time (s): cpu = 00:02:14 ; elapsed = 00:00:57 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23952 ; free virtual = 98816
Phase 6 Post Hold Fix | Checksum: 254d311be

Time (s): cpu = 00:02:14 ; elapsed = 00:00:57 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23959 ; free virtual = 98823

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.54507 %
  Global Horizontal Routing Utilization  = 3.04245 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24efc3850

Time (s): cpu = 00:02:15 ; elapsed = 00:00:57 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23951 ; free virtual = 98815

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24efc3850

Time (s): cpu = 00:02:15 ; elapsed = 00:00:57 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23952 ; free virtual = 98816

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24efc3850

Time (s): cpu = 00:02:17 ; elapsed = 00:00:59 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23949 ; free virtual = 98813

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 24efc3850

Time (s): cpu = 00:02:17 ; elapsed = 00:00:59 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23949 ; free virtual = 98813

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.485  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 24efc3850

Time (s): cpu = 00:02:20 ; elapsed = 00:01:00 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23953 ; free virtual = 98817
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 10a875512

Time (s): cpu = 00:02:21 ; elapsed = 00:01:00 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23952 ; free virtual = 98816

Time (s): cpu = 00:02:21 ; elapsed = 00:01:00 . Memory (MB): peak = 5852.141 ; gain = 0.000 ; free physical = 23951 ; free virtual = 98815

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:30 ; elapsed = 00:01:03 . Memory (MB): peak = 5852.141 ; gain = 8.004 ; free physical = 23899 ; free virtual = 98764
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 5908.168 ; gain = 0.000 ; free physical = 25033 ; free virtual = 99892
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5908.168 ; gain = 0.000 ; free physical = 24871 ; free virtual = 99771
INFO: [Common 17-1381] The checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op_1/Matmul_no_op_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5908.168 ; gain = 0.000 ; free physical = 25036 ; free virtual = 99911
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 19:21:29 2024...
