Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Aug  5 14:49:18 2020
| Host         : black-computer running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file diff_out_test_timing_summary_routed.rpt -pb diff_out_test_timing_summary_routed.pb -rpx diff_out_test_timing_summary_routed.rpx -warn_on_violation
| Design       : diff_out_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.904        0.000                      0                   65        0.190        0.000                      0                   65        3.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  CLKFBIN    {0.000 5.000}        10.000          100.000         
  mmcm_clk   {0.000 3.571}        7.143           140.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                       8.751        0.000                       0                     2  
  mmcm_clk          0.904        0.000                      0                   65        0.190        0.000                      0                   65        3.071        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk
  To Clock:  mmcm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 led_sq/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mmcm_clk rise@7.143ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 2.746ns (48.017%)  route 2.973ns (51.984%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 12.892 - 7.143 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.563     6.100    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     6.618 f  led_sq/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.521     7.139    led_sq/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.263 r  led_sq/clk_div/minusOp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.263    led_sq/clk_div/minusOp_carry_i_4__0_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.776 r  led_sq/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.776    led_sq/clk_div/minusOp_carry_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  led_sq/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.893    led_sq/clk_div/minusOp_carry__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  led_sq/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    led_sq/clk_div/minusOp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.127 r  led_sq/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.127    led_sq/clk_div/minusOp_carry__2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  led_sq/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.244    led_sq/clk_div/minusOp_carry__3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.581 f  led_sq/clk_div/minusOp_carry__4/O[1]
                         net (fo=2, routed)           0.786     9.368    led_sq/clk_div/minusOp_carry__4_n_6
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.335     9.703 f  led_sq/clk_div/count_out_sig[26]_i_6/O
                         net (fo=1, routed)           0.644    10.347    led_sq/clk_div/count_out_sig[26]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I4_O)        0.327    10.674 r  led_sq/clk_div/count_out_sig[26]_i_3/O
                         net (fo=1, routed)           0.412    11.085    led_sq/clk_div/count_out_sig[26]_i_3_n_0
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.209 r  led_sq/clk_div/count_out_sig[26]_i_1/O
                         net (fo=10, routed)          0.610    11.819    led_sq/clk_div/en_sig
    SLICE_X31Y42         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  clk (IN)
                         net (fo=0)                   0.000     7.143    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.693    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.776 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.357    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.448 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.444    12.892    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X31Y42         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[11]/C
                         clock pessimism              0.327    13.219    
                         clock uncertainty           -0.067    13.153    
    SLICE_X31Y42         FDSE (Setup_fdse_C_S)       -0.429    12.724    led_sq/clk_div/count_out_sig_reg[11]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 led_sq/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mmcm_clk rise@7.143ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 2.746ns (48.017%)  route 2.973ns (51.984%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 12.892 - 7.143 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.563     6.100    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     6.618 f  led_sq/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.521     7.139    led_sq/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.263 r  led_sq/clk_div/minusOp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.263    led_sq/clk_div/minusOp_carry_i_4__0_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.776 r  led_sq/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.776    led_sq/clk_div/minusOp_carry_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  led_sq/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.893    led_sq/clk_div/minusOp_carry__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  led_sq/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    led_sq/clk_div/minusOp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.127 r  led_sq/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.127    led_sq/clk_div/minusOp_carry__2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  led_sq/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.244    led_sq/clk_div/minusOp_carry__3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.581 f  led_sq/clk_div/minusOp_carry__4/O[1]
                         net (fo=2, routed)           0.786     9.368    led_sq/clk_div/minusOp_carry__4_n_6
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.335     9.703 f  led_sq/clk_div/count_out_sig[26]_i_6/O
                         net (fo=1, routed)           0.644    10.347    led_sq/clk_div/count_out_sig[26]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I4_O)        0.327    10.674 r  led_sq/clk_div/count_out_sig[26]_i_3/O
                         net (fo=1, routed)           0.412    11.085    led_sq/clk_div/count_out_sig[26]_i_3_n_0
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.209 r  led_sq/clk_div/count_out_sig[26]_i_1/O
                         net (fo=10, routed)          0.610    11.819    led_sq/clk_div/en_sig
    SLICE_X31Y42         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  clk (IN)
                         net (fo=0)                   0.000     7.143    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.693    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.776 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.357    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.448 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.444    12.892    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X31Y42         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[12]/C
                         clock pessimism              0.327    13.219    
                         clock uncertainty           -0.067    13.153    
    SLICE_X31Y42         FDSE (Setup_fdse_C_S)       -0.429    12.724    led_sq/clk_div/count_out_sig_reg[12]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 led_sq/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mmcm_clk rise@7.143ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 2.746ns (48.017%)  route 2.973ns (51.984%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 12.892 - 7.143 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.563     6.100    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     6.618 f  led_sq/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.521     7.139    led_sq/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.263 r  led_sq/clk_div/minusOp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.263    led_sq/clk_div/minusOp_carry_i_4__0_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.776 r  led_sq/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.776    led_sq/clk_div/minusOp_carry_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  led_sq/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.893    led_sq/clk_div/minusOp_carry__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  led_sq/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    led_sq/clk_div/minusOp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.127 r  led_sq/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.127    led_sq/clk_div/minusOp_carry__2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  led_sq/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.244    led_sq/clk_div/minusOp_carry__3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.581 f  led_sq/clk_div/minusOp_carry__4/O[1]
                         net (fo=2, routed)           0.786     9.368    led_sq/clk_div/minusOp_carry__4_n_6
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.335     9.703 f  led_sq/clk_div/count_out_sig[26]_i_6/O
                         net (fo=1, routed)           0.644    10.347    led_sq/clk_div/count_out_sig[26]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I4_O)        0.327    10.674 r  led_sq/clk_div/count_out_sig[26]_i_3/O
                         net (fo=1, routed)           0.412    11.085    led_sq/clk_div/count_out_sig[26]_i_3_n_0
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.209 r  led_sq/clk_div/count_out_sig[26]_i_1/O
                         net (fo=10, routed)          0.610    11.819    led_sq/clk_div/en_sig
    SLICE_X31Y42         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  clk (IN)
                         net (fo=0)                   0.000     7.143    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.693    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.776 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.357    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.448 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.444    12.892    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X31Y42         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[7]/C
                         clock pessimism              0.327    13.219    
                         clock uncertainty           -0.067    13.153    
    SLICE_X31Y42         FDSE (Setup_fdse_C_S)       -0.429    12.724    led_sq/clk_div/count_out_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 led_sq/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mmcm_clk rise@7.143ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 2.746ns (48.017%)  route 2.973ns (51.984%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 12.892 - 7.143 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.563     6.100    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     6.618 f  led_sq/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.521     7.139    led_sq/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.263 r  led_sq/clk_div/minusOp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.263    led_sq/clk_div/minusOp_carry_i_4__0_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.776 r  led_sq/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.776    led_sq/clk_div/minusOp_carry_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  led_sq/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.893    led_sq/clk_div/minusOp_carry__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  led_sq/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    led_sq/clk_div/minusOp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.127 r  led_sq/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.127    led_sq/clk_div/minusOp_carry__2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  led_sq/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.244    led_sq/clk_div/minusOp_carry__3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.581 f  led_sq/clk_div/minusOp_carry__4/O[1]
                         net (fo=2, routed)           0.786     9.368    led_sq/clk_div/minusOp_carry__4_n_6
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.335     9.703 f  led_sq/clk_div/count_out_sig[26]_i_6/O
                         net (fo=1, routed)           0.644    10.347    led_sq/clk_div/count_out_sig[26]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I4_O)        0.327    10.674 r  led_sq/clk_div/count_out_sig[26]_i_3/O
                         net (fo=1, routed)           0.412    11.085    led_sq/clk_div/count_out_sig[26]_i_3_n_0
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.209 r  led_sq/clk_div/count_out_sig[26]_i_1/O
                         net (fo=10, routed)          0.610    11.819    led_sq/clk_div/en_sig
    SLICE_X31Y42         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  clk (IN)
                         net (fo=0)                   0.000     7.143    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.693    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.776 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.357    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.448 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.444    12.892    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X31Y42         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[8]/C
                         clock pessimism              0.327    13.219    
                         clock uncertainty           -0.067    13.153    
    SLICE_X31Y42         FDSE (Setup_fdse_C_S)       -0.429    12.724    led_sq/clk_div/count_out_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 led_sq/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mmcm_clk rise@7.143ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.746ns (48.393%)  route 2.928ns (51.607%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 12.893 - 7.143 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.563     6.100    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     6.618 f  led_sq/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.521     7.139    led_sq/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.263 r  led_sq/clk_div/minusOp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.263    led_sq/clk_div/minusOp_carry_i_4__0_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.776 r  led_sq/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.776    led_sq/clk_div/minusOp_carry_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  led_sq/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.893    led_sq/clk_div/minusOp_carry__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  led_sq/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    led_sq/clk_div/minusOp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.127 r  led_sq/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.127    led_sq/clk_div/minusOp_carry__2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  led_sq/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.244    led_sq/clk_div/minusOp_carry__3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.581 f  led_sq/clk_div/minusOp_carry__4/O[1]
                         net (fo=2, routed)           0.786     9.368    led_sq/clk_div/minusOp_carry__4_n_6
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.335     9.703 f  led_sq/clk_div/count_out_sig[26]_i_6/O
                         net (fo=1, routed)           0.644    10.347    led_sq/clk_div/count_out_sig[26]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I4_O)        0.327    10.674 r  led_sq/clk_div/count_out_sig[26]_i_3/O
                         net (fo=1, routed)           0.412    11.085    led_sq/clk_div/count_out_sig[26]_i_3_n_0
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.209 r  led_sq/clk_div/count_out_sig[26]_i_1/O
                         net (fo=10, routed)          0.565    11.775    led_sq/clk_div/en_sig
    SLICE_X31Y45         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  clk (IN)
                         net (fo=0)                   0.000     7.143    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.693    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.776 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.357    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.448 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.445    12.893    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X31Y45         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[26]/C
                         clock pessimism              0.327    13.220    
                         clock uncertainty           -0.067    13.154    
    SLICE_X31Y45         FDSE (Setup_fdse_C_S)       -0.429    12.725    led_sq/clk_div/count_out_sig_reg[26]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 led_sq/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mmcm_clk rise@7.143ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 2.746ns (48.411%)  route 2.926ns (51.589%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 12.893 - 7.143 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.563     6.100    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     6.618 f  led_sq/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.521     7.139    led_sq/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.263 r  led_sq/clk_div/minusOp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.263    led_sq/clk_div/minusOp_carry_i_4__0_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.776 r  led_sq/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.776    led_sq/clk_div/minusOp_carry_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  led_sq/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.893    led_sq/clk_div/minusOp_carry__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  led_sq/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    led_sq/clk_div/minusOp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.127 r  led_sq/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.127    led_sq/clk_div/minusOp_carry__2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  led_sq/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.244    led_sq/clk_div/minusOp_carry__3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.581 f  led_sq/clk_div/minusOp_carry__4/O[1]
                         net (fo=2, routed)           0.786     9.368    led_sq/clk_div/minusOp_carry__4_n_6
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.335     9.703 f  led_sq/clk_div/count_out_sig[26]_i_6/O
                         net (fo=1, routed)           0.644    10.347    led_sq/clk_div/count_out_sig[26]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I4_O)        0.327    10.674 r  led_sq/clk_div/count_out_sig[26]_i_3/O
                         net (fo=1, routed)           0.412    11.085    led_sq/clk_div/count_out_sig[26]_i_3_n_0
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.209 r  led_sq/clk_div/count_out_sig[26]_i_1/O
                         net (fo=10, routed)          0.563    11.772    led_sq/clk_div/en_sig
    SLICE_X31Y44         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  clk (IN)
                         net (fo=0)                   0.000     7.143    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.693    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.776 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.357    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.448 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.445    12.893    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X31Y44         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[18]/C
                         clock pessimism              0.327    13.220    
                         clock uncertainty           -0.067    13.154    
    SLICE_X31Y44         FDSE (Setup_fdse_C_S)       -0.429    12.725    led_sq/clk_div/count_out_sig_reg[18]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 led_sq/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mmcm_clk rise@7.143ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 2.746ns (48.411%)  route 2.926ns (51.589%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 12.893 - 7.143 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.563     6.100    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     6.618 f  led_sq/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.521     7.139    led_sq/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.263 r  led_sq/clk_div/minusOp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.263    led_sq/clk_div/minusOp_carry_i_4__0_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.776 r  led_sq/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.776    led_sq/clk_div/minusOp_carry_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  led_sq/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.893    led_sq/clk_div/minusOp_carry__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  led_sq/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    led_sq/clk_div/minusOp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.127 r  led_sq/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.127    led_sq/clk_div/minusOp_carry__2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  led_sq/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.244    led_sq/clk_div/minusOp_carry__3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.581 f  led_sq/clk_div/minusOp_carry__4/O[1]
                         net (fo=2, routed)           0.786     9.368    led_sq/clk_div/minusOp_carry__4_n_6
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.335     9.703 f  led_sq/clk_div/count_out_sig[26]_i_6/O
                         net (fo=1, routed)           0.644    10.347    led_sq/clk_div/count_out_sig[26]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I4_O)        0.327    10.674 r  led_sq/clk_div/count_out_sig[26]_i_3/O
                         net (fo=1, routed)           0.412    11.085    led_sq/clk_div/count_out_sig[26]_i_3_n_0
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.209 r  led_sq/clk_div/count_out_sig[26]_i_1/O
                         net (fo=10, routed)          0.563    11.772    led_sq/clk_div/en_sig
    SLICE_X31Y44         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  clk (IN)
                         net (fo=0)                   0.000     7.143    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.693    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.776 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.357    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.448 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.445    12.893    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X31Y44         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[21]/C
                         clock pessimism              0.327    13.220    
                         clock uncertainty           -0.067    13.154    
    SLICE_X31Y44         FDSE (Setup_fdse_C_S)       -0.429    12.725    led_sq/clk_div/count_out_sig_reg[21]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 led_sq/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mmcm_clk rise@7.143ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 2.746ns (49.635%)  route 2.786ns (50.365%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 12.893 - 7.143 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.563     6.100    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     6.618 f  led_sq/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.521     7.139    led_sq/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.263 r  led_sq/clk_div/minusOp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.263    led_sq/clk_div/minusOp_carry_i_4__0_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.776 r  led_sq/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.776    led_sq/clk_div/minusOp_carry_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  led_sq/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.893    led_sq/clk_div/minusOp_carry__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  led_sq/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    led_sq/clk_div/minusOp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.127 r  led_sq/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.127    led_sq/clk_div/minusOp_carry__2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  led_sq/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.244    led_sq/clk_div/minusOp_carry__3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.581 f  led_sq/clk_div/minusOp_carry__4/O[1]
                         net (fo=2, routed)           0.786     9.368    led_sq/clk_div/minusOp_carry__4_n_6
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.335     9.703 f  led_sq/clk_div/count_out_sig[26]_i_6/O
                         net (fo=1, routed)           0.644    10.347    led_sq/clk_div/count_out_sig[26]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I4_O)        0.327    10.674 r  led_sq/clk_div/count_out_sig[26]_i_3/O
                         net (fo=1, routed)           0.412    11.085    led_sq/clk_div/count_out_sig[26]_i_3_n_0
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.209 r  led_sq/clk_div/count_out_sig[26]_i_1/O
                         net (fo=10, routed)          0.423    11.633    led_sq/clk_div/en_sig
    SLICE_X31Y43         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  clk (IN)
                         net (fo=0)                   0.000     7.143    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.693    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.776 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.357    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.448 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.445    12.893    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X31Y43         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[10]/C
                         clock pessimism              0.327    13.220    
                         clock uncertainty           -0.067    13.154    
    SLICE_X31Y43         FDSE (Setup_fdse_C_S)       -0.429    12.725    led_sq/clk_div/count_out_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 led_sq/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mmcm_clk rise@7.143ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 2.746ns (49.635%)  route 2.786ns (50.365%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 12.893 - 7.143 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.563     6.100    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     6.618 f  led_sq/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.521     7.139    led_sq/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.263 r  led_sq/clk_div/minusOp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.263    led_sq/clk_div/minusOp_carry_i_4__0_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.776 r  led_sq/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.776    led_sq/clk_div/minusOp_carry_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  led_sq/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.893    led_sq/clk_div/minusOp_carry__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  led_sq/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    led_sq/clk_div/minusOp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.127 r  led_sq/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.127    led_sq/clk_div/minusOp_carry__2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  led_sq/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.244    led_sq/clk_div/minusOp_carry__3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.581 f  led_sq/clk_div/minusOp_carry__4/O[1]
                         net (fo=2, routed)           0.786     9.368    led_sq/clk_div/minusOp_carry__4_n_6
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.335     9.703 f  led_sq/clk_div/count_out_sig[26]_i_6/O
                         net (fo=1, routed)           0.644    10.347    led_sq/clk_div/count_out_sig[26]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I4_O)        0.327    10.674 r  led_sq/clk_div/count_out_sig[26]_i_3/O
                         net (fo=1, routed)           0.412    11.085    led_sq/clk_div/count_out_sig[26]_i_3_n_0
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.209 r  led_sq/clk_div/count_out_sig[26]_i_1/O
                         net (fo=10, routed)          0.423    11.633    led_sq/clk_div/en_sig
    SLICE_X31Y43         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  clk (IN)
                         net (fo=0)                   0.000     7.143    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.693    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.776 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.357    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.448 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.445    12.893    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X31Y43         FDSE                                         r  led_sq/clk_div/count_out_sig_reg[19]/C
                         clock pessimism              0.327    13.220    
                         clock uncertainty           -0.067    13.154    
    SLICE_X31Y43         FDSE (Setup_fdse_C_S)       -0.429    12.725    led_sq/clk_div/count_out_sig_reg[19]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 led_sq/clk_div/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/en_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (mmcm_clk rise@7.143ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 2.746ns (48.862%)  route 2.874ns (51.138%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 12.892 - 7.143 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.563     6.100    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     6.618 f  led_sq/clk_div/count_out_sig_reg[1]/Q
                         net (fo=2, routed)           0.521     7.139    led_sq/clk_div/count_out_sig_reg_n_0_[1]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.263 r  led_sq/clk_div/minusOp_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.263    led_sq/clk_div/minusOp_carry_i_4__0_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.776 r  led_sq/clk_div/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.776    led_sq/clk_div/minusOp_carry_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  led_sq/clk_div/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.893    led_sq/clk_div/minusOp_carry__0_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.010 r  led_sq/clk_div/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.010    led_sq/clk_div/minusOp_carry__1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.127 r  led_sq/clk_div/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.127    led_sq/clk_div/minusOp_carry__2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  led_sq/clk_div/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.244    led_sq/clk_div/minusOp_carry__3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.581 f  led_sq/clk_div/minusOp_carry__4/O[1]
                         net (fo=2, routed)           0.786     9.368    led_sq/clk_div/minusOp_carry__4_n_6
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.335     9.703 f  led_sq/clk_div/count_out_sig[26]_i_6/O
                         net (fo=1, routed)           0.644    10.347    led_sq/clk_div/count_out_sig[26]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I4_O)        0.327    10.674 r  led_sq/clk_div/count_out_sig[26]_i_3/O
                         net (fo=1, routed)           0.412    11.085    led_sq/clk_div/count_out_sig[26]_i_3_n_0
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.209 r  led_sq/clk_div/count_out_sig[26]_i_1/O
                         net (fo=10, routed)          0.511    11.720    led_sq/clk_div/en_sig
    SLICE_X31Y41         FDRE                                         r  led_sq/clk_div/en_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      7.143     7.143 r  
    W5                                                0.000     7.143 r  clk (IN)
                         net (fo=0)                   0.000     7.143    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.531 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.693    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.776 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    11.357    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.448 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          1.444    12.892    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X31Y41         FDRE                                         r  led_sq/clk_div/en_sig_reg/C
                         clock pessimism              0.327    13.219    
                         clock uncertainty           -0.067    13.153    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)       -0.067    13.086    led_sq/clk_div/en_sig_reg
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  1.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 slow_sq/clk_div/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            slow_sq/sq_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.584     1.812    slow_sq/clk_div/mmcm_clk_BUFG
    SLICE_X65Y79         FDRE                                         r  slow_sq/clk_div/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.128     1.940 r  slow_sq/clk_div/en_sig_reg/Q
                         net (fo=1, routed)           0.054     1.995    slow_sq/clk_div/en_sig
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.099     2.094 r  slow_sq/clk_div/sq_sig_i_1/O
                         net (fo=1, routed)           0.000     2.094    slow_sq/clk_div_n_0
    SLICE_X65Y79         FDRE                                         r  slow_sq/sq_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.852     2.358    slow_sq/mmcm_clk_BUFG
    SLICE_X65Y79         FDRE                                         r  slow_sq/sq_sig_reg/C
                         clock pessimism             -0.546     1.812    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.091     1.903    slow_sq/sq_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 led_sq/clk_div/count_out_sig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.435%)  route 0.067ns (18.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.791    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y43         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     1.955 r  led_sq/clk_div/count_out_sig_reg[15]/Q
                         net (fo=2, routed)           0.067     2.022    led_sq/clk_div/count_out_sig_reg_n_0_[15]
    SLICE_X30Y43         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.151 r  led_sq/clk_div/minusOp_carry__2/O[3]
                         net (fo=2, routed)           0.000     2.151    led_sq/clk_div/minusOp_carry__2_n_4
    SLICE_X30Y43         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.832     2.337    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y43         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[16]/C
                         clock pessimism             -0.546     1.791    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.130     1.921    led_sq/clk_div/count_out_sig_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 led_sq/clk_div/count_out_sig_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.435%)  route 0.067ns (18.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.791    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y45         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.955 r  led_sq/clk_div/count_out_sig_reg[23]/Q
                         net (fo=2, routed)           0.067     2.022    led_sq/clk_div/count_out_sig_reg_n_0_[23]
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.151 r  led_sq/clk_div/minusOp_carry__4/O[3]
                         net (fo=2, routed)           0.000     2.151    led_sq/clk_div/minusOp_carry__4_n_4
    SLICE_X30Y45         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.832     2.337    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y45         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[24]/C
                         clock pessimism             -0.546     1.791    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.130     1.921    led_sq/clk_div/count_out_sig_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 led_sq/clk_div/count_out_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.435%)  route 0.067ns (18.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.790    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164     1.954 r  led_sq/clk_div/count_out_sig_reg[3]/Q
                         net (fo=2, routed)           0.067     2.021    led_sq/clk_div/count_out_sig_reg_n_0_[3]
    SLICE_X30Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.150 r  led_sq/clk_div/minusOp_carry/O[3]
                         net (fo=2, routed)           0.000     2.150    led_sq/clk_div/minusOp_carry_n_4
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.831     2.336    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[4]/C
                         clock pessimism             -0.546     1.790    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.130     1.920    led_sq/clk_div/count_out_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 led_sq/clk_div/count_out_sig_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.791    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y43         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     1.955 r  led_sq/clk_div/count_out_sig_reg[13]/Q
                         net (fo=2, routed)           0.067     2.022    led_sq/clk_div/count_out_sig_reg_n_0_[13]
    SLICE_X30Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.151 r  led_sq/clk_div/minusOp_carry__2/O[1]
                         net (fo=2, routed)           0.000     2.151    led_sq/clk_div/minusOp_carry__2_n_6
    SLICE_X30Y43         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.832     2.337    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y43         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[14]/C
                         clock pessimism             -0.546     1.791    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.130     1.921    led_sq/clk_div/count_out_sig_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 led_sq/clk_div/count_out_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.790    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y41         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164     1.954 r  led_sq/clk_div/count_out_sig_reg[5]/Q
                         net (fo=2, routed)           0.067     2.021    led_sq/clk_div/count_out_sig_reg_n_0_[5]
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.150 r  led_sq/clk_div/minusOp_carry__0/O[1]
                         net (fo=2, routed)           0.000     2.150    led_sq/clk_div/minusOp_carry__0_n_6
    SLICE_X30Y41         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.831     2.336    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y41         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[6]/C
                         clock pessimism             -0.546     1.790    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.130     1.920    led_sq/clk_div/count_out_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 led_sq/clk_div/count_out_sig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.313ns (84.847%)  route 0.056ns (15.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.791    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y43         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     1.955 r  led_sq/clk_div/count_out_sig_reg[14]/Q
                         net (fo=2, routed)           0.056     2.011    led_sq/clk_div/count_out_sig_reg_n_0_[14]
    SLICE_X30Y43         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     2.160 r  led_sq/clk_div/minusOp_carry__2/O[2]
                         net (fo=2, routed)           0.000     2.160    led_sq/clk_div/minusOp_carry__2_n_5
    SLICE_X30Y43         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.832     2.337    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y43         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[15]/C
                         clock pessimism             -0.546     1.791    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.130     1.921    led_sq/clk_div/count_out_sig_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 led_sq/clk_div/count_out_sig_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.313ns (84.847%)  route 0.056ns (15.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.791    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y45         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.955 r  led_sq/clk_div/count_out_sig_reg[22]/Q
                         net (fo=2, routed)           0.056     2.011    led_sq/clk_div/count_out_sig_reg_n_0_[22]
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     2.160 r  led_sq/clk_div/minusOp_carry__4/O[2]
                         net (fo=2, routed)           0.000     2.160    led_sq/clk_div/minusOp_carry__4_n_5
    SLICE_X30Y45         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.832     2.337    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y45         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[23]/C
                         clock pessimism             -0.546     1.791    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.130     1.921    led_sq/clk_div/count_out_sig_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 led_sq/clk_div/count_out_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            led_sq/clk_div/count_out_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.313ns (84.847%)  route 0.056ns (15.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.790    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164     1.954 r  led_sq/clk_div/count_out_sig_reg[2]/Q
                         net (fo=2, routed)           0.056     2.010    led_sq/clk_div/count_out_sig_reg_n_0_[2]
    SLICE_X30Y40         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     2.159 r  led_sq/clk_div/minusOp_carry/O[2]
                         net (fo=2, routed)           0.000     2.159    led_sq/clk_div/minusOp_carry_n_5
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.831     2.336    led_sq/clk_div/mmcm_clk_BUFG
    SLICE_X30Y40         FDRE                                         r  led_sq/clk_div/count_out_sig_reg[3]/C
                         clock pessimism             -0.546     1.790    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.130     1.920    led_sq/clk_div/count_out_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 slow_sq/clk_div/count_out_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            slow_sq/clk_div/count_out_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.287ns (83.698%)  route 0.056ns (16.302%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.583     1.811    slow_sq/clk_div/mmcm_clk_BUFG
    SLICE_X63Y77         FDRE                                         r  slow_sq/clk_div/count_out_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.952 r  slow_sq/clk_div/count_out_sig_reg[2]/Q
                         net (fo=2, routed)           0.056     2.008    slow_sq/clk_div/count_out_sig[2]
    SLICE_X63Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.154 r  slow_sq/clk_div/minusOp_carry/O[2]
                         net (fo=2, routed)           0.000     2.154    slow_sq/clk_div/sel0[3]
    SLICE_X63Y77         FDRE                                         r  slow_sq/clk_div/count_out_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=49, routed)          0.850     2.356    slow_sq/clk_div/mmcm_clk_BUFG
    SLICE_X63Y77         FDRE                                         r  slow_sq/clk_div/count_out_sig_reg[3]/C
                         clock pessimism             -0.545     1.811    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.102     1.913    slow_sq/clk_div/count_out_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.143       4.988      BUFGCTRL_X0Y0    mmcm_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         7.143       5.894      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         7.143       6.143      SLICE_X65Y85     fast_sig_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         7.143       6.143      SLICE_X32Y43     led_sq/clk_div/count_out_sig_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         7.143       6.143      SLICE_X31Y42     led_sq/clk_div/count_out_sig_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         7.143       6.143      SLICE_X31Y42     led_sq/clk_div/count_out_sig_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.143       6.143      SLICE_X30Y43     led_sq/clk_div/count_out_sig_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.143       6.143      SLICE_X30Y43     led_sq/clk_div/count_out_sig_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.143       6.143      SLICE_X30Y43     led_sq/clk_div/count_out_sig_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.143       6.143      SLICE_X30Y43     led_sq/clk_div/count_out_sig_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.143       206.217    MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X63Y78     slow_sq/clk_div/count_out_sig_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X63Y77     slow_sq/clk_div/count_out_sig_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X63Y77     slow_sq/clk_div/count_out_sig_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X63Y77     slow_sq/clk_div/count_out_sig_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         3.571       3.071      SLICE_X62Y78     slow_sq/clk_div/count_out_sig_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         3.571       3.071      SLICE_X62Y78     slow_sq/clk_div/count_out_sig_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X63Y78     slow_sq/clk_div/count_out_sig_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         3.571       3.071      SLICE_X62Y78     slow_sq/clk_div/count_out_sig_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X63Y78     slow_sq/clk_div/count_out_sig_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         3.571       3.071      SLICE_X62Y78     slow_sq/clk_div/count_out_sig_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.571       3.071      SLICE_X31Y42     led_sq/clk_div/count_out_sig_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.571       3.071      SLICE_X31Y42     led_sq/clk_div/count_out_sig_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X30Y40     led_sq/clk_div/count_out_sig_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X30Y40     led_sq/clk_div/count_out_sig_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X30Y40     led_sq/clk_div/count_out_sig_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X30Y40     led_sq/clk_div/count_out_sig_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X30Y41     led_sq/clk_div/count_out_sig_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X30Y41     led_sq/clk_div/count_out_sig_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.571       3.071      SLICE_X31Y42     led_sq/clk_div/count_out_sig_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.571       3.071      SLICE_X31Y42     led_sq/clk_div/count_out_sig_reg[8]/C



