#set_property MARK_DEBUG true [get_nets image_processing_2d_design_i/frequency_analyzer_manager_0/inst/clear__0]
set_property MARK_DEBUG true [get_nets image_processing_2d_design_i/frequency_analyzer_manager_0/inst/enable]
set_property MARK_DEBUG true [get_nets image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel1_sample_data]
set_property MARK_DEBUG true [get_nets image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel0_sample_data]
set_property MARK_DEBUG true [get_nets image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel2_sample_data]

set_property MARK_DEBUG true [get_nets image_processing_2d_design_i/frequency_analyzer_manager_0/inst/clear_impl]
set_property MARK_DEBUG true [get_nets image_processing_2d_design_i/image_capture_manager_0_clear_memory]
#connect_debug_port dbg_hub/clk [get_nets u_ila_1_FCLK_CLK0]

set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[13]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[19]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[25]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[20]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[23]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[3]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[2]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[30]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[22]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[29]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[24]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[31]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[5]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[16]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[10]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[15]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[0]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[1]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[28]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[4]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[8]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[18]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[21]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[27]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[17]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[7]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[14]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[26]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[12]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[9]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[6]}]
set_property MARK_DEBUG true [get_nets {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[11]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list image_processing_2d_design_i/clock_divider_1/inst/output_clock]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {image_processing_2d_design_i/axi_quad_spi_0_ss_o[0]} {image_processing_2d_design_i/axi_quad_spi_0_ss_o[1]}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list image_processing_2d_design_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[0]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[1]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[2]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[3]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[4]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[5]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[6]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[7]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[8]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[9]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[10]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[11]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[12]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[13]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[14]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[15]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[16]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[17]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[18]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[19]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[20]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[21]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[22]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[23]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[24]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[25]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[26]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[27]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[28]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[29]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[30]} {image_processing_2d_design_i/frequency_analyzer_manager_0/inst/p_5_in[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list image_processing_2d_design_i/axi_quad_spi_0_io0_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list image_processing_2d_design_i/clock_divider_1_output_clock]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list image_processing_2d_design_i/LINESCANNER_MISO_1]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 8 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[0]} {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[1]} {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[2]} {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[3]} {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[4]} {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[5]} {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[6]} {image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list image_processing_2d_design_i/frequency_analyzer_manager_0/inst/clear_impl]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list image_processing_2d_design_i/frequency_analyzer_manager_0/inst/enable]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list image_processing_2d_design_i/image_capture_manager_0_clear_memory]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel0_sample_data]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel1_sample_data]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel2_sample_data]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
#connect_debug_port dbg_hub/clk [get_nets u_ila_1_FCLK_CLK0]
