****************************************
Report : qor
Design : top
Version: U-2022.12-SP6
Date   : Wed May 28 19:56:56 2025
****************************************


Scenario           'scenarioFF'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              8.49
Critical Path Slack:              -7.36
Critical Path Clk Period:         10.00
Total Negative Slack:          -1942.58
No. of Violating Paths:             547
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.48
Critical Path Slack:               8.22
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     54
Critical Path Length:              6.40
Critical Path Slack:               3.23
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                   1783
Buf/Inv Cell Count:                  10
Buf Cell Count:                       0
Inv Cell Count:                      10
Combinational Cell Count:          1183
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              600
   Integrated Clock-Gating Cell Count:                     5
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       595
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             3424.00
Noncombinational Area:          6784.80
Buf/Inv Area:                     12.00
Total Buffer Area:                 0.00
Total Inverter Area:              12.00
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   18604.66
Net YLength:                   17757.75
----------------------------------------
Cell Area (netlist):                          10208.80
Cell Area (netlist and physical only):        10208.80
Net Length:                    36362.40


Design Rules
----------------------------------------
Total Number of Nets:              1833
Nets with Violations:                 6
Max Trans Violations:                 6
Max Cap Violations:                   6
----------------------------------------

1
