// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) Telechips Inc.
 */

#ifndef TCC_IPC_TYPE_DEF_H
#define TCC_IPC_TYPE_DEF_H

#define LOG_TAG    ("TCC_IPC")

#define IPC_RXBUFFER_SIZE	(524288U) //(512U * 1024U)
#define IPC_TXBUFFER_SIZE	(512U)
#define IPC_MAX_WRITE_SIZE	(4096U)

#define Hw37		(1LL << 37)
#define Hw36		(1LL << 36)
#define Hw35		(1LL << 35)
#define Hw34		(1LL << 34)
#define Hw33		(1LL << 33)
#define Hw32		(1LL << 32)
#define Hw31		(0x80000000U)
#define Hw30		(0x40000000U)
#define Hw29		(0x20000000U)
#define Hw28		(0x10000000U)
#define Hw27		(0x08000000U)
#define Hw26		(0x04000000U)
#define Hw25		(0x02000000U)
#define Hw24		(0x01000000U)
#define Hw23		(0x00800000U)
#define Hw22		(0x00400000U)
#define Hw21		(0x00200000U)
#define Hw20		(0x00100000U)
#define Hw19		(0x00080000U)
#define Hw18		(0x00040000U)
#define Hw17		(0x00020000U)
#define Hw16		(0x00010000U)
#define Hw15		(0x00008000U)
#define Hw14		(0x00004000U)
#define Hw13		(0x00002000U)
#define Hw12		(0x00001000U)
#define Hw11		(0x00000800U)
#define Hw10		(0x00000400U)
#define Hw9			(0x00000200U)
#define Hw8			(0x00000100U)
#define Hw7			(0x00000080U)
#define Hw6			(0x00000040U)
#define Hw5			(0x00000020U)
#define Hw4			(0x00000010U)
#define Hw3			(0x00000008U)
#define Hw2			(0x00000004U)
#define Hw1			(0x00000002U)
#define Hw0			(0x00000001U)
#define HwZERO		(0x00000000U)


typedef	char IPC_CHAR;
typedef	unsigned char IPC_UCHAR;
typedef	unsigned int IPC_UINT32;
typedef	int IPC_INT32;
typedef	unsigned long long IPC_UINT64;
typedef	unsigned long IPC_ULONG;
typedef	long IPC_LONG;

#ifndef	BITSET
#define BITSET(X, MASK)	\
	((X) |= (IPC_UINT32)(MASK))
#endif

#ifndef	BITSCLR
#define BITSCLR(X, SMASK, CMASK) \
	((X) = ((((IPC_UINT32)(X)) | ((IPC_UINT32)(SMASK))) & \
		~((IPC_UINT32)(CMASK))))
#endif

#ifndef	BITCSET
#define BITCSET(X, CMASK, SMASK) \
	((X) = ((((IPC_UINT32)(X)) & ~((IPC_UINT32)(CMASK))) | \
		((IPC_UINT32)(SMASK))))
#endif

#ifndef	BITCLR
#define	BITCLR(X, MASK)	\
	((X) &= ~((IPC_UINT32)(MASK)))
#endif

#define IPC_SUCCESS					(0)
#define IPC_ERR_COMMON				(-1)
#define IPC_ERR_BUSY				(-2)
#define IPC_ERR_NOTREADY			(-3)
#define IPC_ERR_TIMEOUT				(-4)
#define IPC_ERR_WRITE				(-5)
#define IPC_ERR_READ				(-6)
#define IPC_ERR_BUFFER				(-7)
#define IPC_ERR_ARGUMENT			(-8)
#define IPC_ERR_RECEIVER_NOT_SET	(-9)
#define IPC_ERR_RECEIVER_DOWN		(-10)

typedef enum {
	CTL_CMD = 0x0000U,
	WRITE_CMD,
	MAX_CMD_TYPE,
} IpcCmdType;

typedef enum {
	/* control command */
	IPC_OPEN = 0x0001U,
	IPC_CLOSE,
	IPC_SEND_PING,
	IPC_WRITE,
	IPC_ACK,
	MAC_CMD_ID,
} IpcCmdID;

typedef enum {
	IPC_NULL = 0U,
	IPC_INIT,
	IPC_READY,
	IPC_MAX_STATUS,
} IpcStatus;

typedef enum {
	IPC_BUF_NULL = 0U,
	IPC_BUF_READY,
	IPC_BUF_BUSY,
	IPC_BUF_MAX_STATUS,
} IpcBufferStatus;

typedef void (*ipc_receive_queue_t)
				(void *device_info,
				struct tcc_mbox_data  *pMsg);

struct IPC_RINGBUF {
	IPC_UINT32	_Head; //read position
	IPC_UINT32	_Tail; //write position
	IPC_UINT32	_MaxBufferSize;
	IPC_UCHAR	*_pBuffer;
};

struct ipc_wait_queue {
	wait_queue_head_t _cmdQueue;
	IPC_UINT32 _seqID;
	IPC_UINT32 _condition;
};

struct ipc_read_queue {
	wait_queue_head_t _cmdQueue;
	IPC_UINT32 _condition;
};

struct IpcBufferInfo {
	IPC_UCHAR *startAddr;
	IPC_UINT32 bufferSize;
	IpcBufferStatus	status;
};

struct ipc_receive_list {
	struct ipc_device *ipc_dev;
	struct tcc_mbox_data data;
	struct list_head	queue;
};

struct ipc_receiveQueue {
	struct kthread_worker  kworker;
	struct task_struct     *kworker_task;
	struct kthread_work    pump_messages;
	spinlock_t             rx_queue_lock;
	struct list_head       rx_queue;

	ipc_receive_queue_t  handler;
	void                   *handler_pdata;
};

struct IpcHandler {
	IpcStatus		ipcStatus;

	struct IpcBufferInfo	readBuffer;

	struct IPC_RINGBUF  readRingBuffer;

	IPC_UINT32	vTime;
	IPC_UINT32	vMin;

	tcc_ipc_ctl_param	setParam;

	struct ipc_receiveQueue receiveQueue[MAX_CMD_TYPE];
	struct ipc_wait_queue ipcWaitQueue[MAX_CMD_TYPE];
	struct ipc_read_queue ipcReadQueue;

	IPC_UINT32 seqID;
	IPC_UINT32 openSeqID;
	IPC_UINT64 requestConnectTime;
	IPC_UCHAR *tempWbuf;

	spinlock_t spinLock; /* commont spinlock */
	struct mutex rMutex; /* read mutex*/
	struct mutex wMutex; /* write mutex */
	struct mutex mboxMutex; /* mbox mutex */
	struct mutex rbufMutex; /* read buffer mutex */
};

struct ipc_device {
	struct platform_device	*pdev;
	struct device *dev;
	struct cdev cdev;
	struct class *class;
	dev_t devnum;

	const IPC_CHAR *name;
	const IPC_CHAR *mbox_name;
	struct mbox_chan *mbox_ch;
	struct IpcHandler ipc_handler;
	IPC_INT32 ipc_available;
	IPC_INT32       debug_level;
};

extern IPC_INT32 ipc_verbose_mode;

#define eprintk(dev, msg, ...)	\
	((void)dev_err(dev, \
		"[ERROR][%s]%s: " pr_fmt(msg), \
		(const IPC_CHAR *)LOG_TAG, \
		__func__, \
		##__VA_ARGS__))

#define wprintk(dev, msg, ...)	\
	((void)dev_warn(dev, \
		"[WARN][%s]%s: " pr_fmt(msg), \
		(const IPC_CHAR *)LOG_TAG, \
		__func__, \
		##__VA_ARGS__))

#define iprintk(dev, msg, ...)	\
	((void)dev_info(dev, \
		"[INFO][%s]%s: " pr_fmt(msg), \
		(const IPC_CHAR *)LOG_TAG, \
		__func__, \
		##__VA_ARGS__))

#define dprintk(dev, msg, ...)	\
	{ if (ipc_verbose_mode == (IPC_INT32)1) \
		{ (void)dev_info(dev, \
			"[INFO][%s]%s: " pr_fmt(msg), \
			(const IPC_CHAR *)LOG_TAG, \
			__func__, \
			##__VA_ARGS__); } }

#define d1printk(ipc_dev, dev, msg, ...) \
	{ if (ipc_dev->debug_level > (IPC_INT32)0) \
		{ (void)dev_info(dev, \
			"[DEBUG][%s]%s: " pr_fmt(msg), \
			(const IPC_CHAR *)LOG_TAG, \
			__func__, \
			##__VA_ARGS__); } }

#define d2printk(ipc_dev, dev, msg, ...) \
	{ if (ipc_dev->debug_level > (IPC_INT32)1) \
		{ (void)dev_info(dev, \
			"[DEBUG][%s]%s: " pr_fmt(msg), \
			(const IPC_CHAR *)LOG_TAG,	\
			__func__, \
			##__VA_ARGS__); } }

#endif /* __TCC_IPC_TYPE_DEF_H__ */

