$date
	Sat Mar 09 20:30:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_21_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ s $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#10
0!
0$
0#
0"
#20
1#
#30
1$
0#
0!
1"
#40
1!
1#
#50
