{
    "line_num": [
        [
            89,
            95
        ],
        [
            72,
            84
        ]
    ],
    "blocks": [
        "always @( posedge reset, posedge clk ) begin\n\tif (reset) begin\n\t\tdaddress_r <= 'd0;\n\tend else if ( !i_mem_stall ) begin\n        daddress_r              <= i_daddress;\n\tend\nend",
        "always @( posedge reset, posedge clk ) begin\n\tif (reset) begin\n\t\tmem_read_data_r <= 'd0;          \n\t\tmem_read_data_valid_r <= 'd0;    \n\t\tmem_load_rd_r <= 'd0;            \n\tend else begin\n\t\tif ( !i_mem_stall ) begin                                                                                                             \n\t\t\tmem_read_data_r         <= i_mem_read_data;\n\t\t\tmem_read_data_valid_r   <= i_mem_read_data_valid;\n\t\t\tmem_load_rd_r           <= i_mem_load_rd;\n\t\tend\n\tend\nend"
    ]
}