// Seed: 1898697530
module module_0 ();
  assign id_0 = 1;
  always @(1) id_0 <= id_0;
  supply0 id_1;
  logic id_2 = id_2, id_3;
  assign id_1[1/1] = 1;
  logic id_4 = ~&0;
endmodule
