$date
	Sun Oct 23 01:51:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#160911
b11001 !
1"
#160914
b11001 &
b11001 %
1$
#160915
0"
#160918
b1001100 &
b1001100 %
#160922
b100110 &
b100110 %
#160926
b10011 &
b10011 %
#160930
b111010 &
b111010 %
#160934
b11101 &
b11101 %
#160938
b1011000 &
b1011000 %
#160942
b101100 &
b101100 %
#160946
b10110 &
b10110 %
#160950
b1011 &
b1011 %
#160954
b100010 &
b100010 %
#160958
b10001 &
b10001 %
#160962
b110100 &
b110100 %
#160966
b11010 &
b11010 %
#160970
b1101 &
b1101 %
#160974
b101000 &
b101000 %
#160978
b10100 &
b10100 %
#160982
b1010 &
b1010 %
#160986
b101 &
b101 %
#160990
b10000 &
b10000 %
#160994
b1000 &
b1000 %
#160998
b100 &
b100 %
#161002
b10 &
b10 %
#161006
b1 &
1#
b1 %
#161010
b0 &
b0 %
0#
0$
#1184348
b1111 !
1"
#1184350
b1111 &
b1111 %
1$
#1184351
0"
#1184354
b101110 &
b101110 %
#1184358
b10111 &
b10111 %
#1184362
b1000110 &
b1000110 %
#1184366
b100011 &
b100011 %
#1184370
b1101010 &
b1101010 %
#1184374
b110101 &
b110101 %
#1184378
b10100000 &
b10100000 %
#1184382
b1010000 &
b1010000 %
#1184386
b101000 &
b101000 %
#1184390
b10100 &
b10100 %
#1184394
b1010 &
b1010 %
#1184398
b101 &
b101 %
#1184402
b10000 &
b10000 %
#1184406
b1000 &
b1000 %
#1184410
b100 &
b100 %
#1184414
b10 &
b10 %
#1184418
b1 &
b1 %
1#
#1184422
b0 &
0#
b0 %
0$
#2118902
b11000 &
b11000 %
1$
b11000 !
1"
#2118903
0"
#2118906
b1100 &
b1100 %
#2118910
b110 &
b110 %
#2118914
b11 &
b11 %
#2118918
b1010 &
b1010 %
#2118922
b101 &
b101 %
#2118926
b10000 &
b10000 %
#2118930
b1000 &
b1000 %
#2118934
b100 &
b100 %
#2118938
b10 &
b10 %
#2118942
b1 &
1#
b1 %
#2118946
b0 &
b0 %
0#
0$
#4500012
