{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 22:52:25 2011 " "Info: Processing started: Wed Nov 02 22:52:25 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mouse_display -c mouse_display --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mouse_display -c mouse_display --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[0\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[0\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[2\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[2\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[3\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[3\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[5\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[5\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[6\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[6\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[1\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[1\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[2\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[2\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[3\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[3\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "display_mouse:inst\|mouse:m\|current_state.done " "Info: Detected ripple clock \"display_mouse:inst\|mouse:m\|current_state.done\" as buffer" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_mouse:inst\|mouse:m\|current_state.done" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.request register display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.start 244.74 MHz 4.086 ns Internal " "Info: Clock \"clk\" has Internal fmax of 244.74 MHz between source register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.request\" and destination register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.start\" (period= 4.086 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.872 ns + Longest register register " "Info: + Longest register to register delay is 3.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.request 1 REG LCFF_X46_Y19_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y19_N1; Fanout = 18; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.request'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.request } "NODE_NAME" } } { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.438 ns) 0.966 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|Selector26~450 2 COMB LCCOMB_X46_Y19_N28 1 " "Info: 2: + IC(0.528 ns) + CELL(0.438 ns) = 0.966 ns; Loc. = LCCOMB_X46_Y19_N28; Fanout = 1; COMB Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|Selector26~450'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.request display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~450 } "NODE_NAME" } } { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.410 ns) 2.042 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|Selector26~454 3 COMB LCCOMB_X45_Y19_N4 2 " "Info: 3: + IC(0.666 ns) + CELL(0.410 ns) = 2.042 ns; Loc. = LCCOMB_X45_Y19_N4; Fanout = 2; COMB Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|Selector26~454'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~450 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~454 } "NODE_NAME" } } { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.242 ns) 2.966 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|Selector26~456 4 COMB LCCOMB_X43_Y19_N6 2 " "Info: 4: + IC(0.682 ns) + CELL(0.242 ns) = 2.966 ns; Loc. = LCCOMB_X43_Y19_N6; Fanout = 2; COMB Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|Selector26~456'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~454 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~456 } "NODE_NAME" } } { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.150 ns) 3.788 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|Selector24~65 5 COMB LCCOMB_X43_Y19_N8 1 " "Info: 5: + IC(0.672 ns) + CELL(0.150 ns) = 3.788 ns; Loc. = LCCOMB_X43_Y19_N8; Fanout = 1; COMB Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|Selector24~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~456 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector24~65 } "NODE_NAME" } } { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.872 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.start 6 REG LCFF_X43_Y19_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.872 ns; Loc. = LCFF_X43_Y19_N9; Fanout = 6; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.start'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector24~65 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.start } "NODE_NAME" } } { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 34.19 % ) " "Info: Total cell delay = 1.324 ns ( 34.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.548 ns ( 65.81 % ) " "Info: Total interconnect delay = 2.548 ns ( 65.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.872 ns" { display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.request display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~450 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~454 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~456 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector24~65 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.start } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.872 ns" { display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.request {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~450 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~454 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~456 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector24~65 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.start {} } { 0.000ns 0.528ns 0.666ns 0.682ns 0.672ns 0.000ns } { 0.000ns 0.438ns 0.410ns 0.242ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.start 3 REG LCFF_X43_Y19_N9 6 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X43_Y19_N9; Fanout = 6; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.start'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.start } "NODE_NAME" } } { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.start } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.start {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.684 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.request 3 REG LCFF_X46_Y19_N1 18 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X46_Y19_N1; Fanout = 18; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.request'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.request } "NODE_NAME" } } { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.request } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.request {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.start } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.start {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.request } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.request {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.872 ns" { display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.request display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~450 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~454 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~456 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector24~65 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.start } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.872 ns" { display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.request {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~450 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~454 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector26~456 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|Selector24~65 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.start {} } { 0.000ns 0.528ns 0.666ns 0.682ns 0.672ns 0.000ns } { 0.000ns 0.438ns 0.410ns 0.242ns 0.150ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.start } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.start {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.request } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_tran:tran|current_state.request {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 57 " "Warning: Circuit may not operate. Detected 57 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "display_mouse:inst\|mouse:m\|current_x\[8\] display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] clk 2.754 ns " "Info: Found hold time violation between source  pin or register \"display_mouse:inst\|mouse:m\|current_x\[8\]\" and destination pin or register \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]\" for clock \"clk\" (Hold time is 2.754 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.590 ns + Largest " "Info: + Largest clock skew is 3.590 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.273 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.787 ns) 3.226 ns display_mouse:inst\|mouse:m\|current_state.done 2 REG LCFF_X44_Y18_N25 2 " "Info: 2: + IC(1.440 ns) + CELL(0.787 ns) = 3.226 ns; Loc. = LCFF_X44_Y18_N25; Fanout = 2; REG Node = 'display_mouse:inst\|mouse:m\|current_state.done'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.227 ns" { clk display_mouse:inst|mouse:m|current_state.done } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.000 ns) 4.791 ns display_mouse:inst\|mouse:m\|current_state.done~clkctrl 3 COMB CLKCTRL_G6 15 " "Info: 3: + IC(1.565 ns) + CELL(0.000 ns) = 4.791 ns; Loc. = CLKCTRL_G6; Fanout = 15; COMB Node = 'display_mouse:inst\|mouse:m\|current_state.done~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.150 ns) 6.273 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 4 REG LCCOMB_X42_Y19_N30 4 " "Info: 4: + IC(1.332 ns) + CELL(0.150 ns) = 6.273 ns; Loc. = LCCOMB_X42_Y19_N30; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 30.86 % ) " "Info: Total cell delay = 1.936 ns ( 30.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.337 ns ( 69.14 % ) " "Info: Total interconnect delay = 4.337 ns ( 69.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.440ns 1.565ns 1.332ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.683 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns display_mouse:inst\|mouse:m\|current_x\[8\] 3 REG LCFF_X42_Y19_N25 2 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X42_Y19_N25; Fanout = 2; REG Node = 'display_mouse:inst\|mouse:m\|current_x\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk~clkctrl display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[8] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.440ns 1.565ns 1.332ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[8] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.586 ns - Shortest register register " "Info: - Shortest register to register delay is 0.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_mouse:inst\|mouse:m\|current_x\[8\] 1 REG LCFF_X42_Y19_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y19_N25; Fanout = 2; REG Node = 'display_mouse:inst\|mouse:m\|current_x\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.275 ns) 0.586 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 2 REG LCCOMB_X42_Y19_N30 4 " "Info: 2: + IC(0.311 ns) + CELL(0.275 ns) = 0.586 ns; Loc. = LCCOMB_X42_Y19_N30; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { display_mouse:inst|mouse:m|current_x[8] display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.275 ns ( 46.93 % ) " "Info: Total cell delay = 0.275 ns ( 46.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 53.07 % ) " "Info: Total interconnect delay = 0.311 ns ( 53.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { display_mouse:inst|mouse:m|current_x[8] display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.586 ns" { display_mouse:inst|mouse:m|current_x[8] {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.311ns } { 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.440ns 1.565ns 1.332ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[8] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { display_mouse:inst|mouse:m|current_x[8] display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.586 ns" { display_mouse:inst|mouse:m|current_x[8] {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.311ns } { 0.000ns 0.275ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\] ps2c clk 4.580 ns register " "Info: tsu for register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\]\" (data pin = \"ps2c\", clock pin = \"clk\") is 4.580 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.300 ns + Longest pin register " "Info: + Longest pin to register delay is 7.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2c 1 PIN PIN_D26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D26; Fanout = 1; PIN Node = 'ps2c'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2c } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 56 408 584 72 "ps2c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns ps2c~0 2 COMB IOC_X65_Y31_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = IOC_X65_Y31_N0; Fanout = 1; COMB Node = 'ps2c~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ps2c ps2c~0 } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 56 408 584 72 "ps2c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.062 ns) + CELL(0.366 ns) 7.300 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\] 3 REG LCFF_X43_Y19_N19 3 " "Info: 3: + IC(6.062 ns) + CELL(0.366 ns) = 7.300 ns; Loc. = LCFF_X43_Y19_N19; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.428 ns" { ps2c~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 16.96 % ) " "Info: Total cell delay = 1.238 ns ( 16.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.062 ns ( 83.04 % ) " "Info: Total interconnect delay = 6.062 ns ( 83.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { ps2c ps2c~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { ps2c {} ps2c~0 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 6.062ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\] 3 REG LCFF_X43_Y19_N19 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X43_Y19_N19; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { ps2c ps2c~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { ps2c {} ps2c~0 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 6.062ns } { 0.000ns 0.872ns 0.366ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk display\[9\] display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\] 12.539 ns register " "Info: tco from clock \"clk\" to destination pin \"display\[9\]\" through register \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\]\" is 12.539 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.359 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.787 ns) 3.226 ns display_mouse:inst\|mouse:m\|current_state.done 2 REG LCFF_X44_Y18_N25 2 " "Info: 2: + IC(1.440 ns) + CELL(0.787 ns) = 3.226 ns; Loc. = LCFF_X44_Y18_N25; Fanout = 2; REG Node = 'display_mouse:inst\|mouse:m\|current_state.done'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.227 ns" { clk display_mouse:inst|mouse:m|current_state.done } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.000 ns) 4.791 ns display_mouse:inst\|mouse:m\|current_state.done~clkctrl 3 COMB CLKCTRL_G6 15 " "Info: 3: + IC(1.565 ns) + CELL(0.000 ns) = 4.791 ns; Loc. = CLKCTRL_G6; Fanout = 15; COMB Node = 'display_mouse:inst\|mouse:m\|current_state.done~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.150 ns) 6.359 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\] 4 REG LCCOMB_X44_Y18_N0 1 " "Info: 4: + IC(1.418 ns) + CELL(0.150 ns) = 6.359 ns; Loc. = LCCOMB_X44_Y18_N0; Fanout = 1; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d1|segment_data[4] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 30.45 % ) " "Info: Total cell delay = 1.936 ns ( 30.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.423 ns ( 69.55 % ) " "Info: Total interconnect delay = 4.423 ns ( 69.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d1|segment_data[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.359 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d1|segment_data[4] {} } { 0.000ns 0.000ns 1.440ns 1.565ns 1.418ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.180 ns + Longest register pin " "Info: + Longest register to pin delay is 6.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\] 1 REG LCCOMB_X44_Y18_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X44_Y18_N0; Fanout = 1; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d1|segment_data[4] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.558 ns) + CELL(2.622 ns) 6.180 ns display\[9\] 2 PIN PIN_W21 0 " "Info: 2: + IC(3.558 ns) + CELL(2.622 ns) = 6.180 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'display\[9\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d1|segment_data[4] display[9] } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 42.43 % ) " "Info: Total cell delay = 2.622 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.558 ns ( 57.57 % ) " "Info: Total interconnect delay = 3.558 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d1|segment_data[4] display[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d1|segment_data[4] {} display[9] {} } { 0.000ns 3.558ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d1|segment_data[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.359 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d1|segment_data[4] {} } { 0.000ns 0.000ns 1.440ns 1.565ns 1.418ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d1|segment_data[4] display[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d1|segment_data[4] {} display[9] {} } { 0.000ns 3.558ns } { 0.000ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\] ps2d clk -3.812 ns register " "Info: th for register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]\" (data pin = \"ps2d\", clock pin = \"clk\") is -3.812 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.684 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\] 3 REG LCFF_X43_Y18_N29 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X43_Y18_N29; Fanout = 1; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.762 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2d 1 PIN PIN_C24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C24; Fanout = 1; PIN Node = 'ps2d'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2d } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 40 408 584 56 "ps2d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns ps2d~0 2 COMB IOC_X65_Y32_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = IOC_X65_Y32_N3; Fanout = 1; COMB Node = 'ps2d~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { ps2d ps2d~0 } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 40 408 584 56 "ps2d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.647 ns) + CELL(0.149 ns) 6.678 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]~feeder 3 COMB LCCOMB_X43_Y18_N28 1 " "Info: 3: + IC(5.647 ns) + CELL(0.149 ns) = 6.678 ns; Loc. = LCCOMB_X43_Y18_N28; Fanout = 1; COMB Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]~feeder'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.796 ns" { ps2d~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.762 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\] 4 REG LCFF_X43_Y18_N29 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.762 ns; Loc. = LCFF_X43_Y18_N29; Fanout = 1; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 16.49 % ) " "Info: Total cell delay = 1.115 ns ( 16.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.647 ns ( 83.51 % ) " "Info: Total interconnect delay = 5.647 ns ( 83.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { ps2d ps2d~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { ps2d {} ps2d~0 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 5.647ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { ps2d ps2d~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { ps2d {} ps2d~0 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 5.647ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 22:52:25 2011 " "Info: Processing ended: Wed Nov 02 22:52:25 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
