<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
Synthesis options:
The -a option is MachXO3L.
The -s option is 6.
The -t option is CABGA256.
The -d option is LCMXO3L-4300C.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO3L

### Device  : LCMXO3L-4300C

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog (searchpath added)
-p C:/lscc/diamond/3.12/ispfpga/xo3c00a/data (searchpath added)
-p C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/xo3l/ngo (searchpath added)
-p C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/xo3l_verilog (searchpath added)
-p C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog (searchpath added)
Verilog design file = C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/compiler_directives.v
Verilog design file = C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/colorbar_gen.v
Verilog design file = C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/top.v
Verilog design file = C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/xo3l/oddrx4.v
Verilog design file = C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/xo3l/ipexpress/pll_pix2byte_RGB888_2lane.v
Verilog design file = C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v
Verilog design file = C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/io_controller_tx.v
Verilog design file = C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/dphy_tx_inst.v
Verilog design file = C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/dcs_rom.v
Verilog design file = C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/dcs_encoder.v
Verilog design file = C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/byte_packetizer.v
Verilog design file = C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/crc16_2lane_bb.v
Verilog design file = C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/parallel2byte_bb.v
Verilog design file = C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/source/verilog/packetheader_bb.v
NGD file = xo3l_verilog_xo3l_verilog.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/compiler_directives.v. VERI-1482
Analyzing Verilog file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/colorbar_gen.v. VERI-1482
Analyzing Verilog file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v. VERI-1482
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v(49): analyzing included file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/../../source/verilog/compiler_directives.v. VERI-1328
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v(253): w_LP0 is already implicitly declared earlier. VERI-1362
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v(117): parameter declaration becomes local in top with formal parameter declaration list. VERI-1199
Analyzing Verilog file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/xo3l/oddrx4.v. VERI-1482
Analyzing Verilog file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/xo3l/ipexpress/pll_pix2byte_rgb888_2lane.v. VERI-1482
Analyzing Verilog file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v. VERI-1482
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(81): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(82): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(83): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(84): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(85): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(86): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(87): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(88): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(89): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(92): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(93): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(94): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(95): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(96): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(97): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(98): parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list. VERI-1199
Analyzing Verilog file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/io_controller_tx.v. VERI-1482
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/io_controller_tx.v(48): analyzing included file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/compiler_directives.v. VERI-1328
Analyzing Verilog file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v. VERI-1482
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(49): analyzing included file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/../../source/verilog/compiler_directives.v. VERI-1328
Analyzing Verilog file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_rom.v. VERI-1482
Analyzing Verilog file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_encoder.v. VERI-1482
Analyzing Verilog file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/byte_packetizer.v. VERI-1482
Analyzing Verilog file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/crc16_2lane_bb.v. VERI-1482
Analyzing Verilog file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/parallel2byte_bb.v. VERI-1482
Analyzing Verilog file c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/packetheader_bb.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v(51): compiling module top. VERI-1018
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/xo3l/ipexpress/pll_pix2byte_rgb888_2lane.v(8): compiling module pll_pix2byte_RGB888_2lane. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696): compiling module EHXPLLJ(CLKFB_DIV=6,CLKOP_DIV=2,CLKOS_DIV=2,CLKOS3_DIV=1,CLKOS3_ENABLE="DISABLED",CLKOP_CPHASE=1,CLKOS_CPHASE=1,CLKOS2_CPHASE=7,CLKOS_FPHASE=4,PLLRST_ENA="ENABLED"). VERI-1018
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/byte_packetizer.v(49): compiling module BYTE_PACKETIZER. VERI-1018
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/parallel2byte_bb.v(49): compiling module parallel2byte(lane_width=2). VERI-1018
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/packetheader_bb.v(49): compiling module packetheader(lane_width=2). VERI-1018
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/crc16_2lane_bb.v(49): compiling module crc16_2lane. VERI-1018
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/byte_packetizer.v(158): actual bit length 32 differs from formal bit length 16 for port data. VERI-1330
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v(146): actual bit length 32 differs from formal bit length 2 for port VC. VERI-1330
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/top.v(156): actual bit length 32 differs from formal bit length 1 for port EoTp. VERI-1330
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(48): compiling module LP_HS_DELAY_CNTRL. VERI-1018
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(130): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(135): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/lp_hs_dly_ctrl.v(139): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(51): compiling module DPHY_TX_INST. VERI-1018
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/xo3l/oddrx4.v(8): compiling module oDDRx4. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051): compiling module ROM16X1A(initval=16'b0101001111000). VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051): compiling module ROM16X1A(initval=16'b1111111111111110). VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(176): compiling module FD1P3BX. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187): compiling module FD1P3DX. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120): compiling module VHI. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1608): compiling module ODDRX4B. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1525): compiling module ECLKSYNCA. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1512): compiling module CLKDIVC(DIV="4.0"). VERI-1018
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(131): actual bit length 18 differs from formal bit length 32 for port dataout. VERI-1330
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/io_controller_tx.v(49): compiling module IO_Controller_TX. VERI-1018
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(163): actual bit length 1 differs from formal bit length 2 for port lp2_out. VERI-1330
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(164): actual bit length 1 differs from formal bit length 2 for port lp3_out. VERI-1330
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(168): actual bit length 1 differs from formal bit length 2 for port lp2_in. VERI-1330
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(169): actual bit length 1 differs from formal bit length 2 for port lp3_in. VERI-1330
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(131): net byte_D3 does not have a driver. VDB-1002
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(131): net byte_D2 does not have a driver. VDB-1002
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(158): net lp2_dir does not have a driver. VDB-1002
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(159): net lp3_dir does not have a driver. VDB-1002
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(163): net lp2_out does not have a driver. VDB-1002
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(164): net lp3_out does not have a driver. VDB-1002
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_rom.v(48): compiling module DCS_ROM. VERI-1018
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_rom.v(81): expression size 32 truncated to fit in target size 11. VERI-1209
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_rom.v(83): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_encoder.v(48): compiling module DCS_Encoder. VERI-1018
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_encoder.v(111): expression size 32 truncated to fit in target size 6. VERI-1209
INFO - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/colorbar_gen.v(52): compiling module colorbar_gen_renamed_due_excessive_length_1. VERI-1018
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/colorbar_gen.v(91): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/colorbar_gen.v(94): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/colorbar_gen.v(108): expression size 32 truncated to fit in target size 12. VERI-1209
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c4300.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Top-level module name = top.
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(131): net byte_D3 does not have a driver. VDB-1002
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(131): net byte_D2 does not have a driver. VDB-1002
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(158): net lp2_dir does not have a driver. VDB-1002
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(159): net lp3_dir does not have a driver. VDB-1002
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(163): net lp2_out does not have a driver. VDB-1002
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dphy_tx_inst.v(164): net lp3_out does not have a driver. VDB-1002
######## Converting I/O port LPCLK[1] to output.
######## Converting I/O port LPCLK[0] to output.
######## Converting I/O port LP1[1] to output.
######## Converting I/O port LP1[0] to output.
######## Converting I/O port LP0[1] to output.
######## Converting I/O port LP0[0] to output.
WARNING - synthesis: I/O Port VSYNC 's net has no driver and is unused.
WARNING - synthesis: I/O Port HSYNC 's net has no driver and is unused.
WARNING - synthesis: I/O Port DE 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[23] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[22] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[21] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[20] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[19] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[18] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[17] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[16] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[15] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[14] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[13] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[12] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[11] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[10] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[9] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[8] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[7] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[6] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[5] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[4] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[0] 's net has no driver and is unused.



WARNING - synthesis: Bit 0 of Register \u_BYTE_PACKETIZER/q_WC is stuck at Zero
WARNING - synthesis: Bit 1 of Register \u_BYTE_PACKETIZER/q_WC is stuck at Zero
WARNING - synthesis: Bit 2 of Register \u_BYTE_PACKETIZER/q_WC is stuck at Zero
WARNING - synthesis: Bit 3 of Register \u_BYTE_PACKETIZER/q_WC is stuck at Zero
WARNING - synthesis: Bit 4 of Register \u_BYTE_PACKETIZER/q_WC is stuck at Zero
WARNING - synthesis: Bit 6 of Register \u_BYTE_PACKETIZER/q_WC is stuck at Zero
WARNING - synthesis: Bit 9 of Register \u_BYTE_PACKETIZER/q_WC is stuck at Zero
WARNING - synthesis: Bit 11 of Register \u_BYTE_PACKETIZER/q_WC is stuck at Zero
WARNING - synthesis: Bit 12 of Register \u_BYTE_PACKETIZER/q_WC is stuck at Zero
WARNING - synthesis: Bit 13 of Register \u_BYTE_PACKETIZER/q_WC is stuck at Zero
WARNING - synthesis: Bit 14 of Register \u_BYTE_PACKETIZER/q_WC is stuck at Zero
WARNING - synthesis: Bit 15 of Register \u_BYTE_PACKETIZER/q_WC is stuck at Zero
WARNING - synthesis: Bit 0 of Register \u_BYTE_PACKETIZER/q_VC is stuck at Zero
WARNING - synthesis: Bit 1 of Register \u_BYTE_PACKETIZER/q_VC is stuck at Zero
################### Mapped 880 registers to 16 RAM. ##################
WARNING - synthesis: Removing unused instance _439. VDB-5034
WARNING - synthesis: Removing unused instance _433. VDB-5034
WARNING - synthesis: Removing unused instance _430. VDB-5034
WARNING - synthesis: Removing unused instance _427. VDB-5034
WARNING - synthesis: Removing unused instance _421. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_422_437_449_461_479. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_422_437_449_475. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_415_434_446_458_478. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_415_434_446_474. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_431_443_455_477. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_431_443_473. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_428_440_452_476. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_428_440_472. VDB-5034
WARNING - synthesis: Removing unused instance . VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_422_437_471. VDB-5034
WARNING - synthesis: Removing unused instance _463. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_415_434_470. VDB-5034
WARNING - synthesis: Removing unused instance _460. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_431_469. VDB-5034
WARNING - synthesis: Removing unused instance _457. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_428_468. VDB-5034
WARNING - synthesis: Removing unused instance _454. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_422_467. VDB-5034
WARNING - synthesis: Removing unused instance _451. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_415_466. VDB-5034
WARNING - synthesis: Removing unused instance _448. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_408_465. VDB-5034
WARNING - synthesis: Removing unused instance _445. VDB-5034
WARNING - synthesis: Removing unused instance \u_LP_HS_DELAY_CNTRL/hold_data[0][0]_3580_464. VDB-5034
WARNING - synthesis: Removing unused instance _442. VDB-5034
WARNING - synthesis: Removing unused instance _436. VDB-5034
WARNING - synthesis: I/O Port VSYNC 's net has no driver and is unused.
WARNING - synthesis: I/O Port HSYNC 's net has no driver and is unused.
WARNING - synthesis: I/O Port DE 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[23] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[22] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[21] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[20] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[19] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[18] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[17] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[16] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[15] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[14] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[13] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[12] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[11] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[10] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[9] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[8] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[7] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[6] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[5] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[4] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port PIXDATA[0] 's net has no driver and is unused.
WARNING - synthesis: c:/users/migue/downloads/dsitxreferencedesign(2)/rd1184/source/verilog/dcs_encoder.v(119): Register \u_DCS_Encoder/q_oneh_data_i0 is stuck at Zero. VDB-5013
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/data/neomacro.ngl'...
GSR instance connected to net reset_n_c.
######## Converted FF type for instance \u_DPHY_TX_INST/u_oDDRx4/FF_2 due to shared LSR/GSR.
######## Converted FF type for instance \u_DPHY_TX_INST/u_oDDRx4/FF_1 due to shared LSR/GSR.
######## Converted FF type for instance \u_DPHY_TX_INST/u_oDDRx4/FF_0 due to shared LSR/GSR.
######## Converted FF type for instance \u_DPHY_TX_INST/u_oDDRx4/FF_3 due to shared LSR/GSR.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/data/neomacro.ngl'...
ERROR - synthesis: logical block 'u_BYTE_PACKETIZER/genblk2.u_crc16' with type 'crc16_2lane_16d33800' is unexpanded.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
