
design test is	
	
	device resistor is
		attr refprefix = "R";
		attr pkg_type = "R0207";
		pin a = {1};
		pin b = {2};
	end device resistor;
	
	net[1:0] myNet;
	net singleNet;

begin

	inst(2:0) myRes of resistor is
		a = <myNet[1]>;
		b = myNet[0] & myNet[0] & myNet[1];
	end inst myRes;

end design test;
