---
title: "G31-0997 - Â© SEMI 1986, 19975..."
description: "SEMIæ ‡å‡†æ–‡æ¡£"
sidebar_label: "G31-0997 - Â© SEMI 1986, 19975..."
sidebar_position: 124
tags: ['SEMI', 'Standard']
custom_props:
  source_type: 'pdf'
  source_file: 'semi-chapter-124.pdf'
  chapter: 124
  page_count: 50
---

import PdfDownloadCard from '@site/src/components/PdfDownloadCard';
import PdfSplitView from '@site/src/components/PdfSplitView';

<PdfDownloadCard
  pdfLink="/pdfs/semi/124.pdf"
  pdfSize="N/A"
  title="G31-0997 - Â© SEMI 1986, 19975..."
  description="SEMIæ ‡å‡†æ–‡æ¡£"
/>

---

## ðŸ“– å¹¶æŽ’æŸ¥çœ‹ï¼šMarkdownæ–‡æœ¬ + PDFåŽŸæ–‡æ¡£

<PdfSplitView pdfPath="/pdfs/semi/124.pdf">

---
title: "G31-0997 - Â© SEMI 1986, 19975..."
description: "SEMIæ ‡å‡†æ–‡æ¡£"
sidebar_label: "G31-0997 - Â© SEMI 1986, 19975..."
sidebar_position: 124
tags: ['SEMI', 'Standard']
custom_props:
  source_type: 'pdf'
  source_file: 'semi-chapter-124.pdf'
  chapter: 124
  page_count: 50
---



&lt;!-- Page 1 --&gt;

SEMI G31-0997 Â© SEMI 1986, 19975 Figure 5Orifice Figure 6Cover NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturers instructions, product labels,product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 2 --&gt;

SEMI G32-94 Â© SEMI 1986, 19941 SEMI G32-94GUIDELINE FOR UNENCAPSULATED THERMAL TEST CHIP 1 PrefaceThis guideline details recommendations for astandardized thermal test chip design for referee testpurposes. A sample data format for the test chip can befound in Appendix A. Based on the results of computersimulations of various chip-substrate configurations(Section 3.1), the following recommendations are madefor the design of thermal test chips for VLSI packagecharacterization (Section 3.2). 2 General Guideline2.1 Heat Sources  The heat sour ces (i.e., transistorsor resistor stripes), should use as much of the activechip area as possible so that the measured packagethermal resistance is indicative of the chip size beingused. A 10 mil (0.25 mm) parameter stripe (inactivearea) should be sufficient for bonding pads and scribelanes. It is desirable to use a range of test chip sizes sothat the package thermal resistance can be determinedas a function of chip size. A basic cell size of 75 mil(1.91 mm) square with a power dissipation capability of7.5 to 10 W is recommended. The heat source areashould exceed 85% of this basic cell active chip area.This basic cell could be arrayed or scaled up to a 450mil (11.43 mm) square chip in increments of 75 mil(1.91 mm) on a side. For larger chip sizes, the basic cellsize should be chosen so arrays can match the chip sizesin actual use. Since the larger chips can be 1520 mmper side, the basic cell may need to be 5 mm per side,so a 3  3 array can be 15 mm square minimum.2.2 Spacing between Heat Sources  The spacingbetween heat sources, which is needed to accommodatethe temperature-sensing elements (i.e., p-n junctions),should be minimized. The spacing should be less thanor equal to 2 mil (0.051 mm). The sensing elementshould be located at the center of the chip surface. Forchips that are built up from an array of standard cells,sensing elements are also needed near a corner andbetween two adjacent corners (i.e., near or in theinactive regions), of the basic cell. Additional sensingelements for such purposes as die attachment evaluationand non-uniform power dissipation studies may beincluded as appropriate. All sensing elements andassociated metallization runs must be electricallyisolated from the heat sources.2.3 Thermal Test Chip Thickness  The thermal testchip thickness should be between 18 mil (0.46 mm) and22 mil (0.56 mm). For thin packages, the test chipthickness should be reduced to the normal die thicknessfor that package. 2.4 Thermal Test Chip  The ther mal test chip shouldbe designed such that its power dissipation limitationsare consistent with the range of package thermalresistance encountered. This includes properly designedmetallization runs such that for arrayed test chips,heating current for inner chips is routed so that wireruns from the package to inner chips are minimized.The ability to cause a chip surface-to-case temperaturedifference of at least 20Â°C is desirable. To accomplishthis for silicon chips mounted on a variety of substrates(ranging from alumina to beryllia), the basic cellstructure (i.e., 75 mil (1.91 mm) on a side) shoulddissipate a minimum of 7.5 W.2.5 Bond Pads  Band pads (clea r opening) should beequal to or greater than 4 mil (0.10 mm) on a side.Sensing and heating elements should not be connectedto common bonding pads. Bonding pad location andsize can or should be configured such that for arrayedtest chips, chip-to-chip bonding is facilitated (i.e.,bonding wire runs from the package to inner chips areminimized), but this is not mandatory for acceptablefunctional operation.2.6 Temperature-Sensing Diode/D iode BridgeElements  The temperature-sensing diode/diodebridge elements should be usable over the completeoperating power and temperature range of the thermaltest chip. The thermal test chip should function atjunction temperature of 130Â°C minimum.2.7 Arrayed and Scaled Up Therm al Test Chips Pictorial representation of arrayed and scaled upthermal test chips are depicted in Figures 1 and 2,respectively. Heating elements (shaded areas) aretransistors or resistor stripes connected in a variety ofseries-parallel combinations on as well as off the chip.The heating elements should fill as much of the shadedarea as practical (consistent with the integrated circuitlayout design rules). 3 References3.1 Albers, J., Semiconductor Me asurementTechnology: TXYZ: A Program for Semiconductor ICThermal Analysis, NIST Spec. Publ. 400-76 (April1984).3.2 Oettinger, F.F., Thermal Eval uation of VLSIPackages Using Test Chips  A Critical Review,Solid State Technology 27, 169 - 179 (Feb. 1984).

&lt;!-- Page 3 --&gt;

SEMI G32-94 Â© SEMI 1986, 1994 2 APPENDIX A Sample Data Format for an UnencapsulatedThermal Test Chip A1 General Description(Select appropriate descriptors)This device is an unencapsulated bipolar, MOS siliconchip, with metallized top, metallized top and bottomsurface(s), with transistors or with metal filmpolysilicon, implanted, diffused resistors for heating,and with emitter-base transistor, diode p-n junctions fortemperature-sensing in a diode/diode bridgearrangement. This device is designed for thermallycharacterizing integrated circuit packages. A2 Mechanical Data1. Show dimensioned drawing of chip indicatingtemperature-sensing and heating elements, on-chipinterconnects, and bonding pad locations. Identifyall bonding pads, indicate any bonding pads thatmust be connected to most negative or most positiveexternal biases. State whether an electricallyconductive connection to the bottom (back) surfaceof the chip is required for proper operation.2. State chip thickness.3. State all necessary handling and chip testingprecautions.4. State type of metallization used on chip top contactareas and on bottom mounting surface.5. State type of junction passivation used and anyspecial mounting ambient requirements. Statepreferred chip mounting and lead bondingprocedures.6. Show wire bonding configurations for various chiparrays and indicate heating power limits. A3 Maximum Ratings1. Temperaturea. Storage temperature range, TstgÂ°C to Â°C b. Operating junction temperature range, TJÂ°C to Â°C2. Voltage Over Operating Temperature Rangea. DC voltage applied to collector of heatingtransistors, or to heating resistors (limited byreverse voltage breakdown of substrate diode),V H  \_\_\_\_\_ V3. Current Over Operating Temperature Rangea. DC current applied to collector of heatingtransistors, or to heating resistors, I H  \_\_\_\_\_ A A4 Electric Characteristics1. Temperature-Sensing Element (Diodes)a. Reverse leakage current at T A = \_\_\_\_\_ Â°C andV R V, I R  \_\_\_\_\_ mAb. Forward measuring current range applied tosensing p-n junction over which temperaturecoefficient is linear, I M  mA to \_\_\_\_\_mAc. Forward voltage drop at maximum measuringcurrent and T A = 25Â°C, V M  V2. Heating Element (Transistors or Resistors)a. Forward current transfer ratio of transistorheating elements at maximum collector voltageand collector current at T A = 25Â°C, hFE or,b. Resistance of resistor heating elements at T A =25Â°C, RH  ohms A5 Additional InformationThe following information, which depends upon themounting of the chip and connection of lead wires, isgiven only as an indication of the full electricalcapability of the chip. No guarantee is to be inferredfrom the following information. When this chip isproperly assembled in a ceramic integrated circuitpackage, the following electrical specifications for theheating elements may be expected:Max. Power Rating at T C=25Â°C, P H  W

&lt;!-- Page 4 --&gt;

SEMI G32-94 Â© SEMI 1986, 19943 Figure 1Pictorial Representation of Arrayed Thermal Test Chip

&lt;!-- Page 5 --&gt;

SEMI G32-94 Â© SEMI 1986, 1994 4 Figure 2Pictorial Representation of Scaled Test Chip NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturers instructions, product labels,product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 6 --&gt;

SEMI G33-90 Â© SEMI 1986, 19961 SEMI G33-90SPECIFICATION FOR PRESSED CERAMIC PIN GRID ARRAYPACKAGES 1 PrefaceThis specification defines the acceptance criteria forceramic pin grid array packages produced using pressedceramic, mechanically inserted pins and solder forelectrical interconnection of pins. 2 Applicable Documents2.1 ANSI Specification1Y14.5  Dimensioning and Tolerancing 2.2 ASTM Specification2B 152  Copper Metal Specification 2.3 Federal Specification3QQ-N-290A  Nickel PlatingQQ-S-571E  Solder-Alloy Compositions 2.4 Military Specifications3MIL-STD-105  Sampling Procedures and Tables forInspection by AttributesMIL-STD-883  Test Methods and Procedures forMicroelectronicsMIL-G-45204  Gold Plating, ElectrodepositedMIL-M-38510  General Specification forMicrocircuits 2.5 JEDEC Specification4Pub. No. 95  Registered and Standard Outlines forSemiconductor Devices 3 Selected Definitionsblister (bubble) ceramic  Any separation within theceramic which does not expose underlying ceramicmaterial.blister (bubble) metal  Any localized separationwithin the metallization or between the metallizationand ceramic which does not expose underlyingmetallization or ceramic material. 1 ANSI, 1430 Broadway, New York, NY 100182 American Society of Testing and Materials, 100 Barr Harbor Drive,West Conshohoken, PA 19428-29593 Military Standards, Naval Publications and Form Center, 5801Tabor Avenue, Philadelphia, PA 191204 JEDEC, 2001 Eye Street N.W., Washington, D.C. 20006 burr  An adherent fragment of excess parent materialat the component edge.chip  A region of ceramic missing from the surface oredge of a package which does not go completelythrough the package. Chip size is given by its length,width and depth from a projection of design planform(see Figure 1).crack  A cleavage or fracture that extends to thesurface of a package which may or may not passthrough the entire thickness of the package.contact pad  That metallized pattern that providesmechanical or electrical connection to the externalcircuitry.die attach surface  A dimensional outline designatedfor die attach.dielectric  A material applied to the surface of apackage which provides such functions as electricalinsulation, passivation of underlying metallization andlimitation of solder flow.discoloration  Any change in the color of thepackage metallization as detected by the unaided eye.flatness  The allowable deviation of a surface from areference plane. The tolerance zone is defined by twoparallel planes within which the surface must lie.footprint  Pin pattern.foreign material  An adherent particle other thanparent material.isolation gap  Metal-free space between conductiveareas.peeling (flaking)  Any separation of metallizationfrom the base material exposing the base material.pit  Any unspecified depression in the package.post-metallization  The process by whichmetallization is applied to a body (substrate) after thebody has been fully sintered.projection  An adherent fragment of parent materialon the package surface.pullback  The linear distance between the edge of theceramic and the first measurable metallization and/orglass interface (see Figure 2).refractory metallization  The process by which a highmelting point (typically in excess of 1800Â°C) metal or

&lt;!-- Page 7 --&gt;

SEMI G33-90 Â© SEMI 1986, 1996 2 combination of metals is applied to a suitable substrateand fired.rundown  The vertical extension of metallizationfrom the ceramic (see Figure 2).seal area  A dimensional outline area designated toprovide a surface for sealing.seating plane  Defined by the standoff features or thepackage base plane if no standoff is used (see Figure 3).SLAM  Abbreviation for Single Layer AluminaMetallization, which denotes a package design withouta physical die attach cavity.solder  An alloy with a melting point equal to or lessthan 427Â°C.standoff  The designed separation between the baseplane and the seating plane created by a physicalfeature. Standoff use, configuration, and placement isoptional (see Figure 3).terminal  Case outline at point of entry or exit of anelectrical contact.thick film metallization  The process by which a thinlayer of metal (usually in the 0.3 to 1.0 m range) isapplied to a suitable substrate by methods includingsputtering, vacuum evaporation and chemical vapordeposition.TIR  Total Indicator Reading.window frame  A separate member of ceramic whichis joined to the surface of the package on which a flatlid is attached for sealing. 4 Ordering InformationPurchase orders for pin grid array packages furnished tothis specification shall include the following items:1. Drawing number and revision level2. Certification requirements3. Quantity4. Reference to this document5. Any exceptions to print or specifications 5 Dimensions and Permissi ble VariationsThe dimensions of the pin grid array package shallconform to SEMI Standards or to the customerdrawing, and be within the outline of the appropriateJEDEC standard. 6 Material ParametersThe definitions, defects, and functional testingdescribed in this specification relate directly to anominal package made with the following materials.They may also be applicable to similar pin grid arraypackages made with other materials. 6.1 Ceramic Properties6.1.1 Materials  Alumina content 90% minimum.Beryllia content to be in excess of 98.5% BeO.6.1.2 Color  Dark or white.6.2 Metal Properties6.2.1 Plating6.2.1.1 Plating finish shall be per MIL -M-38510;Nickel Plating (if designated) shall be per QQ-N-290A,50 "350 " (0.1300 mm0.08890 mm). Gold plating(if desired) shall conform to MIL-G-45204, Type IIIand 50 "225 " (0.1300 mm0.05080 mm).6.2.2 Metallization6.2.2.1 Metallized circuits and areas c an be thick film,thin film or refractory post-metallized. Suchmetallization materials may be, but are not limited to,the following:1. Thick Film Materialsa. Gold (Au) and Gold Alloysb. Silver (Ag)c. Silver - Platinum - Palladium (AgPtPd)d. Silver - Palladium - Platinum (AgPdPt)e. Copper (Cu)2. Thin Film Materialsa. Copper (Cu)b. Chromium (Cr)c. Nickel (Ni)d. Titanium (Ti)4. Refractory Materialsa. Molybdenum - Manganese (MoMn)b. Molybdenum - Tungsten (MoW) 6.2.3 Solder  Solder compositions used in themanufacture of pressed ceramic pin grid array packagesshall include, but not be limited to, the following, perQQ-S-571E:1. 10/90  10% Sn/90% Pb

&lt;!-- Page 8 --&gt;

SEMI G33-90 Â© SEMI 1986, 19963 2. 63/37  63% Sn/37% Pb3. 10/88/2  10% Sn/88% Pb/2% Ag 6.2.4 Pin Material  CDA150, OFH C Copper,Zirconium alloy per ASTM B 152.6.3 Thick Film Dielectric  An am orphous orpolycrystalline glass or approved equivalent ranging inthickness from 0.013 mm (0.0005") to 0.038 mm(0.0015"). 7 Defect LimitsA magnification of 10 shall be used to inspect thepackages unless otherwise specified. 7.1 Ceramic7.1.1 Cracks  Per MIL-STD-883, Method 2009.7.1.2 Chips  (See Figure 1.)7.1.2.1 General7.1.2.1.1 Corner  Chips shall not exce ed 0.762 mm(0.030") length  0.762 mm (0.030") width  0.762 mm(0.030") depth (see Figure 1-B).7.1.2.1.2 Edge  Chips shall not excee d 1.52 mm(0.060") length  0.635 mm (0.025") width  0.635 mm(0.025") depth (see Figure 1-A).7.1.2.1.3 Chips cannot encroach upon c ontact pad orpenetrate metallization.7.1.2.2 Seal Area7.1.2.2.1 Design With Window Frame  Chips shallnot exceed 0.635 mm (0.025") length  0.635 mm(0.025") width  0.635 mm (0.025") depth maximum.Chips cannot reduce the seal area width by more than1/3 of the design width.7.1.2.2.2 Design Without Window Fram e  SeeSection 7.5 of this specification for dielectric inspectioncriteria.7.1.2.3 Cavity Edges7.1.2.3.1 Chips in the edges around the cavity shall notexceed 0.381 mm (0.015") along the edges or 0.127mm (0.005") in depth.7.2 Package Flatness  0.004 inc h/inch maximum7.2.1 Seal Area Flatness7.2.1.1 With Window Frame Seal Area Size Seal Area Flatness (TIR)012.7 mm (0.000"-0.500") 0.051 mm (0.002") MAX12.7219.05 mm (0.501"-0.750") 0.076 mm (0.003") MAX19.07 mm & greater (0.751") 0.101 mm (0.004") MAX 7.2.1.2 Without Window Frame  Fla tness shall be0.004" per inch maximum TIR.7.2.2 Die Attach Area Flatness Die Attach Area SizeDie Attach Area Flatness(TIR)012.7 mm (0.000"-0.500") 0.051 mm (0.002") MAX12.7219.05 mm (0.501"-0.750") 0.088 mm (0.0035") MAX 7.3 Metallization Misalignment (s ee Figure 2)7.3.1 Metallization Rundown  For the internal cavityshall not exceed 25% of the cavity depth, with aminimum of 0.127 mm (0.005") minimum isolationrequired.7.3.2 Wire Bond Finger Pullback  0.254 mm(0.010") maximum.7.3.3 Wire Bond Finger Rundown  Not to exceed1/3 of the ceramic cavity depth; 0.127 mm (0.005")isolation required.7.3.4 Pattern Isolation  Dimensio n shall not bereduced by more than 50% of the design.7.4 Metallization Voids7.4.1 Wire Bond Finger  Must be free of voids orbare spots in the bonding area as defined by customerdrawing.7.4.2 Die Attach Surface7.4.2.1 SLAM Design  Three voids are allowed, witha maximum of 0.127 mm (0.005") diameter separatedby a distance greater than 0.254 mm (0.010"). Voidswithin 0.254 mm (0.010") of perimeter of die attachprint area shall not be considered as the basis forrejection.7.4.2.2 Cavity Design  Three voids are allowed witha maximum of 0.254 mm (0.010") diameter separatedby a distance greater than 0.254 mm (0.010"). Voidswithin 0.381 mm (0.015") of die attach cavity wall shallnot be considered as the basis for rejection.7.4.3 Solder7.4.3.1 Pin Coating  Solder wetting acceptabilityshall be per criteria in MIL-STD-883, Method 2003.

&lt;!-- Page 9 --&gt;

SEMI G33-90 Â© SEMI 1986, 1996 4 7.4.3.2 Contact Pad Coating  A min imum of 50%filleting must exist on the pin to pad solder joint withno exposed copper. A maximum of 0.889 mm (0.035")height of solder shall be allowed on pin to pad solderjoints.7.5 Dielectric7.5.1 Voids  No single void in the dielectric shallexpose two adjacent traces. Voids in the dielectriccloser than 0.635 mm (0.025") shall not expose twoadjacent traces.7.5.2 Contamination  There shall be nocontamination or foreign material upon dielectric with adiameter greater than 0.381 mm (0.015"). 8 SamplingSampling size must meet the requirements of MIL-STD-105 or MIL-M-38510 or as agreed to betweenvendor and customer. Single, double, or multiplesamples may be used per vendor and customeragreement. 9 Test Methods9.1 Mechanical, electrical, and the rmal test methodsare per MIL-STD-883, unless otherwise noted.9.1.1 Lead Pull  Under the test co ndition of five (5)pounds Â± one quarter (1/4) pound, pull at an angle of20Â° or less from the pins vertical line measuredperpendicular to the package, there shall be no visibleseparation of the solder joint under 10 magnification.9.1.2 Lead Fatigue  Shall be per M IL-STD-883,Method 2004, Test Condition B2, Paragraph 3.2.9.2 Functional Test Methods9.2.1 Die Attach Quality  Destruc tive die shear testshall be after environmental testing shall be per MIL-STD-883, Method 2019, Paragraph 3.2C.9.2.2 Wire Bond Quality  Minimu m pre-seal andpost-seal bond strength test is per MIL-STD-883,Method 2011, Test Condition D. Reject for bondswhich cause metallization to lift from the package orfail to meet minimum strength requirement.9.2.3 Solderability  Per MIL-STD -883, Method2003.9.2.4 Insulation Resistance Test  P er MIL-STD-883,Method 1003, Condition D.9.2.5 Hermetic and Environmental T esting  PerMIL-STD-883.9.2.5.1 The hermetic integrity of the p ackage must bemaintained after all environmental testing. Hermetic checks shall comply with MIL-STD-883, Method 1014Test Conditions A, B, C or D.9.2.5.2 Environmental testing shall inc lude, but not belimited to, the following:1. Temperature Cycle per MIL-STD-883, Method1010, Condition B.2. Thermal Shock per MIL-STD-883, Method 1011,Condition B.3. Centrifuge per MIL-STD-883, Method 2001,Condition E. Y1 axis only  cavity up; Y2 axisonly  cavity down. (optional)4. Mechanical Shock per MIL-STD-883, Method2002, Condition B.5. Vibration per MIL-STD-883, Method 2007,Condition A.NOTE: Package applications requiring a heat sink attach willhave the environmental tests (temperature cycle, shock, etc.)evaluated on an individual basis. The material, form factorand method of attachment used for heat sinks may result insevere stresses on the package assembly during environmentaltesting. Actual accelerated test requirements should be basedon the expected product application environment and may beless stringent than those tests for packages without heat sinks. 10 Sequence of Events and I ncoming TestingDuring incoming inspection, the sequence of testingshall be:1. Visual2. Dimensional3. Functionala. Die Attachb. Wire Bondc. Pre-Seal Wire Pulld. Seale. Heat Sink Attach (if applicable)f. Environmental Testg. Fine Leak, MIL-STD-883, Method 1014,Condition Bh. Gross Leak, MIL-STD-883, Method 1014,Condition Ci. Post-Seal Bond Pullj. Radiographyk. Die Shear, MIL-STD-883, Method 2019l. Solderability, MIL-STD-883, Method 2003

&lt;!-- Page 10 --&gt;

SEMI G33-90 Â© SEMI 1986, 19965 NOTE: An initial vendor qualification may be performed onthe thermal and electrical characteristics of the package. Thecharacteristics tested will be:Insulation Resistance  Per MIL-STD-883, Method1003, Test Condition D.Thermal Dissipation  Per MIL-STD-883, Method1012. 11 Packaging and Marking11.1 Packaging  Containers selec ted shall be strongenough and suitably designed to provide maximumprotection against crushing, spillage, and other forms ofdamage to the container or its contents or contaminationfrom exposure to excessive moisture or oxidation bygases. Packaging materials shall be so selected toprevent any contamination of the ceramic componentparts with fibers or organic particles.11.2 Marking  The outer containe rs shall be clearlymarked identifying the customer part number, customerpurchase order number, drawing number (optional),quantity, date, and vendor lot number (optional). Figure 1Chip Illustration Figure 2Metallization Misalignment Figure 3Seating Plane NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 11 --&gt;

SEMI G34-89 Â© SEMI 1986, 19961 SEMI G34-89SPECIFICATION FOR CER-PACK PACKAGE CONSTRUCTIONS,INCLUDING LEADFRAMES, SUITABLE FOR AUTOMATED ASSEMBLYBY END USERS 1 PrefaceThis specification defines the standard requirements forCer-Pack package construction intended for automatedassembly to printed wiring boards. Acceptance criteriafor package constructions, including leadframes, areincluded. 2 Applicable Documents 1 2.1 This document specifically ref ers to:MIL-STD-883  Test Methods and Procedures forMicroelectronics 2.2 Related information may also be found in:MIL-M-38510  General Specification forMicrocircuits 3 Selected Definitionsburr  A fragment of excess material or foreignparticle adhering to the surface.chip  Region of ceramic missing from the surface oredge of a package which does not go completelythrough the package. Chip size is given by its length,width, and depth from a projection of the design plan-form (see Figure 1).crack  Cleavage or fracture that extends to thesurface of a package. It may or may not pass throughthe entire thickness of the package.critical seal area  The area bound by the shortest linefrom the cavity corners to the ceramic edge (see Figure2).critical seal path  The nominal design distance acrossthe critical seal area from the die cavity to ceramicedge.fin  A fine, feathery-edged projection on the edge orcorner of the ceramic.glass flow  Heated sufficiently to remove all screenmesh marks visible at 10 magnification.non-critical seal area  Those portions of the sealingsurface falling outside the critical area (see Figure 2). 1 Military Standards, Naval Publications and Form Center, 5801Tabor Avenue, Philadelphia, PA 19120 overhang  Horizontal extension of glass from theceramic (see Figure 3).projection  Raised portion of the surface indigenouswith the parent material.pull back  Defines a dimension covering the lineardistance between the edge of the ceramic and the firstmeasurable glass interface (see Figures 3, 4, and 5).rundown  Vertical extension of glass from theceramic (see Figure 3).seal area  A dimensional outline area designated forsealing the base and cap together to provide a hermeticseal (see Figure 5).void  An absence of metallization or glass from adesignated metallized or glassed area on the ceramicsurface. 4 Ordering InformationPurchase order for Cer-Pack package devices furnishedto this specification shall include the following items:1. Drawing number and revision level2. Type and color of ceramic3. Type and thickness of glass4. Type and thickness of metallization5. Description6. Certification by vendor7. Method of test and measurements (see Section 9)8. Lot acceptance procedures (see Section 8)9. Packaging and marking (see Section 10)10. Lead finish requirements (see Section 6.5) 5 Dimensions and Permissi ble VariationsPackaged device dimensions shall conform to JEDECJC-11 registered outline dimensions for Cer-Packs forAutomated Assembly. 6 Materials6.1 Ceramic6.1.1 Alumina content to be 90% mi nimum.

&lt;!-- Page 12 --&gt;

SEMI G34-89 Â© SEMI 1986, 1996 2 6.1.2 Color  Black, dark brown, o r dark violet.6.2 Sealing Material  Solder gla ss designed to forma hermetic seal. Glass type and temperature/time profileshall be specified.6.3 Die Attach Pad  Gold (or ot her suitablematerial).6.4 Leadframe  Fully annealed A lloy 42.6.5 Lead Finish  Unless otherw ise specified, hot tin-lead solder dip, Type A, per MIL-M-38510, to within0.030" of lead seal on plated leads, and 100% coverageif applied directly over base metal. 7 Defect Limits7.1 Ceramic7.1.1 Cracks  Cracks are not allow ed.7.1.2 Chips  See Figures 1 and 2.7.1.2.1 Corner Chips  0.762 mm (0 .030")  0.762mm (0.030")  25% of package element thickness.7.1.2.2 Edge Chips  2.54 mm (0.060 ")  0.762 mm(0.030")  25% of package element thickness.7.1.2.3 Critical Seal Area  Chips ca nnot reduce thecritical seal path to less than half the nominal designdimension at any point. No more than four chips areallowed in the critical seal area.7.1.3 Burrs, Projections, and Fins7.1.3.1 Cap  0.127 mm (0.005") ma ximum.7.1.3.2 Base  0.076 mm (0.003") ma ximum.7.1.3.3 Die Attach Surface  0.025 m m (0.001")maximum above metallization excluding a 0.254 mm(0.010") perimeter.7.1.4 Camber  0.050 mm (0.002") camber permittedup to maximum of 0.004 inch/inch (mm/mm).7.2 Glass7.2.1 Chips or Voids  Chips in the glass or missingglass is allowed, provided the region of the chipped ormissing glass meets the minimum specified glassthickness after melting the glass as specified.7.2.2 Glass Misalignment  (after g lass flow) (seeFigure 3.)7.2.2.1 External Overhang  0.127 m m (0.005")maximum.7.2.2.2 External Rundown  30% of ceramicthickness maximum.7.2.2.3 Pullback  See Table 1 and F igures 2, 3, and4. Table 1 Maximum Allowable PullbackSide external (critical seal) 0.010" (2.54 mm)Side external (other) 0.015" (0.381 mm)End external 0.020" (0.508 mm)Side cavity 0.010" (0.254 mm)End cavity 0.010" (0.254 mm) NOTE: Maximum allowable critical seal area reduction onany one side between side cavity and side external shall notreduce critical seal path to less than 0.635 mm (0.025"). 8 SamplingSampling will be determined between supplier andpurchaser. 9 Functional Test Methods9.1 Die Attach Quality9.1.1 Visually inspect preform weto ut after die attach.Minimum fillet shall be 75% of the die perimeter.9.1.2 Perform destructive die shear t est postenvironmental testing per MIL-STD-883, Method 2019.9.1.3 Inspect to reveal voids in the d ie attach eutecticalloy or approved silver-filled glass per MIL-STD-883,Method 2012.9.2 Lead Bond Quality  Perform minimum pre-sealand post-seal bond strength test per MIL-STD-883,Method 2011, Test Condition D. Reject for bondscausing the metallization to lift from the leadframepost.9.3 Hermetic Environmental Testi ng9.3.1 The hermetic integrity of the p ackage must bemaintained after all environmental testing. Hermeticcheck shall comply with MIL-STD-883, Method 1014,Test Condition A, or B and C.9.3.2 Environmental testing shall inc lude, but not belimited to, the following:9.3.2.1 Temperature Cycle per MIL-S TD-883, Method1010, Condition C.9.3.2.2 Thermal Shock per MIL-STD-8 83, Method1011, Condition B.9.3.2.3 Centrifuge per MIL-STD-883, Method 2001,Condition D, Y axis only.9.3.2.4 Moisture Resistance per MIL-S TD-883,Method 1004.9.4 Die Attach Material Thickness  Die attachmaterial thickness shall be measured by standard cross-sectioning without smearing.

&lt;!-- Page 13 --&gt;

SEMI G34-89 Â© SEMI 1986, 19963 9.5 Solderability  Per MIL-STD -883, Method 2003.9.6 Sequence of Events and Incom ing Testing During incoming inspection, the sequence of testingshall be:1. Frame Attach2. Die Attach3. Bond (if applicable)4. Seal5. Lead Finish (Type A per MIL-M-38510)6. Environmental Testing7. Lead Trim8. Fine Leak9. Gross Leak10. Torque Test (test method pending)11. Bond Pull12. Die Shear (optional) 9.6.1 Solderability  A separate sample with leadfinish Type A shall be subjected to preconditioning ofClass B time/temperature exposure per burn-in TestMethod 1015, MIL-STD-883, then tested to Method2003.NOTE: An initial qualification on the thermal and electricalcharacteristics of the package may be performed. Thecharacteristics tested will be:Insulation Resistance  Per MIL-STD-883, Method1003, Test Condition B.Thermal Dissipation  Per MIL-STD-883, Method1012. 10 Packaging and Marking10.1 Packaging  Containers selec ted shall be strongenough and suitably designed to provide maximumprotection against crushing, spillage, and other forms ofdamage to the container or its contents. Containers shallafford protection of the contents from contaminationand exposure to excessive moisture or oxidation bygases. Packaging materials shall be so selected toprevent any contamination of the ceramic componentparts with paper fibers or organic particles.10.2 Marking  The outer containe rs shall be clearlymarked to identify the user stock number, user purchaseorder number, drawing number, quantity, vendor lotnumber, and solder glass type. Figure 1Chip Illustration Non-Critical Critical Figure 2Critical and Non-Critical Seal Areas Figure 3Glass Misalignment Figure 4Pullback Measurement Area

&lt;!-- Page 14 --&gt;

SEMI G34-89 Â© SEMI 1986, 1996 4 Seal Area Figure 5Seal Area NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 15 --&gt;

SEMI G35-87 Â© SEMI 1986, 19871 SEMI G35-87SPECIFICATION FOR TEST METHODS FOR LEAD FINISHES ONSEMICONDUCTOR (ACTIVE) DEVICES 1 ScopeThis specification shall be used by suppliers and/orusers of semiconductor (active) devices, and is effectivefor all lead finishes used. 2 PurposeThis specification establishes uniform methods andprocedures for conducting tests on lead finishes on(active device) electronic packages. Other SEMIstandards establish materials used and the finishes forthem. 3 Applicable Documents3.1 Order of Precedence  In the event of a conflictbetween the text of this specification and the referencescited herein, the text of this specification shall takeprecedence.3.2 Referenced Documents  Unl ess otherwisespecified, the following standards and specifications,with appropriate issue letter at time of order entry, forma part of this specification to the extent and for thepurpose specified herein.3.3 ASTM Specifications1 E 10  Standard Test Method for Brinell Hardness forMetallic Materials E 122  Choice of Sample Size to Estimate theAverage Quality of a Lot or ProcessE 384  Standard Test Methods for Micro-Hardness ofMaterialsB 487  Measuring Metal and Oxide CoatingThickness by Microscopical Examination of a CrossSectionB 545  Standard Specification for Electro DepositedCoatings of TinB 567  Measurement of Coating Thickness by theBeta Backscatter PrincipleB 568  Measurement of Coating Thickness by X-RaySpectrometry3.4 Military Specifications2 1 American Society for Testing and Materials, 100 Barr HarborDrive, West Conshohoken, PA 19428-2959 MIL-STD-883  Test Methods and Procedures forMicroelectronicsMIL-STD-105  Sampling Procedures with Tables forInspection by Attributes3.5 SEMI SpecificationsSEMI G4  Integrated Circuit Leadframe MaterialsUsed in the Production of Stamped LeadframesSEMI G18  Integrated Circuit Leadframe MaterialsUsed in the Production of Etched LeadframesSEMI G20  Lead Finishes for Plastic Packages(Active Devices Only) 4 Selected Definitionsactive devices  semiconductor devices with activefunction (e.g., IC, transistor, diode) as opposed topassive devices (e.g., inductors, capacitors).air atmosphere  air heated to specified temperaturewhich, when cooled to ambient, will normalize to one(1) standard atmosphere.steam atmosphere  atmosphere in a closed vesselcontaining water, with venting sufficient to maintaintemperature at one (1) standard atmosphere and 100Â° +0, -5Â°C.NOTE: The intent of this requirement is to replace air withsteam. 5 SamplingUnless otherwise specified, Practice E 122 shall beused. When so specified, appropriate sample sizes shallbe selected from each lot in accordance with MIL-STD-105. Each quality characteristic shall be assigned anacceptable quality level (AQL) and lot tolerancepercent defective (LTPD) value in accordance withMIL-STD-105 definitions for critical, major, and minorclassifications. If desired and so specified in thecontract or order, each of these classifications mayalternatively be assigned cumulative AQL and LTPDvalues. Inspection levels shall be agreed upon betweenthe user and supplier. 2 Military Standards, Naval Publications and Form Center, 5801Tabor Avenue, Philadelphia, PA 19120

&lt;!-- Page 16 --&gt;

SEMI G35-87 Â© SEMI 1986, 1987 2 6 Test Methods6.1 Visual Inspection6.1.1 For reference purposes the req uired appearanceand associated properties for any specific lead finish arespecified in the detailed SEMI specification for thespecific lead finish to be evaluated.6.1.2 Purpose6.1.2.1 Visual inspection shall be performed toevaluate application of the required lead finish.Magnification at 10 preferred.6.1.3 Failure Criteria6.1.3.1 Finish is wrong type, is missin g, or is non-adherent (has peeling, flaking, or blistering).NOTE: Variations in color are not cause for failure unlessthere is evidence of corrosion and flaking or pitting.6.1.3.2 Finish contains foreign materia l or surfacecontamination such as water marks.6.1.3.3 Leads and terminations shall b e electricallysound and mechanically intact. Nothing in the leadfinish shall detract from lead integrity.6.2 Solderability6.2.1 The purpose of the test, terms and definitions,apparatus, and materials to be used are specified inMIL-STD-883, Method 2003.6.2.2 Procedure to be used shall be a s specified inMIL-STD-883, Method 2003, except as specifiedbelow.6.2.2.1 Aging as specified in MIL-ST D-883, Method2003, shall not be performed. (See Section 6.2.2.2.)6.2.2.2 At users option, pre-aging at t he indicatedlevel below shall be performed:1. Condition A  No pre-age.2. Condition B  5 hours at 150Â°C in AirAtmosphere.3. Condition C  5 hours at 200Â°C in AirAtmosphere.4. Condition D  4 hours suspended in SteamAtmosphere.5. Condition E  8 hours suspended in SteamAtmosphere.NOTE: See definition section for above noted atmosphericconditions.6.2.3 Failure criteria shall be as spec ified in MIL-STD-883, Method 2003, except as specified below. 6.2.3.1 Coverage shall be 90% on maj or flat(excluding non-functional areas). Non-functional areasinclude end of termination, edges in clad materials, andareas above the seating plane.6.3 Lead Fatigue/Lead Finish Adh erence6.3.1 The purpose of the test, appara tus, and procedureto be used are as specified in MIL-STD-883, Method2004, Test Condition B1, except as specified below.6.3.1.1 Purpose of this test is limited t o a check of leadfinish integrity after stressing.6.3.1.2 Three (3) leads per device shal l be tested.6.3.1.3 Three (3) cycles of rotation sh all be used.6.3.2 Failure CriteriaWhen examined at 10 magnification, any evidence ofpeeling, or gross discontinuity shall be considered adevice failure. 6.4 Thickness6.4.1 Thickness, when specified, sha ll be measured infunctional lead area. On flat leads, measure in thecenter of the major flat. On round leads, measure belowthe seating plane and above the gauge plane.6.4.2 Thickness, when specified, sha ll be measured inaccordance with ASTM B 568 (Measurement ofCoating Thickness by X-Ray Spectrometry) as thepreferred method.6.4.3 Thickness may be measured as an alternative tothe above by either ASTM B 567 (Beta BackskatterPrinciple) or ASTM B 487 (Cross Section Principle).6.5 Hardness6.5.1 Hardness, when specified, sha ll be measured infunctional lead area. On flat leads, measure in thecenter of the major flat. On round leads, measure belowthe seating plane and above the gauge plane.6.5.2 Hardness shall be tested only w hen specified as aLead Finish Detail (e.g., for socketing application).6.5.3 Hardness shall be tested in acc ordance withASTM E 384 (Standard Test Methods for Micro-Hardness of Materials), or ASTM E 10 (Standard TestMethod for Brinnel Hardness for Metallic Materials),whichever is appropriate (see detailed specification orprocurement document). 7 Certification7.1 Upon request of the purchaser in the contract ororder, a manufacturers or suppliers certification thatthe material was manufactured and tested in accordance

&lt;!-- Page 17 --&gt;

SEMI G35-87 Â© SEMI 1986, 19873 with this specification, together with a report of the testresults, shall be furnished at the time of shipment.7.2 In the interest of controlling in spection costs, thesupplier and the purchaser may agree that the materialshall be certified as capable of meeting certainrequirements. In this context, capable of meeting shallsignify that the supplier is not required to perform theappropriate tests in Section 6. However, if the userperforms the test and the material fails to meet therequirement, the material may be subject to rejection. NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 18 --&gt;

SEMI G36-88 Â© SEMI 1986, 19881 SEMI G36-88SPECIFICATION FOR DIMENSIONS AND TOLERANCES USED TOMANUFACTURE PLASTIC MOLDED HIGH DENSITY TAB QUADSEMICONDUCTOR PACKAGE TOOLING 1 PrefaceThis document is for the ordering of tooling required tomold and form plastic high density TAB quadsemiconductor packages. It is to be used by packagingengineers, mold manufacturers, and end-of-linetoolmakers as the basis for defining the limits ofmanufacturing tolerances. 2 Applicable Documents2.1 ANSI Specification1 Y14.5  Dimensioning and Tolerancing2.2 JEDEC Specification2 Pub No.95  JEDEC Registered and Standard Outlineand Standard Outline for Semiconductor Devices2.3 Military Specification3 MIL-STD-100  Engineering Drawing Practices 3 Selected Definitions  Pr oduct CriteriaTolerance Limitsmismatch and offset  defined with respect to packageonly. All statements will be equally applicable in two(2) axes. All mismatch and offset measurements aremade after molding and prior to trimming.cavity to frame offset  will be measured prior to anytrimming operation. Offset will be defined as thedifference in bottom cavity position with respect to aleadframe datum. The offset measurement will excludeleadframe tolerances (see Figure 2).top to bottom cavity mismatch  characterized by thefact that the top and bottom cavities in the mold are notaligned properly, causing a mismatch condition. Themeasurement shall be stated as the difference in the topcavity position relative to the bottom cavity position(see Figure 1).package warpage  any non-linear dimensionalchange from the mold cavity characteristic, usuallycaused by incorrect package design or moldingpractices (see Figure 3). 1 ANSI, 1430 Broadway, New York, NY 100182 JEDEC, 2001 Eye Street N.W., Washington, D.C. 200063 Military Standards, Naval Publications and Form Center, 5801Tabor Avenue, Philadelphia, PA 19120 parting line protrusions  those plastic excesses whichremain as a normal characteristic after normal molding,deflashing, trimming, and singulation (see Figure 4).top, bottom protrusions  those plastic excesses(includes ejector pin crowns) which remain as a normalcharacteristic extending from the smooth surface of themolded package.variations in lead location  defined with respect to a90Â° angle from the top or bottom of the smooth surfaceof the molded package as viewed on the end or sideprojections (see Figure 4).lead shoulder intrusions and protrusions  anyvariations in straightness along the defined shoulderessentially caused by dambar removal (see Figure 4).lead position overlay (footprint)  (See Figure 5.)shoulder bend location  measured from the outermostpoint of the shoulder bend radius (see Figure 6).lead co-planarity  defined as the vertical leadposition with respect to a reference plane measuredafter forming. The reference plane is defined by thethree lowest leads from the bottom of the package (seeFigure 6). 4 Ordering Information4.1 Purchase orders for tooling for plastic molded highdensity TAB semiconductor packages furnished to thisspecification shall include the following items:1. A package tooling outline drawing showing allrequired dimensions listed in Section 5. Packagesurface finish to be included.2. A list of any tolerance limits which differ fromthose in Section 6.3. The type of tooling steel required.4. The type of leadframe material and temper to beused.5. The type of plastic to be molded (if proprietary, astatement of its shrinkage characteristics) andmolding temperature.6. Sampling plan shall be determined between vendorand purchaser.7. The number of spare parts or expendable partsdesired.

&lt;!-- Page 19 --&gt;

SEMI G36-88 Â© SEMI 1986, 1988 2 8. Molding press to be used.9. Electrical power available for heating.10. Applicable leadframe drawing, including alldimensions. 5 Dimensions5.1 Drawing must show dimension s for the followingitems, if applicable:1. Package length2. Package width3. Top cavity thickness4. Bottom cavity thickness5. Frame thickness6. Top ejector pin locations from datum lines7. Bottom ejector pin locations from datum lines8. Ejector pin sizes (top and bottom)9. Ejector depth (top and bottom, draft angle top andbottom side)10. Pin 1 ID location from package center11. Pin 1 ID shape and size12. All applicable package radii13. Draft angles (top and bottom)14. Package parting line location15. Shoulder bend location 6 Product Criteria6.1 Dimensional tolerance limits f or high density TABproducts (see Section 3).6.1.1 Recognizing that every manuf acturing process issubject to variation, the following list details theacceptable limit of this variation: 28-328 LEAD OVERLAP/OFFSETCavity Overlap (See Figure 1) 0.002" (maximum)Cavity Mismatch (See Figure 1 0.002" (maximum) CAVITY TO FRAME OFFSET(See Figure 2)(not including leadframe tolerances)0.002" (maximum) PACKAGE WARPAGEWarp factor (See Figure 3) 2.5 to a max. of0.003" PROTRUSIONS & INTRUSIONS(See Figure 4) Parting line 0.005" (maximum)Gating 0.005" (maximum)Top or bottom ejector pin 0.002" (maximum) VARIATIONS IN LEAD POSITION(See Figure 4) 0.003" (maximum) LEAD COPLANARITY(See Figure 6) 0.002" (maximum) DAMBAR TRIMMINGINTRUSIONS/PROTRUSIONSIntrustions (See Figure 6) 0.002" (maximum)Protrusions (See Figure 4) (shall notdecrease gap more than 20%)0.003" (maximum) 7 PackagingTooling must be packed in containers designed andconstructed to prevent damage and/or contamination.

&lt;!-- Page 20 --&gt;

SEMI G36-88 Â© SEMI 1986, 19883 Figure 1Top to Bottom Cavity Mismatch Figure 2Cavity to Frame Offset Figure 3Package Warpage

&lt;!-- Page 21 --&gt;

SEMI G36-88 Â© SEMI 1986, 1988 4 Figure 4Parting Line Protrusion/Intrusion and Variation in Lead Location Figure 5Lead Position Overlay Example NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturers instructions, product labels,product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 22 --&gt;

SEMI G37-88 Â© SEMI 1986, 19881 SEMI G37-88SPECIFICATION FOR DIMENSIONS AND TOLERANCES USED TOMANUFACTURE PLASTIC MOLDED SMALL OUTLINE PACKAGETOOLING 1 PrefaceThis document is a guideline for the ordering of toolingrequired to mold and form plastic molded small outlinesemiconductor packages. It is to be used by packagingengineers, mold manufacturers, and end-of-linetoolmakers as the basis for defining the limits ofmanufacturing tolerances. 2 Applicable Documents2.1 ANSI Specification1 Y14.5  Dimensioning and Tolerancing2.2 JEDEC Specification2 Pub. No. 95  Registered and Standard Outline forSemiconductor Devices2.3 Military Specification3 MIL-STD-100  Engineering Drawing Practices 3 Selected Definitions  Pr oduct CriteriaTolerance Limitsmismatch and offset  defined with respect to packageonly. As this family of packages has four sides, allstatements will be equally applicable in two (2) axes.All mismatch and offset measurements are made aftermolding and prior to trimming.cavity to frame offset  will be measured prior to anytrimming operation. Offset will be defined as thedifference in bottom cavity position with respect to aleadframe datum. The offset measurement will excludeleadframe tolerances (see Figure 1).top to bottom cavity mismatch  characterized by thefact that the top and bottom cavities in the mold are notaligned properly, causing a mismatch condition. Themeasurement shall be stated as the difference in thepackage top cavity position relative to the bottom cavityposition (see Figure 2).parting line protrusions  those plastic excesses whichremain as a normal characteristic after normal molding,deflashing, trimming, and singulation (see Figure 3). 1 ANSI, 1430 Broadway, New York, NY 100182 JEDEC, 20001 Eye Street, N.W., Washington, D.C. 200063 Military Standards, Naval Publications and Form Center, 5801Tabor Avenue, PA 19120 top or bottom protrusions  those plastic excesses(includes ejector pin crowns), which remain as a normalcharacteristic extending from the smooth surface of themolded package.variations in lead location  defined with respect to a90Â° angle from the top or bottom of the smooth surfaceof the molded package as viewed on the end or sideprojections (see Figure 3).lead shoulder intrusions and protrusions  anyvariations in straightness along the defined shoulderessentially caused by dambar removal (see Figure 3).package warpage  any non-linear dimensionalchange from the mold cavity characteristic, usuallycaused by incorrect package design or moldingpractices (see Figure 4).shoulder bend location  measured from the outermostpoint of the shoulder bend radius (see Figure 5).lead co-planarity  defined as the vertical leadposition with respect to a reference plane measuredafter forming. The reference plane is defined by thethree lowest leads from the bottom of the package (seeFigure 6). 4 Ordering Information4.1 Purchase orders for tooling for plastic molded highdensity TAB semiconductor packages furnished to thisspecification shall include the following items:1. A package tooling outline drawing showing allrequired dimensions listed in Section 5. Packagesurface finish to be included.2. A list of any tolerance limits which differ fromthose in Section 6.3. The type of tooling steel required.4. The type of leadframe material and temper to beused.5. The type of plastic to be molded (if proprietary, astatement of its shrinkage characteristics).6. Sampling plan for compliance to Section 7.7. The number of spare parts or expendable partsdesired.

&lt;!-- Page 23 --&gt;

SEMI G37-88 Â© SEMI 1986, 1988 2 8. The type of molding press to be used, includingpower requirements.9. Applicable leadframe drawing, including alldimensions. 5 Dimensions5.1 Drawing must show dimension for the followingitems, if applicable:1. Package length2. Package width3. Top cavity thickness4. Bottom cavity thickness5. Frame thickness6. Ejector top locations from cavity centerline7. Ejector bottom locations from cavity centerline8. Ejector size (top and bottom)9. Ejector depth (top and bottom, draft angle top side,bottom side, and end)10. End notch shape, depth, width, length11. Pin 1 ID location from package center12. Pin 1 ID shape and size13. Corner radius or sides14. Corner radius or ends15. Lead spread (nominal)16. Shoulder bend location17. Shoulder width 6 Product Criteria  Dimen sional ToleranceLimits for S.O. Packages6.1 In recognizing that every manu facturing process issubject to variation, the following list details theacceptable limit of this variation: CAVITY MISMATCH(See Figure 2) 0.05 mm (0.002") PACKAGE/FRAME OFFSET(See Figure 1), (excluding leadframetolerances)0.05 mm (0.002") MOLDED PROTRUSIONS(See Figure 3) Parting line 0.15 mm (0.006")Top or bottom 0.025 mm (0.001") VARIATION IN LEAD LOCATION(See Figure 3) 0.101 mm (0.004") SHOULDER INTRUSIONS ANDPROTRUSIONSIntrusions 0.025 mm (0.001")Protrusions\* 0.004" PACKAGE WARPAGEWarp factor: 2.5 LEAD CO-PLANARITY 0.003" (maximum) EJECTOR PIN DEPTH 0.003" \* Assumes 0.002" design protrusion. 7 SamplingSamples used to determine compliance to Section 6shall be determined between user and supplier. 8 PackagingTooling must be packed in containers designed andconstructed to prevent damage and/or contamination.Specific protection must be provided if tooling is to beshipped any great distance.

&lt;!-- Page 24 --&gt;

SEMI G37-88 Â© SEMI 1986, 19883 Figure 1Cavity to Frame Offset Figure 2Cavity Mismatch Figure 3Parting Line Protrusions

&lt;!-- Page 25 --&gt;

SEMI G37-88 Â© SEMI 1986, 1988 4 Figure 4Package Warpage Warp in mils/Length in Inches = Warp Factor Figure 5Shoulder Bend Location Figure 6Lead Co-planarity NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturers instructions, product labels,product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 26 --&gt;

SEMI G38-0996 Â© SEMI 1987, 20041 SEMI G38-0996 (Reapproved 1104)TEST METHOD FOR STILL- AND FORCED-AIR JUNCTION-TO-AMBIENT THERMAL RESISTANCE MEASUREMENTS OFINTEGRATED CIRCUIT PACKAGES This test method was technically reapproved by the Global Assembly and Packaging Committee and is thedirect responsibility of the Japanese Packaging Committee. Current edition approved by the JapaneseRegional Standards Committee on July 23, 2004. Initially available at www.semi.org September 2004; to bepublished November. Originally published in 1987; previously published September 1996. 1 Purpose1.1 The purpose of this test is to determine the thermalresistance of integrated circuit packages using thermaltest chips. 2 Scope2.1 This test method deals only with junction-to-ambient measurements of thermal resistance and limitsitself to still- and forced-air convection testingenvironments.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Referenced Standards3.1 SEMI StandardsSEMI G32  Guideline for Unencapsulated ThermalTest ChipSEMI G42  Specification for Thermal Test BoardStandardization for Measuring Junction-to-AmbientThermal Resistance of Semiconductor PackagesNOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 4 Terminology4.1 Definitions4.1.1 The following definitions and symbols shallapply for the purpose of this test:4.1.2 ambient temperature (TA , in degrees Celsius) the ambient temperature is the temperature of the air ata specified location in the vicinity of themicroelectronic device under test (DUT).4.1.3 junction temperature (TJ , in degrees Celsius) the term is used to denote the temperature of thesemiconductor junction in the microcircuit in which themajor part of the heat is generated. For purposes of this test, the measured junction temperature is onlyindicative of the temperature in the immediate vicinityof the element used to sense the temperature.4.1.4 power dissipation (PH , in watts)  the heatingpower applied to the device causing a junction-to-reference point temperature difference.4.1.5 temperature-sensitive parameter (TSP)  thetemperature-dependent electrical characteristic of thejunction under test which can be calibrated with respectto temperature and subsequently used to detect thejunction temperature of interest.4.1.6 thermal resistance  junction to specifiedreference point, RJR degrees Celsius/watt. The thermalresistance of the microcircuit is the temperaturedifference from the junction to some reference point inthe ambient divided by the power dissipation PH .4.1.7 velocity (vA , in linear feet per minute (LFPM)) the velocity of the air at a specified location upstreamof the DUT. 5 Apparatus5.1 The apparatus required for these tests shall includethe following as applicable to the specified testprocedures.5.1.1 Thermocouple Material  Shall be copperconstantan (type T) or equivalent, for the temperaturerange 100 to + 300C. The wire size shall be no largerthan AWG size 30. The junction of the thermocoupleshall be welded to form a bead rather than soldered ortwisted. The accuracy of the thermocouple andassociated measuring system shall be Â± 0.5C.5.1.2 Suitable Electrical Equipment  As required toprovide controlled levels of conditioning power and tomake the specified measurements. The instrument usedto electrically measure the temperature-sensitiveparameter shall be capable of resolving a voltagechange of 0.5 mV.5.1.3 Controlled Temperature Chamber, Fluid Bath, orWind Tunnel  Capable of maintaining the specificreference point temperature to within Â± 0.5C of thereset (measured) value. Typical still-air enclosure and

&lt;!-- Page 27 --&gt;

SEMI G38-0996 Â© SEMI 1987, 2004 2 wind tunnel assemblies are presented for referencepurposes only.5.1.4 Still-Air Enclosure Assembly  The microcircuitshall be mounted in a cubic enclosure of not less than0.028 m3 (1.0 ft3). There shall be no radiation sourcesother than the microcircuit under test in the enclosure.The interior enclosure wall shall have a high reflectancefinish (emissivity &lt; 0.1). The ambient temperatureshould be measured by means of a thermocouplemounted at a distance of approximately 2.54 cm (1.0 in)beneath the DUT and 1.27 cm (0.5 in) from the testboard or socket.5.1.4.1 The microcircuit shall be mounted in such amanner that conduction cooling through the leads or thetest socket or both shall be small compared to the othercooling mechanisms. No. 36 AWG wire should beconnected to the device test socket. The air flow (bynatural convection) should be unrestricted above andbeneath the device. An alternative approach would beto use a mounting arrangement that approximates anapplication environment. Such a reference mountingconfiguration can be found in Specification, ThermalTest Board Standardization for Measuring Junction-to-Ambient Thermal Resistance of SemiconductorPackages. Device mounting and test board positioninginside the measuring chamber are depicted in Figure 1.5.1.5 Wind Tunnel Assembly  A typical wind tunneldesign is shown with its dimensions in Figure 2.5.1.5.1 The fan or blower should be placeddownstream of the DUT as depicted in Figure 2. Astatic pressure differential measurement across acalibrated nozzle is used to calculate the wind tunnel airvelocity, while a thermocouple is used to measure theambient temperature upstream of the DUT. Both ofthese devices should be placed at a specified locationupstream of the DUT, as shown in Figure 2. Thethermocouple is located in the center of the windtunnel, 5.08 cm (2.0 in) from the test section and 2.54cm (1.0 in) above the center plane of the DUT.5.1.5.2 The microcircuit shall be mounted in such amanner that conduction cooling through the leads or thetest socket, or both, shall be small compared to theother cooling mechanisms. To minimize conductionthrough the leads, No. 36 AWG wire should beconnected to the device test socket. The DUT should bealigned so that the air front is parallel to the longer edgeof the package (air front hitting the package side). Analternative approach would be to use a mountingarrangement that approximates an applicationenvironment. Such a referee mounting configurationcan be found in SEMI G42. Device mounting and testboard orientation inside the wind tunnel are depicted inFigure 3. 5.1.5.3 Flow straighteners should be placed upstreamof the DUT, as shown in Figure 2. The flowstraighteners should provide a flat velocity profileacross the test section of the wind tunnel. This willensure that the DUT is exposed to a uniform velocityacross its entire cross section. A typical velocity profilefor well-developed turbulent flow is depicted in Figure3.5.1.5.4 Calibrated hot wire anemometer or nozzle withsuitable pressure gauges (p 1 and p 2) for measuring thepressure difference across the nozzle is used tocalculate the wind tunnel air velocity. When using thenozzle, the pressure differential across the calibratednozzle is measured using a liquid monometer, typicallyin inches of water.5.1.5.5 Hot wire anemometer capable of verifying theair velocity profile with an accuracy of Â± 5%. Thevelocity sensor should disrupt the airflow as little aspossible. 6 Procedure6.1 Measurement of Wind Tunnel Air Velocity, vA The air velocity measurement techniques are directmethod and indirect method.6.1.1 Direct Measurement of Wind Tunnel Air Velocity The direct method is based on a measurement by ahot wire anemometer in wind tunnel.6.1.2 Indirect Measurement of Wind Tunnel AirVelocity, vA  The air velocity measurement techniqueis an indirect method based on a pressure differentialmeasurement across a calibrated nozzle. The actualvelocity of interest is derived from a calibration curverelating the pressure differential of the nozzle to thevolume (or mass) flow rate of the air through thenozzle. The required air velocity (in linear feet perminute) is then calculated by dividing the volume flowrate (in cubic feet per minute) by the cross sectionalarea at the entrance of the DUT test section (in squarefeet). The volume flow rate shall be determined towithin an accuracy of Â± 10%.6.1.2.1 Air Flow Profile  Hot wire anemometershould be used to verify that the flow profile of the airfront, measured within 5.08 cm (2.0 in.) of the testsection, does not vary by more than 10% across thecenter 90% of the test section. The DUT and mountingboard/socket should not be in the test section when theflow profile is determined.6.2 Direct Measurement of Reference PointTemperature, TS  For the purpose of measuring thestill-air junction-to-ambient microelectronic devicethermal resistance in a chamber, the ambienttemperature (T R = TA ) should be measured with a

&lt;!-- Page 28 --&gt;

SEMI G38-0996 Â© SEMI 1987, 20043 thermocouple beneath the DUT. For purposes ofmeasuring forced air junction-to-ambient thermalresistance in a wind tunnel, the ambient temperatureshould be measured with a thermocouple upstream ofthe DUT in the section of the tunnel that experiencesfully developed flow.6.3 Thermal Resistance, Junction to SpecifiedReference Point, RJR.6.3.1 General Considerations  The thermalresistance of a semiconductor device is a measure of theability of its carrier, or package and mounting techniqueto provide for heat removal from the semiconductorjunction. The thermal resistance of a microelectronicdevice can be calculated when the ambient temperatureand power dissipation in the device and a measurementof the junction temperature are known. When makingthe indicated measurements, the package shall beconsidered to have achieved thermal equilibrium whenhalving the time between the application of power andthe taking of the reading causes no error in the indicatedresults within the required accuracy of measurement.6.3.2 Indirect Measurement of Junction Temperaturefor the Determination of RJA  The purpose of the testis to measure the thermal resistance of integratedcircuits by using particular semiconductor elements onthe chip to indicate the device junction temperature. Inorder to obtain a realistic estimate of the operatingjunction temperature, the whole chip in the packageshould be powered in order to provide the properinternal temperature distribution. During measurementof the junction temperature, the chip heating power(constant voltage source) shall remain constant whilethe junction calibration current remains stable. It isassumed that the calibration current will not be affectedby the circuit operation during the application ofheating power.6.3.3 The temperature-sensitive device parameter isused as an indicator of an average (weighted) junctiontemperature of the semiconductor element forcalculations of thermal resistance. The measuredjunction temperature is indicative of the temperatureonly in the immediate vicinity of the element used tosense the temperature.6.3.4 The temperature-sensitive electrical parametersgenerally used to indirectly measure the junctiontemperature are the forward voltage of diodes and theemitter-base voltage of bipolar transistors. Otherappropriate temperature-sensitive parameters may beused for indirectly measuring junction temperature forfabrication technologies that do not lend themselves tosensing the active junction voltages. 6.3.4.1 Steady-State Technique for Measuring TJ The following symbols shall apply for the purpose ofthese measurements:I M Measuring current in milliamperes.VMH Value of temperature-sensitive parameters inmillivolts, measured at IM, and corresponding tothe temperature of the junction heated by PH.T MC Calibration temperature in degrees Celsius,measured at the reference point.VMC Value of temperature-sensitive parameter inmillivolts, measured at IM and specific value ofT MC . 6.3.4.2 The measurement of TJ, using junction forwardvoltage as the TSP, is made in the following manner:6.3.4.2.1 Step 1  Measurement of the temperaturecoefficient of the TSP (calibration).6.3.4.2.2 The coefficient of the temperature-sensitiveparameter is generated by measuring the TSP as afunction of the reference point temperature, for aspecified constant measuring current, I M, by externallyheating the device under test in a controlled temperatureoven or fluid bath. The reference point temperaturerange used during calibration shall encompass thetemperature range encountered in the power applicationtest (see Step 2). The measuring current is generallychosen such that the TSP decreases linearly withincreasing temperature over the range of interest andthat negligible internal heating occurs in the silicon andmetal traces. For determining the optimum TSPcalibration or measuring current, V MC vs. log I M curvesfor two temperature levels that encompass thecalibration temperature range of interest should beblotted. The optimum measuring current, I M, is thenselected such that it resides on the linear portion of thetwo V MC vs. log I M curves that were generated. Ameasuring current ranging from 0.05 to 5 mA isgenerally used, depending on the specifications andoperating conditions of the device under test formeasuring the TSP. The value of the TSP temperaturecoefficient, VMC/TMC, for the particular measuringcurrent used in the test, is calculated from thecalibration curve, V MC vs. TMC. At least three pointsshould be used to generate the voltage vs. temperaturecurve for the determination of the TSP temperaturecoefficient.6.3.4.3 Step 2  Power application test6.3.4.3.1 The power application test is performed intwo parts. For both portions of the test, the referencepoint temperature and the specified air velocity are heldconstant at a preset value. The first measurement to bemade is that of the temperature-sensitive parameter(i.e., V MC, under operating conditions with the

&lt;!-- Page 29 --&gt;

SEMI G38-0996 Â© SEMI 1987, 2004 4 measuring current, IM, used during the calibrationprocedure). The DUT shall then be operated withheating power (PH ) applied. The temperature-sensitiveparameter, VMH , shall be measured with constantmeasuring current, IM, that was applied during thecalibration procedure (see Step 1).6.3.4.3.2 The heating power, PH , shall be chosen suchthat the calculated junction-to-reference pointtemperature difference as measured at V MH is greaterthan or equal to 20C. In accomplishing this, the deviceunder test should not be operated at such a high heatingpower level that the on-chip temperature sensing andheating circuitry is no longer electrically isolated. Careshould also be taken not to exceed the design ratings ofthe package-interconnect system, as this may lead to anoverestimation of the power being dissipated in theactive area of the chip due to excessive power losses inthe package leads and wire bonds. The values of VMH ,V MC, and PH are recorded during the power applicationtest.6.3.4.3.3 The following data shall be recorded for thesetest conditions:a. Temperature-sensitive electrical parameters (V F,V EB, or other appropriate TSP).b. Junction temperature, T J, is calculated from theequation: TJ = TR + VMH  VMC( ) VMCTMC    1 where TR = TA c. Ambient (air) temperature, T A.d. Ambient (air) velocity, v A , (v A = 0 for still-airenclosure).e. Power dissipation, PH .f. Mounting arrangement (including offset from testboard). 6.4 Calculations of RJR6.4.1 Calculation of Package Thermal Resistance The thermal resistance of a microelectronic device canbe calculated when the junction temperature, TJ, hasbeen measured in accordance with procedures outlinedin Sections 6.1 through 6.3. With the data recordedfrom each test, the thermal resistance shall bedetermined from: RJR = TJ  TRPH(Package)where : RJR = RJA and TR = TA.

&lt;!-- Page 30 --&gt;

SEMI G38-0996 Â© SEMI 1987, 20045 7 Summary Report7.1 The following details shall be specified: 1. Description of Package1.1 Package TypePackage Name \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ (per JEDEC or EIAJ)Pin Counts \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ pinsSpecial Specification \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ Yes \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ NoIf Yes, describe the detail specification. 1.2 Test ChipChip per SEMI G32 \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ Yes \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ NoChip Size \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mm x \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mmChip Thickness \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mm1.3 LeadframeLeadframe Material Fe/Ni Alloy, Cu, Cu Alloy, Other (\_\_\_\_\_\_\_\_\_\_\_\_ )Leadframe Thickness \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mmDie Pad Size \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mm x \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mm1.4 Package Dimension & CompoundPackage Size \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mm x \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mmPackage Thickness \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mmCompound Material \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_1.5 OthersDie Attach Material \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_Heat Sink/Spreader \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ Yes \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ NoIf yes, describe the configuration, dimension, method of attachment, location, etc. 2. Description of Test BoardTest Board per SEMI G42 \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ Yes \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ NoNo. of Layers \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_If test board is specified, describe the specification of the following items:Dimension \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mm x \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mm x \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_mmtNo. of Layers \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_Material \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

&lt;!-- Page 31 --&gt;

SEMI G38-0996 Â© SEMI 1987, 2004 6 Pattern \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_3. Measurement ConditionAmbient Temperature, T a \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ CAmbient Humidity, Ha \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ %RHAir Velocity, V a 0, 1, 2, 5, ( ) mm/sec.Power Dissipation, PH 0, 1, 2 W4. No. of Samples, N \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_5. Thermal Resistance, RJA \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ C/W 8 Related Documents8.1 Laboratory Methods of Testing Fans for Rating, AMCA Standard 210-74/ASHRAE Standard 51-75, AirMovement and Control Association and the American Society of Heating, Refrigerating and Air-ConditioningEngineers, 1975.8.2 Fluid Meters  Their Theory and Application, American Society of Mechanical Engineers, Sixth Edition, 1971. Figure 1Test Board Positioning Figure 2Wind Tunnel Set-Up

&lt;!-- Page 32 --&gt;

SEMI G38-0996 Â© SEMI 1987, 20047 Figure 3Test Board Orientation Inside Wind Tunnel

&lt;!-- Page 33 --&gt;

SEMI G38-0996 Â© SEMI 1987, 2004 8 APPENDIX 1REPORT FORMAT NOTICE: This appendix was approved as an official part of SEMI G38 by full letter ballot procedure. The following format is a sample of report format: 1. Description of Package1.1 Package TypePackage Name \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ (per JEDEC or EIAJ)Pin Counts \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ pinsSpecial Specification \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ Yes \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ No1.2 Test ChipChip per SEMI G32 \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ Yes \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ NoChip Size \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mm x \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mmChip Thickness \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mm1.3 LeadframeLeadframe Material Fe/Ni Alloy, Cu, Cu Alloy, Other (\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_)Leadframe Thickness \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mmDie Pad Size \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mm x \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mm1.4 Package Dimension & CompoundPackage Size \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mm x \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mmPackage Thickness \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ mmCompound Material \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_1.5 OthersDie Attach Material \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_Heat Sink/Spreader \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ Yes \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ No2. Description of Test BoardTest Board per SEMI G42 \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ Yes \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ NoNo. of Layers \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_3. Measurement ResultPower Dissipation \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ W

&lt;!-- Page 34 --&gt;

SEMI G38-0996 Â© SEMI 1987, 20049 Units: C/WAir Velocity (m/s)Sample No.0 1 3 5 12345678910 Average NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials mentioned herein. These standards are subject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMI (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 35 --&gt;

SEMI G39-89 Â© SEMI 1986, 19891 SEMI G39-89SPECIFICATION FOR BRAZED LEAD FLATPACK CONSTRUCTIONS,INCLUDING LEADFRAMES, SUITABLE FOR AUTOMATED ASSEMBLY 1 PrefaceThis specification defines the standard requirements forco-fired ceramic brazed lead flatpack packageconstructions intended for automated assembly toprinted wiring boards. Acceptance criteria for packageconstructions, including leadframes, are included. 2 Applicable Documents2.1 ANSI Standard1 ANSI Y14.5  Dimensioning and Tolerancing2.2 Federal Specification2 QQ-N-290  Nickel Plating2.3 JEDEC Standard3 JEDEC Pub 95  Registered and Standard Outlines forSolid State Products2.4 Military Specifications2 MIL-M-38510  General Specifications for Micro-circuitsMIL-STD-1051  Sampling Procedures and Tables forInspections by AttributesMIL-STD-23011  Iron Nickel Alloys for Sealing toGlass and CeramicsMIL-STD-45204  Gold Plating ElectrodepositedMIL-STD-87883  BrazingMIL-STD-883  Test Methods and Procedures forMicroelectronics 3 Selected Definitionsblister bubble (ceramic)  any separation within theceramic which does not expose underlying ceramicmaterial.blister bubble (metal)  any localized separationwithin the metallization or between the metallizationand ceramic which does not expose underlying metal orceramic material. 1 ANSI, 1430, Broadway, New York, NY 100182 Military Standards, Naval Publications and Form Center, 5801Tabor Avenue, Philadelphia, PA 191203 JEDEC, 2001 Eye Street, N.W., Washington, D.C. 20006 bond finger  a region of refractory metallizationwithin the package cavity intended for wirebonding to amirocircuit die pad.braze  an alloy with a melting point equal to orgreater than 600Â°C.burr  an adherent fragment of excess parent materialat the component edge.chip-out  a region of ceramic missing from thesurface or edge of a package which does not gocompletely through the package. Chip-out size is givenby its length, width, and depth from a projection of thedesign plan-form (see Figure 1).co-fired  a process or technology for manufacturingproducts in which the ceramic and refractorymetallizations are fired simultaneously.contact pad  that metallized pattern to which theleadframe is brazed.crack  a cleavage or fracture, internal or external.die attach surface  a designated dimensional outlinearea intended for die attach (see Figure 2).foreign material  an adherent particle other thanparent material of that component.layer  a dielectric sheet with or without metallizationthat performs a discrete function as part of the packageconstruction.lead offset  alignment of leads across the package.peeling (flaking)  any separation from the basismaterial that exposes the basis material.projection  an adherent fragment of excess materialon the component surface.pullback  the linear distance between the edge of theceramic and the first measurable metallization surface(see Figure 3).rundown  the linear distance down a vertical surfacefrom the top to the point of maximum metallizationoverhang (see Figure 3).seal area  a dimensional outline area designated foreither metallization or bare ceramic to provide a surfacearea for lid sealing (see Figure 2).terminal  metallization at the point of electricalcontact to package interior circuitry; also the brazingsurface for a lead.

&lt;!-- Page 36 --&gt;

SEMI G39-89 Â© SEMI 1986, 1989 2 TIR  total Indicator Reading; the span of readingsfrom minimum to maximum of a given dimension overthe total surface to which it applies.void (ceramic)  an absence of screen printed ceramicfrom a designated area greater than 0.075 mm (0.003")in diameter.void (metal)  an absence of refractory metallization,braze or plating material from a designated area greaterthan 0.075 mm (0.003") in diameter. 4 Ordering Information4.1 Purchase orders for co-fired ce ramic brazed leadflatpack packaged devices shall specify the followinginformation:1. Quantity.2. Drawing number and revision level or date.3. Reference to this specification.4. Any exception to drawing or specification. 4.2 Drawings for co-fired ceramic brazed lead flatpackpackaged devices shall specify the followinginformation:1. Drawing number and revision level.2. Number of terminals and terminal center linepacing.3. Lead material, finish, and dimensions.4. Ceramic material color and composition; andrefractory metal type.5. Type and thickness of plating on both device bodyand leads.6. Dimensioning and tolerancing per ANSI Y14.5.7. Internal bonding pattern.8. Lead number 1 position.9. Method of test and measurements.10. Electrical, mechanical and environmentalrequirements. 5 Dimensions and Permissi ble VariationsPackaged device dimensions shall conform to JEDECJC-11 registered outline dimension drawings for Co-fired Ceramic Brazed Lead Flatpack Devices forAutomated Assembly, unless otherwise specified. 6 Materials6.1 Ceramic6.1.1 Alumina Content  To be 90% minimum.Beryllia content to be 99% minimum.6.1.2 Color  To be black, dark bro wn, or dark violetunless otherwise specified.6.2 Metals  External metal surfa ces shall be inaccordance with MIL-M-38510.6.3 Braze  Copper/silver per MI L-STD-7883.6.4 Refractory Metallization  To be per MIL-M-38510, Type C.6.5 Leadframe  Fully annealed i ron nickel cobaltalloy (per MIL-M-38510, Type A) or iron nickel alloy(per MIL-M-38510, Type B).6.6 Microcircuit Finishes  Shall be per MIL-M-38510 unless otherwise specified. 7 Incoming Testing Sequen ce1. Visual inspection.2. Dimensional check.3. Electrical parameter testing.4. Sampling testing of plating quality, die attach, dieshear, wire bond pull, seal, hermeticity, leadintegrity, and solderability. 8 Visual Criteria (10 Magni fication)8.1 Cracks  None allowed per M IL-STD-883,Method 2009.8.2 Chip-Outs8.2.1 Corner  0.762 mm (0.030")  0.762 mm(0.030")  1 tape layer, maximum.8.2.2 Edge  2.54 mm (0.100")  0 .762 mm (0.030") 1 tape layer, maximum.8.2.3 Encroachment  No encroach ment upon sealareas, bonding fingers, or external terminal areaspermitted. Chips that expose any buried metallizationare not permitted.8.3 Burrs, Projections, and Blister s  Must fit withinoutline limits.8.3.1 Top Plane  excluding seal a rea  0.102 mm(0.004"), maximum.8.3.2 Unmetallized Seal Area  0.0 762 mm (0.003"),maximum.

&lt;!-- Page 37 --&gt;

SEMI G39-89 Â© SEMI 1986, 19893 8.3.3 Metallized Seal Area  0.025 mm (0.001"),maximum.8.3.4 Bottom Surface  0.051 mm ( 0.002"),maximum.8.3.5 Edges  0.152 mm (0.006"), maximum.8.3.6 Terminal Pads  0.051 mm ( 0.002"),maximum.8.3.7 Wire Bond Fingers  0.025 m m (0.001"),maximum.8.3.8 Die Attach Surface Flatness  0.025 mm(0.001"), maximum.8.4 Camber  .004 inch/inch (mm /mm), maximum.For dimensions less than 10.5 mm (0.750"), 0.127 mm(0.003") camber is permitted along any planardimension of the device package.8.5 Seal Area Flatness  The sea l area shall be withinthe limits listed in Table 1.8.6 Die Attach Surface Flatness  The die attachsurface shall be flat within the limits listed in Table 2. Table 1 Seal Ring Flatness Limits Seal Ring O.D. Seal Ring Flatness06.35 mm (00.250") 0.051 mm max. (0.002")6.3712.7 mm (0.251"0.500") 0.051 mm max. (0.002")12.7225.40 mm (0.501"1.000")0.101 mm max. (0.004") 25.40 mm (1.000") 0.101 mm/mm (0.004"/in.) Table 2 Die Attach Area Flatness Limits Die Attach Pad Dimension TIR Flatness012.7 mm (00.500") 0.051 mm max. (0.002")12.7219.5 mm (0.501"0.750") 0.088 mm max. (0.0035") 8.7 Voids8.7.1 Seal Area Voids  A maximu m of 3 voidspermitted. Not more than two voids per side of 0.010"diameter. Any two voids must be separated by 0.762mm (0.030") minimum, not to degrade the seal widthby more than 25%.8.7.2 Terminal Void  A maximum of two voids perterminal pad permissible. Maximum void diameteracceptable is 0.254 mm (0.101). Voids may neverreduce the minimum terminal width to less than 2/3 ofthe nominal design dimension.8.7.3 Wire Bond Finger Voids  Vo id free 0.015"back from the bond finger tip. 8.7.4 Die Attach Surface Voids  T hree voids of0.010" diameter are the maximum allowed separated by0.030" minimum.NOTE  Voids 0.015" from the cavity wall not included.8.7.5 Internal Metallization Voids  Voids in internalmetallization planes or traces shall not break continuity.Specific requirements for resistance and capacitanceparameters shall be specified in the purchase order, ifapplicable.8.8 Pattern Metallizations8.8.1 Seal Plan Rundown (internal c avity)  Not toexceed 25% of the cavity layer thickness.8.8.2 Seal Plan Rundown (external t o cavity)  Notto exceed half the nominal design distance to adjacentedge metallization. In no event shall the rundown becloser than 0.254 mm (0.010") to any edgemetallization.8.8.3 Wire Bond Rundown  Wire bond fingerrundown shall not exceed 25% of the cavity depth or0.005" (0.127 mm) whichever is smaller.8.8.4 Wire Bond Finger Pullback  Wire bond fingerpullback shall not exceed 0.127 mm (0.005") from thenominal design dimension for finger end to cavity edge.8.8.5 Seal Plane Pullback  Seal p lane pullback shallnot exceed 0.127 mm (0.005") from the nominal designdimension for seal plane metallization to edge.8.9 Lead Attachment8.9.1 Voids in Braze  Braze fillets must be 95% freeof voids, shall not cause voids under a lead.8.9.2 Lead Offset  Lead centerline s must be alignedto within 0.127 mm (0.005") of the centerlines ofcorresponding braze pad metallizations. Side to sidewithin 0.010".8.9.3 Lead-to-Lead Misalignment  To exceed 10%of nominal spacing.8.9.4 Dimensional Criteria  Per J EDEC JC-11registered outline drawings in JEDEC Publication 95,or as specified on the user drawings. 9 SamplingSample size must meet requirements of MIL-STD-105or MIL-M-38510 as agreed to between user andsupplier. 10 Test Methods (Mechanica l, Electrical, andThermal)10.1 Gold Plating Thickness  Sha ll conform toMIL-STD-45204. Gold thickness may be determined

&lt;!-- Page 38 --&gt;

SEMI G39-89 Â© SEMI 1986, 1989 4 using the Beta Backscatter Radiation Method, X-RayFluorescence or by Cross Sectioning.10.2 Nickel Plating  Shall confor m to QQ-N-290.Nickel thickness may be determined using the BetaBackscatter Radiation Method, X-Ray Fluorescence, orby Cross Sectioning.10.3 Destructive Die Shear Testing  Shall beperformed per Method 2019 of MIL-STD-883.10.4 Wire Bond Pull Testing  Sha ll be performedper Method 2011, Condition D of MIL-STD-883.10.5 Temperature Cycling Testing  Shall beperformed per Method 1010, Condition C of MIL-STD-883.10.6 Thermal Shock Testing  Sha ll be performed perMethod 1011, Condition C of MIL-STD-883.10.7 Constant Acceleration Testing  Shall beperformed per Method 2001, Condition E, Y axis only,of MIL-STD-883.10.8 Mechanical Shock Testing  Shall be performedper Method 2002, Condition B of MIL-STD-883.10.9 Insulation Resistance Testing  Shall beperformed per Method 1003 of MIL-STD-883.10.10 Internal Water Vapor Content Testing  Shallbe performed per Method 1018 of MIL-STD-883.10.11 Hermeticity Testing  Shall b e performed perMethod 1014, Condition A of MIL-STD-883. Thehermetic integrity of the packaged device must bemaintained after all testing.10.12 Lead Integrity Testing  Shal l be performedper Method 2004, Condition A, B1, and B2 of MIL-STD-883.10.13 Solderability Testing  Shall be performed perMethod 2003 of MIL-STD-883.10.14 Moisture Resistance Testing  Shall beperformed per Method 1004 of MIL-STD-883. 11 Packaging and Marking11.1 Packaging  Containers selec ted shall be strongenough and suitably designed to provide maximumprotection against crushing, spillage and other forms ofdamage to the container or its contents. Container shallafford protection of the contents to contamination fromexposure to excessive moisture or oxidation by gases.Packaging material shall be so selected to prevent anycontamination of the ceramic component parts withfibers or organic particles.11.2 Marking  The outer containe rs shall be clearlymarked identifying: 1. Supplier part number.2. User part number.3. Quantity.4. Date of manufacture.5. Supplier lot number. 12 ApplicabilityThis specification is intended to apply to constructionutilizing the tall brazed lead flatpack outlines includedin JEDEC Publication 95. Figure 1Chip Illustration Figure 2Die Attach Surface and Seal Area

&lt;!-- Page 39 --&gt;

SEMI G39-89 Â© SEMI 1986, 19895 Figure 3Metallization Misalignment NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 40 --&gt;

SEMI G41-87 Â© SEMI 19871 SEMI G41-87SPECIFICATION FOR DUAL STRIP SOIC LEADFRAME 1 PrefaceThis specification is a guideline for high volumeproduction of leadframes, including internal packageplating, for plastic molded S.O. semiconductorpackages. It is a design guideline for packagingengineers, leadframe stampers and mold manufacturersand has been developed to meet the requirements ofautomated assembly. 2 Applicable Documents2.1 SEMI SpecificationsSEMI G4  Integrated Circuit Leadframe Materialsused in the Production of Stamped LeadframesSEMI G10  Mechanical Measurement for PlasticPackage Leadframes2.2 Military Specifications1 MIL-STD-105  Sampling Procedures and Tables forInspection by AttributesMIL-STD-883  Test Methods and Procedures forMicroelectronics 3 Selected Definitionsburr  a fragment of excess material either horizontalor vertical attached to the leadframe.camber  curvature of the leadframe strip edge (seeFigure 1).coil set  longitudinal bowing of the leadframe (seeFigure 2).coined area  that area at the tip end of the bondfingers coined to produce a flattened area for wire bond(see Figure 3).crossbow  transverse bowing of the leadframe (seeFigure 4).functional area  the die attach pad and the lead tips.lead twist  angular rotation of bonding fingers (seeFigure 5).pits  shallow surface depressions or craters in theleadframe material.slug marks  random dents in the leadframe caused byforeign material in the stamping die. 1 Military Standards, Naval Publications and Form Center, 5801Tabor Avenue, Philadelphia, PA 19120 stamped leadframe terminology  (See Figure 6.)Z plane  lead and pad planarity require a reference inthe Z dimension. The recommendation for the referenceplane, hereafter called the Z plane, is the average of thetwo dambars when measured at their geometric center.This reference method is incorporated into SEMI G10. 4 Ordering Information4.1 Purchase orders for leadframes for plastic moldedS.O. packages furnished to this specification shallinclude the following items:1. Part specification number and revision level2. Material3. Number of leads4. Material certification5. Packaging and marking (see Section 8) 5 DimensionsSee Table 1 and Figure 7. 6 Defect Limits and Parame ters(See SEMI G10 for Measurement Methods)6.1 Internal Frame Area6.1.1 Minimum Flat Wire Bonding A rea  80% ofnominal lead width and 0.381 mm (0.015") in length.6.1.2 Coin Depth6.1.2.1 0.20 mm (0.008") material: 0.0 13 mm(0.0005") minimum/0.02 mm (0.001") maximum.6.1.2.2 0.25 mm (0.010") material: 0.0 13 mm(0.0005") minimum/0.05 mm (0.002") maximum.NOTE: Maximum coin depth may also be constrained byminimum lead spacing requirement given in Section 6.1.3.Minimum coin depth may also be constrained by minimumbond area requirement given in Section 6.1.1.6.1.3 X-Y Plane Lead Spacing and L ocation6.1.3.1 Spacing between leads to be 0. 152 mm(0.006") minimum.6.1.3.2 Leads to be located so that a 0 .007" diametercircle centered on the nominal center of the coined leadin width and 0.152 mm (0.006") back from lead tip inlength shall be totally encompassed by the coined area.

&lt;!-- Page 41 --&gt;

SEMI G41-87 Â© SEMI 1987 2 6.1.4 X-Y Plane Die Attach Pad Location  Dieattach pad to be located within Â± 0.151 mm (0.002") asmeasured from the centerline of the reference hold inthe side rail.6.1.5 Lead Twist  Shall not exceed 330 or 0.015 mm(0.0006") per 0.254 mm (0.010") of lead width.6.1.6 Die Attach Pad Tilt and Flatne ss6.1.6.1 Tilt  0.025 mm (0.001") max imum per 2.54mm (0.100") in the undepressed state. 0.051 mm(0.002") maximum per 2.54 mm (0.100") in thedepressed condition.6.1.6.2 Flatness  0.0005 mm (0.000 2") whenmeasuring from the center to the average of the fourcorners. The corners are defined at 0.127 mm (0.005")from each edge.6.1.7 Die Attach Pad Downset  Â± 0.051 mm(0.002") as measured from the center of the pad to apoint on the bar support strip. The nominal downsetrecommended is 0.30 mm (0.012") for 0.25 mm(0.010") thick material and 0.20 mm (0.008") for 0.20mm (0.008") thick material.6.1.8 Lead and Die Attach Pad Cop lanarity6.1.8.1 Coplanarity  The relationsh ip between theleads and die attach pad is the axis relationship of theseparts to the Z plane.6.1.8.2 Lead Planarity  The lead tip s as measured inthe center of the back, uncoined surface of the lead tipshall be located within the following tolerances of the Zplane: Lead Planarity: Â± 0.004".6.1.8.3 Die Attach Pad Planarity  T he die attachpad when measured at the center must be within thefollowing tolerances of the Z plane: Pad Planarity: Â±0.003"/-0.005".6.2 External Area and Strip6.2.1 Material6.2.1.1 0.20 mm (0.008") material thic knessrecommended for 0.300" wide packages.6.2.1.2 0.25 mm (0.010") material thic knessrecommended for 0.300" wide packages.6.2.1.3 Nominal thickness tolerances s hall be Â± 0.008mm (0.0003").6.2.1.4 Width Tolerance  Â± 0.051 mm (0.002").6.2.2 Coil Set  Maximum of 3.175 mm (0.125")measured in a free standing state over strip length.6.2.3 Crossbow  crossbow shall n ot exceed thefollowing dimensions: Maximum Crossbow Â± 0.127mm (0.005"). 6.2.4 Camber  Shall not exceed 0 .05 mm (0.002")over a gauge length of 150 mm (6.00"). (See SEMIG10, Section 8).6.2.5 Progression  The progressio n over strip lengthshall be within Â± 0.051 mm (0.002") of nominal.6.2.6 Burrs  Burrs shall be firmly attached and ableto withstand a probe force of 10 grams. Vertical burrsinside the dambar shall not exceed 0.02 mm (0.001").Vertical burrs outside the dambar and horizontal burrsin any location shall not exceed 0.05 mm (0.002").6.2.7 Pits and Slug Marks6.2.7.1 Within functional area and on external leadsthere shall be no slug marks. Pits shall not exceed .008mm (0.0003") in depth and 0.013 mm (0.0005") inlargest surface dimension in these areas.APPLICATION NOTE: There is a question regardingthe ability of material suppliers to meet thisspecification. Revision of this specification is underreview.6.2.7.2 Areas Other than 6.2.7.1  Pi ts andimperfections shall not affect leadframe strengthregardless of size and shall not exceed 0.05 mm(0.002") in depth and 0.07 mm (0.005") in largestsurface dimension.6.2.8 Strip Cutoff Location  Strip cutoff shall bewithin Â± 0.05 mm (0.002") of basic strip length. 7 SamplingSampling will be determined between user and supplier. 8 Packaging and Marking8.1 Packaging  Leadframes mus t be packed incontainers designed and constructed to prevent damageand/or contamination. Specific protection must beprovided against foreseeable mechanical andenvironmental hazards.8.2 Marking  The outer containe rs shall be clearlymarked, identifying the user stock number, userpurchase order number, drawing number, and vendorlot number within the carton.

&lt;!-- Page 42 --&gt;

SEMI G41-87 Â© SEMI 19873 8.3 Figure 1Camber Figure 2Coil Set Figure 3Coined Area Figure 4Crossbow Figure 5

&lt;!-- Page 43 --&gt;

SEMI G41-87 Â© SEMI 1987 4 Lead TwistTable 1 SOIC Dual Standard Dimensions 0.150 WIDE (NARROW) 0.300 WIDTH (WIDE) 8 14 16 14 16 18 20 24 28MATERIALGAGE0.008 0.008 0.008 0.010 0.010 0.010 0.010 0.010 0.010 STRIP WIDTH 0.600 1.030 1.030 1.030 1.030 1.240 1.240 1.470 1.670PROGRESSION 0.316 0.316 0.316 0.530 0.530 0.530 0.530 0.530 0.530TOOLINGHOLE0.060 0.060 0.060 0.060 0.060 0.060 0.060 0.060 0.060 DAMBARWIDTH0.012 0.012 0.012 0.012 0.012 0.012 0.012 0.012 0.012 DAMBARDISTANCE0.102 0.102 0.102 0.172 0.172 0.172 0.172 0.172 0.172 FROM PARTSPER STRIP20 24 24 STRIP LENGTH 6.32 7.584 7.584 7.42 7.42 7.42 7.42 7.42 7.42PAD DOWNSET 0.008 0.008 0.008 0.012 0.012 0.012 0.012 0.012 0.012 Figure 6Stamped Leadframe Terminology

&lt;!-- Page 44 --&gt;

SEMI G41-87 Â© SEMI 19875 Note:1. The oblong slots in frames, slot dimensions and locations are optional.Figure 78 Lead Dual SOIC .150 (Narrow) NOTE:1. THE OBLONG SLOTS IN FRAMES, SLOT DIMENSIONS AND LOCATIONS AREOPTIONAL Figure 816 Lead SOIC .150 (Narrow)

&lt;!-- Page 45 --&gt;

SEMI G41-87 Â© SEMI 1987 6 NOTE:1. THE OBLONG SLOTS IN FRAMES, SLOT DIMENSIONS AND LOCATIONSARE OPTIONAL. Figure 914 Lead Dual SOIC .300 (Wide) Figure 1016 Lead Dual SOIC .300 (Wide) Figure 1118 Lead Dual SOIC .300 (Wide)

&lt;!-- Page 46 --&gt;

SEMI G41-87 Â© SEMI 19877 Figure 1220 Lead Dual SOIC .300 (Wide) Figure 1324 Lead Dual SOIC .300 (Wide) Figure 1428 Lead Dual SOIC .300 (Wide)

&lt;!-- Page 47 --&gt;

SEMI G41-87 Â© SEMI 1987 8 NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 48 --&gt;

SEMI G42-0996 Â© SEMI 1986, 20041 SEMI G42-0996 (Reapproved 1104)SPECIFICATION FOR THERMAL TEST BOARD STANDARDIZATIONFOR MEASURING JUNCTION-TO-AMBIENT THERMAL RESISTANCEOF SEMICONDUCTOR PACKAGES This specification was technically reapproved by the Global Assembly & Packaging Committee and is thedirect responsibility of the Japanese Packaging Committee. Current edition approved by the JapaneseRegional Standards Committee on July 23, 2004. Initially available at www.semi.org September 2004; to bepublished November 2004. Originally published in 1986; previously published September 1996. 1 Purpose1.1 This document provides the requirements for astandard thermal resistance test board to be used injunction- to-ambient thermal resistance measurement ofa semiconductor package under still- and forced-aircondition as a referee method. 2 Scope2.1 This document describes the thermal resistance testboard for measurement of the following packages: Dual-In-Line Packages (DIP), Plastic Chip Carrier Package (PCC), Quad Flat Package (QFP), Pin Grid Array Package (PGA), and Ball Grid Array Package (BGA).2.2 This document uses SI units.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Referenced Standards3.1 Information regarding the methods for measuringjunction-to-ambient thermal resistance, the properdesign and use of thermal test chips, and materialspecifications for printed circuit boards, can be found inthe applicable documents listed below.3.2 SEMI StandardsSEMI G32  Guideline for Unencapsulated ThermalTest ChipSEMI G38  Test Method for Still- and Forced-AirJunction-to-Ambient Thermal ResistanceMeasurements of Integrated Circuit Packages 3.3 Military Specifications1 MIL-P-13949  Material Specification for NEMAGrade G-10 Printed Circuit Board MaterialMIL-STD-883C  Method 1012.1, ThermalCharacteristicsNOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 4 Terminology4.1 Definitions4.1.1 junction temperature,TJ  in degrees Celsius isused to denote the temperature of the semiconductorjunction in the microcircuit in which the major part ofthe heat is generated. Usually the measured junctiontemperature is only indicative of the temperature in theimmediate vicinity of the element used to sense thetemperature.4.1.2 junction-to-ambient thermal resistance, RJA in degrees Celsius/watt is the temperature differencebetween the junction and the ambient, divided by thepower dissipation PH .4.1.3 power dissipation, PH  in watts is the heatingpower applied to the device causing a junction-to-reference point temperature difference.4.1.4 temperature sensitive parameter, TSP  is thetemperature dependent electrical characteristic of thejunction under test which can be calibrated with respectto temperature and subsequently used to detect thejunction temperature of interest. 5 Ordering Information5.1 The material required for making the thermal testboard can be ordered through any electronic supplystore. 1 United States Military Standards, Available through the NavalPublications and Forms Center, 5801 Tabor Avenue, Philadelphia,PA 19120-5099, USA. Telephone: 215.697.3321

&lt;!-- Page 49 --&gt;

SEMI G42-0996 Â© SEMI 1986, 2004 2 6 Requirements6.1 General requirements regarding the materials usedfor test board, the specified physical dimensions of thetest board and other necessary conditions are describedin the following paragraphs:6.1.1 Material Requirements6.1.1.1 The test board material should be NEMA GradeG-10 or equivalent.6.1.1.2 The conductor traces on the board must becopper and the total amount of copper should notexceed 20% of the surface area of the board.6.1.1.3 The vias should be plated through.6.1.1.4 External wire connections from the packageleads to edge connector leads must be made with 24-gauge copper wire.6.1.2 Thermal Test Board Physical Dimensions andLayout  Five separate boards are designed for thepurpose of thermal measurements of different types ofsemiconductor packages.6.1.2.1 Physical Dimensions6.1.2.1.1 Length  114.3 mm Â± 0.254 (4.50 inches Â±0.01)6.1.2.1.2 Width  76.2 mm Â± 0.254 (3.00 inches Â±0.01)6.1.2.1.3 Thickness  1.524  1.651 mm Â± 0.127 mm(0.060  0.065 inches Â± 0.005 inches)6.1.2.2 Layout6.1.2.2.1 Dual-in-Line Packages or Sockets (SeeFigure 1.)a. The vias shall be located on 2.54 mm (0.10 inch)centers Â± 0.076 mm (0.003 inches) non-accumulative.b. The diameter of the vias shall be 1.143 mm (0.045inches) Â± 0.076 mm (0.003 inches).c. The location of the vias on the board shall be asshown in Figure 1.6.1.2.2.2 Chip Carrier Packages (See Figure 2.)a. The copper traces shall be laid out on the PC boardas shown in Figure 2. The traces are drawn on 1.27 mm (0.050 inch) centers Â± 0.127 mm (0.005 inch)non-accumulative.b. The vias at the end of the copper traces shall belocated on the 2.54 mm (0.10 inch) centers Â± 0.076mm (0.003 inch) non-accumulative.6.1.2.2.3 Quad Flat Packages (0.3, 0.4, 0.5, and 0.65mm lead pitch) or sockets (See Figures 36.)a. The copper traces shall be laid out on the PC boardas shown in Figures 36. The traces are drawn inaccordance with pitch and width as shown in Table1.Table 1 Trace Pitch and Width for QFP PackageBoardsPackage Lead Pitch(mm) Trace Pitch (mm) Trace Width (mm)0.65 0.65 Â± 0.05 0.350.5 0.5 Â± 0.05 0.250.4 0.4 Â± 0.04 0.20.3 0.3 Â± 0.03 0.15 6.1.2.2.4 Pin Grid Array Packages or Sockets (SeeFigure 7.)a. The vias shall be located on 2.54 mm (0.10 inch)centers Â± 0.076 mm (0.003 inches) non-accumulative.b. The diameter of the copper lead shall be 1.2 mm Â±0.046 mm and the hole shall be 0.95 mm Â± 0.046mm.c. The location of the vias on the board shall be asshown in Figure 7-1.6.1.2.2.5 Ball Grid Array Packages (1.5, 1.27, and 1.0mm Ball Pitch) (See Figure 8.)a. The copper traces shall be laid out on the PC boardas shown in Figure 8-1. The traces and vias aredrawn in accordance with configuration anddimension as shown in Table 2.b. The board shall be covered by resist as shown inFigure 8-2. The back side of the board shall not becovered by resist.

&lt;!-- Page 50 --&gt;

SEMI G42-0996 Â© SEMI 1986, 20043 Table 2 Trace Dimension for BGA Package Boards Pad Pitch (mm) Trace Radius, R (mm)Solder Mask OpeningDiameter 1 (mm) Hole Diameter  2 (mm) Number of Pads1.5 0.9 0.6 0.2 33 x 331.27 0.8 0.6 0.35 39 x 391.0 0.6 0.45 0.3 49 x 49 6.1.2.2.6 Equivalent boards for other packages shouldfollow guidelines similar to those described in Sections6.1.2.2.16.1.2.2.5.6.1.2.2.7 Multi-Layer Board  When measuringthermal resistance using a multi-layer board, the layershall be constructed as shown in Figure 9. The innerpattern should have the clearance as shown in Figure 10to isolate with via holes.6.1.3 Mounting Guidelines6.1.3.1 Example of package mounting on the boards isshown in Figures 11 and 12. Packages should bemounted such that the center line of the test board iscoincidental with the center line of the package.6.1.3.2 For DIP and CCP, the longer edge of thepackage should be closest to the long edge of the board.6.1.3.3 For QFP, PGA, and BGA package board, thepackage should be mounted in the center of the board.6.1.3.4 Packages must be mounted such that thestandoff height above the board is as per JEDECguidelines. In the case of a new package without suchinformation available, a minimum of 0.127 mm (5 mil)air gap between the bottom surface of the package andthe thermal test board is acceptable.6.1.4 Mounting the Test Board for Still-Air RJAMeasurement6.1.4.1 The test board should be mounted on a clampas shown in Figure 13 through a suitable edgeconnector clamp.6.1.4.2 The test board and the edge connector clampare placed in a 0.0283 m3 (one cubic foot) enclosure asshown in Figure 13. The edge connector clamp heightmust be adjusted to ensure positioning of the package inthe center of the chamber.6.1.4.3 The electrical wire connections from thepackage are routed out of the one cubic foot enclosure either through an edge connector or through smalldiameter holes in the box.6.1.5 Mounting the Test Board for Forced-Air RJAMeasurement  Forced air RJA measurements areperformed in a wind tunnel whose diameter is 203.2mm (8.00 inches). Details of the wind tunnel are givenin SEMI G38.6.1.5.1 The test board should be mounted inside thewind tunnel on an edge connector clamp as shown inFigure 14.6.1.5.2 The test board is placed in the wind tunnel suchthat the longer edge of the package is in a verticalposition (see Figure 14).6.1.5.3 The longer edge of the package should face thedirection of air flow.6.1.5.4 The longer side of the package must meet theair front first, as shown in Figure 14.6.1.5.5 Air may be forced through the wind tunnel byeither blowing from one end or by suction. (Suctionbeing preferred.)6.1.5.6 The test board and the edge connector clampare placed in the wind tunnel as shown in Figure 14.The edge connector clamp height must be adjusted toensure positioning of the package in the center of thewind tunnel.6.1.6 Thermal Resistance Measurement Methods Methods for measuring RJA (Junction-to-AmbientThermal Resistance) of IC packages using thermal testchips have been described in SEMI G32 and SEMIG38, respectively. These methods or equivalentmethods such as the use of switching techniques, asdescribed in MIL-STD-883C, Method 1021.1, shouldbe used for making thermal resistance measurements ofIC packages using thermal test chips or IC devices.

</PdfSplitView>
