m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
v_and
!s110 1755540269
!i10b 1
!s100 ?Z0L]gaWnKA?92QkRncH51
ITOXBc2Hj0BR1SiYZPWLWW3
VDg1SIo80bB@j0V0VzS_@n1
dC:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS
w1755540181
8C:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS/_and.v
FC:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS/_and.v
L0 2
OV;L;10.5b;63
r1
!s85 0
31
!s108 1755540269.000000
!s107 C:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS/_and.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS/_and.v|
!i113 1
o-work work
tCvgOpt 0
n@_and
