Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Downloads/digital/regnbit/regnbit_isim_beh.exe -prj /home/ise/Downloads/digital/regnbit/regnbit_beh.prj work.regnbit 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Downloads/digital/regnbit/dlatch.vhd" into library work
Parsing VHDL file "/home/ise/Downloads/digital/regnbit/dff.vhd" into library work
Parsing VHDL file "/home/ise/Downloads/digital/regnbit/regi.vhd" into library work
Parsing VHDL file "/home/ise/Downloads/digital/regnbit/regnbit.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95440 KB
Fuse CPU Usage: 630 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture structural of entity dlatch [dlatch_default]
Compiling architecture structural of entity dff [dff_default]
Compiling architecture structural of entity regi [regi_default]
Compiling architecture structural of entity regnbit
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable /home/ise/Downloads/digital/regnbit/regnbit_isim_beh.exe
Fuse Memory Usage: 659056 KB
Fuse CPU Usage: 990 ms
GCC CPU Usage: 860 ms
